[
    {
        "title": "Noise-based information processing: Noise-based logic and computing:\n  what do we have so far?",
        "authors": [
            "Laszlo B. Kish",
            "Sunil Khatri",
            "Sergey Bezrukov",
            "Ferdinand Peper",
            "Zoltan Gingl",
            "Tamas Horvath"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  We briefly introduce noise-based logic. After describing the main motivations\nwe outline classical, instantaneous (squeezed and non-squeezed), continuum,\nspike and random-telegraph-signal based schemes with applications such as\ncircuits that emulate the brain functioning and string verification via a slow\ncommunication channel.\n",
        "pdf_link": "http://arxiv.org/pdf/1102.2256v1"
    },
    {
        "title": "The Life and Death of Unwanted Bits: Towards Proactive Waste Data\n  Management in Digital Ecosystems",
        "authors": [
            "Ragib Hasan",
            "Randal Burns"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  Our everyday data processing activities create massive amounts of data. Like\nphysical waste and trash, unwanted and unused data also pollutes the digital\nenvironment by degrading the performance and capacity of storage systems and\nrequiring costly disposal. In this paper, we propose using the lessons from\nreal life waste management in handling waste data. We show the impact of waste\ndata on the performance and operational costs of our computing systems. To\nallow better waste data management, we define a waste hierarchy for digital\nobjects and provide insights into how to identify and categorize waste data.\nFinally, we introduce novel ways of reusing, reducing, and recycling data and\nsoftware to minimize the impact of data wastage\n",
        "pdf_link": "http://arxiv.org/pdf/1106.6062v2"
    },
    {
        "title": "Next Generation High Speed Computing Using Photonic Based Technolog",
        "authors": [
            "Umer Farooq",
            "M. Aqeel Iqbal"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  In the present era of technology computer has facilitated the human life up\nto a great extent. The speed of computation has raised to astonish level but\nthe pace of development of other technologies which have core dependency over\ncomputers have raised relatively exponentially huge, though the computer speed\nof computation is very fast with respect to human abilities but still it has to\nbe increased a lot more to meet the future requirements. We have pushed\nelectrons to their maximum limit to a stage that nothing further could be\nexpected from electrons. Alternately one can use photon to replace the\nrelatively sluggish electrons. An alternate that posses all feature that an\nelectron holds but only millions of time faster and with a far more reliability\nin one way or the other stretching the computers speed to a stage that no one\nwould have ever even wonder. In this research paper the photonics\nimplementations in computation industry have been presented along with its\nscope as an alternate to electron with comparative study of electron and photon\nunder the computation perspective, generalized working of silicon based optical\ncomputers, the application of photons and their crucial role in the upcoming\ntimes. Keywords: Photonic Technology, H\n",
        "pdf_link": "http://arxiv.org/pdf/1107.4171v1"
    },
    {
        "title": "Frequency Domain Approach for Activity Classification using\n  Accelerometer",
        "authors": [
            "Wan-Young Chung",
            "Amit Purwar",
            "Annapurna Sharma"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  Activity classification was performed using MEMS accelerometer and wireless\nsensor node for wireless sensor network environment. Three axes MEMS\naccelerometer measures body's acceleration and transmits measured data with the\nhelp of sensor node to base station attached to PC. On the PC, real time\naccelerometer data is processed for movement classifications. In this paper,\nRest, walking and running are the classified activities of the person. Both\ntime and frequency analysis was performed to classify running and walking. The\nclassification of rest and movement is done using Signal magnitude area (SMA).\nThe classification accuracy for rest and movement is 100%. For the\nclassification of walk and Run two parameters i.e. SMA and Median frequency\nwere used. The classification accuracy for walk and running was detected as\n81.25% in the experiments performed by the test persons.\n",
        "pdf_link": "http://arxiv.org/pdf/1107.4417v1"
    },
    {
        "title": "Power aware physical model for 3d IC's",
        "authors": [
            "Yasmeen Hasan"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  In this work we have proposed a geometric model that is employed to devise a\nscheme for identifying the hotspots and zones in a chip. These spots or zone\nneed to be guarded thermally to ensure performance and reliability of the chip.\nThe model namely continuous unit sphere model has been presented taking into\naccount that the 3D region of the chip is uniform, thereby reflecting on the\npossible locations of heat sources and the target observation points. The\nexperimental results for the - continuous domain establish that a region which\ndoes not contain any heat sources may become hotter than the regions containing\nthe thermal sources. Thus a hotspot may appear away from the active sources,\nand placing heat sinks on the active thermal sources alone may not suffice to\ntackle thermal imbalance. Power management techniques aid in obtaining a\nuniform power profile throughout the chip, but we propose an algorithm using\nminimum bipartite matching where we try to move the sources minimally (with\nminimum perturbation in the chip floor plan) near cooler points (blocks) to\nobtain a uniform power profile due to diffusion of heat from hotter point to\ncooler ones.\n",
        "pdf_link": "http://arxiv.org/pdf/1110.2286v1"
    },
    {
        "title": "Parallel Algorithms for DNA Probe Placement on Small Oligonucleotide\n  Arrays",
        "authors": [
            "Dragos Trinca",
            "Sanguthevar Rajasekaran"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  Oligonucleotide arrays are used in a wide range of genomic analyses, such as\ngene expression profiling, comparative genomic hybridization, chromatin\nimmunoprecipitation, SNP detection, etc. During fabrication, the sites of an\noligonucleotide array are selectively exposed to light in order to activate\noligonucleotides for further synthesis. Optical effects can cause unwanted\nillumination at masked sites that are adjacent to the sites intentionally\nexposed to light. This results in synthesis of unforeseen sequences in masked\nsites and compromises interpretation of experimental data. To reduce such\nuncertainty, one can exploit freedom in how probes are assigned to array sites.\nThe border length minimization problem (BLMP) seeks a placement of probes that\nminimizes the sum of border lengths in all masks. In this paper, we propose two\nparallel algorithms for the BLMP. The proposed parallel algorithms have the\nlocal-search paradigm at their core, and are especially developed for the BLMP.\nThe results reported show that, for small microarrays with at most 1156 probes,\nthe proposed parallel algorithms perform better than the best previous\nalgorithms.\n",
        "pdf_link": "http://arxiv.org/pdf/1110.3959v1"
    },
    {
        "title": "Optimal Inverter VAR Control in Distribution Systems with High PV\n  Penetration",
        "authors": [
            "Masoud Farivar",
            "Russell Neal",
            "Christopher Clarke",
            "Steven Low"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  The intent of the study detailed in this paper is to demonstrate the benefits\nof inverter var control on a fast timescale to mitigate rapid and large voltage\nfluctuations due to the high penetration of photovoltaic generation and the\nresulting reverse power flow. Our approach is to formulate the volt/var control\nas a radial optimal power flow (OPF) problem to minimize line losses and energy\nconsumption, subject to constraints on voltage magnitudes. An efficient\nsolution to the radial OPF problem is presented and used to study the structure\nof optimal inverter var injection and the net benefits, taking into account the\nadditional cost of inverter losses when operating at non-unity power factor.\nThis paper will illustrate how, depending on the circuit topology and its\nloading condition, the inverter's optimal reactive power injection is not\nnecessarily monotone with respect to their real power output. The results are\ndemonstrated on a distribution feeder on the Southern California Edison system\nthat has a very light load and a 5 MW photovoltaic (PV) system installed away\nfrom the substation.\n",
        "pdf_link": "http://arxiv.org/pdf/1112.5594v1"
    },
    {
        "title": "Informed Source Separation using Iterative Reconstruction",
        "authors": [
            "Nicolas Sturmel",
            "Laurent Daudet"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  This paper presents a technique for Informed Source Separation (ISS) of a\nsingle channel mixture, based on the Multiple Input Spectrogram Inversion\nmethod. The reconstruction of the source signals is iterative, alternating\nbetween a time- frequency consistency enforcement and a re-mixing constraint. A\ndual resolution technique is also proposed, for sharper transients\nreconstruction. The two algorithms are compared to a state-of-the-art\nWiener-based ISS technique, on a database of fourteen monophonic mixtures, with\nstandard source separation objective measures. Experimental results show that\nthe proposed algorithms outperform both this reference technique and the oracle\nWiener filter by up to 3dB in distortion, at the cost of a significantly\nheavier computation.\n",
        "pdf_link": "http://arxiv.org/pdf/1202.2075v1"
    },
    {
        "title": "Asynchronous Signal Passing for Tile Self-Assembly: Fuel Efficient\n  Computation and Efficient Assembly of Shapes",
        "authors": [
            "Jennifer E. Padilla",
            "Matthew J. Patitz",
            "Raul Pena",
            "Robert T. Schweller",
            "Nadrian C. Seeman",
            "Robert Sheline",
            "Scott M. Summers",
            "Xingsi Zhong"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  In this paper we demonstrate the power of a model of tile self-assembly based\non active glues which can dynamically change state. We formulate the\nSignal-passing Tile Assembly Model (STAM), based on the model of Padilla, Liu,\nand Seeman to be asynchronous, allowing any action of turning a glue on or off,\nattaching a new tile, or breaking apart an assembly to happen in any order.\nWithin this highly generalized model we provide three new solutions to tile\nself-assembly problems that have been addressed within the abstract Tile\nAssembly Model and its variants, showing that signal passing tiles allow for\nsubstantial improvement across multiple complexity metrics. Our first result\nutilizes a recursive assembly process to achieve tile-type efficient assembly\nof linear structures, using provably fewer tile types than what is possible in\nstandard tile assembly models. Our second system of signal-passing tiles\nsimulates any Turing machine with high fuel efficiency by using only a constant\nnumber of tiles per computation step. Our third system assembles the discrete\nSierpinski triangle, demonstrating that this pattern can be strictly\nself-assembled within the STAM. This result is of particular interest in that\nit is known that this pattern cannot self-assemble within a number of well\nstudied tile self-assembly models. Notably, all of our constructions are at\ntemperature 1, further demonstrating that signal-passing confers the power to\nbypass many restrictions found in standard tile assembly models.\n",
        "pdf_link": "http://arxiv.org/pdf/1202.5012v3"
    },
    {
        "title": "Thermal analysis & optimization of a 3 dimensional heterogeneous\n  structure",
        "authors": [
            "Ramya Menon C.",
            "Vinod Pangracious"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  Besides the lot of advantages offered by the 3D stacking of devices in an\nintegrated circuit there is a chance of device damage due to rise in peak\ntemperature value. Hence, in order to make use of all the potential benefits of\nthe vertical stacking a thermal aware design is very essential. The first step\nfor designing a thermal aware architecture is to analyze the hotspot\ntemperature generated by the devices. In this paper we are presenting the\nresults of our thermal analysis experiments of a 3D heterogeneous structure\nwith three layers. The bottom layer had eight identical processors at 2.4 GHz\nand the top layer was with four memory units. The intermediate layer was a\nthermal interface material (TIM). The 2D thermal analysis of the top and bottom\nlayers was also done separately. In the next step simulations were carried out\nby varying TIM thickness and conductivity to study its affect on hotspot\ntemperature so as to optimize the temperature distribution.\n",
        "pdf_link": "http://arxiv.org/pdf/1203.1799v1"
    },
    {
        "title": "Design and modelling of different SRAM's based on CNTFET 32nm technology",
        "authors": [
            "Naagesh S. Bhat"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  Carbon nanotube field-effect transistor (CNTFET) refers to a field-effect\ntransistor that utilizes a single carbon nanotube or an array of carbon\nnanotubes as the channel material instead of bulk silicon in the traditional\nMOSFET structure. Since it was first demonstrated in 1998, there have been\ntremendous developments in CNTFETs, which promise for an alternative material\nto replace silicon in future electronics. Carbon nanotubes are promising\nmaterials for the nano-scale electron devices such as nanotube FETs for\nultra-high density integrated circuits and quantum-effect devices for novel\nintelligent circuits, which are expected to bring a breakthrough in the present\nsilicon technology.\n  A Static Random Access Memory (SRAM) is designed to plug two needs: i) The\nSRAM provides as cache memory, communicating between central processing unit\nand Dynamic Random Access Memory (DRAM). ii) The SRAM technology act as driving\nforce for low power application since SRAM is portable compared to DRAM, and\nSRAM doesn't require any refresh current. On the basis of acquired knowledge,\nwe present different SRAM's designed for the conventional CNTFET. HSPICE\nsimulations of this circuit using Stanford CNTFET model shows a great\nimprovement in power saving.\n",
        "pdf_link": "http://arxiv.org/pdf/1203.1971v1"
    },
    {
        "title": "Intra-bodyhybrid communication scheme for healthcare systems",
        "authors": [
            "Abdullah Alshehab",
            "Chiu Tung Wu",
            "Nao Kobayashi",
            "Sikieng Sok",
            "Shigeru Shimamoto"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  Intra-body communication (IBC) is a type of Body Area Network (BAN)that\nutilizes human body as the medium for data transmission. Thelow power\nrequirements of intra-body communication (IBC) as compared to near field\nelectromagnetic waves showed that it can be a suitable solution for Medical\nBody Area Networks (MBANs) in a mobile health care system.In this paper, we\ninvestigate the transmission characteristics of the human body as a conductor\nof signals by considering different data transmission rates of multi-point to\npoint network in order to reduce overall power consumption of the\nBAN.Furthermore, we utilize IBC and propose a new scheme to combines Slotted\nALOHA, TDMA, and Reservation ALOHA together to increase the throughput and\ndecrease the delay. By using our new hybrid scheme with the movable boundary\ndesigned for health status monitoring, we are able to increase the efficiency\nof data transmission by prioritizing the more critical data from the sensors.\n",
        "pdf_link": "http://arxiv.org/pdf/1204.1420v1"
    },
    {
        "title": "A Novel Design for Quantum-dot Cellular Automata Cells and Full Adders",
        "authors": [
            "Mostafa Rahimi Azghadi",
            "O. Kavehie",
            "K. Navi"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  Erroneous submission in violation of copyright removed by arXiv admin.\n",
        "pdf_link": "http://arxiv.org/pdf/1204.1845v1"
    },
    {
        "title": "A Novel Design for Quantum-dot Cellular Automata Cells and Full Adders",
        "authors": [
            "Mostafa Rahimi Azghadi",
            "O. Kavehie",
            "K. Navi"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  Quantum dot Cellular Automata (QCA) is a novel and potentially attractive\ntechnology for implementing computing architectures at the nanoscale. The basic\nBoolean primitive in QCA is the majority gate. In this paper we present a novel\ndesign for QCA cells and another possible and unconventional scheme for\nmajority gates. By applying these items, the hardware requirements for a QCA\ndesign can be reduced and circuits can be simpler in level and gate counts. As\nan example, a 1-bit QCA adder is constructed by applying our new scheme and is\ncompared to the other existing implementation. Beside, some Boolean functions\nare expressed as examples and it has been shown, how our reduction method by\nusing new proposed item, decreases gate counts and levels in comparison to the\nother previous methods.\n",
        "pdf_link": "http://arxiv.org/pdf/1204.2048v1"
    },
    {
        "title": "Optical Solver of Combinatorial Problems: Nano-Technological Approach",
        "authors": [
            "Eyal Cohen",
            "Shlomi Dolev",
            "Sergey Frenkel",
            "Boris Kryzhanovsky",
            "Alexandr Palagushkin",
            "Michael Rosenblit",
            "Victor Zakharov"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  We report the first steps in creating an optical computing system. This\nsystem may solve NP-Hard problems by utilizing a setup of exponential sized\nmasks. This is exponential space complexity but the production of those masks\nis done with a polynomial time preprocessing. These masks are later used to\nsolve the problem in polynomial time. We propose to reduced the size of the\nmasks to nano-scaled density. Simulations were done to choose a proper design,\nand actual implementations show the feasibility of such a system.\n",
        "pdf_link": "http://arxiv.org/pdf/1205.0040v1"
    },
    {
        "title": "A low power high bandwidth four quadrant analog multiplier in 32 nm\n  CNFET technology",
        "authors": [
            "Ishit Makwana",
            "Vitrag Sheth"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  Carbon Nanotube Field Effect Transistor (CNFET) is a promising new technology\nthat overcomes several limitations of traditional silicon integrated circuit\ntechnology. In recent years, the potential of CNFET for analog circuit\napplications has been explored. This paper proposes a novel four quadrant\nanalog multiplier design using CNFETs. The simulation based on 32nm CNFET\ntechnology shows that the proposed multiplier has very low harmonic distortion\n(<0.45%), large input range ({\\pm}400mV), large bandwidth (~50GHz) and low\npower consumption (~247{\\mu}W), while operating at a supply voltage of\n{\\pm}0.9V.\n",
        "pdf_link": "http://arxiv.org/pdf/1205.1886v1"
    },
    {
        "title": "CDMA Based Interconnect Mechanism for SOPC",
        "authors": [
            "V. Rajesh",
            "P. Vijaya Kumar"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  The Network-on-chip (NoC) designs consisting of large pack of Intellectual\nProperty (IP) blocks (cores) on the same silicon die is becoming technically\npossible nowadays. But, the communication between the IP Cores is the main\nissue in recent years. This paper presents the design of a Code Division\nMultiple Access (CDMA) based wrapper interconnect as a component of System on\nprogrammable chip (SOPC) builder to communicate between IP cores. In the\nproposal, only bus lines that carry address and data signals are CDMA coded.\nCDMA technology has better data integrity, channel continuity, channel\nisolation, and also mainly it reduces the no.of lines in the bus architecture\nfor transmitting the data from master to slave.\n",
        "pdf_link": "http://arxiv.org/pdf/1205.4487v1"
    },
    {
        "title": "Memristor-based mono-stable oscillator",
        "authors": [
            "A. T. Bahgat",
            "K. N. Salama"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  In this letter, a reactance-less mono-stable oscillator is introduced for the\nfirst time using memristors. By replacing bulky inductors and capacitors with\nmemristors, the novel mono-stable oscillator can be an area-efficient solution\nfor on-chip fully integrated systems. The proposed circuit is described,\nmathematically analysed and verified by circuit simulations.\n",
        "pdf_link": "http://arxiv.org/pdf/1207.0847v1"
    },
    {
        "title": "Active Tile Self-assembly, Self-similar Structures and Recursion",
        "authors": [
            "Natasha Jonoska",
            "Daria Karpenko"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  We present an active tile assembly model which extends Winfree's abstract\ntile assembly model to tiles that are capable of transmitting and receiving\nbinding site activation signals. In addition, we introduce a mathematical\nframework to address self-similarity and recursion within the model. The model\nis applied to show a recursive assembly of an archetypal self-similar aperiodic\ntiling known as the L-shape tiling.\n",
        "pdf_link": "http://arxiv.org/pdf/1211.3085v1"
    },
    {
        "title": "Toward Turing's A-type Unorganised Machines in an Unconventional\n  Substrate: a Dynamic Representation in Compartmentalised Excitable Chemical\n  Media",
        "authors": [
            "Larry Bull",
            "Julian Holley",
            "Ben De Lacy Costello",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  Turing presented a general representation scheme by which to achieve\nartificial intelligence - unorganised machines. Significantly, these were a\nform of discrete dynamical system and yet such representations remain\nrelatively unexplored. Further, at the same time as also suggesting that\nnatural evolution may provide inspiration for search mechanisms to design\nmachines, he noted that mechanisms inspired by the social aspects of learning\nmay prove useful. This paper presents initial results from consideration of\nusing Turing's dynamical representation within an unconventional substrate -\nnetworks of Belousov-Zhabotinsky vesicles - designed by an imitation-based,\ni.e., cultural, approach. Turing's representation scheme is also extended to\ninclude a fuller set of Boolean functions at the nodes of the recurrent\nnetworks.\n",
        "pdf_link": "http://arxiv.org/pdf/1212.1344v1"
    },
    {
        "title": "Integration of nanoscale memristor synapses in neuromorphic computing\n  architectures",
        "authors": [
            "Giacomo Indiveri",
            "Bernabe Linares-Barranco",
            "Robert Legenstein",
            "George Deligeorgis",
            "Themistoklis Prodromakis"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Conventional neuro-computing architectures and artificial neural networks\nhave often been developed with no or loose connections to neuroscience. As a\nconsequence, they have largely ignored key features of biological neural\nprocessing systems, such as their extremely low-power consumption features or\ntheir ability to carry out robust and efficient computation using massively\nparallel arrays of limited precision, highly variable, and unreliable\ncomponents. Recent developments in nano-technologies are making available\nextremely compact and low-power, but also variable and unreliable solid-state\ndevices that can potentially extend the offerings of availing CMOS\ntechnologies. In particular, memristors are regarded as a promising solution\nfor modeling key features of biological synapses due to their nanoscale\ndimensions, their capacity to store multiple bits of information per element\nand the low energy required to write distinct states. In this paper, we first\nreview the neuro- and neuromorphic-computing approaches that can best exploit\nthe properties of memristor and-scale devices, and then propose a novel hybrid\nmemristor-CMOS neuromorphic circuit which represents a radical departure from\nconventional neuro-computing approaches, as it uses memristors to directly\nemulate the biophysics and temporal dynamics of real synapses. We point out the\ndifferences between the use of memristors in conventional neuro-computing\narchitectures and the hybrid memristor-CMOS circuit proposed, and argue how\nthis circuit represents an ideal building block for implementing brain-inspired\nprobabilistic computing paradigms that are robust to variability and\nfault-tolerant by design.\n",
        "pdf_link": "http://arxiv.org/pdf/1302.7007v1"
    },
    {
        "title": "Overview of Optical Interconnect Technology",
        "authors": [
            "Sumita Mishra",
            "Naresh K Chaudhary",
            "Kalyan Singh"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Optical interconnect is seen as a potential solution to meet the performance\nrequirements of current and future generation of data processors. Optical\ninterconnects have negligible frequency dependent loss, low cross talk and high\nband width. Optical interconnects are not much used commercially since optical\ninterconnects technology is incompatible with manufacturing processes and\nassembly methods that are currently used in the semiconductor industry. There\nare many promising optical interconnect technologies and this paper presents a\nbrief analysis of current state of optical interconnect technology.\n",
        "pdf_link": "http://arxiv.org/pdf/1303.3954v1"
    },
    {
        "title": "On Mobile DNA in Artificial Regulatory Networks: Evolving Functional and\n  Structural Dynamism",
        "authors": [
            "Larry Bull"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  There is a growing body of work considering the use of representations based\nupon genetic regulatory networks. This paper uses a recently presented\nabstract, tunable Boolean regulatory network model to explore aspects of mobile\nDNA, such as transposons, within these dynamical systems. The significant role\nof mobile DNA in the evolution of natural systems is becoming increasingly\nclear. Whilst operators loosely based upon transposons have previously been\nused within evolutionary computation, their use within regulatory network\nrepresentations enables the potential exploitation of numerous new mechanisms.\nThis paper shows how dynamically controlling network node connectivity and\nfunction via transposon-inspired mechanisms can be selected for under\nnon-stationary and coevolutionary scenarios, including when such changes are\nheritable.\n",
        "pdf_link": "http://arxiv.org/pdf/1303.7220v1"
    },
    {
        "title": "Nanoscale photonic network for solution searching and decision making\n  problems",
        "authors": [
            "Makoto Naruse",
            "Masashi Aono",
            "Song-Ju Kim"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Nature-inspired devices and architectures are attracting considerable\nattention for various purposes, including the development of novel computing\ntechniques based on spatiotemporal dynamics, exploiting stochastic processes\nfor computing, and reducing energy dissipation. This paper demonstrates that\nnetworks of optical energy transfers between quantum nanostructures mediated by\noptical near-field interactions occurring at scales far below the wavelength of\nlight could be utilized for solving a constraint satisfaction problem (CSP),\nthe satisfiability problem (SAT), and a decision making problem. The optical\nenergy transfer from smaller quantum dots to larger ones, which is a quantum\nstochastic process, depends on the existence of resonant energy levels between\nthe quantum dots or a state-filling effect occurring at the larger quantum\ndots. Such a spatiotemporal mechanism yields different evolutions of energy\ntransfer patterns in multi-quantum-dot systems. We numerically demonstrate that\nnetworks of optical energy transfers can be used for solution searching and\ndecision making. We consider that such an approach paves the way to a novel\nphysical informatics in which both coherent and dissipative processes are\nexploited, with low energy consumption.\n",
        "pdf_link": "http://arxiv.org/pdf/1304.5649v1"
    },
    {
        "title": "DNA Pen: A Tool for Drawing on a Molecular Canvas",
        "authors": [
            "Arnav Goyal",
            "Dixita Limbachiya",
            "Shikhar Kumar Gupta",
            "Foram Joshi",
            "Sushant Pritmani",
            "Akshita Sahai",
            "Manish K Gupta"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  DNA origami is an interdisciplinary area where DNA can be used as a building\nblock for making useful stuff at nanoscale. This work presents an open source\nsoftware DNA pen (based on the recent work of Peng Yin and his group) which can\nbe used (using free hand and digital molecular canvas) to draw an object at\nnanoscale. Software generates error free DNA sequences which can be used in the\nwet lab to create the object at the nanoscale. Using DNA pen we have drawn\nseveral objects including the map of India and sanskrit letter \"Om\" from free\nhand molecular canvas and digital letter DNA using digitized molecular canvas.\n",
        "pdf_link": "http://arxiv.org/pdf/1306.0369v1"
    },
    {
        "title": "Signal Transmission Across Tile Assemblies: 3D Static Tiles Simulate\n  Active Self-Assembly by 2D Signal-Passing Tiles",
        "authors": [
            "Tyler Fochtman",
            "Jacob Hendricks",
            "Jennifer E. Padilla",
            "Matthew J. Patitz",
            "Trent A. Rogers"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  The 2-Handed Assembly Model (2HAM) is a tile-based self-assembly model in\nwhich, typically beginning from single tiles, arbitrarily large aggregations of\nstatic tiles combine in pairs to form structures. The Signal-passing Tile\nAssembly Model (STAM) is an extension of the 2HAM in which the tiles are\ndynamically changing components which are able to alter their binding domains\nas they bind together. For our first result, we demonstrate useful techniques\nand transformations for converting an arbitrarily complex STAM$^+$ tile set\ninto an STAM$^+$ tile set where every tile has a constant, low amount of\ncomplexity, in terms of the number and types of ``signals'' they can send, with\na trade off in scale factor.\n  Using these simplifications, we prove that for each temperature $\\tau>1$\nthere exists a 3D tile set in the 2HAM which is intrinsically universal for the\nclass of all 2D STAM$^+$ systems at temperature $\\tau$ (where the STAM$^+$ does\nnot make use of the STAM's power of glue deactivation and assembly breaking, as\nthe tile components of the 2HAM are static and unable to change or break\nbonds). This means that there is a single tile set $U$ in the 3D 2HAM which\ncan, for an arbitrarily complex STAM$^+$ system $S$, be configured with a\nsingle input configuration which causes $U$ to exactly simulate $S$ at a scale\nfactor dependent upon $S$. Furthermore, this simulation uses only two planes of\nthe third dimension. This implies that there exists a 3D tile set at\ntemperature $2$ in the 2HAM which is intrinsically universal for the class of\nall 2D STAM$^+$ systems at temperature $1$. Moreover, we show that for each\ntemperature $\\tau>1$ there exists an STAM$^+$ tile set which is intrinsically\nuniversal for the class of all 2D STAM$^+$ systems at temperature $\\tau$,\nincluding the case where $\\tau = 1$.\n",
        "pdf_link": "http://arxiv.org/pdf/1306.5005v2"
    },
    {
        "title": "RFID Technology Based Attendance Management System",
        "authors": [
            "Sumita Nainan",
            "Romin Parekh",
            "Tanvi Shah"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  RFID is a nascent technology, deeply rooted by its early developments in\nusing radar1 as a harbinger of adversary planes during World War II. A plethora\nof industries have leveraged the benefits of RFID technology for enhancements\nin sectors like military, sports, security, airline, animal farms, healthcare\nand other areas. Industry specific key applications of this technology include\nvehicle tracking, automated inventory management, animal monitoring, secure\nstore checkouts, supply chain management, automatic payment, sport timing\ntechnologies, etc. This paper introduces the distinctive components of RFID\ntechnology and focuses on its core competencies: scalability and security. It\nwill be then supplemented by a detailed synopsis of an investigation conducted\nto test the feasibility and practicality of RFID technology.\n",
        "pdf_link": "http://arxiv.org/pdf/1306.5381v1"
    },
    {
        "title": "Digital Circuits Implementation On Rpga Simulator",
        "authors": [
            "Pankaj Kumar Israni",
            "S. C. Jain"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  For Reversible computing, Target technology is yet to become available.\nAdequate tools are not yet developed for reversible technology. Simulation is\nstill under development. Classical logic synthesis methods and simulation tools\ncan not be used in reversible computing. Because these work on irreversible\nlogic blocks but in reversible computing reversible logic blocks are used for\ndesign and implementation. So, we need a simulation platform to analysis and\ndevelopment in this area. So, we worked on this area and developed a GUI based\nsimulator. In the Dissertation work, we undertook simulation of RPGA,\nreversible alternative to FPGA. We developed a RPGA simulator in our project.\nRPGA simulator combines the technology of PLD/FPGA/SYSTOLIC array. Our RPGA\nsimulator, implements a given symmetric reversible Circuit on a RPGA structure.\nWe also worked on RPGA structure gates (picton and kerntopf gates) to develop a\nbetter RPGA structure. Stepwise execution on RPGA structure is also performed\nin RPGA simulator. We also designed new algorithms for Truth Table generation\nand symmetry analysis. The dissertation work aims to develop entire simulator\nis GUI based and easy to learn that makes it user friendly. User can easily\nview all simulation results in GUI of our RPGA simulator.\n",
        "pdf_link": "http://arxiv.org/pdf/1310.5411v2"
    },
    {
        "title": "DNACloud: A Potential Tool for storing Big Data on DNA",
        "authors": [
            "Shalin Shah",
            "Dixita Limbachiya",
            "Manish K. Gupta"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  The term Big Data is usually used to describe huge amount of data that is\ngenerated by humans from digital media such as cameras, internet, phones,\nsensors etc. By building advanced analytics on the top of big data, one can\npredict many things about the user such as behavior, interest etc. However\nbefore one can use the data, one has to address many issues for big data\nstorage. Two main issues are the need of large storage devices and the cost\nassociated with it. Synthetic DNA storage seems to be an appropriate solution\nto address these issues of the big data. Recently in 2013, Goldman and his\ncollegues from European Bioinformatics Institute demonstrated the use of the\nDNA as storage medium with capacity of storing 2.2 peta bytes of information on\none gram of DNA and retrived the data successfully with low error rate. This\nsignificant step shows a promise for synthetic DNA storage as a useful\ntechnology for the future data storage. Motivated by this, we have developed a\nsoftware called DNACloud which makes it easy to store the data on the DNA. In\nthis work, we present detailed description of the software.\n",
        "pdf_link": "http://arxiv.org/pdf/1310.6992v2"
    },
    {
        "title": "Channel and Noise Models for Nonlinear Molecular Communication Systems",
        "authors": [
            "Nariman Farsad",
            "Na-Rae Kim",
            "Andrew W. Eckford",
            "Chan-Byoung Chae"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Recently, a tabletop molecular communication platform has been developed for\ntransmitting short text messages across a room. The end-to-end system impulse\nresponse for this platform does not follow previously published theoretical\nworks because of imperfect receiver, transmitter, and turbulent flows.\nMoreover, it is observed that this platform resembles a nonlinear system, which\nmakes the rich body of theoretical work that has been developed by\ncommunication engineers not applicable to this platform. In this work, we first\nintroduce corrections to the previous theoretical models of the end-to-end\nsystem impulse response based on the observed data from experimentation. Using\nthe corrected impulse response models, we then formulate the nonlinearity of\nthe system as noise and show that through simplifying assumptions it can be\nrepresented as Gaussian noise. Through formulating the system's nonlinearity as\nthe output a linear system corrupted by noise, the rich toolbox of mathematical\nmodels of communication systems, most of which are based on linearity\nassumption, can be applied to this platform.\n",
        "pdf_link": "http://arxiv.org/pdf/1311.6208v1"
    },
    {
        "title": "Toward bio-inspired information processing with networks of nano-scale\n  switching elements",
        "authors": [
            "Zoran Konkoli",
            "GÃ¶ran Wendin"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Unconventional computing explores multi-scale platforms connecting\nmolecular-scale devices into networks for the development of scalable\nneuromorphic architectures, often based on new materials and components with\nnew functionalities. We review some work investigating the functionalities of\nlocally connected networks of different types of switching elements as\ncomputational substrates. In particular, we discuss reservoir computing with\nnetworks of nonlinear nanoscale components. In usual neuromorphic paradigms,\nthe network synaptic weights are adjusted as a result of a training/learning\nprocess. In reservoir computing, the non-linear network acts as a dynamical\nsystem mixing and spreading the input signals over a large state space, and\nonly a readout layer is trained. We illustrate the most important concepts with\na few examples, featuring memristor networks with time-dependent and history\ndependent resistances.\n",
        "pdf_link": "http://arxiv.org/pdf/1311.6259v1"
    },
    {
        "title": "Times in noise-based logic: increased dimensions of logic hyperspace",
        "authors": [
            "Laszlo B. Kish"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Time shifts beyond the correlation time of the logic and reference signals\ncreate new elements that are orthogonal to the original components. This fact\ncan be utilized to increase the number of dimensions of the logic space while\nkeeping the number of reference noises fixed. Using just a single noise and\ntime shifts can realize exponentially large hyperspaces with large numbers of\ndimensions. Other, independent applications of time shifts include holographic\nnoise-based logic systems and changing commutative operations into\nnon-commuting ones. For the sake of simplicity, these ideas are illustrated by\ndeterministic time shifts, even though random timing and random time shifts\nwould yield the most robust systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1312.0309v1"
    },
    {
        "title": "Fully Automatic Liquid Metal Printer towards Personal Electronics\n  Manufacture",
        "authors": [
            "Yi Zheng",
            "Zhi-Zhu He",
            "Jun Yang",
            "Jing Liu"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Printed electronics is quickly emerging with tremendous value in a wide\nvariety of latest electrical engineering areas. However, restricted to the\nrather limited conductive inks and printing strategies, the currently existing\nelectronics manufacturing tools are generally complicated, expensive, time,\nmaterial, water and energy consuming, and thus mainly restricted to the\nindustrial use. Here from an alternative way, the present article demonstrated\nfor the first time an entirely automatic printing system for personal\nelectronics manufacturing through introducing a composite liquid metal ink\ndelivery and printing mechanism to overcome the large surface tension facing\nthe solution, and integrating it with the notebook computer controlling\nalgorithm. With the developed printer, any desired electronically conductive\npatterns spanning from single wires to various complex structures like\nintegrated circuit (IC), antenna, PCB, RFID, electronic greeting cards,\ndecoration arts, classical buildings (White House, Great Wall etc.) or more\ndo-it-yourself (DIY) circuits were demonstrated to be printed out in a moment\nwith high precision. And the total cost for the whole system has reached\npersonal affordability, which is hard to offer by so far the state of the art\ntechnologies. Some fundamental fluid dynamics mechanisms related to the\nproposed tapping mode enabled reliable printing and adhesion of the liquid\nmetal electronics on the flexible substrate was systematically disclosed\nthrough theoretical interpretation and experimental measurements. This clearly\nbeyond-the-lab technology and pervasively available liquid metal printer opens\nthe way for large scale home level electronics making in the coming time.\n",
        "pdf_link": "http://arxiv.org/pdf/1312.0617v1"
    },
    {
        "title": "Routing of Physarum polycephalum signals using simple chemicals",
        "authors": [
            "Ben de Lacy Costello",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  In previous work the chemotaxis towards simple organic chemicals was\nassessed. We utilise the knowledge gained from these chemotactic assays to\nroute Physarum polycephalum at a series of junctions. By applying chemical\ninputs at a simple T-junction we were able to reproducibly control the path\ntaken by the plasmodium of P. Polycephalum. Where the chemoattractant farnesene\nwas used at one input a routed signal could be reproducibly generated i.e. P.\nPolycephalum moves towards the source of chemoattractant. Where the\nchemoattractant was applied at both inputs the signal was reproducibly split.\nIf a chemorepellent was used then the signal was reproducibly suppressed. If no\nchemical input was used in the simple circuit then a random signal was\ngenerated, whereby P. Polycephalum would move towards one output at the\njunction, but the direction was randomly selected. We extended this study to a\nmore complex series of T-junctions to explore further the potential of routing\nP. Polycephalum. Although many of the circuits were completed effectively, any\nerrors from the implementation of the simple T-junction were magnified. There\nwere also issues with cascading effects through multiple junctions. For example\nsignal splitting could be reproducibly initiated at the first junction but not\nat subsequent junctions. This work highlights the potential for exploiting\nchemotaxis to achieve complex and reliable routing of P. Polycephalum signals.\nThis may be useful in implementing computing algorithms, design of autonomous\nrobots and directed material synthesis. In additional experiments we showed\nthat the application of chemoattractant compounds at specific locations on a\nhomogeneous substrate could be used to reliably control the spatial\nconfiguration of P. Polycephalum. This may have applications in implementing\ngeometric calculations and in robot navigation tasks such as mapping chemical\nplumes.\n",
        "pdf_link": "http://arxiv.org/pdf/1312.1178v1"
    },
    {
        "title": "Complexity Analysis of Reversible Logic Synthesis",
        "authors": [
            "Anupam Chattopadhyay",
            "Chander Chandak",
            "Kaushik Chakraborty"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Reversible logic circuit is a necessary construction for achieving ultra low\npower dissipation as well as for prominent post-CMOS computing technologies\nsuch as Quantum computing. Consequently automatic synthesis of a Boolean\nfunction using elementary reversible logic gates has received significant\nresearch attention in recent times, creating the domain of reversible logic\nsynthesis. In this paper, we study the complexity of reversible logic\nsynthesis. The problem is separately studied for bounded-ancilla and\nancilla-free optimal synthesis approaches. The computational complexity for\nboth cases are linked to known/presumed hard problems. Finally, experiments are\nperformed with a shortest-path based reversible logic synthesis approach and a\n(0-1) ILP-based formulation.\n",
        "pdf_link": "http://arxiv.org/pdf/1402.0491v3"
    },
    {
        "title": "Design of an Amplifier through Second Generation Current Conveyor",
        "authors": [
            "Nikhita Tripathi",
            "Nikhil Saxena",
            "Sonal Soni"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  This paper describes the architecture of first and second generation current\nconveyor (CCI and CCII respectively) and designing an amplifier using second\ngeneration current conveyor. The designed amplifier through CCII+ can be used\nin various analog computation circuits and is superior in performance than the\nclassical opamp. It provides better gain with higher accuracy.\n",
        "pdf_link": "http://arxiv.org/pdf/1402.2230v1"
    },
    {
        "title": "Era of Big Data Processing: A New Approach via Tensor Networks and\n  Tensor Decompositions",
        "authors": [
            "Andrzej Cichocki"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Many problems in computational neuroscience, neuroinformatics, pattern/image\nrecognition, signal processing and machine learning generate massive amounts of\nmultidimensional data with multiple aspects and high dimensionality. Tensors\n(i.e., multi-way arrays) provide often a natural and compact representation for\nsuch massive multidimensional data via suitable low-rank approximations. Big\ndata analytics require novel technologies to efficiently process huge datasets\nwithin tolerable elapsed times. Such a new emerging technology for\nmultidimensional big data is a multiway analysis via tensor networks (TNs) and\ntensor decompositions (TDs) which represent tensors by sets of factor\n(component) matrices and lower-order (core) tensors. Dynamic tensor analysis\nallows us to discover meaningful hidden structures of complex data and to\nperform generalizations by capturing multi-linear and multi-aspect\nrelationships. We will discuss some fundamental TN models, their mathematical\nand graphical descriptions and associated learning algorithms for large-scale\nTDs and TNs, with many potential applications including: Anomaly detection,\nfeature extraction, classification, cluster analysis, data fusion and\nintegration, pattern recognition, predictive modeling, regression, time series\nanalysis and multiway component analysis.\n  Keywords: Large-scale HOSVD, Tensor decompositions, CPD, Tucker models,\nHierarchical Tucker (HT) decomposition, low-rank tensor approximations (LRA),\nTensorization/Quantization, tensor train (TT/QTT) - Matrix Product States\n(MPS), Matrix Product Operator (MPO), DMRG, Strong Kronecker Product (SKP).\n",
        "pdf_link": "http://arxiv.org/pdf/1403.2048v4"
    },
    {
        "title": "Towards slime mould electrical logic gates with optical coupling",
        "authors": [
            "Richard Mayne",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Physarum polycephalum is a macroscopic single celled plasmodial slime mould.\nWe employ plasmodial phototactic responses to construct laboratory prototypes\nof NOT and NAND logical gates with electrical inputs/outputs and optical\ncoupling; the slime mould plays dual roles of computing device and electrical\nconductor. Slime mould logical gates are fault tolerant and resettable. The\nresults presented here advance our understanding of how biological computing\nsubstrates may be manipulated to implement logical operations and demonstrate\nthe feasibility of integrating living substrates into silicon hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/1403.3973v1"
    },
    {
        "title": "Sensory fusion in Physarum polycephalum and implementing multi-sensory\n  functional computation",
        "authors": [
            "James Gerald Holland Whiting",
            "Ben de Lacy Costello",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Surface electrical potential and observational growth recordings were made of\na protoplasmic tube of the slime mould Physarum polycephalum in response to a\nmultitude of stimuli with regards to sensory fusion or multisensory\nintegration. Each stimulus was tested alone and in combination in order to\nevaluate for the first time the effect that multiple stimuli have on the\nfrequency of streaming oscillation. White light caused a decrease in frequency\nwhilst increasing the temperature and applying a food source in the form of oat\nflakes both increased the frequency. Simultaneously stimulating P. polycephalum\nwith light and oat flake produced no net change in frequency, while combined\nlight and heat stimuli showed an increase in frequency smaller than that\nobserved for heat alone. When the two positive stimuli, oat flakes and heat,\nwere combined, there was a net increase in frequency similar to the cumulative\nincreases caused by the individual stimuli. Boolean logic gates were derived\nfrom the measured frequency change.\n",
        "pdf_link": "http://arxiv.org/pdf/1403.4795v1"
    },
    {
        "title": "Applicability of Well-Established Memristive Models for Simulations of\n  Resistive Switching Devices",
        "authors": [
            "E. Linn",
            "A. Siemon",
            "R. Waser",
            "S. Menzel"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Highly accurate and predictive models of resistive switching devices are\nneeded to enable future memory and logic design. Widely used is the memristive\nmodeling approach considering resistive switches as dynamical systems. Here we\nintroduce three evaluation criteria for memristor models, checking for\nplausibility of the I-V characteristics, the presence of a sufficiently\nnon-linearity of the switching kinetics, and the feasibility of predicting the\nbehavior of two anti-serially connected devices correctly. We analyzed two\nclasses of models: the first class comprises common linear memristor models and\nthe second class widely used non-linear memristive models. The linear memristor\nmodels are based on Strukovs initial memristor model extended by different\nwindow functions, while the non-linear models include Picketts physics-based\nmemristor model and models derived thereof. This study reveals lacking\npredictivity of the first class of models, independent of the applied window\nfunction. Only the physics-based model is able to fulfill most of the basic\nevaluation criteria.\n",
        "pdf_link": "http://arxiv.org/pdf/1403.5801v2"
    },
    {
        "title": "A Molecular Communication Link for Monitoring in Confined Environments",
        "authors": [
            "Song Qiu",
            "Weisi Guo",
            "Siyi Wang",
            "Nariman Farsad",
            "Andrew Eckford"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  In this paper, we consider a molecular diffusion based communications link\nthat can reliably transport data over-the-air. We show that the system can also\nreliably transport data across confined structural environments, especially in\ncases where conventional electromagnetic (EM) wave based systems may fail. In\nparticular, this paper compares the performance of our proprietary molecular\ncommunication test-bed with Zigbee wireless sensors in a metal pipe network\nthat does not act as a radio wave-guide. The paper first shows that a\nmolecular-based communication link's performance is determined primarily by the\ndelay time spread of the pulse response. The paper go on to show that\nmolecular-based systems can transmit more reliably in complex and confined\nstructural environments than conventional EM-based systems. The paper then\nutilizes empirical data to find relationships between the received radio signal\nstrength, the molecular pulse spread, data rate (0.1 bits/s) and the structural\npropagation environment.\n",
        "pdf_link": "http://arxiv.org/pdf/1403.6924v1"
    },
    {
        "title": "Slime Mould Logic Gates Based on Frequency Changes of Electrical\n  Potential Oscillation",
        "authors": [
            "James G. H. Whiting",
            "Ben P. J. de Lacy Costello",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Physarum polycephalum is a large single amoeba cell, which in its plasmodial\nphase,forages and connects nearby food sources with protoplasmic tubes. The\norganism forages for food by growing these tubes towards detected food stuffs,\nthis foraging behaviour is governed by simple rules of photoavoidance and\nchemotaxis. The electrical activity of the tubes oscillates, creating a\nperistaltic like action within the tubes, forcing cytoplasm along the lumen;\nthe frequency of this oscillation controls the speed and direction of growth.\nExternal stimuli such as light and food cause changes in the oscillation\nfrequency. We demonstrate that using these stimuli as logical inputs we can\napproximate logic gates using these tubes and derive combinational logic\ncircuits by cascading the gates, with software analysis providing the output of\neach gate and determining the input of the following gate. Basic gates OR, AND\nand NOT were correct 90%, 77.8% and 91.7% of the time respectively. Derived\nlogic circuits XOR, Half Adder and Full Adder were 70.8%, 65% and 58.8%\naccurate respectively. Accuracy of the combinational logic decreases as the\nnumber of gates is increased, however they are at least as accurate as previous\nlogic approximations using spatial growth of Physarum polycephalum and up to 30\ntimes as fast at computing the logical output. The results shown here\ndemonstrate a significant advancement in organism-based computing, providing a\nsolid basis for hybrid computers of the future.\n",
        "pdf_link": "http://arxiv.org/pdf/1406.2021v1"
    },
    {
        "title": "Analog input layer for optical reservoir computers",
        "authors": [
            "FranÃ§ois Duport",
            "Akram Akrout",
            "Anteo Smerieri",
            "Marc Haelterman",
            "Serge Massar"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Reservoir computing is an information processing technique, derived from the\ntheory of neural networks, which is easy to implement in hardware. Several\nreservoir computer hardware implementations have been realized recently with\nperformance comparable to digital implementations, which demonstrated the\npotential of reservoir computing for ultrahigh bandwidth signal processing\ntasks. In all these implementations however the signal pre-processing necessary\nto efficiently address the reservoir was performed digitally. Here we show how\nthis digital pre-processing can be replaced by an analog input layer. We study\nboth numerically and experimentally to what extent the pre-processing can be\nreplaced by a modulation of the input signal by either a single sine-wave or by\na sum of two sine functions, since harmonic oscillations are particularly easy\nto generate in hardware. We find that the modulation by a single sine gives\nperformance worse than state of the art. On the other hand, on many -but not\nall- tasks, the modulation by two sines gives performances comparable to the\nstate of the art. The present work thus represents an important step towards\nfully autonomous, ultrahigh bandwidth analog reservoir computers.\n",
        "pdf_link": "http://arxiv.org/pdf/1406.3238v1"
    },
    {
        "title": "A Model for Variation- and Fault-Tolerant Digital Logic using\n  Self-Assembled Nanowire Architectures",
        "authors": [
            "Alireza Goudarzi",
            "Matthew R. Lakin",
            "Darko Stefanovic",
            "Christof Teuscher"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Reconfiguration has been used for both defect- and fault-tolerant nanoscale\narchitectures with regular structure. Recent advances in self-assembled\nnanowires have opened doors to a new class of electronic devices with irregular\nstructure. For such devices, reservoir computing has been shown to be a viable\napproach to implement computation. This approach exploits the dynamical\nproperties of a system rather than specifics of its structure. Here, we extend\na model of reservoir computing, called the echo state network, to reflect more\nrealistic aspects of self-assembled nanowire networks. As a proof of concept,\nwe use echo state networks to implement basic building blocks of digital\ncomputing: AND, OR, and XOR gates, and 2-bit adder and multiplier circuits. We\nshow that the system can operate perfectly in the presence of variations five\norders of magnitude higher than ITRS's 2005 target, $\\bm{6\\%}$, and achieves\nsuccess rates $\\bm{6}$ times higher than related approaches at half the cost.\nWe also describe an adaptive algorithm that can detect faults in the system and\nreconfigure it to resume perfect operational condition.\n",
        "pdf_link": "http://arxiv.org/pdf/1406.3433v1"
    },
    {
        "title": "Channel Modeling of Human Somatosensory Nanonetwork: Body Discriminative\n  Touch and Proprioception Perspective",
        "authors": [
            "Partha Pratim Ray"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Nanonetwork design and analysis has become a very interesting topic in recent\nyears. Though this area of research is in its formative stage, it definitely\nposses a strong integrity in finding out numerous applications in medical and\nallied sciences. Nanonetworking is indeed a nature built foundation which\ncomprises human intra body communications. Somatosensory system is the one of\nthe critical and must have systems of human body. This literature concentrates\non the body discriminative touch and proprioception mechanism of somatosensory\nsystem. This particular system is well architecture by medial lemniscal\npathway, in human body for transduction of touch and proprioceptive\ninformation. This paper seeks out the novel communication channel model of\nsomatosensory system. The working principle of the channel model is established\nby an equivalent Moore machine. A novel algorithm MLP is proposed after its\nname, medial lemniscal pathway. A novel naomachine and appropriate processing\nunit are also devised, based on the automaton.\n",
        "pdf_link": "http://arxiv.org/pdf/1406.3693v1"
    },
    {
        "title": "Elimination of a Second-Law-attack, and all cable-resistance-based\n  attacks, in the Kirchhoff-law-Johnson-noise (KLJN) secure key exchange system",
        "authors": [
            "Laszlo B. Kish",
            "Claes-Goran Granqvist"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  We introduce the so far most efficient attack against the\nKirchhoff-law-Johnson-noise (KLJN) secure key exchange system. This attack\nutilizes the lack of exact thermal equilibrium in practical applications and is\nbased on cable resistance losses and the fact that the Second Law of\nThermodynamics cannot provide full security when such losses are present. The\nnew attack does not challenge the unconditional security of the KLJN scheme,\nbut it puts more stringent demands on the security/privacy enhancing protocol\nthan for any earlier attack. In this paper we present a simple defense protocol\nto fully eliminate this new attack by increasing the noise-temperature at the\nside of the smaller resistance value over the noise-temperature at the at the\nside with the greater resistance. It is shown that this simple protocol totally\nremoves Eve's information not only for the new attack but also for the old\nBergou-Scheuer-Yariv attack. The presently most efficient attacks against the\nKLJN scheme are thereby completely nullified.\n",
        "pdf_link": "http://arxiv.org/pdf/1406.5179v3"
    },
    {
        "title": "Applying Spiking Neural Nets to Noise Shaping",
        "authors": [
            "C. Mayr",
            "R. SchÃ¼ffny"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  -In recent years, there has been an increased focus on the mechanics of\ninformation transmission in spiking neural networks. Especially the Noise\nShaping properties of these networks and their similarity to Delta-Sigma\nModulators has received a lot of attention. However, very little of the\nresearch done in this area has focused on the effect the weights in these\nnetworks have on the Noise Shaping properties and on post- processing of the\nnetwork output signal. This paper concerns itself with the various modes of\nnetwork operation and beneficial as well as detrimental effects which the\nsystematic generation of network weights can effect. Also, a method for\npost-processing of the spiking output signal is introduced, bringing the output\nsignal more in line with conventional Delta-Sigma Modulators. Relevancy of this\nresearch to industrial application of neural nets as building blocks of\noversampled A/D converters is shown. Also, further points of contention are\nlisted, which must be thoroughly researched to add to the above mentioned\napplicability of spiking neural nets.\n",
        "pdf_link": "http://arxiv.org/pdf/1408.1938v1"
    },
    {
        "title": "Integration Testing of Heterotic Systems",
        "authors": [
            "Marian Gheorghe",
            "Mike Stannett"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Computational theory and practice generally focus on single-paradigm systems,\nbut relatively little is known about how best to combine components based on\nradically different approaches (e.g., silicon chips and wetware) into a single\ncoherent system. In particular, while testing strategies for single-technology\ncomponents are generally well developed, it is unclear at present how to\nperform integration testing on heterotic systems: can we develop a test-set\ngeneration strategy for checking whether specified behaviours emerge (and\nunwanted behaviours do not) when components based on radically different\ntechnologies are combined within a single system?\n  In this paper, we describe an approach to modelling multi-technology\nheterotic systems using a general-purpose formal specification strategy based\non Eilenberg's X-machine model of computation. We show how this approach can be\nused to represent disparate technologies within a single framework, and propose\na strategy for using these formal models for automatic heterotic test-set\ngeneration. We illustrate our approach by showing how to derive a test set for\na heterotic system combining an X-machine-based device with a cell-based P\nsystem (membrane system).\n",
        "pdf_link": "http://arxiv.org/pdf/1408.2674v1"
    },
    {
        "title": "Universal Computation with Arbitrary Polyomino Tiles in Non-Cooperative\n  Self-Assembly",
        "authors": [
            "SÃ¡ndor P. Fekete",
            "Jacob Hendricks",
            "Matthew J. Patitz",
            "Trent A. Rogers",
            "Robert T. Schweller"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  In this paper we explore the power of geometry to overcome the limitations of\nnon-cooperative self-assembly. We define a generalization of the abstract Tile\nAssembly Model (aTAM), such that a tile system consists of a collection of\npolyomino tiles, the Polyomino Tile Assembly Model (polyTAM), and investigate\nthe computational powers of polyTAM systems at temperature 1, where attachment\namong tiles occurs without glue cooperation. Systems composed of the\nunit-square tiles of the aTAM at temperature 1 are believed to be incapable of\nTuring universal computation (while cooperative systems, with temperature > 1,\nare able). As our main result, we prove that for any polyomino $P$ of size 3 or\ngreater, there exists a temperature-1 polyTAM system containing only shape-$P$\ntiles that is computationally universal. Our proof leverages the geometric\nproperties of these larger (relative to the aTAM) tiles and their abilities to\neffectively utilize geometric blocking of particular growth paths of\nassemblies, while allowing others to complete.\n  To round out our main result, we provide strong evidence that size-1 (i.e.\naTAM tiles) and size-2 polyomino systems are unlikely to be computationally\nuniversal by showing that such systems are incapable of geometric bit-reading,\nwhich is a technique common to all currently known temperature-1\ncomputationally universal systems. We further show that larger polyominoes with\na limited number of binding positions are unlikely to be computationally\nuniversal, as they are only as powerful as temperature-1 aTAM systems. Finally,\nwe connect our work with other work on domino self-assembly to show that\ntemperature-1 assembly with at least 2 distinct shapes, regardless of the\nshapes or their sizes, allows for universal computation.\n",
        "pdf_link": "http://arxiv.org/pdf/1408.3351v2"
    },
    {
        "title": "Embedding of Large Boolean Functions for Reversible Logic",
        "authors": [
            "Mathias Soeken",
            "Robert Wille",
            "Oliver Keszocze",
            "D. Michael Miller",
            "Rolf Drechsler"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Reversible logic represents the basis for many emerging technologies and has\nrecently been intensively studied. However, most of the Boolean functions of\npractical interest are irreversible and must be embedded into a reversible\nfunction before they can be synthesized. Thus far, an optimal embedding is\nguaranteed only for small functions, whereas a significant overhead results\nwhen large functions are considered. In this paper, we study this issue. We\nprove that determining an optimal embedding is coNP-hard already for restricted\ncases. Then, we propose heuristic and exact methods for determining both the\nnumber of additional lines as well as a corresponding embedding. For the\napproaches we considered sums of products and binary decision diagrams as\nfunction representations. Experimental evaluations show the applicability of\nthe approaches for large functions. Consequently, the reversible embedding of\nlarge functions is enabled as a precursor to subsequent synthesis.\n",
        "pdf_link": "http://arxiv.org/pdf/1408.3586v1"
    },
    {
        "title": "Bird's-eye view on Noise-Based Logic",
        "authors": [
            "Laszlo B. Kish",
            "Claes-Goran Granqvist",
            "Tamas Horvath",
            "Andreas Klappenecker",
            "He Wen",
            "Sergey M. Bezrukov"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Noise-based logic is a practically deterministic logic scheme inspired by the\nrandomness of neural spikes and uses a system of uncorrelated stochastic\nprocesses and their superposition to represent the logic state. We briefly\ndiscuss various questions such as (i) What does practical determinism mean?\n(ii) Is noise-based logic a Turing machine? (iii) Is there hope to beat (the\ndreams of) quantum computation by a classical physical noise-based processor,\nand what are the minimum hardware requirements for that? Finally, (iv) we\naddress the problem of random number generators and show that the common belief\nthat quantum number generators are superior to classical (thermal) noise-based\ngenerators is nothing but a myth.\n",
        "pdf_link": "http://arxiv.org/pdf/1408.4076v1"
    },
    {
        "title": "Spin Wave Neuroanalog of von Neumann's Microwave Computer",
        "authors": [
            "Frank Hoppensteadt"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Frequency and phase of neural activity play important roles in the behaving\nbrain. The emerging understanding of these roles has been informed by the\ndesign of analog devices that have been important to neuroscience, among them\nthe neuroanalog computer developed by O. Schmitt in the 1930's. In the 1950's,\nJ. von Neumann, in a search for high performance computing using microwaves,\ninvented a logic machine based on similar devices, that can perform logic\nfunctions including binary arithmetic. Described here is a novel embodiment of\nhis machine using nano-magnetics. The embodiment is based on properties of\nferromagnetic thin films that are governed by a nonlinear Schrodinger equation\nfor magnetization in a film. Electrical currents through point contacts on a\nfilm create spin torque nano oscillators (STNO) that define the oscillator\nelements of the system. These oscillators may communicate through directed\ngraphs of electrical connections or by radiation in the form of spin waves. It\nis shown here how to construct a logic machine using STNO, that this machine\ncan perform several computations simultaneously using multiplexing of inputs,\nthat this system can evaluate iterated logic functions, and that spin waves can\ncommunicate frequency, phase and binary information. Neural tissue and the\nSchmitt, von Neumann and STNO devices share a common bifurcation structure,\nalthough these systems operate on vastly different space and time scales. This\nsuggests that neural circuits may be capable of computational functionality\ndescribed here.\n",
        "pdf_link": "http://arxiv.org/pdf/1411.1401v1"
    },
    {
        "title": "Infinite Object Coating in the Amoebot Model",
        "authors": [
            "Zahra Derakhshandeh",
            "Robert Gmyr",
            "Andrea W. Richa",
            "Christian Scheideler",
            "Thim Strothmann",
            "Shimrit Tzur-David"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  The term programmable matter refers to matter which has the ability to change\nits physical properties (shape, density, moduli, conductivity, optical\nproperties, etc.) in a programmable fashion, based upon user input or\nautonomous sensing. This has many applications like smart materials, autonomous\nmonitoring and repair, and minimal invasive surgery. While programmable matter\nmight have been considered pure science fiction more than two decades ago, in\nrecent years a large amount of research has been conducted in this field. Often\nprogrammable matter is envisioned as a very large number of small locally\ninteracting computational particles. We propose the Amoebot model, a new model\nwhich builds upon this vision of programmable matter. Inspired by the behavior\nof amoeba, the Amoebot model offers a versatile framework to model\nself-organizing particles and facilitates rigorous algorithmic research in the\narea of programmable matter. We present an algorithm for the problem of coating\nan infinite object under this model, and prove the correctness of the algorithm\nand that it is work-optimal.\n",
        "pdf_link": "http://arxiv.org/pdf/1411.2356v1"
    },
    {
        "title": "On Timing Synchronization for Quantity-based Modulation in Additive\n  Inverse Gaussian Channel with Drift",
        "authors": [
            "Bo-Kai Hsu",
            "Chia-Han Lee",
            "Ping-Cheng Yeh"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  In Diffusion-based Molecular Communications, the channel between Transmitter\nNano-machine (TN) and Receiver Nano-machine (RN) can be modeled by Additive\nInverse Gaussian Channel, that is the first hitting time of messenger molecule\nreleased from TN and captured by RN follows Inverse Gaussian distribution. In\nthis channel, a quantity-based modulation embedding message on the different\nquantity levels of messenger molecules relies on a time-slotted system between\nTN and RN. Accordingly, their clocks need to synchronize with each other. In\nthis paper, we discuss the approaches to make RN estimate its timing offset\nbetween TN efficiently by the arrival times of molecules. We propose many\nmethods such as Maximum Likelihood Estimation (MLE), Unbiased Linear Estimation\n(ULE), Iterative ULE, and Decision Feedback (DF). The numerical results shows\nthe comparison of them. We evaluate these methods by not only the Mean Square\nError, but also the computational complexity.\n",
        "pdf_link": "http://arxiv.org/pdf/1411.2443v1"
    },
    {
        "title": "Social Behavior in Bacterial Nanonetworks: Challenges and Opportunities",
        "authors": [
            "Monowar Hasan",
            "Ekram Hossain",
            "Sasitharan Balasubramaniam",
            "Yevgeni Koucheryavy"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Molecular communication promises to enable communication between nanomachines\nwith a view to increasing their functionalities and open up new possible\napplications. Due to some of the biological properties, bacteria have been\nproposed as a possible information carrier for molecular communication, and the\ncorresponding communication networks are known as \\textit{bacterial\nnanonetworks}. The biological properties include the ability for bacteria to\nmobilize between locations and carry the information encoded in\nDeoxyribonucleic Acid (DNA) molecules. However, similar to most organisms,\nbacteria have complex social properties that govern their colony. These social\ncharacteristics enable the bacteria to evolve through various fluctuating\nenvironmental conditions by utilizing cooperative and non-cooperative\nbehaviors. This article provides an overview of the different types of\ncooperative and non-cooperative social behavior of bacteria. The challenges\n(due to non-cooperation) and the opportunities (due to cooperation) these\nbehaviors can bring to the reliability of communication in bacterial\nnanonetworks are also discussed. Finally, simulation results on the impact of\nbacterial cooperative social behavior on the end-to-end reliability of a\nsingle-link bacterial nanonetwork are presented. The article concludes with\nhighlighting the potential future research opportunities in this emerging\nfield.\n",
        "pdf_link": "http://arxiv.org/pdf/1411.4214v1"
    },
    {
        "title": "Physarum Chip: Developments in growing computers from slime mould",
        "authors": [
            "James G. H. Whiting",
            "Ben P. J. de Lacy Costello",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  The Phychip project is a collaborative European research initiative to design\nand implement computation using the organism Physarum polycephalum; it is\nfunded by the Seventh Framework Programme (FP7) by the European Commission\nwithin CORDIS and the FET Proactive scheme. Included in this presentation are\ndetails the development of a Physarum based biosensor and biological logic\ngate, offering significant advancements in the respective fields. The work\ndemonstrates the first steps towards Physarum computation and practical\nPhysarum Biosensor; subsequent work will focus on development of a hybrid\nelectronic-Physarum device capable of implementing computation.\n",
        "pdf_link": "http://arxiv.org/pdf/1411.6831v1"
    },
    {
        "title": "Training and Operation of an Integrated Neuromorphic Network Based on\n  Metal-Oxide Memristors",
        "authors": [
            "Mirko Prezioso",
            "Farnood Merrikh-Bayat",
            "Brian Hoskins",
            "Gina Adam",
            "Konstantin K. Likharev",
            "Dmitri B. Strukov"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Despite all the progress of semiconductor integrated circuit technology, the\nextreme complexity of the human cerebral cortex makes the hardware\nimplementation of neuromorphic networks with a comparable number of devices\nexceptionally challenging. One of the most prospective candidates to provide\ncomparable complexity, while operating much faster and with manageable power\ndissipation, are so-called CrossNets based on hybrid CMOS/memristor circuits.\nIn these circuits, the usual CMOS stack is augmented with one or several\ncrossbar layers, with adjustable two-terminal memristors at each crosspoint.\nRecently, there was a significant progress in improvement of technology of\nfabrication of such memristive crossbars and their integration with CMOS\ncircuits, including first demonstrations of their vertical integration.\nSeparately, there have been several demonstrations of discrete memristors as\nartificial synapses for neuromorphic networks. Very recently such experiments\nwere extended to crossbar arrays of phase-change memristive devices. The\nadjustment of such devices, however, requires an additional transistor at each\ncrosspoint, and hence the prospects of their scaling are less impressive than\nthose of metal-oxide memristors, whose nonlinear I-V curves enable\ntransistor-free operation. Here we report the first experimental implementation\nof a transistor-free metal-oxide memristor crossbar with device variability\nlowered sufficiently to demonstrate a successful operation of a simple\nintegrated neural network, a single layer-perceptron. The network could be\ntaught in situ using a coarse-grain variety of the delta-rule algorithm to\nperform the perfect classification of 3x3-pixel black/white images into 3\nclasses. We believe that this demonstration is an important step towards the\nimplementation of much larger and more complex memristive neuromorphic\nnetworks.\n",
        "pdf_link": "http://arxiv.org/pdf/1412.0611v1"
    },
    {
        "title": "On Gate Complexity of Reversible Circuits Consisting of NOT, CNOT and\n  2-CNOT Gates",
        "authors": [
            "Dmitry V. Zakablukov"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  The paper discusses the gate complexity of reversible circuits consisting of\nNOT, CNOT and 2-CNOT gates. The Shannon gate complexity function $L(n, q)$ for\na reversible circuit, implementing a Boolean transformation $f\\colon \\mathbb\nZ_2^n \\to \\mathbb Z_2^n$, is defined as a function of $n$ and the number of\nadditional inputs $q$. The general lower bound $L(n,q) \\geq\n\\frac{2^n(n-2)}{3\\log_2(n+q)} - \\frac{n}{3}$ for the gate complexity of a\nreversible circuit is proved. An upper bound $L(n,0) \\leqslant\n3n2^{n+4}(1+o(1)) \\mathop / \\log_2n$ for the gate complexity of a reversible\ncircuit without additional inputs is proved. An upper bound $L(n,q_0) \\lesssim\n2^n$ for the gate complexity of a reversible circuit with $q_0 \\sim\nn2^{n-o(n)}$ additional inputs is proved.\n",
        "pdf_link": "http://arxiv.org/pdf/1412.2662v2"
    },
    {
        "title": "A Biological-Realtime Neuromorphic System in 28 nm CMOS using\n  Low-Leakage Switched Capacitor Circuits",
        "authors": [
            "Christian Mayr",
            "Johannes Partzsch",
            "Marko Noack",
            "Stefan HÃ¤nzsche",
            "Stefan Scholze",
            "Sebastian HÃ¶ppner",
            "Georg Ellguth",
            "Rene SchÃ¼ffny"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  A switched-capacitor (SC) neuromorphic system for closed-loop neural coupling\nin 28 nm CMOS is presented, occupying 600 um by 600 um. It offers 128 input\nchannels (i.e. presynaptic terminals), 8192 synapses and 64 output channels\n(i.e. neurons). Biologically realistic neuron and synapse dynam- ics are\nachieved via a faithful translation of the behavioural equations to SC\ncircuits. As leakage currents significantly affect circuit behaviour at this\ntechnology node, dedicated compensation techniques are employed to achieve\nbiological-realtime operation, with faithful reproduction of time constants of\nseveral 100 ms at room temperature. Power draw of the overall system is 1.9 mW.\n",
        "pdf_link": "http://arxiv.org/pdf/1412.3233v1"
    },
    {
        "title": "Switched-Capacitor Realization of Presynaptic Short-Term-Plasticity and\n  Stop-Learning Synapses in 28 nm CMOS",
        "authors": [
            "Marko Noack",
            "Johannes Partzsch",
            "Christian Mayr",
            "Stefan HÃ¤nzsche",
            "Stefan Scholze",
            "Sebastian HÃ¶ppner",
            "Georg Ellguth",
            "Rene SchÃ¼ffny"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Synaptic dynamics, such as long- and short-term plasticity, play an important\nrole in the complexity and biological realism achievable when running neural\nnetworks on a neuromorphic IC. For example, they endow the IC with an ability\nto adapt and learn from its environment. In order to achieve the mil- lisecond\nto second time constants required for these synaptic dynamics, analog\nsubthreshold circuits are usually employed. However, due to process variation\nand leakage problems, it is almost impossible to port these types of circuits\nto modern sub-100nm technologies. In contrast, we present a neuromor- phic\nsystem in a 28 nm CMOS process that employs switched capacitor (SC) circuits to\nimplement 128 short term plasticity presynapses as well as 8192 stop-learning\nsynapses. The neuromorphic system consumes an area of 0.36 mm2 and runs at a\npower consumption of 1.9 mW. The circuit makes use of a technique for\nminimizing leakage effects allowing for real-time operation with time constants\nup to sev- eral seconds. Since we rely on SC techniques for all calculations,\nthe system is composed of only generic mixed-signal building blocks. These\ngeneric building blocks make the system easy to port between technologies and\nthe large digital circuit part inherent in an SC system benefits fully from\ntechnology scaling.\n",
        "pdf_link": "http://arxiv.org/pdf/1412.3243v1"
    },
    {
        "title": "Spin-Orbit Torque Induced Spike-Timing Dependent Plasticity",
        "authors": [
            "Abhronil Sengupta",
            "Zubair Al Azim",
            "Xuanyao Fong",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Nanoelectronic devices that mimic the functionality of synapses are a crucial\nrequirement for performing cortical simulations of the brain. In this work we\npropose a ferromagnet-heavy metal heterostructure that employs spin-orbit\ntorque to implement Spike-Timing Dependent Plasticity. The proposed device\noffers the advantage of decoupled spike transmission and programming current\npaths, thereby leading to reliable operation during online learning. Possible\narrangement of such devices in a crosspoint architecture can pave the way for\nultra-dense neural networks. Simulation studies indicate that the device has\nthe potential of achieving pico-Joule level energy consumption (maximum 2 pJ\nper synaptic event) which is comparable to the energy consumption for synaptic\nevents in biological synapses.\n",
        "pdf_link": "http://arxiv.org/pdf/1412.6548v1"
    },
    {
        "title": "Carbon Nanotube Based Delay Model For High Speed Energy Efficient on\n  Chip Data Transmission Using: Current Mode Technique",
        "authors": [
            "Sunil Jadav",
            "Munish Vashistah",
            "Rajeevan Chandel"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Speed is a major concern for high density VLSI networks. In this paper the\nclosed form delay model for current mode signalling in VLSI interconnects has\nbeen proposed with resistive load termination. RLC interconnect line is\nmodelled using characteristic impedance of transmission line and inductive\neffect. The inductive effect is dominant at lower technology node is modelled\ninto an equivalent resistance. In this model first order transfer function is\ndesigned using finite difference equation, and by applying the boundary\nconditions at the source and load termination. It has been observed that the\ndominant pole determines system response and delay in the proposed model. Using\nCNIA tool (carbon nanotube interconnect analyzer) the interconnect line\nparameters has been estimated at 45nm technology node. The novel proposed\ncurrent mode model superiority has been validated for CNT type of material. It\nsuperiority factor remains to 66.66% as compared to voltage mode signalling.\nAnd current mode dissipates 0.015pJ energy where as VM consume 0.045pJ for a\nsingle bit transmission across the interconnect over CNT material. Secondly the\ndamping factor of a lumped RLC circuit is shown to be a useful figure of merit.\n",
        "pdf_link": "http://arxiv.org/pdf/1412.7818v1"
    },
    {
        "title": "Computing Real Numbers using DNA Self-Assembly",
        "authors": [
            "Shalin Shah",
            "Parth Dave",
            "Manish K Gupta"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  DNA Self-Assembly has emerged as an interdisciplinary field with many\nintriguing applications such DNA bio-sensor, DNA circuits, DNA storage, drug\ndelivery etc. Tile assembly model of DNA has been studied for various\ncomputational primitives such as addition, subtraction, multiplication, and\ndivision. Xuncai et. al. gave computational DNA tiles to perform division of a\nnumber but the output had integer quotient. In this work, we simply modify\ntheir method of division to improve its compatibility with further computation\nand this modification has found its application in computing rational numbers,\nboth recurring and terminating, with computational tile complexity of\n$\\mathcal{O} (1)$ and $\\mathcal{O} (h)$ respectively. Additionally, we also\npropose a method to compute square-root of a number with computational tile\ncomplexity of $\\mathcal{O} (n)$ for an n bit number. Finally, after combining\ntiles of division and square-root, we propose a simple way to compute the\nubiquitously used irrational number, $\\pi$, using its infinite series.\n",
        "pdf_link": "http://arxiv.org/pdf/1502.05552v1"
    },
    {
        "title": "Accuracy Enhancement of Pickett Tunnelling Barrier Memristor Model",
        "authors": [
            "Ahmad Daoud",
            "Ahmed Dessouki",
            "Sherif Abuelenin"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Titanium dioxide (TiO2) memristors exhibit complex conduction mechanism.\nSeveral models of different complexity have been developed in order to mimic\nthe experimental results for physical behaviors observed in memristor devices.\nPickett's tunneling barrier model describes the TiO2 memristors, and utilizes\ncomplex derivative of tunnel barrier width. It attains a large error in the ON\nswitching region. Variety of research consider it as the reference model for\nthe TiO2 memristors. In this paper, we first analyze the theory of operation of\nthe memristor and discuss Pickett's model. Then, we propose a modification to\nits derivative functions to provide a lower error and closer agreement with\nphysical behavior. This modification is represented by two additional fitting\nparameters to damp or accelerate the tunnel width derivative. Also, we\nincorporate a hard limiter term to limit the tunnel width to its physical\nextremes 1 nm and 2 nm. We run simulations to test the model modifications and\nwe compare the results to the experimental and original Pickett's model\nresults. The modified model more closely resembles the experimental behavior of\nTiO2 memristors and potentially enables the memristor to be used as a\nmultilevel memory.\n",
        "pdf_link": "http://arxiv.org/pdf/1502.07267v1"
    },
    {
        "title": "Connectionist-Symbolic Machine Intelligence using Cellular Automata\n  based Reservoir-Hyperdimensional Computing",
        "authors": [
            "Ozgur Yilmaz"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  We introduce a novel framework of reservoir computing, that is capable of\nboth connectionist machine intelligence and symbolic computation. Cellular\nautomaton is used as the reservoir of dynamical systems. Input is randomly\nprojected onto the initial conditions of automaton cells and nonlinear\ncomputation is performed on the input via application of a rule in the\nautomaton for a period of time. The evolution of the automaton creates a\nspace-time volume of the automaton state space, and it is used as the\nreservoir. The proposed framework is capable of long short-term memory and it\nrequires orders of magnitude less computation compared to Echo State Networks.\nWe prove that cellular automaton reservoir holds a distributed representation\nof attribute statistics, which provides a more effective computation than local\nrepresentation. It is possible to estimate the kernel for linear cellular\nautomata via metric learning, that enables a much more efficient distance\ncomputation in support vector machine framework. Also, binary reservoir feature\nvectors can be combined using Boolean operations as in hyperdimensional\ncomputing, paving a direct way for concept building and symbolic processing.\n",
        "pdf_link": "http://arxiv.org/pdf/1503.00851v3"
    },
    {
        "title": "Replication of arbitrary hole-free shapes via self-assembly with\n  signal-passing tiles",
        "authors": [
            "Andrew Alseth",
            "Jacob Hendricks",
            "Matthew J. Patitz",
            "Trent A. Rogers"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  In this paper, we investigate the abilities of systems of self-assembling\ntiles which can each pass a constant number of signals to their immediate\nneighbors to create replicas of input shapes. Namely, we work within the\nSignal-passing Tile Assembly Model (STAM), and we provide a universal STAM tile\nset which is capable of creating unbounded numbers of assemblies of shapes\nidentical to those of input assemblies. The shapes of the input assemblies can\nbe arbitrary 2-dimensional hole-free shapes. This improves previous shape\nreplication results in self-assembly that required models in which multiple\nassembly stages and/or bins were required, and the shapes which could be\nreplicated were more constrained, as well as a previous version of this result\nthat required input shapes to be represented at scale factor 2.\n",
        "pdf_link": "http://arxiv.org/pdf/1503.01244v2"
    },
    {
        "title": "A Universal Channel Model for Molecular Communication Systems with\n  Metal-Oxide Detectors",
        "authors": [
            "Na-Rae Kim",
            "Nariman Farsad",
            "Chan-Byoung Chae",
            "Andrew W. Eckford"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  In this paper, we propose an end-to-end channel model for molecular\ncommunication systems with metal-oxide sensors. In particular, we focus on the\nrecently developed table top molecular communication platform. The system is\nseparated into two parts: the propagation and the sensor detection. There is\nderived, based on this, a more realistic end-to-end channel model. However,\nsince some of the coefficients in the derived models are unknown, we collect a\ngreat deal of experimental data to estimate these coefficients and evaluate how\nthey change with respect to the different system parameters. Finally, a noise\nmodel is derived for the system to complete an end-to-end system model for the\ntabletop platform.\n",
        "pdf_link": "http://arxiv.org/pdf/1503.02809v1"
    },
    {
        "title": "On the role of the plasmodial cytoskeleton in facilitating intelligent\n  behaviour in slime mould Physarum polycephalum",
        "authors": [
            "Richard Mayne",
            "Andrew Adamatzky",
            "Jeff Jones"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  The plasmodium of slime mould Physarum polycephalum behaves as an amorphous\nreaction-diffusion computing substrate and is capable of apparently intelligent\nbehaviour. But how does intelligence emerge in an acellular organism? Through a\nrange of laboratory experiments, we visualise the plasmodial cytoskeleton, a\nubiquitous cellular protein scaffold whose functions are manifold and essential\nto life, and discuss its putative role as a network for transducing,\ntransmitting and structuring data streams within the plasmodium. Through a\nrange of computer modelling techniques, we demonstrate how emergent behaviour,\nand hence computational intelligence, may occur in cytoskeletal communications\nnetworks. Specifically, we model the topology of both the actin and tubulin\ncytoskeletal networks and discuss how computation may occur therein.\nFurthermore, we present bespoke cellular automata and particle swarm models for\nthe computational process within the cytoskeleton and observe the incidence of\nemergent patterns in both. Our work grants unique insight into the origins of\nnatural intelligence; the results presented here are therefore readily\ntransferable to the fields of natural computation, cell biology and biomedical\nscience. We conclude by discussing how our results may alter our biological,\ncomputational and philosophical understanding of intelligence and\nconsciousness.\n",
        "pdf_link": "http://arxiv.org/pdf/1503.03012v1"
    },
    {
        "title": "Approximation of Statistical Analysis and Estimation by Morphological\n  Adaptation in a Model of Slime Mould",
        "authors": [
            "Jeff Jones",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  True slime mould Physarum polycephalum approximates a range of complex\ncomputations via growth and adaptation of its proto- plasmic transport network,\nstimulating a large body of recent research into how such a simple organism can\nperform such complex feats. The properties of networks constructed by slime\nmould are known to be in- fluenced by the local distribution of stimuli within\nits environment. But can the morphological adaptation of slime mould yield any\ninformation about the global statistical properties of its environment? We\nexplore this possibility using a particle based model of slime mould. We\ndemonstrate how morphological adaptation in blobs of virtual slime mould may be\nused as a simple computational mechanism that can coarsely approx- imate\nstatistical analysis, estimation and tracking. Preliminary results include the\napproximation of the geometric centroid of 2D shapes, ap- proximation of\narithmetic mean from spatially represented sorted and unsorted data\ndistributions, and the estimation and dynamical tracking of moving object\nposition in the presence of noise contaminated input stimuli. The results\nsuggest that it is possible to utilise collectives of very simple components\nwith limited individual computational ability (for ex- ample swarms of simple\nrobotic devices) to extract statistical features from complex datasets by means\nof material adaptation and sensorial fusion.\n",
        "pdf_link": "http://arxiv.org/pdf/1503.03261v1"
    },
    {
        "title": "Material Approximation of Data Smoothing and Spline Curves Inspired by\n  Slime Mould",
        "authors": [
            "Jeff Jones",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Using a particle model of Physarum displaying emer- gent morphological\nadaptation behaviour we demonstrate how a minimal approach to collective\nmaterial computation may be used to transform and summarise properties of\nspatially represented datasets. We find that the virtual material relaxes more\nstrongly to high-frequency changes in data which can be used for the smoothing\n(or filtering) of data by ap- proximating moving average and low-pass filters\nin 1D datasets. The relaxation and minimisation properties of the model enable\nthe spatial computation of B-spline curves (approximating splines) in 2D\ndatasets. Both clamped and unclamped spline curves, of open and closed shapes,\ncan be represented and the degree of spline curvature corresponds to the\nrelaxation time of the material. The material computation of spline curves also\nincludes novel quasi-mechanical properties including unwind- ing of the shape\nbetween control points and a preferential adhesion to longer, straighter paths.\nInterpolating splines could not directly be ap- proximated due to the formation\nand evolution of Steiner points at nar- row vertices, but were approximated\nafter rectilinear pre-processing of the source data. This pre-processing was\nfurther simplified by transform- ing the original data to contain the material\ninside the polyline. These exemplar results expand the repertoire of spatially\nrepresented uncon- ventional computing devices by demonstrating a simple,\ncollective and distributed approach to data and curve smoothing.\n",
        "pdf_link": "http://arxiv.org/pdf/1503.03264v1"
    },
    {
        "title": "A Morphological Adaptation Approach to Path Planning Inspired by Slime\n  Mould",
        "authors": [
            "Jeff Jones"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Using a particle model of slime mould we demonstrate scoping experiments\nwhich explore how path planning may be performed by morphological adaptation.\nWe initially demonstrate simple path planning by a shrinking blob of virtual\nplasmodium between two attractant sources within a polygonal arena. We examine\nthe case where multiple paths are required and the subsequent selection of a\nsingle path from multiple options. Collision-free paths are implemented via\nrepulsion from the borders of the arena. Finally, obstacle avoidance is\nimplemented by repulsion from obstacles as they are uncovered by the shrinking\nblob. These examples show proof-of-concept results of path planning by\nmorphological adaptation which complement existing research on path planning in\nnovel computing substrates.\n",
        "pdf_link": "http://arxiv.org/pdf/1503.03265v1"
    },
    {
        "title": "Detection Algorithms for Molecular MIMO",
        "authors": [
            "Bonhong Koo",
            "H. Birkan Yilmaz",
            "Andrew Eckford",
            "Chan-Byoung Chae"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  In this paper, we propose a novel design for molecular communication in which\nboth the transmitter and the receiver have, in a 3-dimensional environment,\nmultiple bulges (in RF communication this corresponds to antenna). The proposed\nsystem consists of a fluid medium, information molecules, a transmitter, and a\nreceiver. We simulate the system with a one-shot signal to obtain the channel's\nfinite impulse response. We then incorporate this result within our\nmathematical analysis to determine interference. Molecular communication has a\ngreat need for low complexity, hence, the receiver may have incomplete\ninformation regarding the system and the channel state. Thus, for the cases of\nlimited information set at the receiver, we propose three detection algorithms,\nnamely adaptive thresholding, practical zero forcing, and Genie-aided zero\nforcing.\n",
        "pdf_link": "http://arxiv.org/pdf/1503.03600v1"
    },
    {
        "title": "Molecular MIMO Communication Link",
        "authors": [
            "Changmin Lee",
            "Bonhong Koo",
            "Na-Rae Kim",
            "Birkan Yilmaz",
            "Nariman Farsard",
            "Andrew Eckford",
            "Chan-Byoung Chae"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  In this demonstration, we will present the world's first molecular\nmultiple-input multiple-output (MIMO) communication link to deliver two data\nstreams in a spatial domain. We show that chemical signals such as\nconcentration gradients could be used in MIMO fashion to transfer sequential\ndata. Until now it was unclear whether MIMO techniques, which are used\nextensively in modern radio communication, could be applied to molecular\ncommunication. In the demonstration, using our devised MIMO apparatus and\ncarefully designed detection algorithm, we will show that we can achieve about\n1.7 times higher data rate than single input single output (SISO) molecular\ncommunication systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1503.04921v2"
    },
    {
        "title": "The Human Body and Millimeter-Wave Wireless Communication Systems:\n  Interactions and Implications",
        "authors": [
            "Ting Wu",
            "Theodore S. Rappaport",
            "Christopher M. Collins"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  With increasing interest in millimeter wave wireless communications,\ninvestigations on interactions between the human body and millimeter wave\ndevices are becoming important. This paper gives examples of current regulatory\nrequirements, and provides an example for a 60 GHz transceiver. Also, the\npropagation characteristics of millimeter-waves in the presence of the human\nbody are studied, and four models representing different body parts are\nconsidered to evaluate thermal effects of millimeter-wave radiation on the\nbody. Simulation results show that about 34% to 42% of the incident power is\nreflected at the skin surface at 60 GHz. This paper shows that power density is\nnot suitable to determine exposure compliance when millimeter wave devices are\nused very close to the body. A temperature-based technique for the evaluation\nof safety compliance is proposed in this paper.\n",
        "pdf_link": "http://arxiv.org/pdf/1503.05944v2"
    },
    {
        "title": "Slime Mould Inspired Generalised Voronoi Diagrams with Repulsive Fields",
        "authors": [
            "Jeff Jones",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  The giant single-celled amoeboid organism Physarum polycephalum constructs\nminimising transport networks but can also approximate the Voronoi diagram\nusing two different mechanisms. In the first method Voronoi bisectors are rep-\nresented by deformation of a pre-existing plasmodial network by repellent\nsources acting as generating points. In the second method generating points act\nas inoculation sites for grow- ing plasmodia and Voronoi bisectors are\nrepresented by vacant regions before the plasmodia fuse. To explore the\nbehaviour of minimising networks in the presence of repulsion fields we utilise\na computational model of Physarum as a distributed virtual computing material.\nWe characterise the different types of computational behaviours elicited by\nattraction and repulsion stimuli and demonstrate the approximation Voronoi\ndiagrams using growth towards attractants, avoidance of repellents, and\ncombinations of both. Approximation of Voronoi diagrams for point data sources,\ncomplex planar shapes and circle sets is demonstrated. By altering repellent\ncon- centration we found that partition of data sources was maintained but the\ninternal network connectivity was minimised by the contractile force of the\ntransport network. To conclude, we find that the repertoire of unconventional\ncomputation methods is enhanced by the addition of stimuli presented by\nrepellent fields, suggesting novel approaches to plane-division, packing, and\nminimisation problems.\n",
        "pdf_link": "http://arxiv.org/pdf/1503.06973v1"
    },
    {
        "title": "Mixed polarity reversible Peres gates",
        "authors": [
            "Claudio Moraga"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Reversible Peres gates with more than two all over binary-valued control\nsignals are discussed. Methods are disclosed for the low cost realization of\nthis kind of Peres gates without requiring ancillary lines. Proper distribution\nof the controlled gates and their inverses allow driving the reversible Peres\ngate with control signals of different polarities.\n",
        "pdf_link": "http://arxiv.org/pdf/1503.07356v1"
    },
    {
        "title": "Leader Election and Shape Formation with Self-Organizing Programmable\n  Matter",
        "authors": [
            "Joshua J. Daymude",
            "Zahra Derakhshandeh",
            "Robert Gmyr",
            "Thim Strothmann",
            "Rida Bazzi",
            "AndrÃ©a W. Richa",
            "Christian Scheideler"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  We consider programmable matter consisting of simple computational elements,\ncalled particles, that can establish and release bonds and can actively move in\na self-organized way, and we investigate the feasibility of solving fundamental\nproblems relevant for programmable matter. As a suitable model for such\nself-organizing particle systems, we will use a generalization of the geometric\namoebot model first proposed in SPAA 2014. Based on the geometric model, we\npresent efficient local-control algorithms for leader election and line\nformation requiring only particles with constant size memory, and we also\ndiscuss the limitations of solving these problems within the general amoebot\nmodel.\n",
        "pdf_link": "http://arxiv.org/pdf/1503.07991v2"
    },
    {
        "title": "An Algorithmic Framework for Shape Formation Problems in Self-Organizing\n  Particle Systems",
        "authors": [
            "Zahra Derakhshandeh",
            "Robert Gmyr",
            "Andrea W. Richa",
            "Christian Scheideler",
            "Thim Strothmann"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Many proposals have already been made for realizing programmable matter,\nranging from shape-changing molecules, DNA tiles, and synthetic cells to\nreconfigurable modular robotics. Envisioning systems of nano-sensors devices,\nwe are particularly interested in programmable matter consisting of systems of\nsimple computational elements, called particles, that can establish and release\nbonds and can actively move in a self-organized way, and in shape formation\nproblems relevant for programmable matter in those self-organizing particle\nsystems (SOPS). In this paper, we present a general algorithmic framework for\nshape formation problems in SOPS, and show direct applications of this\nframework to the problems of having the particle system self-organize to form a\nhexagonal or triangular shape. Our algorithms utilize only local control,\nrequire only constant-size memory particles, and are asymptotically optimal\nboth in terms of the total number of movements needed to reach the desired\nshape configuration.\n",
        "pdf_link": "http://arxiv.org/pdf/1504.00744v2"
    },
    {
        "title": "Self-similar Magneto-electric Nanocircuit Technology for Probabilistic\n  Inference Engines",
        "authors": [
            "Santosh Khasanvis",
            "Mingyu Li",
            "Mostafizur Rahman",
            "Mohammad Salehi Fashami",
            "Ayan K. Biswas",
            "Jayasimha Atulasimha",
            "Supriyo Bandyopadhyay",
            "Csaba Andras Moritz"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Probabilistic graphical models are powerful mathematical formalisms for\nmachine learning and reasoning under uncertainty that are widely used for\ncognitive computing. However they cannot be employed efficiently for large\nproblems (with variables in the order of 100K or larger) on conventional\nsystems, due to inefficiencies resulting from layers of abstraction and\nseparation of logic and memory in CMOS implementations. In this paper, we\npresent a magneto-electric probabilistic technology framework for implementing\nprobabilistic reasoning functions. The technology leverages Straintronic\nMagneto-Tunneling Junction (S-MTJ) devices in a novel mixed-signal circuit\nframework for direct computations on probabilities while enabling in-memory\ncomputations with persistence. Initial evaluations of the Bayesian likelihood\nestimation operation occurring during Bayesian Network inference indicate up to\n127x lower area, 214x lower active power, and 70x lower latency compared to an\nequivalent 45nm CMOS Boolean implementation.\n",
        "pdf_link": "http://arxiv.org/pdf/1504.04056v1"
    },
    {
        "title": "On Asymptotic Gate Complexity and Depth of Reversible Circuits Without\n  Additional Memory",
        "authors": [
            "Dmitry V. Zakablukov"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Reversible computation is one of the most promising emerging technologies of\nthe future. The usage of reversible circuits in computing devices can lead to a\nsignificantly lower power consumption. In this paper we study reversible logic\ncircuits consisting of NOT, CNOT and 2-CNOT gates. We introduce a set $F(n,q)$\nof all transformations $\\mathbb Z_2^n \\to \\mathbb Z_2^n$ that can be\nimplemented by reversible circuits with $(n+q)$ inputs. We define the Shannon\ngate complexity function $L(n,q)$ and the depth function $D(n,q)$ as functions\nof $n$ and the number of additional inputs $q$. First, we prove general lower\nbounds for functions $L(n,q)$ and $D(n,q)$. Second, we introduce a new group\ntheory based synthesis algorithm, which can produce a circuit $\\mathfrak S$\nwithout additional inputs and with the gate complexity $L(\\mathfrak S) \\leq 3n\n2^{n+4}(1+o(1)) \\mathop / \\log_2 n$. Using these bounds, we state that almost\nevery reversible circuit with no additional inputs, consisting of NOT, CNOT and\n2-CNOT gates, implements a transformation from $F(n,0)$ with the gate\ncomplexity $L(n,0) \\asymp n 2^n \\mathop / \\log_2 n$ and with the depth $D(n,0)\n\\geq 2^n(1-o(1)) \\mathop / (3\\log_2 n)$.\n",
        "pdf_link": "http://arxiv.org/pdf/1504.06876v3"
    },
    {
        "title": "A symbolic calculus for a class of quantum computing circuits",
        "authors": [
            "Fatima Hadjam",
            "Claudio Moraga"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  This paper introduces a symbolic calculus to evaluate the output signals at\nthe target line(s) of quantum computing subcircuits using controlled negations\nand controlled-Q gates, where Q represents the k-th root of [0 1; 1 0], the\nunitary matrix of NOT, and k is a power of two. The controlling signals are\nGF(2) expressions possibly including Boolean expressions. The method does not\nrequire operating with complex-valued matrices. The method may be used to\nverify the functionality and to check for possible minimization of a given\nquantum computing circuit using target lines. The method does not apply for a\nwhole circuit if there are interactions among target lines. In this case the\nmethod applies for the independent subcircuits.\n",
        "pdf_link": "http://arxiv.org/pdf/1504.06983v1"
    },
    {
        "title": "Molecular Communications with Longitudinal Carrier Waves: Baseband to\n  Passband Modulation",
        "authors": [
            "Weisi Guo",
            "Bin Li",
            "Siyi Wang",
            "Wei Liu"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Traditional molecular communications via diffusion (MCvD) systems have used\nbaseband modulation techniques by varying properties of molecular pulses such\nas the amplitude, the frequency of the transversal wave of the pulse, and the\ntime delay between subsequent pulses. In this letter, we propose and implement\npassband modulation with molecules that exhibit longitudinal carrier wave\nproperties. This is achieved through the oscillation of the transmitter.\nFrequency division multiplexing is employed to allow different molecular\ninformation streams to co-exist in the same space and time channel, creating an\neffective bandwidth for MCvD.\n",
        "pdf_link": "http://arxiv.org/pdf/1505.00181v1"
    },
    {
        "title": "The Computational Universality of Metabolic Computing",
        "authors": [
            "Ricardo Henrique Gracini Guiraldelli",
            "Vincenzo Manca"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  System and synthetic biology are rapidly evolving systems, but both lack\ntools such as those used in engineering environments to shift the their focus\nfrom the design of parts (details) to the design of systems (behaviors); to\naggravate, there are insufficient theoretical justifications on the\ncomputational limits of biological systems. To diminish these deficiencies, we\npresent theoretical results over the Turing-equivalence of metabolic systems,\ndefines rules for translations of algorithms into metabolic P systems and\npresents a software tool to assist the task in an automatic way.\n",
        "pdf_link": "http://arxiv.org/pdf/1505.02420v1"
    },
    {
        "title": "Topological characterization of S[B] systems: From data to models of\n  complexity",
        "authors": [
            "Emanuela Merelli",
            "Matteo Rucco",
            "Peter Sloot",
            "Luca Tesei"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  In this paper we propose a methodology for deriving a model of a complex\nsystem by exploiting the information extracted from Topological Data Analysis.\nCentral to our approach is the S[B] paradigm in which a complex system is\nrepresented by a two-level model. One level, the structural S one, is derived\nusing the newly introduced quantitative concept of Persistent Entropy. The\nother level, the behavioral B one, is characterized by a network of interacting\ncomputational agents described by a Higher Dimensional Automaton. The\nmethodology yields also a representation of the evolution of the derived\ntwo-level model as a Persistent Entropy Automaton. The presented methodology is\napplied to a real case study, the Idiotypic Network of the mammal immune\nsystem.\n",
        "pdf_link": "http://arxiv.org/pdf/1505.05768v2"
    },
    {
        "title": "Emulating short-term synaptic dynamics with memristive devices",
        "authors": [
            "Radu Berdan",
            "Eleni Vasilaki",
            "Ali Khiat",
            "Giacomo Indiveri",
            "Alexandru Serb",
            "Themistoklis Prodromakis"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Neuromorphic architectures offer great promise for achieving computation\ncapacities beyond conventional Von Neumann machines. The essential elements for\nachieving this vision are highly scalable synaptic mimics that do not undermine\nbiological fidelity. Here we demonstrate that single solid-state TiO2\nmemristors can exhibit non-associative plasticity phenomena observed in\nbiological synapses, supported by their metastable memory state transition\nproperties. We show that, contrary to conventional uses of solid-state memory,\nthe existence of rate-limiting volatility is a key feature for capturing\nshort-term synaptic dynamics. We also show how the temporal dynamics of our\nprototypes can be exploited to implement spatio-temporal computation,\ndemonstrating the memristors full potential for building biophysically\nrealistic neural processing systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1507.02066v1"
    },
    {
        "title": "Future Large-Scale Memristive Device Crossbar Arrays: Limits Imposed by\n  Sneak-Path Currents on Read Operations",
        "authors": [
            "Yansong Gao",
            "Omid Kavehei",
            "Damith C. Ranasinghe",
            "Said F. Al-Sarawi",
            "Derek Abbott"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Passive crossbar arrays based upon memristive devices, at crosspoints, hold\ngreat promise for the future high-density and non-volatile memories. The most\nsignificant challenge facing memristive device based crossbars today is the\nproblem of sneak-path currents. In this paper, we investigate a memristive\ndevice with intrinsic rectification behavior to suppress the sneak-path\ncurrents in crossbar arrays. The device model is implemented in Verilog-A\nlanguage and is simulated to match device characteristics readily available in\nthe literature. Then, we systematically evaluate the read operation performance\nof large-scale crossbar arrays utilizing our proposed model in terms of read\nmargin and power consumption while considering different crossbar sizes,\ninterconnect resistance values, HRS/LRS (High Resistance State/Low Resistance\nState) values, rectification ratios and different read-schemes. The outcomes of\nthis study are understanding the trade-offs among read margin, power\nconsumption, read-schemes and most importantly providing a guideline for\ncircuit designers to improve the performance of a memory based crossbar\nstructure. In addition, read operation performance comparison of the intrinsic\nrectifying memristive device model with other memristive device models are\nstudied.\n",
        "pdf_link": "http://arxiv.org/pdf/1507.02077v1"
    },
    {
        "title": "A Batteryless Sensor ASIC for Implantable Bio-impedance Applications",
        "authors": [
            "Saul Rodriguez",
            "Stig Ollmar",
            "Muhammad Waqar",
            "Ana Rusu"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  The measurement of the biological tissue's electrical impedance is an active\nresearch field that has attracted a lot of attention during the last decades.\nBio-impedances are closely related to a large variety of physiological\nconditions; therefore, they are useful for diagnosis and monitoring in many\nmedical applications. Measuring living tissues, however, is a challenging task\nthat poses countless technical and practical problems, in particular if the\ntissues need to be measured under the skin. This paper presents a bio-impedance\nsensor ASIC targeting a battery-free, miniature size, implantable device, which\nperforms accurate 4-point complex impedance extraction in the frequency range\nfrom 2 kHz to 2 MHz. The ASIC is fabricated in 150 nm CMOS, has a size of 1.22\nmm x 1.22 mm and consumes 165 uA from a 1.8 V power supply. The ASIC is\nembedded in a prototype which communicates with, and is powered by an external\nreader device through inductive coupling. The prototype is validated by\nmeasuring the impedances of different combinations of discrete components,\nmeasuring the electrochemical impedance of physiological solution, and\nperforming ex vivo measurements on animal organs. The proposed ASIC is able to\nextract complex impedances with around 1 Ohm resolution; therefore enabling\naccurate wireless tissue measurements.\n",
        "pdf_link": "http://arxiv.org/pdf/1507.03388v1"
    },
    {
        "title": "Computational Capacity and Energy Consumption of Complex Resistive\n  Switch Networks",
        "authors": [
            "Jens Burger",
            "Alireza Goudarzi",
            "Darko Stefanovic",
            "Christof Teuscher"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Resistive switches are a class of emerging nanoelectronics devices that\nexhibit a wide variety of switching characteristics closely resembling\nbehaviors of biological synapses. Assembled into random networks, such\nresistive switches produce emerging behaviors far more complex than that of\nindividual devices. This was previously demonstrated in simulations that\nexploit information processing within these random networks to solve tasks that\nrequire nonlinear computation as well as memory. Physical assemblies of such\nnetworks manifest complex spatial structures and basic processing capabilities\noften related to biologically-inspired computing. We model and simulate random\nresistive switch networks and analyze their computational capacities. We\nprovide a detailed discussion of the relevant design parameters and establish\nthe link to the physical assemblies by relating the modeling parameters to\nphysical parameters. More globally connected networks and an increased network\nswitching activity are means to increase the computational capacity linearly at\nthe expense of exponentially growing energy consumption. We discuss a new\nmodular approach that exhibits higher computational capacities and energy\nconsumption growing linearly with the number of networks used. The results show\nhow to optimize the trade-off between computational capacity and energy\nefficiency and are relevant for the design and fabrication of novel computing\narchitectures that harness random assemblies of emerging nanodevices.\n",
        "pdf_link": "http://arxiv.org/pdf/1507.03716v1"
    },
    {
        "title": "Application of Permutation Group Theory in Reversible Logic Synthesis",
        "authors": [
            "Dmitry V. Zakablukov"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  The paper discusses various applications of permutation group theory in the\nsynthesis of reversible logic circuits consisting of Toffoli gates with\nnegative control lines. An asymptotically optimal synthesis algorithm for\ncircuits consisting of gates from the NCT library is described. An algorithm\nfor gate complexity reduction, based on equivalent replacements of gates\ncompositions, is introduced. A new approach for combining a group-theory-based\nsynthesis algorithm with a Reed-Muller-spectra-based synthesis algorithm is\ndescribed. Experimental results are presented to show that the proposed\nsynthesis techniques allow a reduction in input lines count, gate complexity or\nquantum cost of reversible circuits for various benchmark functions.\n",
        "pdf_link": "http://arxiv.org/pdf/1507.04309v5"
    },
    {
        "title": "Rapid Co-optimization of Processing and Circuit Design to Overcome\n  Carbon Nanotube Variations",
        "authors": [
            "Gage Hills",
            "Jie Zhang",
            "Max Marcel Shulaker",
            "Hai Wei",
            "Chi-Shuen Lee",
            "Arjun Balasingam",
            "H. -S. Philip Wong",
            "Subhasish Mitra"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Carbon nanotube field-effect transistors (CNFETs) are promising candidates\nfor building energy-efficient digital systems at highly-scaled technology\nnodes. However, carbon nanotubes (CNTs) are inherently subject to variations\nthat reduce circuit yield, increase susceptibility to noise, and severely\ndegrade their anticipated energy and speed benefits. Joint exploration and\noptimization of CNT processing options and CNFET circuit design are required to\novercome this outstanding challenge. Unfortunately, existing approaches for\nsuch exploration and optimization are computationally expensive, and mostly\nrely on trial-and-error-based ad hoc techniques. In this paper, we present a\nframework that quickly evaluates the impact of CNT variations on circuit delay\nand noise margin, and systematically explores the large space of CNT processing\noptions to derive optimized CNT processing and CNFET circuit design guidelines.\nWe demonstrate that our framework: 1) runs over 100x faster than existing\napproaches, and 2) accurately identifies the most important CNT processing\nparameters, together with CNFET circuit design parameters (e.g., for CNFET\nsizing and standard cell layouts), to minimize the impact of CNT variations on\nCNFET circuit speed with less than 5% energy cost, while simultaneously meeting\ncircuit-level noise margin and yield constraints.\n",
        "pdf_link": "http://arxiv.org/pdf/1507.05679v1"
    },
    {
        "title": "Memristive integrative sensors for neuronal activity",
        "authors": [
            "Isha Gupta",
            "Alexantrou Serb",
            "Ali Khiat",
            "Ralf Zeitler",
            "Stefano Vassanelli",
            "Themistoklis Prodromakis"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  The advent of advanced neuronal interfaces offers great promise for linking\nbrain functions to electronics. A major bottleneck in achieving this is\nreal-time processing of big data that imposes excessive requirements on\nbandwidth, energy and computation capacity; limiting the overall number of\nbio-electronic links. Here, we present a novel monitoring system concept that\nexploits the intrinsic properties of memristors for processing neural\ninformation in real time. We demonstrate that the inherent voltage thresholds\nof solid-state TiOx memristors can be useful for discriminating significant\nneural activity, i.e. spiking events, from noise. When compared with a\nmulti-dimensional, principal component feature space threshold detector, our\nsystem is capable of recording the majority of significant events, without\nresorting to computationally heavy off-line processing. We also show a\nmemristive integrating sensing array that discriminates neuronal activity\nrecorded in-vitro. We prove that information on spiking event amplitude is\nsimultaneously transduced and stored as non-volatile resistive state\ntransitions, allowing for more efficient data compression, demonstrating the\nmemristors' potential for building scalable, yet energy efficient on-node\nprocessors for big data.\n",
        "pdf_link": "http://arxiv.org/pdf/1507.06832v1"
    },
    {
        "title": "Molecular Communications: Channel Model and Physical Layer Techniques",
        "authors": [
            "Weisi Guo",
            "Taufiq Asyhari",
            "Nariman Farsad",
            "H. Birkan Yilmaz",
            "Bin Li",
            "Andrew Eckford",
            "Chan-Byoung Chae"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  This article examines recent research in molecular communications from a\ntelecommunications system design perspective. In particular, it focuses on\nchannel models and state-of-the-art physical layer techniques. The goal is to\nprovide a foundation for higher layer research and motivation for research and\ndevelopment of functional prototypes. In the first part of the article, we\nfocus on the channel and noise model, comparing molecular and radio-wave\npathloss formulae. In the second part, the article examines, equipped with the\nappropriate channel knowledge, the design of appropriate modulation and error\ncorrection coding schemes. The third reviews transmitter and receiver side\nsignal processing methods that suppress inter-symbol-interference. Taken\ntogether, the three parts present a series of physical layer techniques that\nare necessary to producing reliable and practical molecular communications.\n",
        "pdf_link": "http://arxiv.org/pdf/1507.07292v1"
    },
    {
        "title": "Zero and negative energy dissipation at information-theoretic erasure",
        "authors": [
            "Laszlo B. Kish",
            "Claes G. Granqvist",
            "Sunil P. Khatri",
            "Ferdinand Peper"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  We introduce information-theoretic erasure based on Shannon's binary channel\nformula. It is pointed out that this type of erasure is a natural\nenergy-dissipation-free way in which information is lost in\ndouble-potential-well memories, and it may be the reason why the brain can\nforget things effortlessly. We also demonstrate a new non-volatile,\ncharge-based memory scheme wherein the erasure can be associated with even\nnegative energy dissipation; this implies that the memory's environment is\ncooled during information erasure and contradicts Landauer's principle of\nerasure dissipation. On the other hand, writing new information into the memory\nalways requires positive energy dissipation in our schemes. Finally, we show a\nsimple system where even a classical erasure process yields negative energy\ndissipation of arbitrarily large energy.\n",
        "pdf_link": "http://arxiv.org/pdf/1507.08906v2"
    },
    {
        "title": "A Simplified Phase Model for Oscillator Based Computing",
        "authors": [
            "Yan Fang",
            "Victor V. Yashin",
            "Donald M. Chiarulli",
            "Steven P. Levitan"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Building oscillator based computing systems with emerging nano-device\ntechnologies has become a promising solution for unconventional computing tasks\nlike computer vision and pattern recognition. However, simulation and analysis\nof these systems is both time and compute intensive due to the nonlinearity of\nnew devices and the complex behavior of coupled oscillators. In order to speed\nup the simulation of coupled oscillator systems, we propose a simplified phase\nmodel to perform phase and frequency synchronization prediction based on a\nsynthesis of earlier models. Our model can predict the frequency locking\nbehavior with several orders of magnitude speedup compared to direct\nevaluation, enabling the effective and efficient simulation of the large\nnumbers of oscillators required for practical computing systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1508.00051v1"
    },
    {
        "title": "Queuing models for abstracting interactions in Bacterial communities",
        "authors": [
            "NicolÃ² Michelusi",
            "James Boedicker",
            "Mohamed Y. El-Naggar",
            "Urbashi Mitra"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Microbial communities play a significant role in bioremediation,plant\ngrowth,human and animal digestion,global elemental cycles including the\ncarbon-cycle,and water treatment.They are also posed to be the engines of\nrenewable energy via microbial fuel cells which can reverse the process of\nelectrosynthesis.Microbial communication regulates many virulence mechanisms\nused by bacteria.Thus,it is of fundamental importance to understand\ninteractions in microbial communities and to develop predictive tools that help\ncontrol them,in order to aid the design of systems exploiting bacterial\ncapabilities.This position paper explores how abstractions from\ncommunications,networking and information theory can play a role in\nunderstanding and modeling bacterial interactions.In particular,two forms of\ninteractions in bacterial systems will be examined:electron transfer and quorum\nsensing.While the diffusion of chemical signals has been heavily\nstudied,electron transfer occurring in living cells and its role in cell-cell\ninteraction is less understood.Recent experimental observations open up new\nfrontiers in the design of microbial systems based on electron transfer,which\nmay coexist with the more well-known interaction strategies based on molecular\ndiffusion.In quorum sensing,the concentration of certain signature chemical\ncompounds emitted by the bacteria is used to estimate the bacterial population\nsize,so as to activate collective behaviors.In this position paper,queuing\nmodels for electron transfer are summarized and adapted to provide new models\nfor quorum sensing.These models are stochastic,and thus capture the inherent\nrandomness exhibited by cell colonies in nature.It is shown that queuing models\nallow the characterization of the state of a single cell as a function of\ninteractions with other cells and the environment,while being amenable to\ncomplexity reduction.\n",
        "pdf_link": "http://arxiv.org/pdf/1508.00942v2"
    },
    {
        "title": "Synthesizing and tuning chemical reaction networks with specified\n  behaviours",
        "authors": [
            "Neil Dalchau",
            "Niall Murphy",
            "Rasmus Petersen",
            "Boyan Yordanov"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  We consider how to generate chemical reaction networks (CRNs) from functional\nspecifications. We propose a two-stage approach that combines synthesis by\nsatisfiability modulo theories and Markov chain Monte Carlo based optimisation.\nFirst, we identify candidate CRNs that have the possibility to produce correct\ncomputations for a given finite set of inputs. We then optimise the reaction\nrates of each CRN using a combination of stochastic search techniques applied\nto the chemical master equation, simultaneously improving the of correct\nbehaviour and ruling out spurious solutions. In addition, we use techniques\nfrom continuous time Markov chain theory to study the expected termination time\nfor each CRN. We illustrate our approach by identifying CRNs for majority\ndecision-making and division computation, which includes the identification of\nboth known and unknown networks.\n",
        "pdf_link": "http://arxiv.org/pdf/1508.04403v1"
    },
    {
        "title": "On the Physical Design of Molecular Communication Receiver Based on\n  Nanoscale Biosensors",
        "authors": [
            "Murat Kuscu",
            "Ozgur B. Akan"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Molecular communications (MC), where molecules are used to encode, transmit,\nand receive information, is a promising means of enabling the coordination of\nnanoscale devices. The paradigm has been extensively studied from various\naspects, including channel modeling and noise analysis. Comparatively little\nattention has been given to the physical design of molecular receiver and\ntransmitter, envisioning biological synthetic cells with intrinsic molecular\nreception and transmission capabilities as the future nanomachines. However,\nthis assumption leads to a discrepancy between the envisaged applications\nrequiring complex communication interfaces and protocols, and the very limited\ncomputational capacities of the envisioned biological nanomachines. In this\npaper, we examine the feasibility of designing a molecular receiver, in a\nphysical domain other than synthetic biology, meeting the basic requirements of\nnanonetwork applications. We first review the state-of-the-art biosensing\napproaches to determine whether they can inspire a receiver design. We reveal\nthat nanoscale field effect transistor based electrical biosensor technology\n(bioFET) is a particularly useful starting point for designing a molecular\nreceiver. Focusing on bioFET-based molecular receivers with a conceptual\napproach, we provide a guideline elaborating on their operation principles,\nperformance metrics and design parameters. We then provide a simple model for\nsignal flow in silicon nanowire (SiNW) FET-based molecular receiver. Lastly, we\ndiscuss the practical challenges of implementing the receiver and present the\nfuture research avenues from a communication theoretical perspective.\n",
        "pdf_link": "http://arxiv.org/pdf/1508.05417v2"
    },
    {
        "title": "Synthesis of Linear Nearest Neighbor Quantum Circuits",
        "authors": [
            "Md. Mazder Rahman",
            "Gerhard W. Dueck"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  This paper presents models for transforming standard reversible circuits into\nLinear Nearest Neighbor (LNN) architecture without inserting SWAP gates.\nTemplates to optimize the transformed LNN circuits are proposed. All minimal\nLNN circuits for all 3-qubit functions have been generated to serve as\nbenchmarks to evaluate heuristic optimization algorithms. The minimal results\ngenerated are compared with optimized LNN circuits obtained from the post\nsynthesis algorithm --- template matching with LNN templates. Experiments show\nthat the suggested synthesis flow significantly improves the quantum cost of\ncircuits.\n",
        "pdf_link": "http://arxiv.org/pdf/1508.05430v1"
    },
    {
        "title": "Low-complexity Non-coherent Signal Detection for Nano-Scale Molecular\n  Communications",
        "authors": [
            "Bin Li",
            "Mengwei Sun",
            "Siyi Wang",
            "Weisi Guo",
            "Chenglin Zhao"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Nano-scale molecular communication is a viable way of exchanging information\nbetween nano-machines. In this letter, a low-complexity and non-coherent signal\ndetection technique is proposed to mitigate the inter-symbol-interference (ISI)\nand additive noise. In contrast to existing coherent detection methods of high\ncomplexity, the proposed non-coherent signal detector is more practical when\nthe channel conditions are hard to acquire accurately or hidden from the\nreceiver. The proposed scheme employs the concentration difference to detect\nthe ISI corrupted signals and we demonstrate that it can suppress the ISI\neffectively. The concentration difference is a stable characteristic,\nirrespective of the diffusion channel conditions. In terms of complexity, by\nexcluding matrix operations or likelihood calculations, the new detection\nscheme is particularly suitable for nano-scale molecular communication systems\nwith a small energy budget or limited computation resource.\n",
        "pdf_link": "http://arxiv.org/pdf/1508.07075v1"
    },
    {
        "title": "Exploiting Challenges of Sub-20 nm CMOS for Affordable Technology\n  Scaling",
        "authors": [
            "Kaushik Vaidyanathan"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  For the past four decades, cost and features have driven CMOS scaling. Severe\nlithography and material limitations seen below the 20 nm node, however, are\nchallenging the fundamental premise of affordable CMOS scaling. Just continuing\nto co-optimize leaf cell circuit and layout designs with process technology\ndoes not enable us to exploit the challenges of a sub-20 nm CMOS. For\naffordable scaling it is imperative to work past sub-20 nm technology\nimpediments while exploiting its features. To this end, we propose to broaden\nthe scope of design technology co-optimization (DTCO) to be more holistic by\nincluding micro-architecture design and CAD, along with circuits, layout and\nprocess technology. Applying such holistic DTCO to the most significant block\nin a system-on-chip (SoC), embedded memory, we can synthesize smarter and\nefficient embedded memory blocks that are customized to application needs.\n  To evaluate the efficacy of the proposed holistic DTCO process, we designed,\nfabricated and tested several design experiments in a state-of-the-art IBM\n14SOI process. DTCOed leaf cells, standard cells and SRAM bitcells were robust\nduring testing, but failed to meet node to node area scaling requirements.\nHolistic DTCO, when applied to a widely used parallel access SRAM sub-block,\nconsumed 25% less area with a 50% better performance per watt compared to a\ntraditional implementation using compiled SRAM blocks and standard cells. To\nextend the benefits of holistic DTCO to other embedded memory intensive\nsub-blocks in SoCs, we developed a readily customizable smart memory synthesis\nframework (SMSF). We believe that such an approach is important to establish an\naffordable path for sub-20 nm scaling.\n",
        "pdf_link": "http://arxiv.org/pdf/1509.00885v1"
    },
    {
        "title": "Emulating long-term synaptic dynamics with memristive devices",
        "authors": [
            "Shari Lim Wei",
            "Eleni Vasilaki",
            "Ali Khiat",
            "Iulia Salaoru",
            "Radu Berdan",
            "Themistoklis Prodromakis"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  The potential of memristive devices is often seeing in implementing\nneuromorphic architectures for achieving brain-like computation. However, the\ndesigning procedures do not allow for extended manipulation of the material,\nunlike CMOS technology, the properties of the memristive material should be\nharnessed in the context of such computation, under the view that biological\nsynapses are memristors. Here we demonstrate that single solid-state TiO2\nmemristors can exhibit associative plasticity phenomena observed in biological\ncortical synapses, and are captured by a phenomenological plasticity model\ncalled triplet rule. This rule comprises of a spike-timing dependent plasticity\nregime and a classical hebbian associative regime, and is compatible with a\nlarge amount of electrophysiology data. Via a set of experiments with our\nartificial, memristive, synapses we show that, contrary to conventional uses of\nsolid-state memory, the co-existence of field- and thermally-driven switching\nmechanisms that could render bipolar and/or unipolar programming modes is a\nsalient feature for capturing long-term potentiation and depression synaptic\ndynamics. We further demonstrate that the non-linear accumulating nature of\nmemristors promotes long-term potentiating or depressing memory transitions.\n",
        "pdf_link": "http://arxiv.org/pdf/1509.01998v2"
    },
    {
        "title": "Evolution of structure of some binary group based n bit comparator,\n  n-to-2n decoder by reversible technique",
        "authors": [
            "Neeraj Kumar Misra",
            "Subodh Wairya",
            "Vinod Kumar Singh"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Reversible logic has attracted substantial interest due to its low power\nconsumption which is the main concern of low power VLSI circuit design. In this\npaper, a novel 4x4 reversible gate called inventive gate has been introduced\nand using this gate 1-bit, 2-bit, 8-bit, 32-bit and n-bit group-based\nreversible comparator have been constructed with low value of reversible\nparameters. The MOS transistor realizations of 1-bit, 2- bit, and 8-bit of\nreversible comparator are also presented and finding power, delay and power\ndelay product (PDP) with appropriate aspect ratio W/L. Novel inventive gate has\nthe ability to use as an n-to-2n decoder. Different proposed novel reversible\ncircuit design style is compared with the existing ones. The relative results\nshows that the novel reversible gate wide utility, group-based reversible\ncomparator outperforms the present design style in terms of number of gates,\ngarbage outputs and constant input.\n",
        "pdf_link": "http://arxiv.org/pdf/1509.04328v1"
    },
    {
        "title": "On Boosting the Throughput with Minimal Emitted No. of Molecules for the\n  Diffusion-Based Molecular Communication networks: Prospective and Challenges",
        "authors": [
            "Ahmad Yousef"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  It is assumed that each nano-robot has a 0.1 micrometers cubed of tankage\nwhich is far smaller than the volume of a human red blood cell[6]. Thus, the\nnano-machines are non-invasive for biomedical applications, such as drug\ndelivery and disease diagnosis. Since the nano-machine has an initial source of\n108 molecules in its own tankage and since the throughput of the DMC systems is\nsignificantly low; we propose and discuss some ideas to boost the throughput\nwith emphasize of reducing the emitted no. of molecules per message.\n",
        "pdf_link": "http://arxiv.org/pdf/1510.00072v4"
    },
    {
        "title": "Hybrid Spintronic-CMOS Spiking Neural Network With On-Chip Learning:\n  Devices, Circuits and Systems",
        "authors": [
            "Abhronil Sengupta",
            "Aparajita Banerjee",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Over the past decade Spiking Neural Networks (SNN) have emerged as one of the\npopular architectures to emulate the brain. In SNN, information is temporally\nencoded and communication between neurons is accomplished by means of spikes.\nIn such networks, spike-timing dependent plasticity mechanisms require the\nonline programming of synapses based on the temporal information of spikes\ntransmitted by spiking neurons. In this work, we propose a spintronic synapse\nwith decoupled spike transmission and programming current paths. The spintronic\nsynapse consists of a ferromagnet-heavy metal heterostructure where programming\ncurrent through the heavy metal generates spin-orbit torque to modulate the\ndevice conductance. Low programming energy and fast programming times\ndemonstrate the efficacy of the proposed device as a nanoelectronic synapse. We\nperform a simulation study based on an experimentally benchmarked\ndevice-simulation framework to demonstrate the interfacing of such spintronic\nsynapses with CMOS neurons and learning circuits operating in transistor\nsub-threshold region to form a network of spiking neurons that can be utilized\nfor pattern recognition problems.\n",
        "pdf_link": "http://arxiv.org/pdf/1510.00432v4"
    },
    {
        "title": "Magnetic Tunnel Junction Mimics Stochastic Cortical Spiking Neurons",
        "authors": [
            "Abhronil Sengupta",
            "Priyadarshini Panda",
            "Parami Wijesinghe",
            "Yusung Kim",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Brain-inspired computing architectures attempt to mimic the computations\nperformed in the neurons and the synapses in the human brain in order to\nachieve its efficiency in learning and cognitive tasks. In this work, we\ndemonstrate the mapping of the probabilistic spiking nature of pyramidal\nneurons in the cortex to the stochastic switching behavior of a Magnetic Tunnel\nJunction in presence of thermal noise. We present results to illustrate the\nefficiency of neuromorphic systems based on such probabilistic neurons for\npattern recognition tasks in presence of lateral inhibition and homeostasis.\nSuch stochastic MTJ neurons can also potentially provide a direct mapping to\nthe probabilistic computing elements in Belief Networks for performing\nregenerative tasks.\n",
        "pdf_link": "http://arxiv.org/pdf/1510.00440v4"
    },
    {
        "title": "Proposal for an All-Spin Artificial Neural Network: Emulating Neural and\n  Synaptic Functionalities Through Domain Wall Motion in Ferromagnets",
        "authors": [
            "Abhronil Sengupta",
            "Yong Shim",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Non-Boolean computing based on emerging post-CMOS technologies can\npotentially pave the way for low-power neural computing platforms. However,\nexisting work on such emerging neuromorphic architectures have either focused\non solely mimicking the neuron, or the synapse functionality. While memristive\ndevices have been proposed to emulate biological synapses, spintronic devices\nhave proved to be efficient at performing the thresholding operation of the\nneuron at ultra-low currents. In this work, we propose an All-Spin Artificial\nNeural Network where a single spintronic device acts as the basic building\nblock of the system. The device offers a direct mapping to synapse and neuron\nfunctionalities in the brain while inter-layer network communication is\naccomplished via CMOS transistors. To the best of our knowledge, this is the\nfirst demonstration of a neural architecture where a single nanoelectronic\ndevice is able to mimic both neurons and synapses. The ultra-low voltage\noperation of low resistance magneto-metallic neurons enables the low-voltage\noperation of the array of spintronic synapses, thereby leading to ultra-low\npower neural architectures. Device-level simulations, calibrated to\nexperimental results, was used to drive the circuit and system level\nsimulations of the neural network for a standard pattern recognition problem.\nSimulation studies indicate energy savings by ~ 100x in comparison to a\ncorresponding digital/ analog CMOS neuron implementation.\n",
        "pdf_link": "http://arxiv.org/pdf/1510.00459v4"
    },
    {
        "title": "Modeling and Analysis of SiNW FET-Based Molecular Communication Receiver",
        "authors": [
            "M. Kuscu",
            "O. B. Akan"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Molecular Communication (MC) is a bio-inspired communication method based on\nthe exchange of molecules for information transfer among nanoscale devices. MC\nhas been extensively studied from various aspects in the literature; however,\nthe physical design of MC transceiving units is largely neglected with the\nassumption that network nodes are entirely biological devices, e.g., engineered\nbacteria, which are intrinsically capable of receiving and transmitting\nmolecular messages. However, the low information processing capacity of\nbiological devices and the challenge to interface them with macroscale networks\nhinder the true application potential of nanonetworks. To overcome this\nproblem, recently, we proposed a nanobioelectronic MC receiver architecture\nexploiting the nanoscale field effect transistor-based biosensor (bioFET)\ntechnology, which provides noninvasive and sensitive molecular detection while\nproducing electrical signals as the output. In this paper, we introduce a\ncomprehensive model for silicon nanowire (SiNW) FET-based MC receivers by\nintegrating the underlying processes in MC and bioFET to provide a unified\nanalysis framework. We derive closed-form expressions for noise statistics,\nsignal-to-noise ratio (SNR) at the receiver output, and symbol error\nprobability (SEP). Performance evaluation in terms of SNR and SEP reveals the\neffects of individual system parameters on the detection performance of the\nproposed MC receiver.\n",
        "pdf_link": "http://arxiv.org/pdf/1510.07252v3"
    },
    {
        "title": "Reversible Logic Circuit Complexity Analysis via Functional\n  Decomposition",
        "authors": [
            "Anupam Chattopadhyay",
            "Anubhab Baksi"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Reversible computation is gaining increasing relevance in the context of\nseveral post-CMOS technologies, the most prominent of those being Quantum\ncomputing. One of the key theoretical problem pertaining to reversible logic\nsynthesis is the upper bound of the gate count. Compared to the known bounds,\nthe results obtained by optimal synthesis methods are significantly less. In\nthis paper, we connect this problem with the multiplicative complexity analysis\nof classical Boolean functions. We explore the possibility of relaxing the\nancilla and if that approach makes the upper bound tighter. Our results are\nnegative. The ancilla-free synthesis methods by using transformations and by\nstarting from an Exclusive Sum-of-Product (ESOP) formulation remain,\ntheoretically, the synthesis methods for achieving least gate count for the\ncases where the number of variables $n$ is $< 8$ and otherwise, respectively.\n",
        "pdf_link": "http://arxiv.org/pdf/1602.00101v2"
    },
    {
        "title": "Simple fluidic digital half-adder",
        "authors": [
            "Alex J. L. Morgan",
            "David A. Barrow",
            "Andrew Adamatzky",
            "Martin M. Hanczyc"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  A fluidic one-bit half-adder is made of five channels which intersect at a\njunction. Two channels are inputs, two channels are outputs and one channel is\nthe drain. The channels direct fluid from input fragments to output fragments\nand the streams of fluid interact at the junctions. Binary signals are\nrepresented by water droplets introduced in the input channels: presence of a\ndroplet in an input or output segments symbolises logical {\\sc True}, absence\n--- {\\sc False}. The droplets travel along channels by following a path of\nleast resistance unless deflected at the junction. We demonstrate the function\nof the half-adder in both computer modelling and laboratory experiments, and\npropose a design of a one-bit full adder based on simulation.\n",
        "pdf_link": "http://arxiv.org/pdf/1602.01084v1"
    },
    {
        "title": "Investigating Reliability Aspects of Memristor based RRAM with Reference\n  to Write Voltage and Frequency",
        "authors": [
            "T. D. Dongale",
            "K. V. Khot",
            "S. V. Mohite",
            "N. K. Desai",
            "S. S. Shinde",
            "A. V. Moholkar",
            "K. Y. Rajpure",
            "P. N. Bhosale",
            "P. S. Patil",
            "P. K. Gaikwad",
            "R. K. Kamat"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  In this paper, we report the effect of write voltage and frequency on\nmemristor based Resistive Random Access Memory (RRAM). The above said\nparameters have been investigated on the linear drift model of memristor. With\na variation of write voltage from 0.2V to 1.2V and a subsequent frequency\nmodulation from 1, 2, 4, 10, 100 and 200 Hz the corresponding effects on memory\nwindow, Low Resistance State (LRS) and High Resistance State (HRS) have been\nreported. Thus the lifetime ({\\tau}) reliability analysis of memristor based\nRRAM is carried out using above results. It is found that, the HRS is\nindependent of write voltage, whereas LRS shows dependency on write voltage and\nfrequency. The simulation results showcase that the memristor possess higher\nmemory window and lifetime ({\\tau}) in the higher voltage with lower frequency\nregion, which has been attributed to the fewer data losses in the memory\narchitecture.\n",
        "pdf_link": "http://arxiv.org/pdf/1602.01947v1"
    },
    {
        "title": "A Processing In-Memory Realization Using QCA: Proposal and\n  Implementation",
        "authors": [
            "P. P. Chougule",
            "B. Sen",
            "R. Mukherjee",
            "V. C. Karade",
            "P. S. Patil",
            "T. D. Dongale",
            "R. K. Kamat"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Processing in Memory (PIM) is a computing paradigm that promises enormous\ngain in processing speed by eradicating latencies in the typical von Neumann\narchitecture. It has gained popularity owing to its throughput by embedding\nstorage and computation of data in a single unit. We portray implementation of\nAkers array architecture endowed with PIM computation using Quantum-dot\nCellular Automata (QCA). We present the proof of concept of PIM with its\nrealization in the QCA designer paradigm. We illustrate implementation of Ex-OR\ngate with the help of QCA based Akers Array and put forth many interesting\npotential possibilities.\n",
        "pdf_link": "http://arxiv.org/pdf/1602.02249v1"
    },
    {
        "title": "Response to \"Comment on 'Zero and negative energy dissipation at\n  information-theoretic erasure'\"",
        "authors": [
            "Laszlo B. Kish",
            "Claes-G. Granqvist",
            "Sunil P. Khatri",
            "Ferdinand Peper"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  We prove that statistical information theoretic quantities, such as\ninformation entropy, cannot generally be interrelated with the lower limit of\nenergy dissipation during information erasure. We also point out that, in\ndeterministic and error-free computers, the information entropy of memories\ndoes not change during erasure because its value is always zero. On the other\nhand, for information-theoretic erasure - i.e., \"thermalization\" /\nrandomization of the memory - the originally zero information entropy (with\ndeterministic data in the memory) changes after erasure to its maximum value, 1\nbit / memory bit, while the energy dissipation is still positive, even at\nparameters for which the thermodynamic entropy within the memory cell does not\nchange. Information entropy does not convert to thermodynamic entropy and to\nthe related energy dissipation; they are quantities of different physical\nnature. Possible specific observations (if any) indicating convertibility are\nat most fortuitous and due to the disregard of additional processes that are\npresent.\n",
        "pdf_link": "http://arxiv.org/pdf/1602.02638v1"
    },
    {
        "title": "The physical and circuit-theoretic significance of the Memristor : Full\n  version",
        "authors": [
            "Emanuel Gluskin"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  It is observed that the inductive and capacitive features of the memristor\nreflect (and are a quintessence of) such features of any resistor. The very\npresence of the voltage and current state variables, associated by their\nelectrodynamics sense with electrical and magnetic fields, in the resistive\ncharacteristic v = f(i), forces any resister to accumulate some magnetic and\nelectrostatic fields and energies around itself, i.e. L and C elements are\nalways present. From the circuit-theoretic point of view, the role of the\nmemristor is seen, first of all, in the elimination of the use of a unique\nv(i). This makes circuits with hysteresis characteristics relevant, and also\nsuggests that the concept of memristor should influence the basic problem of\ndefinition of nonlinearity. Since the memristor mainly originates from the\nresistor, it was found necessary to overview some unusual cases of resistive\ncircuits. The present opinion is that the framework of basic circuit theory and\nits connection with applications should be logically expanded in order to\nnaturally include the new element.\n",
        "pdf_link": "http://arxiv.org/pdf/1602.02744v2"
    },
    {
        "title": "Time and Frequency Domain Investigation of Selected Memristor based\n  Analog Circuits",
        "authors": [
            "G. S. Patil",
            "S. R. Ghatage",
            "P. K. Gaikwad",
            "R. K. Kamat",
            "T. D. Dongale"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  In this paper, we investigate few memristor-based analog circuits namely the\nphase shift oscillator, integrator, and differentiator which have been explored\nnumerously using the traditional lumped components. We use LTspice-IV platform\nfor simulation of the above-said circuits. The investigation resorts to the\nnonlinear dopant drift model of memristor and the window function portrayed in\nthe literature for nonlinearity realization. The results of our investigations\ndepict good agreement with the conventional lumped component based phase shift\noscillator, integrator, and differentiator circuits. The results are evident to\nshowcase the potential of the memristor as a promising candidate for the next\ngeneration analog circuits.\n",
        "pdf_link": "http://arxiv.org/pdf/1602.03494v2"
    },
    {
        "title": "Fast IDS Computing System Method and its Memristor Crossbar-based\n  Hardware Implementation",
        "authors": [
            "Sajad Haghzad Klidbary",
            "Saeed Bagheri Shouraki",
            "Iman Esmaili Pain Afrakoti"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Active Learning Method (ALM) is one of the powerful tools in soft computing\nthat is inspired by human brain capabilities in processing complicated\ninformation. ALM, which is in essence an adaptive fuzzy learning method, models\na Multi-Input Single-Output (MISO) system with several Single-Input\nSingle-Output (SISO) subsystems. Ink Drop Spread (IDS) operator, which is the\nmain processing engine of this method, extracts useful features from the data\nwithout complicated computations and provides stability and convergence as\nwell. Despite great performance of ALM in applications such as classification,\nclustering, and modelling, an efficient hardware implementation has remained a\nchallenging problem. Large amount of memory required to store the information\nof IDS planes as well as the high computational cost of the IDS computing\nsystem are two main barriers to ALM becoming more popular. In this paper, a\nnovel learning method is proposed based on the idea of IDS, but with a novel\napproach that eliminates the computational cost of IDS operator. Unlike\ntraditional approaches, our proposed method finds functions to describe the IDS\nplane that eliminates the need for large amount of memory to a great extent.\nNarrow Path and Spread, which are two main features used in the inference\nengine of ALM, are then extracted from IDS planes with minimum amount of memory\nusage and power consumption. Our proposed algorithm is fully compatible with\nmemristor-crossbar implementation that leads to a significant decrease in the\nnumber of required memristors (from O(n^2) to O(3n)). Simpler algorithm and\nhigher speed make our algorithm suitable for applications where real-time\nprocess, low-cost and small implementation are paramount. Applications in\nclustering and function approximation are provided, which reveals the effective\nperformance of our proposed algorithm.\n",
        "pdf_link": "http://arxiv.org/pdf/1602.06787v1"
    },
    {
        "title": "Effect of Jitter on the Settling Time of Mesochronous Clock Retiming\n  Circuits",
        "authors": [
            "Naveen Kadayinti",
            "Amitalok J. Budkuley",
            "Maryam S. Baghini",
            "Dinesh K. Sharma"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  It is well known that timing jitter can degrade the bit error rate (BER) of\nreceivers that recover the clock from input data. However, timing jitter can\nalso result in an indefinite increase in the settling time of clock recovery\ncircuits, particularly in low swing mesochronous systems. Mesochronous clock\nretiming circuits are required in repeaterless low swing on-chip interconnects.\nWe first discuss how timing jitter can result in a large increase in the\nsettling time of the clock recovery circuit. Next, the circuit is modelled as a\nMarkov chain with absorbing states. The mean time to absorption of the Markov\nchain, which represents the mean settling time of the circuit, is determined.\nThe model is validated through behavioural simulations of the circuit, the\nresults of which match well with the model predictions. We consider circuits\nwith (i) data dependent jitter, (ii) random jitter, and (iii) combination of\nboth of them. We show that a mismatch between the strengths of up and down\ncorrections of the retiming can reduce the settling time. In particular, a 10%\nmismatch can reduce the mean settling time by up to 40%. We leverage this fact\ntoward improving the settling time performance, and propose useful techniques\nbased on biased training sequences and mismatched charge pumps. We also present\na coarse+fine clock retiming circuit, which can operate in coarse first mode,\nto reduce the settling time substantially. These fast settling retiming\ncircuits are verified with circuit simulations.\n",
        "pdf_link": "http://arxiv.org/pdf/1604.00230v3"
    },
    {
        "title": "Enhanced Circuit Densities in Epitaxially Defined FinFETs (EDFinFETs)\n  over FinFETs",
        "authors": [
            "Sushant Mittal",
            "Aneesh Nainani",
            "M. C. Abraham",
            "Saurabh Lodha",
            "Udayan Ganguly"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  FinFET technology is prone to suffer from Line Edge Roughness (LER) based VT\nvariation with scaling. To address this, we proposed an Epitaxially Defined\n(ED) FinFET (EDFinFET) as an alternate to FinFET architecture for 10 nm node\nand beyond. We showed by statistical simulations that EDFinFET reduces LER\nbased VT variability by 90% and overall variability by 59%. However, EDFinFET\nconsists of wider fins as the fin widths are not constrained by electrostatics\nand variability (cf. FinFETs have fin width ~ LG/3 where LG is gate-length).\nThis indicates that EDFinFET based circuits may be less dense. In this study we\nshow that wide fins enable taller fin heights. The ability to engineer multiple\nSTI levels on tall fins enables different transistor widths (i.e. various W/Ls\ne.g. 1-10) in a single fin. This capability ensures that even though individual\nEDFinFET devices have ~2x larger footprints than FinFETs, EDFinFET may produce\nequal or higher circuit density for basic building blocks like inverters or\nNAND gates for W/Ls of 2 and higher.\n",
        "pdf_link": "http://arxiv.org/pdf/1604.04454v1"
    },
    {
        "title": "A Proposal for Energy-Efficient Cellular Neural Network based on\n  Spintronic Devices",
        "authors": [
            "Chenyun Pan",
            "Azad Naeemi"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Due to the massive parallel computing capability and outstanding image and\nsignal processing performance, cellular neural network (CNN) is one promising\ntype of non-Boolean computing system that can outperform the traditional\ndigital logic computation and mitigate the physical scaling limit of the\nconventional CMOS technology. The CNN was originally implemented by VLSI analog\ntechnologies with operational amplifiers and operational transconductance\namplifiers as neurons and synapses, respectively, which are power and area\nconsuming. In this paper, we propose a hybrid structure to implement the CNN\nwith magnetic components and CMOS peripherals with a complete driving and\nsensing circuitry. In addition, we propose a digitally programmable magnetic\nsynapse that can achieve both positive and negative values of the templates.\nAfter rigorous performance analyses and comparisons, optimal energy is achieved\nbased on various design parameters, including the driving voltage and the CMOS\ndriving size. At a comparable footprint area and operation speed, a spintronic\nCNN is projected to achieve more than one order of magnitude energy reduction\nper operation compared to its CMOS counterpart.\n",
        "pdf_link": "http://arxiv.org/pdf/1604.04584v1"
    },
    {
        "title": "Effective inter-symbol interference mitigation with a limited amount of\n  enzymes in molecular communications",
        "authors": [
            "Yae Jee Cho",
            "H. Birkan Yilmaz",
            "Weisi Guo",
            "Chan-Byoung Chae"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  In molecular communication via diffusion (MCvD), the inter-symbol\ninterference (ISI) is a well known severe problem that deteriorates both data\nrates and link reliability. ISI mainly occurs due to the slow and highly random\npropagation of the messenger molecules, which causes the emitted molecules from\nthe previous symbols to interfere with molecules from the current symbol. An\neffective way to mitigate the ISI is using enzymes to degrade undesired\nmolecules. Prior work on ISI mitigation by enzymes has assumed an infinite\namount of enzymes randomly distributed around the molecular channel. Taking a\ndifferent approach, this paper assumes an MCvD channel with a limited amount of\nenzymes. The main question this paper addresses is how to deploy these enzymes\nin an effective structure so that ISI mitigation is maximized. To find an\neffective MCvD channel environment, this study considers optimization of the\nshape of the transmitter node, the deployment location and structure, the size\nof the enzyme deployed area, and the half-lives of the enzymes. It also\nanalyzes the dependence of the optimum size of the enzyme area on the distance\nand half-life.\n",
        "pdf_link": "http://arxiv.org/pdf/1604.05018v1"
    },
    {
        "title": "A Survey of Memristive Threshold Logic Circuits",
        "authors": [
            "Akshay Kumar Maan",
            "Deepthi Anirudhan Jayadevi",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  In this paper, we review the different memristive threshold logic (MTL)\ncircuits that are inspired from the synaptic action of flow of\nneurotransmitters in the biological brain. Brain like generalisation ability\nand area minimisation of these threshold logic circuits aim towards crossing\nthe Moores law boundaries at device, circuits and systems levels.Fast switching\nmemory, signal processing, control systems, programmable logic, image\nprocessing, reconfigurable computing, and pattern recognition are identified as\nsome of the potential applications of MTL systems. The physical realization of\nnanoscale devices with memristive behaviour from materials like TiO2,\nferroelectrics, silicon, and polymers has accelerated research effort in these\napplication areas inspiring the scientific community to pursue design of high\nspeed, low cost, low power and high density neuromorphic architectures.\n",
        "pdf_link": "http://arxiv.org/pdf/1604.07121v1"
    },
    {
        "title": "Analog computing by Brewster effect",
        "authors": [
            "Amir Youssefi",
            "Farzad Zangeneh-Nejad",
            "Sajjad AbdollahRamezani",
            "Amin Khavasi"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Optical computing has emerged as a promising candidate for real-time and\nparallel continuous data processing. Motivated by recent progresses in\nmetamaterial-based analog computing [Science 343, 160 (2014)], we theoretically\ninvestigate realization of two-dimensional complex mathematical operations\nusing rotated configurations, recently reported in [Opt. Lett. 39, 1278\n(2014)]. Breaking the reflection symmetry, such configurations could realize\nboth even and odd Green's functions associated with spatial operators. Based on\nsuch appealing theory and by using Brewster effect, we demonstrate realization\nof a first-order differentiator. Such efficient wave-based computation method\nnot only circumvents the major potential drawbacks of metamaterials, but also\noffers the most compact possible device compared to the conventional bulky\nlens-based optical signal and data processors.\n",
        "pdf_link": "http://arxiv.org/pdf/1604.07368v2"
    },
    {
        "title": "Programmable Crossbar Quantum-dot Cellular Automata Circuits",
        "authors": [
            "Vicky S. Kalogeiton",
            "Dim P. Papadopoulos",
            "Orestis Liolis",
            "Vassilios A. Mardiris",
            "Georgios Ch. Sirakoulis",
            "Ioannis G. Karafyllidis"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Quantum-dot fabrication and characterization is a well-established\ntechnology, which is used in photonics, quantum optics and nanoelectronics.\nFour quantum-dots placed at the corners of a square form a unit cell, which can\nhold a bit of information and serve as a basis for Quantum-dot Cellular\nAutomata (QCA) nanoelectronic circuits. Although several basic QCA circuits\nhave been designed, fabricated and tested, proving that quantum-dots can form\nfunctional, fast and low-power nanoelectornic circuits, QCA nanoelectronics\nstill remain at its infancy. One of the reasons for this is the lack of design\nautomation tools, which will facilitate the systematic design of large QCA\ncircuits that contemporary applications demand. Here we present novel,\nprogrammable QCA circuits, which are based on crossbar architecture. These\ncircuits can be programmed to implement any Boolean function in analogy to CMOS\nFPGAs and open the road that will lead to full design automation of QCA\nnanoelectronic circuits. Using this architecture we designed and simulated QCA\ncircuits that proved to be area efficient, stable and reliable.\n",
        "pdf_link": "http://arxiv.org/pdf/1604.07803v1"
    },
    {
        "title": "Skybridge-3D-CMOS: A Vertically-Composed Fine-Grained 3D CMOS Integrated\n  Circuit Technology",
        "authors": [
            "Mingyu Li",
            "Jiajun Shi",
            "Mostafizur Rahman",
            "Santosh Khasanvis",
            "Sachin Bhat",
            "Csaba Andras Moritz"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Parallel and monolithic 3D integration directions offer pathways to realize\n3D integrated circuits (ICs) but still lead to layer-by-layer implementations,\neach functional layer being composed in 2D first. This mindset causes\nchallenging connectivity, routing and layer alignment between layers when\nconnected in 3D, with a routing access that can be even worse than 2D CMOS,\nwhich fundamentally limits their potential. To fully exploit the opportunities\nin the third dimension, we propose Skybridge-3D-CMOS (S3DC), a fine-grained 3D\nintegration approach that is directly composed in 3D, utilizing the vertical\ndimension vs. using a layer-by-layer assembly mindset. S3DC uses a novel wafer\nfabric creation with direct 3D design and connectivity in the vertical\ndimension. It builds on a uniform vertical nanowire template that is processed\nas a single wafer; it incorporates specifically architected structures for\nrealizing devices, circuits, and heat management directly in 3D. Novel 3D\ninterconnect concepts, including within the silicon layers, enable\nsignificantly improved routing flexibility in all three dimensions and a\nhigh-density 3D design paradigm overall. Intrinsic components for fabric-level\n3D heat management are introduced. Extensive bottom-up simulations and\nexperiments have been presented to validate the key fabric-enabling concepts.\nEvaluation results indicate up to 40x density and 10x performance-per-watt\nbenefits against conventional 16-nm CMOS for the circuits studied; benefits are\nalso at least an order of magnitude beyond what was shown to be possible with\nother 3D directions.\n",
        "pdf_link": "http://arxiv.org/pdf/1604.08926v1"
    },
    {
        "title": "A multi-objective synthesis methodology for majority/minority logic\n  networks",
        "authors": [
            "Moein Sarvaghad-Moghaddam",
            "Ali A. Orouji",
            "Monireh Houshmand"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  New technologies such as Quantum-dot Cellular Automata (QCA), Single Electron\nTunneling (SET), Tunneling Phase Logic (TPL) and all-spin logic (ASL) devices\nhave been widely advocated in nanotechnology as a response to the physical\nlimits associated with complementary metal oxide semiconductor (CMOS)\ntechnology in atomic scales. Some of their peculiar features are their smaller\nsize, higher speed, higher switching frequency, lower power consumption, and\nhigher scale integration. In these technologies, the majority (or minority) and\ninverter gates are employed for the production of the functions as this set of\ngates makes a universal set of Boolean primitives in these technologies. An\nimportant step in the generation of Boolean functions using the majority gate\nis reducing the number of involved gates. In this paper, a multi-objective\nsynthesis methodology (with the objective priority of gate counts, gate levels\nand the number of inverter gates) is presented for finding the minimal number\nof possible majority gates in the synthesis of Boolean functions using the\nproposed Majority Specification Matrix (MSM) concept. Moreover, based on MSM, a\nsynthesis flow is proposed for the synthesis of multi-output Boolean functions.\nTo reveal the efficiency of the proposed method, it is compared with a\nmeta-heuristic method, multi-objective Genetic Programing (GP). Besides, it is\napplied to synthesize MCNC benchmark circuits. The results are indicative of\nthe outperformance of the proposed method in comparison to multi-objective GP\nmethod. Also, for the MCNC benchmark circuits, there is an average reduction of\n10.5% in the number of levels as well as 16.8% and 33.5% in the number of\nmajority and inverter gates, as compared to the best available method\nrespectively.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.00203v3"
    },
    {
        "title": "Attack resilient architecture to replace embedded Flash with STTRAM in\n  homogeneous IoTs",
        "authors": [
            "Asmit De",
            "Mohammad Nasim Imtiaz Khan",
            "Swaroop Ghosh"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Spin-Transfer Torque RAM (STTRAM) is an emerging Non-Volatile Memory (NVM)\ntechnology that provides better endurance, write energy and performance than\ntraditional NVM technologies such as Flash. In embedded application such as\nmicrocontroller SoC of Internet of Things (IoT), embedded Flash (eFlash) is\nwidely employed. However, eFlash is also associated with cost. Therefore,\nreplacing eFlash with STTRAM is desirable in IoTs for power-efficiency.\nAlthough promising, STTRAM brings several new security and privacy challenges\nthat pose a significant threat to sensitive data in memory. This is inevitable\ndue to the underlying dependency of this memory technology on environmental\nparameters such as temperature and magnetic fields that can be exploited by an\nadversary to tamper with the program and data. In this paper, we investigate\nthese attacks and propose a novel memory architecture for attack resilient IoT\nnetwork. The information redundancy present in a homogeneous peer-to-peer\nconnected IoT network is exploited to restore the corrupted memory of any IoT\nnode when under attack. We are able to build a failsafe IoT system with STTRAM\nbased program memory which allows guaranteed execution of all the IoT nodes\nwithout complete shutdown of any node under attack. Experimental results using\ncommercial IoT boards demonstrate the latency and energy overhead of the attack\nrecovery process.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.00467v1"
    },
    {
        "title": "Multi-Bit Read and Write Methodologies for Diode-STTRAM Crossbar Array",
        "authors": [
            "Mohammad Nasim Imtiaz Khan",
            "Swaroop Ghosh",
            "Radha Krishna Aluru",
            "Rashmi Jha"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Crossbar arrays using emerging non-volatile memory technologies such as\nResistive RAM (ReRAM) offer high density, fast access speed and low-power.\nHowever the bandwidth of the crossbar is limited to single-bit read/write per\naccess to avoid selection of undesirable bits. We propose a technique to\nperform multi-bit read and write in a diode-STTRAM (Spin Transfer Torque RAM)\ncrossbar array. Simulation shows that the biasing voltage of half-selected\ncells can be adjusted to improve the sense margin during read and thus reduce\nthe sneak path through the half-selected cells. In write operation, the\nhalf-selected cells are biased with a pulse voltage source which increases the\nwrite latency of these cells and enables to write 2-bits while keeping the\nhalf-selected bits undisturbed. Simulation results indicate biasing the\nhalf-selected cells by 700mV can enable reading as much as 512-bits while\nsustaining 512x512 crossbar with 2.04 years retention. The 2-bit writing\nrequires pulsing by 50mV to optimize energy.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.00470v1"
    },
    {
        "title": "Hierarchical Self-Assembly of Fractals with Signal-Passing Tiles",
        "authors": [
            "Jacob Hendricks",
            "Meagan Olsen",
            "Matthew J. Patitz",
            "Trent A. Rogers",
            "Hadley Thomas"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  In this paper, we present high-level overviews of tile-based self-assembling\nsystems capable of producing complex, infinite, aperiodic structures known as\ndiscrete self-similar fractals. Fractals have a variety of interesting\nmathematical and structural properties, and by utilizing the bottom-up growth\nparadigm of self-assembly to create them we not only learn important techniques\nfor building such complex structures, we also gain insight into how similar\nstructural complexity arises in natural self-assembling systems. Our results\nfundamentally leverage hierarchical assembly processes, and use as our building\nblocks square \"tile\" components which are capable of activating and\ndeactivating their binding \"glues\" a constant number of times each, based only\non local interactions. We provide the first constructions capable of building\narbitrary discrete self-similar fractals at scale factor 1, and many at\ntemperature 1 (i.e. \"non-cooperatively\"), including the Sierpinski triangle.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.01856v2"
    },
    {
        "title": "On the Runtime of Universal Coating for Programmable Matter",
        "authors": [
            "Joshua J. Daymude",
            "Zahra Derakhshandeh",
            "Robert Gmyr",
            "Alexandra Porter",
            "AndrÃ©a W. Richa",
            "Christian Scheideler",
            "Thim Strothmann"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Imagine coating buildings and bridges with smart particles (also coined smart\npaint) that monitor structural integrity and sense and report on traffic and\nwind loads, leading to technology that could do such inspection jobs faster and\ncheaper and increase safety at the same time. In this paper, we study the\nproblem of uniformly coating objects of arbitrary shape in the context of\nself-organizing programmable matter, i.e., programmable matter which consists\nof simple computational elements called particles that can establish and\nrelease bonds and can actively move in a self-organized way. Particles are\nanonymous, have constant-size memory, and utilize only local interactions in\norder to coat an object. We continue the study of our Universal Coating\nalgorithm by focusing on its runtime analysis, showing that our algorithm\nterminates within a linear number of rounds with high probability. We also\npresent a matching linear lower bound that holds with high probability. We use\nthis lower bound to show a linear lower bound on the competitive gap between\nfully local coating algorithms and coating algorithms that rely on global\ninformation, which implies that our algorithm is also optimal in a competitive\nsense. Simulation results show that the competitive ratio of our algorithm may\nbe better than linear in practice.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.03642v4"
    },
    {
        "title": "Image Edge Detection based on Swarm Intelligence using Memristive\n  Networks",
        "authors": [
            "Zoha Pajouhi",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Recent advancements in the development of memristive devices has opened new\nopportunities for hardware implementation of non-Boolean computing. To this\nend, the suitability of memristive devices for swarm intelligence algorithms\nhas enabled researchers to solve a maze in hardware. In this paper, we utilize\nswarm intelligence of memristive networks to perform image edge detection.\nFirst, we propose a hardware-friendly algorithm for image edge detection based\non ant colony. Second, we implement the image edge detection algorithm using\nmemristive networks. Furthermore, we explain the impact of various parameters\nof the memristors on the efficacy of the implementation. Our results show 28%\nimprovement in the energy compared to a low power CMOS hardware implementation\nbased on stochastic circuits. Furthermore, our design occupies up to 5x less\narea.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.05387v2"
    },
    {
        "title": "Digital Calibration Method for High Resolution in Analog/RF Designs",
        "authors": [
            "Renzhi Liu"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Transistor random mismatch continuously poses challenges for analog/RF\ncircuit design for achieving high accuracy and high yield as the process\ntechnology advances. Existing statistical element selection (SES) design method\ncan improve transistor matching property, but it falls short of being a general\ncalibration method due to its limited calibration range. In this dissertation,\nwe propose a high resolution digital calibration method, called extended\nstatistical element selection (ESES). As compared to the SES method, the ESES\nmethod not only provides wider calibration range, but also it results in higher\ncalibration yield with same calibration resolution target. Two types of ESES\nbased calibration application in analog/RF circuits are also proposed. One is\ncurrent source calibration and the other is phase/delay calibration. To verify\nthis proposed digital calibration method in circuit implementation, we\ndesigned, fabricated and tested a wideband harmonic rejection receiver design.\nThe receiver utilizes ESES-based gain and phase error calibration for improving\nharmonic rejection ratios. With the high calibration resolution provided by the\nESES method, after calibration, we achieved best-in-class harmonic rejection\nratios. To extend the application of the proposed method, we further designed a\ncurrent-steering D/A data converter (CS-DAC). The CS-DAC utilizes ESES-based\namplitude and timing error calibration for improving linearity performance.\nSimulation results showed that we can achieve more than one order of magnitude\nlinearity improvement after performing ESES-based calibration in the CS-DAC.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.05903v1"
    },
    {
        "title": "Embodied Approximation of the Density Classification Problem via\n  Morphological Adaptation",
        "authors": [
            "Jeff Jones"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  The Majority (or Density Classification) Problem in Cellular Automata (CA)\naims to converge a string of cells to a final homogeneous state which reflects\nthe majority of states present in the initial configuration. The problem is\nchallenging in CA as individual cells only possess information about their own\nand local neighbour states. The problem is an exercise in the propagation and\nprocessing of information within a distributed computational medium. We explore\nwhether the Majority Problem can be approximated in a similarly simple\ndistributed computing substrate - a multi-agent model of slime mould. An\ninitial pattern of discrete voting choices is represented by spatial\narrangement of the agent population, temporarily held in-place by an attractant\nstimulus. When this stimulus is removed the model adapts its shape and size,\nmoving to form a minimal distance connecting line. The final position of this\nline is shown, in simple examples, to successfully represent the majority vote\ndecision, and also accurately reflects the size of the majority. We note\nproperties, limitations and potential improvements to the approach before\nreturning full-circle by re-encoding this morphological adaptation approach in\na simple (and more space efficient) 1D CA model.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.06036v1"
    },
    {
        "title": "Device and Circuit Interaction Analysis of Stochastic Behaviors in\n  Cross-Point RRAM Arrays",
        "authors": [
            "Haitong Li",
            "Peng Huang",
            "Bin Gao",
            "Xiaoyan Liu",
            "Jinfeng Kang",
            "H. -S. Philip Wong"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Stochastic behaviors of resistive random access memory (RRAM) play an\nimportant role in the design of cross-point memory arrays. A Monte Carlo\ncompact model of oxide RRAM is developed and calibrated with experiments on\nvarious device stack configurations. With Monte Carlo SPICE simulations, we\nshow that an increase in array size and interconnect wire resistance will\nstatistically deteriorate write functionality. Write failure probability (WFP)\nhas an exponential dependency on device uniformity and supply voltage (VDD),\nand the array bias scheme is a key knob. Lowering array VDD leads to higher\neffective energy consumption (EEC) due to the increase in WFP when the\nvariation statistics are included in the analysis. Random-access simulations\nindicate that data sparsity statistically benefits write functionality and\nenergy consumption. Finally, we show that a pseudo-sub-array topology with\nuniformly distributed pre-forming cells in the pristine high resistance state\nis able to reduce both WFP and EEC, enabling higher net capacity for memory\ncircuits due to improved variation tolerance.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.07457v3"
    },
    {
        "title": "A Testbed for Transiently Powered Computers",
        "authors": [
            "Henko Aantjes",
            "Amjad Y. Majid",
            "PrzemysÅaw PaweÅczak"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Transiently Powered Computers (TPCs) are novel devices that are battery-less\nand operate using only ambient energy. Therefore TPCs are prone to frequent\npower interruptions, and such the need for developing TPC-centric algorithms is\na necessity. We advocate that only through a common experimental environment,\naccessible to everyone, a proper comparison of newly developed algorithms for\nTPCs can be realized. Moreover, only through access to various TPC\ntestbeds---distributed geographically throughout the world---a proper\napplications testing and validation are possible. We enlist properties and\nfeatures that any TPC testbed should have, calling for more coordinated action\nin this domain of TPC research. Finally, we present (to the best of our\nknowledge) world's first Internet-accessible testbed for TPCs.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.07623v1"
    },
    {
        "title": "Review on Physically Flexible Nonvolatile Memory for Internet of\n  Everything Electronics",
        "authors": [
            "Mohamed T. Ghoneim",
            "Muhammad M. Hussain"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Solid-state memory is an essential component of the digital age. With\nadvancements in healthcare technology and the Internet of Things (IoT), the\ndemand for ultra-dense, ultra-low-power memory is increasing. In this review,\nwe present a comprehensive perspective on the most notable approaches to the\nfabrication of physically flexible memory devices. With the future goal of\nreplacing traditional mechanical hard disks with solid-state storage devices, a\nfully flexible electronic system will need two basic devices: transistors and\nnonvolatile memory. Transistors are used for logic operations and gating memory\narrays, while nonvolatile memory (NVM) devices are required for storing\ninformation in the main memory and cache storage. Since the highest density of\ntransistors and storage structures is manifested in memories, the focus of this\nreview is flexible NVM. Flexible NVM components are discussed in terms of their\nfunctionality, performance metrics, and reliability aspects, all of which are\ncritical components for NVM technology to be part of mainstream consumer\nelectronics, IoT, and advanced healthcare devices. Finally, flexible NVMs are\nbenchmarked and future prospects are provided.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.08404v1"
    },
    {
        "title": "Comments on \"sub-KBT micro-electromechanical irreversible logic gate\"",
        "authors": [
            "Laszlo B. Kish"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  In a recent article, Nature Communications 7 (2016) 12068, the authors\nclaimed that they demonstrated sub-kBT energy dissipation at elementary logic\noperations. However, the argumentation is invalid because it neglects the\ndominant source of energy dissipation, namely, the charging energy of the\ncapacitance of the input electrode, which totally dissipates during the full\n(0-1-0) cycle of logic values. The neglected dissipation phenomenon is\nidentical with the mechanism that leads to the lower physical limit of\ndissipation (70-100 kBT) in today's microprocessors (CMOS logic) and in any\nother system with thermally activated errors thus the same limit holds for the\nnew scheme, too.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.09493v2"
    },
    {
        "title": "Synchronization Detection in Networks of Coupled Oscillators for Pattern\n  Recognition",
        "authors": [
            "Damir Vodenicarevic",
            "Nicolas Locatelli",
            "Julie Grollier",
            "Damien Querlioz"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Coupled oscillator-based networks are an attractive approach for implementing\nhardware neural networks based on emerging nanotechnologies. However, the\nreadout of the state of a coupled oscillator network is a difficult challenge\nin hardware implementations, as it necessitates complex signal processing to\nevaluate the degree of synchronization between oscillators, possibly more\ncomplicated than the coupled oscillator network itself. In this work, we focus\non a coupled oscillator network particularly adapted to emerging technologies,\nand evaluate two schemes for reading synchronization patterns that can be\nreadily implemented with basic CMOS circuits. Through simulation of a simple\ngeneric coupled oscillator network, we compare the operation of these readout\ntechniques with a previously proposed full statistics evaluation scheme. Our\napproaches provide results nearly identical to the mathematical method, but\nalso show better resilience to moderate noise, which is a major concern for\nhardware implementations. These results open the door to widespread realization\nof hardware coupled oscillator-based neural systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1607.01983v1"
    },
    {
        "title": "Discovering Boolean Gates in Slime Mould",
        "authors": [
            "Simon Harding",
            "Jan Koutnik",
            "Klaus Greff",
            "Jurgen Schmidhuber",
            "Andy Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Slime mould of Physarum polycephalum is a large cell exhibiting rich spatial\nnon-linear electrical characteristics. We exploit the electrical properties of\nthe slime mould to implement logic gates using a flexible hardware platform\ndesigned for investigating the electrical properties of a substrate (MECOBO).\nWe apply arbitrary electrical signals to `configure' the slime mould, i.e.\nchange shape of its body and, measure the slime mould's electrical response. We\nshow that it is possible to find configurations that allow the Physarum to act\nas any 2-input Boolean gate. The occurrence frequency of the gates discovered\nin the slime was analysed and compared to complexity hierarchies of logical\ngates obtained in other unconventional materials. The search for gates was\nperformed by both sweeping across configurations in the real material as well\nas training a neural network-based model and searching the gates therein using\ngradient descent.\n",
        "pdf_link": "http://arxiv.org/pdf/1607.02168v1"
    },
    {
        "title": "Processing In-memory realization using Quantum Dot Cellular Automata",
        "authors": [
            "P. P. Chougule",
            "B. Sen",
            "T. D. Dongale"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  The present manuscript deals with the realization of Processing In-memory\n(PIM) computing architecture using Quantum Dot Cellular Automata (QCA) and\nAkers array. The PIM computing architecture becomes popular due to its\neffective framework for storage and computation of data in a single unit. Here,\nwe illustrate two input NAND and NOR gate with the help of QCA based Akers\nArray as a case study. The QCA flip-flop is used as a primitive cell to design\nPIM architecture. The results suggested that both the gate have minimum power\ndissipation. The polarization results of proposed architecture suggested that\nthe signals are in good control. The foot print of the primitive cell equals to\n0.04 micron^2, which is smaller than conventional CMOS primitive cell. The\ncombination of QCA and Akers array provides many additional benefits over the\nconventional architecture like reduction in the power consumption and feature\nsize, furthermore, it also improves the computational speed.\n",
        "pdf_link": "http://arxiv.org/pdf/1607.05065v1"
    },
    {
        "title": "On the Capacity of Diffusion-Based Molecular Communications with SiNW\n  FET-Based Receiver",
        "authors": [
            "Murat Kuscu",
            "Ozgur B. Akan"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Molecular communication (MC) is a bio-inspired communication method based on\nthe exchange of molecules for information transfer among nanoscale devices.\nAlthough MC has been extensively studied from various aspects, limitations\nimposed by the physical design of transceiving units have been largely\nneglected in the literature. Recently, we have proposed a nanobioelectronic MC\nreceiver architecture based on the nanoscale field effect transistor-based\nbiosensor (bioFET) technology, providing noninvasive and sensitive molecular\ndetection at nanoscale while producing electrical signals at the output. In\nthis paper, we derive analytical closed-form expressions for the capacity and\ncapacity-achieving input distribution for a memoryless MC channel with a\nsilicon nanowire (SiNW) FET-based MC receiver. The resulting expressions could\nbe used to optimize the information flow in MC systems equipped with\nnanobioelectronic receivers.\n",
        "pdf_link": "http://arxiv.org/pdf/1607.08570v1"
    },
    {
        "title": "The Generalized Metastable Switch Memristor Model",
        "authors": [
            "Timothy W. Molter",
            "M. Alexander Nugent"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Memristor device modeling is currently a heavily researched topic and is\nbecoming ever more important as memristor devices make their way into CMOS\ncircuit designs, necessitating accurate and efficient memristor circuit\nsimulations. In this paper, the Generalized Metastable Switch (MSS) memristor\nmodel is presented. The Generalized MSS model consists of a voltage-dependent\nstochastic component and a voltage-dependent exponential diode current\ncomponent and is designed to be easy to implement, computationally efficient,\nand amenable to modeling a wide range of different memristor devices.\n",
        "pdf_link": "http://arxiv.org/pdf/1608.04659v2"
    },
    {
        "title": "A Reconfigurable FIR Filter with Memristor-Based Weights",
        "authors": [
            "F. Merrikh Bayat",
            "F. Alibart",
            "L. Gao",
            "D. B. Strukov"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  We report on experimental demonstration of a mixed-signal 6-tap\nfinite-impulse response (FIR) filter in which weights are implemented with\ntitanium dioxide memristive devices. In the proposed design weight of a tap is\nstored with a relatively high precision in a memristive device that can be\nconfigured in field. Such approach enables efficient implementation of the most\ncritical operation of an FIR filter, i.e. multiplication of the input signal\nwith the tap weights and summation of the products from taps, in analog domain.\nAs a result, the proposed design, when implemented with fully integrated hybrid\nCMOS/memristor circuit, is expected to be much more compact and energy\nefficient as compared to the state-of-the-art approaches.\n",
        "pdf_link": "http://arxiv.org/pdf/1608.05445v1"
    },
    {
        "title": "Reduction of Self-heating effect in LDMOS devices",
        "authors": [
            "T. K. Maiti",
            "C. K. Maiti"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Isotopic purification of group IV elements leads to substantial increase in\nthermal conductivity due to reduced scattering of the phonons. Based on this\nconcept, a simulation study is used to demonstrate the reduction of at least 25\noC in LDMOS average temperature.\n",
        "pdf_link": "http://arxiv.org/pdf/1608.07233v1"
    },
    {
        "title": "Two-Time-Slot Bidirectional Relaying in Molecular Communication",
        "authors": [
            "Md. Noor-A-Rahim",
            "MD Nashid Anjum",
            "Guan Yong Liang"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  In this paper, we study the bidirectional/two-way relaying of molecular\ncommunication and propose a relaying scheme with two time slots. Compared to\nthe four-time-slot and three-time-slot schemes, the proposed two-time-slot\nscheme improves the throughput by a significant extent by allowing the end\nnodes to transmit simultaneously at the very first time slot. In contrast to\nthe existing techniques, the proposed scheme employs a homogeneous molecular\ncommunication for bidirectional relaying where all the nodes (i.e., end nodes\nand relay node) are allowed to operate on the same type of molecule instead of\nutilizing different types of molecule for different nodes. As a result, this\nproposal of homogeneous molecular relaying remarkably improves the resource\nreuse capability. This paper generically characterizes the transmission and\ndetection strategies of the proposed scheme. Moreover, we derive the analytical\nbit error probabilities for the multiple access and broadcast phases and\npresent the end-to-end bit error probability of the proposed scheme. It's\nnoteworthy that we take it into account the effect of molecular interference in\nthe theoretical derivations. Extensive simulation is carried out, and it is\nshown that simulation results match very well with the derived theoretical\nanalysis.\n",
        "pdf_link": "http://arxiv.org/pdf/1609.01045v2"
    },
    {
        "title": "Practical Demonstration of a Memristive Fuse",
        "authors": [
            "Alexander Serb",
            "Ali Khiat",
            "Themistoklis Prodromakis"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Since its inception the memristive fuse has been a good example of how small\nnumbers of memristors can be combined to obtain useful behaviours unachievable\nby individual devices. In this work, we link the memristive fuse concept with\nthat of the Complementary Resistive Switch (CRS), exploit that link to\nexperimentally demonstrate a practical memristive fuse using TiOx-based ReRAM\ncells and explain its basic operational principles. The fuse is stimulated by\ntrains of identical pulses where successive pulse trains feature opposite\npolarities. In response, we observe a gradual (analogue) drop in resistive\nstate followed by a gradual recovery phase regardless of input stimulus\npolarity; echoing traditional, binary CRS behaviour. This analogue switching\nproperty opens the possibility of operating the memristive fuse as a\nsingle-component step change detector. Moreover, we discover that the\ncharacteristics of the individual memristors used to demonstrate the memristive\nfuse concept in this work allow our fuse to be operated in a regime where one\nof the two constituent devices can be switched largely independently from the\nother. This property, not present in the traditional CRS, indicates that the\ninherently analogue memristive fuse architecture may support additional\noperational flexibility through e.g. allowing finer control over its resistive\nstate.\n",
        "pdf_link": "http://arxiv.org/pdf/1609.02410v1"
    },
    {
        "title": "Nonvolatile Multi-level Memory and Boolean Logic Gates Based on a Single\n  Memtranstor",
        "authors": [
            "Jianxin Shen",
            "Dashan Shang",
            "Yisheng Chai",
            "Yue Wang",
            "Junzhuang Cong",
            "Shipeng Shen",
            "Liqin Yan",
            "Wenhong Wang",
            "Young Sun"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Memtranstor that correlates charge and magnetic flux via nonlinear\nmagnetoelectric effects has a great potential in developing next-generation\nnonvolatile devices. In addition to multi-level nonvolatile memory, we\ndemonstrate here that nonvolatile logic gates such as NOR and NAND can be\nimplemented in a single memtranstor made of the Ni/PMN-PT/Ni heterostructure.\nAfter applying two sequent voltage pulses (X1, X2) as the logic inputs on the\nmemtranstor, the output magnetoelectric voltage can be positive high (logic\n\"1\"), positive low (logic \"0\"), or negative (logic \"0\"), depending on the\nlevels of X1 and X2. The underlying physical mechanism is related to the\ncomplete or partial reversal of ferroelectric polarization controlled by\ninputting selective voltage pulses, which determines the magnitude and sign of\nthe magnetoelectric voltage coefficient. The combined functions of both memory\nand logic could enable the memtranstor as a promising candidate for future\ncomputing systems beyond von Neumann architecture.\n",
        "pdf_link": "http://arxiv.org/pdf/1609.03412v1"
    },
    {
        "title": "Voltage Controlled Memristor Threshold Logic Gates",
        "authors": [
            "Akshay Kumar Maan",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  In this paper, we present a resistive switching memristor cell for\nimplementing universal logic gates. The cell has a weighted control input whose\nresistance is set based on a control signal that generalizes the operational\nregime from NAND to NOR functionality. We further show how threshold logic in\nthe voltage-controlled resistive cell can be used to implement a XOR logic.\nBuilding on the same principle we implement a half adder and a 4-bit CLA (Carry\nLook-ahead Adder) and show that in comparison with CMOS-only logic, the\nproposed system shows significant improvements in terms of device area, power\ndissipation and leakage power.\n",
        "pdf_link": "http://arxiv.org/pdf/1609.04919v1"
    },
    {
        "title": "CMOS-Memristor Dendrite Threshold Circuits",
        "authors": [
            "Askhat Zhanbossinov",
            "Kamilya Smagulova",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Non-linear neuron models overcomes the limitations of linear binary models of\nneurons that have the inability to compute linearly non-separable functions\nsuch as XOR. While several biologically plausible models based on dendrite\nthresholds are reported in the previous studies, the hardware implementation of\nsuch non-linear neuron models remain as an open problem. In this paper, we\npropose a circuit design for implementing logical dendrite non-linearity\nresponse of dendrite spike and saturation types. The proposed dendrite cells\nare used to build XOR circuit and intensity detection circuit that consists of\ndifferent combinations of dendrite cells with saturating and spiking responses.\nThe dendrite cells are designed using a set of memristors, Zener diodes, and\nCMOS NOT gates. The circuits are designed, analyzed and verified on circuit\nboards.\n",
        "pdf_link": "http://arxiv.org/pdf/1609.04921v1"
    },
    {
        "title": "STEM: A Scheme for Two-phase Evaluation of Majority Logic",
        "authors": [
            "Meghna G. Mankalale",
            "Zhaoxin Liang",
            "Sachin S. Sapatnekar"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  The switching time of a magnet in a spin current based majority gate depends\non the input vector combination, and this often restricts the speed of\nmajority-based circuits. To address this issue, this work proposes a novel\ntwo-phase scheme to implement majority logic and evaluates it on an all-spin\nlogic (ASL) majority-based logic structures. In Phase 1, the output is\ninitialized to a preset value. Next in Phase 2, the inputs are evaluated to\nswitch the output magnet to its correct value. The time window for the output\nto switch in Phase 2 is fixed. Using such a scheme, an n-input AND gate which\nrequires a total of (2n-1) inputs in the conventional implementation can now be\nimplemented with only (n+1) inputs. When applied to standard logic functions,\nit is demonstrated that the proposed method of designing ASL gates are 1.6-3.4X\nfaster and 1.9-6.9X more energy-efficient than the conventional method, and for\na five-magnet full adder, it is shown that the proposed ASL implementation is\n1.5X faster, 2.2X more energy-efficient, and provides a 16% improvement in\narea.\n",
        "pdf_link": "http://arxiv.org/pdf/1609.05141v2"
    },
    {
        "title": "Ultrafast photo-magnetic recording in transparent medium",
        "authors": [
            "A. Stupakiewicz",
            "K. Szerenos",
            "D. Afanasiev",
            "A. Kirilyuk",
            "A. V. Kimel"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Finding a conceptually new way to control the magnetic state of media with\nthe lowest possible production of heat and simultaneously at the fastest\npossible time-scale is a new challenge in fundamental magnetism [1-4] as well\nas an increasingly important issue in modern information technology [5]. Recent\nresults demonstrate that exclusively in metals it is possible to switch\nmagnetization between metastable states by femtosecond circularly polarized\nlaser pulses [6-8]. However, despite the record breaking speed of the\nswitching, the mechanisms in these materials are directly related to strong\noptical absorption and laser-induced heating close to the Curie temperature\n[9-12]. Here we report about ultrafast all-optical photo-magnetic recording in\ntransparent dielectrics. In ferrimagnetic garnet film a single linearly\npolarized femtosecond laser pulse breaks the degeneracy between metastable\nmagnetic states and promotes switching of spins between them. Changing the\npolarization of the laser pulse we deterministically steer the net\nmagnetization in the garnet, write \"0\" and \"1\" magnetic bits at will. This\nmechanism operates at room temperature and allows ever fastest write-read\nmagnetic recording event (< 20 ps) accompanied by unprecedentedly low heat load\n(< 6 J/cm3).\n",
        "pdf_link": "http://arxiv.org/pdf/1609.05223v1"
    },
    {
        "title": "Ising spin model using Spin-Hall Effect (SHE) induced magnetization\n  reversal in Magnetic-Tunnel-Junction",
        "authors": [
            "Yong Shim",
            "Akhilesh Jaiswal",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Ising spin model is considered as an efficient computing method to solve\ncombinatorial optimization problems based on its natural tendency of\nconvergence towards low energy state. The underlying basic functions\nfacilitating the Ising model can be categorized into two parts, \"Annealing and\nMajority vote\". In this paper, we propose an Ising cell based on Spin Hall\nEffect (SHE) induced magnetization switching in a Magnetic Tunnel Junction\n(MTJ). The stochasticity of our proposed Ising cell based on SHE induced MTJ\nswitching, can implement the natural annealing process by preventing the system\nfrom being stuck in solutions with local minima. Further, by controlling the\ncurrent through the Heavy-Metal (HM) underlying the MTJ, we can mimic the\nmajority vote function which determines the next state of the individual spins.\nBy solving coupled \\textit{Landau-Lifshitz-Gilbert} (LLG) equations, we\ndemonstrate that our Ising cell can be replicated to map certain combinatorial\nproblems. We present results for two representative problems - Maximum-cut and\nGraph coloring - to illustrate the feasibility of the proposed device-circuit\nconfiguration in solving combinatorial problems. Our proposed solution using a\nHeavy Metal (HM) based MTJ device can be exploited to implement compact, fast,\nand energy efficient Ising spin model.\n",
        "pdf_link": "http://arxiv.org/pdf/1609.05926v2"
    },
    {
        "title": "Low-power Spin Valve Logic using Spin-transfer Torque with Automotion of\n  Domain Walls",
        "authors": [
            "Sou-Chi Chang",
            "Sasikanth Manipatruni",
            "Dmitri E. Nikonov",
            "Ian A. Young",
            "Azad Naeemi"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  A novel scheme for non-volatile digital computation is proposed using\nspin-transfer torque (STT) and automotion of magnetic domain walls (DWs). The\nbasic computing element is composed of a lateral spin valve (SV) with two\nferromagnetic (FM) wires served as interconnects, where DW automotion is used\nto propagate the information from one device to another. The non-reciprocity of\nboth device and interconnect is realized by sizing different contact areas at\nthe input and the output as well as enhancing the local damping mechanism. The\nproposed logic is suitable for scaling due to a high energy barrier provided by\na long FM wire. Compared to the scheme based on non-local spin valves (NLSVs)\nin the previous proposal, the devices can be operated at lower current density\ndue to utilizing all injected spins for local magnetization reversals, and thus\nimprove both energy efficiency and resistance to electromigration. This device\nconcept is justified by simulating a buffer, an inverter, and a 3-input\nmajority gate with comprehensive numerical simulations, including spin\ntransport through the FM/non-magnetic (NM) interfaces as well as the NM channel\nand stochastic magnetization dynamics inside FM wires. In addition to digital\ncomputing, the proposed framework can also be used as a transducer between DWs\nand spin currents for higher wiring flexibility in the interconnect network.\n",
        "pdf_link": "http://arxiv.org/pdf/1609.06281v1"
    },
    {
        "title": "From Digital computers to quantum computers based on biological\n  paradigms and progress in particle physics",
        "authors": [
            "P. N. Borza",
            "L-F Pau"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  While several paths have emerged in microelectronics and computing as\nfollow-ons to Turing architectures, and have been implemented using essentially\nsilicon circuits, very little beyond Moore research has considered: (1) first\nbiological processes instead of sequential instructions, and, (2) the\nimplementation of these processes exploiting particle physics interactions.\nThis last combination enables native spatial-temporal integration and\ncorrelation, but also powerful interference filtering, gating, splitting and\nmore. These biological functions, their realization by quantum and charge\ncarrier interactions, allow proposing a novel computing architecture, with\ninterfaces, information storage, and programmability. The paper presents the\nunderlying biological processes, the particle physics phenomena which are\nexploited, and the proposed architecture, as well as an algebraic design\nformalism.\n",
        "pdf_link": "http://arxiv.org/pdf/1609.07642v1"
    },
    {
        "title": "A Nondeterministic Model for Abstract Geometrical Computation",
        "authors": [
            "Rakhshan Harifi",
            "Sama Goliaei"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  A signal machine is an abstract geometrical model for computation, proposed\nas an extension to the one-dimensional cellular automata, in which discrete\ntime and space of cellular automata is replaced with continuous time and space\nin signal machine. A signal machine is defined as a set of meta-signals and a\nset of rules. A signal machine starts from an initial configuration which is a\nset of moving signals. Signals are moving in space freely until a collision.\nRules of signal machine specify what happens after a collision, or in other\nwords, specify out-coming signals for each set of colliding signals. Originally\nsignal machine is defined by its rule as a deterministic machine. In this\npaper, we introduce the concept of non-deterministic signal machine, which may\ncontain more than one defined rule for each set of colliding signals. We show\nthat for a specific class of nondeterministic signal machines, called\nk-restricted nondeterministic signal machine, there is a deterministic signal\nmachine computing the same result as the nondeterministic one, on any given\ninitial configuration. k-restricted nondeterministic signal machine is a\nnondeterministic signal machine which accepts an input iff produces a special\naccepting signal, which have at most two nondeterministic rule for each\ncollision, and at most k collisions before any acceptance.\n",
        "pdf_link": "http://arxiv.org/pdf/1609.08874v1"
    },
    {
        "title": "Sub-1-us, Sub-20-nJ Pattern Classification in a Mixed-Signal Circuit\n  Based on Embedded 180-nm Floating-Gate Memory Cell Arrays",
        "authors": [
            "F. Merrikh Bayat",
            "X. Guo",
            "M. Klachko",
            "M. Prezioso",
            "K. K. Likharev",
            "D. B. Strukov"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  We have designed, fabricated, and successfully tested a prototype\nmixed-signal, 28x28-binary-input, 10-output, 3-layer neuromorphic network (\"MLP\nperceptron\"). It is based on embedded nonvolatile floating-gate cell arrays\nredesigned from a commercial 180-nm NOR flash memory. The arrays allow precise\n(~1%) individual tuning of all memory cells, having long-term analog-level\nretention and low noise. Each array performs a very fast and energy-efficient\nanalog vector-by-matrix multiplication, which is the bottleneck for signal\npropagation in most neuromorphic networks. All functional components of the\nprototype circuit, including 2 synaptic arrays with 101,780 floating-gate\nsynaptic cells, 74 analog neurons, and the peripheral circuitry for weight\nadjustment and I/O operations, have a total area below 1 mm^2. Its testing on\nthe common MNIST benchmark set (at this stage, with a relatively low weight\nimport precision) has shown a classification fidelity of 94.65%, close to the\n96.2% obtained in simulation. The classification of one pattern takes less than\n1 us time and ~20 nJ energy - both numbers much better than for digital\nimplementations of the same task. Estimates show that this performance may be\nfurther improved using a better neuron design and a more advanced memory\ntechnology, leading to a >10^2 advantage in speed and a >10^4 advantage in\nenergy efficiency over the state-of-the-art purely digital (GPU and custom)\ncircuits, at classification of large, complex patterns.\n",
        "pdf_link": "http://arxiv.org/pdf/1610.02091v2"
    },
    {
        "title": "Straintronic magneto-tunneling-junction based ternary content\n  addressable memory",
        "authors": [
            "S. Dey Manasi",
            "M. M. Al Rashid",
            "J. Atulasimha",
            "S. Bandyopadhyay",
            "A. R. Trivedi"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Straintronic magneto-tunneling junction (s-MTJ) switches, whose resistances\nare controlled with voltage-generated strain in the magnetostrictive free layer\nof the MTJ, are extremely energy-efficient switches that would dissipate a few\naJ of energy during switching. Unfortunately, they are also relatively\nerror-prone and have low resistance on/off ratio. This suggests that as\ncomputing elements, they are best suited for non-Boolean architectures. Here,\nwe propose and analyze a ternary content addressable memory implemented with\ns-MTJs and some transistors. It overcomes challenges encountered by traditional\nall-transistor implementations, resulting in exceptionally high cell density.\n",
        "pdf_link": "http://arxiv.org/pdf/1610.03902v2"
    },
    {
        "title": "On plant roots logical gates",
        "authors": [
            "Andrew Adamatzky",
            "Georgios Sirakoulis",
            "Genaro J. Martinez",
            "Frantisek Baluska",
            "Stefano Mancuso"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Theoretical constructs of logical gates implemented with plant roots are\nmorphological computing asynchronous devices. Values of Boolean variables are\nrepresented by plant roots. A presence of a plant root at a given site\nsymbolises the logical {\\sc True}, an absence the logical {\\sc False}. Logical\nfunctions are calculated via interaction between roots. Two types of\ntwo-inputs-two-outputs gates are proposed: a gate $\\langle x, y \\rangle\n\\rightarrow \\langle xy, x+y \\rangle$ where root apexes are guided by gravity\nand a gate $\\langle x, y \\rangle \\rightarrow \\langle \\overline{x}y, x \\rangle$\nwhere root apexes are guided by humidity. We propose a design of binary\nhalf-adder based on the gates.\n",
        "pdf_link": "http://arxiv.org/pdf/1610.04602v1"
    },
    {
        "title": "CMOS-Memristor Hybrid Integrated Pixel Sensors",
        "authors": [
            "Kamilya Smagulova",
            "Aigerim Tankimanova",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Increase in image resolution require the ability of image sensors to pack an\nincreased number of circuit components in a given area. On the the other hand a\nhigh speed processing of signals from the sensors require the ability of pixel\nto carry out pixel parallel operations. In the paper, we propose a modified 3T\nand 4T CMOS wide dynamic range pixels, which we refer as 2T-M and 3T-M\nconfigurations, comprising of MOSFETS and memristors. The low leakage currents\nand low area of memristors helps to achieve the objective of reducing the area,\nwhile the possibility to create arrays of memristors and MOSFETs across\ndifferent layers within the chip, ensure the possibility to scale the circuit\narchitecture.\n",
        "pdf_link": "http://arxiv.org/pdf/1610.04705v1"
    },
    {
        "title": "Design of an Ultra-Efficient Reversible Full Adder-Subtractor in\n  Quantum-dot Cellular Automata",
        "authors": [
            "Elham Taherkhani",
            "Mohammad Hossein Moaiyeri",
            "Shaahin Angizi"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  By the progressive scaling of the feature size and power consumption in VLSI\nchips the part of energy dissipated due to information loss in irreversible\ncomputations will become a serious limitation in the near future. Quantum-dot\ncellular automata (QCA) is an emerging nanotechnology with extremely low energy\ndissipation which facilitates new computation paradigms such as reversible\ncomputing. In this paper a novel reversible full adder-subtractor circuit based\non QCA is proposed. Our proposed design is implemented using only one layer and\ndoes not require any rotated cells which significantly improves the\nmanufacturability of the design. In addition, it improves the cell count, area\nand total energy dissipation by almost 45% and 50% and 48%, respectively, as\ncompared to the existing QCA-based single-layer and multilayer reversible full\nadders.\n",
        "pdf_link": "http://arxiv.org/pdf/1610.09473v2"
    },
    {
        "title": "Memristor nanodevice for unconventional computing:review and\n  applications",
        "authors": [
            "Mahyar Shahsavari",
            "Pierre Boulet"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  A memristor is a two-terminal nanodevice that its properties attract a wide\ncommunity of researchers from various domains such as physics, chemistry,\nelectronics, computer and neuroscience.The simple structure for manufacturing,\nsmall scalability, nonvolatility and potential of using inlow power platforms\nare outstanding characteristics of this emerging nanodevice. In this report,we\nreview a brief literature of memristor from mathematic model to the physical\nrealization. Wediscuss different classes of memristors based on the material\nused for its manufacturing. Thepotential applications of memristor are\npresented and a wide domain of applications are explainedand classified.\n",
        "pdf_link": "http://arxiv.org/pdf/1703.00331v1"
    },
    {
        "title": "A compact Verilog-A ReRAM switching model",
        "authors": [
            "Ioannis Messaris",
            "Alexander Serb",
            "Ali Khiat",
            "Spyridon Nikolaidis",
            "Themistoklis Prodromakis"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  The translation of emerging application concepts that exploit Resistive\nRandom Access Memory (ReRAM) into large-scale practical systems requires\nrealistic, yet computationally efficient, empirical models that can capture all\nobserved physical devices. Here, we present a Verilog-A ReRAM model built upon\nexperimental routines performed on TiOx-based prototypes. This model was based\non custom biasing protocols, specifically designed to reveal device switching\nrate dependencies on a) bias voltage and b) initial resistive state. Our model\nis based on the assumption that a stationary switching rate surface m(R,v)\nexists for sufficiently low voltage stimulation. The proposed model comes in\ncompact form as it is expressed by a simple voltage dependent exponential\nfunction multiplied with a voltage and initial resistive state dependent second\norder polynomial expression, which makes it suitable for fast and/or\nlarge-scale simulations.\n",
        "pdf_link": "http://arxiv.org/pdf/1703.01167v1"
    },
    {
        "title": "Towards implementation of Cellular Automata in Microbial Fuel Cells",
        "authors": [
            "Michail-Antisthenis Tsompanas",
            "Andrew Adamatzky",
            "Georgios Ch. Sirakoulis",
            "John Greenman",
            "Ioannis Ieropoulos"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  The Microbial Fuel Cell (MFC) is a bio-electrochemical transducer converting\nwaste products into electricity using microbial communities. Cellular Automaton\n(CA) is a uniform array of finite-state machines that update their states in\ndiscrete time depending on states of their closest neighbors by the same rule.\nArrays of MFCs could, in principle, act as massive-parallel computing devices\nwith local connectivity between elementary processors. We provide a theoretical\ndesign of such a parallel processor by implementing CA in MFCs. We have chosen\nConway's Game of Life as the 'benchmark' CA because this is the most popular CA\nwhich also exhibits an enormously rich spectrum of patterns. Each cell of the\nGame of Life CA is realized using two MFCs. The MFCs are linked electrically\nand hydraulically. The model is verified via simulation of an electrical\ncircuit demonstrating equivalent behaviors. The design is a first step towards\nfuture implementations of fully autonomous biological computing devices with\nmassive parallelism. The energy independence of such devices counteracts their\nsomewhat slow transitions - compared to silicon circuitry - between the\ndifferent states during computation.\n",
        "pdf_link": "http://arxiv.org/pdf/1703.01580v1"
    },
    {
        "title": "A/D Converter Architectures for Energy-Efficient Vision Processor",
        "authors": [
            "Li Du",
            "Yilei Li"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  AI applications have emerged in current world. Among AI applications,\ncomputer-vision (CV) related applications have attracted high interest.\nHardware implementation of CV processors necessitates a high performance but\nlow-power image detector. The key to energy-efficiency work lies in\nanalog-digital converting, where output of imaging detectors is transferred to\ndigital domain and CV algorithms can be performed on data. In this paper,\nanalog-digital converter architectures are compared, and an example ADC design\nis proposed which achieves both good performance and low power consumption.\n",
        "pdf_link": "http://arxiv.org/pdf/1703.01681v2"
    },
    {
        "title": "A Physarum-inspired model for the probit-based stochastic user\n  equilibrium problem",
        "authors": [
            "Shuai Xu",
            "Wen Jiang"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Stochastic user equilibrium is an important issue in the traffic assignment\nproblems, tradition models for the stochastic user equilibrium problem are\ndesigned as mathematical programming problems. In this article, a\nPhysarum-inspired model for the probit-based stochastic user equilibrium\nproblem is proposed. There are two main contributions of our work. On the one\nhand, the origin Physarum model is modified to find the shortest path in\ntraffic direction networks with the properties of two-way traffic\ncharacteristic. On the other hand, the modified Physarum-inspired model could\nget the equilibrium flows when traveller's perceived transportation cost\ncomplies with normal distribution. The proposed method is constituted with a\ntwo-step procedure. First, the modified Physarum model is applied to get the\nauxiliary flows. Second, the auxiliary flows are averaged to obtain the\nequilibrium flows. Numerical examples are conducted to illustrate the\nperformance of the proposed method, which is compared with the Method of\nSuccessive Average method.\n",
        "pdf_link": "http://arxiv.org/pdf/1703.01880v1"
    },
    {
        "title": "Computing in Memory with Spin-Transfer Torque Magnetic RAM",
        "authors": [
            "Shubham Jain",
            "Ashish Ranjan",
            "Kaushik Roy",
            "Anand Raghunathan"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  In-memory computing is a promising approach to addressing the\nprocessor-memory data transfer bottleneck in computing systems. We propose\nSpin-Transfer Torque Compute-in-Memory (STT-CiM), a design for in-memory\ncomputing with Spin-Transfer Torque Magnetic RAM (STT-MRAM). The unique\nproperties of spintronic memory allow multiple wordlines within an array to be\nsimultaneously enabled, opening up the possibility of directly sensing\nfunctions of the values stored in multiple rows using a single access. We\npropose modifications to STT-MRAM peripheral circuits that leverage this\nprinciple to perform logic, arithmetic, and complex vector operations. We\naddress the challenge of reliable in-memory computing under process variations\nby extending ECC schemes to detect and correct errors that occur during CiM\noperations. We also address the question of how STT-CiM should be integrated\nwithin a general-purpose computing system. To this end, we propose\narchitectural enhancements to processor instruction sets and on-chip buses that\nenable STT-CiM to be utilized as a scratchpad memory. Finally, we present data\nmapping techniques to increase the effectiveness of STT-CiM. We evaluate\nSTT-CiM using a device-to-architecture modeling framework, and integrate\ncycle-accurate models of STT-CiM with a commercial processor and on-chip bus\n(Nios II and Avalon from Intel). Our system-level evaluation shows that STT-CiM\nprovides system-level performance improvements of 3.93x on average (upto\n10.4x), and concurrently reduces memory system energy by 3.83x on average (upto\n12.4x).\n",
        "pdf_link": "http://arxiv.org/pdf/1703.02118v4"
    },
    {
        "title": "An Accurate and Efficient Method to Calculate the Error Statistics of\n  Block-based Approximate Adders",
        "authors": [
            "Yi Wu",
            "You Li",
            "Xiangxuan Ge",
            "Weikang Qian"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Adders are key building blocks of many error-tolerant applications.\nLeveraging the application-level error tolerance, a number of approximate\nadders were proposed recently. Many of them belong to the category of\nblock-based approximate adders. For approximate circuits, besides normal\nmetrics such as area and delay, another important metric is the error\nmeasurement. Given the popularity of block-based approximate adders, in this\nwork, we propose an accurate and efficient method to obtain the error\nstatistics of these adders. We first show how to calculate the error rates.\nThen, we demonstrate an approach to get the exact error distribution, which can\nbe used to calculate other error characteristics, such as mean error distance\nand mean square error.\n",
        "pdf_link": "http://arxiv.org/pdf/1703.03522v1"
    },
    {
        "title": "HyPPI NoC: Bringing Hybrid Plasmonics to an Opto-Electronic\n  Network-on-Chip",
        "authors": [
            "Vikram K. Narayana",
            "Shuai Sun",
            "Armin Mehrabian",
            "Volker J. Sorger",
            "Tarek El-Ghazawi"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  As we move towards an era of hundreds of cores, the research community has\nwitnessed the emergence of opto-electronic network on-chip designs based on\nnanophotonics, in order to achieve higher network throughput, lower latencies,\nand lower dynamic power. However, traditional nanophotonics options face\nlimitations such as large device footprints compared with electronics, higher\nstatic power due to continuous laser operation, and an upper limit on\nachievable data rates due to large device capacitances. Nanoplasmonics is an\nemerging technology that has the potential for providing transformative gains\non multiple metrics due to its potential to increase the light-matter\ninteraction. In this paper, we propose and analyze a hybrid opto-electric NoC\nthat incorporates Hybrid Plasmonics Photonics Interconnect (HyPPI), an optical\ninterconnect that combines photonics with plasmonics. We explore various\nopto-electronic network hybridization options by augmenting a mesh network with\nHyPPI links, and compare them with the equivalent options afforded by\nconventional nanophotonics as well as pure electronics. Our design space\nexploration indicates that augmenting an electronic NoC with HyPPI gives a\nperformance to cost ratio improvement of up to 1.8x. To further validate our\nestimates, we conduct trace based simulations using the NAS Parallel Benchmark\nsuite. These benchmarks show latency improvements up to 1.64x, with negligible\nenergy increase. We then further carry out performance and cost projections for\nfully optical NoCs, using HyPPI as well as conventional nanophotonics. These\nfuturistic projections indicate that all-HyPPI NoCs would be two orders more\nenergy efficient than electronics, and two orders more area efficient than\nall-photonic NoCs.\n",
        "pdf_link": "http://arxiv.org/pdf/1703.04646v1"
    },
    {
        "title": "Destructive Read by Wave Interference for Arbitration",
        "authors": [
            "Rex Y Li"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  With the advent of big data and deep learning, computation power has become a\nbottleneck for many applications. Network-on-Chip (NoC) has been proposed to\nenable multiprocessor acceleration for deep learning computation, and efficient\narbitration is a key issue for high performance. In this paper, an arbitration\nscheme based on interference of wave is proposed. In this scheme, home node\nsends out multiple tokens in different frequencies, and nodes that are\ncompeting for bus can capture token by sending out wave that cancels its\nspecific wave token. In this scheme, speed-of-light arbitration can be\nachieved, and full information is available to all nodes in arbitration.\n",
        "pdf_link": "http://arxiv.org/pdf/1703.05472v2"
    },
    {
        "title": "Chaotic-Based Processor for Communication and Multimedia Applications",
        "authors": [
            "F Li"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Chaos is a phenomenon that attracted much attention in the past ten years. In\nthis paper, we analyze chaos-based signal processing, and proposed a chaos\nprocessor to take advantage of chaos phenomenon. We also analyzed and\ndemonstrated two of its practical applications in communication and sound\nsynthesis.\n",
        "pdf_link": "http://arxiv.org/pdf/1703.06137v1"
    },
    {
        "title": "Effective Enzyme Deployment for Degradation of Interference Molecules in\n  Molecular Communication",
        "authors": [
            "Yae Jee Cho",
            "H. Birkan Yilmaz",
            "Weisi Guo",
            "Chan-Byoung Chae"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  In molecular communication, the heavy tail nature of molecular signals causes\ninter-symbol interference (ISI). Because of this, it is difficult to decrease\nsymbol periods and achieve high data rate. As a probable solution for ISI\nmitigation, enzymes were proposed to be used since they are capable of\ndegrading ISI molecules without deteriorating the molecular communication.\nWhile most prior work has assumed an infinite amount of enzymes deployed around\nthe channel, from a resource perspective, it is more efficient to deploy a\nlimited amount of enzymes at particular locations and structures. This paper\nconsiders carrying out such deployment at two structures--around the receiver\n(Rx) and/or the transmitter (Tx) site. For both of the deployment scenarios,\nchannels with different system environment parameters, Tx-to-Rx distance, size\nof enzyme area, and symbol period, are compared with each other for analyzing\nan optimized system environment for ISI mitigation when a limited amount of\nenzymes are available.\n",
        "pdf_link": "http://arxiv.org/pdf/1703.06384v1"
    },
    {
        "title": "Cooperative In-Vivo Nano-Network Communication at Terahertz Frequencies",
        "authors": [
            "Qammer H. Abbasi",
            "Ali Arshad Nasir",
            "Ke Yang",
            "Khalid Qaraqe",
            "Akram Alomainy"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Nano devices have great potential to play a vital role in future medical\ndiagnostics and treatment technologies because of its non-invasive nature and\nability to reach delicate body sites easily as compared to conventional\ndevices. In this paper, a novel concept of cooperative communication for\nin-vivo nano-network is presented to enhance the communication among these\ndevices. The effect on the system outage probability performance is conducted\nfor various parameters including relay lacement, number of relays, transmit\npower, bandwidth and carrier frequency. Results show approximately a 10-fold\nincrease in the system outage performance whenever an additional relay is\nincluded in the cooperative network, hence show a great potential of using\ncooperative communication to enhance the performance of nano-network at\nterahertz frequencies.\n",
        "pdf_link": "http://arxiv.org/pdf/1703.07765v1"
    },
    {
        "title": "A Time-shared Photonic Reservoir Computer for Big Data Analytics",
        "authors": [
            "Dharanidhar Dang",
            "Rabi Mahapatra"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Information processing has reached the era of big data. Big data challenges\nare difficult to address with traditional Von Neumann or Turing approach. Hence\nimplementation of new computational techniques is highly essential.\nNanophotonics with its remarkable speed and multiplexing capability is a\npromising candidate for such implementations. This paper proposes a novel\nphotonic computing system made-up of Mach-Zehnder interferometer and an optical\nfiber spool to emulate a powerful machine learning technique called reservoir\ncomputing. The proposed system is also integrated with a\ntime-division-multiplexing circuit to facilitate parallel computation of\nmultiple tasks which is first of its kind. The proposed design performs\nlarge-scale tasks like spoken digit recognition, channel equalization, and\ntime-series prediction. Experimental results with standard photonic simulator\ndemonstrate significant performance in terms of speed and accuracy compared to\nstate of the art digital and software implementations.\n",
        "pdf_link": "http://arxiv.org/pdf/1703.08211v1"
    },
    {
        "title": "Memristor equations: incomplete physics and undefined passivity/activity",
        "authors": [
            "Kyle Sundqvist",
            "David K. Ferry",
            "Laszlo B. Kish"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  In his seminal paper, Chua presented a fundamental physical claim by\nintroducing the memristor, \"The missing circuit element\". The memristor\nequations were originally supposed to represent a passive circuit element\nbecause, with active circuitry, arbitrary elements can be realized without\nlimitations. Therefore, if the memristor equations do not guarantee that the\ncircuit element can be realized by a passive system, the fundamental physics\nclaim about the memristor as \"missing circuit element\" loses all its weight.\nThe question of passivity/activity belongs to physics thus we incorporate\nthermodynamics into the study of this problem. We show that the memristor\nequations are physically incomplete regarding the problem of\npassivity/activity. As a consequence, the claim that the present memristor\nfunctions describe a passive device lead to unphysical results, such as\nviolating the Second Law of thermodynamics, in infinitely large number of\ncases. The seminal memristor equations cannot introduce a new physical circuit\nelement without making the model more physical such as providing the\nFluctuation Dissipation Theory of memristors.\n",
        "pdf_link": "http://arxiv.org/pdf/1703.09064v4"
    },
    {
        "title": "Machine Learning based Channel Modeling for Molecular MIMO\n  Communications",
        "authors": [
            "Changmin Lee",
            "H. Birkan Yilmaz",
            "Chan-Byoung Chae",
            "Nariman Farsad",
            "Andrea Goldsmith"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  In diffusion-based molecular communication, information particles locomote\nvia a diffusion process, characterized by random movement and heavy tail\ndistribution for the random arrival time. As a result, the molecular\ncommunication shows lower transmission rates. To compensate for such low rates,\nresearchers have recently proposed the molecular multiple-input multiple-output\n(MIMO) technique. Although channel models exist for single-input single-output\n(SISO) systems for some simple environments, extending the results to multiple\nmolecular emitters complicates the modeling process. In this paper, we\nintroduce a technique for modeling the molecular MIMO channel and confirm the\neffectiveness via numerical studies.\n",
        "pdf_link": "http://arxiv.org/pdf/1704.00870v1"
    },
    {
        "title": "Fast and Accurate Sparse Coding of Visual Stimuli with a Simple,\n  Ultra-Low-Energy Spiking Architecture",
        "authors": [
            "Walt Woods",
            "Christof Teuscher"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Memristive crossbars have become a popular means for realizing unsupervised\nand supervised learning techniques. In previous neuromorphic architectures with\nleaky integrate-and-fire neurons, the crossbar itself has been separated from\nthe neuron capacitors to preserve mathematical rigor. In this work, we sought\nto simplify the design, creating a fast circuit that consumed significantly\nlower power at a minimal cost of accuracy. We also showed that connecting the\nneurons directly to the crossbar resulted in a more efficient sparse coding\narchitecture, and alleviated the need to pre-normalize receptive fields. This\nwork provides derivations for the design of such a network, named the Simple\nSpiking Locally Competitive Algorithm, or SSLCA, as well as CMOS designs and\nresults on the CIFAR and MNIST datasets. Compared to a non-spiking model which\nscored 33% on CIFAR-10 with a single-layer classifier, this hardware scored 32%\naccuracy. When used with a state-of-the-art deep learning classifier, the\nnon-spiking model achieved 82% and our simplified, spiking model achieved 80%,\nwhile compressing the input data by 92%. Compared to a previously proposed\nspiking model, our proposed hardware consumed 99% less energy to do the same\nwork at 21x the throughput. Accuracy held out with online learning to a write\nvariance of 3%, suitable for the often-reported 4-bit resolution required for\nneuromorphic algorithms; with offline learning to a write variance of 27%; and\nwith read variance to 40%. The proposed architecture's excellent accuracy,\nthroughput, and significantly lower energy usage demonstrate the utility of our\ninnovations.\n",
        "pdf_link": "http://arxiv.org/pdf/1704.05877v3"
    },
    {
        "title": "Memcapacitive Devices in Logic and Crossbar Applications",
        "authors": [
            "Dat Tran",
            "Christof Teuscher"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Over the last decade, memristive devices have been widely adopted in\ncomputing for various conventional and unconventional applications. While the\nintegration density, memory property, and nonlinear characteristics have many\nbenefits, reducing the energy consumption is limited by the resistive nature of\nthe devices. Memcapacitors would address that limitation while still having all\nthe benefits of memristors. Recent work has shown that with adjusted parameters\nduring the fabrication process, a metal-oxide device can indeed exhibit a\nmemcapacitive behavior. We introduce novel memcapacitive logic gates and\nmemcapacitive crossbar classifiers as a proof of concept that such applications\ncan outperform memristor-based architectures. The results illustrate that,\ncompared to memristive logic gates, our memcapacitive gates consume about 7x\nless power. The memcapacitive crossbar classifier achieves similar\nclassification performance but reduces the power consumption by a factor of\nabout 1,500x for the MNIST dataset and a factor of about 1,000x for the\nCIFAR-10 dataset compared to a memristive crossbar. Our simulation results\ndemonstrate that memcapacitive devices have great potential for both Boolean\nlogic and analog low-power applications.\n",
        "pdf_link": "http://arxiv.org/pdf/1704.05921v1"
    },
    {
        "title": "Computing with Networks of Nonlinear Mechanical Oscillators",
        "authors": [
            "Jean C. Coulombe",
            "Mark C. A. York",
            "Julien Sylvestre"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  As it is getting increasingly difficult to achieve gains in the density and\npower efficiency of microelectronic computing devices because of lithographic\ntechniques reaching fundamental physical limits, new approaches are required to\nmaximize the benefits of distributed sensors, micro-robots or smart materials.\nBiologically-inspired devices, such as artificial neural networks, can process\ninformation with a high level of parallelism to efficiently solve difficult\nproblems, even when implemented using conventional microelectronic\ntechnologies. We describe a mechanical device, which operates in a manner\nsimilar to artificial neural networks, to solve efficiently two difficult\nbenchmark problems (computing the parity of a bit stream, and classifying\nspoken words). The device consists in a network of masses coupled by linear\nsprings and attached to a substrate by non-linear springs, thus forming a\nnetwork of anharmonic oscillators. As the masses can directly couple to forces\napplied on the device, this approach combines sensing and computing functions\nin a single power-efficient device with compact dimensions.\n",
        "pdf_link": "http://arxiv.org/pdf/1704.06320v1"
    },
    {
        "title": "DNA Hairpin Gate: A Renewable DNA Seesaw Motif Using Hairpins",
        "authors": [
            "Abeer Eshra",
            "Shalin Shah",
            "John Reif"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  In 2011 the DNA seesaw gate motif was introduced. It is a powerful\nfeed-forward DNA nanodevice that can perform digital logic computations. The\nlandmark of that work managed to evaluate moderately large Boolean circuits by\ncascading multiple DNA seesaw gates. Although the design is robust in solution\nand scalable, it is designed for one time use and is not reusable. This\nprevents pursuing important applications such as feedback and sequential\ndigital circuits. We present a novel design for DNA nanodevices that can\nperform digital logic computations and are furthermore renewable. First, we\nmodified the prior DNA seesaw gate motif into a hairpin. We call the resulting\nmotif a DNA hairpin-seesaw gate. We show the feed-forward digital computation\nreaction imitates the seesaw gate motif. Second, we added a reporting phase\nthat provides increased scalability to our device. Third, we designed input and\nfuel extracting hairpins that when added, initiate a renewing process. This\nresults in a renewed functional gate, in its original configuration, which is\nable to make a new logical computation with new inputs. Finally, we introduced\na renewable two-input Boolean logic OR gate. After calculating the output of a\ncertain input set, the circuit is restored and a new set of inputs is\nintroduced to compute the new output. We provide experimental fluorescent data\non three repeated rounds of executions of our hairpin gate motif and its\nrestoration, indicating gradual loss of response. Finally, we calculated rate\nconstants of our experimental data by fitting it to a second order reaction\nmodel using maximum likelihood estimation method.\n",
        "pdf_link": "http://arxiv.org/pdf/1704.06371v1"
    },
    {
        "title": "Anticipation of digital patterns",
        "authors": [
            "Karlheinz Ochs",
            "Martin Ziegler",
            "Eloy Hernandez-Guevara",
            "Enver Solan",
            "Marina Ignatov",
            "Mirko Hansen",
            "Mahal Singh Gill",
            "Hermann Kohlstedt"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  A memristive device is a novel passive device, which is essentially a\nresistor with memory. This device can be utilized for novel technical\napplications like neuromorphic computation. In this paper, we focus on\nanticipation - a capability of a system to decide how to react in an\nenvironment by predicting future states. Especially, we have designed an\nelementary memristive circuit for the anticipation of digital patterns, where\nthis circuit is based on the capability of an amoeba to anticipate periodically\noccurring unipolar pulses. The resulting circuit has been verified by digital\nsimulations and has been realized in hardware as well. For the practical\nrealization, we have used an Ag-doped TiO2-x-based memristive device, which has\nbeen fabricated in planar capacitor structures on a silicon wafer. The\nfunctionality of the circuit is shown by simulations and measurements. Finally,\nthe anticipation of information is demonstrated by using images, where the\nrobustness of this anticipatory circuit against noise and faulty intermediate\ninformation is visualized.\n",
        "pdf_link": "http://arxiv.org/pdf/1704.07102v2"
    },
    {
        "title": "Energy-Efficient Low-Power Circuit Techniques for Wireless Energy and\n  Data Transfer in IoT Sensor Nodes",
        "authors": [
            "G. C. Martins",
            "A. Urso",
            "A. Mansano",
            "Y. Liu",
            "W. A. Serdijn"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  In this paper, we present techniques and examples to reduce power consumption\nand increase energy efficiency of autonomous Wireless Sensor Nodes (WSNs) for\nthe Internet of Things. We focus on the RF Energy Harvester (RFEH), the data\nreceiver and the transmitter, all of which have a large impact on the device\ncost, lifetime and functionality. Co-design of the antenna and the electronics\nis explored to boost the power conversion efficiency of the RF-DC converter. As\na proof of principle, a charge pump rectifier is designed, and its measurement\nresults are presented. To boost the rectifier output voltage, a DC-DC converter\nthat employs maximum power point tracking has been designed. A prototype\ncircuit is also presented that can accommodate an input power level range of 1\n{\\mu}W to 1 mW and offers peak efficiencies of 76.3% and 82% at 1 {\\mu}W and 1\nmW, respectively. The co-design principle is also used at the receiver side\nwhere the antenna-electronics interface is optimized. It is shown how this\ntechnique allows improving the noise figure of the Low Noise Amplifier (LNA)\nwithout sacrificing power consumption. As a low power alternative to\nnarrow-band wireless transmission, sub-GHz ultra-wideband is proposed. As a\nproof of principle, the design of a novel low-power sub-GHz\nUltra-Wide-Bandwidth (UWB) transmitter which consumes only 0.28 mW is\npresented. Its working principle is verified by means of circuit simulations\nand measurements. The low power nature of the transmitter and receiver\nprinciples, combined with the power efficient RF-DC converter paves the way\ntowards the continuous operation of a WSN.\n",
        "pdf_link": "http://arxiv.org/pdf/1704.08910v2"
    },
    {
        "title": "Hardware emulation of stochastic p-bits for invertible logic",
        "authors": [
            "Ahmed Zeeshan Pervaiz",
            "Lakshmi Anirudh Ghantasala",
            "Kerem Yunus Camsari",
            "Supriyo Datta"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  The common feature of nearly all logic and memory devices is that they make\nuse of stable units to represent 0's and 1's. A completely different paradigm\nis based on three-terminal stochastic units which could be called \"p-bits\",\nwhere the output is a random telegraphic signal continuously fluctuating\nbetween 0 and 1 with a tunable mean. p-bits can be interconnected to receive\nweighted contributions from others in a network, and these weighted\ncontributions can be chosen to not only solve problems of optimization and\ninference but also to implement precise Boolean functions in an inverted mode.\nThis inverted operation of Boolean gates is particularly striking: They provide\ninputs consistent to a given output along with unique outputs to a given set of\ninputs. The existing demonstrations of accurate invertible logic are\nintriguing, but will these striking properties observed in computer simulations\ncarry over to hardware implementations? This paper uses individual micro\ncontrollers to emulate p-bits, and we present results for a 4-bit ripple carry\nadder with 48 p-bits and a 4-bit multiplier with 46 p-bits working in inverted\nmode as a factorizer. Our results constitute a first step towards implementing\np-bits with nano devices, like stochastic Magnetic Tunnel Junctions.\n",
        "pdf_link": "http://arxiv.org/pdf/1705.01943v2"
    },
    {
        "title": "Exploiting OxRAM Resistive Switching for Dynamic Range Improvement of\n  CMOS Image Sensors",
        "authors": [
            "Ashwani Kumar",
            "Mukul Sarkar",
            "Manan Suri"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  We present a unique application of OxRAM devices in CMOS Image Sensors (CIS)\nfor dynamic range (DR) improvement. We propose a modified 3T-APS (Active Pixel\nSensor) circuit that incorporates OxRAM in 1T-1R configuration. DR improvement\nis achieved by resistive compression of the pixel output signal through\nautonomous programming of OxRAM device resistance during exposure. We show that\nby carefully preconditioning the OxRAM resistance, pixel DR can be enhanced.\nDetailed impact of OxRAM SET-to-RESET and RESET-to-SET transitions on pixel DR\nis discussed. For experimental validation with specific OxRAM preprogrammed\nstates, a 4 Kb 10 nm thick HfOx (1T-1R) matrix was fabricated and\ncharacterized. Best case, relative pixel DR improvement of ~ 50 dB was obtained\nfor our design.\n",
        "pdf_link": "http://arxiv.org/pdf/1705.02338v1"
    },
    {
        "title": "Resistive communications based on neuristors",
        "authors": [
            "David Alejandro Trejo Pizzo"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Memristors are passive elements that allow us to store information using a\nsingle element per bit. However, this is not the only utility of the memristor.\nConsidering the physical chemical structure of the element used, the memristor\ncan function at the same time as memory and as a communication unit. This paper\npresents a new approach to the use of the memristor and develops the concept of\nresistive communication.\n",
        "pdf_link": "http://arxiv.org/pdf/1705.03008v1"
    },
    {
        "title": "Synthesis and Optimization of Multi-Objective Multi-Output QCA Circuit\n  using Genetic Algorithm",
        "authors": [
            "Mahabub Hasan Mahalat",
            "Mrinal Goswami",
            "Anindan Mondal",
            "Bibhash Sen"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  The physical limitations of CMOS technology triggered several research for\nfinding an alternative technology. QCA is one of the emerging nanotechnologies\nwhich is gaining attention as a substitute of CMOS. The main potential of QCA\nis its ultra low power consumption, less area overhead, and high speed.\nMajority and inverter gates are the basic gates in QCA,which together works as\na universal logic gate to implement any QCA circuit. This paper proposes an\nefficient methodology for optimal QCA circuit synthesis of arbitrary\nmulti-output boolean functions. A multi-objective genetic algorithm based\napproach is used to reduce worst case delay and gate count of a QCA circuit.\nDifferent importance is given to worst case delay, no. of majority and no. of\ninverter gates. Several efficient techniques are used in order to achieve the\noptimal result and reduce the computational complexity furthermore additional\nmethodologies are used to eliminate redundancies from the final solution.\nComparison of the obtained results with the existing best techniques indicates,\nthe proposed technique outperforms in terms of worst case delay and gate count.\n",
        "pdf_link": "http://arxiv.org/pdf/1705.04099v1"
    },
    {
        "title": "Storage and Caching: Synthesis of Flow-based Microfluidic Biochips",
        "authors": [
            "Tsun-Ming Tseng",
            "Bing Li",
            "Tsung-Yi Ho",
            "Ulf Schlichtmann"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Flow-based microfluidic biochips are widely used in lab- on-a-chip\nexperiments. In these chips, devices such as mixers and detectors connected by\nmicro-channels execute specific operations. Intermediate fluid samples are\nsaved in storage temporarily until target devices become avail- able. However,\nif the storage unit does not have enough capacity, fluid samples must wait in\ndevices, reducing their efficiency and thus increasing the overall execution\ntime. Consequently, storage and caching of fluid samples in such microfluidic\nchips must be considered during synthesis to balance execution efficiency and\nchip area.\n",
        "pdf_link": "http://arxiv.org/pdf/1705.04988v1"
    },
    {
        "title": "Novel CMOS RFIC Layout Generation with Concurrent Device Placement and\n  Fixed-Length Microstrip Routing",
        "authors": [
            "Tsun-Ming Tseng",
            "Bing Li",
            "Ching-Feng Yeh",
            "Hsiang-Chieh Jhan",
            "Zuo-Ming Tsai",
            "Mark Po-Hung Lin",
            "Ulf Schlichtmann"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  With advancing process technologies and booming IoT markets, millimeter-wave\nCMOS RFICs have been widely developed in re- cent years. Since the performance\nof CMOS RFICs is very sensi- tive to the precision of the layout, precise\nplacement of devices and precisely matched microstrip lengths to given values\nhave been a labor-intensive and time-consuming task, and thus become a major\nbottleneck for time to market. This paper introduces a progressive\ninteger-linear-programming-based method to gener- ate high-quality RFIC layouts\nsatisfying very stringent routing requirements of microstrip lines, including\nspacing/non-crossing rules, precise length, and bend number minimization,\nwithin a given layout area. The resulting RFIC layouts excel in both per-\nformance and area with much fewer bends compared with the simulation-tuning\nbased manual layout, while the layout gener- ation time is significantly\nreduced from weeks to half an hour.\n",
        "pdf_link": "http://arxiv.org/pdf/1705.04991v1"
    },
    {
        "title": "Testing Microfluidic Fully Programmable Valve Arrays (FPVAs)",
        "authors": [
            "Chunfeng Liu",
            "Bing Li",
            "Bhargab B. Bhattacharya",
            "Krishnendu Chakrabarty",
            "Tsung-Yi Ho",
            "Ulf Schlichtmann"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Fully Programmable Valve Array (FPVA) has emerged as a new architecture for\nthe next-generation flow-based microfluidic biochips. This 2D-array consists of\nregularly-arranged valves, which can be dynamically configured by users to\nrealize microfluidic devices of different shapes and sizes as well as\ninterconnections. Additionally, the regularity of the underlying structure\nrenders FPVAs easier to integrate on a tiny chip. However, these arrays may\nsuffer from various manufacturing defects such as blockage and leakage in\ncontrol and flow channels. Unfortunately, no efficient method is yet known for\ntesting such a general-purpose architecture. In this paper, we present a novel\nformulation using the concept of flow paths and cut-sets, and describe an\nILP-based hierarchical strategy for generating compact test sets that can\ndetect multiple faults in FPVAs. Simulation results demonstrate the efficacy of\nthe proposed method in detecting manufacturing faults with only a small number\nof test vectors.\n",
        "pdf_link": "http://arxiv.org/pdf/1705.04996v1"
    },
    {
        "title": "Transport or Store? Synthesizing Flow-based Microfluidic Biochips using\n  Distributed Channel Storage",
        "authors": [
            "Chunfeng Liu",
            "Bing Li",
            "Hailong Yao",
            "Paul Pop",
            "Tsung-Yi Ho",
            "Ulf Schlichtmann"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Flow-based microfluidic biochips have attracted much atten- tion in the EDA\ncommunity due to their miniaturized size and execution efficiency. Previous\nresearch, however, still follows the traditional computing model with a\ndedicated storage unit, which actually becomes a bottleneck of the performance\nof bio- chips. In this paper, we propose the first architectural synthe- sis\nframework considering distributed storage constructed tem- porarily from\ntransportation channels to cache fluid samples. Since distributed storage can\nbe accessed more efficiently than a dedicated storage unit and channels can\nswitch between the roles of transportation and storage easily, biochips with\nthis dis- tributed computing architecture can achieve a higher execution\nefficiency even with fewer resources. Experimental results con- firm that the\nexecution efficiency of a bioassay can be improved by up to 28% while the\nnumber of valves in the biochip can be reduced effectively.\n",
        "pdf_link": "http://arxiv.org/pdf/1705.04998v1"
    },
    {
        "title": "A discussion about LNG Experiment: Irreversible or Reversible Generation\n  of the OR Logic Gate?",
        "authors": [
            "Gianpiero Cattaneo",
            "Roberto Leporini"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  In a recent paper M. Lopez-Suarez, I. Neri, and L. Gammaitoni (LNG) present a\nconcrete realization of the Boolean OR irreversible gate, but contrary to the\nstandard Landauer principle, with an arbitrary small dissipation of energy. A\nPopperian good falsification! In this paper we discuss a theoretical\ndescription of the LNG device which is indeed a 3in/3out self--reversible\nrealization of the involved OR gate, satisfying in this way the Landauer\nprinciple of no dispersion of energy, contrary to the LNG conclusions. The\ndifferent point of view is due to a different interpretation of the two outputs\ncorresponding to the inputs 10 and 01, which are considered by LNG\nindistinguishable so producing a non reversible realization of the standard\n2in/1out gate. On the contrary, always considering these two outputs\nindistinguishable, by a suitable normalization function of the cantilever\nangles, the experimental results obtained by the LNG device coincide with the\nOR connective obtained from the third output of the self-reversible 3in/3out CL\ngate by the Inputs-Ancilla->Garbage-Output procedure. Thus, by the\nself-reversibility this realization is without dissipation of energy according\nto the Landauer principle. Furthermore, using the self-reversible Toffoli gate\nit is possible to obtain from the LNG device the realization of the connective\nAND adopting another normalization function on the cantilever angles. Finally,\nby other suitable normalization procedures on cantilever angles it is possible\nto obtain also the other logic NOR and NAND connectives, and in a more\nsophisticated way the XOR and NXOR connectives in a self-reversible way. All\nthis leads to introduce a universal logic machine consisting of the LNG device\nplus a memory containing all the necessary angle normalization functions to\nproduce in a self-reversible way, by choosing one of these latter, the logic\nconnectives now listed.\n",
        "pdf_link": "http://arxiv.org/pdf/1705.05917v2"
    },
    {
        "title": "On dynamics of excitation in F-actin: automaton model",
        "authors": [
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  We represent a filamentous actin molecule as a graph of finite-state machines\n(F-actin automaton). Each node in the graph takes three states --- resting,\nexcited, refractory. All nodes update their states simultaneously and by the\nsame rule, in discrete time steps. Two rules are considered: threshold rule ---\na resting node is excited if it has at least one excited neighbour and narrow\nexcitation interval rule --- a resting node is excited if it has exactly one\nexcited neighbour. We analyse distributions of transient periods and lengths of\nlimit cycles in evolution of F-actin automaton, propose mechanisms for\nformation of limit cycles and evaluate density of information storage in\nF-actin automata.\n",
        "pdf_link": "http://arxiv.org/pdf/1705.09402v1"
    },
    {
        "title": "Liquid Marble Interaction Gate for Collision-Based Computing",
        "authors": [
            "Thomas C. Draper",
            "Claire Fullarton",
            "Neil Phillips",
            "Ben P. J. De Lacy Costello",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Liquid marbles are microlitre droplets of liquid, encapsulated by\nself-organised hydrophobic particles at the liquid/air interface. They offer an\nefficient approach for manipulating liquid droplets and compartmentalising\nreactions in droplets. Digital fluidic devices employing liquid marbles might\nbenefit from having embedded computing circuits without electronics and moving\nmechanical parts (apart from the marbles). We present an experimental\nimplementation of a collision gate with liquid marbles. Mechanics of the gate\nfollows principles of Margolus' soft-sphere collision gate. Boolean values of\nthe inputs are given by the absence (FALSE) or presence (TRUE) of a liquid\nmarble. There are three outputs: two outputs are trajectories of undisturbed\nmarbles (they only report TRUE when just one marble is present at one of the\ninputs), one output is represented by trajectories of colliding marbles (when\ntwo marbles collide they lose their horizontal momentum and fall), this output\nreports TRUE only when two marbles are present at inputs. Thus the gate\nimplements AND and AND-NOT logical functions. We speculate that by merging\ntrajectories representing AND-NOT output into a single channel one can produce\na one-bit half-adder. Potential design of a one-bit full-adder is discussed,\nand the synthesis of both a pure nickel metal and hybrid nickel/polymer liquid\nmarble is reported.\n",
        "pdf_link": "http://arxiv.org/pdf/1708.04807v1"
    },
    {
        "title": "Design of Configurable Sequential Circuits in Quantum-dot Cellular\n  Automata",
        "authors": [
            "Mrinal Goswami",
            "Mayukh Roy Chowdhury",
            "Bibhash Sen"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Quantum-dot cellular automata (QCA) is a likely candidate for future low\npower nano-scale electronic devices. Sequential circuits in QCA attract more\nattention due to its numerous application in digital industry. On the other\nhand, configurable devices provide low device cost and efficient utilization of\ndevice area. Since the fundamental building block of any sequential logic\ncircuit is flip flop, hence constructing configurable, multi-purpose QCA\nflip-flops are one of the prime importance of current research. This work\nproposes a design of configurable flip-flop (CFF) which is the first of its\nkind in QCA domain. The proposed flip-flop can be configured to D, T and JK\nflip-flop by configuring its control inputs. In addition, to make more\nefficient configurable flip-flop, a clock pulse generator (CPG) is designed\nwhich can trigger all types of edges (falling, rising and dual) of a clock. The\nsame CFF design is used to realize an edge configurable (dual/rising/falling)\nflip- flop with the help of CPG. The biggest advantage of using edge\nconfigurable (dual/rising/falling) flip-flop is that it can be used in 9\ndifferent ways using the same single circuit. All the proposed designs are\nverified using QCADesigner simulator.\n",
        "pdf_link": "http://arxiv.org/pdf/1708.07616v1"
    },
    {
        "title": "Towards On-Chip Optical FFTs for Convolutional Neural Networks",
        "authors": [
            "Jonathan George",
            "Hani Nejadriahi",
            "Volker Sorger"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Convolutional neural networks have become an essential element of spatial\ndeep learning systems. In the prevailing architecture, the convolution\noperation is performed with Fast Fourier Transforms (FFT) electronically in\nGPUs. The parallelism of GPUs provides an efficiency over CPUs, however both\napproaches being electronic are bound by the speed and power limits of the\ninterconnect delay inside the circuits. Here we present a silicon photonics\nbased architecture for convolutional neural networks that harnesses the phase\nproperty of light to perform FFTs efficiently. Our all-optical FFT is based on\nnested Mach-Zender Interferometers, directional couplers, and phase shifters,\nwith backend electro-optic modulators for sampling. The FFT delay depends only\non the propagation delay of the optical signal through the silicon photonics\nstructures. Designing and analyzing the performance of a convolutional neural\nnetwork deployed with our on-chip optical FFT, we find dramatic improvements by\nup to 10^4 when compared to state-of-the-art GPUs when exploring a compounded\nfigure-of-merit given by power per convolution over area. At a high level, this\nperformance is enabled by mapping the desired mathematical function, an FFT,\nsynergistically onto hardware, in this case optical delay interferometers.\n",
        "pdf_link": "http://arxiv.org/pdf/1708.09534v1"
    },
    {
        "title": "Programmable DNA-mediated decision maker",
        "authors": [
            "Jian-Jun Shu",
            "Qi-Wen Wang",
            "Kian-Yan Yong"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  DNA-mediated computing is a novel technology that seeks to capitalize on the\nenormous informational capacity of DNA and has tremendous computational ability\nto compete with the current silicon-mediated computing, due to massive\nparallelism and unique characteristics inherent in DNA interaction. In this\npaper, the methodology of DNA-mediated computing is utilized to enrich decision\ntheory, by demonstrating how a novel programmable DNA-mediated normative\ndecision-making apparatus is able to capture rational choice under uncertainty.\n",
        "pdf_link": "http://arxiv.org/pdf/1708.09812v1"
    },
    {
        "title": "Evaluative Assessment of an X-band Microstrip Patch Antenna for Wireless\n  Systems",
        "authors": [
            "A. F. Salami",
            "O. S. Zakariyya",
            "B. O. Sadiq",
            "O. A. Abdulrahman"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Microstrip patch antennas (MPAs) are rapidly gaining more attention due to\nthe proliferation of communication devices and systems with frequencies\nbecoming more suitable for the size and performance of this type of antenna.\nDue to recent advancements in semiconductor technology, high dielectric\nconstant materials are used to achieve additional size reduction which has made\nMPAs very useful and popular in the design of mobile devices and wireless\nsystems. However, MPAs suffer from problems associated with narrow bandwidth\nand low gain. Techniques employed for improving the performance of MPA hinge on\ntweaking features such as the patch size, substrate height, ground plane size\nand feeding method. In view of this, this research designs and analyzes the\nperformance of an X-band MPA for wireless systems using CST Microwave Studio.\nIncluding the ground plane, the proposed design has a low profile structure of\n17 mm x 17 mm x 1.6 mm which is suitable for wireless systems. The proposed\ndesign also resonates at a frequency of 10 GHz with an omnidirectional\nradiation pattern exhibiting a gain of 7.2 dBi. Return Loss, VSWR, Gain and\nRadiation Pattern are the performance indicators employed in this research. The\nproposed MPA design demonstrates marked performance improvement when\nbenchmarked with a similar MPA designed for 5G applications.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.00613v1"
    },
    {
        "title": "Entropy Control Architectures for Next-Generation Supercomputers",
        "authors": [
            "Jeffrey Uhlmann"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Position paper for US strategic computing initiative.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.01570v1"
    },
    {
        "title": "A Neural Network Based on Synchronized Pairs of Nano-Oscillators",
        "authors": [
            "Damir Vodenicarevic",
            "Nicolas Locatelli",
            "Damien Querlioz"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Artificial neural networks are intensively used to perform cognitive tasks\nsuch as image classification on traditional computers. With the end of CMOS\nscaling and increasing demand for efficient neural networks, alternative\narchitectures implementing neural functions efficiently are being studied. This\nstudy leverages the demonstrated frequency tuning capabilities of compact\nnano-oscillators and their synchronization dynamics to implement a neuron using\na pair of synchronized oscillators, and which features an unconventional\nresponse curve. We show that this compact neuron can naturally implement\ngeneric logic gates, including XOR. A simulated oscillator-based neural network\nis then shown to achieve results equivalent to standard approaches on two\nreference classification tasks. Finally, the performance of the system is\nevaluated in the presence of oscillator phase noise, an important issue of\noscillating nanodevices. These results open the way for the design of\nalternative architectures adapted to efficient neural network execution.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.02274v1"
    },
    {
        "title": "Insertion Sort with Self-reproducing Comparator P System",
        "authors": [
            "Davood Pour Yousefian Barfeh",
            "Neil P. Balba",
            "Jaderick P. Pabico"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  We present in this paper a self-reproducing comparator P~system that\nsimulates insertion sort. The comparator $\\Pi_c$ is a degree-2 membrane and\nstructured as $\\mu = [_{h_0} [_{h_1}]_{h_1} [_{h_2}]_{h_2} ]_{h_0}$. A\nmaximizing $\\Pi_c$ compares two multisets $a$ and $b$ where $\\min(|a|,|b|)$ is\nstored in compartment $h_1$ while $\\max(|a|,|b|)$ is stored in compartment\n$h_2$. A conditional reproduction rule triggers $\\Pi_c$ to clone itself out via\ncompartment division followed by endocytosis of the cloned compartment. We\npresent the process of sorting as a collection of transactions implemented in\nhierarchical levels where each level has different concurrent or serialized\nsteps.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.02934v1"
    },
    {
        "title": "A Simplification Method of Polymorphic Boolean Functions",
        "authors": [
            "Wenjian Luo",
            "Zhifang Li"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Polymorphic circuits are a special kind of circuits which possess multiple\nbuild-in functions, and these functions are activated by environment\nparameters, like temperature, light and VDD. The behavior of a polymorphic\ncircuit can be described by a polymorphic Boolean function. For the first time,\nthis brief presents a simplification method of the polymorphic Boolean\nfunction.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.03066v1"
    },
    {
        "title": "Multi-level Memristive Memory with Resistive Networks",
        "authors": [
            "Aidana Irmanova",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Analog memory is of great importance in neurocomputing technologies field,\nbut still remains difficult to implement. With emergence of memristors in VLSI\ntechnologies the idea of designing scalable analog data storage elements finds\nits second wind. A memristor, known for its history dependent resistance\nlevels, independently can provide blocks of binary or discrete state data\nstorage. However, using single memristor to save the analog value is\npractically limited due to the device variability and implementation\ncomplexity. In this paper, we present a new design of discrete state memory\ncell consisting of subcells constructed from a memristor and its resistive\nnetwork. A memristor in the sub-cells provides the storage element, while its\nresistive network is used for programming its resistance. Several sub-cells are\nthen connected in parallel, resembling potential divider configuration. The\noutput of the memory cell is the voltage resulting from distributing the input\nvoltage among the sub-cells. Here, proposed design was programmed to obtain 10\nand 27 different output levels depending on the configuration of the combined\nresistive networks within the sub-cell. Despite the simplicity of the circuit,\nthis realization of multilevel memory provides increased number of output\nlevels compared to previous designs of memory technologies based on memristors.\nSimulation results of proposed memory are analyzed providing explicit data on\nthe issues of distinguishing discrete analog output levels and sensitivity of\nthe cell to oscillations in write signal patterns.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.04149v1"
    },
    {
        "title": "A geographically distributed bio-hybrid neural network with memristive\n  plasticity",
        "authors": [
            "Alexantrou Serb",
            "Andrea Corna",
            "Richard George",
            "Ali Khiat",
            "Federico Rocchi",
            "Marco Reato",
            "Marta Maschietto",
            "Chirstian Mayr",
            "Giacomo Indiveri",
            "Stefano Vassanelli",
            "Themistoklis Prodromakis"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Throughout evolution the brain has mastered the art of processing real-world\ninputs through networks of interlinked spiking neurons. Synapses have emerged\nas key elements that, owing to their plasticity, are merging neuron-to-neuron\nsignalling with memory storage and computation. Electronics has made important\nsteps in emulating neurons through neuromorphic circuits and synapses with\nnanoscale memristors, yet novel applications that interlink them in\nheterogeneous bio-inspired and bio-hybrid architectures are just beginning to\nmaterialise. The use of memristive technologies in brain-inspired architectures\nfor computing or for sensing spiking activity of biological neurons8 are only\nrecent examples, however interlinking brain and electronic neurons through\nplasticity-driven synaptic elements has remained so far in the realm of the\nimagination. Here, we demonstrate a bio-hybrid neural network (bNN) where\nmemristors work as \"synaptors\" between rat neural circuits and VLSI neurons.\nThe two fundamental synaptors, from artificial-to-biological (ABsyn) and from\nbiological-to- artificial (BAsyn), are interconnected over the Internet. The\nbNN extends across Europe, collapsing spatial boundaries existing in natural\nbrain networks and laying the foundations of a new geographically distributed\nand evolving architecture: the Internet of Neuro-electronics (IoN).\n",
        "pdf_link": "http://arxiv.org/pdf/1709.04179v1"
    },
    {
        "title": "A differential memristive synapse circuit for on-line learning in\n  neuromorphic computing systems",
        "authors": [
            "Manu V Nair",
            "Lorenz K. Muller",
            "Giacomo Indiveri"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Spike-based learning with memristive devices in neuromorphic computing\narchitectures typically uses learning circuits that require overlapping pulses\nfrom pre- and post-synaptic nodes. This imposes severe constraints on the\nlength of the pulses transmitted in the network, and on the network's\nthroughput. Furthermore, most of these circuits do not decouple the currents\nflowing through memristive devices from the one stimulating the target neuron.\nThis can be a problem when using devices with high conductance values, because\nof the resulting large currents. In this paper we propose a novel circuit that\ndecouples the current produced by the memristive device from the one used to\nstimulate the post-synaptic neuron, by using a novel differential scheme based\non the Gilbert normalizer circuit. We show how this circuit is useful for\nreducing the effect of variability in the memristive devices, and how it is\nideally suited for spike-based learning mechanisms that do not require\noverlapping pre- and post-synaptic pulses. We demonstrate the features of the\nproposed synapse circuit with SPICE simulations, and validate its learning\nproperties with high-level behavioral network simulations which use a\nstochastic gradient descent learning rule in two classification tasks.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.05484v1"
    },
    {
        "title": "An Ultralow Leakage Synaptic Scaling Homeostatic Plasticity Circuit With\n  Configurable Time Scales up to 100 ks",
        "authors": [
            "Ning Qiao",
            "Chiara Bartolozzi",
            "Giacomo Indiveri"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Homeostatic plasticity is a stabilizing mechanism commonly observed in real\nneural systems that allows neurons to maintain their activity around a\nfunctional operating point. This phenomenon can be used in neuromorphic systems\nto compensate for slowly changing conditions or chronic shifts in the system\nconfiguration. However, to avoid interference with other adaptation or learning\nprocesses active in the neuromorphic system, it is important that the\nhomeostatic plasticity mechanism operates on time scales that are much longer\nthan conventional synaptic plasticity ones. In this paper we present an\nultra-low leakage circuit, integrated into an automatic gain control scheme,\nthat can implement the synaptic scaling homeostatic process over extremely long\ntime scales. Synaptic scaling consists in globally scaling the synaptic weights\nof all synapses impinging onto a neuron maintaining their relative differences,\nto preserve the effects of learning. The scheme we propose controls the global\ngain of analog log-domain synapse circuits to keep the neuron's average firing\nrate constant around a set operating point, over extremely long time scales. To\nvalidate the proposed scheme, we implemented the ultra-low leakage synaptic\nscaling homeostatic plasticity circuit in a standard 0.18 $\\mu$m Complementary\nMetal-Oxide Semiconductor (CMOS) process, and integrated it in an array of\ndynamic synapses connected to an adaptive integrate and fire neuron. The\ncircuit occupies a silicon area of 84 $\\mu$m x 22 $\\mu$m and consumes\napproximately 10.8 nW with a 1.8 V supply voltage. We present experimental\nresults from the homeostatic circuit and demonstrate how it can be configured\nto exhibit time scales of up to 100 kilo-seconds, thanks to a controllable\nleakage current that can be scaled down to 0.45 atto-Amperes (2.8 electrons/s).\n",
        "pdf_link": "http://arxiv.org/pdf/1709.05633v3"
    },
    {
        "title": "Dopamine modulation via memristive schematic",
        "authors": [
            "Max Talanov",
            "Evgenii Zykov",
            "Yuriy Gerasimov",
            "Alexander Toschev",
            "Victor Erokhin"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  In this technical report we present novel results of the dopamine\nneuromodulation inspired modulation of a polyaniline (PANI) memristive device\nexcitatory learning STDP. Results presented in this work are of two experiments\nsetup computer simulation and physical prototype experiments. We present\nphysical prototype of inhibitory learning or iSTDP as well as the results of\niSTDP learning.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.06325v1"
    },
    {
        "title": "Generic Wave Digital Emulation of Memristive Devices",
        "authors": [
            "Enver Solan",
            "Karlheinz Ochs"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Neuromorphic circuits mimic partial functionalities of brain in a\nbio-inspired information processing sense in order to achieve similar\nefficiencies as biological systems. While there are common mathematical models\nfor neurons, which can be realized as nonlinear oscillating circuits, an\nelectrical representation of the synaptic coupling between those is more\nchallenging. Since this coupling strength depends on the learning procedure in\nthe past, it should include a kind of memory. We believe that memristive\ndevices, which are essentially nonlinear resistors with memory, are potential\ncandidates for replacing synapses in neuromorphic circuits. Due to a huge\nnumber of synapses in a complex neuromorphic circuit, pre-investigations based\non simulations of such systems can be very inefficient and time-consuming.\nFlexible and real-time capable memristive emulators, which can directly be\nincorporated into real circuits, can overcome this problem. In our approach, we\nintroduce a generic memristive emulator based on wave digital principles. The\nproposed emulator is flexible, robust, efficient, and it preserves the\npassivity of the real device. This, in turn, also makes it reusable independent\nof a particular application. In the presented work, the emulation of different\nmathematical models as well as of a real device based on physical models are\nlisted.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.07873v1"
    },
    {
        "title": "Optical computing by injection-locked lasers",
        "authors": [
            "Tuomo von Lerber",
            "Matti Lassas",
            "Quang Trung Le",
            "Vladimir Lyubopytov",
            "Arkadi Chipouline",
            "Klaus Hofmann",
            "Franko Kueppers"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  A programmable optical computer has remained an elusive concept. To construct\na practical computing primitive equivalent to an electronic Boolean logic, one\nshould find a nonlinear phenomenon that overcomes weaknesses present in many\noptical processing schemes. Ideally, the nonlinearity should provide a\nfunctionally complete set of logic operations, enable ultrafast all-optical\nprogrammability, and allow cascaded operations without a change in the\noperating wavelength or in the signal encoding format. Here we demonstrate a\nprogrammable logic gate using an injection-locked Vertical-Cavity\nSurface-Emitting Laser (VCSEL). The gate program is switched between the AND\nand the OR operations at the rate of 1 GHz with Bit Error Ratio (BER) of 10e-6\nwithout changes in the wavelength or in the signal encoding format. The scheme\nis based on nonlinearity of normalization operations, which can be used to\nconstruct any continuous complex function or operation, Boolean or otherwise.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.07900v1"
    },
    {
        "title": "Thermodynamic Binding Networks",
        "authors": [
            "David Doty",
            "Trent A. Rogers",
            "David Soloveichik",
            "Chris Thachuk",
            "Damien Woods"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Strand displacement and tile assembly systems are designed to follow\nprescribed kinetic rules (i.e., exhibit a specific time-evolution). However,\nthe expected behavior in the limit of infinite time--known as thermodynamic\nequilibrium--is often incompatible with the desired computation. Basic physical\nchemistry implicates this inconsistency as a source of unavoidable error. Can\nthe thermodynamic equilibrium be made consistent with the desired computational\npathway? In order to formally study this question, we introduce a new model of\nmolecular computing in which computation is driven by the thermodynamic driving\nforces of enthalpy and entropy. To ensure greatest generality we do not assume\nthat there are any constraints imposed by geometry and treat monomers as\nunstructured collections of binding sites. In this model we design Boolean\nAND/OR formulas, as well as a self-assembling binary counter, where the\nthermodynamically favored states are exactly the desired final output\nconfigurations. Though inspired by DNA nanotechnology, the model is\nsufficiently general to apply to a wide variety of chemical systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.07922v1"
    },
    {
        "title": "On-chip Face Recognition System Design with Memristive Hierarchical\n  Temporal Memory",
        "authors": [
            "Timur Ibrayev",
            "Ulan Myrzakhan",
            "Olga Krestinskaya",
            "Aidana Irmanova",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Hierarchical Temporal Memory is a new machine learning algorithm intended to\nmimic the working principle of neocortex, part of the human brain, which is\nresponsible for learning, classification, and making predictions. Although many\nworks illustrate its effectiveness as a software algorithm, hardware design for\nHTM remains an open research problem. Hence, this work proposes an architecture\nfor HTM Spatial Pooler and Temporal Memory with learning mechanism, which\ncreates a single image for each class based on important and unimportant\nfeatures of all images in the training set. In turn, the reduction in the\nnumber of templates within database reduces the memory requirements and\nincreases the processing speed. Moreover, face recognition analysis indicates\nthat for a large number of training images, the proposed design provides higher\naccuracy results (83.5\\%) compared to only Spatial Pooler design presented in\nthe previous works.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.08184v1"
    },
    {
        "title": "Memristive System Design for Variable Pixel G-Neighbor Denoising Filter",
        "authors": [
            "Kamilla Aliakhmet",
            "Diana Sadykova",
            "Joshin Mathew",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Image blurring artifact is the main challenge to any spatial, denoising\nfilters. This artifact is contributed by the heterogeneous intensities within\nthe given neighborhood or window of fixed size. Selection of most similar\nintensities (G-Neighbors) helps to adapt the window shape which is of\nedge-aware nature and subsequently reduce this blurring artifact. The paper\npresents a memristive circuit design to implement this variable pixel\nG-Neighbor filter. The memristive circuits exhibits parallel processing\ncapabilities (near real-time) and neuromorphic architectures. The proposed\ndesign is demonstrated as simulations of both algorithm (MATLAB) and circuit\n(SPICE). Circuit design is evaluated for various parameters such as processing\ntime, fabrication area used, and power consumption. Denoising performance is\ndemonstrated using image quality metrics such as peak signal-to-noise ratio\n(PSNR), mean square error (MSE), and structural similarity index measure\n(SSIM). Combining adaptive filtering method with mean filter resulted in\naverage improvement of MSE to about 65\\% reduction, increase of PSNR and SSIM\nto nearly 18\\% and 12\\% correspondingly.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.08187v1"
    },
    {
        "title": "Computing properties of stable configurations of thermodynamic binding\n  networks",
        "authors": [
            "Keenan Breik",
            "Chris Thachuk",
            "Marijn Heule",
            "David Soloveichik"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  The promise of chemical computation lies in controlling systems incompatible\nwith traditional electronic micro-controllers, with applications in synthetic\nbiology and nano-scale manufacturing. Computation is typically embedded in\nkinetics---the specific time evolution of a chemical system. However, if the\ndesired output is not thermodynamically stable, basic physical chemistry\ndictates that thermodynamic forces will drive the system toward error\nthroughout the computation. The thermodynamic binding network (TBN) model was\nintroduced to formally study how the thermodynamic equilibrium can be made\nconsistent with the desired computation, and it idealizes tradeoffs between\nconfigurational entropy and binding. Here we prove the computational hardness\nof natural questions about TBNs and develop a practical algorithm for verifying\nthe correctness of constructions by translating the problem into propositional\nlogic and solving the resulting formula. The TBN model together with automated\nverification tools will help inform strategies for error reduction in molecular\ncomputing, including the extensively studied models of strand displacement\ncascades and algorithmic tile assembly.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.08731v4"
    },
    {
        "title": "On Memory System Design for Stochastic Computing",
        "authors": [
            "S. Karen Khatamifard",
            "M. Hassan Najafi",
            "Ali Ghoreyshi",
            "Ulya R. Karpuzcu",
            "David Lilja"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Growing uncertainty in design parameters (and therefore, in design\nfunctionality) renders stochastic computing particularly promising, which\nrepresents and processes data as quantized probabilities. However, due to the\ndifference in data representation, integrating conventional memory (designed\nand optimized for non-stochastic computing) in stochastic computing systems\ninevitably incurs a significant data conversion overhead. Barely any stochastic\ncomputing proposal to-date covers the memory impact. In this paper, as the\nfirst study of its kind to the best of our knowledge, we rethink the memory\nsystem design for stochastic computing. The result is a seamless stochastic\nsystem, StochMem, which features analog memory to trade the energy and area\noverhead of data conversion for computation accuracy. In this manner StochMem\ncan reduce the energy (area) overhead by up-to 52.8% (93.7%) at the cost of at\nmost 0.7% loss in computation accuracy.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.08748v1"
    },
    {
        "title": "Stochastic Spiking Neural Networks Enabled by Magnetic Tunnel Junctions:\n  From Nontelegraphic to Telegraphic Switching Regimes",
        "authors": [
            "Chamika M. Liyanagedera",
            "Abhronil Sengupta",
            "Akhilesh Jaiswal",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Stochastic spiking neural networks based on nanoelectronic spin devices can\nbe a possible pathway to achieving \"brainlike\" compact and energy-effcient\ncognitive intelligence. The computational model attempt to exploit the\nintrinsic device stochasticity of nanoelectronic synaptic or neural components\nto perform learning or inference. However, there has been limited analysis on\nthe scaling effect of stochastic spin devices and its impact on the operation\nof such stochastic networks at the system level. This work attempts to explore\nthe design space and analyze the performance of nanomagnet-based stochastic\nneuromorphic computing architectures for magnets with different barrier\nheights. We illustrate how the underlying network architecture must be modified\nto account for the random telegraphic switching behavior displayed by magnets\nwith low barrier heights as they are scaled into the superparamagnetic regime.\nWe perform a device-to-system-level analysis on a deep neural-network\narchitecture for a digit-recognition problem on the MNIST data set.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.09247v2"
    },
    {
        "title": "Encoding Neural and Synaptic Functionalities in Electron Spin: A Pathway\n  to Efficient Neuromorphic Computing",
        "authors": [
            "Abhronil Sengupta",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Present day computers expend orders of magnitude more computational resources\nto perform various cognitive and perception related tasks that humans routinely\nperform everyday. This has recently resulted in a seismic shift in the field of\ncomputation where research efforts are being directed to develop a\nneurocomputer that attempts to mimic the human brain by nanoelectronic\ncomponents and thereby harness its efficiency in recognition problems. Bridging\nthe gap between neuroscience and nanoelectronics, this paper attempts to\nprovide a review of the recent developments in the field of spintronic device\nbased neuromorphic computing. Description of various spin-transfer torque\nmechanisms that can be potentially utilized for realizing device structures\nmimicking neural and synaptic functionalities is provided. A cross-layer\nperspective extending from the device to the circuit and system level is\npresented to envision the design of an All-Spin neuromorphic processor enabled\nwith on-chip learning functionalities. Device-circuit-algorithm co-simulation\nframework calibrated to experimental results suggest that such All-Spin\nneuromorphic systems can potentially achieve almost two orders of magnitude\nenergy improvement in comparison to state-of-the-art CMOS implementations.\n",
        "pdf_link": "http://arxiv.org/pdf/1711.02235v4"
    },
    {
        "title": "Beyond-CMOS Device Benchmarking for Boolean and Non-Boolean Logic\n  Applications",
        "authors": [
            "Chenyun Pan",
            "Azad Naeemi"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  The latest results of benchmarking research are presented for a variety of\nbeyond-CMOS charge- and spin-based devices. In addition to improving the\ndevice-level models, several new device proposals and a few majorly modified\ndevices are investigated. Deep pipelining circuits are employed to boost the\nthroughput of low-power devices. Furthermore, the benchmarking methodology is\nextended to interconnect-centric analyses and non-Boolean logic applications.\nIn contrast to Boolean circuits, non-Boolean circuits based on the cellular\nneural network demonstrate that spintronic devices can potentially outperform\nconventional CMOS devices.\n",
        "pdf_link": "http://arxiv.org/pdf/1711.04295v1"
    },
    {
        "title": "Neuromorphic computing with multi-memristive synapses",
        "authors": [
            "Irem Boybat",
            "Manuel Le Gallo",
            "S. R. Nandakumar",
            "Timoleon Moraitis",
            "Thomas Parnell",
            "Tomas Tuma",
            "Bipin Rajendran",
            "Yusuf Leblebici",
            "Abu Sebastian",
            "Evangelos Eleftheriou"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Neuromorphic computing has emerged as a promising avenue towards building the\nnext generation of intelligent computing systems. It has been proposed that\nmemristive devices, which exhibit history-dependent conductivity modulation,\ncould efficiently represent the synaptic weights in artificial neural networks.\nHowever, precise modulation of the device conductance over a wide dynamic\nrange, necessary to maintain high network accuracy, is proving to be\nchallenging. To address this, we present a multi-memristive synaptic\narchitecture with an efficient global counter-based arbitration scheme. We\nfocus on phase change memory devices, develop a comprehensive model and\ndemonstrate via simulations the effectiveness of the concept for both spiking\nand non-spiking neural networks. Moreover, we present experimental results\ninvolving over a million phase change memory devices for unsupervised learning\nof temporal correlations using a spiking neural network. The work presents a\nsignificant step towards the realization of large-scale and energy-efficient\nneuromorphic computing systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1711.06507v2"
    },
    {
        "title": "A Compact CMOS Memristor Emulator Circuit and its Applications",
        "authors": [
            "Vishal Saxena"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Conceptual memristors have recently gathered wider interest due to their\ndiverse application in non-von Neumann computing, machine learning,\nneuromorphic computing, and chaotic circuits. We introduce a compact CMOS\ncircuit that emulates idealized memristor characteristics and can bridge the\ngap between concepts to chip-scale realization by transcending device\nchallenges. The CMOS memristor circuit embodies a two-terminal variable\nresistor whose resistance is controlled by the voltage applied across its\nterminals. The memristor 'state' is held in a capacitor that controls the\nresistor value. This work presents the design and simulation of the memristor\nemulation circuit, and applies it to a memcomputing application of maze solving\nusing analog parallelism. Furthermore, the memristor emulator circuit can be\ndesigned and fabricated using standard commercial CMOS technologies and opens\ndoors to interesting applications in neuromorphic and machine learning\ncircuits.\n",
        "pdf_link": "http://arxiv.org/pdf/1711.06819v1"
    },
    {
        "title": "SPARE: Spiking Networks Acceleration Using CMOS ROM-Embedded RAM as an\n  In-Memory-Computation Primitive",
        "authors": [
            "Amogh Agrawal",
            "Aayush Ankit",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Despite huge success of artificial intelligence, hardware systems running\nthese algorithms consume orders of magnitude higher energy compared to the\nhuman brain, mainly due to heavy data movements between the memory unit and the\ncomputation cores. Spiking neural networks (SNNs) built using bio-plausible\nneuron and synaptic models have emerged as the power-efficient choice for\ndesigning cognitive applications. These algorithms involve several lookup-table\n(LUT) based function evaluations such as high-order polynomials and\ntranscendental functions for solving complex neuro-synaptic models, that\ntypically require additional storage. To that effect, we propose `SPARE' - an\nin-memory, distributed processing architecture built on ROM-embedded RAM\ntechnology, for accelerating SNNs. ROM-embedded RAMs allow storage of LUTs,\nembedded within a typical memory array, without additional area overhead. Our\nproposed architecture consists of a 2-D array of Processing Elements (PEs).\nSince most of the computations are done locally within each PE, unnecessary\ndata transfers are restricted, thereby alleviating the von-Neumann bottleneck.\nWe evaluate SPARE for two different ROM-Embedded RAM structures - CMOS based\nROM-Embedded SRAMs (R-SRAMs) and STT-MRAM based ROM-Embedded MRAMs (R-MRAMs).\nMoreover, we analyze trade-offs in terms of energy, area and performance, for\nusing the two technologies on a range of image classification benchmarks.\nFurthermore, we leverage the additional storage density to implement complex\nneuro-synaptic functionalities. This enhances the utility of the proposed\narchitecture by provisioning implementation of any neuron/synaptic behavior as\nnecessitated by the application. Our results show up-to 1.75x, 1.95x and 1.95x\nimprovement in energy, iso-storage area, and iso-area performance,\nrespectively, by using neural network accelerators built on ROM-embedded RAM\nprimitives.\n",
        "pdf_link": "http://arxiv.org/pdf/1711.07546v2"
    },
    {
        "title": "Quantum-dot Cellular Automata (QCA): A Survey",
        "authors": [
            "Usha Mehta",
            "Vaishali Dhare"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  In the near future the era of Beyond CMOS will start as the scaling of the\ncurrent CMOS technology will reach the fundamental limit. QCA (Quantum-dot\nCellular Automata) is the transistor less computation paradigm and viable\ncandidate for Beyond CMOS device technology. The complete state of art survey\non QCA is presented in this paper. This paper addresses the QCA background, its\npossible implementation and available simulation and synthesis tools. In depth\nsurvey is carried out for the QCA oriented defects and testing. Also, need of\ndevelopment and possible research areas in various sides of QCA are discussed.\n",
        "pdf_link": "http://arxiv.org/pdf/1711.08153v1"
    },
    {
        "title": "Technology Aware Training in Memristive Neuromorphic Systems based on\n  non-ideal Synaptic Crossbars",
        "authors": [
            "Indranil Chakraborty",
            "Deboleena Roy",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  The advances in the field of machine learning using neuromorphic systems have\npaved the pathway for extensive research on possibilities of hardware\nimplementations of neural networks. Various memristive technologies such as\noxide-based devices, spintronics and phase change materials have been explored\nto implement the core functional units of neuromorphic systems, namely the\nsynaptic network, and the neuronal functionality, in a fast and energy\nefficient manner. However, various non-idealities in the crossbar\nimplementations of the synaptic arrays can significantly degrade performance of\nneural networks and hence, impose restrictions on feasible crossbar sizes. In\nthis work, we build mathematical models of various non-idealities that occur in\ncrossbar implementations such as source resistance, neuron resistance and\nchip-to-chip device variations and analyze their impact on the classification\naccuracy of a fully connected network (FCN) and convolutional neural network\n(CNN) trained with standard training algorithm. We show that a network trained\nunder ideal conditions can suffer accuracy degradation as large as 59.84% for\nFCNs and 62.4% for CNNs when implemented on non-ideal crossbars for relevant\nnon-ideality ranges. This severely constrains the sizes for crossbars. As a\nsolution, we propose a technology aware training algorithm which incorporates\nthe mathematical models of the non-idealities in the standard training\nalgorithm. We demonstrate that our proposed methodology achieves significant\nrecovery of testing accuracy within 1.9% of the ideal accuracy for FCNs and\n1.5% for CNNs. We further show that our proposed training algorithm can\npotentially allow the use of significantly larger crossbar arrays of sizes\n784$\\times$500 for FCNs and 4096$\\times$512 for CNNs with a minor or no\ntrade-off in accuracy\n",
        "pdf_link": "http://arxiv.org/pdf/1711.08889v1"
    },
    {
        "title": "Slime mould: the fundamental mechanisms of cognition",
        "authors": [
            "Jordi Vallverdu",
            "Oscar Castro",
            "Richard Mayne",
            "Max Talanov",
            "Michael Levin",
            "Frantisek Baluska",
            "Yukio Gunji",
            "Audrey Dussutour",
            "Hector Zenil",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  The slime mould Physarum polycephalum has been used in developing\nunconventional computing devices for in which the slime mould played a role of\na sensing, actuating, and computing device. These devices treated the slime\nmould rather as an active living substrate yet the slime mould is a\nself-consistent living creature which evolved for millions of years and\noccupied most part of the world, but in any case, that living entity did not\nown true cognition, just automated biochemical mechanisms. To \"rehabilitate\"\nthe slime mould from the rank of a purely living electronics element to a\n\"creature of thoughts\" we are analyzing the cognitive potential of P.\npolycephalum. We base our theory of minimal cognition of the slime mould on a\nbottom-up approach, from the biological and biophysical nature of the slime\nmould and its regulatory systems using frameworks suh as Lyon's biogenic\ncognition, Muller, di Primio-Lengeler\\'s modifiable pathways, Bateson's\n\"patterns that connect\" framework, Maturana's autopoetic network, or\nproto-consciousness and Morgan's Canon.\n",
        "pdf_link": "http://arxiv.org/pdf/1712.00414v1"
    },
    {
        "title": "Mixed-precision training of deep neural networks using computational\n  memory",
        "authors": [
            "Nandakumar S. R.",
            "Manuel Le Gallo",
            "Irem Boybat",
            "Bipin Rajendran",
            "Abu Sebastian",
            "Evangelos Eleftheriou"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Deep neural networks have revolutionized the field of machine learning by\nproviding unprecedented human-like performance in solving many real-world\nproblems such as image and speech recognition. Training of large DNNs, however,\nis a computationally intensive task, and this necessitates the development of\nnovel computing architectures targeting this application. A computational\nmemory unit where resistive memory devices are organized in crossbar arrays can\nbe used to locally store the synaptic weights in their conductance states. The\nexpensive multiply accumulate operations can be performed in place using\nKirchhoff's circuit laws in a non-von Neumann manner. However, a key challenge\nremains the inability to alter the conductance states of the devices in a\nreliable manner during the weight update process. We propose a mixed-precision\narchitecture that combines a computational memory unit storing the synaptic\nweights with a digital processing unit and an additional memory unit\naccumulating weight updates in high precision. The new architecture delivers\nclassification accuracies comparable to those of floating-point implementations\nwithout being constrained by challenges associated with the non-ideal weight\nupdate characteristics of emerging resistive memories. A two layer neural\nnetwork in which the computational memory unit is realized using non-linear\nstochastic models of phase-change memory devices achieves a test accuracy of\n97.40% on the MNIST handwritten digit classification problem.\n",
        "pdf_link": "http://arxiv.org/pdf/1712.01192v1"
    },
    {
        "title": "An All-Memristor Deep Spiking Neural Computing System: A Step Towards\n  Realizing the Low Power,Stochastic Brain",
        "authors": [
            "Parami Wijesinghe",
            "Aayush Ankit",
            "Abhronil Sengupta",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Deep 'Analog Artificial Neural Networks' (ANNs) perform complex\nclassification problems with remarkably high accuracy. However, they rely on\nhumongous amount of power to perform the calculations, veiling the accuracy\nbenefits. The biological brain on the other hand is significantly more powerful\nthan such networks and consumes orders of magnitude less power, indicating us\nabout some conceptual mismatch. Given that the biological neurons communicate\nusing energy efficient trains of spikes, and the behavior is non-deterministic,\nincorporating these effects in Deep Artificial Neural Networks may drive us few\nsteps towards a more realistic neuron. In this work, we propose how the\ninherent stochasticity of nano-scale resistive devices can be harnessed to\nemulate the functionality of a spiking neuron that can be incorporated in deep\nstochastic Spiking Neural Networks (SNN). At the algorithmic level, we propose\nhow the training can be modified to convert an ANN to an SNN while supporting\nthe stochastic activation function offered by these devices. We devise circuit\narchitectures to incorporate stochastic memristive neurons along with\nmemristive crossbars which perform the functionality of the synaptic weights.\nWe tested the proposed All Memristor deep stochastic SNN for image\nclassification and observed only about 1% degradation in accuracy with the ANN\nbaseline after incorporating the circuit and device related non-idealities. We\nwitnessed that the network is robust to certain variations and consumes ~ 6.4x\nless energy than its CMOS counterpart.\n",
        "pdf_link": "http://arxiv.org/pdf/1712.01472v3"
    },
    {
        "title": "Physarum-inspired Network Optimization: A Review",
        "authors": [
            "Yahui Sun"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  The popular Physarum-inspired Algorithms (PAs) have the potential to solve\nchallenging network optimization problems. However, the existing researches on\nPAs are still immature and far from being fully recognized. A major reason is\nthat these researches have not been well organized so far. In this paper, we\naim to address this issue. First, we introduce Physarum and its intelligence\nfrom the biological perspective. Then, we summarize and group four types of\nPhysarum-inspired networking models. After that, we analyze the network\noptimization problems and applications that have been challenged by PAs based\non these models. Ultimately, we discuss the existing researches on PAs and\nidentify two fundamental questions: 1) What are the characteristics of Physarum\nnetworks? 2) Why can Physarum solve some network optimization problems?\nAnswering these two questions is essential to the future development of\nPhysarum-inspired network optimization.\n",
        "pdf_link": "http://arxiv.org/pdf/1712.02910v2"
    },
    {
        "title": "When the path is never shortest: a reality check on shortest path\n  biocomputation",
        "authors": [
            "Richard Mayne"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Shortest path problems are a touchstone for evaluating the computing\nperformance and functional range of novel computing substrates. Much has been\npublished in recent years regarding the use of biocomputers to solve minimal\npath problems such as route optimisation and labyrinth navigation, but their\noutputs are typically difficult to reproduce and somewhat abstract in nature,\nsuggesting that both experimental design and analysis in the field require\nstandardising. This chapter details laboratory experimental data which probe\nthe path finding process in two single-celled protistic model organisms,\nPhysarum polycephalum and Paramecium caudatum, comprising a shortest path\nproblem and labyrinth navigation, respectively. The results presented\nillustrate several of the key difficulties that are encountered in categorising\nbiological behaviours in the language of computing, including biological\nvariability, non-halting operations and adverse reactions to experimental\nstimuli. It is concluded that neither organism examined are able to efficiently\nor reproducibly solve shortest path problems in the specific experimental\nconditions that were tested. Data presented are contextualised with biological\ntheory and design principles for maximising the usefulness of experimental\nbiocomputer prototypes.\n",
        "pdf_link": "http://arxiv.org/pdf/1712.03139v1"
    },
    {
        "title": "Weighted p-bits for FPGA implementation of probabilistic circuits",
        "authors": [
            "Ahmed Zeeshan Pervaiz",
            "Brian M. Sutton",
            "Lakshmi Anirudh Ghantasala",
            "Kerem Y. Camsari"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Probabilistic spin logic (PSL) is a recently proposed computing paradigm\nbased on unstable stochastic units called probabilistic bits (p-bits) that can\nbe correlated to form probabilistic circuits (p-circuits). These p-circuits can\nbe used to solve problems of optimization, inference and also to implement\nprecise Boolean functions in an \"inverted\" mode, where a given Boolean circuit\ncan operate in reverse to find the input combinations that are consistent with\na given output. In this paper we present a scalable FPGA implementation of such\ninvertible p-circuits. We implement a \"weighted\" p-bit that combines stochastic\nunits with localized memory structures. We also present a generalized tile of\nweighted p-bits to which a large class of problems beyond invertible Boolean\nlogic can be mapped, and how invertibility can be applied to interesting\nproblems such as the NP-complete Subset Sum Problem by solving a small instance\nof this problem in hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/1712.04166v3"
    },
    {
        "title": "Maze solvers demystified and some other thoughts",
        "authors": [
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  There is a growing interest towards implementation of maze solving in\nspatially-extended physical, chemical and living systems. Several reports of\nprototypes attracted great publicity, e.g. maze solving with slime mould and\nepithelial cells, maze navigating droplets. We show that most prototypes\nutilise one of two phenomena: a shortest path in a maze is a path of the least\nresistance for fluid and current flow, and a shortest path is a path of the\nsteepest gradient of chemoattractants. We discuss that substrates with\nso-called maze-solving capabilities simply trace flow currents or chemical\ndiffusion gradients. We illustrate our thoughts with a model of flow and\nexperiments with slime mould. The chapter ends with a discussion of experiments\non maze solving with plant roots and leeches which show limitations of the\nchemical diffusion maze-solving approach.\n",
        "pdf_link": "http://arxiv.org/pdf/1712.04681v1"
    },
    {
        "title": "X-SRAM: Enabling In-Memory Boolean Computations in CMOS Static Random\n  Access Memories",
        "authors": [
            "Amogh Agrawal",
            "Akhilesh Jaiswal",
            "Chankyu Lee",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Silicon-based Static Random Access Memories (SRAM) and digital Boolean logic\nhave been the workhorse of the state-of-art computing platforms. Despite\ntremendous strides in scaling the ubiquitous metal-oxide-semiconductor\ntransistor, the underlying \\textit{von-Neumann} computing architecture has\nremained unchanged. The limited throughput and energy-efficiency of the\nstate-of-art computing systems, to a large extent, results from the well-known\n\\textit{von-Neumann bottleneck}. The energy and throughput inefficiency of the\nvon-Neumann machines have been accentuated in recent times due to the present\nemphasis on data-intensive applications like artificial intelligence, machine\nlearning \\textit{etc}. A possible approach towards mitigating the overhead\nassociated with the von-Neumann bottleneck is to enable \\textit{in-memory}\nBoolean computations. In this manuscript, we present an augmented version of\nthe conventional SRAM bit-cells, called \\textit{the X-SRAM}, with the ability\nto perform in-memory, vector Boolean computations, in addition to the usual\nmemory storage operations. We propose at least six different schemes for\nenabling in-memory vector computations including NAND, NOR, IMP (implication),\nXOR logic gates with respect to different bit-cell topologies $-$ the 8T cell\nand the 8$^+$T Differential cell. In addition, we also present a novel\n\\textit{`read-compute-store'} scheme, wherein the computed Boolean function can\nbe directly stored in the memory without the need of latching the data and\ncarrying out a subsequent write operation. The feasibility of the proposed\nschemes has been verified using predictive transistor models and Monte-Carlo\nvariation analysis.\n",
        "pdf_link": "http://arxiv.org/pdf/1712.05096v2"
    },
    {
        "title": "Energy-efficient Hybrid CMOS-NEMS LIF Neuron Circuit in 28 nm CMOS\n  Process",
        "authors": [
            "Saber Moradi",
            "Sunil A. Bhave",
            "Rajit Manohar"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Designing analog sub-threshold neuromorphic circuits in deep sub-micron\ntechnologies e.g. 28 nm can be a daunting task due to the problem of excessive\nleakage current. We propose novel energy-efficient hybrid CMOS-nano\nelectro-mechanical switches (NEMS) Leaky Integrate and Fire (LIF) neuron and\nsynapse circuits and investigate the impact of NEM switches on the leakage\npower and overall energy consumption. We analyze the performance of\nbiologically-inspired neuron circuit in terms of leakage power consumption and\npresent new energy-efficient neural circuits that operate with biologically\nplausible firing rates. Our results show the proposed CMOS-NEMS neuron circuit\nis, on average, 35% more energy-efficient than its CMOS counterpart with same\ncomplexity in 28 nm process. Moreover, we discuss how NEM switches can be\nutilized to further improve the scalability of mixed-signal neuromorphic\ncircuits.\n",
        "pdf_link": "http://arxiv.org/pdf/1712.07299v1"
    },
    {
        "title": "Level-Shifted Neural Encoded Analog-to-Digital Converter",
        "authors": [
            "Aigerim Tankimanova",
            "Akshay Kumar Maan",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  This paper presents the new approach in implementation of analog-to-digital\nconverter (ADC) that is based on Hopfield neural-network architecture. Hopfield\nneural ADC (NADC) is a type of recurrent neural network that is effective in\nsolving simple optimization problems, such as analog-to-digital conversion. The\nmain idea behind the proposed design is to use multiple 2-bit Hopfield NADCs\noperating as quantizers in parallel, where analog input signal to each\nsuccessive 2-bit Hopfield ADC block is passed through a voltage level shifter.\nThis is followed by a neural network encoder to remove the quantization errors.\nIn traditional Hopfield NADC based designs, increasing the number of bits could\nrequire proper scaling of the network parameters, in particular digital output\noperating region. Furthermore, the resolution improvement of traditional\nHopfield NADC creates digital error that increases with the increasing number\nof bits. The proposed design is scalable in number of bits and number of\nquantization levels, and can maintain the magnitude of digital output code\nwithin a manageable operating voltage range.\n",
        "pdf_link": "http://arxiv.org/pdf/1801.00448v1"
    },
    {
        "title": "Implementing Bayesian Networks with Embedded Stochastic MRAM",
        "authors": [
            "Rafatul Faria",
            "Kerem Y. Camsari",
            "Supriyo Datta"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Magnetic tunnel junctions (MTJ's) with low barrier magnets have been used to\nimplement random number generators (RNG's) and it has recently been shown that\nsuch an MTJ connected to the drain of a conventional transistor provides a\nthree-terminal tunable RNG or a $p$-bit. In this letter we show how this\n$p$-bit can be used to build a $p$-circuit that emulates a Bayesian network\n(BN), such that the correlations in real world variables can be obtained from\nelectrical measurements on the corresponding circuit nodes. The $p$-circuit\ndesign proceeds in two steps: the BN is first translated into a behavioral\nmodel, called Probabilistic Spin Logic (PSL), defined by dimensionless biasing\n(h) and interconnection (J) coefficients, which are then translated into\nelectronic circuit elements. As a benchmark example, we mimic a family tree of\nthree generations and show that the genetic relatedness calculated from a\nSPICE-compatible circuit simulator matches well-known results.\n",
        "pdf_link": "http://arxiv.org/pdf/1801.00497v2"
    },
    {
        "title": "Computing and Communications for the Software-Defined Metamaterial\n  Paradigm: A Context Analysis",
        "authors": [
            "S. Abadal",
            "C. Liaskos",
            "A. Tsioliaridou",
            "S. Ioannidis",
            "A. Pitsillides",
            "J. SolÃ©-Pareta",
            "E. AlarcÃ³n",
            "A. Cabellos-Aparicio"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Metamaterials are artificial structures which have recently enabled the\nrealization of novel electromagnetic components with engineered and even\nunnatural functionalities. Existing metamaterials are specifically designed for\na single application working under preset conditions (e.g. electromagnetic\ncloaking for a fixed angle of incidence) and cannot be reused. Software-Defined\nMetamaterials (SDMs) are a much sought-after paradigm shift, exhibiting\nelectromagnetic properties that can be reconfigured at runtime using a set of\nsoftware primitives. To enable this new technology, SDMs require the\nintegration of a network of controllers within the structure of the\nmetamaterial, where each controller interacts locally and communicates globally\nto obtain the programmed behavior. The design approach for such controllers and\nthe interconnection network, however, remains unclear due to the unique\ncombination of constraints and requirements of the scenario. To bridge this\ngap, this paper aims to provide a context analysis from the computation and\ncommunication perspectives. Then, analogies are drawn between the SDM scenario\nand other applications both at the micro and nano scales, identifying possible\ncandidates for the implementation of the controllers and the intra-SDM network.\nFinally, the main challenges of SDMs related to computing and communications\nare outlined.\n",
        "pdf_link": "http://arxiv.org/pdf/1801.03691v1"
    },
    {
        "title": "MAC-Oriented Programmable Terahertz PHY via Graphene-based Yagi-Uda\n  Antennas",
        "authors": [
            "Seyed E. Hosseininejad",
            "Sergi Abadal",
            "Mohammad Neshat",
            "Reza Faraji-Dana",
            "Max C. Lemme",
            "Christoph Suessmeier",
            "Peter Haring BolÃ­var",
            "Eduard AlarcÃ³n",
            "Albert Cabellos-Aparicio"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Graphene is enabling a plethora of applications in a wide range of fields due\nto its unique electrical, mechanical, and optical properties. In the realm of\nwireless communications, graphene shows great promise for the implementation of\nminiaturized and tunable antennas in the terahertz band. These unique\nadvantages open the door to new reconfigurable antenna structures which, in\nturn, enable novel communication protocols at different levels of the stack.\nThis paper explores both aspects by, first, presenting a terahertz\nYagi-Uda-like antenna concept that achieves reconfiguration both in frequency\nand beam direction simultaneously. Then, a programmable antenna controller\ndesign is proposed to expose the reconfigurability to the PHY and MAC layers,\nand several examples of its applicability are given. The performance and cost\nof the proposed scheme is evaluated through full-wave simulations and\ncomparative analysis, demonstrating reconfigurability at nanosecond granularity\nwith overheads below 0.02 mm$^{2}$ and 0.2 mW.\n",
        "pdf_link": "http://arxiv.org/pdf/1801.04480v1"
    },
    {
        "title": "DNA Molecular Storage System: Transferring Digitally Encoded Information\n  through Bacterial Nanonetworks",
        "authors": [
            "Federico Tavella",
            "Alberto Giaretta",
            "Triona Marie Dooley-Cullinane",
            "Mauro Conti",
            "Lee Coffey",
            "Sasitharan Balasubramaniam"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Since the birth of computer and networks, fuelled by pervasive computing and\nubiquitous connectivity, the amount of data stored and transmitted has\nexponentially grown through the years. Due to this demand, new solutions for\nstoring data are needed, and one promising media is the DNA. This storage\nsolution provides numerous advantages, which includes the ability to store\ndense information while achieving long-term stability. However, the question as\nhow the data can be retrieved from a DNA-based archive, still remains. In this\npaper, we aim to address this question by proposing a new storage solution that\nrelies upon molecular communication, and in particular bacterial nanonetworks.\nOur solution allows digitally encoded information to be stored into non-motile\nbacteria, which compose an archival architecture of clusters, and to be later\nretrieved by engineered motile bacteria, whenever reading operations are\nneeded. We conducted extensive simulations, in order to determine the\nreliability of data retrieval from non-motile storage clusters, placed at\ndifferent locations. Aiming to assess the feasibility of our solution, we have\nalso conducted wet lab experiments that show how bacteria nanonetworks can\neffectively retrieve a simple message, such as \"Hello World\", by conjugation\nwith non-motile bacteria, and finally mobilize towards a final point.\n",
        "pdf_link": "http://arxiv.org/pdf/1801.04774v2"
    },
    {
        "title": "A Novel Protocol for Network-Controlled Metasurfaces",
        "authors": [
            "Angeliki Tsioliaridou",
            "Christos Liaskos",
            "Andreas Pitsillides",
            "Sotiris Ioannidis"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  A recently proposed class of materials, called software-defined\nmetamaterials, can change their electromagnetic behavior on demand, utilizing a\nnanonetwork embedded in their structure. The present work focuses on 2D\nmetamaterials, known as metasurfaces, and their electromagnetically\nprogrammable counterparts, the HyperSurfaces. The particular focus of the study\nis to propose a nanonetworking protocol that can support the intended\nmacroscopic functionality of a HyperSurface, such as sensing and reacting to\nimpinging waves in a customizable manner. The novel protocol is derived\nanalytically, using the Lyapunov drift minimization approach, taking into\naccount nano-node energy, communication latency and complexity concerns. The\nproposed scheme is evaluated via simulations, covering both the macroscopic\nHyperSurface functionality and the microscopic, nanonetwork behavior.\n",
        "pdf_link": "http://arxiv.org/pdf/1801.05615v1"
    },
    {
        "title": "Received Signal Strength for Randomly Distributed Molecular Nanonodes",
        "authors": [
            "Rafay Iqbal Ansari",
            "Chrysostomos Chrysostomou",
            "Taqwa Saeed",
            "Marios Lestas",
            "Andreas Pitsillides"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  We consider nanonodes randomly distributed in a circular area and\ncharacterize the received signal strength when a pair of these nodes employ\nmolecular communication. Two communication methods are investigated, namely\nfree diffusion and diffusion with drift. Since the nodes are randomly\ndistributed, the distance between them can be represented as a random variable,\nwhich results in a stochastic process representation of the received signal\nstrength. We derive the probability density function of this process for both\nmolecular communication methods. Specifically for the case of free diffusion we\nalso derive the cumulative distribution function, which can be used to derive\ntransmission success probabilities. The presented work constitutes a first step\ntowards the characterization of the signal to noise ratio in the considered\nsetting for a number of molecular communication methods.\n",
        "pdf_link": "http://arxiv.org/pdf/1801.08779v1"
    },
    {
        "title": "Voltage-driven Building Block for Hardware Belief Networks",
        "authors": [
            "Orchi Hassan",
            "Kerem Y. Camsari",
            "Supriyo Datta"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Probabilistic spin logic (PSL), based on networks of binary stochastic\nneurons (or p-bits), has been shown to provide a viable framework for many\nfunctionalities including Ising computing, Bayesian inference, invertible\nBoolean logic and image recognition. This paper presents a hardware building\nblock for the PSL architecture, consisting of an embedded MTJ and a capacitive\nvoltage adder of the type used in neuMOS. We use SPICE simulations to show how\nidentical copies of these building blocks (or weighted p-bits) can be\ninterconnected with wires to design and solve a small instance of the\nNP-complete Subset Sum Problem fully in hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/1801.09026v2"
    },
    {
        "title": "A QCA Layout Design Methodology. Part I",
        "authors": [
            "Shadi Sheikhfaal"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Quantum-dot Cellular Automata (QCA) as a nanoscale transistor-less device\ntechnology offers distinguishing advantages over the limitations of CMOS\ncircuits. While more than 2 decades of design progress have been achieved with\nQCA, a comprehensive composition approach for the layout design in this\ntechnology is needed. In this study, the Priority-Phased Decomposition-Driven\n(PPDD) QCA logic design methodology is proposed. In this methodology, after\npartitioning combinational and sequential circuits into primary-level priority\nblocks including 2:1 MUX and XOR gates, and secondary-level priority blocks\ncomprising multi-input majority gates, there are three streamlined approaches\nwhich are developed to compose the desired QCA circuit using blocks from each\npriority level.\n",
        "pdf_link": "http://arxiv.org/pdf/1801.09807v1"
    },
    {
        "title": "Comments on \"Dual-rail asynchronous logic multi-level implementation\"",
        "authors": [
            "P Balasubramanian"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In this research communication, we comment on \"Dual-rail asynchronous logic\nmulti-level implementation\" [Integration, the VLSI Journal 47 (2014) 148-159]\nby expounding the problematic issues, and provide some clarifications on\ndelay-insensitivity, robust asynchronous logic, multi-level decomposition, and\nphysical implementation.\n",
        "pdf_link": "http://arxiv.org/pdf/1802.00004v1"
    },
    {
        "title": "Algorithm-Hardware Co-Optimization of the Memristor-Based Framework for\n  Solving SOCP and Homogeneous QCQP Problems",
        "authors": [
            "Ao Ren",
            "Sijia Liu",
            "Ruizhe Cai",
            "Wujie Wen",
            "Pramod K Varshney",
            "Yanzhi Wang"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  A memristor crossbar, which is constructed with memristor devices, has the\nunique ability to change and memorize the state of each of its memristor\nelements. It also has other highly desirable features such as high density, low\npower operation and excellent scalability. Hence the memristor crossbar\ntechnology can potentially be utilized for developing low-complexity and\nhigh-scalability solution frameworks for solving a large class of convex\noptimization problems, which involve extensive matrix operations and have\ncritical applications in multiple disciplines. This paper, as the first attempt\ntowards this direction, proposes a novel memristor crossbar-based framework for\nsolving two important convex optimization problems, i.e., second-order cone\nprogramming (SOCP) and homogeneous quadratically constrained quadratic\nprogramming (QCQP) problems. In this paper, the alternating direction method of\nmultipliers (ADMM) is adopted. It splits the SOCP and homogeneous QCQP problems\ninto sub-problems that involve the solution of linear systems, which could be\neffectively solved using the memristor crossbar in O(1) time complexity. The\nproposed algorithm is an iterative procedure that iterates a constant number of\ntimes. Therefore, algorithms to solve SOCP and homogeneous QCQP problems have\npseudo-O(N) complexity, which is a significant reduction compared to the\nstate-of-the-art software solvers (O(N^3.5) - O(N^4)).\n",
        "pdf_link": "http://arxiv.org/pdf/1802.00824v1"
    },
    {
        "title": "Channel Model of Molecular Communication via Diffusion in a Vessel-like\n  Environment Considering a Partially Covering Receiver",
        "authors": [
            "MeriÃ§ Turan",
            "Mehmet Sukru Kuran",
            "H. Birkan Yilmaz",
            "Ilker Demirkol",
            "Tuna Tugcu"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  By considering potential health problems that a fully covering receiver may\ncause in vessel-like environments, the implementation of a partially covering\nreceiver is needed. To this end, distribution of hitting location of messenger\nmolecules (MM) is analyzed within the context of molecular communication via\ndiffusion with the aim of channel modeling. The distribution of these MMs for a\nfully covering receiver is analyzed in two parts: angular and radial\ndimensions. For the angular distribution analysis, the receiver is divided into\n180 slices to analyze the mean, standard deviation, and coefficient of\nvariation of these slices. For the axial distance distribution analysis,\nKolmogorov- Smirnov test is applied for different significance levels. Also,\ntwo different implementations of the reflection from the vessel surface (i.e.,\nrollback and elastic reflection) are compared and mathematical representation\nof elastic reflection is given. The results show that MMs have tendency to\nspread uniformly beyond a certain ratio of the distance to the vessel radius.\nBy utilizing the uniformity, we propose a channel model for the partially\ncovering receiver in vessel-like environments and validate the proposed model\nby simulations.\n",
        "pdf_link": "http://arxiv.org/pdf/1802.01180v1"
    },
    {
        "title": "Thermodynamically Favorable Computation via Tile Self-assembly",
        "authors": [
            "Cameron Chalk",
            "Jacob Hendricks",
            "Matthew J. Patitz",
            "Michael Sharp"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The recently introduced Thermodynamic Binding Networks (TBN) model was\ndeveloped with the purpose of studying self-assembling systems by focusing on\ntheir thermodynamically favorable final states, and ignoring the kinetic\npathways through which they evolve. The model was intentionally developed to\nabstract away not only the notion of time, but also the constraints of\ngeometry. Collections of monomers with binding domains which allow them to form\npolymers via complementary bonds are analyzed to determine their final, stable\nconfigurations, which are those which maximize the number of bonds formed (i.e.\nenthalpy) and the number of independent components (i.e. entropy). In this\npaper, we first develop a definition of what it means for a TBN to perform a\ncomputation, and then present a set of constructions which are capable of\nperforming computations by simulating the behaviors of space-bounded Turing\nmachines and boolean circuits. In contrast to previous TBN results, these\nconstructions are robust to great variability in the counts of monomers\nexisting in the systems and the numbers of polymers that form in parallel.\nAlthough the Turing machine simulating TBNs are inefficient in terms of the\nnumbers of unique monomer types required, as compared to algorithmic\nself-assembling systems in the abstract Tile Assembly Model (aTAM), we then\nshow that a general strategy of porting those aTAM system designs to TBNs\nproduces TBNs which incorrectly simulate computations. Finally, we present a\nrefinement of the TBN model which we call the Geometric Thermodynamic Binding\nNetworks (GTBN) model in which monomers are defined with rigid geometries and\nform rigid bonds. Utilizing the constraints imposed by geometry, we then\nprovide a GTBN construction capable of simulating Turing machines as\nefficiently as in the aTAM.\n",
        "pdf_link": "http://arxiv.org/pdf/1802.02686v1"
    },
    {
        "title": "8T SRAM Cell as a Multi-bit Dot Product Engine for Beyond von-Neumann\n  Computing",
        "authors": [
            "Akhilesh Jaiswal",
            "Indranil Chakraborty",
            "Amogh Agrawal",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Large scale digital computing almost exclusively relies on the von-Neumann\narchitecture which comprises of separate units for storage and computations.\nThe energy expensive transfer of data from the memory units to the computing\ncores results in the well-known von-Neumann bottleneck. Various approaches\naimed towards bypassing the von-Neumann bottleneck are being extensively\nexplored in the literature. Emerging non-volatile memristive technologies have\nbeen shown to be very efficient in computing analog dot products in an in-situ\nfashion. The memristive analog computation of the dot product results in much\nfaster operation as opposed to digital vector in-memory bit-wise Boolean\ncomputations. However, challenges with respect to large scale manufacturing\ncoupled with the limited endurance of memristors have hindered rapid\ncommercialization of memristive based computing solutions. In this work, we\nshow that the standard 8 transistor (8T) digital SRAM array can be configured\nas an analog-like in-memory multi-bit dot product engine. By applying\nappropriate analog voltages to the read-ports of the 8T SRAM array, and sensing\nthe output current, an approximate analog-digital dot-product engine can be\nimplemented. We present two different configurations for enabling multi-bit dot\nproduct computations in the 8T SRAM cell array, without modifying the standard\nbit-cell structure. Since our proposal preserves the standard 8T-SRAM array\nstructure, it can be used as a storage element with standard read-write\ninstructions, and also as an on-demand analog-like dot product accelerator.\n",
        "pdf_link": "http://arxiv.org/pdf/1802.08601v2"
    },
    {
        "title": "Dual polarization nonlinear Fourier transform-based optical\n  communication system",
        "authors": [
            "Simone Gaiarin",
            "Auro Michele Perego",
            "Edson Porto da Silva",
            "Francesco Da Ros",
            "Darko Zibar"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  New services and applications are causing an exponential increase in internet\ntraffic. In a few years, current fiber optic communication system\ninfrastructure will not be able to meet this demand because fiber nonlinearity\ndramatically limits the information transmission rate. Eigenvalue communication\ncould potentially overcome these limitations. It relies on a mathematical\ntechnique called \"nonlinear Fourier transform (NFT)\" to exploit the \"hidden\"\nlinearity of the nonlinear Schr\\\"odinger equation as the master model for\nsignal propagation in an optical fiber. We present here the theoretical tools\ndescribing the NFT for the Manakov system and report on experimental\ntransmission results for dual polarization in fiber optic eigenvalue\ncommunications. A transmission of up to 373.5 km with bit error rate less than\nthe hard-decision forward error correction threshold has been achieved. Our\nresults demonstrate that dual-polarization NFT can work in practice and enable\nan increased spectral efficiency in NFT-based communication systems, which are\ncurrently based on single polarization channels.\n",
        "pdf_link": "http://arxiv.org/pdf/1802.10023v2"
    },
    {
        "title": "Capacitively Driven Global Interconnect with Magnetoelectric Switching\n  Based Receiver for Higher Energy Efficiency",
        "authors": [
            "Zubair Al Azim",
            "Akhilesh Jaiswal",
            "Indranil Chakraborty",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  We propose capacitively driven low-swing global interconnect circuit using a\nreceiver that utilizes magnetoelectric (ME) effect induced magnetization\nswitching to reduce the energy consumption. Capacitively driven wire has\nrecently been shown to be effective in improving the performance of global\ninterconnects. Such techniques can reduce the signal swing in the interconnect\nby using a capacitive divider network and does not require an additional\nvoltage supply. However, the large reduction in signal swing makes it necessary\nto use differential signaling and amplification for successful regeneration at\nthe receiver, which add area and static power. ME effect induced magnetization\nreversal has recently been proposed which shows the possibility of using a low\nvoltage to switch a nanomagnet adjacent to a multi-ferroic oxide. Here, we\npropose an ME effect based receiver that uses the low voltage at the receiving\nend of the global wire to switch a nanomagnet. The nanomagnet is also used as\nthe free layer of a magnetic tunnel junction (MTJ), the resistance of which is\ntuned through the ME effect. This change in MTJ resistance is converted to full\nswing binary signals by using simple digital components. This process allows\ncapacitive low swing interconnection without differential signaling or\namplification, which leads to significant energy efficiency. Our simulation\nresults indicate that for 5-10 mm long global wires in IBM 45 nm technology,\ncapacitive ME design consumes 3x lower energy compared to full-swing CMOS\ndesign and 2x lower energy compared to differential amplifier based low-swing\ncapacitive CMOS design.\n",
        "pdf_link": "http://arxiv.org/pdf/1802.10431v1"
    },
    {
        "title": "Toward Fast Neural Computing using All-Photonic Phase Change Spiking\n  Neurons",
        "authors": [
            "Indranil Chakraborty",
            "Gobinda Saha",
            "Abhronil Sengupta",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The rapid growth of brain-inspired computing coupled with the inefficiencies\nin the CMOS implementations of neuromrphic systems has led to intense\nexploration of efficient hardware implementations of the functional units of\nthe brain, namely, neurons and synapses. However, efforts have largely been\ninvested in implementations in the electrical domain with potential limitations\nof switching speed, packing density of large integrated systems and\ninterconnect losses. As an alternative, neuromorphic engineering in the\nphotonic domain has recently gained attention. In this work, we demonstrate a\npurely photonic operation of an Integrate-and-Fire Spiking neuron, based on the\nphase change dynamics of Ge$_2$Sb$_2$Te$_5$ (GST) embedded on top of a\nmicroring resonator, which alleviates the energy constraints of PCMs in\nelectrical domain. We also show that such a neuron can be potentially\nintegrated with on-chip synapses into an all-Photonic Spiking Neural network\ninferencing framework which promises to be ultrafast and can potentially offer\na large operating bandwidth.\n",
        "pdf_link": "http://arxiv.org/pdf/1804.00267v2"
    },
    {
        "title": "MASTISK",
        "authors": [
            "Tinish Bhattacharya",
            "Vivek Parmar",
            "Manan Suri"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In this paper, we present MASTISK (MAchine-learning and Synaptic-plasticity\nTechnology Integrated Simulation frameworK). MASTISK is an open-source\nversatile and flexible tool developed in MATLAB for design exploration of\ndedicated neuromorphic hardware using nanodevices and hybrid CMOS-nanodevice\ncircuits. MASTISK has a hierarchical organization capturing details at the\nlevel of devices, circuits (i.e. neurons or activation functions, synapses or\nweights) and architectures (i.e. topology, learning-rules, algorithms). In the\ncurrent version, MASTISK provides user-friendly interface for design and\nsimulation of spiking neural networks (SNN) powered by spatio-temporal learning\nrules such as Spike-Timing Dependent Plasticity (STDP). Users may provide\nnetwork definition as a simple input parameter file and the framework is\ncapable of performing automated learning/inference simulations. Validation\ncase-studies of the proposed open source simulator will be published in the\nproceedings of IJCNN 2018. The proposed framework offers new functionalities,\ncompared to similar simulation tools in literature, such as: (i) arbitrary\nsynaptic circuit modeling capability with both identical and non-identical\nstimuli, (ii) arbitrary spike modeling, and (iii) nanodevice based neuron\nemulation. The code of MASTISK is available on request at:\nhttps://gitlab.com/NVM IITD Research/MASTISK/wikis/home\n",
        "pdf_link": "http://arxiv.org/pdf/1804.00912v1"
    },
    {
        "title": "Energy-Quality Scaling in Analog Mesh Computers",
        "authors": [
            "Jeff Anderson",
            "Engin Kayraklioglu",
            "Vikram Narayana",
            "Volker Sorger",
            "Tarek El-Ghazawi"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The recent push for post-Moore computer architectures has introduced a wide\nvariety of application-specific accelerators. One particular accelerator, the\nresistance network analogue, has been well received due to its ability to\nefficiently solve partial differential equations by eliminating the iterative\nstages required by today's numerical solvers. However, in the ago of\nprogrammable integrated circuits, the static nature of the resistance network\nanalogue, and other analog mesh computers like it, has relegated it to an\nacademic curiosity. Recent developments in materials, such as the memristor,\nhave made the resistance network analogue viable for inclusion in future\nheterogeneous computer architectures. However, selection of an appropriate\nsized mesh to be incorporated into a computer system requires that\nenergy-quality trade-offs are made regarding the problem size and required\nresolution of the solution. This paper provides an in-depth study of the\nscaling of analog mesh computer hardware, from the perspective of energy per\nbit and required resolution, introduces a metric to aid in quantifying analog\nmesh computers with different parameters, and introduces a method of\nvirtualization which enables an analog mesh computer of a fixed size to\napproximate the calculations of a larger-sized mesh.\n",
        "pdf_link": "http://arxiv.org/pdf/1804.02389v2"
    },
    {
        "title": "Module-less Synthesis on Cyberphysical Digital Microfluidic Biochip\n  Ensuring Error Detection and Routing Performance Optimization",
        "authors": [
            "Sarit Chakraborty",
            "Susanta Chakraborty"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Digital Microfluidic Biochips consist of Two Dimensional microarrays that are\nintegrated with different healthcare related cyberphysical systems and expected\nto be used extensively in near future. Thus, faster and error-free synthesis\ntechniques need to be implemented on such chips. Various Bio protocols are\nperformed based on different mixing modules present on the chip until now. In\nthis work, the concept of such dedicated virtual modules has been eliminated\nand a novel Module Less Synthesis method is proposed for accomplishing\nbioassays for cyberphysical DMFBs. However, path congestion problem and\noperational errors are inevitable in MLS approach.\n",
        "pdf_link": "http://arxiv.org/pdf/1804.02631v1"
    },
    {
        "title": "Data Driven Optimizations for MTJ based Stochastic Computing",
        "authors": [
            "Ankit Mondal",
            "Ankur Srivastava"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Stochastic computing, a form of computation with probabilities, presents an\nalternative to conventional arithmetic units. Magnetic Tunnel Junctions (MTJs),\nwhich exhibit probabilistic switching, have been explored as Stochastic Number\nGenerators (SNGs). We provide a perspective of the energy requirements of such\nan application and design an energy-efficient and data-sensitive MTJ-based SNG.\nWe discuss its benefits when used for stochastic computations, illustrating\nwith the help of a multiplier circuit, in terms of energy savings when compared\nto computing with the baseline MTJ-SNG.\n",
        "pdf_link": "http://arxiv.org/pdf/1804.03228v1"
    },
    {
        "title": "Impulse Response of the Channel with a Spherical Absorbing Receiver and\n  a Spherical Reflecting Boundary",
        "authors": [
            "Fatih Dinc",
            "Bayram Cevdet Akdeniz",
            "Ali Emre Pusane",
            "Tuna Tugcu"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In this letter, we derive the impulse response of the channel with a\nspherical absorbing receiver, a spherical reflecting boundary, and a point\ntransmitter in molecular communication domain. By exploring the channel\ncharacteristics and drawing comparisons with the unbounded case, we show the\nconsequences of having the boundary on channel properties such as peak time,\npeak amplitude, and total fraction of molecules to hit the receiver. Finally,\nwe calculate the bit error rate for both bounded and unbounded channels and\nemphasize the significance of incorporating the boundary on understanding the\nrealistic behavior of a channel.\n",
        "pdf_link": "http://arxiv.org/pdf/1804.03383v1"
    },
    {
        "title": "Biological Optical-to-Chemical Signal Conversion Interface: A\n  Small-scale Modulator for Molecular Communications",
        "authors": [
            "Laura Grebenstein",
            "Jens Kirchner",
            "Renata Stavracakis Peixoto",
            "Wiebke Zimmermann",
            "Wayan Wicke",
            "Arman Ahmadzadeh",
            "Vahid Jamali",
            "Georg Fischer",
            "Robert Weigel",
            "Andreas Burkovski",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Although many exciting applications of molecular communication (MC) systems\nare envisioned to be at microscale, the available MC testbeds reported in the\nliterature so far are mostly at macroscale. This may partially be due to the\nfact that controlling an MC system at microscale is quite challenging. To link\nthe macroworld to the microworld, we propose a biological signal conversion\ninterface that can also be seen as a microscale modulator. This interface\ntranslates an optical signal, which can be easily controlled using a\nlight-emitting diode (LED), into a chemical signal by changing the pH of the\nenvironment. The modulator is realized using \\textit{Escherichia coli} bacteria\nthat express the light-driven proton pump gloeorhodopsin from\n\\textit{Gloeobacter violaceus}. Upon inducing external light stimuli, these\nbacteria can locally change their surrounding pH level by exporting protons\ninto the environment. Based on measurement data from a testbed, we develop an\nanalytical model for the induced chemical signal as a function of the applied\noptical signal. Finally, using a pH sensor as detector, we show for an example\nscenario that the proposed setup is able to successfully convert an optical\nsignal representing a sequence of binary symbols into a chemical signal with a\nbit rate of $1$~bit/min.\n",
        "pdf_link": "http://arxiv.org/pdf/1804.05555v1"
    },
    {
        "title": "Synchronization for Diffusion-based Molecular Communication Systems via\n  Faster Molecules",
        "authors": [
            "Mithun Mukherjee",
            "H. Birkan Yilmaz",
            "Bishanka Brata Bhowmik",
            "Jaime Lloret",
            "Yunrong Lv"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In this paper, we address the symbol synchronization issue in molecular\ncommunication via diffusion (MCvD). Symbol synchronization among chemical\nsensors and nanomachines is one of the critical challenges to manage complex\ntasks in the nanonetworks with molecular communication (MC). As in\ndiffusion-based MC, most of the molecules arrive at the receptor closer to the\nstart of the symbol duration, the wrong estimation of the start of the symbol\ninterval leads to a high symbol detection error. By utilizing two types of\nmolecules with different diffusion coefficients we propose a synchronization\ntechnique for MCvD. Moreover, we evaluate the symbol-error-rate performance\nunder the proposed symbol synchronization scheme for equal and non-equal symbol\nduration in MCvD systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1804.06136v3"
    },
    {
        "title": "A 0.086-mm$^2$ 12.7-pJ/SOP 64k-Synapse 256-Neuron Online-Learning\n  Digital Spiking Neuromorphic Processor in 28nm CMOS",
        "authors": [
            "Charlotte Frenkel",
            "Martin Lefebvre",
            "Jean-Didier Legat",
            "David Bol"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Shifting computing architectures from von Neumann to event-based spiking\nneural networks (SNNs) uncovers new opportunities for low-power processing of\nsensory data in applications such as vision or sensorimotor control. Exploring\nroads toward cognitive SNNs requires the design of compact, low-power and\nversatile experimentation platforms with the key requirement of online learning\nin order to adapt and learn new features in uncontrolled environments. However,\nembedding online learning in SNNs is currently hindered by high incurred\ncomplexity and area overheads. In this work, we present ODIN, a 0.086-mm$^2$\n64k-synapse 256-neuron online-learning digital spiking neuromorphic processor\nin 28nm FDSOI CMOS achieving a minimum energy per synaptic operation (SOP) of\n12.7pJ. It leverages an efficient implementation of the spike-driven synaptic\nplasticity (SDSP) learning rule for high-density embedded online learning with\nonly 0.68$\\mu$m$^2$ per 4-bit synapse. Neurons can be independently configured\nas a standard leaky integrate-and-fire (LIF) model or as a custom\nphenomenological model that emulates the 20 Izhikevich behaviors found in\nbiological spiking neurons. Using a single presentation of 6k 16$\\times$16\nMNIST training images to a single-layer fully-connected 10-neuron network with\non-chip SDSP-based learning, ODIN achieves a classification accuracy of 84.5%\nwhile consuming only 15nJ/inference at 0.55V using rank order coding. ODIN thus\nenables further developments toward cognitive neuromorphic devices for\nlow-power, adaptive and low-cost processing.\n",
        "pdf_link": "http://arxiv.org/pdf/1804.07858v3"
    },
    {
        "title": "A General Analytical Approximation to Impulse Response of 3-D\n  Microfluidic Channels in Molecular Communication",
        "authors": [
            "Fatih Dinc",
            "Bayram Cevdet Akdeniz",
            "Ali Emre Pusane",
            "Tuna Tugcu"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In this paper, the impulse response for a 3-D microfluidic channel in the\npresence of Poiseuille flow is obtained by solving the diffusion equation in\nradial coordinates. Using the radial distribution, the axial distribution is\nthen approximated accordingly. Since Poiseuille flow velocity changes with\nradial position, molecules have different axial properties for different radial\ndistributions. We, therefore, present a piecewise function for the axial\ndistribution of the molecules in the channel considering this radial\ndistribution. Finally, we lay evidence for our theoretical derivations for\nimpulse response of the microfluidic channel and radial distribution of\nmolecules through comparing them using various Monte Carlo simulations.\n",
        "pdf_link": "http://arxiv.org/pdf/1804.10071v2"
    },
    {
        "title": "Quantum Circuits for Toom-Cook Multiplication",
        "authors": [
            "Srijit Dutta",
            "Debjyoti Bhattacharjee",
            "Anupam Chattopadhyay"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In this paper, we report efficient quantum circuits for integer\nmultiplication using Toom-Cook algorithm. By analysing the recursive tree\nstructure of the algorithm, we obtained a bound on the count of Toffoli gates\nand qubits. These bounds are further improved by employing reversible pebble\ngames through uncomputing the intermediate results. The asymptotic bounds for\ndifferent performance metrics of the proposed quantum circuit are superior to\nthe prior implementations of multiplier circuits using schoolbook and Karatsuba\nalgorithms.\n",
        "pdf_link": "http://arxiv.org/pdf/1805.02342v2"
    },
    {
        "title": "From Stochastic to Bit Stream Computing: Accurate Implementation of\n  Arithmetic Circuits and Applications in Neural Networks",
        "authors": [
            "Ensar Vahapoglu",
            "Mustafa Altun"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In this study, we propose a novel computing paradigm \"Bit Stream Computing\"\nthat is constructed on the logic used in stochastic computing, but does not\nnecessarily employ randomly or Binomially distributed bit streams as stochastic\ncomputing does. Any type of streams can be used either stochastic or\ndeterministic. The proposed paradigm benefits from the area advantage of\nstochastic logic and the accuracy advantage of conventional binary logic. We\nimplement accurate arithmetic multiplier and adder circuits, classified as\nasynchronous or synchronous; we also consider their suitability of processing\nsuccessive streams. The proposed circuits are simulated both in gate level and\nin transistor level with AMS 0.35um CMOS technology to show the circuits'\npotential for practical use. We thoroughly compare the proposed adders and\nmultipliers with their predecessors in the literature, individually and in a\nneural network application. Comparisons made in terms of area and accuracy\nclearly favor the proposed designs. We believe that this study opens up new\nhorizons for computing that enables us to implement much smaller yet accurate\narithmetic circuits compared to the conventional binary and stochastic ones.\n",
        "pdf_link": "http://arxiv.org/pdf/1805.06262v3"
    },
    {
        "title": "Fuzzy Membership Function Implementation with Memristor",
        "authors": [
            "Azamat Marlen",
            "Anuar Dorzhigulov"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The neuro-fuzzy system is network which resemble human-like operation of the\nnaturally imprecise data and decision-making. This paper proposes\nimplementation of the fundamental module of the neuro-fuzzy system - membership\nfunction (MF), realized as a analog electronic hardware. The memristive\ncrossbar arrays are used as the architecture for proposed MF analog circuit.\nThe main advantages of the memristive crossbar circuit are size, energy\nefficiency and fault tolerance compared to another analog alternatives. The\nconducted crossbar SPICE simulation with MS model of the memristor results\nconfirm the performance and highlighted benefits of the proposed circuit.\n",
        "pdf_link": "http://arxiv.org/pdf/1805.06698v1"
    },
    {
        "title": "Instrumentation Amplifier design: Comparison of CMOS-memristive to CMOS\n  design",
        "authors": [
            "Ulzhan Bassembek",
            "Olga Krestinskaya"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  An instrumentation amplifier (InAmp) is an electronic device used in many\napplications, where test and measuring accuracy is required. However, one of\nthe drawbacks of an InAmp is limited operation gain range. In this paper, we\ninvestigate the possibility of replacing CMOS transistors in InAmp with\nmemristive devices. The application of memristors in CMOS instrumentation\namplifier design has lead to reduction of on-chip area and power consumption,\ncomparing to the original design. The memristor based implementation of InAmp\ndesign has an improved gain. The advantages of memristor application are shown,\nand DC and operation gain range are discussed in this paper. Furthermore,\nvariability analysis and performance variation with respect to the temperature\nvariation is provided. In addition, the noise sensitivity analysis is\nperformed. Moreover, varying values of resistance levels of memristors, the\noperation gain range, gain accuracy as well as a the noise reduction can be\nimproved.\n",
        "pdf_link": "http://arxiv.org/pdf/1805.07675v2"
    },
    {
        "title": "Sense amplifier design using CMOS-memristor circuits",
        "authors": [
            "Yerlan Amanzholov",
            "Olga Krestinskaya"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  With the increase of the speed of computers, timing and power requirements\nare becoming crucial for memory devices. The main objective of the paper is to\nmodify 180nm CMOS sense amplifier design by using memristive devices and\nimprove the design in terms of on-chip area, power efficiency, resistance to\ntemperatures and speed. To achieve this, NOT gates in the circuit were\nconstructed using memristor and CMOS. The main aim of the paper is to check the\neffect of memristors on characteristics of sense amplifier. The design was\ntested on Conventional Current Sense Amplifier (CSA) circuit. Changes in power,\narea, sensing delay and offset are reported in the paper.\n",
        "pdf_link": "http://arxiv.org/pdf/1805.07676v2"
    },
    {
        "title": "Perceptron Linear Function Design with CMOS-Memristive Circuits",
        "authors": [
            "Bexultan Nursultan",
            "Olga Krestinskaya"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In the last decade, the interest to emulation of the functionality and\nstructure of the human brain to solve the problems related to image processing\nand pattern recognition, especially using to Artificial Neural Network (ANN),\nhas increased. Since the capability of ANN to compute at high-speed has been\nproven to be very useful for various computational problems. One of the simple\nANN models is perceptron. Since the perceptron is the basic form of a neural\nnetwork, the efficient implementation of analog activation functions is\nrequired. As various works introduce the design of sigmoid and tangent\nactivation functions, the other activation functions remain an open research\nproblem. This paper describes the design of the perception circuit with the\nlinear activation function using operational amplifier and memristive crossbar.\nAdditionally, the variation of performance with temperature, noise of the\ncircuit is presented.\n",
        "pdf_link": "http://arxiv.org/pdf/1805.07678v2"
    },
    {
        "title": "Variability analysis of Memristor-based Sigmoid Function",
        "authors": [
            "Nursultan Kaiyrbekov",
            "Olga Krestinskaya",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Activation functions are widely used in neural networks to decide the\nactivation value of the neural unit based upon linear combinations of the\nweighted inputs. The effective implementation of activation function is highly\nimportant, as they help to represent non-linear complex functional mappings\nbetween inputs and outputs of the neural network. One of the non-linear\napproaches is to use a sigmoid function. Therefore, there is a growing need in\nenhancing the performance of sigmoid circuits. In this paper, the main\nobjective is to modify existing current mirror based sigmoid model by replacing\nCMOS transistors with memristor devices. This model was tested varying\ndifferent circuit parameters, transistor size and temperature. The the area,\npower and noise in the modified CMOS-memristive sigmoid circuit are shown. The\napplication of memristors in the sigmoid circuit results in higher component\ndensity in an on-chip area, allowing a reduction of power and area by 7$\\%$.\nThe proposed sigmoid circuit was simulated in SPICE using 180nm TSMC CMOS\ntechnology.\n",
        "pdf_link": "http://arxiv.org/pdf/1805.07679v2"
    },
    {
        "title": "Analog multiplier design with CMOS-memristor circuits",
        "authors": [
            "Aidos Kanapyanov",
            "Olga Krestinskaya"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  CMOS-transistors circuits have been used as a conventional approach for\ndesigning an analog multiplier in modern era of industrial electronics.\nHowever, previous studies have shown, that based on the working region of\ntransistors, such as saturation or weak inversion regions, the circuit may face\nissues with output ranges and accuracy. One possible solution to that problem\ncould be choosing CMOS-memristors as a basis for the circuit. Although\nmemristor research is still a growing and promising field, one could argue that\nits implementation could bring many benefits such as increased circuit density\nand superior computation speeds, etc. Additionally, the era of Moore's Law of\ndownscaling the size of transistors is to eventually come to an end. No one\nknows whether the end of a scaling paradigm is to happen within the next five\nor twenty years. Hence, the research on this particular subject is quite\nimportant. This paper proposes an analog multiplier design with CMOS and\nmemristive components. Mainly, the aim of the paper is to compare the power\nconsumption and overall characteristic of the multiplier such as the accuracy\nand the output range to that of the conventional multiplier. The designed\ncircuit is expected to be suitable for low power applications, and it is built\nusing 18um CMOS technology. The circuit simulations will be conducted using\nSPICE software. Finally, the effects of channel modulation and temperature on\nthe multiplier performance will be discussed.\n",
        "pdf_link": "http://arxiv.org/pdf/1805.07680v2"
    },
    {
        "title": "Analysis of Multilayer Perceptron with Rectifier Linear Unit Activation\n  Function",
        "authors": [
            "Meirambek Mukhametkhan",
            "Olga Krestinskaya",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The implementation of analog neural network and online analog learning\ncircuits based on memristive crossbar has been intensively explored in recent\nyears. The implementation of various activation functions is important,\nespecially for deep leaning neural networks. There are several implementations\nof sigmoid and tangent activation function, while the implementation of the\nneural networks with linear activation functions is an open problem. Therefore,\nthis paper introduces a multilayer perceptron design with linear activation\nfunction. The temperature and noise analysis was performed. The perceptron\nshowed a good performance and strong durability to temperature changes.\n",
        "pdf_link": "http://arxiv.org/pdf/1805.07734v2"
    },
    {
        "title": "CMOS-Memristive Analog Multiplier Design",
        "authors": [
            "Ileskhan Kalysh",
            "Olga Krestinskaya",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  This paper proposes four quadrant analog multiplier using CMOS-memristor\ncircuit. Currently, there are plenty of analog multipliers using resistors and\nCMOS transistors. They can attain perfect multiplication but have several\ndisadvantages such as lower processing speed, higher power consumption and\nlarger chip areas. Memristor based circuits are introduced to resolve the\nmentioned drawbacks. In this paper current mode four quadrant multiplier based\non squaring circuits is taken as a framework, and CMOS transistors are replaced\nwith memristors. The circuit design is simulated with SPICE, and variability\nanalysis and performance variation with temperature is performed. The proposed\ncircuit allows faster processing with retained data while dissipating less\npower retaining the multiplication characteristics.\n",
        "pdf_link": "http://arxiv.org/pdf/1805.07735v2"
    },
    {
        "title": "Effects of Memristors on Fully Differential Transimpedance Amplifier\n  Performance",
        "authors": [
            "Berik Argimbayev",
            "Olga Krestinskaya",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The progress of the Internet of Things(IoT) technologies and applications\nrequires the efficient low power circuits and architectures to maintain and\nimprove the performance of the increasingly growing data processing systems.\nMemristive circuits and substitution of energy-consuming devices with\nmemristors is a promising solution to reduce on-chip area and power dissipation\nof the architectures. In this paper, we proposed a CMOS-memristive fully\ndifferential transimpedance amplifier and assess the impact of memristors on\nthe amplifier performance. The fully differential amplifiers were simulated\nusing 180nm CMOS technology and have 5.3-23MHz bandwidths and 2.3-5.7k$\\Omega$\ntransimpedance gains with a 1pF load. We compare the memristor based amplifier\nwith conventional architecture. The gain, frequency response, linear range,\npower consumption, area, total harmonic distortion and performance variations\nwith temperature are reported.\n",
        "pdf_link": "http://arxiv.org/pdf/1805.07738v1"
    },
    {
        "title": "A Graph Partitioning Algorithm with Application in Synthesizing Single\n  Flux Quantum Logic Circuits",
        "authors": [
            "Ghasem Pasandi",
            "Massoud Pedram"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In this paper, a new graph partitioning problem is introduced. The depth of\neach part is constrained, i.e., the node count in the longest path of the\ncorresponding sub-graph is no more than a predetermined positive integer value\np. An additional constraint is enforced such that each part contains only nodes\nselected from consecutive levels in the graph. The problem is therefore\ntransformed into a Depth-bounded Levelized Graph Partitioning (DLGP) problem,\nwhich is solved optimally using a dynamic programming algorithm. As an example\napplication, we have shown that DLGP can effectively generate timing-correct\ncircuit solutions for Single Flux Quantum (SFQ) logic, which is a\nmagnetic-pulse-based, gate-level pipelined superconductive computing fabric.\nExperimental results confirm that DLGP generates circuits with considerably\nlower path balancing overheads compared with a baseline full-path-balancing\napproach. For example, the balancing overhead (a critical measure of quality\nmetric) for the SFQ circuit realization in terms of D-Flip-Flop count is\nreduced by 3.61 times on average for 10 benchmark circuit, given p=5.\n",
        "pdf_link": "http://arxiv.org/pdf/1810.00134v1"
    },
    {
        "title": "Practical Implementation of Memristor-Based Threshold Logic Gates",
        "authors": [
            "Georgios Papandroulidakis",
            "Alexantrou Serb",
            "Ali Khiat",
            "Geoff V. Merrett",
            "Themistoklis Prodromakis"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Current advances in emerging memory technologies enable novel and\nunconventional computing architectures for high-performance and low-power\nelectronic systems, capable of carrying out massively parallel operations at\nthe edge. One emerging technology, ReRAM, also known to belong in the family of\nmemristors (memory resistors), is gathering attention due to its attractive\nfeatures for logic and in-memory computing; benefits which follow from its\ntechnological attributes, such as nanoscale dimensions, low power operation and\nmulti-state programming. At the same time, design with CMOS is quickly reaching\nits physical and functional limitations, and further research towards novel\nlogic families, such as Threshold Logic Gates (TLGs) is scoped. TLGs constitute\na logic family known for its high-speed and low power consumption, yet rely on\nconventional transistor technology. Introducing memristors enables a more\naffordable reconfiguration capability of TLGs. Through this work, we are\nintroducing a physical implementation of a memristor-based current-mode TLG\n(MCMTLG) circuit and validate its design and operation through multiple\nexperimental setups. We demonstrate 2-input and 3-input MCMTLG configurations\nand showcase their reconfiguration capability. This is achieved by varying\nmemristive weights arbitrarily for shaping the classification decision\nboundary, thus showing promise as an alternative hardware-friendly\nimplementation of Artificial Neural Networks (ANNs). Through the employment of\nreal memristor devices as the equivalent of synaptic weights in TLGs, we are\nrealizing components that can be used towards an in-silico classifier.\n",
        "pdf_link": "http://arxiv.org/pdf/1810.03333v1"
    },
    {
        "title": "Stochastic Synthesis for Stochastic Computing",
        "authors": [
            "Vincent T. Lee",
            "Armin Alaghi",
            "Luis Ceze",
            "Mark Oskin"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Stochastic computing (SC) is an emerging computing technique which offers\nhigher computational density, and lower power over binary-encoded (BE)\ncomputation. Unlike BE computation, SC encodes values as probabilistic\nbitstreams which makes designing new circuits unintuitive. Existing techniques\nfor synthesizing SC circuits are limited to specific classes of functions such\nas polynomial evaluation or constant scaling. In this paper, we propose using\nstochastic synthesis, which is originally a program synthesis technique, to\nautomate the task of synthesizing new SC circuits. Our results show stochastic\nsynthesis is more general than past techniques and can synthesize manually\ndesigned SC circuits as well as new ones such as an approximate square root\nunit.\n",
        "pdf_link": "http://arxiv.org/pdf/1810.04756v1"
    },
    {
        "title": "Towards Cytoskeleton Computers. A proposal",
        "authors": [
            "Andrew Adamatzky",
            "Jack Tuszynski",
            "Joerg Pieper",
            "Dan V. Nicolau",
            "Rossalia Rinalndi",
            "Georgios Sirakoulis",
            "Victor Erokhin",
            "Joerg Schnauss",
            "David M. Smith"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  We propose a road-map to experimental implementation of cytoskeleton-based\ncomputing devices. An overall concept is described in the following.\nCollision-based cytoskeleton computers implement logical gates via interactions\nbetween travelling localisation (voltage solitons on AF/MT chains and AF/MT\npolymerisation wave fronts). Cytoskeleton networks are grown via programmable\npolymerisation. Data are fed into the AF/MT computing networks via electrical\nand optical means. Data signals are travelling localisations (solitons,\nconformational defects) at the network terminals. The computation is\nimplemented via collisions between the localisations at structural gates\n(branching sites) of the AF/MT network. The results of the computation are\nrecorded electrically and/or optically at the output terminals of the protein\nnetworks. As additional options, optical I/O elements are envisaged via direct\nexcitation of the protein network and by coupling to fluorescent molecules.\n",
        "pdf_link": "http://arxiv.org/pdf/1810.04981v1"
    },
    {
        "title": "Fault Adaptive Routing in Metasurface Controller Networks",
        "authors": [
            "Taqwa Saeed",
            "Constantinos Skitsas",
            "Dimitrios Kouzapas",
            "Marios Lestas",
            "Vassos Soteriou",
            "Anna Philippou",
            "Sergi Abadal",
            "Christos Liaskos",
            "Loukas Petrou",
            "Julius Georgiou",
            "Andreas Pitsillides"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  HyperSurfaces are a merge of structurally reconfigurable metasurfaces whose\nelectromagnetic properties can be changed via a software interface, using an\nembedded miniaturized network of controllers, thus enabling novel capabilities\nin wireless communications. Resource constraints associated with the\ndevelopment of a hardware testbed of this breakthrough technology necessitate\nnetwork controller architectures different from traditional regular\nNetwork-on-Chip architectures. The Manhattan-like topology chosen to realize\nthe controller network in the testbed under development is irregular, with\nrestricted local path selection options, operating in an asynchronous fashion.\nThese characteristics render traditional fault-tolerant routing mechanisms\ninadequate. In this paper, we present work in progress towards the development\nof fault-tolerant routing mechanisms for the chosen architecture. We present\ntwo XY-based approaches which have been developed aiming to offer reliable data\ndelivery in the presence of faults. The first approach aims to avoid loops\nwhile the second one attempts to maximize the success delivery probabilities.\nTheir effectiveness is demonstrated via simulations conducted on a custom\ndeveloped simulator.\n",
        "pdf_link": "http://arxiv.org/pdf/1810.06329v1"
    },
    {
        "title": "A Substrate-Independent Framework to Characterise Reservoir Computers",
        "authors": [
            "Matthew Dale",
            "Julian F. Miller",
            "Susan Stepney",
            "Martin A. Trefzer"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The Reservoir Computing (RC) framework states that any non-linear,\ninput-driven dynamical system (the reservoir) exhibiting properties such as a\nfading memory and input separability can be trained to perform computational\ntasks. This broad inclusion of systems has led to many new physical substrates\nfor RC. Properties essential for reservoirs to compute are tuned through\nreconfiguration of the substrate, such as change in virtual topology or\nphysical morphology. As a result, each substrate possesses a unique `quality'\n-- obtained through reconfiguration -- to realise different reservoirs for\ndifferent tasks. Here we describe an experimental framework to characterise the\nquality of potentially any substrate for RC. Our framework reveals that a\ndefinition of quality is not only useful to compare substrates, but can help\nmap the non-trivial relationship between properties and task performance. In\nthe wider context, the framework offers a greater understanding as to what\nmakes a dynamical system compute, helping improve the design of future\nsubstrates for RC.\n",
        "pdf_link": "http://arxiv.org/pdf/1810.07135v2"
    },
    {
        "title": "Programming Substrate-Independent Kinetic Barriers with Thermodynamic\n  Binding Networks",
        "authors": [
            "Keenan Breik",
            "Cameron Chalk",
            "David Doty",
            "David Haley",
            "David Soloveichik"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Engineering molecular systems that exhibit complex behavior requires the\ndesign of kinetic barriers. For example, an effective catalytic pathway must\nhave a large barrier when the catalyst is absent. While programming such energy\nbarriers seems to require knowledge of the specific molecular substrate, we\ndevelop a novel substrate-independent approach. We extend the\nrecently-developed model known as thermodynamic binding networks, demonstrating\nprogrammable kinetic barriers that arise solely from the thermodynamic driving\nforces of bond formation and the configurational entropy of forming separate\ncomplexes. Our kinetic model makes relatively weak assumptions, which implies\nthat energy barriers predicted by our model would exist in a wide variety of\nsystems and conditions. We demonstrate that our model is robust by showing that\nseveral variations in its definition result in equivalent energy barriers. We\napply this model to design catalytic systems with an arbitrarily large energy\nbarrier to uncatalyzed reactions. Our results could yield robust amplifiers\nusing DNA strand displacement, a popular technology for engineering synthetic\nreaction pathways, and suggest design strategies for preventing undesired\nkinetic behavior in a variety of molecular systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1810.12889v3"
    },
    {
        "title": "A Behavioral Compact Model of 3D NAND Flash Memory",
        "authors": [
            "Shubham Sahay",
            "Dmitri Strukov"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  We present a behavioral compact model of 3D NAND flash memory for integrated\ncircuits and system-level applications. This model is easy to implement,\ncomputationally efficient, fast, accurate and effectively accounts for the\ndifferent parasitic capacitance coupling effects applicable to the 3D geometry\nof the vertical channel Macaroni body charge-trap flash memory. The model\nparameter extraction methodology is simple and can be extended to reproduce the\nelectrical behavior of different 3D NAND flash memory architectures (with\ndifferent page size, dimension, or number of stacked layers). We believe that\nthe developed compact model would equip the circuit designers and system\narchitects with an effective tool for design-exploration of 3D NAND flash\nmemory devices for diverse unconventional analog applications.\n",
        "pdf_link": "http://arxiv.org/pdf/1812.00290v1"
    },
    {
        "title": "PIMBALL: Binary Neural Networks in Spintronic Memory",
        "authors": [
            "Salonik Resch",
            "S. Karen Khatamifard",
            "Zamshed Iqbal Chowdhury",
            "Masoud Zabihi",
            "Zhengyang Zhao",
            "Jian-Ping Wang",
            "Sachin S. Sapatnekar",
            "Ulya R. Karpuzcu"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Neural networks span a wide range of applications of industrial and\ncommercial significance. Binary neural networks (BNN) are particularly\neffective in trading accuracy for performance, energy efficiency or\nhardware/software complexity. Here, we introduce a spintronic, re-configurable\nin-memory BNN accelerator, PIMBALL: Processing In Memory BNN AcceL(L)erator,\nwhich allows for massively parallel and energy efficient computation. PIMBALL\nis capable of being used as a standard spintronic memory (STT-MRAM) array and a\ncomputational substrate simultaneously. We evaluate PIMBALL using multiple\nimage classifiers and a genomics kernel. Our simulation results show that\nPIMBALL is more energy efficient than alternative CPU, GPU, and FPGA based\nimplementations while delivering higher throughput.\n",
        "pdf_link": "http://arxiv.org/pdf/1812.03989v2"
    },
    {
        "title": "Channel Modeling for Diffusive Molecular Communication - A Tutorial\n  Review",
        "authors": [
            "Vahid Jamali",
            "Arman Ahmadzadeh",
            "Wayan Wicke",
            "Adam Noel",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Molecular communication (MC) is a new communication engineering paradigm\nwhere molecules are employed as information carriers. MC systems are expected\nto enable new revolutionary applications such as sensing of target substances\nin biotechnology, smart drug delivery in medicine, and monitoring of oil\npipelines or chemical reactors in industrial settings. As for any other kind of\ncommunication, simple yet sufficiently accurate channel models are needed for\nthe design, analysis, and efficient operation of MC systems. In this paper, we\nprovide a tutorial review on mathematical channel modeling for diffusive MC\nsystems. The considered end-to-end MC channel models incorporate the effects of\nthe release mechanism, the MC environment, and the reception mechanism on the\nobserved information molecules. Thereby, the various existing models for the\ndifferent components of an MC system are presented under a common framework and\nthe underlying biological, chemical, and physical phenomena are discussed.\nDeterministic models characterizing the expected number of molecules observed\nat the receiver and statistical models characterizing the actual number of\nobserved molecules are developed. In addition, we provide channel models for\ntime-varying MC systems with moving transmitters and receivers, which are\nrelevant for advanced applications such as smart drug delivery with mobile\nnanomachines. For complex scenarios, where simple MC channel models cannot be\nobtained from first principles, we investigate simulation-driven and\nexperimentally-driven channel models. Finally, we provide a detailed discussion\nof potential challenges, open research problems, and future directions in\nchannel modeling for diffusive MC systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1812.05492v1"
    },
    {
        "title": "Analog Signal Processing Using Stochastic Magnets",
        "authors": [
            "Samiran Ganguly",
            "Kerem Y. Camsari",
            "Avik W. Ghosh"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  We present a low barrier magnet based compact hardware unit for analog\nstochastic neurons and demonstrate its use as a building-block for neuromorphic\nhardware. By coupling circular magnetic tunnel junctions (MTJs) with a CMOS\nbased analog buffer, we show that these units can act as leaky-integrate-and\nfire (LIF) neurons, a model of biological neural networks particularly suited\nfor temporal inferencing and pattern recognition. We demonstrate examples of\ntemporal sequence learning, processing, and prediction tasks in real time, as a\nproof of concept demonstration of scalable and adaptive signal-processors.\nEfficient non von-Neumann hardware implementation of such processors can open\nup a pathway for integration of hardware based cognition in a wide variety of\nemerging systems such as IoT, industrial controls, bio- and photo-sensors, and\nUnmanned Autonomous Vehicles.\n",
        "pdf_link": "http://arxiv.org/pdf/1812.08273v1"
    },
    {
        "title": "PBMap: A Path Balancing Technology Mapping Algorithm for Single Flux\n  Quantum Logic Circuits",
        "authors": [
            "Ghasem Pasandi",
            "Massoud Pedram"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  This paper presents a path balancing technology mapping algorithm, which is a\nnew algorithm for generating a mapping solution for a given Boolean network\nsuch that the average logic level difference among fanin gates of each gate in\nthe network is minimized. Path balancing technology mapping is required in\ndc-biased Single Flux Quantum (SFQ) circuits for guaranteeing the correct\noperation, and it is beneficial in CMOS circuits to reduce the hazard issues.\nWe present a dynamic programming based algorithm for path balancing technology\nmapping which generates optimal solutions for dc-biased SFQ (e.g. Rapid SFQ or\nRSFQ) circuits with tree structure and acts as an effective heuristic for\ncircuits with general Directed Acyclic Graph (DAG) structure. Experimental\nresults show that our path balancing technology mapper reduces the balancing\noverhead by up to 2.7 times and with an average of 21% compared to the\nstate-of-the-art academic technology mappers.\n",
        "pdf_link": "http://arxiv.org/pdf/1812.10006v2"
    },
    {
        "title": "AQuRate: MRAM-based Stochastic Oscillator for Adaptive Quantization Rate\n  Sampling of Sparse Signals",
        "authors": [
            "Soheil Salehi",
            "Ramtin Zand",
            "Alireza Zaeemzadeh",
            "Nazanin Rahnavard",
            "Ronald F. DeMara"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Recently, the promising aspects of compressive sensing have inspired new\ncircuit-level approaches for their efficient realization within the literature.\nHowever, most of these recent advances involving novel sampling techniques have\nbeen proposed without considering hardware and signal constraints.\nAdditionally, traditional hardware designs for generating non-uniform sampling\nclock incur large area overhead and power dissipation. Herein, we propose a\nnovel non-uniform clock generator called Adaptive Quantization Rate (AQR)\ngenerator using Magnetic Random Access Memory (MRAM)-based stochastic\noscillator devices. Our proposed AQR generator provides ~25-fold reduction in\narea, on average, while offering ~6-fold reduced power dissipation, on average,\ncompared to the state-of-the-art non-uniform clock generators.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.00971v2"
    },
    {
        "title": "Clockless Spin-based Look-Up Tables with Wide Read Margin",
        "authors": [
            "Soheil Salehi",
            "Ramtin Zand",
            "Ronald F. DeMara"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  In this paper, we develop a 6-input fracturable non-volatile Clockless LUT\n(C-LUT) using spin Hall effect (SHE)-based Magnetic Tunnel Junctions (MTJs) and\nprovide a detailed comparison between the SHE-MTJ-based C-LUT and Spin Transfer\nTorque (STT)-MTJ-based C-LUT. The proposed C-LUT offers an attractive\nalternative for implementing combinational logic as well as sequential logic\nversus previous spin-based LUT designs in the literature. Foremost, C-LUT\neliminates the sense amplifier typically employed by using a differential\npolarity dual MTJ design, as opposed to a static reference resistance MTJ. This\nrealizes a much wider read margin and the Monte Carlo simulation of the\nproposed fracturable C-LUT indicates no read and write errors in the presence\nof a variety of process variations scenarios involving MOS transistors as well\nas MTJs. Additionally, simulation results indicate that the proposed C-LUT\nreduces the standby power dissipation by 5.4-fold compared to the SRAM-based\nLUT. Furthermore, the proposed SHE-MTJ-based C-LUT reduces the area by 1.3-fold\nand 2-fold compared to the SRAM-based LUT and the STT-MTJ-based C-LUT,\nrespectively.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.00978v2"
    },
    {
        "title": "Can One Design a Series of Brains for Neuromorphic Computing to solve\n  complex inverse problems",
        "authors": [
            "Mingyong Zhou"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  In this position paper, we present a discussion on neuromorphic computing and\nespecially the learning/training algorithm to design a series of brains with\ndifferent memristive values to solve complex ill-posed inverse problems based\non a Finite Element(FE) method. First, the neuromorphic computing is addressed\nand we focus on a type of memristive circuit computing that falls into the\nscope of neuromorphic computing. Secondly based on reference [1] in which the\ncomplex dynamics of the complex memristive circuit was studied, we design a\nmethod and an approach to train the memristive circuit so that the memristive\nvalues are optimally obtained.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.02524v1"
    },
    {
        "title": "VeriSFQ - A Semi-formal Verification Framework and Benchmark for Single\n  Flux Quantum Technology",
        "authors": [
            "Alvin D. Wong",
            "Kevin Su",
            "Hang Sun",
            "Arash Fayyazi",
            "Massoud Pedram",
            "Shahin Nazarian"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  In this paper, we propose a semi-formal verification framework for\nsingle-flux quantum (SFQ) circuits called VeriSFQ, using the Universal\nVerification Methodology (UVM) standard. The considered SFQ technology is\nsuperconducting digital electronic devices that operate at cryogenic\ntemperatures with active circuit elements called the Josephson junction, which\noperate at high switching speeds and low switching energy - allowing SFQ\ncircuits to operate at frequencies over 300 gigahertz. Due to key differences\nbetween SFQ and CMOS logic, verification techniques for the former are not as\nadvanced as the latter. Thus, it is crucial to develop efficient verification\ntechniques as the complexity of SFQ circuits scales. The VeriSFQ framework\nfocuses on verifying the key circuit and gate-level properties of SFQ logic:\nfanout, gate-level pipeline, path balancing, and input-to-output latency. The\ncombinational circuits considered in analyzing the performance of VeriSFQ are:\nKogge-Stone adders (KSA), array multipliers, integer dividers, and select\nISCAS'85 combinational benchmark circuits. Methods of introducing bugs into SFQ\ncircuit designs for verification detection were experimented with - including\nstuck-at faults, fanout errors, unbalanced paths, and functional bugs like\nincorrect logic gates. In addition, we propose an SFQ verification benchmark\nconsisting of combinational SFQ circuits that exemplify SFQ logic properties\nand present the performance of the VeriSFQ framework on these benchmark\ncircuits. The portability and reusability of the UVM standard allows the\nVeriSFQ framework to serve as a foundation for future SFQ semi-formal\nverification techniques.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.07025v1"
    },
    {
        "title": "OIM: Oscillator-based Ising Machines for Solving Combinatorial\n  Optimisation Problems",
        "authors": [
            "Tianshi Wang",
            "Jaijeet Roychowdhury"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  We present a new way to make Ising machines, i.e., using networks of coupled\nself-sustaining nonlinear oscillators. Our scheme is theoretically rooted in a\nnovel result that establishes that the phase dynamics of coupled oscillator\nsystems, under the influence of sub-harmonic injection locking, are governed by\na Lyapunov function that is closely related to the Ising Hamiltonian of the\ncoupling graph. As a result, the dynamics of such oscillator networks evolve\nnaturally to local minima of the Lyapunov function. Two simple additional steps\n(i.e., adding noise, and turning sub-harmonic locking on and off smoothly)\nenable the network to find excellent solutions of Ising problems. We\ndemonstrate our method on Ising versions of the MAX-CUT and graph colouring\nproblems, showing that it improves on previously published results on several\nproblems in the G benchmark set. Our scheme, which is amenable to realisation\nusing many kinds of oscillators from different physical domains, is\nparticularly well suited for CMOS IC implementation, offering significant\npractical advantages over previous techniques for making Ising machines. We\npresent working hardware prototypes using CMOS electronic oscillators.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.07163v1"
    },
    {
        "title": "Two-Way Molecular Communications",
        "authors": [
            "Jong Woo Kwak",
            "H. Birkan Yilmaz",
            "Nariman Farsad",
            "Chan-Byoung Chae",
            "Andrea Goldsmith"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  For nano-scale communications, there must be cooperation and simultaneous\ncommunication between nano devices. To this end, in this paper we investigate\ntwo-way (a.k.a. bi-directional) molecular communications between nano devices.\nIf different types of molecules are used for the communication links, the\ntwo-way system eliminates the need to consider self-interference. However, in\nmany systems, it is not feasible to use a different type of molecule for each\ncommunication link. Thus, we propose a two-way molecular communication system\nthat uses a single type of molecule. We develop a channel model for this system\nand use it to analyze the proposed system's bit error rate, throughput, and\nself-interference. Moreover, we propose analog- and digital- self-interference\ncancellation techniques. The enhancement of link-level performance using these\ntechniques is confirmed with both numerical and analytical results.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.07865v3"
    },
    {
        "title": "Addressing Temporal Variations in Qubit Quality Metrics for\n  Parameterized Quantum Circuits",
        "authors": [
            "Mahabubul Alam",
            "Abdullah Ash-Saki",
            "Swaroop Ghosh"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  The public access to noisy intermediate-scale quantum (NISQ) computers\nfacilitated by IBM, Rigetti, D-Wave, etc., has propelled the development of\nquantum applications that may offer quantum supremacy in the future large-scale\nquantum computers. Parameterized quantum circuits (PQC) have emerged as a major\ndriver for the development of quantum routines that potentially improve the\ncircuit's resilience to the noise. PQC's have been applied in both generative\n(e.g. generative adversarial network) and discriminative (e.g. quantum\nclassifier) tasks in the field of quantum machine learning. PQC's have been\nalso considered to realize high fidelity quantum gates with the available\nimperfect native gates of a target quantum hardware. Parameters of a PQC are\ndetermined through an iterative training process for a target noisy quantum\nhardware. However, temporal variations in qubit quality metrics affect the\nperformance of a PQC. Therefore, the circuit that is trained without\nconsidering temporal variations exhibits poor fidelity over time. In this\npaper, we present training methodologies for PQC in a completely classical\nenvironment that can improve the fidelity of the trained PQC on a target NISQ\nhardware by as much as 42.5%.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.08684v1"
    },
    {
        "title": "Solving the Steiner Tree Problem in Graphs using Physarum-inspired\n  Algorithms",
        "authors": [
            "Yahui Sun"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Some biological experiments show that the tubular structures of Physarum\npolycephalum are often analogous to those of Steiner trees. Therefore, the\nemerging Physarum-inspired Algorithms (PAs) have the potential of computing\nSteiner trees. In this paper, we propose two PAs to solve the Steiner Tree\nProblem in Graphs (STPG). We apply some widely-used artificial and real-world\nVLSI design instances to evaluate the performance of our PAs. The experimental\nresults show that: 1) for instances with hundreds of vertices, our first PA can\nfind feasible solutions with an average error of 0.19%, while the Genetic\nAlgorithm (GA), the Discrete Particle Swarm Optimization (DPSO) algorithm and a\nwidely-used Steiner tree approximation algorithm: the Shortest Path Heuristic\n(SPH) algorithm can only find feasible solutions with an average error above\n4.96%; and 2) for larger instances with up to tens of thousands of vertices,\nwhere our first PA, GA and DPSO are too slow to be used, our second PA can find\nfeasible solutions with an average error of 3.69%, while SPH can only find\nfeasible solutions with an average error of 6.42%. These experimental results\nindicate that PAs can compute Steiner trees, and it may be preferable to apply\nour PAs to solve STPG in some cases.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.08926v2"
    },
    {
        "title": "Computing on actin bundles network",
        "authors": [
            "Andrew Adamatzky",
            "Florian Huber",
            "Joerg Schnauss"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Actin filaments are conductive to ionic currents, mechanical and voltage\nsolitons. These travelling localisations can be utilised in making the actin\nnetwork executing specific computing circuits. The propagation of localisations\non a single actin filament is experimentally unfeasible, therefore we propose a\n`relaxed' version of the computing on actin networks by considering excitation\nwaves propagating on actin bundles. We show that by using an arbitrary\narrangement of electrodes it is possible to implement two-inputs-one-output\ncircuits. Frequencies of the Boolean gates' detection in actin network match an\noverall distribution of gates discovered in living substrates.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.10186v1"
    },
    {
        "title": "Harnessing Intrinsic Noise in Memristor Hopfield Neural Networks for\n  Combinatorial Optimization",
        "authors": [
            "Fuxi Cai",
            "Suhas Kumar",
            "Thomas Van Vaerenbergh",
            "Rui Liu",
            "Can Li",
            "Shimeng Yu",
            "Qiangfei Xia",
            "J. Joshua Yang",
            "Raymond Beausoleil",
            "Wei Lu",
            "John Paul Strachan"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  We describe a hybrid analog-digital computing approach to solve important\ncombinatorial optimization problems that leverages memristors (two-terminal\nnonvolatile memories). While previous memristor accelerators have had to\nminimize analog noise effects, we show that our optimization solver harnesses\nsuch noise as a computing resource. Here we describe a memristor-Hopfield\nNeural Network (mem-HNN) with massively parallel operations performed in a\ndense crossbar array. We provide experimental demonstrations solving NP-hard\nmax-cut problems directly in analog crossbar arrays, and supplement this with\nexperimentally-grounded simulations to explore scalability with problem size,\nproviding the success probabilities, time and energy to solution, and\ninteractions with intrinsic analog noise. Compared to fully digital approaches,\nand present-day quantum and optical accelerators, we forecast the mem-HNN to\nhave over four orders of magnitude higher solution throughput per power\nconsumption. This suggests substantially improved performance and scalability\ncompared to current quantum annealing approaches, while operating at room\ntemperature and taking advantage of existing CMOS technology augmented with\nemerging analog non-volatile memristors.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.11194v2"
    },
    {
        "title": "Versatile Filamentary Resistive Switching Model",
        "authors": [
            "Iosif-Angelos Fyrigos",
            "Vasileios Ntinas",
            "Georgios Ch. Sirakoulis",
            "Panagiotis Dimitrakis",
            "Ioannis G. Karafyllidis"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Memristors as emergent nano-electronic devices have been successfully\nfabricated and used in non-conventional and neuromorphic computing systems in\nthe last years. Several behavioral or physical based models have been developed\nto explain their operation and to optimize their fabrication parameters. All\nexisting memristor models are trade-offs between accuracy, universality and\nrealism, but, to the best of our knowledge, none of them is purely\ncharacterized as quantum mechanical, despite the fact that quantum mechanical\nprocesses are a major part of the memristor operation. In this paper, we employ\nquantum mechanical methods to develop a complete and accurate filamentary model\nfor the resistance variation during memristor's operating cycle. More\nspecifically, we apply quantum walks to model and compute the motion of atoms\nforming the filament, tight-binding Hamiltonians to capture the filament\nstructure and the Non-Equilibrium Green's Function (NEGF) method to compute the\nconductance of the device. Furthermore, we proceeded with the parallelization\nof the overall model through Graphical Processing Units (GPUs) to accelerate\nour computations and enhance the model's performance adequately. Our simulation\nresults successfully reproduce the resistive switching characteristics of\nmemristors devices, match with existing fabricated devices experimental data,\nprove the efficacy and robustness of the proposed model in terms of\nmulti-parameterization, and provide a new and useful insight into its\noperation.\n",
        "pdf_link": "http://arxiv.org/pdf/2008.07409v2"
    },
    {
        "title": "Fungal sensing skin",
        "authors": [
            "Andrew Adamatzky",
            "Antoni Gandia",
            "Alessandro Chiolerio"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  A fungal skin is a thin flexible sheet of a living homogeneous mycelium made\nby a filamentous fungus. The skin could be used in future living architectures\nof adaptive buildings and as a sensing living skin for soft\nself-growing/adaptive robots. In experimental laboratory studies we demonstrate\nthat the fungal skin is capable for recognising mechanical and optical\nstimulation. The skin reacts differently to loading of a weight, removal of the\nweight, and switching illumination on and off. These are the first experimental\nevidences that fungal materials can be used not only as mechanical `skeletons'\nin architecture and robotics but also as intelligent skins capable for\nrecognition of external stimuli and sensorial fusion.\n",
        "pdf_link": "http://arxiv.org/pdf/2008.09814v1"
    },
    {
        "title": "A Cost & Performance-Efficient Field-Programmable Pin-Constrained\n  Digital Microfluidic Biochip",
        "authors": [
            "Alireza Abdoli",
            "Ali Jahanian"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Digital microfluidic biochips (DMFBs) constitute modern generation of\nLab-on-Chip (LoC) devices aimed at automation, miniaturization and\ncost-affordability of biochemistry and laboratory procedures. Over the course\nof past few years there have been various application-specific and\ngeneral-purpose DMFBs aimed at reduced manufacturing costs; following the same\ntrend this study presents a general-purpose DMFB with highly competitive\ncharacteristics compared with the state-of-the-art DMFBs. The proposed DMFB\narchitecture provides lower Layout / PCB fabrication costs thereby reducing the\ntotal manufacturing costs. While more cost-affordable the proposed design is\ncompetitive with the state-of-the-art DMFB architectures.\n",
        "pdf_link": "http://arxiv.org/pdf/2008.09975v1"
    },
    {
        "title": "Optical Neural Networks: The 3D connection",
        "authors": [
            "Niyazi Ulas Dinc",
            "Demetri Psaltis",
            "Daniel Brunner"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  We motivate a new canonical strategy for integrating photonic neural networks\n(NNs) by leveraging 3D printing. Our believe is that a NN's parallel and dense\nconnectivity is not scalable without 3D integration. 3D additive fabrication\ncomplemented with photonic signal transduction can dramatically augment the\ncurrent capabilities of 2D CMOS and integrated photonics. Here we review some\nof our recent advances made towards such a breakthrough architecture.\n",
        "pdf_link": "http://arxiv.org/pdf/2008.12605v1"
    },
    {
        "title": "Low-Cost Performance-Efficient Field-Programmable Pin-Constrained\n  Digital Microfluidic Biochip",
        "authors": [
            "Alireza Abdoli",
            "Sedigheh Farhadtoosky",
            "Ali Jahanian"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Digital microfluidic biochips (DMFBs) are revolutionary biomedical devices\ntowards diagnostics and point-of-care applications; the chips provide the\ncapability of performing wide ranges of biochemistry and laboratory procedures,\noffering various opportunities among which to mention are automation,\nminiaturization and cost-affordability of bioassays. There have been various\ndigital microfluidic biochips architectures; the application-specific chips are\nmainly suited towards executing a predefined set of bioassays whereas the more\nflexible general-purpose chips allow executing wide ranges of bioassays on the\nsame architecture. Though more flexible in terms of performing various\nbioassays the general-purpose chips require more complicated designs compared\nwith application-specific counterparts necessitating larger and more costly\ndesigns. This paper attempts to propose a general-purpose field-programmable\npin-constrained DMFB design with improved characteristics in terms\narea-consumption, manufacturing cost and performance.\n",
        "pdf_link": "http://arxiv.org/pdf/2008.13436v1"
    },
    {
        "title": "On the physical and circuit-theoretic significance of the Memristor",
        "authors": [
            "Emanuel Gluskin"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  It is noticed that the inductive and capacitive features of the memristor\nreflect (and are a quintessence of) such features of any resistor. The very\npresence in the resistive characteristic v = f(i) of the voltage and current\nstate variables, associated by their electrodynamics sense with electrical and\nmagnetic fields, forces any resister to cause to accumulate some magnetic and\nelectrostatic fields and energies around itself. The present version is\nstrongly extended in the sense of the circuit theory discussion.\n",
        "pdf_link": "http://arxiv.org/pdf/1409.5370v3"
    },
    {
        "title": "Stochastic Spin-Orbit Torque Devices as Elements for Bayesian Inference",
        "authors": [
            "Yong Shim",
            "Shuhan Chen",
            "Abhronil Sengupta",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Probabilistic inference from real-time input data is becoming increasingly\npopular and may be one of the potential pathways at enabling cognitive\nintelligence. As a matter of fact, preliminary research has revealed that\nstochastic functionalities also underlie the spiking behavior of neurons in\ncortical microcircuits of the human brain. In tune with such observations,\nneuromorphic and other unconventional computing platforms have recently started\nadopting the usage of computational units that generate outputs\nprobabilistically, depending on the magnitude of the input stimulus. In this\nwork, we experimentally demonstrate a spintronic device that offers a direct\nmapping to the functionality of such a controllable stochastic switching\nelement. We show that the probabilistic switching of Ta/CoFeB/MgO\nheterostructures in presence of spin-orbit torque and thermal noise can be\nharnessed to enable probabilistic inference in a plethora of unconventional\ncomputing scenarios. This work can potentially pave the way for hardware that\ndirectly mimics the computational units of Bayesian inference.\n",
        "pdf_link": "http://arxiv.org/pdf/1707.04687v2"
    },
    {
        "title": "Energy-dissipation Limits in Variance-based Computing",
        "authors": [
            "Sri Harsha Kondapalli",
            "Xuan Zhang",
            "Shantanu Chakrabartty"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Variance-based logic (VBL) uses the fluctuations or the variance in the state\nof a particle or a physical quantity to represent different logic levels. In\nthis letter we show that compared to the traditional bi-stable logic\nrepresentation the variance-based representation can theoretically achieve a\nsuperior performance trade-off (in terms of energy dissipation and information\ncapacity) when operating at fundamental limits imposed by thermal-noise. We\nshow that for a bi-stable logic device the lower limit on energy dissipated per\nbit is 4.35KT/bit, whereas under similar operating conditions, a VBL device\ncould achieve a lower limit of sub-KT/bit. These theoretical results are\ngeneral enough to be applicable to different instantiations and variants of VBL\nranging from digital processors based on energy-scavenging or to processors\nbased on the emerging valleytronic devices.\n",
        "pdf_link": "http://arxiv.org/pdf/1707.06363v1"
    },
    {
        "title": "Computing via material topology optimisation",
        "authors": [
            "Alexander Safonov",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  We construct logical gates via topology optimisation (aimed to solve a\nstation problem of heat conduction) of a conductive material layout. Values of\nlogical variables are represented high and low values of a temperature at given\nsites. Logical functions are implemented via the formation of an optimum layout\nof conductive material between the sites with loading conditions. We implement\nAND and XOR gates and a one-bit binary half-adder.\n",
        "pdf_link": "http://arxiv.org/pdf/1707.07024v1"
    },
    {
        "title": "Spike sorting using non-volatile metal-oxide memristors",
        "authors": [
            "Isha Gupta",
            "Alexantrou Serb",
            "Ali Khiat",
            "Maria Trapatseli",
            "Themistoklis Prodromakis"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Electrophysiological techniques have improved substantially over the past\nyears to the point that neuroprosthetics applications are becoming viable. This\nevolution has been fuelled by the advancement of implantable microelectrode\ntechnologies that have followed their own version of Moore's scaling law.\nSimilarly to electronics, however, excessive data-rates and strained power\nbudgets require the development of more efficient computation paradigms for\nhandling neural data in-situ, in particular the computationally heavy task of\nevents classification. Here, we demonstrate how the intrinsic analogue\nprogrammability of memristive devices can be exploited to perform\nspike-sorting. We then show how combining memristors with standard logic\nenables efficient in-silico template matching. Leveraging the physical\nproperties of nanoscale memristors allows us to implement ultra-compact\nanalogue circuits for neural signal processing at the power cost of digital.\n",
        "pdf_link": "http://arxiv.org/pdf/1707.08772v1"
    },
    {
        "title": "Hybrid Pass Transistor Logic with Ambipolar Transistors",
        "authors": [
            "Xuan Hu",
            "Amy S. Abraham",
            "Jean Anne C. Incorvia",
            "Joseph S. Friedman"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  In comparison to the conventional complementary pull-up and pull-down logic\nstructure, the pass transistor logic (PTL) family reduces the number of\ntransistors required to perform logic functions, thereby reducing both area and\npower consumption. However, this logic family requires inter-stage inverters to\nensure signal integrity in cascaded logic circuits, and inverters must be used\nto provide each logical input signal in its complementary form. These inverters\nand complementary signals increase the device count and significantly degrade\noverall system efficiency.\n  Dual-gate ambipolar field-effect transistors natively provide a\nsingle-transistor XNOR operation and permit highly-efficient and compact\ncircuits due to their ambipolar capabilities. Similar to PTL, logic circuits\nbased on ambipolar field-effect transistors require complementary signals.\nTherefore, numerous inverters are required, with significant energy and area\ncosts.\n  Ambipolar field-effect transistors are a natural match for PTL, as hybrid\nambipolar-PTL circuits can simultaneously use these inverters to satisfy their\nnecessity in both PTL and ambipolar circuits. We therefore propose a new hybrid\nambipolar-PTL logic family that exploits the compact logic of PTL and the\nambipolar capabilities of ambipolar field-effect transistors. Novel hybrid\nambipolar-PTL circuits were designed and simulated in SPICE, demonstrating\nstrong signal integrity along with the efficiency advantages of using the\nrequired inverters to simultaneously satisfy the requirements of PTL and\nambipolar circuits. In comparison to the ambipolar field-effect transistors in\nthe conventional CMOS logic structure, our hybrid full adder circuit can reduce\npropagation delay by 47%, energy consumption by 88%, energy-delay product by a\nfactor of 9, and area-energy-delay product by a factor of 20.\n",
        "pdf_link": "http://arxiv.org/pdf/2002.01932v2"
    },
    {
        "title": "The Investigation of Negative Capacitance Vertical Nanowire FETs Based\n  on SPICE Model at Device-Circuit Level",
        "authors": [
            "Weixing Huang",
            "Huilong Zhu",
            "Kunpeng Jia",
            "Zhenhua Wu",
            "Xiaogen Yin",
            "Qiang Huo",
            "Yongkui Zhang"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  In this study, a SPICE model for negative capacitance vertical nanowire\nfield-effect-transistor (NC VNW-FET) based on BSIM-CMG model and\nLandau-Khalatnikov (LK) equation was presented. Suffering from the limitation\nof short gate length there is lack of controllable and integrative structures\nfor high performance NC VNW-FETs. A new kind of structure was proposed for NC\nVNW-FETs at sub-3nm node. Moreover, in order to understand and improve NC\nVNW-FETs, the S-shaped polarization-voltage curve (S-curve) was divided into\nfour regions and some new design rules were proposed. By using the SPICE model,\ndevice-circuit co-optimization was implemented. The co-design of gate work\nfunction (WF) and NC was investigated. A ring oscillator was simulated to\nanalyze the circuit energy-delay, and it shown that significant energy\nreduction, up to 88%, at iso-delay for NC VNW-FETs at low supply voltage can be\nachieved. This study gives a credible method to analysis the performance of NC\nbased devices and circuits and reveals the potential of NC VNW-FETs in\nlow-power applications.\n",
        "pdf_link": "http://arxiv.org/pdf/2002.03726v1"
    },
    {
        "title": "Hardware and software co-optimization for the initialization failure of\n  the ReRAM based cross-bar array",
        "authors": [
            "Youngseok Kim",
            "Seyoung Kim",
            "Chun-chen Yeh",
            "Vijay Narayanan",
            "Jungwook Choi"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Recent advances in deep neural network demand more than millions of\nparameters to handle and mandate the high-performance computing resources with\nimproved efficiency. The cross-bar array architecture has been considered as\none of the promising deep learning architectures that shows a significant\ncomputing gain over the conventional processors. To investigate the feasibility\nof the architecture, we examine non-idealities and their impact on the\nperformance. Specifically, we study the impact of failed cells due to the\ninitialization process of the resistive memory based cross-bar array. Unlike\nthe conventional memory array, individual memory elements cannot be rerouted\nand, thus, may have a critical impact on model accuracy. We categorize the\npossible failures and propose hardware implementation that minimizes\ncatastrophic failures. Such hardware optimization bounds the possible logical\nvalue of the failed cells and gives us opportunities to compensate for the loss\nof accuracy via off-line training. By introducing the random weight defects\nduring the training, we show that the model becomes more resilient on the\ndevice initialization failures, therefore, less prone to degrade the inference\nperformance due to the failed devices. Our study sheds light on the hardware\nand software co-optimization procedure to cope with potentially catastrophic\nfailures in the cross-bar array.\n",
        "pdf_link": "http://arxiv.org/pdf/2002.04605v1"
    },
    {
        "title": "Unconventional Bio-Inspired Model for Design of Logic Gates",
        "authors": [
            "Theofanis Floros",
            "Karolos-Alexandros Tsakalos",
            "Nikolaos Dourvas",
            "Michail-Antisthenis Tsompanas",
            "Georgios Ch. Sirakoulis"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  During the last years, a well studied biological substrate, namely Physarum\npolycephalum, has been proven efficient on finding appropriate and efficient\nsolutions in hard to solve complex mathematical problems. The plasmodium of P.\npolycephalum is a single-cell that serves as a prosperous bio-computational\nexample. Consequently, it has been successfully utilized in the past to solve a\nvariety of path problems in graphs and combinatorial problems. In this work,\nthis interesting behaviour is mimicked by a robust unconventional computational\nmodel, drawing inspiration from the notion of Cellular and Learning Automata.\nNamely, we employ principles of Cellular Automata (CAs) enriched with learning\ncapabilities to develop a robust computational model, able of modelling\nappropriately the aforementioned biological substrate and, thus, capturing its\ncomputational capabilities. CAs are very efficient in modelling biological\nsystems and solving scientific problems, owing to their ability of incarnating\nessential properties of a system where global behaviour arises as an effect of\nsimple components, interacting locally. The resulting computational tool, after\ncombining CAs with learning capabilities, should be appropriate for modelling\nthe behaviour of living organisms. Thus, the inherent abilities and\ncomputational characteristics of the proposed bio-inspired model are stressed\ntowards the experimental verification of Physarum's ability to model Logic\nGates, while trying to find minimal paths in properly configured mazes with\nfood sources. The presented simulation results for various Logic Gates are\nfound in good agreement, both qualitatively and quantitatively, with the\ncorresponding experimental results, proving the efficacy of this unconventional\nbio-inspired model and providing useful insights for its enhanced usage in\nvarious computing applications.\n",
        "pdf_link": "http://arxiv.org/pdf/2002.05767v2"
    },
    {
        "title": "Memristive oscillatory circuits for resolution of NP-complete logic\n  puzzles: Sudoku case",
        "authors": [
            "Theodoros Panagiotis Chatzinikolaou",
            "Iosif-Angelos Fyrigos",
            "Rafailia-Eleni Karamani",
            "Vasileios Ntinas",
            "Giorgos Dimitrakopoulos",
            "Sorin Cotofana",
            "Georgios Ch. Sirakoulis"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Memristor networks are capable of low-power and massive parallel processing\nand information storage. Moreover, they have presented the ability to apply for\na vast number of intelligent data analysis applications targeting mobile edge\ndevices and low power computing. Beyond the memory and conventional computing\narchitectures, memristors are widely studied in circuits aiming for increased\nintelligence that are suitable to tackle complex problems in a power and area\nefficient manner, offering viable solutions oftenly arriving also from the\nbiological principles of living organisms. In this paper, a memristive circuit\nexploiting the dynamics of oscillating networks is utilized for the resolution\nof very popular and NP-complete logic puzzles, like the well-known \"Sudoku\".\nMore specifically, the proposed circuit design methodology allows for\nappropriate usage of interconnections' advantages in a oscillation network and\nof memristor's switching dynamics resulting to logic-solvable puzzle-instances.\nThe reduced complexity of the proposed circuit and its increased scalability\nconstitute its main advantage against previous approaches and the broadly\npresented SPICE based simulations provide a clear proof of concept of the\naforementioned appealing characteristics.\n",
        "pdf_link": "http://arxiv.org/pdf/2002.06339v1"
    },
    {
        "title": "On the Complexity of the Cycles based Synthesis of Ternary Reversible\n  Circuits",
        "authors": [
            "Caroline Barbieri",
            "Claudio Moraga"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The paper studies the main aspects of the realization of 2 x 2 ternary\nreversible circuits based on cycles, considering the results of the realization\nof all 362,880 2 x 2 ternary reversible functions. It has been shown that in\nmost cases, realizations obtained with the MMD+ algorithm have a lower\ncomplexity (in terms of cost) than realizations based on cycles. In the paper\nit is shown under which conditions realizations based on transpositions may\nhave a higher or a lower cost than realizations using larger cycles. Finally it\nis shown that there are a few special cases where realizations based on\ntranspositions have the same cost or possibly lower cost than the MMD+ based\nrealizations. Aspects of scaleability are considered in terms of 2 x 2-based n\nx n reversible circuits.\n",
        "pdf_link": "http://arxiv.org/pdf/2002.07498v1"
    },
    {
        "title": "On Boolean gates in fungal colony",
        "authors": [
            "Andrew Adamatzky",
            "Martin Tegelaar",
            "Han A. B. Wosten",
            "Anna L. Powell",
            "Alexander E. Beasley",
            "Richard Mayne"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  A fungal colony maintains its integrity via flow of cytoplasm along mycelium\nnetwork. This flow, together with possible coordination of mycelium tips\npropagation, is controlled by calcium waves and associated waves of electrical\npotential changes. We propose that these excitation waves can be employed to\nimplement a computation in the mycelium networks. We use FitzHugh-Nagumo model\nto imitate propagation of excitation in a single colony of Aspergillus niger.\nBoolean values are encoded by spikes of extracellular potential. We represent\nbinary inputs by electrical impulses on a pair of selected electrodes and we\nrecord responses of the colony from sixteen electrodes. We derive sets of\ntwo-inputs-on-output logical gates implementable the fungal colony and analyse\ndistributions of the gates.\n",
        "pdf_link": "http://arxiv.org/pdf/2002.09680v1"
    },
    {
        "title": "Algorithms for Producing Linear Dilution Gradient with Digital\n  Microfluidics",
        "authors": [
            "Sukanta Bhattacharjee",
            "Ansuman Banerjee",
            "Tsung-Yi Ho",
            "Krishnendu Chakrabarty",
            "Bhargab B. Bhattacharya"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Digital microfluidic (DMF) biochips are now being extensively used to\nautomate several biochemical laboratory protocols such as clinical analysis,\npoint-of-care diagnostics, and polymerase chain reaction (PCR). In many\nbiological assays, e.g., in bacterial susceptibility tests, samples and\nreagents are required in multiple concentration (or dilution) factors,\nsatisfying certain \"gradient\" patterns such as linear, exponential, or\nparabolic. Dilution gradients are usually prepared with continuous-flow\nmicrofluidic devices; however, they suffer from inflexibility,\nnon-programmability, and from large requirement of costly stock solutions. DMF\nbiochips, on the other hand, are shown to produce, more efficiently, a set of\nrandom dilution factors. However, all existing algorithms fail to optimize the\ncost or performance when a certain gradient pattern is required. In this work,\nwe present an algorithm to generate any arbitrary linear gradient, on-chip,\nwith minimum wastage, while satisfying a required accuracy in the concentration\nfactor. We present new theoretical results on the number of mix-split\noperations and waste computation, and prove an upper bound on the storage\nrequirement. The corresponding layout design of the biochip is also proposed.\nSimulation results on different linear gradients show a significant improvement\nin sample cost over three earlier algorithms used for the generation of\nmultiple concentrations.\n",
        "pdf_link": "http://arxiv.org/pdf/1307.1251v1"
    },
    {
        "title": "Nanowire Volatile RAM as an Alternative to SRAM",
        "authors": [
            "Mostafizur Rahman",
            "Santosh Khasanvis",
            "Csaba Andras Moritz"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Maintaining benefits of CMOS technology scaling is becoming challenging due\nto increased manufacturing complexities and unwanted passive power\ndissipations. This is particularly challenging in SRAM, where manufacturing\nprecision and leakage power control are critical issues. To alleviate some of\nthese challenges a novel non-volatile memory alternative to SRAM was proposed\ncalled nanowire volatile RAM (NWRAM). Due to NWRAMs regular grid based layout\nand innovative circuit style, manufacturing complexity is reduced and at the\nsame time considerable benefits are attained in terms of performance and\nleakage power reduction. In this paper, we elaborate more on NWRAM circuit\naspects and manufacturability, and quantify benefits at 16nm technology node\nthrough simulation against state-of-the-art 6T-SRAM and gridded 8T-SRAM\ndesigns. Our results show the 10T-NWRAM to be 2x faster and 35x better in terms\nof leakage when compared to high performance gridded 8T-SRAM design.\n",
        "pdf_link": "http://arxiv.org/pdf/1404.0615v1"
    },
    {
        "title": "A fractal approach to the dark silicon problem: a comparison of 3D\n  computer architectures -- standard slices versus fractal Menger sponge\n  geometry",
        "authors": [
            "Richard Herrmann"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  The dark silicon problem, which limits the power-growth of future computer\ngenerations, is interpreted as a heat energy transport problem when increasing\nthe energy emitting surface area within a given volume. A comparison of two\n3D-configuration models, namely a standard slicing and a fractal surface\ngeneration within the Menger sponge geometry is presented. It is shown, that\nfor iteration orders $n>3$ the fractal model shows increasingly better thermal\nbehavior. As a consequence cooling problems may be minimized by using a fractal\narchitecture. Therefore the Menger sponge geometry is a good example for\nfractal architectures applicable not only in computer science, but also e.g. in\nchemistry when building chemical reactors, optimizing catalytic processes or in\nsensor construction technology building highly effective sensors for toxic\ngases or water analysis.\n",
        "pdf_link": "http://arxiv.org/pdf/1404.1891v2"
    },
    {
        "title": "Transmit Pulse Shaping for Molecular Communications",
        "authors": [
            "Siyi Wang",
            "Weisi Guo",
            "Mark D. McDonnell"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  This paper presents a method for shaping the transmit pulse of a molecular\nsignal such that the diffusion channel's response is a sharp pulse. The impulse\nresponse of a diffusion channel is typically characterised as having an\ninfinitely long transient response. This can cause severe\ninter-symbol-interference, and reduce the achievable reliable bit rate. We\nachieve the desired chemical channel response by poisoning the channel with a\nsecondary compound, such that it chemically cancels aspects of the primary\ninformation signal. We use two independent methods to show that the chemical\nconcentration of the \\emph{information signal} should be $\\propto \\delta(t)$\nand that of the \\emph{poison signal} should be $\\propto t^{-3/2}$.\n",
        "pdf_link": "http://arxiv.org/pdf/1404.3104v1"
    },
    {
        "title": "A Compressive Multi-Mode Superresolution Display",
        "authors": [
            "Felix Heide",
            "James Gregson",
            "Gordon Wetzstein",
            "Ramesh Raskar",
            "Wolfgang Heidrich"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Compressive displays are an emerging technology exploring the co-design of\nnew optical device configurations and compressive computation. Previously,\nresearch has shown how to improve the dynamic range of displays and facilitate\nhigh-quality light field or glasses-free 3D image synthesis. In this paper, we\nintroduce a new multi-mode compressive display architecture that supports\nswitching between 3D and high dynamic range (HDR) modes as well as a new\nsuper-resolution mode. The proposed hardware consists of readily-available\ncomponents and is driven by a novel splitting algorithm that computes the pixel\nstates from a target high-resolution image. In effect, the display pixels\npresent a compressed representation of the target image that is perceived as a\nsingle, high resolution image.\n",
        "pdf_link": "http://arxiv.org/pdf/1404.5916v1"
    },
    {
        "title": "Memristor Load Current Mirror Circuit",
        "authors": [
            "Olga Krestinskaya",
            "Irina Fedorova",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Simple current mirrors with semiconductor resistive loads suffer from large\non-chip area, leakage currents and thermal effects. In this paper, we report\nthe feasibility of using memristive loads as a replacement of semiconductor\nresistors in simplistic current mirror configuration. We report power, area and\ntotal harmonic distribution, and report the corner conditions on resistance\ntolerances.\n",
        "pdf_link": "http://arxiv.org/pdf/1506.06691v1"
    },
    {
        "title": "Hybrid Memristor-CMOS (MeMOS) based Logic Gates and Adder Circuits",
        "authors": [
            "Tejinder Singh"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Practical memristor came into picture just few years back and instantly\nbecame the topic of interest for researchers and scientists. Memristor is the\nfourth basic two-terminal passive circuit element apart from well known\nresistor, capacitor and inductor. Recently, memristor based architectures has\nbeen proposed by many researchers. In this paper, we have designed a hybrid\nMemristor-CMOS (MeMOS) logic based adder circuit that can be used in numerous\nlogic computational architectures. We have also analyzed the transient response\nof logic gates designed using MeMOS logic circuits. MeMOS use CMOS 180 nm\nprocess with memristor to compute boolean logic operations. Various parameters\nincluding speed, ares, delay and power dissipation are computed and compared\nwith standard CMOS 180 nm logic design. The proposed logic shows better area\nutilization and excellent results from existing CMOS logic circuits at standard\n1.8 V operating voltage.\n",
        "pdf_link": "http://arxiv.org/pdf/1506.06735v1"
    },
    {
        "title": "Binary full adder, made of fusion gates, in sub-excitable\n  Belousov-Zhabotinsky system",
        "authors": [
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  A sub-excitable BZ medium responds to asymmetric local perturbation by\nproducing travelling localised excitation wave-fragments, distant relatives of\ndissipative solitons. The size and life span of an excitation wave-fragment\ndepend on the illumination level of the medium. Under the right conditions the\nwave-fragments conserve their shape and velocity vectors for extended time\nperiods. We interpret the wave-fragments as values of Boolean variables. When\ntwo or more wave-fragments collide they annihilate or merge into a new\nwave-fragment. States of the logic variables, represented by the\nwave-fragments, are changed in the result of the collision between the\nwave-fragments. Thus, a logical gate is implemented. Several theoretical\ndesigns and experimental laboratory implementations of Boolean logic gates have\nbeen proposed in the past but little has been done cascading the gates into\nbinary arithmetical circuits. We propose a unique design of a binary one-bit\nfull adder based on a fusion gate. A fusion gate is a two-input three-output\nlogical device which calculates conjunction of the input variables and\nconjunction of one input variable with negation of another input variable. The\ngate is made of three channels: two channels cross each other at an angle,\nthird channel starts at the junction. The channels contain BZ medium. When two\nexcitation wave-fragments, travelling towards each other along input channels,\ncollide at the junction they merge into a single wave-front travelling along\nthe third channel. If there is just one wave-front in the input channel, the\nfront continues its propagation undisturbed. We make a one-bit full adder by\ncascading two fusion gates. We show how to cascade the adder blocks into a\nmany-bit full adder. We evaluate feasibility of our designs by simulating\nevolution of excitation in the gates and adders using numerical integration of\nOregonator equations.\n",
        "pdf_link": "http://arxiv.org/pdf/1506.08399v1"
    },
    {
        "title": "Discrete and Continuous Systems of Logic in Nuclear Magnetic Resonance",
        "authors": [
            "Pedro M. Aguiar",
            "Robert Hornby",
            "Cameron McGarry",
            "Simon O'Keefe",
            "Angelika Sebald"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  We implement several non-binary logic systems using the spin dynamics of\nnuclear spins in nuclear magnetic resonance (NMR). The NMR system is a suitable\ntest system because of its high degree of experimental control; findings from\nNMR implementations are relevant for other computational platforms exploiting\nparticles with spin, such as electrons or photons. While we do not expect the\nNMR system to become a practical computational device, it is uniquely useful to\nexplore strengths and weaknesses of unconventional computational approaches,\nsuch as non-binary logic.\n",
        "pdf_link": "http://arxiv.org/pdf/1512.00521v1"
    },
    {
        "title": "Spin-Torque Sensors for Energy Efficient High Speed Long Interconnects",
        "authors": [
            "Zubair Al Azim",
            "Abhronil Sengupta",
            "Syed Shakib Sarwar",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  In this paper, we propose a Spin-Torque (ST) based sensing scheme that can\nenable energy efficient multi-bit long distance interconnect architectures.\nCurrent-mode interconnects have recently been proposed to overcome the\nperformance degradations associated with conventional voltage mode Copper (Cu)\ninterconnects. However, the performance of current mode interconnects are\nlimited by analog current sensing transceivers and equalization circuits. As a\nsolution, we propose the use of ST based receivers that use Magnetic Tunnel\nJunctions (MTJ) and simple digital components for current-to-voltage conversion\nand do not require analog transceivers. We incorporate Spin-Hall Metal (SHM) in\nour design to achieve high speed sensing. We show both single and multi-bit\noperations that reveal major benefits at higher speeds. Our simulation results\nshow that the proposed technique consumes only 3.93-4.72 fJ/bit/mm energy while\noperating at 1-2 Gbits/sec; which is considerably better than existing charge\nbased interconnects. In addition, Voltage Controlled Magnetic Anisotropy (VCMA)\ncan reduce the required current at the sensor. With the inclusion of VCMA, the\nenergy consumption can be further reduced to 2.02-4.02 fJ/bit/mm\n",
        "pdf_link": "http://arxiv.org/pdf/1512.00762v1"
    },
    {
        "title": "Building exploration with leeches Hirudo verbana",
        "authors": [
            "Andrew Adamatzky",
            "Georgios Ch. Sirakoulis"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Safe evacuation of people from building and outdoor environments, and search\nand rescue operations, always will remain actual in course of all\nsocio-technological developments. Modern facilities offer a range of automated\nsystems to guide residents towards emergency exists. The systems are assumed to\nbe infallible. But what if they fail? How occupants not familiar with a\nbuilding layout will be looking for exits in case of very limited visibility\nwhere tactile sensing is the only way to assess the environment? Analogous\nmodels of human behaviour, and socio-dynamics in general, are provided to be\nfruitful ways to explore alternative, or would-be scenarios. Crowd, or a single\nperson, dynamics could be imitated using particle systems, reaction-diffusion\nchemical medium, electro-magnetic fields, or social insects. Each type of\nanalogous model offer unique insights on behavioural patterns of natural\nsystems in constrained geometries. In this particular paper we have chosen\nleeches to analyse patterns of exploration. Reasons are two-fold. First, when\ndeprived from other stimuli leeches change their behavioural modes in an\nautomated regime in response to mechanical stimulation. Therefore leeches can\ngive us invaluable information on how human beings might behave under stress\nand limited visibility. Second, leeches are ideal blueprints of future\nsoft-bodied rescue robots. Leeches have modular nervous circuitry with a rich\nbehavioral spectrum. Leeches are multi-functional, fault-tolerant with\nautonomous inter-segment coordination and adaptive decision-making. We aim to\nanswer the question: how efficiently a real building can be explored and\nwhether there any dependencies on the pathways of exploration and geometrical\ncomplexity of the building. In our case studies we use templates made on the\nfloor plan of real building.\n",
        "pdf_link": "http://arxiv.org/pdf/1512.01871v1"
    },
    {
        "title": "On exploration of geometrically constrained space by medicinal leeches\n  Hirudo verbana",
        "authors": [
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Leeches are fascinating creatures: they have simple modular nervous circuitry\nm yet exhibit a rich spectrum of behavioural modes. Leeches could be ideal\nblue-prints for designing flexible soft robots which are modular,\nmulti-functional, fault-tolerant, easy to control, capable for navigating using\noptical, mechanical and chemical sensorial inputs, have autonomous\ninter-segmental coordination and adaptive decision-making. With future designs\nof leech-robots in mind we study how leeches behave in geometrically\nconstrained spaces. Core results of the paper deal with leeches exploring a row\nof rooms arranged along a narrow corridor. In laboratory experiments we find\nthat rooms closer to ends of the corridor are explored by leeches more often\nthan rooms in the middle of the corridor. Also, in series of scoping\nexperiments, we evaluate leeches capabilities to navigating in mazes towards\nsources of vibration and chemo-attraction. We believe our results lay\nfoundation for future developments of robots mimicking behaviour of leeches.\n",
        "pdf_link": "http://arxiv.org/pdf/1512.01878v1"
    },
    {
        "title": "Living Wires - Effects of Size and Coating of Gold Nanoparticles in\n  Altering the Electrical Properties of Physarum polycephalum and Lettuce\n  Seedlings",
        "authors": [
            "Nina Gizzie",
            "Richard Mayne",
            "Shlomo Yitzchaik",
            "Muhamad Ikbal",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  The manipulation of biological substrates is becoming more popular route\ntowards generating novel computing devices. Physarum polycephalum is used as a\nmodel organism in biocomputing because it can create `wires' for use in hybrid\ncircuits; programmable growth by manipulation through external stimuli and the\nability withstanding a current and its tolerance to hybridisation with a\nvariety of nano/microparticles. Lettuce seedlings have also had previous\ninterest invested in them for generating plant wires, although currently there\nis little information as to their suitability for such applications. In this\nstudy both P. polycephalum and Lettuce seedlings were hybridised with gold\nnanoparticles - functionalised and unfunctionalised - to explore their uptake,\ntoxicological effects and, crucially, any alterations in electrical properties\nthey bestow upon the organisms. Using various microscopy techniques it was\nshown that P. polycephalum and lettuce seedlings are able to internalize\nnanoparticles and assemble them in vivo, however some toxicological effects\nwere observed. The electrical resistance of both lettuce seedlings and P.\npolycephalum was found to decrease, the most significant reduction being with\nlettuce seedlings whose resistance reduced from 3MOhms to 0.5MOhms. We conclude\nthat gold is a suitable nanomaterial for biohybridisation specifically in\ncreating conductive pathways for more efficient biological wires in\nself-growing hybrid circuitry.\n",
        "pdf_link": "http://arxiv.org/pdf/1512.01976v1"
    },
    {
        "title": "On hybrid circuits exploiting thermistive properties of slime mould",
        "authors": [
            "Xavier Alexis Walter",
            "Ian Horsfield",
            "Richard Mayne",
            "Ioannis A. Ieropoulos",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Slime mould Physarum polycephalum is a single cell visible by unaided eye.\nLet the slime mould span two electrodes with a single protoplasmic tube: if the\ntube is heated to approximately 40{\\deg}C, the electrical resistance of the\nprotoplasmic tube increases from 3 M{\\Omega} to approximatively 10'000\nM{\\Omega}. The organism's resistance is not proportional nor correlated to the\ntemperature of its environment. Slime mould can therefore not be considered as\na thermistor but rather as a thermic switch. We employ the P. polycephalum\nthermic switch to prototype hybrid electrical analog summator, NAND gates, and\ncascade the gates into Flip-Flop latch. Computing operations performed on this\nbio-hybrid computing circuitry feature high repeatability, reproducibility and\ncomparably low propagation delays\n",
        "pdf_link": "http://arxiv.org/pdf/1512.02483v1"
    },
    {
        "title": "A Fair Admission Control Mechanism for Efficient Utilization of\n  Resources in On-chip Nanophotonic Crossbars",
        "authors": [
            "Seyed Hessam Mirsadeghi",
            "Ahmad Khonsari",
            "Mohammad Sadegh Talebi",
            "Behnam Khodabandeloo"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Advances in CMOS-compatible photonic elements have made it plausible to\nexploit nanophotonic communications to overcome the limitations of traditional\nNoCs. Amongst various proposed nanophotonic architectures, optical crossbars\nhave been shown to provide high performance in terms of bandwidth and latency.\nIn general, optical crossbars provide a vast volume of network resources that\nare shared among all the cores within the chip. In this paper, we present a\nfair and efficient admission control mechanism for shared wavelengths and\nbuffer space in optical crossbars. We model buffer management and wavelength\nassignment as a utility-based convex optimization problem, whose solution\ndetermines the admission control policy. Thanks to efficient convex\noptimization techniques, we obtain the globally optimal solution of the\nadmission control optimization problem by using simple and yet efficient\niterative algorithms. We cast our solution procedure as an iterative algorithm\nto be implemented a central admission controller. Our experimental results\ncorroborate the gain that can be obtained by using such an admission controller\nto manage the shared resources of the system. Furthermore, they confirm that\nthe proposed admission control algorithm works well for various traffic\npatterns and parameters, and evinces a tractable scalability with increase in\nthe number of cores of the crossbar.\n",
        "pdf_link": "http://arxiv.org/pdf/1512.04106v2"
    },
    {
        "title": "Reactive Receiver Modeling for Diffusive Molecular Communication Systems\n  with Molecule Degradation",
        "authors": [
            "Arman Ahmadzadeh",
            "Hamidreza Arjmanidi",
            "Andreas Burkovski",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  In this paper, we consider the diffusive molecular communication channel\nbetween a transmitter nano-machine and a receiver nano-machine in a fluid\nenvironment. The information molecules released by the transmitter nano-machine\ninto the environment can degrade in the channel via a first-order degradation\nreaction and those that reach the receiver nano-machine can participate in a\nreversible bimolecular-reaction with receiver receptor proteins. We derive a\nclosed-form analytical expression for the expected received signal at the\nreceiver, i.e., the expected number of activated receptors on the surface of\nthe receiver. The accuracy of the derived analytical result is verified with a\nBrownian motion particle-based simulation of the environment.\n",
        "pdf_link": "http://arxiv.org/pdf/1512.06726v1"
    },
    {
        "title": "Thermal Aware Design Method for VCSEL-Based On-Chip Optical Interconnect",
        "authors": [
            "Hui Li",
            "Alain Fourmigue",
            "SÃ©bastien Le Beux",
            "Xavier Letartre",
            "Ian O 'Connor",
            "Gabriela Nicolescu"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Optical Network-on-Chip (ONoC) is an emerging technology considered as one of\nthe key solutions for future generation on-chip interconnects. However, silicon\nphotonic devices in ONoC are highly sensitive to temperature variation, which\nleads to a lower efficiency of Vertical-Cavity Surface-Emitting Lasers\n(VCSELs), a resonant wavelength shift of Microring Resonators (MR), and results\nin a lower Signal to Noise Ratio (SNR). In this paper, we propose a methodology\nenabling thermal-aware design for optical interconnects relying on\nCMOS-compatible VCSEL. Thermal simulations allow designing ONoC interfaces with\nlow gradient temperature and analytical models allow evaluating the SNR.\n",
        "pdf_link": "http://arxiv.org/pdf/1512.07491v1"
    },
    {
        "title": "Optical Crossbars on Chip: a comparative study based on worst-case\n  losses",
        "authors": [
            "Hui Li",
            "SÃ©bastien Le Beux",
            "Gabriela Nicolescu",
            "Jelena Trajkovic",
            "Ian O 'Connor"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  The many cores design research community have shown high interest in optical\ncrossbars on chip for more than a decade. Key properties of optical crossbars,\nnamely a) contention free data routing b) low latency communication and c)\npotential for high bandwidth through the use of WDM, motivate several\nimplementations of this type of interconnect. These implementations demonstrate\nvery different scalability and power efficiency ability depending on three key\ndesign factors: a) the network topology, b) the considered layout and the c)\nthe injection losses induced by the fabrication process. In this paper, the\nworst-case optical losses of crossbar implementations are compared according to\nthe factors mentioned above. The comparison results has the potential to help\nmany cores system designer to select the most appropriate crossbar\nimplementation according, for instance, to the number of IP cores and the chip\ndie size.\n",
        "pdf_link": "http://arxiv.org/pdf/1512.07492v1"
    },
    {
        "title": "Energy-efficient optical crossbars on chip with multi-layer deposited\n  silicon",
        "authors": [
            "Hui Li",
            "SÃ©bastien Le Beux",
            "Gabriela Nicolescu",
            "Ian O 'Connor"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  The many cores design research community have shown high interest in optical\ncrossbars on chip for more than a decade. Key properties of optical crossbars,\nnamely a) contention-free data routing b) low-latency communication and c)\npotential for high bandwidth through the use of WDM, motivate several\nimplementations. These implementations demonstrate very different scalability\nand power efficiency ability depending on three key design factors: a) the\nnetwork topology, b) the considered layout and c) the insertion losses induced\nby the fabrication process. The emerging design technique relying on\nmulti-layer deposited silicon allows reducing optical losses, which may lead to\nsignificant reduction of the power consumption. In this paper, multi-layer\ndeposited silicon based crossbars are proposed and compared. The results\nindicate that the proposed ring-based network exhibits, on average, 22% and\n51.4% improvement for worst-case and average losses respectively compared to\nthe most power-efficient related crossbars.\n",
        "pdf_link": "http://arxiv.org/pdf/1512.07493v1"
    },
    {
        "title": "Thirty eight things to do with live slime mould",
        "authors": [
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Slime mould \\emph{Physarum polycephalum} is a large single cell capable for\ndistributed sensing, concurrent information processing, parallel computation\nand decentralised actuation. The ease of culturing and experimenting with\nPhysarum makes this slime mould an ideal substrate for real-world\nimplementations of unconventional sensing and computing devices. In the last\ndecade the Physarum became a swiss knife of the unconventional computing: give\nthe slime mould a problem it will solve it. We provide a concise summary of\nwhat exact computing and sensing operations are implemented with live slime\nmould. The Physarum devices range from morphological processors for\ncomputational geometry to experimental archeology tools, from self-routing\nwires to memristors, from devices approximating a shortest path to analog\nphysical models of space exploration.\n",
        "pdf_link": "http://arxiv.org/pdf/1512.08230v1"
    },
    {
        "title": "New Designs of Universal Reversible Gate Library",
        "authors": [
            "Rasha Montaser",
            "Ahmed Younes",
            "Mahmoud Abdel-Aty"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  We present new algorithms to synthesize exact universal reversible gate\nlibrary for various types of gates and costs. We use the powerful algebraic\nsoftware GAP for implementation and examination of our algorithms and the\nreversible logic synthesis problems have been reduced to group theory problems.\nIt is shown that minimization of arbitrary cost functions of gates and orders\nof magnitude are faster than its previously counterparts for reversible logic\nsynthesis. Experimental results show that a significant improvement over the\npreviously proposed synthesis algorithm is obtained compared with the existing\napproaches to reversible logic synthesis.\n",
        "pdf_link": "http://arxiv.org/pdf/1512.08991v1"
    },
    {
        "title": "Evaluating Ternary Adders using a hybrid Memristor / CMOS approach",
        "authors": [
            "Dietmar Fey"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  This paper investigates the potentials of using a hybrid memristor CMOS\ntechnology, called MeMOS, for the realisation of ternary adders. Ternary adders\nexploit the qualitative advantage of multi-value storage capability of\nmemristors compared to conventional CMOS flip-flops storing only binary values\nin one cell. Furthermore they carry out an addition in $O(1)$ and are therefore\nconsidered. The MeMOS approach is compared to a CMOS solution for the ternary\nadders using multi value memristors as registers concerning the achievable\nlatency and the energy consumption. It is shown that using the TEAM, VTEAM\nmodel and a model considering commercially available memristors from Known the\napproach of using CMOS ternary adders using memristors as multi-value register\nmemory is to prefer. MeMOS circuits have advantages for a static operation\nmode, i.e. if they are operated after a reset.\n",
        "pdf_link": "http://arxiv.org/pdf/1701.00065v1"
    },
    {
        "title": "High Performance CNFET-based Ternary Full Adders",
        "authors": [
            "Fazel Sharifi",
            "Atiyeh Panahi",
            "Mohammad Hossein Moaiyeri",
            "Keivan Navi"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  This paper investigates the use of carbon nanotube field effect transistors\n(CNFETs) for the design of ternary full adder cells. The proposed circuits have\nbeen designed based on the unique properties of CNFETs such as having desired\nthreshold voltages by adjusting diameter of the CNFETs gate nanotubes. The\nproposed circuits are examined using HSPICE simulator with the standard 32 nm\nCNFET technology. The proposed methods are simulated at different conditions\nsuch as different supply voltages, different temperature and operational\nfrequencies. Simulation results show that the proposed designs are faster than\nthe state of the art CNFET based ternary full adders.\n",
        "pdf_link": "http://arxiv.org/pdf/1701.00307v1"
    },
    {
        "title": "Complete DFM Model for High-Performance Computing SoCs with Guard Ring\n  and Dummy Fill Effect",
        "authors": [
            "Chun-Chen Liu",
            "Oscar Lau",
            "Jason Y. Du"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  For nanotechnology, the semiconductor device is scaled down dramatically with\nadditional strain engineering for device enhancement, the overall device\ncharacteristic is no longer dominated by the device size but also circuit\nlayout. The higher order layout effects, such as well proximity effect (WPE),\noxide spacing effect (OSE) and poly spacing effect (PSE), play an important\nrole for the device performance, it is critical to understand Design for\nManufacturability (DFM) impacts with various layout topology toward the overall\ncircuit performance. Currently, the layout effects (WPE, OSE and PSE) are\nvalidated through digital standard cell and analog differential pair test\nstructure. However, two analog layout structures: the guard ring and dummy fill\nimpact are not well studied yet, then, this paper describes the current mirror\ntest circuit to examine the guard ring and dummy fills DFM impacts using TSMC\n28nm HPM process.\n",
        "pdf_link": "http://arxiv.org/pdf/1701.00460v1"
    },
    {
        "title": "Loss and Bandwidth Studies on Multimode Polymer Waveguide Components for\n  On-Board High-Speed Optical Interconnects",
        "authors": [
            "Jian Chen",
            "Nikolaos Bamiedakis",
            "Peter P. Vasil'ev",
            "Richard V. Penty",
            "Ian H. White"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Optical interconnects play a key role in the implementation of high-speed\nshort-reach communication links within high-performance electronic systems.\nMultimode polymer waveguides in particular are strong candidates for use in\npassive optical backplanes as they can be cost-effectively integrated onto\nstandard PCBs. Various optical backplanes using this technology and featuring a\nlarge number of multimode polymer waveguide components have been recently\ndemonstrated. The optimisation of the loss performance of these complex\nwaveguide layouts becomes particularly important at high data rates (>=25 Gb/s)\ndue to the associated stringent power budget requirements. Moreover, launch\nconditions have to be carefully considered in such systems due to the\nhighly-multimoded nature of this waveguide technology. In this paper therefore,\nwe present thorough loss and bandwidth studies on siloxane-based multimode\nwaveguides and waveguide components (i.e. bends and crossings) that enable the\nimplementation of passive optical backplanes. The performance of these\ncomponents is experimentally investigated under different launch conditions for\ndifferent waveguide profiles that can be readily achieved through fabrication.\nUseful design rules on the use of waveguide bends and crossings are derived for\neach waveguide type. It is shown that the choice of waveguide parameters\ndepends on the particular waveguide layout, assumed launch conditions and\ndesired link bandwidth. As an application of these studies, the obtained\nresults are employed to optimise the loss performance of a 10-card shuffle\nrouter and enable >=40 Gb/s data transmission.\n",
        "pdf_link": "http://arxiv.org/pdf/1701.00846v1"
    },
    {
        "title": "An Accurate Interconnect Test Structure for Parasitic Validation in\n  On-Chip Machine Learning Accelerators",
        "authors": [
            "Chun-Chen Liu",
            "Oscar Law",
            "Fei Li"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  For nanotechnology nodes, the feature size is shrunk rapidly, the wire\nbecomes narrow and thin, it leads to high RC parasitic, especially for\nresistance. The overall system performance are dominated by interconnect rather\nthan device. As such, it is imperative to accurately measure and model\ninterconnect parasitic in order to predict interconnect performance on silicon.\nDespite many test structures developed in the past to characterize device\nmodels and layout effects, only few of them are available for interconnects.\nNevertheless, they are either not suitable for real chip implementation or too\ncomplicated to be embedded. A compact yet comprehensive test structure to\ncapture all interconnect parasitic in a real chip is needed. To address this\nproblem, this paper describes a set of test structures that can be used to\nstudy the timing performance (i.e. propagation delay and crosstalk) of various\ninterconnect configurations. Moreover, an empirical model is developed to\nestimate the actual RC parasitic. Compared with the state-of-the-art\ninterconnect test structures, the new structure is compact in size and can be\neasily embedded on die as a parasitic variation monitor. We have validated the\nproposed structure on a test chip in TSMC 28nm HPM process. Recently, the test\nstructure is further modified to identify the serious interconnect process\nissues for critical path design using TSMC 7nm FF process.\n",
        "pdf_link": "http://arxiv.org/pdf/1701.03181v3"
    },
    {
        "title": "Mixed-Precision In-Memory Computing",
        "authors": [
            "Manuel Le Gallo",
            "Abu Sebastian",
            "Roland Mathis",
            "Matteo Manica",
            "Heiner Giefers",
            "Tomas Tuma",
            "Costas Bekas",
            "Alessandro Curioni",
            "Evangelos Eleftheriou"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  As CMOS scaling reaches its technological limits, a radical departure from\ntraditional von Neumann systems, which involve separate processing and memory\nunits, is needed in order to significantly extend the performance of today's\ncomputers. In-memory computing is a promising approach in which nanoscale\nresistive memory devices, organized in a computational memory unit, are used\nfor both processing and memory. However, to reach the numerical accuracy\ntypically required for data analytics and scientific computing, limitations\narising from device variability and non-ideal device characteristics need to be\naddressed. Here we introduce the concept of mixed-precision in-memory\ncomputing, which combines a von Neumann machine with a computational memory\nunit. In this hybrid system, the computational memory unit performs the bulk of\na computational task, while the von Neumann machine implements a backward\nmethod to iteratively improve the accuracy of the solution. The system\ntherefore benefits from both the high precision of digital computing and the\nenergy/areal efficiency of in-memory computing. We experimentally demonstrate\nthe efficacy of the approach by accurately solving systems of linear equations,\nin particular, a system of 5,000 equations using 998,752 phase-change memory\ndevices.\n",
        "pdf_link": "http://arxiv.org/pdf/1701.04279v5"
    },
    {
        "title": "A Resistive CAM Processing-in-Storage Architecture for DNA Sequence\n  Alignment",
        "authors": [
            "Roman Kaplan",
            "Leonid Yavits",
            "Ran Ginosar",
            "Uri Weiser"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  A novel processing-in-storage (PRinS) architecture based on Resistive CAM\n(ReCAM) is described and proposed for Smith-Waterman (S-W) sequence alignment.\nThe ReCAM massively-parallel compare operation finds matching base-pairs in a\nfixed number of cycles, regardless of sequence length. The ReCAM PRinS S-W\nalgorithm is simulated and compared to FPGA, Xeon Phi and GPU-based\nimplementations, showing at least 4.7x higher throughput and at least 15x lower\npower dissipation.\n",
        "pdf_link": "http://arxiv.org/pdf/1701.04723v2"
    },
    {
        "title": "Nano-Intrinsic True Random Number Generation",
        "authors": [
            "Jeeson Kim",
            "Taimur Ahmed",
            "Hussein Nili",
            "Nhan Duy Truong",
            "Jiawei Yang",
            "Doo Seok Jeong",
            "Sharath Sriram",
            "Damith C. Ranasinghe",
            "Omid Kavehei"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Recent advances in predictive data analytics and ever growing digitalization\nand connectivity with explosive expansions in industrial and consumer\nInternet-of-Things (IoT) has raised significant concerns about security of\npeople's identities and data. It has created close to ideal environment for\nadversaries in terms of the amount of data that could be used for modeling and\nalso greater accessibility for side-channel analysis of security primitives and\nrandom number generators. Random number generators (RNGs) are at the core of\nmost security applications. Therefore, a secure and trustworthy source of\nrandomness is required to be found. Here, we present a differential circuit for\nharvesting one of the most stochastic phenomenon in solid-state physics, random\ntelegraphic noise (RTN), that is designed to demonstrate significantly lower\nsensitivities to other sources of noises, radiation and temperature\nfluctuations. We use RTN in amorphous SrTiO3-based resistive memories to\nevaluate the proposed true random number generator (TRNG). Successful\nevaluation on conventional true randomness tests (NIST tests) has been shown.\nRobustness against using predictive machine learning and side-channel attacks\nhave also been demonstrated in comparison with non-differential readouts\nmethods.\n",
        "pdf_link": "http://arxiv.org/pdf/1701.06020v1"
    },
    {
        "title": "Neuromorphic computing with nanoscale spintronic oscillators",
        "authors": [
            "Jacob Torrejon",
            "Mathieu Riou",
            "Flavio Abreu Araujo",
            "Sumito Tsunegi",
            "Guru Khalsa",
            "Damien Querlioz",
            "Paolo Bortolotti",
            "Vincent Cros",
            "Akio Fukushima",
            "Hitoshi Kubota",
            "Shinji Yuasa",
            "M. D. Stiles",
            "Julie Grollier"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Neurons in the brain behave as non-linear oscillators, which develop rhythmic\nactivity and interact to process information. Taking inspiration from this\nbehavior to realize high density, low power neuromorphic computing will require\nhuge numbers of nanoscale non-linear oscillators. Indeed, a simple estimation\nindicates that, in order to fit a hundred million oscillators organized in a\ntwo-dimensional array inside a chip the size of a thumb, their lateral\ndimensions must be smaller than one micrometer. However, despite multiple\ntheoretical proposals, there is no proof of concept today of neuromorphic\ncomputing with nano-oscillators. Indeed, nanoscale devices tend to be noisy and\nto lack the stability required to process data in a reliable way. Here, we show\nexperimentally that a nanoscale spintronic oscillator can achieve spoken digit\nrecognition with accuracies similar to state of the art neural networks. We\npinpoint the regime of magnetization dynamics leading to highest performance.\nThese results, combined with the exceptional ability of these spintronic\noscillators to interact together, their long lifetime, and low energy\nconsumption, open the path to fast, parallel, on-chip computation based on\nnetworks of oscillators.\n",
        "pdf_link": "http://arxiv.org/pdf/1701.07715v2"
    },
    {
        "title": "Energy-Efficient Memories using Magneto-Electric Switching of\n  Ferromagnets",
        "authors": [
            "Akhilesh Jaiswal",
            "Indranil Chakraborty",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Voltage driven magneto-electric (ME) switching of ferro-magnets has shown\npotential for future low-energy spintronic memories. In this paper, we first\nanalyze two different ME devices viz. ME-MTJ and ME-XNOR device with respect to\nwritability, readability and switching speed. Our analysis is based on a\ncoupled magnetization dynamics and electron transport model. Subsequently, we\nshow that the decoupled read/write path of ME-MTJs can be utilized to construct\nan energy-efficient dual port memory. Further, we also propose a novel content\naddressable memory (CAM) exploiting the compact XNOR operation enabled by\nME-XNOR device.\n",
        "pdf_link": "http://arxiv.org/pdf/1701.08208v1"
    },
    {
        "title": "Semiempirical Modeling of Reset Transitions in Unipolar\n  Resistive-Switching Based Memristors",
        "authors": [
            "Rodrigo Picos",
            "Juan Bautista Roldan",
            "Mohamed Moner Al Chawa",
            "Pedro Garcia-Fernandez",
            "Francisco Jimenez-Molinos",
            "Eugeni Garcia-Moreno"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  We have measured the transition process from the high to low resistivity\nstates, i.e., the reset process of resistive switching based memristors based\non Ni/HfO2/Si-n+ structures, and have also developed an analytical model for\ntheir electrical characteristics. When the characteristic curves are plotted in\nthe current-voltage (I-V) domain a high variability is observed. In spite of\nthat, when the same curves are plotted in the charge-flux domain (Q-f), they\ncan be described by a simple model containing only three parameters: the charge\n(Qrst) and the flux (frst) at the reset point, and an exponent, n, relating the\ncharge and the flux before the reset transition. The three parameters can be\neasily extracted from the Q-f plots. There is a strong correlation between\nthese three parameters, the origin of which is still under study.\n",
        "pdf_link": "http://arxiv.org/pdf/1702.01533v1"
    },
    {
        "title": "Spin Transfer Torque Driven Coupled Oscillators for Self-Oscillating RF\n  Mixers",
        "authors": [
            "Supriyo Maji"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Spin transfer torque oscillators (STOs) based on magnetic tunnel junction\n(MTJ) devices are emerging as a possible replacement for complementary\nmetal-oxide semiconductors for radio-frequency (RF) signal generation.\nAdvantages include low power consumption, small device area, and large\nfrequency tunability. But such a single device cannot achieve the necessary\nnoise performance for RF applications. It has been reported lately that a\nnetwork of globally coupled STOs achieves significant improvement in phase\nnoise. The study here is to propose use of such coupled STOs as\nself-oscillating RF mixers. Critical mixer performance parameters, including\nconversion gain, output power, and linearity, are discussed.\n",
        "pdf_link": "http://arxiv.org/pdf/1702.02746v5"
    },
    {
        "title": "Computability and Complexity of Unconventional Computing Devices",
        "authors": [
            "Hajo Broersma",
            "Susan Stepney",
            "Goran Wendin"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  We discuss some claims that certain UCOMP devices can perform\nhypercomputation (compute Turing-uncomputable functions) or perform\nsuper-Turing computation (solve NP-complete problems in polynomial time). We\ndiscover that all these claims rely on the provision of one or more unphysical\nresources.\n",
        "pdf_link": "http://arxiv.org/pdf/1702.02980v2"
    },
    {
        "title": "Mode-Division Multiplexing for Silicon Photonic Network-on-chip",
        "authors": [
            "Xinru Wu",
            "Chaoran Huang",
            "Ke Xu",
            "Chester Shu",
            "Hon Ki Tsang"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Optical interconnect is a potential solution to attain the large bandwidth\non-chip communications needed in high performance computers in a low power and\nlow cost manner. Mode-division multiplexing (MDM) is an emerging technology\nthat scales the capacity of a single wavelength carrier by the number of modes\nin a multimode waveguide, and is attractive as a cost-effective means for high\nbandwidth density on-chip communications. Advanced modulation formats with high\nspectral efficiency in MDM networks can further improve the data rates of the\noptical link. Here, we demonstrate an intra-chip MDM communications link\nemploying advanced modulation formats with two waveguide modes. We demonstrate\na compact single wavelength carrier link that is expected to support 2x100 Gb/s\nmode multiplexed capacity. The network comprised integrated microring\nmodulators at the transmitter, mode multiplexers, multimode waveguide\ninterconnect, mode demultiplexers and integrated germanium on silicon\nphotodetectors. Each of the mode channels achieves 100 Gb/s line rate with 84\nGb/s net payload data rate at 7% overhead for hard-decision forward error\ncorrection (HD-FEC) in the OFDM/16-QAM signal transmission.\n",
        "pdf_link": "http://arxiv.org/pdf/1702.03216v1"
    },
    {
        "title": "3DNA Printer: A Tool for Automated DNA Origami",
        "authors": [
            "Amay Agrawal",
            "Birva Patel",
            "Dixita Limbachiya",
            "Manish K. Gupta"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  In the last two decades, DNA self-assembly has grown into a major area of\nresearch attracting people from diverse background. It has numerous potential\napplications such as targeted drug delivery, artificial photosynthesis etc. In\nthe last decade, another area received wide attention known as DNA origami,\nwhere using M13 virus and carefully designed staple strands one can fold the\nDNA into desired 2-D and 3-D shapes. In 2016, a group of researchers at MIT\nhave developed an automated DNA nanostructures strategy and an open source\nsoftware 'daedalus' based on MATLAB for developing the nanostructures. In this\nwork, we present a truly open source software '3dnaprinter' based on Java\n(without MATLAB) that can do the same work.\n",
        "pdf_link": "http://arxiv.org/pdf/1702.04343v1"
    },
    {
        "title": "Current Induced Dynamics of Multiple Skyrmions with Domain Wall Pair and\n  Skyrmion-based Majority Gate Design",
        "authors": [
            "Zhezhi He",
            "Shaahin Angizi",
            "Deliang Fan"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  As an intriguing ultra-small particle-like magnetic texture, skyrmion has\nattracted lots of research interests in next-generation ultra-dense and low\npower magnetic memory/logic designs. Previous studies have demonstrated a\nsingle skyrmion-domain wall pair collision in a specially designed magnetic\nracetrack junction. In this work, we investigate the dynamics of multiple\nskyrmions with domain wall pair in a magnetic racetrack. The numerical\nmicromagnetic simulation results indicate that the domain wall pair could be\npinned or depinned by the rectangular notch pinning site depending on both the\nnumber of skyrmions in the racetrack and the magnitude of driving current\ndensity. Such emergent dynamical property could be used to implement a\nthreshold-tunable step function, in which the inputs are skyrmions and\nthreshold could be tuned by the driving current density. The threshold-tunable\nstep function is widely used in logic and neural network applications. We also\npresent a three-input skyrmion-based majority logic gate design to demonstrate\nthe potential application of such dynamic interaction of multiple skyrmions and\ndomain wall pair.\n",
        "pdf_link": "http://arxiv.org/pdf/1702.04814v2"
    },
    {
        "title": "A Novel Method of Discrete-Time Amplification using NEMS Devices",
        "authors": [
            "Sivaneswaran Sankar",
            "Maryam Shojaei Baghini",
            "Valipe Ramgopal Rao"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  In this paper we propose a novel method of realizing discrete-time (D-T)\nsignal amplification using Nano-Electro-Mechanical (NEMS) devices. The\namplifier uses mechanical devices instead of traditional solid-state circuits.\nThe proposed NEMS-based D-T amplifier provides high gain and operate on a wide\ndynamic range of signals, consuming only a few micro watts of power. The\nproposed concept is subsequently verified using Verilog-A model of the NEMS\ndevice. Modifications in the proposed amplifier to suit different\nspecifications are also presented.\n",
        "pdf_link": "http://arxiv.org/pdf/1702.05614v2"
    },
    {
        "title": "Shannon-inspired Statistical Computing to Enable Spintronics",
        "authors": [
            "Ameya D. Patil",
            "Sasikanth Manipatruni",
            "Dmitri Nikonov",
            "Ian A. Young",
            "Naresh R. Shanbhag"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Modern computing systems based on the von Neumann architecture are built from\nsilicon complementary metal oxide semiconductor (CMOS) transistors that need to\noperate under practically error free conditions with 1 error in $10^{15}$\nswitching events. The physical dimensions of CMOS transistors have scaled down\nover the past five decades leading to exponential increases in functional\ndensity and energy consumption. Today, the energy and delay reductions from\nscaling have stagnated, motivating the search for a CMOS replacement. Of these,\nspintronics offers a path for enhancing the functional density and scaling the\nenergy down to fundamental thermodynamic limits of 100kT to 1000kT. However,\nspintronic devices exhibit high error rates of 1 in 10 or more when operating\nat these limits, rendering them incompatible with deterministic nature of the\nvon Neumann architecture. We show that a Shannon-inspired statistical computing\nframework can be leveraged to design a computer made from such stochastic\nspintronic logic gates to provide a computational accuracy close to that of a\ndeterministic computer. This extraordinary result allowing a $10^{13}$ fold\nrelaxation in acceptable error rates is obtained by engineering the error\ndistribution coupled with statistical error compensation.\n",
        "pdf_link": "http://arxiv.org/pdf/1702.06119v1"
    },
    {
        "title": "Exact Synthesis of Reversible Logic Circuits using Model Checking",
        "authors": [
            "Rajarshi Ray",
            "Arup Deka",
            "Kamalika Datta"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Synthesis of reversible logic circuits has gained great atten- tion during\nthe last decade. Various synthesis techniques have been pro- posed, some\ngenerate optimal solutions (in gate count) and are termed as exact, while\nothers are scalable in the sense that they can handle larger functions but\ngenerate sub-optimal solutions. Although scalable synthe- sis is very much\nessential for circuit design, exact synthesis is also of great importance as it\nhelps in building design library for the synthesis of larger functions. In this\npaper, we propose an exact synthesis technique for re- versible circuits using\nmodel checking. We frame the synthesis problem as a model checking instance and\npropose an iterative bounded model checking calls for an optimal synthesis.\nExperiments on reversible logic benchmarks shows successful synthesis of\noptimal circuits. We also illus- trate optimal synthesis of random functions\nwith as many as 10 variables and up to 10 gates.\n",
        "pdf_link": "http://arxiv.org/pdf/1702.07470v1"
    },
    {
        "title": "R$^3$PUF: A Highly Reliable Memristive Device based Reconfigurable PUF",
        "authors": [
            "Yansong Gao",
            "Damith C. Ranasinghe"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  We present a memristive device based R$ ^3 $PUF construction achieving highly\ndesired PUF properties, which are not offered by most current PUF designs: (1)\nHigh reliability, almost 100\\% that is crucial for PUF-based cryptographic key\ngenerations, significantly reducing, or even eliminating the expensive overhead\nof on-chip error correction logic and the associated helper on-chip data\nstorage or off-chip storage and transfer. (2) Reconfigurability, while current\nPUF designs rarely exhibit such an attractive property. We validate our R$ ^3\n$PUF via extensive Monte-Carlo simulations in Cadence based on parameters of\nreal devices. The R$ ^3 $PUF is simple, cost-effective and easy to manage\ncompared to other PUF constructions exhibiting high reliability or\nreconfigurability. None of previous PUF constructions is able to provide both\ndesired high reliability and reconfigurability concurrently.\n",
        "pdf_link": "http://arxiv.org/pdf/1702.07491v1"
    },
    {
        "title": "Computers from plants we never made. Speculations",
        "authors": [
            "Andrew Adamatzky",
            "Simon Harding",
            "Victor Erokhin",
            "Richard Mayne",
            "Nina Gizzie",
            "Frantisek Baluska",
            "Stefano Mancuso",
            "Georgios Sirakoulis"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  We discuss possible designs and prototypes of computing systems that could be\nbased on morphological development of roots, interaction of roots, and analog\nelectrical computation with plants, and plant-derived electronic components. In\nmorphological plant processors data are represented by initial configuration of\nroots and configurations of sources of attractants and repellents; results of\ncomputation are represented by topology of the roots' network. Computation is\nimplemented by the roots following gradients of attractants and repellents, as\nwell as interacting with each other. Problems solvable by plant roots, in\nprinciple, include shortest-path, minimum spanning tree, Voronoi diagram,\n$\\alpha$-shapes, convex subdivision of concave polygons. Electrical properties\nof plants can be modified by loading the plants with functional nanoparticles\nor coating parts of plants of conductive polymers. Thus, we are in position to\nmake living variable resistors, capacitors, operational amplifiers,\nmultipliers, potentiometers and fixed-function generators. The electrically\nmodified plants can implement summation, integration with respect to time,\ninversion, multiplication, exponentiation, logarithm, division. Mathematical\nand engineering problems to be solved can be represented in plant root networks\nof resistive or reaction elements. Developments in plant-based computing\narchitectures will trigger emergence of a unique community of biologists,\nelectronic engineering and computer scientists working together to produce\nliving electronic devices which future green computers will be made of.\n",
        "pdf_link": "http://arxiv.org/pdf/1702.08889v1"
    },
    {
        "title": "Low-Energy Deep Belief Networks using Intrinsic Sigmoidal\n  Spintronic-based Probabilistic Neurons",
        "authors": [
            "Ramtin Zand",
            "Kerem Yunus Camsari",
            "Steven D. Pyle",
            "Ibrahim Ahmed",
            "Chris H. Kim",
            "Ronald F. DeMara"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  A low-energy hardware implementation of deep belief network (DBN)\narchitecture is developed using near-zero energy barrier probabilistic spin\nlogic devices (p-bits), which are modeled to realize an intrinsic sigmoidal\nactivation function. A CMOS/spin based weighted array structure is designed to\nimplement a restricted Boltzmann machine (RBM). Device-level simulations based\non precise physics relations are used to validate the sigmoidal relation\nbetween the output probability of a p-bit and its input currents.\nCharacteristics of the resistive networks and p-bits are modeled in SPICE to\nperform a circuit-level simulation investigating the performance, area, and\npower consumption tradeoffs of the weighted array. In the application-level\nsimulation, a DBN is implemented in MATLAB for digit recognition using the\nextracted device and circuit behavioral models. The MNIST data set is used to\nassess the accuracy of the DBN using 5,000 training images for five distinct\nnetwork topologies. The results indicate that a baseline error rate of 36.8%\nfor a 784x10 DBN trained by 100 samples can be reduced to only 3.7% using a\n784x800x800x10 DBN trained by 5,000 input samples. Finally, Power dissipation\nand accuracy tradeoffs for probabilistic computing mechanisms using resistive\ndevices are identified.\n",
        "pdf_link": "http://arxiv.org/pdf/1710.00249v2"
    },
    {
        "title": "Achieving Phase-based Logic Bit Storage in Mechanical Metronomes",
        "authors": [
            "Tianshi Wang"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Recently, oscillator-based Boolean computation has been proposed for its\npotentials in noise immunity and energy efficiency. In such a system, logic\nbits are encoded in the relative phases of oscillating signals and stored in\ninjection-locked oscillators. To show that the scheme is very general and not\nspecific to electronic oscillators, in this paper, we report our work on\nstoring a phase-based logic bit in the relative phase between two mechanical\nmetronomes. While the synchronization of metronomes is a classic example\nshowing the effects of injection locking, our work takes it one step further by\ndemonstrating the bistable phase in sub-harmonically injection-locked\nmetronomes --- a key mechanism for oscillator-based Boolean computation.\nAlthough we do not expect to make computers with metronomes, our study\ndemonstrates the generality of this new computation paradigm and may inspire\nits practical implementations in various fields, eg, MEMS, silicon photonics,\nspintronics, synthetic biology, etc.\n",
        "pdf_link": "http://arxiv.org/pdf/1710.01056v1"
    },
    {
        "title": "Collaborative Computation in Self-Organizing Particle Systems",
        "authors": [
            "Alexandra Porter",
            "AndrÃ©a W. Richa"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Many forms of programmable matter have been proposed for various tasks. We\nuse an abstract model of self-organizing particle systems for programmable\nmatter which could be used for a variety of applications, including smart paint\nand coating materials for engineering or programmable cells for medical uses.\nPrevious research using this model has focused on shape formation and other\nspatial configuration problems (e.g., coating and compression). In this work we\nstudy foundational computational tasks that exceed the capabilities of the\nindividual constant size memory of a particle, such as implementing a counter\nand matrix-vector multiplication. These tasks represent new ways to use these\nself-organizing systems, which, in conjunction with previous shape and\nconfiguration work, make the systems useful for a wider variety of tasks. They\ncan also leverage the distributed and dynamic nature of the self-organizing\nsystem to be more efficient and adaptable than on traditional linear computing\nhardware. Finally, we demonstrate applications of similar types of computations\nwith self-organizing systems to image processing, with implementations of image\ncolor transformation and edge detection algorithms.\n",
        "pdf_link": "http://arxiv.org/pdf/1710.07866v1"
    },
    {
        "title": "A Variable Length Coding Framework for Cost Function Reduction in\n  Non-Volatile Memory Systems",
        "authors": [
            "Seyed Mohammad Seyedzadeh",
            "Alex K. Jones",
            "Rami Melhem"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Variable length coding for Non-Volatile Memory (NVM) technologies is a\npromising method to improve memory capacity and system performance through\ncompressing memory blocks. However, compression techniques used to improve\ncapacity or bandwidth utilization do not take into consideration the asymmetric\ncosts of writing 1's and 0's in NVMs. Taking into account this asymmetry, we\npropose a variable length encoding framework that reduces the cost of writing\ndata into NVM. Our experimental results on 12 workloads of the SPEC CPU2006\nbenchmark suite show that, when the cost asymmetry is 1:2, the proposed\nframework is capable of reducing the NVM programming cost by up to 24% more\nthan leading compression approaches and by 12.5% more than the flip-and-write\napproach which selects between the data and its complement based on the\nprogramming cost.\n",
        "pdf_link": "http://arxiv.org/pdf/1710.08940v1"
    },
    {
        "title": "Runtime Fault Detection in Programmed Molecular Systems",
        "authors": [
            "Samuel J. Ellis",
            "Titus H. Klinge",
            "James I. Lathrop",
            "Jack H. Lutz",
            "Robyn R. Lutz",
            "Andrew S. Miner",
            "Hugh D. Potter"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Watchdog timers are devices that are commonly used to monitor the health of\nsafety-critical hardware and software systems. Their primary function is to\nraise an alarm if the monitored systems fail to emit periodic \"heartbeats\" that\nsignal their well-being. In this paper we design and verify a molecular\nwatchdog timer for monitoring the health of programmed molecular nanosystems.\nThis raises new challenges because our molecular watchdog timer and the system\nthat it monitors both operate in the probabilistic environment of chemical\nkinetics, where many failures are certain to occur and it is especially hard to\ndetect the absence of a signal.\n  Our molecular watchdog timer is the result of an incremental design process\nthat uses goal-oriented requirements engineering, simulation, stochastic\nanalysis, and software verification tools. We demonstrate the molecular\nwatchdog's functionality by having it monitor a molecular oscillator. Both the\nmolecular watchdog timer and the oscillator are implemented as chemical\nreaction networks, which are the current programming language of choice for\nmany molecular programming applications.\n",
        "pdf_link": "http://arxiv.org/pdf/1710.09494v2"
    },
    {
        "title": "Stochastic Computing for Hardware Implementation of Binarized Neural\n  Networks",
        "authors": [
            "Tifenn Hirtzlin",
            "Bogdan Penkovsky",
            "Marc Bocquet",
            "Jacques-Olivier Klein",
            "Jean-Michel Portal",
            "Damien Querlioz"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Binarized Neural Networks, a recently discovered class of neural networks\nwith minimal memory requirements and no reliance on multiplication, are a\nfantastic opportunity for the realization of compact and energy efficient\ninference hardware. However, such neural networks are generally not entirely\nbinarized: their first layer remains with fixed point input. In this work, we\npropose a stochastic computing version of Binarized Neural Networks, where the\ninput is also binarized. Simulations on the example of the Fashion-MNIST and\nCIFAR-10 datasets show that such networks can approach the performance of\nconventional Binarized Neural Networks. We evidence that the training procedure\nshould be adapted for use with stochastic computing. Finally, the ASIC\nimplementation of our scheme is investigated, in a system that closely\nassociates logic and memory, implemented by Spin Torque Magnetoresistive Random\nAccess Memory. This analysis shows that the stochastic computing approach can\nallow considerable savings with regards to conventional Binarized Neural\nnetworks in terms of area (62% area reduction on the Fashion-MNIST task). It\ncan also allow important savings in terms of energy consumption, if we accept\nreasonable reduction of accuracy: for example a factor 2.1 can be saved, with\nthe cost of 1.4% in Fashion-MNIST test accuracy. These results highlight the\nhigh potential of Binarized Neural Networks for hardware implementation, and\nthat adapting them to hardware constrains can provide important benefits.\n",
        "pdf_link": "http://arxiv.org/pdf/1906.00915v1"
    },
    {
        "title": "Simulation of Programmable Matter Systems Using Active Tile-Based\n  Self-Assembly",
        "authors": [
            "John Calvin Alumbaugh",
            "Joshua J. Daymude",
            "Erik D. Demaine",
            "Matthew J. Patitz",
            "Andrea W. Richa"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Self-assembly refers to the process by which small, simple components mix and\ncombine to form complex structures using only local interactions. Designed as a\nhybrid between tile assembly models and cellular automata, the Tile Automata\n(TA) model was recently introduced as a platform to help study connections\nbetween various models of self-assembly. However, in this paper we present a\nresult in which we use TA to simulate arbitrary systems within the amoebot\nmodel, a theoretical model of programmable matter in which the individual\ncomponents are relatively simple state machines that are able to sense the\nstates of their neighbors and to move via series of expansions and\ncontractions. We show that for every amoebot system, there is a TA system\ncapable of simulating the local information transmission built into amoebot\nparticles, and that the TA \"macrotiles\" used to simulate its particles are\ncapable of simulating movement (via attachment and detachment operations) while\nmaintaining the necessary properties of amoebot particle systems. The TA\nsystems are able to utilize only the local interactions of state changes and\nbinding and unbinding along tile edges, but are able to fully simulate the\ndynamics of these programmable matter systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1906.01773v1"
    },
    {
        "title": "Stochastic Sparse Learning with Momentum Adaptation for Imprecise\n  Memristor Networks",
        "authors": [
            "Yaoyuan Wang",
            "Shuang Wu",
            "Ziyang Zhang",
            "Lei Tian",
            "Luping Shi"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Memristor based neural networks have great potentials in on-chip neuromorphic\ncomputing systems due to the fast computation and low-energy consumption.\nHowever, the imprecise properties of existing memristor devices generally\nresult in catastrophic failures for the network in-situ training, which\nsignificantly impedes their engineering applications. In this work, we design a\nnovel learning scheme that integrates stochastic sparse updating with momentum\nadaption (SSM) to efficiently train the imprecise memristor networks with high\nclassification accuracy. The SSM scheme consists of: (1) a stochastic and\ndiscrete learning method to make weight updates sparse; (2) a momentum based\ngradient algorithm to eliminate training noises and distill robust updates; (3)\na network re-initialization method to mitigate the device-to-device variation;\n(4) an update compensation strategy to further stabilize the weight programming\nprocess. With the SSM scheme, experiments show that the classification accuracy\non multilayer perceptron (MLP) and convolutional neural network (CNN) improves\nfrom 26.12% to 90.07% and from 65.98% to 92.38%, respectively. Meanwhile, the\ntotal numbers of weight updating pulses decrease 90% and 40% in MLP and CNN,\nrespectively, and the convergence rates are both 3x faster. The SSM scheme\nprovides a high-accuracy, low-power, and fast-convergence solution for the\nin-situ training of imprecise memristor networks, which is crucial to future\nneuromorphic intelligence systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1906.02393v1"
    },
    {
        "title": "Accurate deep neural network inference using computational phase-change\n  memory",
        "authors": [
            "Vinay Joshi",
            "Manuel Le Gallo",
            "Simon Haefeli",
            "Irem Boybat",
            "S. R. Nandakumar",
            "Christophe Piveteau",
            "Martino Dazzi",
            "Bipin Rajendran",
            "Abu Sebastian",
            "Evangelos Eleftheriou"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  In-memory computing is a promising non-von Neumann approach for making\nenergy-efficient deep learning inference hardware. Crossbar arrays of resistive\nmemory devices can be used to encode the network weights and perform efficient\nanalog matrix-vector multiplications without intermediate movements of data.\nHowever, due to device variability and noise, the network needs to be trained\nin a specific way so that transferring the digitally trained weights to the\nanalog resistive memory devices will not result in significant loss of\naccuracy. Here, we introduce a methodology to train ResNet-type convolutional\nneural networks that results in no appreciable accuracy loss when transferring\nweights to in-memory computing hardware based on phase-change memory (PCM). We\nalso propose a compensation technique that exploits the batch normalization\nparameters to improve the accuracy retention over time. We achieve a\nclassification accuracy of 93.7% on the CIFAR-10 dataset and a top-1 accuracy\non the ImageNet benchmark of 71.6% after mapping the trained weights to PCM.\nOur hardware results on CIFAR-10 with ResNet-32 demonstrate an accuracy above\n93.5% retained over a one day period, where each of the 361,722 synaptic\nweights of the network is programmed on just two PCM devices organized in a\ndifferential configuration.\n",
        "pdf_link": "http://arxiv.org/pdf/1906.03138v2"
    },
    {
        "title": "Opportunistic Beamforming in Wireless Network-on-Chip",
        "authors": [
            "S. Abadal",
            "A. Marruedo",
            "A. Franques",
            "H. Taghvaee",
            "A. Cabellos-Aparicio",
            "J. Zhou",
            "J. Torrellas",
            "E. AlarcÃ³n"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Wireless Network-on-Chip (WNoC) has emerged as a promising alternative to\nconventional interconnect fabrics at the chip scale. Since WNoCs may imply the\nclose integration of antennas, one of the salient challenges in this scenario\nis the management of coupling and interferences. This paper, instead of\ncombating coupling, aims to take advantage of close integration to create\narrays within a WNoC. The proposed solution is opportunistic as it attempts to\nexploit the existing infrastructure to build a simple reconfigurable\nbeamforming scheme. Full-wave simulations show that, despite the effects of\nlossy silicon and nearby antennas, within-package arrays achieve moderate gains\nand beamwidths below 90\\textsuperscript{o}, a figure which is already relevant\nin the multiprocessor context.\n",
        "pdf_link": "http://arxiv.org/pdf/1906.05361v1"
    },
    {
        "title": "Comparative Analysis of Switching Dynamics in Different Memristor Models",
        "authors": [
            "Santosh Parajuli",
            "Ram Kaji Budhathoki"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Memristor, memory resistor, is an emerging technology for computational\nmemory. Number of different memristor models are available based on the\nphysical experiments. To use memristor as a computational memory element, one\nshould know how the internal state modulates in time when driven by current or\nvoltage. In this paper, we examine three widely used models and make a\ncomparison of how internal state in these models changes with respect to input\ncurrent or voltage. In Strukov model, internal state changes linearly with the\ninput current. However, the linearity of internal state modulation in Yang\nmodel can be controlled. On the other hand, Pickett model shows non linear\nvariation in internal state with the input current.\n",
        "pdf_link": "http://arxiv.org/pdf/1906.05643v1"
    },
    {
        "title": "Turing complete mechanical processor via automated nonlinear system\n  design",
        "authors": [
            "Marc Serra-Garcia"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Nanomechanical computers promise a greatly improved energetic efficiency\ncompared to their electrical counterparts. However, progress towards this goal\nis hindered by a lack of modular components, such as logic gates or\ntransistors, and systematic design strategies. This article describes a\nuniversal logic gate implemented as a nonlinear mass-spring-damper model,\nfollowed by an automated method to translate computations, expressed as source\ncode of arbitrary complexity, into combinations of this basic building block.\nThe proposed approach is validated numerically in two steps: First, a set of\ndiscrete models are generated from code. The models implement computations with\nincreasing complexity, starting by a simple adder and ending in a 8-bit Turing\ncomplete mechanical processor. Then, the models are forward integrated to\ndemonstrate their computing performance. The processor is validated by\nexecuting the Erathostenes' sieve algorithm to mechanically compute prime\nnumbers.\n",
        "pdf_link": "http://arxiv.org/pdf/1906.05846v1"
    },
    {
        "title": "Cellular Memristive-Output Reservoir (CMOR)",
        "authors": [
            "Wilkie Olin-Ammentorp",
            "Karsten Beckmann",
            "Nathaniel C. Cady"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Reservoir computing is a subfield of machine learning in which a complex\nsystem, or 'reservoir,' uses complex internal dynamics to non-linearly project\nan input into a higher-dimensional space. A single trainable output layer then\ninspects this high-dimensional space for features relevant to perform the given\ntask, such as a classification. Initially, reservoirs were often constructed\nfrom recurrent neural networks, but reservoirs constructed from many different\nelements have been demonstrated. Elementary cellular automata (CA) are one such\nsystem which have recently been demonstrated as a powerful and efficient basis\nwhich can be used to construct a reservoir. To investigate the feasibility and\nperformance of a monolithic reservoir computing circuit with a fully\nintegrated, programmable read-out layer, we designed, fabricated, and tested a\nfull-custom reservoir computing circuit. This design, the cellular\nmemristive-output reservoir (CMOR), is implemented in 65-nm CMOS technology\nwith integrated front-end-of-the-line (FEOL) resistive random-access memory\n(ReRAM) used to construct a trainable output layer. We detail the design of\nthis system and present electrical test results verifying its operation and\ncapability to carry out non-linear classifications.\n",
        "pdf_link": "http://arxiv.org/pdf/1906.06414v1"
    },
    {
        "title": "Neuromorphic Liquid Marbles With Aqueous Carbon Nanotube Cores",
        "authors": [
            "Richard Mayne",
            "Thomas C. Draper",
            "Neil Phillips",
            "James G. H. Whiting",
            "Roshan Weerasekera",
            "Claire Fullarton",
            "Ben P. J. de Lacy Costello",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Neuromorphic computing devices attempt to emulate features of biological\nnervous systems through mimicking the properties of synapses, towards\nimplementing the emergent properties of their counterparts, such as learning.\nInspired by recent advances in the utilisation of liquid marbles (microlitre\nquantities of fluid coated in hydrophobic powder) for the creation of\nunconventional computing devices, we describe the development of liquid marbles\nwith neuromorphic properties through the use of copper coatings and 1.0 mg/ml\ncarbon nanotube-containing fluid cores. Experimentation was performed through\nsandwiching the marbles between two cup-style electrodes and stimulating them\nwith repeated DC pulses at 3.0 V. Our results demonstrate that `entrainment' of\na carbon nanotube filled-copper liquid marble via periodic pulses can cause\ntheir electrical resistance to rapidly switch between high to low resistance\nprofiles, upon inverting the polarity of stimulation: the reduction in\nresistance between high and low profiles was approximately 88\\% after two\nrounds of entrainment. This effect was found to be reversible through reversion\nto the original stimulus polarity and was strengthened by repeated\nexperimentation, as evidenced by a mean reduction in time to switching onset of\n43\\%. These effects were not replicated in nanotube solutions not bound inside\nliquid marbles. Our electrical characterisation also reveals that\nnanotube-filled liquid marbles exhibit pinched loop hysteresis IV profiles\nconsistent with the description of memristors. We conclude by discussing the\napplications of this technology to the development of unconventional computing\ndevices and the study of emergent characteristics in biological neural tissue.\n",
        "pdf_link": "http://arxiv.org/pdf/1906.08099v1"
    },
    {
        "title": "Performance Enhancement of Diffusion-based Molecular Communication with\n  Photolysis",
        "authors": [
            "Oussama A. Dambri",
            "Soumaya Cherkaoui"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Inter-Symbol Interference (ISI) is the main challenge of bio-inspired\ndiffusion-based molecular communication. In real biological systems, the\ndegradation of the remaining molecules from a previous transmission is used to\nmitigate ISI. While most prior works have proposed the use of enzymes to\ncatalyze the molecule degradation, enzymes also degrade the molecules carrying\nthe information, which drastically decreases the signal strength. In this\npaper, we propose the use of photolysis reactions, which use the light to\ninstantly transform the emitted molecules so they are no longer recognized\nafter their detection. The light is emitted at an optimal time, allowing the\nreceiver to detect as many molecules as possible, which increases both the\nsignal strength and ISI mitigation. A lower bound expression on the expected\nnumber of the observed molecules at the receiver is derived. The bit error\nprobability expression is also formulated. Both the expected number of observed\nmolecules and the bit error expressions are validated with simulation results,\nwhich show a visible enhancement when using photolysis reactions. The\nperformance of the proposed method is evaluated using the\nInterference-to-Total-Received molecules metric (ITR) and the derived bit error\nprobability.\n",
        "pdf_link": "http://arxiv.org/pdf/1906.10248v1"
    },
    {
        "title": "A Survey of Molecular Communication in Cell Biology: Establishing a New\n  Hierarchy for Interdisciplinary Applications",
        "authors": [
            "Dadi Bi",
            "Apostolos Almpanis",
            "Adam Noel",
            "Yansha Deng",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Molecular communication (MC) engineering is inspired by the use of chemical\nsignals as information carriers in cell biology. The biological nature of\nchemical signaling makes MC a promising methodology for interdisciplinary\napplications requiring communication between cells and other microscale\ndevices. However, since the life sciences and communications engineering fields\nhave distinct approaches to formulating and solving research problems, the\nmismatch between them can hinder the translation of research results and impede\nthe development and implementation of interdisciplinary solutions. To bridge\nthis gap, this survey proposes a novel communication hierarchy for MC signaling\nin cell biology and maps phenomena, contributions, and problems to the\nhierarchy. The hierarchy includes: 1) the Physical Signal Propagation level; 2)\nthe Physical and Chemical Signal Interaction level; 3) the Signal-Data\nInterface level; 4) the Local Data Abstraction level; and 5) the Application\nlevel. To further demonstrate the proposed hierarchy, it is applied to case\nstudies on quorum sensing, neuronal signaling, and communication via DNA.\nFinally, several open problems are identified for each level and the\nintegration of multiple levels. The proposed hierarchy provides language for\ncommunication engineers to study and interface with biological systems, and\nalso helps biologists to understand how communications engineering concepts can\nbe exploited to interpret, control, and manipulate signaling in cell biology.\n",
        "pdf_link": "http://arxiv.org/pdf/2009.00090v1"
    },
    {
        "title": "AIDX: Adaptive Inference Scheme to Mitigate State-Drift in Memristive\n  VMM Accelerators",
        "authors": [
            "Tony Liu",
            "Amirali Amirsoleimani",
            "Fabien Alibart",
            "Serge Ecoffey",
            "Dominique Drouin",
            "Roman Genov"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  An adaptive inference method for crossbar (AIDX) is presented based on an\noptimization scheme for adjusting the duration and amplitude of input voltage\npulses. AIDX minimizes the long-term effects of memristance drift on artificial\nneural network accuracy. The sub-threshold behavior of memristor has been\nmodeled and verified by comparing with fabricated device data. The proposed\nmethod has been evaluated by testing on different network structures and\napplications, e.g., image reconstruction and classification tasks. The results\nshowed an average of 60% improvement in convolutional neural network (CNN)\nperformance on CIFAR10 dataset after 10000 inference operations as well as\n78.6% error reduction in image reconstruction.\n",
        "pdf_link": "http://arxiv.org/pdf/2009.00180v1"
    },
    {
        "title": "On resistive spiking of fungi",
        "authors": [
            "Andrew Adamatzky",
            "Alessandro Chiolerio",
            "Georgios Sirakoulis"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  We study long-term electrical resistance dynamics in mycelium and fruit\nbodies of oyster fungi P. ostreatus. A nearly homogeneous sheet of mycelium on\nthe surface of a growth substrate exhibits trains of resistance spikes. The\naverage width of spikes is c.~23~min and the average amplitude is c.~1~kOhm.\nThe distance between neighbouring spikes in a train of spikes is c.~30~min.\nTypically there are 4-6 spikes in a train of spikes. Two types of resistance\nspikes trains are found in fruit bodies: low frequency and high amplitude\n(28~min spike width, 1.6~kOhm amplitude, 57~min distance between spikes) and\nhigh frequency and low amplitude (10~min width, 0.6~kOhm amplitude, 44~min\ndistance between spikes). The findings could be applied in monitoring of\nphysiological states of fungi and future development of living electronic\ndevices and sensors.\n",
        "pdf_link": "http://arxiv.org/pdf/2009.00292v1"
    },
    {
        "title": "SlackQ : Approaching the Qubit Mapping Problem with A Slack-aware Swap\n  Insertion Scheme",
        "authors": [
            "Chi Zhang",
            "Yanhao Chen",
            "Yuwei Jin",
            "Wonsun Ahn",
            "Youtao Zhang",
            "Eddy Z. Zhang"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The rapid progress of physical implementation of quantum computers paved the\nway for the design of tools to help users write quantum programs for any given\nquantum device. The physical constraints inherent in current NISQ architectures\nprevent most quantum algorithms from being directly executed on quantum\ndevices. To enable two-qubit gates in the algorithm, existing works focus on\ninserting SWAP gates to dynamically remap logical qubits to physical qubits.\nHowever, their schemes lack consideration of the execution time of generated\nquantum circuits. In this work, we propose a slack-aware SWAP insertion scheme\nfor the qubit mapping problem in the NISQ era. Our experiments show performance\nimprovement by up to 2.36X at maximum, by 1.62X on average, over 106\nrepresentative benchmarks from RevLib, IBM Qiskit , and ScaffCC.\n",
        "pdf_link": "http://arxiv.org/pdf/2009.02346v1"
    },
    {
        "title": "Low-cost Active Dry-Contact Surface EMG Sensor for Bionic Arms",
        "authors": [
            "Asma M. Naim",
            "Kithmin Wickramasinghe",
            "Ashwin De Silva",
            "Malsha V. Perera",
            "Thilina Dulantha Lalitharatne",
            "Simon L. Kappel"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Surface electromyography (sEMG) is a popular bio-signal used for controlling\nprostheses and finger gesture recognition mechanisms. Myoelectric prostheses\nare costly, and most commercially available sEMG acquisition systems are not\nsuitable for real-time gesture recognition. In this paper, a method of\nacquiring sEMG signals using novel low-cost, active, dry-contact, flexible\nsensors has been proposed. Since the active sEMG sensor was developed to be\nused along with a bionic arm, the sensor was tested for its ability to acquire\nsEMG signals that could be used for real-time classification of five selected\ngestures. In a study of 4 subjects, the average classification accuracy for\nreal-time gesture classification using the active sEMG sensor system was 85%.\nThe common-mode rejection ratio of the sensor was measured to 59 dB, and thus\nthe sensor's performance was not substantially limited by its active circuitry.\nThe proposed sensors can be interfaced with a variety of amplifiers to perform\nfully wearable sEMG acquisition. This satisfies the need for a low-cost sEMG\nacquisition system for prostheses.\n",
        "pdf_link": "http://arxiv.org/pdf/2009.02575v2"
    },
    {
        "title": "Reactive fungal wearable",
        "authors": [
            "Andrew Adamatzky",
            "Anna Nikolaidou",
            "Antoni Gandia",
            "Alessandro Chiolerio",
            "Mohammad Mahdi Dehshib"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Smart wearables sense and process information from the user's body and\nenvironment and report results of their analysis as electrical signals.\nConventional electronic sensors and controllers are commonly, sometimes\naugmented by recent advances in soft electronics. Organic electronics and\nbioelectronics, especially with living substrates, offer a great opportunity to\nincorporate parallel sensing and information processing capabilities of natural\nsystems into future and emerging wearables. Nowadays fungi are emerging as a\npromising candidate to produce sustainable textiles to be used as ecofriendly\nbiowearables. To assess the sensing potential of fungal wearables we undertook\nlaboratory experiments on electrical response of a hemp fabric colonised by\noyster fungi~\\emph{Pleurotus ostreatus} to mechanical stretching and\nstimulation with attractants and repellents. We have shown that it is possible\nto discern a nature of stimuli from the fungi electrical responses. The results\npaved a way towards future design of intelligent sensing patches to be used in\nreactive fungal wearables.\n",
        "pdf_link": "http://arxiv.org/pdf/2009.05670v1"
    },
    {
        "title": "Circuit Design for $k$-coloring Problem and Its Implementation on\n  Near-term Quantum Devices",
        "authors": [
            "Amit Saha",
            "Debasri Saha",
            "Amlan Chakrabarti"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Nowadays in Quantum Computing, the implementation of quantum algorithm has\ncreated a stir since Noisy Intermediate-Scale Quantum (NISQ) devices are out in\nthe market. Researchers are mostly interested in solving NP-complete problems\nwith the help of quantum algorithms for its speed-up. As per the work on\ncomputational complexity by Karp \\cite{karp}, if any of the NP-complete problem\ncan be solved then any other NP-complete problem can be reduced to that problem\nin polynomial time. In this Paper, $k$-coloring problem (NP-complete problem)\nhas been considered to solve using Grover's search. A comparator-based approach\nhas been used to implement $k$-coloring problem which enables the reduction of\nthe qubit cost compared to the state-of-the-art. An end-to-end automated\nframework has been proposed to implement the $k$-coloring problem for any\nunweighted and undirected graph on any available Noisy Intermediate-Scale\nQuantum (NISQ) devices, which helps in generalizing our approach.\n",
        "pdf_link": "http://arxiv.org/pdf/2009.06073v2"
    },
    {
        "title": "MERAM: Non-Volatile Cache Memory Based on Magneto-Electric FETs",
        "authors": [
            "Shaahin Angizi",
            "Navid Khoshavi",
            "Andrew Marshall",
            "Peter Dowben",
            "Deliang Fan"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Magneto-Electric FET (MEFET) is a recently developed post-CMOS FET, which\noffers intriguing characteristics for high speed and low-power design in both\nlogic and memory applications. In this paper, for the first time, we propose a\nnon-volatile 2T-1MEFET memory bit-cell with separate read and write paths. We\nshow that with proper co-design at the device, cell and array levels, such a\ndesign is a promising candidate for fast non-volatile cache memory, termed as\nMERAM. To further evaluate its performance in memory system, we, for the first\ntime, build a device-to-architecture cross-layer evaluation framework based on\nan experimentally-calibrated MEFET device model to quantitatively analyze and\nbenchmark the proposed MERAM design with other memory technologies, including\nboth volatile memory (i.e. SRAM, eDRAM) and other popular non-volatile emerging\nmemory (i.e. ReRAM, STT-MRAM, and SOT-MRAM). The experiment results show that\nMERAM has a high state distinguishability with almost 36x magnitude difference\nin sense current. Results for the PARSEC benchmark suite indicate that as an L2\ncache alternative, MERAM reduces Energy Area Latency (EAT) product on average\nby ~98\\% and ~70\\% compared with typical 6T SRAM and 2T SOT-MRAM platforms,\nrespectively.\n",
        "pdf_link": "http://arxiv.org/pdf/2009.06119v1"
    },
    {
        "title": "Probabilistic Resistive Switching Device modeling based on Markov Jump\n  processes",
        "authors": [
            "Vasileios Ntinas",
            "Antonio Rubio",
            "Georgios Ch. Sirakoulis"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  In this work, a versatile mathematical framework for multi-state\nprobabilistic modeling of Resistive Switching (RS) devices is proposed for the\nfirst time. The mathematical formulation of memristor and Markov jump processes\nare combined and, by using the notion of master equations for finite-states,\nthe inherent probabilistic time-evolution of RS devices is sufficiently\nmodeled. In particular, the methodology is generic enough and can be applied\nfor $N$ states; as a proof of concept, the proposed framework is further\nstressed for both two-state RS paradigm, namely $N=2$, and multi-state devices,\nnamely $N=4$. The presented I-V results demonstrate in a qualitative and\nquantitative manner, adequate matching with other modeling approaches.\n",
        "pdf_link": "http://arxiv.org/pdf/2009.06325v1"
    },
    {
        "title": "Modulated Signals in Chemical Reaction Networks",
        "authors": [
            "Titus H. Klinge",
            "James I. Lathrop"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Electrical engineering and molecular programming share many of the same\nmathematical foundations. In this paper, we show how to send multiple signals\nthrough a single pair of chemical species using modulation and demodulation\ntechniques found in electrical engineering. Key to our construction, we provide\nchemical implementations of classical linear band-pass and low-pass filters\nwith induced differential equations that are identical to their electrical\nengineering counterparts. We show how to modulate \\emph{arbitrary} independent\ninput signals with different carrier frequencies for transmission through a\nshared medium. Specific signals in the medium can then be isolated and\ndemodulated using band-pass and low-pass filters. Such programmable chemical\nband-pass filters also offer a way to monitor chemical systems to verify that\nthey are operating between a prescribed set of frequencies.\n",
        "pdf_link": "http://arxiv.org/pdf/2009.06703v1"
    },
    {
        "title": "Analysing and Measuring the Performance ofMemristive Integrating\n  Amplifiers",
        "authors": [
            "Jiaqi Wang",
            "Alexander Serb",
            "Christos Papavassiliou",
            "Sachin Maheshwari",
            "Themistoklis Prodromakis"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Recording reliably extracellular neural activities isan essential\nprerequisite for the development of bioelectronicsand neuroprosthetic\napplications. Recently, a fully differential,2-stage, integrating pre-amplifier\nwas proposed for amplifyingand then digitising neural signals. The amplifier\nfeatured a finelytuneable offset that was used as a variable threshold\ndetector.Given that the amplifier is integrating, the DC operating pointkeeps\nchanging during integration, rendering traditional analysis(AC/DC) unsuitable.\nIn this work, we analyse the operation ofthis circuit and propose alternative\ndefinitions for validating thenecessary key performance metrics, including:\ngain, bandwidth,offset tuning range and offset sensitivity with respect to\nthememory states of the employed memristors. The amplificationprocess is\nanalysed largely through investigating the transientbehaviour during the\nintegration phase. This benchmarkingapproach is finally leveraged for providing\nuseful insights anddesign trade-offs of the memristor-based integrating\namplifier.\n",
        "pdf_link": "http://arxiv.org/pdf/2009.09909v1"
    },
    {
        "title": "Temporal State Machines: Using temporal memory to stitch time-based\n  graph computations",
        "authors": [
            "Advait Madhavan",
            "Matthew Daniels",
            "Mark Stiles"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Race logic, an arrival-time-coded logic family, has demonstrated energy and\nperformance improvements for applications ranging from dynamic programming to\nmachine learning. However, the ad hoc mappings of algorithms into hardware\nresult in custom architectures making them difficult to generalize. We\nsystematize the development of race logic by associating it with the\nmathematical field called tropical algebra. This association between the\nmathematical primitives of tropical algebra and generalized race logic\ncomputations guides the design of temporally coded tropical circuits. It also\nserves as a framework for expressing high level timing-based algorithms. This\nabstraction, when combined with temporal memory, allows for the systematic\ngeneralization of race logic by making it possible to partition feed-forward\ncomputations into stages and organizing them into a state machine. We leverage\nanalog memristor-based temporal memories to design a such a state machine that\noperates purely on time-coded wavefronts. We implement a version of Dijkstra's\nalgorithm to evaluate this temporal state machine. This demonstration shows the\npromise of expanding the expressibility of temporal computing to enable it to\ndeliver significant energy and throughput advantages.\n",
        "pdf_link": "http://arxiv.org/pdf/2009.14243v1"
    },
    {
        "title": "Bandwidth Enhancement in Multimode Polymer Waveguides Using Waveguide\n  Layout for Optical Printed Circuit Boards",
        "authors": [
            "Jian Chen",
            "Nikos Bamiedakis",
            "Peter Vasil'ev",
            "Richard V. Penty",
            "Ian H. White"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Dispersion studies demonstrate that waveguide layout can be used to enhance\nthe bandwidth performance of multimode polymer waveguides for use in\nboard-level optical interconnects, providing >40 GHzxm without the need for any\nlaunch conditioning.\n",
        "pdf_link": "http://arxiv.org/pdf/1611.02723v2"
    },
    {
        "title": "A Memristor Crossbar-Based Computation Scheme with High Precision",
        "authors": [
            "Junyi Li",
            "Fulin Peng",
            "Fan Yang",
            "Xuan Zeng"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  The memristor is promising to be the basic cell of next-generation\ncomputation systems. Compared to the traditional MOSFET device, the memristor\nis efficient over energy and area. But one of the biggest challenges faced with\nresearchers is how to program a memristor's resistance precisely. Recently, an\nalgorithm designed to save 8 valid bits in each memristor is proposed, but this\nis still not sufficient for precise computation. In this paper, we propose a\ncrossbar-based memristor computation scheme supporting precise computations\nwhose operands have 32 valid bits. As a brief introduction, in a multiplication\nwith two operands, one operand is programmed as input signal, and the other\noperand is saved into a so-called crossbar structure, which contains a group of\nmemristors, and each memristor saves several valid bits, usually one or two\nbits only. The computation results,i.e. the multiplication of the two operands,\nare contained in the outputs of the crossbar structure together with noise.\nAnalog-to-Digital Converters (ADCs) are then used to extract the valid bits,\nwhich are the most significant bits of outputs. These valid bits can be\ncombined together with Digital-to-Analog Converters(DACs) to get the final\nresults. What's more, the precision of this computation scheme can be adjusted\naccording to the definition of the user, 32 valid bits at most, so it is\nqualified for different application contexts.\n",
        "pdf_link": "http://arxiv.org/pdf/1611.03264v2"
    },
    {
        "title": "Temperature-Insensitive Analog Vector-by-Matrix Multiplier Based on 55\n  nm NOR Flash Memory Cells",
        "authors": [
            "X. Guo",
            "F. Merrikh Bayat",
            "M. Prezioso",
            "Y. Chen",
            "B. Nguyen",
            "N. Do",
            "D. B. Strukov"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  We have fabricated and successfully tested an analog vector-by-matrix\nmultiplier, based on redesigned 10x12 arrays of 55 nm commercial NOR flash\nmemory cells. The modified arrays enable high-precision individual analog\ntuning of each cell, with sub-1% accuracy, while keeping the highly optimized\ncells, with their long-term state retention, intact. The array has an area of\n0.33 um^2 per cell, and is at least one order of magnitude more dense than the\nreported prior implementations of nonvolatile analog memories. The demonstrated\nvector-by-vector multiplier, using gate coupling to additional periphery cells,\nhas ~2% precision, limited by the aggregate effect of cell noise, retention,\nmismatch, process variations, tuning precision, and capacitive crosstalk. A\ndifferential version of the multiplier has allowed us to demonstrate sub-3%\ntemperature drift of the output signal in the range between 25C and 85C.\n",
        "pdf_link": "http://arxiv.org/pdf/1611.03379v1"
    },
    {
        "title": "Signal Processing with Pulse Trains: An Algebraic Approach- Part I",
        "authors": [
            "Gabriel Nallathambi",
            "Jose Principe"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Recently we have shown that it is possible to represent continuous amplitude,\ncontinuous time, band limited signals with an error as small as desired using\npulse trains via the integrate and fire converter (IFC). The IFC is an ultra\nlow power converter and processing with pulse trains is compatible with the\ntrends in the silicon technology for very low supply voltages. This paper\npresents the definition of addition in pulse trains created by the IFC using\nexclusively timing information, and proofs that it constitutes an Abelian group\nin the space of IFC pulse trains. We also show that pulse domain addition\ncorresponds to pointwise addition of analog signals.\n",
        "pdf_link": "http://arxiv.org/pdf/1611.03967v1"
    },
    {
        "title": "Signal Processing with Pulse Trains: An Algebraic Approach- Part II",
        "authors": [
            "Gabriel Nallathambi",
            "Jose Principe"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  The integrate and fire converter (IFC) enables an alternative to digital\nsignal processing. IFC converts analog signal voltages into time between pulses\nand it is possible to reconstruct the analog signal from the IFC pulses with an\nerror as small as required. In this paper, we present the definition of\nmultiplication in pulse trains created by the IFC based on time domain\noperations and prove that it constitutes an Abelian group in the space of IFC\npulse trains. We also show that pulse domain multiplication corresponds to\npointwise multiplication of analog signals. It is further proved that pulse\ndomain multiplication is distributive over pulse domain addition and hence it\nforms a field in the space of IFC pulse trains, which is an important property\nfor linear signal processing.\n",
        "pdf_link": "http://arxiv.org/pdf/1611.03970v1"
    },
    {
        "title": "Improving the Coverage and Spectral Efficiency of Millimeter-Wave\n  Cellular Networks using Device-to-Device Relays",
        "authors": [
            "Shuanshuan Wu",
            "Rachad Atat",
            "Nicholas Mastronarde",
            "Lingjia Liu"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  The susceptibility of millimeter waveform propagation to blockages limits the\ncoverage of millimeter-wave (mmWave) signals. To overcome blockages, we propose\nto leverage two-hop device-to-device (D2D) relaying. Using stochastic geometry,\nwe derive expressions for the downlink coverage probability of relay-assisted\nmmWave cellular networks when the D2D links are implemented in either uplink\nmmWave or uplink microwave bands. We further investigate the spectral\nefficiency (SE) improvement in the cellular downlink, and the effect of D2D\ntransmissions on the cellular uplink. For mmWave links, we derive the coverage\nprobability using dominant interferer analysis while accounting for both\nblockages and beamforming gains. For microwave D2D links, we derive the\ncoverage probability considering both line-of-sight (LOS) and non-line-of-sight\n(NLOS) propagation. Numerical results show that downlink coverage and SE can be\nimproved using two-hop D2D relaying. Specifically, microwave D2D relays achieve\nbetter coverage because D2D connections can be established under NLOS\nconditions. However, mmWave D2D relays achieve better coverage when the density\nof interferers is large because blockages eliminate interference from NLOS\ninterferers. The SE on the downlink depends on the relay mode selection\nstrategy, and mmWave D2D relays use a significantly smaller fraction of uplink\nresources than microwave D2D relays.\n",
        "pdf_link": "http://arxiv.org/pdf/1611.06164v2"
    },
    {
        "title": "MESL: Proposal for a Non-volatile Cascadable Magneto-Electric Spin Logic",
        "authors": [
            "Akhilesh Jaiswal",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  In the quest for novel, scalable and energy-efficient computing technologies,\nmany non-charge based logic devices are being explored. Recent advances in\nmulti-ferroic materials have paved the way for electric field induced low\nenergy and fast switching of nano-magnets using the magneto-electric (ME)\neffect. In this paper, we propose a voltage driven logic-device based on the ME\ninduced switching of nano-magnets. We further demonstrate that the proposed\nlogic-device, which exhibits decoupled read and write paths, can be used to\nconstruct a complete logic family including XNOR, NAND and NOR gates. The\nproposed logic family shows good scalability with a quadratic dependence of\nswitching energy with respect to the switching voltage. Further, the proposed\nlogic-device has better robustness against the effect of thermal noise as\ncompared to the conventional current driven switching of nano-magnets. A\ndevice-to-circuit level coupled simulation framework, including magnetization\ndynamics and electron transport model, has been developed for analyzing the\npresent proposal. Using our simulation framework, we present energy and delay\nresults for the proposed Magneto-Electric Spin Logic (MESL) gates.\n",
        "pdf_link": "http://arxiv.org/pdf/1611.07738v1"
    },
    {
        "title": "Sub 100nW volatile nano-metal-oxide memristor as synaptic-like encoder\n  of neuronal spikes",
        "authors": [
            "Isha Gupta",
            "Alexantrou Serb",
            "Ali Khiat",
            "Ralf Zeitler",
            "Stefano Vassanelli",
            "Themistoklis Prodromakis"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Advanced neural interfaces mediate a bio-electronic link between the nervous\nsystem and microelectronic devices, bearing great potential as innovative\ntherapy for various diseases. Spikes from a large number of neurons are\nrecorded leading to creation of big data that require on-line processing under\nmost stringent conditions, such as minimal power dissipation and on-chip space\noccupancy. Here, we present a new concept where the inherent volatile\nproperties of a nano-scale memristive device are used to detect and compress\ninformation on neural spikes as recorded by a multi-electrode array.\nSimultaneously, and similarly to a biological synapse, information on spike\namplitude and frequency is transduced in metastable resistive state transitions\nof the device, which is inherently capable of self-resetting and of continuous\nencoding of spiking activity. Furthermore, operating the memristor in a very\nhigh resistive state range reduces its average in-operando power dissipation to\nless than 100 nW, demonstrating the potential to build highly scalable, yet\nenergy-efficient on-node processors for advanced neural interfaces.\n",
        "pdf_link": "http://arxiv.org/pdf/1611.09671v1"
    },
    {
        "title": "Analysis and Design of a Passive Switched-Capacitor Matrix Multiplier\n  for Approximate Computing",
        "authors": [
            "Edward H. Lee",
            "S. Simon Wong"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  A switched-capacitor matrix multiplier is presented for approximate computing\nand machine learning applications. The multiply-and-accumulate operations\nperform discrete-time charge-domain signal processing using passive switches\nand 300 aF unit capacitors. The computation is digitized with a 6 b\nasynchronous successive approximation register analog-to-digital converter. The\nanalyses of incomplete charge accumulation and thermal noise are discussed. The\ndesign was fabricated in 40 nm CMOS, and experimental measurements of\nmultiplication are illustrated using matched filtering and image convolutions\nto analyze noise and offset. Two applications are highlighted: 1)\nenergy-efficient feature extraction layer performing both compression and\nclassification in a neural network for an analog front end and 2) analog\nacceleration for solving optimization problems that are traditionally performed\nin the digital domain. The chip obtains measured efficiencies of 8.7 TOPS/W at\n1 GHz for the first application and 7.7 TOPS/W at 2.5 GHz for the second\napplication.\n",
        "pdf_link": "http://arxiv.org/pdf/1612.00933v1"
    },
    {
        "title": "High-Bandwidth and Large Coupling Tolerance Graded-Index Multimode\n  Polymer Waveguides for On-board High-Speed Optical Interconnects",
        "authors": [
            "Jian Chen",
            "Nikolaos Bamiedakis",
            "Peter P. Vasil'ev",
            "Tom J. Edwards",
            "Christian T. A. Brown",
            "Richard V. Penty",
            "Ian H. White"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Optical interconnects have attracted significant research interest for use in\nshort-reach board-level optical communication links in supercomputers and data\ncentres. Multimode polymer waveguides in particular constitute an attractive\ntechnology for on-board optical interconnects as they provide high bandwidth,\noffer relaxed alignment tolerances, and can be cost-effectively integrated onto\nstandard printed circuit boards (PCBs). However, the continuing improvements in\nbandwidth performance of optical sources make it important to investigate\napproaches to develop high bandwidth polymer waveguides. In this paper, we\npresent dispersion studies on a graded-index (GI) waveguide in siloxane\nmaterials designed to deliver high bandwidth over a range of launch conditions.\nBandwidth-length products of >70 GHzxm and ~65 GHzxm are observed using a\n50/125 um multimode fibre (MMF) launch for input offsets of +/- 10 um without\nand with the use of a mode mixer respectively; and enhanced values of >100\nGHzxm are found under a 10x microscope objective launch for input offsets of\n~18 x 20 um^2. The large range of offsets is within the -1 dB alignment\ntolerances. A theoretical model is developed using the measured refractive\nindex profile of the waveguide, and general agreement is found with\nexperimental bandwidth measurements. The reported results clearly demonstrate\nthe potential of this technology for use in high-speed board-level optical\nlinks, and indicate that data transmission of 100 Gb/s over a multimode polymer\nwaveguide is feasible with appropriate refractive index engineering.\n",
        "pdf_link": "http://arxiv.org/pdf/1612.01574v1"
    },
    {
        "title": "Memristor Threshold Logic: An Overview to Challenges and Applications",
        "authors": [
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Once referred to as the missing circuit component, memristor has come long\nway across to be recognized and taken as important to future circuit designs.\nThe memristor due to its ability to memorize the state, switch between\ndifferent resistance level, smaller size and low leakage currents makes it\nuseful for a wide range of intelligent memory and computing applications. This\noverview paper highlights broadly provides the uses of memristor in the\nimplementation of cognitive cells for different imaging and pattern matching\napplications.\n",
        "pdf_link": "http://arxiv.org/pdf/1612.01711v1"
    },
    {
        "title": "A Universal Multi-Hierarchy Figure-of-Merit for On-Chip Computing and\n  Communications",
        "authors": [
            "Shuai Sun",
            "Vikram K. Narayana",
            "Armin Mehrabian",
            "Tarek El-Ghazawi",
            "Volker J. Sorger"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Continuing demands for increased compute efficiency and communication\nbandwidth have led to the development of novel interconnect technologies with\nthe potential to outperform conventional electrical interconnects. With a\nplurality of interconnect technologies to include electronics, photonics,\nplasmonics, and hybrids thereof, the simple approach of counting on-chip\ndevices to capture performance is insufficient. While some efforts have been\nmade to capture the performance evolution more accurately, they eventually\ndeviate from the observed development pace. Thus, a holistic figure of merit\n(FOM) is needed to adequately compare these recent technology paradigms. Here\nwe introduce the Capability-to-Latency-Energy-Amount-Resistance (CLEAR) FOM\nderived from device and link performance criteria of both active optoelectronic\ndevices and passive components alike. As such CLEAR incorporates communication\ndelay, energy efficiency, on-chip scaling and economic cost. We show that CLEAR\naccurately describes compute development including most recent machines. Since\nthis FOM is derived bottom-up, we demonstrate remarkable adaptability to\napplications ranging from device-level to network and system-level. Applying\nCLEAR to benchmark device, link, and network performance against fundamental\nphysical compute and communication limits shows that photonics is competitive\neven for fractions of the die-size, thus making a case for on-chip optical\ninterconnects.\n",
        "pdf_link": "http://arxiv.org/pdf/1612.02486v1"
    },
    {
        "title": "Moore's Law in CLEAR Light",
        "authors": [
            "Shuai Sun",
            "Vikram K. Narayana",
            "Tarek El-Ghazawi",
            "Volker J. Sorger"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  The inability of Moore's Law and other figure-of-merits (FOMs) to accurately\nexplain the technology development of the semiconductor industry demands a\nholistic merit to guide the industry. Here we introduce a FOM termed CLEAR that\naccurately postdicts technology developments since the 1940's until today, and\npredicts photonics as a logical extension to keep-up the pace of\ninformation-handling machines. We show that CLEAR\n(Capability-to-Latency-Energy-Amount-Resistance) is multi-hierarchical applying\nto the device, interconnect, and system level. Being a holistic FOM, we show\nthat empirical trends such as Moore's Law and the Makimoto's wave are special\ncases of the universal CLEAR merit. Looking ahead, photonic board- and\nchip-level technologies are able to continue the observed doubling rate of the\nCLEAR value every 12 months, while electronic technologies are unable to keep\npace.\n",
        "pdf_link": "http://arxiv.org/pdf/1612.02898v1"
    },
    {
        "title": "On Fault-Tolerant Design of Exclusive-OR Gates in QCA",
        "authors": [
            "Dharmendra Kumar",
            "Debasis Mitra",
            "Bhargab B. Bhattacharya"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Design paradigms of logic circuits with Quantum-dot Cellular Automata (QCA)\nhave been extensively studied in the recent past. Unfortunately, due to the\nlack of mature fabrication support, QCA-based circuits often suffer from\nvarious types of manufacturing defects and variations, and therefore, are\nunreliable and error-prone. QCA-based Exclusive-OR (XOR) gates are frequently\nused in the construction of several computing subsystems such as adders, linear\nfeedback shift registers, parity generators and checkers. However, none of the\nexisting designs for QCA XOR gates have considered the issue of ensuring\nfault-tolerance. Simulation results also show that these designs can hardly\ntolerate any fault. We investigate the applicability of various existing\nfault-tolerant schemes such as triple modular redundancy (TMR), NAND\nmultiplexing, and majority multiplexing in the context of practical realization\nof QCA XOR gate. Our investigations reveal that these techniques incur\nprohibitively large area and delay and hence, they are unsuitable for practical\nscenarios. We propose here realistic designs of QCA XOR gates (in terms of area\nand delay) with significantly high fault-tolerance against all types of cell\nmisplacement defects such as cell omission, cell displacement, cell\nmisalignment and extra/additional cell deposition. Furthermore, the absence of\nany crossing in the proposed designs facilitates low-cost fabrication of such\nsystems.\n",
        "pdf_link": "http://arxiv.org/pdf/1612.02975v1"
    },
    {
        "title": "An Energy-Efficient VCO-Based Matrix Multiplier Block to Support On-Chip\n  Image Analysis",
        "authors": [
            "Imon Banerjee",
            "Arindam Sanyal"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Images typically are represented as uniformly sampled data in the form of\nmatrix of pixels/voxels. Therefore, matrix multiply-and-accumulate (MAC) forms\nthe core of most state-of-the-art image analysis algorithms. While digital\nimplementation of MAC has generally been the preferred approach, high power\nconsumption is an impediment to adopting it for medical image analysis. In this\nwork, we present a time-domain signal processing architecture which performs\nMAC operations with 7bit accuracy while consuming 400X lower energy than\ndigital implementation. The proposed architecture performs analog computation\nusing mostly digital circuits and is suitable for scaled CMOS technologies. The\nproposed time-domain MAC architecture is expected to play a central role in\nempowering the advancement of various on-chip image analysis operations.\n",
        "pdf_link": "http://arxiv.org/pdf/1612.03361v1"
    },
    {
        "title": "Radio Frequency Modulated Signaling Interconnect for Memory-to-Processor\n  and Processor-to-Processor Interfaces: An Overview",
        "authors": [
            "Jason Y. Du"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  With the evolution of heterogeneous computing system, such as\nnetwork-on-chip, high-performance distributed computing, accelerator-rich\narchitectures and cluster computing, high-speed, energy-efficient and\nlow-latency interfaces among memory-to-processor and processor-to-processor\nbecome the key technology to enable those technologies. Simultaneously, the\nscaling of CMOS makes the switching speed of the transistor up to sub-THz.\nRadio-frequency or even millimeter-wave modulated signaling interconnect has\nunique features in ultra-low power operation, dynamic allocation of bandwidth\nand low latency, compared with convention baseband signaling interconnect. In\nthis work, we overview the different generations of radio-frequency\ninterconnect (RF-I) technology, compare them with conventional baseband\nsignaling interconnect technologies. The limitations and potentials are also\ndiscussed in the end.\n",
        "pdf_link": "http://arxiv.org/pdf/1612.06522v2"
    },
    {
        "title": "MRFI Stream Arbitration: An Efficient Arbitration Scheme for NoC with\n  Emerging Interconnect Technology",
        "authors": [
            "Rex Lee",
            "Yilei Li"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  An improved version of stream arbitration based on multiband RF interconnect\n(MRFI) is proposed. Thanks to the simultaneous multiple channel\ntransmitting/receiving feature of MRFI, dynamic bandwidth allocation is\nachieved in the proposed arbitration algorithm. With dynamic bandwidth\nallocation, MRFI based arbitration can guarantee 100% channel bandwidth\nutilization, which is a significant improvement compared with original RF-I\nbased stream arbitration whose channel bandwidth utilization is only around\n30%~50%.\n",
        "pdf_link": "http://arxiv.org/pdf/1612.07879v2"
    },
    {
        "title": "Fredkin and Toffoli gates implemented in Oregonator model of\n  Belousov-Zhabotinsky medium",
        "authors": [
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  A thin-layer Belousov-Zhabotinsky (BZ) medium is a powerful computing device\ncapable for implementing logical circuits, memory, image processors, robot\ncontrollers, and neuromorphic architectures. We design the reversible logical\ngates --- Fredkin gate and Toffoli gate --- in a BZ medium network of excitable\nchannels with sub-excitable junctions. Local control of the BZ medium\nexcitability is an important feature of the gates' design. A excitable\nthin-layer BZ medium responds to a localised perturbation with omnidirectional\ntarget or spiral excitation waves. A sub-excitable BZ medium responds to an\nasymmetric perturbation by producing travelling localised excitation\nwave-fragments similar to dissipative solitons. We employ interactions between\nexcitation wave-fragments to perform computation. We interpret the\nwave-fragments as values of Boolean variables. A presence of a wave-fragment at\na given site of a circuit represents logical truth, absence of the\nwave-fragment --- logical false. Fredkin gate consists of ten excitable\nchannels intersecting at eleven junctions eight of which are sub-excitable.\nToffoli gate consists of six excitable channels intersecting at six junctions\nfour of which are sub-excitable. The designs of the gates are verified using\nnumerical integration of two-variable Oregonator equations.\n",
        "pdf_link": "http://arxiv.org/pdf/1612.08254v1"
    },
    {
        "title": "Synthesis methods for reversible circuits consisting of NOT, CNOT and\n  2-CNOT gates (Ph.D. thesis)",
        "authors": [
            "Dmitry V. Zakablukov"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In this paper, reversible circuits consisting of NOT, CNOT and 2-CNOT gates\nare studied. Several asymptotically optimal by the order of magnitude synthesis\nmethods are described. Some circuit's complexity reduction approaches are\nconsidered. Implementation of discrete logarithm within a reversible circuit is\ndiscussed. The main conclusion in the paper is that the usage of additional\ninputs (additional memory) in reversible circuits almost always allow to reduce\ntheir complexity, depth and weight.\n",
        "pdf_link": "http://arxiv.org/pdf/1806.00687v1"
    },
    {
        "title": "Design of CMOS-memristor Circuits for LSTM architecture",
        "authors": [
            "Kamilya Smagulova",
            "Kazybek Adam",
            "Olga Krestinskaya",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Long Short-Term memory (LSTM) architecture is a well-known approach for\nbuilding recurrent neural networks (RNN) useful in sequential processing of\ndata in application to natural language processing. The near-sensor hardware\nimplementation of LSTM is challenged due to large parallelism and complexity.\nWe propose a 0.18 m CMOS, GST memristor LSTM hardware architecture for\nnear-sensor processing. The proposed system is validated in a forecasting\nproblem based on Keras model.\n",
        "pdf_link": "http://arxiv.org/pdf/1806.02366v1"
    },
    {
        "title": "Belousov-Zhabotinsky reaction in liquid marbles",
        "authors": [
            "Claire Fullarton",
            "Thomas C. Draper",
            "Neil Phillips",
            "Ben P. J. de Lacy Costello",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  This paper reports on a new method of encapsulating BZ solution droplets in a\npowder coating of either polyethylene (PE) or polytetrafluoroethylene (PTFE),\nto produce BZ liquid marbles (LMs). The BZ LMs have solid--liquid interfaces in\ncontrast to the previously reported BZ encapsulation systems used to study\npattern formations and wave transfers, such as BZ emulsions and BZ vesicles.\nAll these systems are important to study as they can be seen as analogues for\ninformation transfer in excitable systems in nature. Due to the powder coating\nof the LMs, LMs do not wet the underlying substrate, making the LMs mobile,\nenabling them to be easily arranged in arrays. The preparation of complex LMs,\ncontaining an acidic oscillating solution, proves the resilience of LMs and\ntheir application in transporting a wide range of chemical cargoes and in\nplaying a mediating role in chemical reactions. PTFE-coated LMs were harder to\nprepare and not as robust as PE-coated LMs, therefore oscillation studies of BZ\nLMs positioned in arrays only focused on PE-coated LMs. Sporadic transfer of\nexcitation waves was observed between LMs placed in close proximity to each\nother in ordered and disordered arrays, suggesting the transfer of liquid\nspecies possibly arises from contact between imperfectly coated areas at the\nLM--LM interface or capillary action, where solution is actively transported to\nthe marble surface through the coating. Propagation pathways of the excitation\nwaves in both the disordered and ordered arrays of BZ LMs are reported. These\nresults lay the foundations for future studies on information transmission and\nprocessing arrays of BZ LMs, in addition to observing BZ wave propagation in a\nLM and the effect of other physical stimuli such as heat, light and chemical\nenvironments on the dynamics of excitation in arrays of BZ Lms.\n",
        "pdf_link": "http://arxiv.org/pdf/1806.07181v1"
    },
    {
        "title": "Energy Efficient Tri-State CNFET Ternary Logic Gates",
        "authors": [
            "Sepher Tabrizchi",
            "Fazel Sharifi",
            "Abdel-Hameed A. Badawy"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Traditional silicon binary circuits continue to face challenges such as high\nleakage power dissipation and large area of interconnections. Multiple-Valued\nLogic (MVL) and nano devices are two feasible solutions to overcome these\nproblems. In this paper, a novel method is presented to design ternary logic\ncircuits based on Carbon Nanotube Field Effect Transistors (CNFETs). The\nproposed designs use the unique properties of CNFETs, for example, adjusting\nthe Carbon Nanontube (CNT) diameters to have the desired threshold voltage and\nhave the same mobility of P-FET and N-FET transistors. Each of our designed\nlogic circuits implements a logic function and its complementary via a control\nsignal. Also, these circuits have a high impedance state which saves power\nwhile the circuits are not in use. In an effort to show a more detailed\napplication of our approach, we design a 2-digit adder-subtractor circuit. We\nsimulate the proposed ternary circuits using HSPICE via standard 32nm CNFET\ntechnology. The simulation results indicate the correct operation of the\ndesigns under different process, voltage and temperature (PVT) variations.\nMoreover, a power efficient ternary logic ALU has been design based on the\nproposed gates.\n",
        "pdf_link": "http://arxiv.org/pdf/1806.07570v1"
    },
    {
        "title": "Index Modulation for Molecular Communication via Diffusion Systems",
        "authors": [
            "Mustafa Can Gursoy",
            "Ertugrul Basar",
            "Ali Emre Pusane",
            "Tuna Tugcu"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Molecular communication via diffusion (MCvD) is a molecular communication\nmethod that utilizes the free diffusion of carrier molecules to transfer\ninformation at the nano-scale. Due to the random propagation of carrier\nmolecules, inter-symbol interference (ISI) is a major issue in an MCvD system.\nAlongside ISI, inter-link interference (ILI) is also an issue that increases\nthe total interference for MCvD-based multiple-input-multiple-output (MIMO)\napproaches. Inspired by the antenna index modulation (IM) concept in\ntraditional communication systems, this paper introduces novel IM-based\ntransmission schemes for MCvD systems. In the paper, molecular space shift\nkeying (MSSK) is proposed as a novel modulation for molecular MIMO systems, and\nit is found that this method combats ISI and ILI considerably better than\nexisting MIMO approaches. For nano-machines that have access to two different\nmolecules, the direct extension of MSSK, quadrature molecular space shift\nkeying (QMSSK) is also proposed. QMSSK is found to combat ISI considerably well\nwhilst not performing well against ILI-caused errors. In order to combat ILI\nmore effectively, another dual-molecule-based novel modulation scheme called\nthe molecular spatial modulation (MSM) is proposed. Combined with the Gray\nmapping imposed on the antenna indices, MSM is observed to yield reliable error\nrates for molecular MIMO systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1806.07689v3"
    },
    {
        "title": "Generalized Reversible Computing",
        "authors": [
            "Michael P. Frank"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Landauer's Principle that information loss from a computation implies entropy\nincrease can be rigorously proved from mathematical physics. However, carefully\nexamining its detailed formulation reveals that the traditional identification\nof logically reversible computational operations with bijective transformations\nof the full digital state space is actually not the correct logical-level\ncharacterization of the full set of classical computational operations that can\nbe carried out physically with asymptotically zero energy dissipation. To find\nthe correct logical conditions for physical reversibility, we must account for\ninitial-state probabilities when applying the Principle. The minimal\nlogical-level requirement for the physical reversibility of deterministic\ncomputational operations is that the subset of initial states that exhibit\nnonzero probability in a given statistical operating context must be\ntransformed one-to-one into final states. Thus, any computational operation is\nconditionally reversible relative to any sufficiently-restrictive precondition\non its initial state, and the minimum dissipation required for any\ndeterministic operation by Landauer's Principle asymptotically approaches 0\nwhen the probability of meeting any preselected one of its suitable\npreconditions approaches 1. This realization facilitates simpler designs for\nasymptotically thermodynamically reversible computational hardware, compared to\ndesigns that are restricted to using only fully-bijective operations such as\nToffoli type operations. Thus, this more general framework for reversible\ncomputing provides a more effective theoretical foundation to use for the\ndesign of practical reversible computers than does the more restrictive\ntraditional model of reversible logic. In this paper, we formally develop the\ntheoretical foundations of the generalized model, and briefly survey some of\nits applications.\n",
        "pdf_link": "http://arxiv.org/pdf/1806.10183v1"
    },
    {
        "title": "Low Barrier Magnet Design for Efficient Hardware Binary Stochastic\n  Neurons",
        "authors": [
            "Orchi Hassan",
            "Rafatul Faria",
            "Kerem Y. Camsari",
            "Jonathan Z. Sun",
            "Supriyo Datta"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Binary stochastic neurons (BSN's) form an integral part of many machine\nlearning algorithms, motivating the development of hardware accelerators for\nthis complex function. It has been recognized that hardware BSN's can be\nimplemented using low barrier magnets (LBM's) by minimally modifying\npresent-day magnetoresistive random access memory (MRAM) devices. A crucial\nparameter that determines the response of these LBM based BSN designs is the\n\\emph{correlation time} of magnetization, $\\tau_c$. In this letter, we show\nthat for magnets with low energy barriers ($\\Delta \\approx k_BT$ and below),\ncircular disk magnets with in-plane magnetic anisotropy (IMA) lead to $\\tau_c$\nvalues that are two orders of magnitude smaller compared to $\\tau_c$ for\nmagnets having perpendicular magnetic anisotropy (PMA) and provide analytical\ndescriptions. We show that this striking difference in $\\tau_c$ is due to a\nprecession-like fluctuation mechanism that is enabled by the large\ndemagnetization field in IMA magnets. We provide a detailed energy-delay\nperformance evaluation of previously proposed BSN designs based on\nSpin-Orbit-Torque (SOT) MRAM and Spin-Transfer-Torque (STT) MRAM employing low\nbarrier circular IMA magnets by SPICE simulations. The designs exhibit sub-ns\nresponse times leading to energy requirements of $\\sim$a few fJ to evaluate the\nBSN function, orders of magnitude lower than digital CMOS implementations with\na much larger footprint. While modern MRAM technology is based on PMA magnets,\nresults in this paper suggest that low barrier circular IMA magnets may be more\nsuitable for this application.\n",
        "pdf_link": "http://arxiv.org/pdf/1902.03650v2"
    },
    {
        "title": "Coupled nonlinear delay systems as deep convolutional neural networks",
        "authors": [
            "Bogdan Penkovsky",
            "Xavier Porte",
            "Maxime Jacquot",
            "Laurent Larger",
            "Daniel Brunner"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Neural networks are currently transforming the field of computer algorithms,\nyet their emulation on current computing substrates is highly inefficient.\nReservoir computing was successfully implemented on a large variety of\nsubstrates and gave new insight in overcoming this implementation bottleneck.\nDespite its success, the approach lags behind the state of the art in deep\nlearning. We therefore extend time-delay reservoirs to deep networks and\ndemonstrate that these conceptually correspond to deep convolutional neural\nnetworks. Convolution is intrinsically realized on a substrate level by generic\ndrive-response properties of dynamical systems. The resulting novelty is\navoiding vector-matrix products between layers, which cause low efficiency in\ntoday's substrates. Compared to singleton time-delay reservoirs, our deep\nnetwork achieves accuracy improvements by at least an order of magnitude in\nMackey-Glass and Lorenz timeseries prediction.\n",
        "pdf_link": "http://arxiv.org/pdf/1902.05608v5"
    },
    {
        "title": "Synthesizing Number Generators for Stochastic Computing using Mixed\n  Integer Programming",
        "authors": [
            "Vincent T. Lee",
            "Samuel Archibald Elliot",
            "Armin Alaghi",
            "Luis Ceze"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Stochastic computing (SC) is a high density, low-power computation technique\nwhich encodes values as unary bitstreams instead of binary-encoded (BE) values.\nPractical SC implementations require deterministic or pseudo-random number\nsequences which are optimally correlated to generate bitstreams and achieve\naccurate results. Unfortunately, the size of the search space makes manually\ndesigning optimally correlated number sequences a difficult task. To automate\nthis design burden, we propose a synthesis formulation using mixed integer\nprogramming to automatically generate optimally correlated number sequences. In\nparticular, our synthesis formulation improves the accuracy of arithmetic\noperations such as multiplication and squaring circuits by up to 2.5x and 20x\nrespectively. We also show how our technique can be extended to scale to larger\ncircuits.\n",
        "pdf_link": "http://arxiv.org/pdf/1902.05971v2"
    },
    {
        "title": "An ultra-low-power sigma-delta neuron circuit",
        "authors": [
            "Manu V Nair",
            "Giacomo Indiveri"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Neural processing systems typically represent data using leaky integrate and\nfire (LIF) neuron models that generate spikes or pulse trains at a rate\nproportional to their input amplitudes. This mechanism requires high firing\nrates when encoding time-varying signals, leading to increased power\nconsumption. Neuromorphic systems that use adaptive LIF neuron models overcome\nthis problem by encoding signals in the relative timing of their output spikes\nrather than their rate. In this paper, we analyze recent adaptive LIF neuron\ncircuit implementations and highlight the analogies and differences between\nthem and a first-order sigma-delta feedback loop. We propose a new sigma-delta\nneuron circuit that addresses some of the limitations in existing\nimplementations and present simulation results that quantify the improvements.\nWe show that the new circuit, implemented in a 1.8 V, 180 nm CMOS process,\noffers up to 42 dB signal-to-distortion ratio and consumes orders of magnitude\nlower energy. Finally, we also demonstrate how the sigma-delta interpretation\nenables mapping of real-valued recurrent neural network to the spiking\nframework to emphasize the envisioned application of the proposed circuit.\n",
        "pdf_link": "http://arxiv.org/pdf/1902.07149v2"
    },
    {
        "title": "An Energy-efficient Time-domain Analog VLSI Neural Network Processor\n  Based on a Pulse-width Modulation Approach",
        "authors": [
            "Masatoshi Yamaguchi",
            "Goki Iwamoto",
            "Hakaru Tamukoh",
            "Takashi Morie"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  A time-domain analog-weighted-sum calculation model based on a pulse-width\nmodulation (PWM) approach is proposed. The proposed calculation model can be\napplied to any types of network structure including multi-layer feedforward\nnetworks. We also propose very large-scale integrated (VLSI) circuits to\nimplement the proposed model. Unlike the conventional analog voltage or current\nmode circuits used in computing-in-memory circuits, our time-domain analog\ncircuits use transient operation in charging/discharging processes to\ncapacitors. Since the circuits can be designed without operational amplifiers,\nthey can be operated with extremely low power consumption. However, they have\nto use very high-resistance devices, on the order of giga-ohms. We designed a\nCMOS VLSI chip to verify weighted-sum operation based on the proposed model\nwith binary weights, which realizes the BinaryConnect model. In the chip,\nmemory cells of static-random-access memory (SRAM) are used for synaptic\nconnection weights. High-resistance operation was realized by using the\nsubthreshold operation region of MOS transistors unlike the ordinary\ncomputing-in-memory circuits. The chip was designed and fabricated using a\n250-nm fabrication technology. Measurement results showed that energy\nefficiency for the weighted-sum calculation was 300~TOPS/W (Tera-Operations Per\nSecond per Watt), which is more than one order of magnitude higher than that in\nstate-of-the-art digital AI processors, even though the minimum width of\ninterconnection used in this chip was several times larger than that in such\ndigital processors. If state-of-the-art VLSI technology is used to implement\nthe proposed model, an energy efficiency of more than 1,000~TOPS/W will be\npossible. For practical applications, development of emerging analog memory\ndevices such as ferroelectric-gate field effect transistors (FeFETs) is\nnecessary.\n",
        "pdf_link": "http://arxiv.org/pdf/1902.07707v1"
    },
    {
        "title": "Ultra-low Energy charge trap flash based synapse enabled by parasitic\n  leakage mitigation",
        "authors": [
            "Shalini Shrivastava",
            "Tanmay Chavan",
            "Udayan Ganguly"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Brain-inspired computation promises complex cognitive tasks at biological\nenergy efficiencies. The brain contains $10^4$ synapses per neuron. Hence,\nultra-low energy, high-density synapses are needed for spiking neural networks\n(SNN). In this paper, we use tunneling enabled CTF (Charge Trap Flash) stack\nfor ultra-low-energy operation (1F); Further, CTF on an SOI platform and\nback-to-back connected pn diode and Zener diode (2D) prevent parasitic leakage\nto preserve energy advantage in array operation. A bulk $100 {\\mu}m $ x $100\n{\\mu}m$ CTF operation offers tunable, gradual conductance change $({\\Delta}G)\ni.e. 10^4 $levels, which gives $100$x improvement over literature. SPICE\nsimulations of 1F2D synapse shows ultra-low energy $(\\leqslant 3 fJ/pulse)$ at\n180 nm node for long-term potentiation (LTP) and depression (LTD), at 180nm\nnode for long-term potentiation (LTP) and depression (LTD), which is comparable\nto energy estimate in biological synapses (10 fJ). A record low learning rate\n(i.e., maximum ${\\Delta}G< 1%$ of G-range) is observed - which is tunable.\nExcellent reliability ($>10^6 endurance cycles at full conductance swing) is\nobserved. Such a highly energy efficient synapse with tunable learning rate on\nthe CMOS platform is a key enabler for the human-brain-scale systems. Keywords:\nSpiking Neural Network; Charge trap flash, SONAS, Fowler-Nordheim Tunneling,\nSynapse\n",
        "pdf_link": "http://arxiv.org/pdf/1902.09417v2"
    },
    {
        "title": "fiction: An Open Source Framework for the Design of Field-coupled\n  Nanocomputing Circuits",
        "authors": [
            "Marcel Walter",
            "Robert Wille",
            "Frank Sill Torres",
            "Daniel GroÃe",
            "Rolf Drechsler"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  As a class of emerging post-CMOS technologies, Field-coupled Nanocomputing\n(FCN) devices promise computation with tremendously low energy dissipation.\nEven though ground breaking advances in several physical implementations like\nQuantum-dot Cellular Automata (QCA) or Nanomagnet Logic (NML) have been made in\nthe last couple of years, design automation for FCN is still in its infancy and\noften still relies on manual labor. In this paper, we present an open source\nframework called fiction for physical design and technology mapping of FCN\ncircuits. Its efficient data structures, state-of-the-art algorithms, and\nextensibility provide a basis for future research in the community.\n",
        "pdf_link": "http://arxiv.org/pdf/1905.02477v1"
    },
    {
        "title": "Machine Learning Approach for Device-Circuit Co-Optimization of\n  Stochastic-Memristive-Device-Based Boltzmann Machine",
        "authors": [
            "Tong Wu",
            "Huan Zhao",
            "Fanxin Liu",
            "Jing Guo",
            "Han Wang"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  A Boltzmann machine whose effective \"temperature\" can be dynamically \"cooled\"\nprovides a stochastic neural network realization of simulated annealing, which\nis an important metaheuristic for solving combinatorial or global optimization\nproblems with broad applications in machine intelligence and operations\nresearch. However, the hardware realization of the Boltzmann stochastic element\nwith \"cooling\" capability has never been achieved within an individual\nsemiconductor device. Here we demonstrate a new memristive device concept based\non two-dimensional material heterostructures that enables this critical\nstochastic element in a Boltzmann machine. The dynamic cooling effect in\nsimulated annealing can be emulated in this multi-terminal memristive device\nthrough electrostatic bias with sigmoidal thresholding distributions. We also\nshow that a machine-learning-based method is efficient for device-circuit\nco-design of the Boltzmann machine based on the stochastic memristor devices in\nsimulated annealing. The experimental demonstrations of the tunable stochastic\nmemristors combined with the machine-learning-based device-circuit\nco-optimization approach for stochastic-memristor-based neural-network circuits\nchart a pathway for the efficient hardware realization of stochastic neural\nnetworks with applications in a broad range of electronics and computing\ndisciplines.\n",
        "pdf_link": "http://arxiv.org/pdf/1905.04431v2"
    },
    {
        "title": "Nonvolatile Memory Cell Based on Memristor Emulator",
        "authors": [
            "Santosh Parajuli",
            "Ram Kaji Budhathoki",
            "Hyongsuk Kim"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Memristor, one of the fundamental circuit elements, has promising\napplications in non-volatile memory and storage technology as it can\ntheoretically achieve infinite states. Information can be stored independently\nin these states and retrieved whenever required. In this paper, we have\nproposed a non volatile memory cell based on memristor emulator. The circuit is\nable to perform read and write operations. In this memristor based memroy cell,\nunipolar pulse is used for writing and bipolar pulse is used for reading.\nUnlike other earlier designs, the circuit does not need external read/write\nenable switches to switch between read and write operations; the switching is\nachieved by the zero average bipolar read pulse given after the completion of\nwrite cycle. In our proposed memristor based memory cell, single bit can be\nread and any voltages from 0 to 5 volts can be written. Mathematical analysis\nand the simulation results of memristor emulator based read write circuit have\nbeen presented to confirm its operation.\n",
        "pdf_link": "http://arxiv.org/pdf/1905.04864v1"
    },
    {
        "title": "Actin droplet machine",
        "authors": [
            "Andrew Adamatzky",
            "Florian Huber",
            "Joerg Schnauss"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  The actin droplet machine is a computer model of a three-dimensional network\nof actin bundles developed in a droplet of a physiological solution, which\nimplements mappings of sets of binary strings. The actin bundle network is\nconductive to travelling excitations, i.e. impulses. The machine is interfaced\nwith an arbitrary selected set of k electrodes through which stimuli, binary\nstrings of length k represented by impulses generated on the electrodes, are\napplied and responses are recorded. The responses are recorded in a form of\nimpulses and then converted to binary strings. The machine's state is a binary\nstring of length k: if there is an impulse recorded on the $i$th electrode,\nthere is a `1' in the i-th position of the string, and `0' otherwise. We\npresent a design of the machine and analyse its state transition graphs. We\nenvisage that actin droplet machines could form an elementary processor of\nfuture massive parallel computers made from biopolymers.\n",
        "pdf_link": "http://arxiv.org/pdf/1905.07860v1"
    },
    {
        "title": "A Novel General Compact Model Approach for 7nm Technology Node Circuit\n  Optimization from Device Perspective and Beyond",
        "authors": [
            "Qiang Huo",
            "Zhenhua Wu",
            "Weixing Huang",
            "Xingsheng Wang",
            "Geyu Tang",
            "Jiaxin Yao",
            "Yongpan Liu",
            "Feng Zhang",
            "Ling Li",
            "Ming Liu"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  This work presents a novel general compact model for 7nm technology node\ndevices like FinFETs. As an extension of previous conventional compact model\nthat based on some less accurate elements including one-dimensional Poisson\nequation for three-dimensional devices and analytical equations for short\nchannel effects, quantum effects and other physical effects, the general\ncompact model combining few TCAD calibrated compact models with statistical\nmethods can eliminate the tedious physical derivations. The general compact\nmodel has the advantages of efficient extraction, high accuracy, strong scaling\ncapability and excellent transfer capability. As a demo application, two key\ndesign knobs of FinFET and their multiple impacts on RC control ESD power clamp\ncircuit are systematically evaluated with implementation of the newly proposed\ngeneral compact model, accounting for device design, circuit performance\noptimization and variation control. The performance of ESD power clamp can be\nimproved extremely. This framework is also suitable for pathfinding researches\non 5nm node gate-all-around devices, like nanowire (NW) FETs, nanosheet (NSH)\nFETs and beyond.\n",
        "pdf_link": "http://arxiv.org/pdf/1905.11207v3"
    },
    {
        "title": "MetaChem: An Algebraic Framework for Artificial Chemistries",
        "authors": [
            "Penelope Faulkner Rainford",
            "Angelika Sebald",
            "Susan Stepney"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  We introduce MetaChem, a language for representing and implementing\nArtificial Chemistries. We motivate the need for modularisation and\nstandardisation in representation of artificial chemistries. We describe a\nmathematical formalism for Static Graph MetaChem, a static graph based system.\nMetaChem supports different levels of description, and has a formal\ndescription; we illustrate these using StringCatChem, a toy artificial\nchemistry. We describe two existing Artificial Chemistries -- Jordan Algebra\nAChem and Swarm Chemistries -- in MetaChem, and demonstrate how they can be\ncombined in several different configurations by using a MetaChem environmental\nlink. MetaChem provides a route to standardisation, reuse, and composition of\nArtificial Chemistries and their tools.\n",
        "pdf_link": "http://arxiv.org/pdf/1905.12541v3"
    },
    {
        "title": "Actin Networks Voltage Circuits",
        "authors": [
            "Stefano Siccardi",
            "Andrew Adamatzky Jack TuszyÅski",
            "Florian Huber",
            "JÃ¶rg SchnauÃ"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Starting with an experimentally observed networks of actin bundles, we model\ntheir network structure in terms of edges and nodes. We then compute and\ndiscuss the main electrical parameters, considering the bundles as electrical\nwires. A set of equations describing the network is solved with several initial\nconditions. Input voltages, that can be considered as information bits, are\napplied in a set of points and output voltages are computed in another set of\npositions. We consider both an idealized situation, where point-like electrodes\ncan be inserted in any points of the bundles and a more realistic one, where\nelectrodes lay on a surface and have typical dimensions available in the\nindustry. We find that in both cases such a system can implement the main\nlogical gates and a finite state machine.\n",
        "pdf_link": "http://arxiv.org/pdf/1912.00088v1"
    },
    {
        "title": "CRNs Exposed: Systematic Exploration of Chemical Reaction Networks",
        "authors": [
            "Marko Vasic",
            "David Soloveichik",
            "Sarfraz Khurshid"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Formal methods have enabled breakthroughs in many fields, such as in hardware\nverification, machine learning and biological systems. The key object of\ninterest in systems biology, synthetic biology, and molecular programming is\nchemical reaction networks (CRNs) which formalizes coupled chemical reactions\nin a well-mixed solution. CRNs are pivotal for our understanding of biological\nregulatory and metabolic networks, as well as for programming engineered\nmolecular behavior. Although it is clear that small CRNs are capable of complex\ndynamics and computational behavior, it remains difficult to explore the space\nof CRNs in search for desired functionality. We use Alloy, a tool for\nexpressing structural constraints and behavior in software systems, to\nenumerate CRNs with declaratively specified properties. We show how this\nframework can enumerate CRNs with a variety of structural constraints including\nbiologically motivated catalytic networks and metabolic networks, and seesaw\nnetworks motivated by DNA nanotechnology. We also use the framework to explore\nanalog function computation in rate-independent CRNs. By computing the desired\noutput value with stoichiometry rather than with reaction rates (in the sense\nthat $X \\to Y+Y$ computes multiplication by $2$), such CRNs are completely\nrobust to the choice of reaction rates or rate law. We find the smallest CRNs\ncomputing the max, minmax, abs and ReLU (rectified linear unit) functions in a\nnatural subclass of rate-independent CRNs where rate-independence follows from\nstructural network properties.\n",
        "pdf_link": "http://arxiv.org/pdf/1912.06197v2"
    },
    {
        "title": "The Recurrent Processing Unit: Hardware for High Speed Machine Learning",
        "authors": [
            "Heidi Komkov",
            "Alessandro Restelli",
            "Brian Hunt",
            "Liam Shaughnessy",
            "Itamar Shani",
            "Daniel P. Lathrop"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Machine learning applications are computationally demanding and power\nintensive. Hardware acceleration of these software tools is a natural step\nbeing explored using various technologies. A recurrent processing unit (RPU) is\nfast and power-efficient hardware for machine learning under development at the\nUniversity of Maryland. It is comprised of a recurrent neural network and a\ntrainable output vector as a hardware implementation of a reservoir computer.\nThe reservoir is currently realized on both Xilinx 7-series and Ultrascale+\nZYNQ SoCs using an autonomous Boolean network for processing and a Python-based\nsoftware API. The RPU is capable of classifying up to 40M MNIST images per\nsecond with the reservoir consuming under 261mW of power. Using an array of\n2048 unclocked gates with roughly 100pS transition times, we achieve about 20\nTOPS and 75 TOPS/W.\n",
        "pdf_link": "http://arxiv.org/pdf/1912.07363v1"
    },
    {
        "title": "Design Flow of Digital Microfluidic Biochips Towards Improving\n  Fault-Tolerance",
        "authors": [
            "Alireza Abdoli"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Given the ever-increasing advances of digital microfluidic biochips and their\napplication in a wide range of areas including bio-chemistry experiments,\ndiagnostics, and monitoring purposes like air and water quality control and\netc., development of automated design flow algorithms for digital microfluidic\nbiochips is of great importance. During the course of last decade there have\nbeen numerous researches on design, adaptation and optimization of algorithms\nfor automation of digital microfluidic biochips synthesis flow. However, the\ninitial assumption of researchers about absence of faults and deficiencies\nbefore and during execution of bio-assays has been proven always not to be the\ncase. Thus, during the past few years researchers have placed great focus on\nfault-tolerance and fault-recovery of digital microfluidic biochips. In this\ndissertation we initially introduce proposed architectures for pin-constrained\ndigital microfluidic biochips; the proposed architectures are designed with the\naim of improving overall functionality and also at the same time ameliorating\nfault-tolerance of digital microfluidic biochips in mind. Next, we explain\nfault-tolerance concepts within the context of pin-constrained digital\nmicrofluidic biochips; then we attempt to investigate fault-tolerance of the\nproposed digital microfluidic architectures versus the base architecture in\npresence of faults occurrences affecting mixing modules and\nsplitting/storage/detection (SSD) modules.\n",
        "pdf_link": "http://arxiv.org/pdf/1912.08353v2"
    },
    {
        "title": "Fungal architecture",
        "authors": [
            "Andrew Adamatzky",
            "Phil Ayres",
            "Gianluca Belotti",
            "Han Wosten"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  As one of the primary consumers of environmental resource, the building\nindustry faces unprecedented challenges in needing to reduce the environmental\nimpact of current consumption practices. This applies to both the construction\nof the built environment and resource consumption during its occupation and\nuse. Where incremental improvements to current practices can be realised, the\nnet benefits are often far outstripped by the burgeoning demands of rapidly\nincreasing population growth and urbanisation. Against the backdrop of this\ngrand societal challenge, it is necessary to explore approaches that envision a\nparadigm shift in how material is sourced, processed and assembled to address\nthe magnitude of these challenges in a truly sustainable way, and which can\neven provide added value. We propose to develop a structural substrate by using\nlive fungal mycelium, functionalise the substrate with nanoparticles and\npolymers to make a mycelium-based electronics, implement sensorial fusion and\ndecision making in the fungal electronics and to growing monolithic buildings\nfrom the functionalised fungal substrate. Fungal buildings will self-grow,\nbuild, and repair themselves subject to substrate supplied, use natural\nadaptation to the environment, sense all what human can sense.\n",
        "pdf_link": "http://arxiv.org/pdf/1912.13262v1"
    },
    {
        "title": "Reservoir computing for sensing: an experimental approach",
        "authors": [
            "Dawid Przyczyna",
            "SÃ©bastien Pecqueur",
            "Dominique Vuillaume",
            "Konrad SzaciÅowski"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The increasing popularity of machine learning solutions puts increasing\nrestrictions on this field if it is to penetrate more aspects of life. In\nparticular, energy efficiency and speed of operation is crucial, inter alia in\nportable medical devices. The Reservoir Computing (RC) paradigm poses as a\nsolution to these issues through foundation of its operation: the reservoir of\nstates. Adequate separation of input information translated into the internal\nstate of the reservoir, whose connections do not need to be trained, allow to\nsimplify the readout layer thus significantly accelerating the operation of the\nsystem. In this brief review article, the theoretical basis of RC was first\ndescribed, followed by a description of its individual variants, their\ndevelopment and state-of-the-art applications in chemical sensing and\nmetrology: detection of impedance changes and ion sensing. Presented results\nindicate applicability of reservoir computing for sensing and validating the\nSWEET algorithm experimentally.\n",
        "pdf_link": "http://arxiv.org/pdf/2001.04342v1"
    },
    {
        "title": "Survey on STT-MRAM Testing: Failure Mechanisms, Fault Models, and Tests",
        "authors": [
            "Lizhou Wu",
            "Mottaqiallah Taouil",
            "Siddharth Rao",
            "Erik Jan Marinissen",
            "Said Hamdioui"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  As one of the most promising emerging non-volatile memory (NVM) technologies,\nspin-transfer torque magnetic random access memory (STT-MRAM) has attracted\nsignificant research attention due to several features such as high density,\nzero standby leakage, and nearly unlimited endurance. However, a high-quality\ntest solution is required prior to the commercialization of STT-MRAM. In this\npaper, we present all STT-MRAM failure mechanisms: manufacturing defects,\nextreme process variations, magnetic coupling, STT-switching stochasticity, and\nthermal fluctuation. The resultant fault models including permanent faults and\ntransient faults are classified and discussed. Moreover, the limited test\nalgorithms and design-for-testability (DfT) designs proposed in the literature\nare also covered. It is clear that test solutions for STT-MRAMs are far from\nwell established yet, especially when considering a defective part per billion\n(DPPB) level requirement. We present the main challenges on the STT-MRAM\ntesting topic at three levels: failure mechanisms, fault modeling, and test/DfT\ndesigns.\n",
        "pdf_link": "http://arxiv.org/pdf/2001.05463v1"
    },
    {
        "title": "Bio-mimetic Synaptic Plasticity and Learning in a sub-500mV Cu/SiO$_2$/W\n  Memristor",
        "authors": [
            "S. R. Nandakumar",
            "Bipin Rajendran"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The computational efficiency of the human brain is believed to stem from the\nparallel information processing capability of neurons with integrated storage\nin synaptic interconnections programmed by local spike triggered learning rules\nsuch as spike timing dependent plasticity (STDP). The extremely low operating\nvoltages (approximately $100\\,$mV) used to trigger neuronal signaling and\nsynaptic adaptation is believed to be a critical reason for the brain's power\nefficiency. We demonstrate the feasibility of spike triggered STDP behavior in\na two-terminal Cu/SiO$_2$/W memristive device capable of operating below\n$500\\,$mV. We analyze the state-dependent nature of conductance updates in the\ndevice to develop a phenomenological model. Using the model, we evaluate the\npotential of such devices to generate precise spike times under supervised\nlearning conditions and classify handwritten digits from the MNIST dataset in\nan unsupervised learning setting. The results form a promising step towards\ncreating a low power synaptic device capable of on-chip learning.\n",
        "pdf_link": "http://arxiv.org/pdf/2001.09299v2"
    },
    {
        "title": "Structure-based Computer Without Using Transistors",
        "authors": [
            "Jonghyeon Lee",
            "Taewon Kang"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The commercialization of transistors capable of both switching and\namplification in 1960 resulted in the development of second-generation\ncomputers, which resulted in the miniaturization and lightening, while\naccelerating the reduction and development of production costs. However, the\nself-resistance and the resistance used in conjunction with semiconductors,\nwhich are the basic principles of computers, generate a lot of heat, which\nresults in semiconductor obsolescence, and limits the computation speed (Clock\nrate). In implementing logic operation, this paper proposes the concept of\nStructure-based Computer which can implement NOT gate made of semiconductor\ntransistor only by Structure-based twist of cable without resistance. In\nStructure-based computer, the theory of 'inverse signal pair' of digital\nsignals was introduced so that it could operate in a different way than\nsemiconductor-based transistors. In this paper, we propose a new hardware\ncalled Structure-based computer that can solve various problems in\nsemiconductor computers only with the wiring structure of the conductor itself,\nnot with the silicon-based semiconductor. A USB-type Structure-based computer\nprototype has been built, and a logical cloning method using CPU Clock is\nproposed to avoid the risk of current being reversed by cloning logical values.\nFurthermore, we propose a deep-priority exploration-based simulation method\nthat can easily implement and test complex Structure-based computer circuits.\nFurthermore, this paper suggests a mechanism to implement optical computers\ncurrently under development and research based on structures rather than\ndevices.\n",
        "pdf_link": "http://arxiv.org/pdf/2001.11321v1"
    },
    {
        "title": "In-situ learning harnessing intrinsic resistive memory variability\n  through Markov Chain Monte Carlo Sampling",
        "authors": [
            "Thomas Dalgaty",
            "Niccolo Castellani",
            "Damien Querlioz",
            "Elisa Vianello"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Resistive memory technologies promise to be a key component in unlocking the\nnext generation of intelligent in-memory computing systems that can act and\nlearn locally at the edge. However, current approaches to in-memory machine\nlearning focus often on the implementation of models and algorithms which\ncannot be reconciled with the true, physical properties of resistive memory.\nConsequently, these properties, in particular cycle-to-cycle conductance\nvariability, are considered as non-idealities that require mitigation. Here by\ncontrast, we embrace these properties by selecting a more appropriate machine\nlearning model and algorithm. We implement a Markov Chain Monte Carlo sampling\nalgorithm within a fabricated array of 16,384 devices, configured as a Bayesian\nmachine learning model. The algorithm is realised in-situ, by exploiting the\ndevices as random variables from the perspective of their cycle-to-cycle\nconductance variability. We train experimentally the memory array to perform an\nillustrative supervised learning task as well as a malignant breast tissue\nrecognition task, achieving an accuracy of 96.3%. Then, using a behavioural\nmodel of resistive memory calibrated on array level measurements, we apply the\nsame approach to the Cartpole reinforcement learning task. In all cases our\nproposed approach outperformed software-based neural network models realised\nusing an equivalent number of memory elements. This result lays a foundation\nfor a new path in-memory machine learning, compatible with the true properties\nof resistive memory technologies, that can bring localised learning\ncapabilities to intelligent edge computing systems.\n",
        "pdf_link": "http://arxiv.org/pdf/2001.11426v1"
    },
    {
        "title": "Mixed-precision deep learning based on computational memory",
        "authors": [
            "S. R. Nandakumar",
            "Manuel Le Gallo",
            "Christophe Piveteau",
            "Vinay Joshi",
            "Giovanni Mariani",
            "Irem Boybat",
            "Geethan Karunaratne",
            "Riduan Khaddam-Aljameh",
            "Urs Egger",
            "Anastasios Petropoulos",
            "Theodore Antonakopoulos",
            "Bipin Rajendran",
            "Abu Sebastian",
            "Evangelos Eleftheriou"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Deep neural networks (DNNs) have revolutionized the field of artificial\nintelligence and have achieved unprecedented success in cognitive tasks such as\nimage and speech recognition. Training of large DNNs, however, is\ncomputationally intensive and this has motivated the search for novel computing\narchitectures targeting this application. A computational memory unit with\nnanoscale resistive memory devices organized in crossbar arrays could store the\nsynaptic weights in their conductance states and perform the expensive weighted\nsummations in place in a non-von Neumann manner. However, updating the\nconductance states in a reliable manner during the weight update process is a\nfundamental challenge that limits the training accuracy of such an\nimplementation. Here, we propose a mixed-precision architecture that combines a\ncomputational memory unit performing the weighted summations and imprecise\nconductance updates with a digital processing unit that accumulates the weight\nupdates in high precision. A combined hardware/software training experiment of\na multilayer perceptron based on the proposed architecture using a phase-change\nmemory (PCM) array achieves 97.73% test accuracy on the task of classifying\nhandwritten digits (based on the MNIST dataset), within 0.6% of the software\nbaseline. The architecture is further evaluated using accurate behavioral\nmodels of PCM on a wide class of networks, namely convolutional neural\nnetworks, long-short-term-memory networks, and generative-adversarial networks.\nAccuracies comparable to those of floating-point implementations are achieved\nwithout being constrained by the non-idealities associated with the PCM\ndevices. A system-level study demonstrates 173x improvement in energy\nefficiency of the architecture when used for training a multilayer perceptron\ncompared with a dedicated fully digital 32-bit implementation.\n",
        "pdf_link": "http://arxiv.org/pdf/2001.11773v1"
    },
    {
        "title": "Rebooting Neuromorphic Hardware Design -- A Complexity Engineering\n  Approach",
        "authors": [
            "Natesh Ganesh"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  As the compute demands for machine learning and artificial intelligence\napplications continue to grow, neuromorphic hardware has been touted as a\npotential solution. New emerging devices like memristors, atomic switches, etc\nhave shown tremendous potential to replace CMOS-based circuits but have been\nhindered by multiple challenges with respect to device variability, stochastic\nbehavior and scalability. In this paper we will introduce a\nDescription<->Design framework to analyze past successes in computing,\nunderstand current problems and identify solutions moving forward. Engineering\nsystems with these emerging devices might require the modification of both the\ntype of descriptions of learning that we will design for, and the design\nmethodologies we employ in order to realize these new descriptions. We will\nexplore ideas from complexity engineering and analyze the advantages and\nchallenges they offer over traditional approaches to neuromorphic design with\nnovel computing fabrics. A reservoir computing example is used to understand\nthe specific changes that would accompany in moving towards a complexity\nengineering approach. The time is ideal for a significant reboot of our design\nmethodologies and success will represent a radical shift in how neuromorphic\nhardware is designed and pave the way for a new paradigm.\n",
        "pdf_link": "http://arxiv.org/pdf/2005.00522v2"
    },
    {
        "title": "Low Power In-Memory Implementation of Ternary Neural Networks with\n  Resistive RAM-Based Synapse",
        "authors": [
            "Axel Laborieux",
            "Marc Bocquet",
            "Tifenn Hirtzlin",
            "Jacques-Olivier Klein",
            "Liza Herrera Diez",
            "Etienne Nowak",
            "Elisa Vianello",
            "Jean-Michel Portal",
            "Damien Querlioz"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The design of systems implementing low precision neural networks with\nemerging memories such as resistive random access memory (RRAM) is a major lead\nfor reducing the energy consumption of artificial intelligence (AI). Multiple\nworks have for example proposed in-memory architectures to implement low power\nbinarized neural networks. These simple neural networks, where synaptic weights\nand neuronal activations assume binary values, can indeed approach\nstate-of-the-art performance on vision tasks. In this work, we revisit one of\nthese architectures where synapses are implemented in a differential fashion to\nreduce bit errors, and synaptic weights are read using precharge sense\namplifiers. Based on experimental measurements on a hybrid 130 nm CMOS/RRAM\nchip and on circuit simulation, we show that the same memory array architecture\ncan be used to implement ternary weights instead of binary weights, and that\nthis technique is particularly appropriate if the sense amplifier is operated\nin near-threshold regime. We also show based on neural network simulation on\nthe CIFAR-10 image recognition task that going from binary to ternary neural\nnetworks significantly increases neural network performance. These results\nhighlight that AI circuits function may sometimes be revisited when operated in\nlow power regimes.\n",
        "pdf_link": "http://arxiv.org/pdf/2005.01973v1"
    },
    {
        "title": "Computing with bricks and mortar: Classification of waveforms with a\n  doped concrete blocks",
        "authors": [
            "Dawid Przyczyna",
            "Maciej Suchecki",
            "Andrew Adamatzky",
            "Konrad SzaciÅowski"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  We present results showing the capability of concrete-based information\nprocessing substrate in the signal classification task in accordance with in\nmaterio computing paradigm. As the Reservoir Computing is a suitable model for\ndescribing embedded in materio computation, we propose that this type of\npresented basic construction unit can be used as a source for \"reservoir of\nstates\" necessary for simple tuning of the readout layer. In that perspective,\nbuildings constructed from computing concrete could function as a highly\nparallel information processor for smart architecture. We present an electrical\ncharacterization of the set of samples with different additive concentrations\nfollowed by a dynamical analysis of selected specimens showing fingerprints of\nmemfractive properties. Moreover, on the basis of obtained parameters,\nclassification of the signal waveform shapes can be performed in scenarios\nexplicitly tuned for a given device terminal.\n",
        "pdf_link": "http://arxiv.org/pdf/2005.03498v1"
    },
    {
        "title": "On memfractance of plants and fungi",
        "authors": [
            "Alexander E. Beasley",
            "Mohammed-Salah Abdelouahab",
            "RenÃ© Lozi",
            "Anna L. Powell",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The key feature of a memristor is that the resistance is a function of its\nprevious resistance, thereby the behaviour of the device is influenced by\nchanging the way in which potential is applied across it. Ultimately,\ninformation can be encoded on memristors, which can then be used to implement a\nnumber of circuit topologies. Biological substrates have already been shown to\nexhibit some memristive properties. It is, therefore, logical that all\nbiological media will follow this trend to some degree. In this paper we\ndemonstrate that a range of yet untested specimens exhibit memristive\nproperties, including mediums such as water and dampened wood shavings on which\nwe can cultivate biological specimens. We propose that memristance is not a\nbinary property {0,1}, but rather a continuum on the scale [0,1]. The results\nimply that there is great potential for hybrid electronic systems that combine\ntraditional electronic typologies with naturally occurring specimens.\n",
        "pdf_link": "http://arxiv.org/pdf/2005.10500v1"
    },
    {
        "title": "Limitations on counting in Boolean circuits and self-assembly",
        "authors": [
            "Tristan StÃ©rin",
            "Damien Woods"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  In self-assembly, a $k$-counter is a tile set that grows a horizontal ruler\nfrom left to right, containing $k$ columns each of which encodes a distinct\nbinary string. Counters have been fundamental objects of study in a wide range\nof theoretical models of tile assembly, molecular robotics and\nthermodynamics-based self-assembly due to their construction capabilities using\nfew tile types, time-efficiency of growth and combinatorial structure. Here, we\ndefine a Boolean circuit model, called $n$-wire local railway circuits, where\n$n$ parallel wires are straddled by Boolean gates, each with matching\nfanin/fanout strictly less than $n$, and we show that such a model can not\ncount to $2^n$ nor implement any so-called odd bijective nor quasi-bijective\nfunction. We then define a class of self-assembly systems that includes\ntheoretically interesting and experimentally-implemented systems that compute\n$n$-bit functions and count layer-by-layer. We apply our Boolean circuit result\nto show that those self-assembly systems can not count to $2^n$. This explains\nwhy the experimentally implemented iterated Boolean circuit model of tile\nassembly can not count to $2^n$, yet some previously studied tile system do.\nOur work points the way to understanding the kinds of features required from\nself-assembly and Boolean circuits to implement maximal counters.\n",
        "pdf_link": "http://arxiv.org/pdf/2005.13581v1"
    },
    {
        "title": "Logic Verification of Ultra-Deep Pipelined Beyond-CMOS Technologies",
        "authors": [
            "Arash Fayyazi",
            "Shahin Nazarian",
            "Massoud Pedram"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Traditional logical equivalence checking (LEC) which plays a major role in\nentire chip design process faces challenges of meeting the requirements\ndemanded by the many emerging technologies that are based on logic models\ndifferent from standard complementary metal oxide semiconductor (CMOS). In this\npaper, we propose a LEC framework to be employed in the verification process of\nbeyond-CMOS circuits. Our LEC framework is compatible with existing CMOS\ntechnologies, but, also able to check features and capabilities that are unique\nto beyond-CMOS technologies. For instance, the performance of some emerging\ntechnologies benefits from ultra-deep pipelining and verification of such\ncircuits requires new models and algorithms. We, therefore, present the\nMulti-Cycle Input Dependency (MCID) circuit model which is a novel model\nrepresentation of design to explicitly capture the dependency of primary\noutputs of the circuit on sequences of internal signals and inputs. Embedding\nthe proposed circuit model and several structural checking modules, the process\nof verification can be independent of the underlying technology and signaling.\nWe benchmark the proposed framework on post-synthesis rapid single-flux-quantum\n(RSFQ) netlists. Results show a comparative verification time of RSFQ circuit\nbenchmark including 32-bit Kogge-Stone adder, 16-bit integer divider, and\nISCAS'85 circuits with respect to ABC tool for similar CMOS circuits.\n",
        "pdf_link": "http://arxiv.org/pdf/2005.13735v1"
    },
    {
        "title": "Short-Term Plasticity and Long-Term Potentiation in Magnetic Tunnel\n  Junctions: Towards Volatile Synapses",
        "authors": [
            "Abhronil Sengupta",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Synaptic memory is considered to be the main element responsible for learning\nand cognition in humans. Although traditionally non-volatile long-term\nplasticity changes have been implemented in nanoelectronic synapses for\nneuromorphic applications, recent studies in neuroscience have revealed that\nbiological synapses undergo meta-stable volatile strengthening followed by a\nlong-term strengthening provided that the frequency of the input stimulus is\nsufficiently high. Such \"memory strengthening\" and \"memory decay\"\nfunctionalities can potentially lead to adaptive neuromorphic architectures. In\nthis paper, we demonstrate the close resemblance of the magnetization dynamics\nof a Magnetic Tunnel Junction (MTJ) to short-term plasticity and long-term\npotentiation observed in biological synapses. We illustrate that, in addition\nto the magnitude and duration of the input stimulus, frequency of the stimulus\nplays a critical role in determining long-term potentiation of the MTJ. Such\nMTJ synaptic memory arrays can be utilized to create compact, ultra-fast and\nlow power intelligent neural systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1511.00051v3"
    },
    {
        "title": "PPV modelling of memristor-based oscillator",
        "authors": [
            "Bo Wang",
            "Hanyu Wang",
            "Miao Qi"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  In this letter, we propose for the first time a method of abstracting the PPV\n(Perturbation Projection Vector) characteristic of the up-to-date\nmemristor-based oscillators. Inspired from biological oscillators and its\ncharacteristic named PRC (Phase Response Curve), we build a bridge between PRC\nand PPV. This relationship is verified rigorously using the transistor level\nsimulation of Colpitts and ring oscillators, i.e., comparing the PPV converted\nfrom PRC and the PPV obtained from accurate PSS+PXF simulation. Then we apply\nthis method to the PPV calculation of the memristor-based oscillator. By\nkeeping the phase dynamics of the oscillator and dropping the details of\nvoltage/current amplitude, the PPV modelling is highly efficient to describe\nthe phase dynamics due to the oscillator coupling, and will be very suitable\nfor the fast simulation of large scale oscillatory neural networks.\n",
        "pdf_link": "http://arxiv.org/pdf/1511.05437v2"
    },
    {
        "title": "Applications of Multi-Agent Slime Mould Computing",
        "authors": [
            "Jeff Jones"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  The giant single-celled slime mould Physarum polycephalum has inspired rapid\ndevelop- ments in unconventional computing substrates since the start of this\ncentury. This is primarily due to its simple component parts and the\ndistributed nature of the computation which it approximates during its growth,\nforaging and adaptation to a changing environment. Slime mould functions as a\nliving embodied computational material which can be influenced (or pro-\ngrammed) by the placement of external stimuli. The goal of exploiting this\nmaterial behaviour for unconventional computation led to the development of a\nmulti-agent approach to the ap- proximation of slime mould behaviour. The basis\nof the model is a simple dynamical pattern formation mechanism which exhibits\nself-organised formation and subsequent adaptation of collective transport\nnetworks. The system exhibits emergent properties such as relaxation and\nminimisation and it can be considered as a virtual computing material,\ninfluenced by the external application of spatial concentration gradients. In\nthis paper we give an overview of this multi-agent approach to unconventional\ncomputing. We describe its computational mechanisms and different generic\napplication domains, together with concrete example ap- plications of material\ncomputation. We examine the potential exploitation of the approach for\ncomputational geometry, path planning, combinatorial optimisation, data\nsmoothing and statistical applications.\n",
        "pdf_link": "http://arxiv.org/pdf/1511.05774v1"
    },
    {
        "title": "Towards Lateral Inhibition and Collective Perception in Unorganised\n  Non-Neural Systems",
        "authors": [
            "Jeff Jones"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Could simple organisms such as slime mould approximate LI without recourse to\nneural tissue? We describe a model whereby LI can emerge without explicit\ninhibitory wiring, using only bulk transport effects. We use a multi-agent\nmodel of slime mould to reproduce the char- acteristic edge contrast\namplification effects of LI using excitation via attractant based stimuli. We\nalso explore a counterpart behaviour, Lateral Activation (where stimulated\nregions are inhibited and lateral regions are excited), using simulated\nexposure to light irradiation. In both cases restoration of baseline activity\noccurs when the stimuli are removed. In addition to the enhancement of local\nedge contrast the long-term change in population density distribution\ncorresponds to a collective response to the global brightness of 2D image\nstimuli, including the scalloped inten- sity profile of the Chevreul staircase\nand the perceived difference of two identically bright patches in the\nSimultaneous Brightness Contrast (SBC) effect. This simple\nmodelapproximatesLIcontrastenhancementphenomenaandglobalbrightnessper- ception\nin collective unorganised systems without fixed neural architectures. This may\nencourage further research into unorganised analogues of neural processes in\nsimple organisms and suggests novel mechanisms to generate collective\nperception of contrast and brightness in distributed computing and robotic\ndevices.\n",
        "pdf_link": "http://arxiv.org/pdf/1511.05779v1"
    },
    {
        "title": "Representation of Shape Mediated by Environmental Stimuli in Physarum\n  polycephalum and a Multi-agent Model",
        "authors": [
            "Jeff Jones",
            "Richard Mayne",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  The slime mould Physarum polycephalum is known to construct proto- plasmic\ntransport networks which approximate proximity graphs by forag- ing for\nnutrients during its plasmodial life cycle stage. In these networks, nodes are\nrepresented by nutrients and edges are represented by proto- plasmic tubes.\nThese networks have been shown to be efficient in terms of length and\nresilience of the overall network to random damage. However relatively little\nresearch has been performed in the potential for Physarum transport networks to\napproximate the overall shape of a dataset. In this paper we distinguish\nbetween connectivity and shape of a planar point dataset and demonstrate, using\nscoping experiments with plasmodia of P. polycephalum and a multi-agent model\nof the organism, how we can gen- erate representations of the external and\ninternal shapes of a set of points. As with proximity graphs formed by P.\npolycephalum, the behaviour of the plasmodium (real and model) is mediated by\nenvironmental stimuli. We further explore potential morphological computation\napproaches with the multi-agent model, presenting methods which approximate the\nConvex Hull and the Concave Hull. We demonstrate how a growth parameter in the\nmodel can be used to transition between Convex and Concave Hulls. These results\nsuggest novel mechanisms of morphological computation mediated by environmental\nstimuli.\n",
        "pdf_link": "http://arxiv.org/pdf/1511.05862v1"
    },
    {
        "title": "Quantitative Transformation for Implementation of Adder Circuits in\n  Physical Systems",
        "authors": [
            "Jeff Jones",
            "James G. H. Whiting",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Computing devices are composed of spatial arrangements of simple funda-\nmental logic gates. These gates may be combined to form more complex adding\ncircuits and, ultimately, complete computer systems. Implementing classical\nadding circuits using unconventional, or even living substrates such as slime\nmould Physarum polycephalum, is made difficult and often impracti- cal by the\nchallenges of branching fan-out of inputs and regions where circuit lines must\ncross without interference. In this report we explore whether it is possible to\navoid spatial propagation, branching and crossing completely in the design of\nadding circuits. We analyse the input and output patterns of a single-bit full\nadder circuit. A simple quantitative transformation of the input patterns which\nconsiders the total number of bits in the input string allows us to map the\nrespective input combinations to the correct outputs patterns of the full adder\ncircuit, reducing the circuit combinations from a 2:1 mapping to a 1:1 mapping.\nThe mapping of inputs to outputs also shows an incremental linear progression,\nsuggesting its implementation in a range of physical systems. We demonstrate an\nexample implementation, first in simulation, inspired by self-oscillatory\ndynamics of the acellular slime mould Physarum polycephalum. We then assess the\npotential implementation using plasmodium of slime mould itself. This simple\ntransformation may enrich the potential for using unconventional computing\nsubstrates to implement digital circuits.\n",
        "pdf_link": "http://arxiv.org/pdf/1511.05865v1"
    },
    {
        "title": "Mechanisms Inducing Parallel Computation in a Model of Physarum\n  polycephalum Transport Networks",
        "authors": [
            "Jeff Jones"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  P. polycephalum may be considered as a spatially represented parallel\nunconventional computing substrate, but how can this `computer' be programmed?\nIn this paper we examine and catalogue individual low-level mechanisms which\nmay be used to induce network formation and adaptation in a multi-agent model\nof P. polycephalum. These mechanisms include those intrinsic to the model\n(particle sensor angle, rotation angle, and scaling parameters) and those\nmediated by the environment (stimulus loca- tion, distance, angle,\nconcentration, engulfment and consumption of nutrients, and the presence of\nsimulated light irradiation, repellents and obstacles). The mechanisms in- duce\na concurrent integration of chemoattractant and chemorepellent gradients\ndiffusing within the 2D lattice upon which the agent population resides,\nstimulating growth, move- ment, morphological adaptation and network\nminimisation. Chemoattractant gradients, and their modulation by the engulfment\nand consumption of nutrients by the model population, represent an efficient\noutsourcing of spatial computation. The mechanisms may prove useful in\nunderstanding the search strategies and adaptation of distributed organisms\nwithin their environment, in understanding the minimal requirements for com-\nplex adaptive behaviours, and in developing methods of spatially programming\nparallel unconventional computers and robotic devices.\n",
        "pdf_link": "http://arxiv.org/pdf/1511.05869v1"
    },
    {
        "title": "Through-Wall Person Localization Using Transceivers in Motion",
        "authors": [
            "Peter Hillyard",
            "Dustin Maas",
            "Sriram Premnath",
            "Neal Patwari",
            "Sneha Kasera"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  We develop novel methods for device-free localization (DFL) using\ntransceivers in motion. Such localization technologies are useful in various\ncross-layer applications/protocols including those that are related to security\nsituations where it is important to know the presence and position of an\nunauthorized person; in monitoring the daily activities of elderly or special\nneeds individuals; or in emergency situations when police or firefighters can\nuse the locations of people inside of a building in order to save lives. We\npropose that transceivers mounted on autonomous vehicles could be both quickly\ndeployed and kept moving to ``sweep'' an area for changes in the channel that\nwould indicate the location of moving people and objects. The challenge is that\nchanges to channel measurements are introduced both by changes in the\nenvironment and from motion of the transceivers. In this paper, we demonstrate\na method to detect human movement despite transceiver motion using\nultra-wideband impulse radar (UWB-IR) transceivers. The measurements reliably\ndetect a person's presence on a link line despite small-scale fading. We\nexplore via multiple experiments the ability of mobile UWB-IR transceivers,\nmoving outside of the walls of a room, to measure many lines crossing through\nthe room and accurately locate a person inside within 0.25 m average error.\n",
        "pdf_link": "http://arxiv.org/pdf/1511.06703v1"
    },
    {
        "title": "Exploiting Environmental Computation in a Multi-Agent Model of Slime\n  Mould",
        "authors": [
            "Jeff Jones"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Very simple organisms, such as the single-celled amoeboid slime mould\nPhysarum polycephalum possess no neural tissue yet, despite this, are known to\nexhibit complex biological and computational behaviour. Given such limited\nresources, can environmental stimuli play a role in generating the complexity\nof slime mould behaviour? We use a multi-agent collective model of slime mould\nto explore a two-way mechanism where the collective behaviour is influenced by\nsimulated chemical concentration gradient fields and, in turn, this behaviour\nalters the spatial pattern of the concentration gradients. This simple\nmechanism yields complex behaviour amid the dynamically changing gradient\nprofiles and suggests how the apparently intelligent response of the slime\nmould could possibly be due to outsourcing of computation to the environment.\n",
        "pdf_link": "http://arxiv.org/pdf/1511.07647v1"
    },
    {
        "title": "Material-based Non-neural Analogues of Lateral Inhibition: A Multi-agent\n  Approach",
        "authors": [
            "Jeff Dale Jones"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Lateral Inhibition (LI) phenomena occur in a wide range of sensory modalities\nand are most famously described in the human visual system. In LI the activity\nof a stimulated neuron is itself excited and suppresses the activity of its\nlocal neighbours via inhibitory connections, increasing the contrast between\nspatial environmental stimuli. Simple or- ganisms, such as the single-celled\nslime mould Physarum polycephalum possess no neural tissue yet, despite this,\nare known to exhibit complex computational behaviour. Could simple organisms\nsuch as slime mould approximate LI without recourse to neural tissue? We\ndescribe a model whereby LI can emerge without explicit inhibitory wiring,\nusing only bulk transport effects. We use a multi-agent virtual material model\nof slime mould to reproduce the characteristic contrast amplification response\nof LI using excitation via attractant stimuli. Restoration of baseline activ-\nity occurs when the stimuli are removed. We also explore an opposite\ncounterpart behaviour, Lateral Activation (LA), using repellent stimuli. These\npreliminary results suggest that simple organisms without neural tissue may\napproximate sensory contrast enhancement using alternative analogues of LI and\nsuggests novel approaches towards generating collec- tive contrast enhancement\nin distributed computing and robotic devices.\n",
        "pdf_link": "http://arxiv.org/pdf/1511.07651v1"
    },
    {
        "title": "Automated Guidance of Collective Movement in a Multi-Agent Model of\n  Physarum polycephalum",
        "authors": [
            "Jeff Jones"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Collective movement occurs in living systems where the simple movements of\nindividual members of a pop- ulation are combined to generate movement of the\ncollective as a whole, displaying complex dynamics which cannot be found in the\ncomponent parts themselves. The plasmodium stage of slime mould Physarum\npolycephalum displays complex amoeboid movement during its foraging and hazard\navoidance and its movement can be influenced by the spatial placement of\nattractant and repellent stimuli. Slime mould is attractive to robotics due to\nits simple component parts and the distributed nature of its control and\nlocomotion mechanisms. We investigate methods of automated guidance of a\nmulti-agent swarm collective along a pre-defined path to a goal location. We\ndemonstrate a closed-loop feedback mechanism using attractant and repellent\nstimuli. We find that guidance by repellent stimuli (a light illumination mask)\nprovides faster and more accurate guidance than attractant sources, which\nexhibit overshooting phenomena at path turns. The method allows traversal of\nconvoluted arenas with challenging obstacles and provides an insight into how\nunconven- tional computing substrates may be hybridised with classical\ncomputing methods to take advantage of the benefits of both approaches.\n",
        "pdf_link": "http://arxiv.org/pdf/1511.07654v1"
    },
    {
        "title": "Practical circuits with Physarum Wires",
        "authors": [
            "James G. H. Whiting",
            "Richard Mayne",
            "Nadine Moody",
            "Ben de Lacy Costello",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Purpose: Protoplasmic tubes of Physarum polycephalum, also know as Physarum\nWires (PW), have been previously suggested as novel bio- electronic components.\nUntil recently, practical examples of electronic circuits using PWs have been\nlimited. These PWs have been shown to be self repairing, offering significant\nadvantage over traditional electronic components. This article documents work\nperformed to produce practical circuits using PWs. Method: We have demonstrated\nthrough manufacture and testing of hybrid circuits that PWs can be used to\nproduce a variety of practical electronic circuits. A purality of different\napplications of PWs have been tested to show the universality of PWs in\nanalogue and digital electronics. Results: Voltage dividers can be produced\nusing a pair of PWs in series with an output voltage accurate to within 12%.\nPWs can also transmit analogue and digital data with a frequency of up to 19\nkHz, which with the addition of a buffer, can drive high current circuits. We\nhave demonstrated that PWs can last approximately two months, a 4 fold increase\non previous literature. Protoplasmic tubes can be modified with the addition of\nconductive or magnetic nano-particles to provide changes in functionality.\nConclusion This work has documented novel macro-scale data transmission through\nbiological material; it has advanced the field of bio-electronics by providing\na cheap and easy to grow conducting bio-material which may be used in future\nhybrid electronic technology.\n",
        "pdf_link": "http://arxiv.org/pdf/1511.07915v1"
    },
    {
        "title": "Study of Memristor-based Oscillatory Neural Networks using PPV modeling",
        "authors": [
            "Hanyu Wang",
            "Miao Qi",
            "Bo Wang"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Memristor-based oscillator is becoming promising thanks to its inherent NDR\n(Negative Differential Region) property and compact circuit structure. This\npaves the way to the large scale oscillatory neural network (ONN) and the\nrealization of pattern recognition based on its global synchronization.\nHowever, the simulation of large scale ONN encounters the problem of long\nsimulation time because of the large number of oscillators. Here we propose a\nhighly efficient method to abstract the phase sensitivity characteristic of the\nmemristor-based oscillator, i.e., its PPV (Perturbation Projection Vector),\nwhich allows reducing considerably the complexity of ONN simulation, and\nspeeding up the simulation more than 2000 times. Our study also reveals the\nimpact of the circuit parameters on the pattern recognition accuracy and the\nrobustness against the frequency mismatch.\n",
        "pdf_link": "http://arxiv.org/pdf/1511.08599v1"
    },
    {
        "title": "High Sensitivity Biosensor using Injection Locked Spin Torque\n  Nano-Oscillators",
        "authors": [
            "Tathagata Srimani",
            "Bibhas Manna",
            "Anand Kumar Mukhopadhyay",
            "Kaushik Roy",
            "Mrigank Sharad"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  With ever increasing research on magnetic nano systems it is shown to have\ngreat potential in the areas of magnetic storage, biosensing, magnetoresistive\ninsulation etc. In the field of biosensing specifically Spin Valve sensors\ncoupled with Magnetic Nanolabels is showing great promise due to noise immunity\nand energy efficiency [1]. In this paper we present the application of\ninjection locked based Spin Torque Nano Oscillator (STNO) suitable for high\nresolution energy efficient labeled DNA Detection. The proposed STNO microarray\nconsists of 20 such devices oscillating at different frequencies making it\npossible to multiplex all the signals using capacitive coupling. Frequency\nDivision Multiplexing can be aided with Time division multiplexing to increase\nthe device integration and decrease the readout time while maintaining the same\nefficiency in presence of constant input referred noise.\n",
        "pdf_link": "http://arxiv.org/pdf/1511.09072v1"
    },
    {
        "title": "Design of a Low Voltage Analog-to-Digital Converter using Voltage\n  Controlled Stochastic Switching of Low Barrier Nanomagnets",
        "authors": [
            "Indranil Chakraborty",
            "Amogh Agrawal",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The inherent stochasticity in many nano-scale devices makes them prospective\ncandidates for low-power computations. Such devices have been demonstrated to\nexhibit probabilistic switching between two stable states to achieve stochastic\nbehavior. Recently, superparamagnetic nanomagnets (having low energy barrier EB\n$\\sim$ 1kT) have shown promise of achieving stochastic switching at GHz rates,\nwith very low currents. On the other hand, voltage-controlled switching of\nnanomagnets through the Magneto-electric (ME) effect has shown further\nimprovements in energy efficiency. In this simulation paper, we first analyze\nthe stochastic switching characteristics of such super-paramagnetic nanomagnets\nin a voltage-controlled spintronic device. We study the influence of external\nbias on the switching behavior. Subsequently, we show that our proposed device\nleverages the voltage controlled stochasticity in performing low-voltage 8-bit\nanalog to digital conversions. This eliminates the need for comparators, unlike\nthe Complementary Metal-Oxide Semiconductor (CMOS)-based flash\nAnalog-to-Digital converters (ADC). This device allows for a simple and compact\ndesign which can potentially be applied in implementing sensors which desire\nlow voltage conversions.\n",
        "pdf_link": "http://arxiv.org/pdf/1803.01431v2"
    },
    {
        "title": "Back to the Future: The Case for Reversible Computing",
        "authors": [
            "Michael P. Frank"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  There is one, and only one way, consistent with fundamental physics, that the\nefficiency of general digital computation can continue increasing indefinitely,\nand that is to apply the principles of reversible computing. We need to begin\nintensive development work on this technology soon if we want to maintain\nadvances in computing and the attendant economic growth.\n  NOTE: This paper is an extended author's preprint of the feature article\ntitled \"Throwing Computing Into Reverse\" (print) or \"The Future of Computing\nDepends on Making it Reversible\" (online), published by IEEE Spectrum in\nAug.-Sep. 2017. This preprint is based on the original draft manuscript that\nthe author submitted to Spectrum, prior to IEEE edits and feedback from\nexternal readers.\n",
        "pdf_link": "http://arxiv.org/pdf/1803.02789v2"
    },
    {
        "title": "Thermal Management in Fine-Grained 3-D Integrated Circuits",
        "authors": [
            "Md Arif Iqbal",
            "Naveen Kumar Macha",
            "Wafi Danesh",
            "Sehtab Hossain",
            "Mostafizur Rahman"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  For beyond 2-D CMOS logic, various 3-D integration approaches specially\ntransistor based 3-D integrations such as monolithic 3-D [1], Skybridge [2],\nSN3D [3] holds most promise. However, such 3D architectures within small form\nfactor increase hotspots and demand careful consideration of thermal management\nat all levels of integration [4] as stacked transistors are detached from the\nsubstrate (i.e., heat sink). Traditional system level approaches such as liquid\ncooling [5], heat spreader [6], etc. are inadequate for transistor level 3-D\nintegration and have huge cost overhead [7]. In this paper, we investigate the\nthermal profile for transistor level 3-D integration approaches through finite\nelement based modeling. Additionally, we propose generic physical level heat\nmanagement features for such transistor level 3-D integration and show their\napplication through detailed thermal modeling and simulations. These features\ninclude a thermal junction and heat conducting nano pillar. The heat junction\nis a specialized junction to extract heat from a selected region in 3-D; it\nallows heat conduction without interference with the electrical activities of\nthe circuit. In conjunction with the junction, our proposed thermal pillars\nenable heat dissipation through the substrate; these pillars are analogous to\nTSVs/Vias, but carry only heat. Such structures are generic and is applicable\nto any transistor level 3-D integration approaches. We perform 3-D finite\nelement based analysis to capture both static and transient thermal behaviors\nof 3-D circuits, and show the effectiveness of heat management features. Our\nsimulation results show that without any heat extraction feature, temperature\nfor 3-D integrated circuits increased by almost 100K-200K. However, proposed\nheat extraction feature is very effective in heat management, reducing\ntemperature from heated area by up to 53%.\n",
        "pdf_link": "http://arxiv.org/pdf/1803.03727v1"
    },
    {
        "title": "Comparative Study of Approximate Multipliers",
        "authors": [
            "Mahmoud Masadeh",
            "Osman Hasan",
            "Sofiene Tahar"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Approximate multipliers are widely being advocated for energy-efficient\ncomputing in applications that exhibit an inherent tolerance to inaccuracy.\nHowever, the inclusion of accuracy as a key design parameter, besides the\nperformance, area and power, makes the identification of the most suitable\napproximate multiplier quite challenging. In this paper, we identify three\nmajor decision making factors for the selection of an approximate multipliers\ncircuit: (1) the type of approximate full adder (FA) used to construct the\nmultiplier, (2) the architecture, i.e., array or tree, of the multiplier and\n(3) the placement of sub-modules of approximate and exact multipliers in the\nmain multiplier module. Based on these factors, we explored the design space\nfor circuit level implementations of approximate multipliers. We used circuit\nlevel implementations of some of the most widely used approximate full adders,\ni.e., approximate mirror adders, XOR/XNOR based approximate full adders and\nInexact adder cell. These FA cells are then used to develop circuits for the\napproximate high order compressors as building blocks for 8x8 array and tree\nmultipliers. We then develop various implementations of higher bit multipliers\nby using a combination of exact and inaccurate 8x8 multiplier cells. All these\nimplementations have been done using the Cadence's Spectre tool with the\nTSMC65nm technology. The design space of these multipliers is explored based on\ntheir power, area, delay and error and the best approximate multiplier designs\nare identified. The report also presents the validation of our results using an\nimage blending application. An open source library of implemented cells and\nmultiplier circuits are available online.\n",
        "pdf_link": "http://arxiv.org/pdf/1803.06587v1"
    },
    {
        "title": "Experimental Molecular Communication Testbed Based on Magnetic\n  Nanoparticles in Duct Flow",
        "authors": [
            "Harald Unterweger",
            "Jens Kirchner",
            "Wayan Wicke",
            "Arman Ahmadzadeh",
            "Doaa Ahmed",
            "Vahid Jamali",
            "Christoph Alexiou",
            "Georg Fischer",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Simple and easy to implement testbeds are needed to further advance molecular\ncommunication research. To this end, this paper presents an in-vessel molecular\ncommunication testbed using magnetic nanoparticles dispersed in an aqueous\nsuspension as they are also used for drug targeting in biotechnology. The\ntransmitter is realized by an electronic pump for injection via a Y-connector.\nA second pump provides a background flow for signal propagation. For signal\nreception, we employ a susceptometer, an electronic device including a coil,\nwhere the magnetic particles move through and generate an electrical signal. We\npresent experimental results for the transmission of a binary sequence and the\nsystem response following a single injection. For this flow-driven particle\ntransport, we propose a simple parameterized mathematical model for evaluating\nthe system response.\n",
        "pdf_link": "http://arxiv.org/pdf/1803.06990v1"
    },
    {
        "title": "High Speed and Low Power Sensing Schemes for STT-MRAM with IPMTJs",
        "authors": [
            "Mesut Atasoyu",
            "Mustafa Altun",
            "Serdar Ozoguz"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  STT-MRAM with interfacial-anisotropy-type perpendicular MTJ (IPMTJ) is a\npowerful candidate for the low switching energy design of STT-MRAM. In the\nliterature, the reading operation of STT-MRAM structured with IPMTJs have been\nnot studied until this time, in our knowledge. We investigated the reading\noperation of STT-MRAM structured with IPMTJs. To enumerate the read operations\nof the NVSenseAmp have successfully been performed a 2.5X reduction in average\nlow power and a 13X increase in average high speed compared with the previous\nworks.\n",
        "pdf_link": "http://arxiv.org/pdf/1803.07037v3"
    },
    {
        "title": "Noise-based logic gates by operations on the reference system",
        "authors": [
            "Laszlo B. Kish",
            "Walter Daugherity"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  We propose a new, low-complexity solution to realize multi-input-bit gates\nacting on exponentially large superpositions in noise-based logic processors.\nTwo examples are shown, the NOT gate and the CNOT gate. The operations can be\nexecuted and repeated with polynomial time and hardware complexity. The lack of\na solution of this problem had been one of the major issues prohibiting the\nefficient realization of Shor's algorithm by Instantaneous Noise-Based Logic,\nwhich runs on a classical Turing computer with a true random number generator.\nWith the method described in this paper, we are one step closer to this goal.\n",
        "pdf_link": "http://arxiv.org/pdf/1803.09671v2"
    },
    {
        "title": "New Symmetric and Planar Designs of Reversible Full-Adders/Subtractors\n  in Quantum-Dot Cellular Automata",
        "authors": [
            "Moein Sarvaghad-Moghaddam",
            "Ali A. Orouji"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Quantum-dot Cellular Automata (QCA) is one of the emerging nanotechnologies,\npromising alternative to CMOS technology due to faster speed, smaller size,\nlower power consumption, higher scale integration and higher switching\nfrequency. Also, power dissipation is the main limitation of all the nano\nelectronics design techniques including the QCA. Researchers have proposed the\nvarious mechanisms to limit this problem. Among them, reversible computing is\nconsidered as the reliable solution to lower the power dissipation. On the\nother hand, adders are fundamental circuits for most digital systems. In this\npaper, Innovation is divided to three sections. In the first section, a method\nfor converting irreversible functions to a reversible one is presented. This\nmethod has advantages such as: converting of irreversible functions to\nreversible one directly and as optimal. So, in this method, sub-optimal methods\nof using of conventional reversible blocks such as Toffoli and Fredkin are not\nused, having of minimum number of garbage outputs and so on. Then, Using the\nmethod, two new symmetric and planar designs of reversible full-adders are\npresented. In the second section, a new symmetric, planar and fault tolerant\nfive-input majority gate is proposed. Based on the designed gate, a reversible\nfull-adder are presented. Also, for this gate, a fault-tolerant analysis is\nproposed. And in the third section, three new 8-bit reversible\nfull-adder/subtractors are designed based on full-adders/subtractors proposed\nin the second section. The results are indicative of the outperformance of the\nproposed designs in comparison to the best available ones in terms of area,\ncomplexity, delay, reversible/irreversible layout, and also in logic level in\nterms of garbage outputs, control inputs, number of majority and NOT gates.\n",
        "pdf_link": "http://arxiv.org/pdf/1803.11016v1"
    },
    {
        "title": "Xcel-RAM: Accelerating Binary Neural Networks in High-Throughput SRAM\n  Compute Arrays",
        "authors": [
            "Amogh Agrawal",
            "Akhilesh Jaiswal",
            "Deboleena Roy",
            "Bing Han",
            "Gopalakrishnan Srinivasan",
            "Aayush Ankit",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Deep neural networks are a biologically-inspired class of algorithms that\nhave recently demonstrated state-of-the-art accuracies involving large-scale\nclassification and recognition tasks. Indeed, a major landmark that enables\nefficient hardware accelerators for deep networks is the recent advances from\nthe machine learning community that have demonstrated aggressively scaled deep\nbinary networks with state-of-the-art accuracies. In this paper, we demonstrate\nhow deep binary networks can be accelerated in modified von-Neumann machines by\nenabling binary convolutions within the SRAM array. In general, binary\nconvolutions consist of bit-wise XNOR followed by a population-count\n(popcount). We present a charge sharing XNOR and popcount operation in 10\ntransistor SRAM cells. We have employed multiple circuit techniques including\ndual-read-worldines (Dual-RWL) along with a dual-stage ADC that overcomes the\ninaccuracies of a low precision ADC, to achieve a fairly accurate popcount. In\naddition, a key highlight of the present work is the fact that we propose\nsectioning of the SRAM array by adding switches onto the read-bitlines, thereby\nachieving improved parallelism. This is beneficial for deep networks, where the\nkernel size grows and requires to be stored in multiple sub-banks. As such, one\nneeds to evaluate the partial popcount from multiple sub-banks and sum them up\nfor achieving the final popcount. For n-sections per sub-array, we can perform\nn convolutions within one particular sub-bank, thereby improving overall system\nthroughput as well as the energy efficiency. Our results at the array level\nshow that the energy consumption and delay per-operation was 1.914pJ and 45ns,\nrespectively. Moreover, an energy improvement of 2.5x, and a performance\nimprovement of 4x was achieved by using the proposed sectioned-SRAM, compared\nto a non-sectioned SRAM design.\n",
        "pdf_link": "http://arxiv.org/pdf/1807.00343v2"
    },
    {
        "title": "Spatial Modulation for Molecular Communication",
        "authors": [
            "Yu Huang",
            "Miaowen Wen",
            "Lie-Liang Yang",
            "Chan-Byoung Chae",
            "Fei Ji"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In this paper, we propose an energy-efficient spatial modulation based\nmolecular communication (SM-MC) scheme, in which a transmitted symbol is\ncomposed of two parts, i.e., a space derived symbol and a concentration derived\nsymbol. The space symbol is transmitted by embedding the information into the\nindex of a single activated transmitter nanomachine. The concentration symbol\nis drawn according to the conventional concentration shift keying (CSK)\nconstellation. Befitting from a single active transmitter during each symbol\ntransmission period, SM-MC can avoid the inter-link interference problem\nexisting in the current multiple-input multiple-output (MIMO) MC schemes, which\nhence enables low-complexity symbol detection and performance improvement.\nSpecifically, in our low-complexity scheme, the space symbol is first detected\nby energy comparison, and then the concentration symbol is detected by the\nequal gain combining assisted CSK demodulation. In this paper, we analyze the\nsymbol error rate (SER) of the SM-MC and its special case, namely the space\nshift keying based MC (SSK-MC), where only space symbol is transmitted and no\nCSK modulation is invoked. Finally, the analytical results are validated by\ncomputer simulations, and our studies demonstrate that both the SM-MC and\nSSK-MC are capable of achieving better SER performance than the conventional\nMIMO-MC and single-input single-output MC (SISO-MC) when the same symbol rate\nis assumed.\n",
        "pdf_link": "http://arxiv.org/pdf/1807.01468v2"
    },
    {
        "title": "A neuromorphic systems approach to in-memory computing with non-ideal\n  memristive devices: From mitigation to exploitation",
        "authors": [
            "Melika Payvand",
            "Manu V Nair",
            "Lorenz K. Muller",
            "Giacomo Indiveri"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Memristive devices represent a promising technology for building neuromorphic\nelectronic systems. In addition to their compactness and non-volatility\nfeatures, they are characterized by computationally relevant physical\nproperties, such as state-dependence, non-linear conductance changes, and\nintrinsic variability in both their switching threshold and conductance values,\nthat make them ideal devices for emulating the bio-physics of real synapses. In\nthis paper we present a spiking neural network architecture that supports the\nuse of memristive devices as synaptic elements, and propose mixed-signal\nanalog-digital interfacing circuits which mitigate the effect of variability in\ntheir conductance values and exploit their variability in the switching\nthreshold, for implementing stochastic learning. The effect of device\nvariability is mitigated by using pairs of memristive devices configured in a\ncomplementary push-pull mechanism and interfaced to a current-mode normalizer\ncircuit. The stochastic learning mechanism is obtained by mapping the desired\nchange in synaptic weight into a corresponding switching probability that is\nderived from the intrinsic stochastic behavior of memristive devices. We\ndemonstrate the features of the CMOS circuits and apply the architecture\nproposed to a standard neural network hand-written digit classification\nbenchmark based on the MNIST data-set. We evaluate the performance of the\napproach proposed on this benchmark using behavioral-level spiking neural\nnetwork simulation, showing both the effect of the reduction in conductance\nvariability produced by the current-mode normalizer circuit, and the increase\nin performance as a function of the number of memristive devices used in each\nsynapse.\n",
        "pdf_link": "http://arxiv.org/pdf/1807.05128v1"
    },
    {
        "title": "Extending the D-Wave with support for Higher Precision Coefficients",
        "authors": [
            "John E. Dorband"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  D-Wave only guarantees to support coefficients with 4 to 5 bits of resolution\nor precision. This paper describes a method to extend the functionality of the\nD-Wave to solve problems that require the support of higher precision\ncoefficients.\n",
        "pdf_link": "http://arxiv.org/pdf/1807.05244v1"
    },
    {
        "title": "On discovering functions in actin filament automata",
        "authors": [
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  We simulate an actin filament as an automaton network. Every atom takes two\nor three states and updates its state, in discrete time, depending on a ratio\nof its neighbours in some selected state. All atoms/automata simultaneously\nupdate their states by the same rule. Two state transition rules are\nconsidered. In semi-totalistic Game of Life like actin filament automaton atoms\ntake binary states `0' and `1' and update their states depending on a ratio of\nneighbours in the state `1'. In excitable actin filament automaton atoms take\nthree states: resting, excited and refractory. A resting atom excites if a\nratio of its excited neighbours belong to some specified interval; transitions\nfrom excited state to refractory state and from refractory state to resting\nstate are unconditional. In computational experiments we implement mappings of\n8-bit input string to 8-bit output string via dynamics of\nperturbation/excitation on actin filament automata. We assign eight domains in\nan actin filament as I/O ports. To write {\\sc True} to a port we perturb/excite\na certain percentage of the nodes in the domain corresponding to the port. We\nread outputs at the ports after some time interval. A port is considered to be\nin a state {\\sc True} if a number of excited nodes in the port's domain exceed\na certain threshold. A range of eight-argument Boolean functions is uncovered\nin a series of computational trials when all possible configurations of\neight-elements binary strings were mapped onto excitation outputs of the I/O\ndomains.\n",
        "pdf_link": "http://arxiv.org/pdf/1807.06352v1"
    },
    {
        "title": "Exploring Tehran with excitable medium",
        "authors": [
            "Andrew Adamatzky",
            "Mohammad Mahdi Dehshibi"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  An excitable chemical medium --- Belousov-Zhabotinsky (BZ) reaction --- is\nproven to be a fruitful substrate for prototyping unconventional computing\ndevices. These include image processors, logical circuits, and robot\ncontrollers. We study a BZ potential for characterising a geometry of street\nnetworks on a fragment of Tehran street map. The city was chosen because it is\none of the most populated cities in the World with nearly uncontrollable urban\ngrowth. In numerical experiments with Oregonator model of BZ reaction, we\ndemonstrate that excitability of the medium allows acts as a selector between\nomnidirectional waves and soliton-like localised excitations. We uncover a\nphase-transition like dynamics, controlled by the excitability, of coverage of\nthe street network by excitation wave-fronts. In the cluster analysis, we show\nhow the network geometry, when it meets propagation of BZ wave-front, relates\nto the traffic flow of Tehran\n",
        "pdf_link": "http://arxiv.org/pdf/1807.09023v1"
    },
    {
        "title": "On complexity of post-processing in analyzing GATE-driven X-ray spectrum",
        "authors": [
            "Neda Gholami",
            "Mohammad Mahdi Dehshibi",
            "Mahmood Fazlali",
            "Antonio Rueda-Toicen",
            "Hector Zenil",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Computed Tomography (CT) imaging is one of the most influential diagnostic\nmethods. In clinical reconstruction, an effective energy is used instead of\ntotal X-ray spectrum. This approximation causes an accuracy decline. To\nincrease the contrast, single source or dual source dual energy CT can be used\nto reach optimal values of tissue differentiation. However, these\ninfrastructures are still at the laboratory level, and their safeties for\npatients are still yet to mature. Therefore, computer modelling of DECT could\nbe used. We propose a novel post-processing approach for converting a total\nX-ray spectrum into irregular intervals of quantized energy. We simulate a\nphantom in GATE/GEANT4 and irradiate it based on CT configuration. Inverse\nRadon transform is applied to the acquired sinogram to construct the\nPixel-based Attenuation Matrix (PAM). To construct images represented by each\ninterval, water attenuation coefficient of the interval is extracted from NIST\nand used in the Hounsfield unit (HU) scale in conjunction with PAM. The CT\nimage is modified by using of an associated normalized photon flux and\ncalculated HU corresponding to the interval. We demonstrate the proposed method\nefficiency via complexity analysis, using absolute and relative complexities,\nentropy measures, Kolmogorov complexity, morphological richness, and\nquantitative segmentation criteria associated with standard fuzzy C-means. The\nirregularity of the modified CT images decreases over the simulated ones.\n",
        "pdf_link": "http://arxiv.org/pdf/1807.09063v1"
    },
    {
        "title": "Millimeter-Wave Propagation within a Computer Chip Package",
        "authors": [
            "X. Timoneda",
            "S. Abadal",
            "A. Cabellos-Aparicio",
            "D. Manessis",
            "J. Zhou",
            "A. Franques",
            "J. Torrellas",
            "E. AlarcÃ³n"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Wireless Network-on-Chip (WNoC) appears as a promising alternative to\nconventional interconnect fabrics for chip-scale communications. The WNoC\nparadigm has been extensively analyzed from the physical, network and\narchitecture perspectives assuming mmWave band operation. However, there has\nnot been a comprehensive study at this band for realistic chip packages and,\nthus, the characteristics of such wireless channel remain not fully understood.\nThis work addresses this issue by accurately modeling a flip-chip package and\ninvestigating the wave propagation inside it. Through parametric studies, a\nlocally optimal configuration for 60 GHz WNoC is obtained, showing that\nchip-wide attenuation below 32.6 dB could be achieved with standard processes.\nFinally, the applicability of the methodology is discussed for higher bands and\nother integrated environments such as a Software-Defined Metamaterial (SDM).\n",
        "pdf_link": "http://arxiv.org/pdf/1807.09472v1"
    },
    {
        "title": "Multi-contact Phase Change Toggle Logic Device Utilizing Thermal\n  Crosstalk",
        "authors": [
            "Raihan Sayeed Khan",
            "Nadim H. Kanan",
            "Jake Scoggin",
            "Helena Silva",
            "Ali Gokirmak"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Phase change memory (PCM) is an emerging high speed, high density, high\nendurance, and scalable non-volatile memory technology which utilizes the large\nresistivity contrast between the amorphous and crystalline phases of\nchalcogenide materials such as Ge2Sb2Te5 (GST). In addition to being used as a\nstandalone memory, there has been a growing interest in integration of PCM\ndevices on top of the CMOS layer for computation in memory and neuromorphic\ncomputing. The large CMOS overhead for memory controllers is a limiting factor\nfor this purpose. Transferring functionality like routing, multiplexing, and\nlogic to the memory layer can substantially reduce the CMOS overhead, making it\npossible to integrate 100s of GB of PCM storage on top of a conventional CPU.\nIn this work, we present computational analysis of a phase change device\nconcept that can perform toggle operations. The toggle functionality is\nachieved using two physical mechanisms: (i) isolation of different read\ncontacts due to amorphization between different write contact pairs, and (ii)\nthermal cross-talk between a molten region and a previously amorphized region.\nPhase-change devices with six contacts can be implemented as toggle flip-flops,\nmultiplexer, or demultiplexer when interfaced with CMOS transistors. Here, we\ndemonstrate the operation of the device as a toggle flip-flop with 5\ntransistors, requiring ~50% of the footprint compared to conventional CMOS\nalternatives, with the added advantage of non-volatility.\n",
        "pdf_link": "http://arxiv.org/pdf/1904.00836v1"
    },
    {
        "title": "A Logic Simplification Approach for Very Large Scale Crosstalk Circuit\n  Designs",
        "authors": [
            "Md Arif Iqbal",
            "Naveen Kumar Macha",
            "Bhavana Tejaswini Repalle",
            "Mostafizur Rahman"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Crosstalk computing, involving engineered interference between nanoscale\nmetal lines, offers a fresh perspective to scaling through co-existence with\nCMOS. Through capacitive manipulations and innovative circuit style, not only\nprimitive gates can be implemented, but custom logic cells such as an Adder,\nSubtractor can be implemented with huge gains. Our simulations show over 5x\ndensity and 2x power benefits over CMOS custom designs at 16nm [1]. This paper\nintroduces the Crosstalk circuit style and a key method for large-scale circuit\nsynthesis utilizing existing EDA tool flow. We propose to manipulate the CMOS\nsynthesis flow by adding two extra steps: conversion of the gate-level netlist\nto Crosstalk implementation friendly netlist through logic simplification and\nCrosstalk gate mapping, and the inclusion of custom cell libraries for\nautomated placement and layout. Our logic simplification approach first\nconverts Cadence generated structured netlist to Boolean expressions and then\nuses the majority synthesis tool to obtain majority functions, which is further\nused to simplify functions for Crosstalk friendly implementations. We compare\nour approach of logic simplification to that of CMOS and majority logic-based\napproaches. Crosstalk circuits share some similarities to majority synthesis\nthat are typically applied to Quantum Cellular Automata technology. However,\nour investigation shows that by closely following Crosstalk's core circuit\nstyles, most benefits can be achieved. In the best case, our approach shows 36%\ndensity improvements over majority synthesis for MCNC benchmark.\n",
        "pdf_link": "http://arxiv.org/pdf/1904.03294v1"
    },
    {
        "title": "Outstanding Bit Error Tolerance of Resistive RAM-Based Binarized Neural\n  Networks",
        "authors": [
            "Tifenn Hirtzlin",
            "Marc Bocquet",
            "Jacques-Olivier Klein",
            "Etienne Nowak",
            "Elisa Vianello",
            "Jean-Michel Portal",
            "Damien Querlioz"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Resistive random access memories (RRAM) are novel nonvolatile memory\ntechnologies, which can be embedded at the core of CMOS, and which could be\nideal for the in-memory implementation of deep neural networks. A particularly\nexciting vision is using them for implementing Binarized Neural Networks\n(BNNs), a class of deep neural networks with a highly reduced memory footprint.\nThe challenge of resistive memory, however, is that they are prone to device\nvariation, which can lead to bit errors. In this work we show that BNNs can\ntolerate these bit errors to an outstanding level, through simulations of\nnetworks on the MNIST and CIFAR10 tasks. If a standard BNN is used, up to 10^-4\nbit error rate can be tolerated with little impact on recognition performance\non both MNIST and CIFAR10. We then show that by adapting the training procedure\nto the fact that the BNN will be operated on error-prone hardware, this\ntolerance can be extended to a bit error rate of 4x10^-2. The requirements for\nRRAM are therefore a lot less stringent for BNNs than more traditional\napplications. We show, based on experimental measurements on a RRAM HfO2\ntechnology, that this result can allow reduce RRAM programming energy by a\nfactor 30.\n",
        "pdf_link": "http://arxiv.org/pdf/1904.03652v1"
    },
    {
        "title": "Late Breaking Results: New Computational Results and Hardware Prototypes\n  for Oscillator-based Ising Machines",
        "authors": [
            "Tianshi Wang",
            "Leon Wu",
            "Jaijeet Roychowdhury"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  In this paper, we report new results on a novel Ising machine technology for\nsolving combinatorial optimization problems using networks of coupled\nself-sustaining oscillators. Specifically, we present several working hardware\nprototypes using CMOS electronic oscillators, built on breadboards/perfboards\nand PCBs, implementing Ising machines consisting of up to 240 spins with\nprogrammable couplings. We also report that, just by simulating the\ndifferential equations of such Ising machines of larger sizes, good solutions\ncan be achieved easily on benchmark optimization problems, demonstrating the\neffectiveness of oscillator-based Ising machines.\n",
        "pdf_link": "http://arxiv.org/pdf/1904.10211v1"
    },
    {
        "title": "Mean Field Approach for Configuring Population Dynamics on a Biohybrid\n  Neuromorphic System",
        "authors": [
            "Johannes Partzsch",
            "Christian Mayr",
            "Massimiliano Giulioni",
            "Marko Noack",
            "Stefan HÃ¤nzsche",
            "Stefan Scholze",
            "Sebastian HÃ¶ppner",
            "Paolo Del Giudice",
            "Rene SchÃ¼ffny"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Real-time coupling of cell cultures to neuromorphic circuits necessitates a\nneuromorphic network that replicates biological behaviour both on a per-neuron\nand on a population basis, with a network size comparable to the culture. We\npresent a large neuromorphic system composed of 9 chips, with overall 2880\nneurons and 144M conductance-based synapses. As they are realized in a robust\nswitched-capacitor fashion, individual neurons and synapses can be configured\nto replicate with high fidelity a wide range of biologically realistic\nbehaviour. In contrast to other exploration/heuristics-based approaches, we\nemploy a theory-guided mesoscopic approach to configure the overall network to\na range of bursting behaviours, thus replicating the statistics of our targeted\nin-vitro network. The mesoscopic approach has implications beyond our proposed\nbiohybrid, as it allows a targeted exploration of the behavioural space, which\nis a non-trivial task especially in large, recurrent networks.\n",
        "pdf_link": "http://arxiv.org/pdf/1904.10389v1"
    },
    {
        "title": "A Multilayer Neural Network Merging Image Preprocessing and Pattern\n  Recognition by Integrating Diffusion and Drift Memristors",
        "authors": [
            "Zhiri Tang",
            "Ruohua Zhu",
            "Ruihan Hu",
            "Yanhua Chen",
            "Edmond Q. Wu",
            "Hao Wang",
            "Jin He",
            "Qijun Huang",
            "Sheng Chang"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  With the development of research on novel memristor model and device, neural\nnetworks by integrating various memristor models have become a hot research\ntopic recently. However, state-of-the-art works still build such neural\nnetworks using drift memristor only. Furthermore, some other related works are\nonly applied to a few individual applications including pattern recognition and\nedge detection. In this paper, a novel kind of multilayer neural network is\nproposed, in which diffusion and drift memristor models are applied to\nconstruct a system merging image preprocessing and pattern recognition.\nSpecifically, the entire network consists of two diffusion memristive cellular\nlayers for image preprocessing and one drift memristive feedforward layer for\npattern recognition. Experimental results show that good recognition accuracy\nof noisy MNIST is obtained due to the fusion of image preprocessing and pattern\nrecognition. Moreover, owing to high-efficiency in-memory computing and brief\nspiking encoding methods, high processing speed, high throughput, and few\nhardware resources of the entire network are achieved.\n",
        "pdf_link": "http://arxiv.org/pdf/1904.12292v4"
    },
    {
        "title": "Liquid Marble Photosensor",
        "authors": [
            "Andrew Adamatzky",
            "Michail-Antisthenis Tsompanas",
            "Thomas C. Draper",
            "Richard Mayne"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  A liquid marble is a liquid droplet coated by a hydrophobic power. The liquid\nmarble does not wet adjacent surfaces and therefore can be manipulated as a dry\nsoft body. A Belousov-Zhabotinsky (BZ) reaction is an oscillatory chemical\nreaction exhibiting waves of oxidation. We demonstrate how to make a\nphoto-sensor from BZ medium liquid marbles. We insert electrodes into a liquid\nmarble, prepared from BZ solution and coated with polyethylene powder. The\nelectrodes record a potential difference which oscillates due to oxidation\nwave-fronts crossing the electrodes. When the BZ marble is illuminated by a\nlight source, the oxidation wave-fronts are hindered and, thus, the electrical\npotential recorded ceases to oscillate. We characterise several types of\nresponses of BZ marble photosensors to various stimuli, and provide\nexplanations of the recorded activity. BZ liquid marble photosensors may find\napplications in the fields of liquid electronics, soft robotics and\nunconventional computing.\n",
        "pdf_link": "http://arxiv.org/pdf/1908.00632v1"
    },
    {
        "title": "Error Analysis of Approximate Array Multipliers",
        "authors": [
            "Mahmoud Masadeh",
            "Osman Hasan",
            "Sofiene Tahar"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Approximate computing is a nascent energy-efficient computing paradigm\nsuitable for error-tolerant applications. However, the value of approximation\nerror depends on the applied inputs where individual output error may reach\nintolerable level while the average output error is acceptable. Thus, it is\ncritical to show the response of approximate design for various applied inputs\nwhere understanding the interdependence between the inputs and the\napproximation error could be utilized to control the output quality. In this\nreport, we exhaustively analyze the accuracy of 20 different designs of 8-bit\napproximate array multipliers. We designed these multipliers based on various\nconfigurations including the type of approximable component and how much of the\nresult to approximate, i.e., approximation degree. Accuracy analysis shows a\nstrong correlation between the applied inputs and the magnitude of the observed\nerror, i.e., error distance, normalized error distance and peak-to-signal-noise\nratio. We may utilize this input-dependency of approximation error, in\ncontrolling the quality of approximate computing by eliminating large magnitude\nerrors and improving the quality of the final results.\n",
        "pdf_link": "http://arxiv.org/pdf/1908.01343v1"
    },
    {
        "title": "Digital Biologically Plausible Implementation of Binarized Neural\n  Networks with Differential Hafnium Oxide Resistive Memory Arrays",
        "authors": [
            "Tifenn Hirtzlin",
            "Marc Bocquet",
            "Bogdan Penkovsky",
            "Jacques-Olivier Klein",
            "Etienne Nowak",
            "Elisa Vianello",
            "Jean-Michel Portal",
            "Damien Querlioz"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  The brain performs intelligent tasks with extremely low energy consumption.\nThis work takes inspiration from two strategies used by the brain to achieve\nthis energy efficiency: the absence of separation between computing and memory\nfunctions, and the reliance on low precision computation. The emergence of\nresistive memory technologies indeed provides an opportunity to co-integrate\ntightly logic and memory in hardware. In parallel, the recently proposed\nconcept of Binarized Neural Network, where multiplications are replaced by\nexclusive NOR (XNOR) logic gates, offers a way to implement artificial\nintelligence using very low precision computation. In this work, we therefore\npropose a strategy to implement low energy Binarized Neural Networks, which\nemploys brain-inspired concepts, while retaining energy benefits from digital\nelectronics. We design, fabricate and test a memory array, including periphery\nand sensing circuits, optimized for this in-memory computing scheme. Our\ncircuit employs hafnium oxide resistive memory integrated in the back end of\nline of a 130 nanometer CMOS process, in a two transistors - two resistors\ncell, which allows performing the exclusive NOR operations of the neural\nnetwork directly within the sense amplifiers. We show, based on extensive\nelectrical measurements, that our design allows reducing the amount of bit\nerrors on the synaptic weights, without the use of formal error correcting\ncodes. We design a whole system using this memory array. We show on standard\nmachine learning tasks (MNIST, CIFAR-10, ImageNet and an ECG task) that the\nsystem has an inherent resilience to bit errors. We evidence that its energy\nconsumption is attractive compared to more standard approaches, and that it can\nuse the memory devices in regimes where they exhibit particularly low\nprogramming energy and high endurance.\n",
        "pdf_link": "http://arxiv.org/pdf/1908.04066v2"
    },
    {
        "title": "A clock-less ultra-low power bit-serial LVDS link for Address-Event\n  multi-chip systems",
        "authors": [
            "Ning Qiao",
            "Giacomo Indiveri"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  We present a power efficient clock-less fully asynchronous bit-serial Low\nVoltage Differential Signaling (LVDS) link with event-driven instant wake-up\nand self-sleep features, optimized for high speed inter-chip communication of\nasynchronous address-events between neuromorphic chips. The proposed LVDS link\nmakes use of the Level-Encoded Dual-Rail (LEDR) representation and a token-ring\narchitecture to encode and transmit data, avoiding the use of conventional\nlarge ClockData Recovery (CDR) modules with power-hungry DLL or PLL circuits.\nWe implemented the LVDS circuits in a device fabricated with a standard 0.18 um\nCMOS process. The total silicon area used for such block is of 0.14 mm^2. We\npresent experimental measurement results to demonstrate that, with a bit rate\nof 1.5 Gbps and an event width of 32-bit, the proposed LVDS link can achieve\ntransmission event rates of 35.7 M Events/second with current consumption of\n19.3 mA and 3.57 mA for receiver and transmitter blocks, respectively. Given\nthe clock-less and instant on/off design choices made, the power consumption of\nthe whole link depends linearly on the data transmission rate. We show that the\ncurrent consumption can go down to sub-uA for low event rates (e.g., <1k\nEvents/second), with a floor of 80 nA for transmitter and 42 nA for receiver,\ndetermined mainly by static off-leakage currents.\n",
        "pdf_link": "http://arxiv.org/pdf/1908.06532v1"
    },
    {
        "title": "An auto-scaling wide dynamic range current to frequency converter for\n  real-time monitoring of signals in neuromorphic systems",
        "authors": [
            "Ning Qiao",
            "Giacomo Indiveri"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Neuromorphic systems typically employ current-mode circuits that model neural\ndynamics and produce output currents that range from few pico-Amperes to\nhundreds of micro-Amperes. On-line real-time monitoring of the signals produced\nby these circuits is crucial, for prototyping and debugging purposes, as well\nas for analyzing and understanding the network dynamics and computational\nproperties. To this end, we propose a compact on-chip auto-scaling Current to\nFrequency Converter (CFC) for real-time monitoring of analog currents in\nmixed-signal/analog neuromorphic electronic systems. The proposed CFC is a\nself-timed asynchronous circuit that has a wide dynamic input range of up to 6\ndecades, ranging from pico-Amps to micro-Amps, with high current measurement\nsensitivity. To produce a linear output frequency response, while properly\ncovering the wide dynamic input range, the circuit automatically detects the\nscale of the input current and adjusts the scale of its output firing rate\naccordingly. Here we describe the proposed circuit and present experimental\nresults measured from multiple instances of the circuit, implemented using a\nstandard 180 nm CMOS process, and interfaced to silicon neuron and synapse\ncircuits for real-time current monitoring. We demonstrate how the circuit is\nsuitable for measuring neural dynamics by showing the converted response\nproperties of the chip silicon neurons and synapses as they are stimulated by\ninput spikes.\n",
        "pdf_link": "http://arxiv.org/pdf/1908.06545v1"
    },
    {
        "title": "Scaling mixed-signal neuromorphic processors to 28 nm FD-SOI\n  technologies",
        "authors": [
            "Ning Qiao",
            "Giacomo Inidveri"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  As processes continue to scale aggressively, the design of deep sub-micron,\nmixed-signal design is becoming more and more challenging. In this paper we\npresent an analysis of scaling multi-core mixed-signal neuromorphic processors\nto advanced 28 nm FD-SOI nodes. We address analog design issues which arise\nfrom the use of advanced process, including the problem of large leakage\ncurrents and device mismatch, and asynchronous digital design issues. We\npresent the outcome of Monte Carlo Analysis and circuit simulations of\nneuromorphic sub threshold analog/digital neuron circuits which reproduce\nbiologically plausible responses. We describe the AER used to implement PCHB\nbased asynchronous QDI routing processes in multi-core neuromorphic\narchitectures and validate their operation via circuit simulation results.\nFinally we describe the implementation of custom 28 nm CAM based memory\nresources utilized in these multi-core neuromorphic processor and discuss the\npossibility of increasing density by using advanced RRAM devices integrated in\nthe 28 nm Fully-Depleted Silicon on Insulator (FD-SOI) process.\n",
        "pdf_link": "http://arxiv.org/pdf/1908.07411v1"
    },
    {
        "title": "Automatic gain control of ultra-low leakage synaptic scaling homeostatic\n  plasticity circuits",
        "authors": [
            "Ning Qiao",
            "Giacomo Indiveri",
            "Chiara Bartolozzi"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Homeostatic plasticity is a stabilizing mechanism that allows neural systems\nto maintain their activity around a functional operating point. This is an\nextremely useful mechanism for neuromorphic computing systems, as it can be\nused to compensate for chronic shifts, for example due to changes in the\nnetwork structure. However, it is important that this plasticity mechanism\noperates on time scales that are much longer than conventional synaptic\nplasticity ones, in order to not interfere with the learning process. In this\npaper we present a novel ultra-low leakage cell and an automatic gain control\nscheme that can adapt the gain of analog log-domain synapse circuits over\nextremely long time scales. To validate the proposed scheme, we implemented the\nultra-low leakage cell in a standard 180 nm Complementary\nMetal-Oxide-Semiconductor (CMOS) process, and integrated it in an array of\ndynamic synapses connected to an adaptive integrate and fire neuron. We\ndescribe the circuit and demonstrate how it can be configured to scale the gain\nof all synapses afferent to the silicon neuron in a way to keep the neuron's\naverage firing rate constant around a set operating point. The circuit occupies\na silicon area of 84 {\\mu}m x 22 {\\mu}m and consumes approximately 10.8 nW with\na 1.8 V supply voltage. It exhibits time constants of up to 25 kilo-seconds,\nthanks to a controllable leakage current that can be scaled down to 1.2\natto-Amps (7.5 electrons/s).\n",
        "pdf_link": "http://arxiv.org/pdf/1908.07412v1"
    },
    {
        "title": "Analog circuits for mixed-signal neuromorphic computing architectures in\n  28 nm FD-SOI technology",
        "authors": [
            "Ning Qiao",
            "Giacomo Indiveri"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Developing mixed-signal analog-digital neuromorphic circuits in advanced\nscaled processes poses significant design challenges. We present compact and\nenergy efficient sub-threshold analog synapse and neuron circuits, optimized\nfor a 28 nm FD-SOI process, to implement massively parallel large-scale\nneuromorphic computing systems. We describe the techniques used for maximizing\ndensity with mixed-mode analog/digital synaptic weight configurations, and the\nmethods adopted for minimizing the effect of channel leakage current, in order\nto implement efficient analog computation based on pA-nA small currents. We\npresent circuit simulation results, based on a new chip that has been recently\ntaped out, to demonstrate how the circuits can be useful for both low-frequency\noperation in systems that need to interact with the environment in real-time,\nand for high-frequency operation for fast data processing in different types of\nspiking neural network architectures.\n",
        "pdf_link": "http://arxiv.org/pdf/1908.07874v1"
    },
    {
        "title": "Spiking Neural Networks for Inference and Learning: A Memristor-based\n  Design Perspective",
        "authors": [
            "M. E. Fouda",
            "F. Kurdahi",
            "A. Eltawil",
            "E. Neftci"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  On metrics of density and power efficiency, neuromorphic technologies have\nthe potential to surpass mainstream computing technologies in tasks where\nreal-time functionality, adaptability, and autonomy are essential. While\nalgorithmic advances in neuromorphic computing are proceeding successfully, the\npotential of memristors to improve neuromorphic computing have not yet born\nfruit, primarily because they are often used as a drop-in replacement to\nconventional memory. However, interdisciplinary approaches anchored in machine\nlearning theory suggest that multifactor plasticity rules matching neural and\nsynaptic dynamics to the device capabilities can take better advantage of\nmemristor dynamics and its stochasticity. Furthermore, such plasticity rules\ngenerally show much higher performance than that of classical Spike Time\nDependent Plasticity (STDP) rules. This chapter reviews the recent development\nin learning with spiking neural network models and their possible\nimplementation with memristor-based hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/1909.01771v2"
    },
    {
        "title": "Committee machines -- a universal method to deal with non-idealities in\n  memristor-based neural networks",
        "authors": [
            "D. Joksas",
            "P. Freitas",
            "Z. Chai",
            "W. H. Ng",
            "M. Buckwell",
            "C. Li",
            "W. D. Zhang",
            "Q. Xia",
            "A. J. Kenyon",
            "A. Mehonic"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Artificial neural networks are notoriously power- and time-consuming when\nimplemented on conventional von Neumann computing systems. Consequently, recent\nyears have seen an emergence of research in machine learning hardware that\nstrives to bring memory and computing closer together. A popular approach is to\nrealise artificial neural networks in hardware by implementing their synaptic\nweights using memristive devices. However, various device- and system-level\nnon-idealities usually prevent these physical implementations from achieving\nhigh inference accuracy. We suggest applying a well-known concept in computer\nscience -- committee machines -- in the context of memristor-based neural\nnetworks. Using simulations and experimental data from three different types of\nmemristive devices, we show that committee machines employing ensemble\naveraging can successfully increase inference accuracy in physically\nimplemented neural networks that suffer from faulty devices, device-to-device\nvariability, random telegraph noise and line resistance. Importantly, we\ndemonstrate that the accuracy can be improved even without increasing the total\nnumber of memristors.\n",
        "pdf_link": "http://arxiv.org/pdf/1909.06658v5"
    },
    {
        "title": "A Demonstration of Implication Logic Based on Volatile (Diffusive)\n  Memristors",
        "authors": [
            "Y. V. Pershin"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Implication logic gates that are based on volatile memristors are\ndemonstrated experimentally with the use of relay-based volatile memristor\nemulators of an original design. The fabricated logic circuit involves two\nvolatile memristors and it is capable of performing four fundamental logic\nfunctions (two types of material implication and the negations thereof).\nMoreover, current-voltage characteristics of individual emulators are recorded\nand self-sustained oscillations in a resistor-volatile memristor circuit are\nfound. The developed emulator offers a great potential for memristive circuit\nexperiments because of its simplicity, similarity of response with volatile\nmemristors, and low cost. Our findings, which are based on emulators, can\neasily be reproduced with physical volatile memristors and, thus, open up\npossibilities for emerging in-memory computing architectures.\n",
        "pdf_link": "http://arxiv.org/pdf/1909.07629v1"
    },
    {
        "title": "OpticalGAN : Generative Adversarial Networks for Continuous Variable\n  Quantum Computation",
        "authors": [
            "Nilay Shrivastava",
            "Nikaash Puri",
            "Piyush Gupta",
            "Balaji Krishnamurthy",
            "Sukriti Verma"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  We present OpticalGAN, an extension of quantum generative adversarial\nnetworks for continuous-variable quantum computation. OpticalGAN consists of\nphotonic variational circuits comprising of optical Gaussian and Kerr gates.\nPhotonic quantum computation is a realization of continuous variable quantum\ncomputing which involves encoding and processing information in the continuous\nquadrature amplitudes of quantized electromagnetic field such as light.\nInformation processing in photonic quantum computers is performed using optical\ngates on squeezed light. Both the generator and discriminator of OpticalGAN are\nshort depth variational circuits composed of gaussian and non-gaussian gates.\nWe demonstrate our approach by using OpticalGAN to generate energy eigenstates\nand coherent states. All of our code is available at\nhttps://github.com/abcd1729/opticalgan.\n",
        "pdf_link": "http://arxiv.org/pdf/1909.07806v1"
    },
    {
        "title": "Diffusion-Based Molecular Communication Channel in Presence of a\n  Probabilistic Absorber: Single Receptor Model and Congestion Analysis",
        "authors": [
            "S Salehi",
            "NS Moayedian",
            "E AlarcÃ³n"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  In this paper, a diffusion-based molecular communication channel is modeled\nin presence of a probabilistic absorber. The probabilistic absorber is an\nabsorber which absorbs molecules upon collision with probability q. With random\nwalk analysis, the discrete probability function of particle location in the\npresence of a probabilistic absorber can be found. Then, a continuous\nprobability function is fitted to this Markov-based results with introducing\nseveral fitting parameters to the known probability function of particle\nlocation in an unbounded environment without an absorbing barrier. With this\napproach, a single receptor is modeled as an M/M/1/1 queue in which q\nrepresents the complementary blocking probability and the mean service time is\nthe mean trafficking time. Therefore, we are able to model the stochastic\nnature of ligand-receptor binding, which comes from the incapability of a\nreceptor to receive all molecules in its space; and also known as receptor\noccupancy. The proper consideration of the absorption effect leads to the\naccurate calculation of the concentration at the desired site, which is\ndefinitely less than the concentration obtained when neglecting it. These\nfindings can have a crucial role in designing drug delivery systems in which\ndetermining the optimal rate of the drug transmitting nanomachines is critical\nto avoid toxicity while maintaining effectiveness.\n",
        "pdf_link": "http://arxiv.org/pdf/1909.08237v1"
    },
    {
        "title": "Simulation Study and Analysis of Diffusive Molecular Communications with\n  an Apertured Plane",
        "authors": [
            "Mustafa Can Gursoy",
            "H. Birkan Yilmaz",
            "Ali Emre Pusane",
            "Tuna Tugcu"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Molecular communication via diffusion (MCvD) is a method of achieving nano-\nand micro-scale connectivity by utilizing the free diffusion mechanism of\ninformation molecules. The randomness in diffusive propagation is the main\ncause of inter-symbol interference (ISI) and the limiting factor of high data\nrate MCvD applications. In this paper, an apertured plane is considered between\nthe transmitter and the receiver of an MCvD link. Either after being\nartificially placed or occurring naturally, surfaces or volumes that resemble\nan apertured plane only allow a fraction of the molecules to pass. Contrary to\nintuition, it is observed that such topology may improve communication\nperformance, given the molecules that can pass through the aperture are the\nones that take more directed paths towards the receiver. Furthermore, through\nboth computer simulations and a theoretical signal evaluation metric named\nsignal-to-interference and noise amplitude ratio (SINAR), it is found that the\nsize of the aperture imposes a trade-off between the received signal power and\nthe ISI combating capability of an MCvD system, hinting to an optimal aperture\nsize that minimizes the bit error rate (BER). It is observed that the trend of\nBER is accurately mirrored by SINAR, suggesting the proposed metric's\napplicability to optimization tasks in MCvD systems, including finding the\noptimal aperture size of an apertured plane. In addition, computer simulations\nand SINAR show that said optimal aperture size is affected by the location of\nthe aperture and the bit rate. Lastly, the paper analyzes the effects of radial\nand angular offsets in the placement of the apertured plane, and finds that a\nreduction in BER is still in effect up to certain offset values. Overall, our\nresults imply that apertured plane-like surfaces may actually help\ncommunication efficiency, even though they reduce the received signal power.\n",
        "pdf_link": "http://arxiv.org/pdf/1909.08833v2"
    },
    {
        "title": "Channel Characterization for 1D Molecular Communication with Two\n  Absorbing Receivers",
        "authors": [
            "Xinyu Huang",
            "Yuting Fang",
            "Adam Noel",
            "Nan Yang"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  This letter develops a one-dimensional (1D) diffusion-based molecular\ncommunication system to analyze channel responses between a single transmitter\n(TX) and two fully-absorbing receivers (RXs). Incorporating molecular\ndegradation in the environment, rigorous analytical formulas for i) the\nfraction of molecules absorbed, ii) the corresponding hitting rate, and iii)\nthe asymptotic fraction of absorbed molecules as time approaches infinity at\neach RX are derived when an impulse of molecules are released at the TX. By\nusing particle-based simulations, the derived analytical expressions are\nvalidated. Simulations also present the distance ranges of two RXs that do not\nimpact molecular absorption of each other, and demonstrate that the mutual\nimfluence of two active RXs reduces with the increase in the degradation rate.\n",
        "pdf_link": "http://arxiv.org/pdf/1911.00142v2"
    },
    {
        "title": "SpiNNaker 2: A 10 Million Core Processor System for Brain Simulation and\n  Machine Learning",
        "authors": [
            "Christian Mayr",
            "Sebastian Hoeppner",
            "Steve Furber"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  SpiNNaker is an ARM-based processor platform optimized for the simulation of\nspiking neural networks. This brief describes the roadmap in going from the\ncurrent SPINNaker1 system, a 1 Million core machine in 130nm CMOS, to\nSpiNNaker2, a 10 Million core machine in 22nm FDSOI. Apart from pure scaling,\nwe will take advantage of specific technology features, such as runtime\nadaptive body biasing, to deliver cutting-edge power consumption. Power\nmanagement of the cores allows a wide range of workload adaptivity, i.e.\nprocessor power scales with the complexity and activity of the spiking network.\nAdditional numerical accelerators will enhance the utility of SpiNNaker2 for\nsimulation of spiking neural networks as well as for executing conventional\ndeep neural networks. These measures should increase the simulation capacity of\nthe machine by a factor $>$50. The interplay between the two domains, i.e.\nspiking and rate based, will provide an interesting field for algorithm\nexploration on SpiNNaker2. Apart from the platforms' traditional usage as a\nneuroscience exploration tool, the extended functionality opens up new\napplication areas such as automotive AI, tactile internet, industry 4.0 and\nbiomedical processing.\n",
        "pdf_link": "http://arxiv.org/pdf/1911.02385v1"
    },
    {
        "title": "All-Spin Bayesian Neural Networks",
        "authors": [
            "Kezhou Yang",
            "Akul Malhotra",
            "Sen Lu",
            "Abhronil Sengupta"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Probabilistic machine learning enabled by the Bayesian formulation has\nrecently gained significant attention in the domain of automated reasoning and\ndecision-making. While impressive strides have been made recently to scale up\nthe performance of deep Bayesian neural networks, they have been primarily\nstandalone software efforts without any regard to the underlying hardware\nimplementation. In this paper, we propose an \"All-Spin\" Bayesian Neural Network\nwhere the underlying spintronic hardware provides a better match to the\nBayesian computing models. To the best of our knowledge, this is the first\nexploration of a Bayesian neural hardware accelerator enabled by emerging\npost-CMOS technologies. We develop an experimentally calibrated\ndevice-circuit-algorithm co-simulation framework and demonstrate $24\\times$\nreduction in energy consumption against an iso-network CMOS baseline\nimplementation.\n",
        "pdf_link": "http://arxiv.org/pdf/1911.05828v4"
    },
    {
        "title": "Capacitorless Model of a VO2 Oscillator",
        "authors": [
            "M. A. Belyaev",
            "A. A. Velichko"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  We implement a capacitorless model of a VO2 oscillator by introducing into\nthe circuit of a field-effect transistor and a VO2 thermal sensor, which\nprovide negative current feedback with a time delay. We compare the dynamics of\ncurrent and voltage oscillations on a switch in a circuit with a capacitor and\nwithout a capacitor. The oscillation period in the capacitorless model is\ncontrolled in a narrow range by changing the distance between the switch and\nthe sensor. The capacitorless model provides the possibility of significant\nminiaturization of the oscillator circuit, and it is important for the\nimplementation of large arrays of oscillators in oscillatory neural networks to\nsolve the problem of classification and pattern recognition.\n",
        "pdf_link": "http://arxiv.org/pdf/1911.06983v1"
    },
    {
        "title": "Stochastic Magnetoelectric Neuron for Temporal Information Encoding",
        "authors": [
            "Kezhou Yang",
            "Abhronil Sengupta"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Emulating various facets of computing principles of the brain can potentially\nlead to the development of neuro-computers that are able to exhibit brain-like\ncognitive capabilities. In this letter, we propose a magnetoelectronic neuron\nthat utilizes noise as a computing resource and is able to encode information\nover time through the independent control of external voltage signals. We\nextensively characterize the device operation using simulations and demonstrate\nits suitability for neuromorphic computing platforms performing temporal\ninformation encoding.\n",
        "pdf_link": "http://arxiv.org/pdf/1911.07153v3"
    },
    {
        "title": "An Inference and Learning Engine for Spiking Neural Networks in\n  Computational RAM (CRAM)",
        "authors": [
            "HÃ¼srev CÄ±lasun",
            "Salonik Resch",
            "Zamshed I. Chowdhury",
            "Erin Olson",
            "Masoud Zabihi",
            "Zhengyang Zhao",
            "Thomas Peterson",
            "Keshab Parhi",
            "Jian-Ping Wang",
            "Sachin S. Sapatnekar",
            "Ulya Karpuzcu"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Spiking Neural Networks (SNN) represent a biologically inspired computation\nmodel capable of emulating neural computation in human brain and brain-like\nstructures. The main promise is very low energy consumption. Unfortunately,\nclassic Von Neumann architecture based SNN accelerators often fail to address\ndemanding computation and data transfer requirements efficiently at scale. In\nthis work, we propose a promising alternative, an in-memory SNN accelerator\nbased on Spintronic Computational RAM (CRAM) to overcome scalability\nlimitations, which can reduce the energy consumption by up to 164.1$\\times$\nwhen compared to a representative ASIC solution.\n",
        "pdf_link": "http://arxiv.org/pdf/2006.03007v1"
    },
    {
        "title": "HIPE-MAGIC: A Technology-Aware Synthesis and Mapping Flow for HIghly\n  Parallel Execution of Memristor-Aided LoGIC",
        "authors": [
            "Arash Fayyazi",
            "Amirhossein Esmaili",
            "Massoud Pedram"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Recent efforts for finding novel computing paradigms that meet today's design\nrequirements have given rise to a new trend of processing-in-memory relying on\nnon-volatile memories. In this paper, we present HIPE-MAGIC, a technology-aware\nsynthesis and mapping flow for highly parallel execution of the memristor-based\nlogic. Our framework is built upon two fundamental contributions: balancing\ntechniques during the logic synthesis, mainly targeting benefits of the\nparallelism offered by memristive crossbar arrays (MCAs), and an efficient\ntechnology mapping framework to maximize the performance and area-efficiency of\nthe memristor-based logic. Our experimental evaluations across several\nbenchmark suites demonstrate the superior performance of HIPE-MAGIC in terms of\nthroughput and energy efficiency compared to recently developed synthesis and\nmapping flows targeting MCAs, as well as the conventional CPU computing.\n",
        "pdf_link": "http://arxiv.org/pdf/2006.03269v1"
    },
    {
        "title": "Freely scalable and reconfigurable optical hardware for deep learning",
        "authors": [
            "Liane Bernstein",
            "Alexander Sludds",
            "Ryan Hamerly",
            "Vivienne Sze",
            "Joel Emer",
            "Dirk Englund"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  As deep neural network (DNN) models grow ever-larger, they can achieve higher\naccuracy and solve more complex problems. This trend has been enabled by an\nincrease in available compute power; however, efforts to continue to scale\nelectronic processors are impeded by the costs of communication, thermal\nmanagement, power delivery and clocking. To improve scalability, we propose a\ndigital optical neural network (DONN) with intralayer optical interconnects and\nreconfigurable input values. The near path-length-independence of optical\nenergy consumption enables information locality between a transmitter and\narbitrarily arranged receivers, which allows greater flexibility in\narchitecture design to circumvent scaling limitations. In a proof-of-concept\nexperiment, we demonstrate optical multicast in the classification of 500 MNIST\nimages with a 3-layer, fully-connected network. We also analyze the energy\nconsumption of the DONN and find that optical data transfer is beneficial over\nelectronics when the spacing of computational units is on the order of >10\nmicrometers.\n",
        "pdf_link": "http://arxiv.org/pdf/2006.13926v1"
    },
    {
        "title": "NEAT: Non-linearity Aware Training for Accurate and Energy-Efficient\n  Implementation of Neural Networks on 1T-1R Memristive Crossbars",
        "authors": [
            "Abhiroop Bhattacharjee",
            "Lakshya Bhatnagar",
            "Youngeun Kim",
            "Priyadarshini Panda"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Memristive crossbars suffer from non-idealities (such as, sneak paths) that\ndegrade computational accuracy of the Deep Neural Networks (DNNs) mapped onto\nthem. A 1T-1R synapse, adding a transistor (1T) in series with the memristive\nsynapse (1R), has been proposed to mitigate such non-idealities. We observe\nthat the non-linear characteristics of the transistor affect the overall\nconductance of the 1T-1R cell which in turn affects the\nMatrix-Vector-Multiplication (MVM) operation in crossbars. This 1T-1R\nnon-ideality arising from the input voltage-dependent non-linearity is not only\ndifficult to model or formulate, but also causes a drastic performance\ndegradation of DNNs when mapped onto crossbars. In this paper, we analyse the\nnon-linearity of the 1T-1R crossbar and propose a novel Non-linearity Aware\nTraining (NEAT) method to address the non-idealities. Specifically, we first\nidentify the range of network weights, which can be mapped into the 1T-1R cell\nwithin the linear operating region of the transistor. Thereafter, we regularize\nthe weights of the DNNs to exist within the linear operating range by using\niterative training algorithm. Our iterative training significantly recovers the\nclassification accuracy drop caused by the non-linearity. Moreover, we find\nthat each layer has a different weight distribution and in turn requires\ndifferent gate voltage of transistor to guarantee linear operation. Based on\nthis observation, we achieve energy efficiency while preserving classification\naccuracy by applying heterogeneous gate voltage control to the 1T-1R cells\nacross different layers. Finally, we conduct various experiments on CIFAR10 and\nCIFAR100 benchmark datasets to demonstrate the effectiveness of our\nnon-linearity aware training. Overall, NEAT yields ~20% energy gain with less\nthan 1% accuracy loss (with homogeneous gate control) when mapping ResNet18\nnetworks on 1T-1R crossbars.\n",
        "pdf_link": "http://arxiv.org/pdf/2012.00261v1"
    },
    {
        "title": "Using Noise to Augment Synchronization among Oscillators",
        "authors": [
            "Jaykumar Vaidya",
            "Mohammad Khairul Bashar",
            "Nikhil Shukla"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Noise is expected to play an important role in the dynamics of analog systems\nsuch as coupled oscillators which have recently been explored as a hardware\nplatform for application in computing. In this work, we experimentally\ninvestigate the effect of noise on the synchronization of relaxation\noscillators and their computational properties. Specifically, in contrast to\nits typically expected adverse effect, we first demonstrate that a common white\nnoise input induces global frequency synchronization among uncoupled\noscillators. Experiments show that the minimum noise voltage required to induce\nsynchronization increases linearly with the amplitude of the oscillator output\nwhereas it decreases with increasing number of oscillators. Further, our work\nreveals that in a coupled system of oscillators - relevant to solving\ncomputational problems such as graph coloring, the injection of white noise\nhelps reduce the minimum required capacitive coupling strength. With the\ninjection of noise, the coupled system demonstrates frequency synchronization\nalong with the desired phase-based computational properties at 5x lower\ncoupling strength than that required when no external noise is introduced.\nConsequently, this can reduce the footprint of the coupling element and the\ncorresponding area-intensive coupling architecture. Our work shows that noise\ncan be utilized as an effective knob to optimize the implementation of coupled\noscillator-based computing platforms.\n",
        "pdf_link": "http://arxiv.org/pdf/2012.01355v2"
    },
    {
        "title": "Hybrid CMOS/Memristor Circuit Design Methodology",
        "authors": [
            "Sachin Maheshwari",
            "Spyros Stathopoulos",
            "Jiaqi Wang",
            "Alexander Serb",
            "Yihan Pan",
            "Andrea Mifsud",
            "Lieuwe B. Leene",
            "Jiawei Shen",
            "Christos Papavassiliou",
            "Timothy G. Constandinou",
            "Themistoklis Prodromakis"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  RRAM technology has experienced explosive growth in the last decade, with\nmultiple device structures being developed for a wide range of applications.\nHowever, transitioning the technology from the lab into the marketplace\nrequires the development of an accessible and user-friendly design flow,\nsupported by an industry-grade toolchain. In this work, we demonstrate with\nexamples an end-to-end design flow for RRAM-based electronics, from the\nintroduction of a custom RRAM model into our chosen CAD tool to performing\nlayout-versus-schematic and post-layout checks including the RRAM device. We\nenvisage that this step-by-step guide to introducing RRAM into the standard\nintegrated circuit design flow will be a useful reference document for both\ndevice developers who wish to benchmark their technologies and circuit\ndesigners who wish to experiment with RRAM-enhanced systems.\n",
        "pdf_link": "http://arxiv.org/pdf/2012.02267v2"
    },
    {
        "title": "Temporal-Rate Encoding to Realize Unary Positional Representation in\n  Spiking Neural Systems",
        "authors": [
            "Zhenduo Zhai",
            "Ismail Akturk"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Unary representation is straightforward, error tolerant and requires simple\nlogic while its latency is a concern. On the other hand, positional\nrepresentation (like binary) is compact and requires less space, but it is\nsensitive to errors. A hybrid representation called unary positional encoding\nreduces the latency of unary computation and length of the encoded stream, thus\nachieves the compactness of positional representation while preserving the\nerror tolerance of unary encoding. In this paper, we discuss the prospect of\nunary positional encoding in spiking neural systems by incorporating temporal\nand rate encoding.\n",
        "pdf_link": "http://arxiv.org/pdf/2012.09912v1"
    },
    {
        "title": "Adaptive Extreme Edge Computing for Wearable Devices",
        "authors": [
            "Erika Covi",
            "Elisa Donati",
            "Hadi Heidari",
            "David Kappel",
            "Xiangpeng Liang",
            "Melika Payvand",
            "Wei Wang"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Wearable devices are a fast-growing technology with impact on personal\nhealthcare for both society and economy. Due to the widespread of sensors in\npervasive and distributed networks, power consumption, processing speed, and\nsystem adaptation are vital in future smart wearable devices. The visioning and\nforecasting of how to bring computation to the edge in smart sensors have\nalready begun, with an aspiration to provide adaptive extreme edge computing.\nHere, we provide a holistic view of hardware and theoretical solutions towards\nsmart wearable devices that can provide guidance to research in this pervasive\ncomputing era. We propose various solutions for biologically plausible models\nfor continual learning in neuromorphic computing technologies for wearable\nsensors. To envision this concept, we provide a systematic outline in which\nprospective low power and low latency scenarios of wearable sensors in\nneuromorphic platforms are expected. We successively describe vital potential\nlandscapes of neuromorphic processors exploiting complementary metal-oxide\nsemiconductors (CMOS) and emerging memory technologies (e.g. memristive\ndevices). Furthermore, we evaluate the requirements for edge computing within\nwearable devices in terms of footprint, power consumption, latency, and data\nsize. We additionally investigate the challenges beyond neuromorphic computing\nhardware, algorithms and devices that could impede enhancement of adaptive edge\ncomputing in smart wearable devices.\n",
        "pdf_link": "http://arxiv.org/pdf/2012.14937v1"
    },
    {
        "title": "Enabling Lower-Power Charge-Domain Nonvolatile In-Memory Computing with\n  Ferroelectric FETs",
        "authors": [
            "Guodong Yin",
            "Yi Cai",
            "Juejian Wu",
            "Zhengyang Duan",
            "Zhenhua Zhu",
            "Yongpan Liu",
            "Yu Wang",
            "Huazhong Yang",
            "Xueqing Li"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Compute-in-memory (CiM) is a promising approach to alleviating the memory\nwall problem for domain-specific applications. Compared to current-domain CiM\nsolutions, charge-domain CiM shows the opportunity for higher energy efficiency\nand resistance to device variations. However, the area occupation and standby\nleakage power of existing SRAMbased charge-domain CiM (CD-CiM) are high. This\npaper proposes the first concept and analysis of CD-CiM using nonvolatile\nmemory (NVM) devices. The design implementation and performance evaluation are\nbased on a proposed 2-transistor-1-capacitor (2T1C) CiM macro using\nferroelectric field-effect-transistors (FeFETs), which is free from leakage\npower and much denser than the SRAM solution. With the supply voltage between\n0.45V and 0.90V, operating frequency between 100MHz to 1.0GHz, binary neural\nnetwork application simulations show over 47%, 60%, and 64% energy consumption\nreduction from existing SRAM-based CD-CiM, SRAM-based current-domain CiM, and\nRRAM-based current-domain CiM, respectively. For classifications in MNIST and\nCIFAR-10 data sets, the proposed FeFETbased CD-CiM achieves an accuracy over\n95% and 80%, respectively.\n",
        "pdf_link": "http://arxiv.org/pdf/2102.01442v1"
    },
    {
        "title": "PCM-trace: Scalable Synaptic Eligibility Traces with Resistivity Drift\n  of Phase-Change Materials",
        "authors": [
            "Yigit Demirag",
            "Filippo Moro",
            "Thomas Dalgaty",
            "Gabriele Navarro",
            "Charlotte Frenkel",
            "Giacomo Indiveri",
            "Elisa Vianello",
            "Melika Payvand"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Dedicated hardware implementations of spiking neural networks that combine\nthe advantages of mixed-signal neuromorphic circuits with those of emerging\nmemory technologies have the potential of enabling ultra-low power pervasive\nsensory processing. To endow these systems with additional flexibility and the\nability to learn to solve specific tasks, it is important to develop\nappropriate on-chip learning mechanisms.Recently, a new class of three-factor\nspike-based learning rules have been proposed that can solve the temporal\ncredit assignment problem and approximate the error back-propagation algorithm\non complex tasks. However, the efficient implementation of these rules on\nhybrid CMOS/memristive architectures is still an open challenge. Here we\npresent a new neuromorphic building block,called PCM-trace, which exploits the\ndrift behavior of phase-change materials to implement long lasting eligibility\ntraces, a critical ingredient of three-factor learning rules. We demonstrate\nhow the proposed approach improves the area efficiency by >10X compared to\nexisting solutions and demonstrates a techno-logically plausible learning\nalgorithm supported by experimental data from device measurements\n",
        "pdf_link": "http://arxiv.org/pdf/2102.07260v2"
    },
    {
        "title": "Neuromorphic Pattern Generation Circuits for Bioelectronic Medicine",
        "authors": [
            "Elisa Donati",
            "Renate Krause",
            "Giacomo Indiveri"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Chronic diseases can greatly benefit from bioelectronic medicine approaches.\nNeuromorphic electronic circuits present ideal characteristics for the\ndevelopment of brain-inspired low-power implantable processing systems that can\nbe interfaced with biological systems. These circuits, therefore, represent a\npromising additional tool in the tool-set of bioelectronic medicine. In this\npaper, we describe the main features of neuromorphic circuits that are ideally\nsuited for continuously monitoring the physiological parameters of the body and\ninteract with them in real-time. We propose examples of computational\nprimitives that can be used for real-time pattern generation and present a\nneuromorphic implementation of neural oscillators for the generation of\nsequence activation patterns. We demonstrate the features of such systems with\nan implementation of a three-phase network that models the dynamics of the\nrespiratory Central Pattern Generator (CPG) and the heart chambers rhythm, and\nthat could be used to build an adaptive pacemaker.\n",
        "pdf_link": "http://arxiv.org/pdf/2102.09630v1"
    },
    {
        "title": "Dimensions of Timescales in Neuromorphic Computing Systems",
        "authors": [
            "Herbert Jaeger",
            "Dirk Doorakkers",
            "Celestine Lawrence",
            "Giacomo Indiveri"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  This article is a public deliverable of the EU project \"Memory technologies\nwith multi-scale time constants for neuromorphic architectures\" (MeMScales,\nhttps://memscales.eu, Call ICT-06-2019 Unconventional Nanoelectronics, project\nnumber 871371). This arXiv version is a verbatim copy of the deliverable\nreport, with administrative information stripped. It collects a wide and varied\nassortment of phenomena, models, research themes and algorithmic techniques\nthat are connected with timescale phenomena in the fields of computational\nneuroscience, mathematics, machine learning and computer science, with a bias\ntoward aspects that are relevant for neuromorphic engineering. It turns out\nthat this theme is very rich indeed and spreads out in many directions which\ndefy a unified treatment. We collected several dozens of sub-themes, each of\nwhich has been investigated in specialized settings (in the neurosciences,\nmathematics, computer science and machine learning) and has been documented in\nits own body of literature. The more we dived into this diversity, the more it\nbecame clear that our first effort to compose a survey must remain sketchy and\npartial. We conclude with a list of insights distilled from this survey which\ngive general guidelines for the design of future neuromorphic systems.\n",
        "pdf_link": "http://arxiv.org/pdf/2102.10648v1"
    },
    {
        "title": "IMG-DNA: Approximate DNA Storage for Images",
        "authors": [
            "Bingzhe Li",
            "Li Ou",
            "David Du"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Deoxyribonucleic Acid (DNA) as a storage medium with high density and\nlong-term preservation properties can satisfy the requirement of archival\nstorage for rapidly increased digital volume. The read and write processes of\nDNA storage are error-prone. Images widely used in social media have the\nproperties of fault tolerance which are well fitted to the DNA storage.\nHowever, prior work simply investigated the feasibility of DNA storage storing\ndifferent types of data and simply store images in DNA storage, which did not\nfully investigate the fault-tolerant potential of images in the DNA storage. In\nthis paper, we proposed a new image-based DNA system called IMG-DNA, which can\nefficiently store images in DNA storage with improved DNA storage robustness.\nFirst, a new DNA architecture is proposed to fit JPEG-based images and improve\nthe image's robustness in DNA storage. Moreover, barriers inserted in DNA\nsequences efficiently prevent error propagation in images of DNA storage. The\nexperimental results indicate that the proposed IMG-DNA achieves much higher\nfault-tolerant than prior work.\n",
        "pdf_link": "http://arxiv.org/pdf/2103.02847v2"
    },
    {
        "title": "BEhavioral Leakage and IntEr-cycle Variability Emulator model for ReRAMs\n  (BELIEVER)",
        "authors": [
            "David Radakovits",
            "Nima Taherinejad"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Emerging electronic devices are promising to drive the performance of\ncomputer systems to new heights, against the notable saturation in traditional\ntransistor-based architectures. Among them, resistive RAM -- or ReRAM -- has\nattracted a lot of attention among scientists since its practical realization\nwas reported in 2008 and numerous devices, circuits and systems, and also\nmodels have been described in the literature. However, behavioral models fail\nto reproduce device parameter variations and the drift of device state in the\nabsence of a stimulus. This shortcoming substantially reduces the practical\nrelevance of systems and circuits designed with existing models. The work at\nhand deals with the development of a behavioral model that integrates device\nparameter variation and state drift based on data collected from our\nmeasurements of real devices. As we show in this paper, BELIEVER model enables\nengineers to conduct more reliable and meaningful design and simulations of\ncircuits and systems that use ReRAMs.\n",
        "pdf_link": "http://arxiv.org/pdf/2103.04179v1"
    },
    {
        "title": "Optimizing Coherent Integrated Photonic Neural Networks under Random\n  Uncertainties",
        "authors": [
            "Sanmitra Banerjee",
            "Mahdi Nikdast",
            "Krishnendu Chakrabarty"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  We propose an optimization method to improve power efficiency and robustness\nin silicon-photonic-based coherent integrated photonic neural networks. Our\nmethod reduces the network power consumption by 15.3% and the accuracy loss\nunder uncertainties by 16.1%.\n",
        "pdf_link": "http://arxiv.org/pdf/2103.07019v1"
    },
    {
        "title": "Quantum Computing: Towards Industry Reference Problems",
        "authors": [
            "Andre Luckow",
            "Johannes Klepsch",
            "Josef Pichlmeier"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The complexity is increasing rapidly in many areas of the automotive\nindustry. The design of an automobile involves many different engineering\ndisciplines, e. g., mechanical, electrical, and software engineering. The\nsoftware of a vehicle comprises millions of lines of code. Further, the\nmanufacturing, logistics, distribution, and sales of a vehicle are highly\ncomplex. There is an immense need for solving simulation problems, e. g., in\nbattery chemistry, an essential enabler for technological advancements for\nelectric vehicles. In all these domains, myriads of optimization, simulation,\nand machine learning problems arise. Quantum computing-based approaches promise\nto overcome some of the inherent scalability limitations of classical\napproaches. This article investigates quantum computing applications across the\nautomotive value chain and identifies several high-value problems that will\nbenefit from quantum-enhanced solutions.\n",
        "pdf_link": "http://arxiv.org/pdf/2103.07433v1"
    },
    {
        "title": "Tree-based machine learning performed in-memory with memristive analog\n  CAM",
        "authors": [
            "Giacomo Pedretti",
            "Catherine E. Graves",
            "Can Li",
            "Sergey Serebryakov",
            "Xia Sheng",
            "Martin Foltin",
            "Ruibin Mao",
            "John Paul Strachan"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Tree-based machine learning techniques, such as Decision Trees and Random\nForests, are top performers in several domains as they do well with limited\ntraining datasets and offer improved interpretability compared to Deep Neural\nNetworks (DNN). However, while easier to train, they are difficult to optimize\nfor fast inference without accuracy loss in von Neumann architectures due to\nnon-uniform memory access patterns. Recently, we proposed a novel analog, or\nmulti-bit, content addressable memory(CAM) for fast look-up table operations.\nHere, we propose a design utilizing this as a computational primitive for rapid\ntree-based inference. Large random forest models are mapped to arrays of analog\nCAMs coupled to traditional analog random access memory (RAM), and the unique\nfeatures of the analog CAM enable compression and high performance. An\noptimized architecture is compared with previously proposed tree-based model\naccelerators, showing improvements in energy to decision by orders of magnitude\nfor common image classification tasks. The results demonstrate the potential\nfor non-volatile analog CAM hardware in accelerating large tree-based machine\nlearning models.\n",
        "pdf_link": "http://arxiv.org/pdf/2103.08986v2"
    },
    {
        "title": "A JPEG-based image coding solution for data storage on DNA",
        "authors": [
            "Melpomeni Dimopoulou",
            "Eva Gil San Antonio",
            "Marc Antonini"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The efficient storage of digital data is becoming very challenging over the\nyears due to the exponential increase in the generation of data which can't\ncompete with the existing storage resources. Furthermore, the infrequently\naccessed data can be safely stored for no longer than 10-20 years due to the\nshort life-span of conventional storage devices. To this end, recent studies\nhave proven DNA to be a very promising candidate for the long-term storage of\ndigital data. Several pioneering works have proposed different encoding methods\nfor the specific encoding of images into a quaternary DNA representation while\nfirst compressing the image using the classical JPEG standard to reduce the\nhigh cost of DNA synthesis. However this type of compression is not optimized\nwith respect to the quaternary DNA code and results in an open-loop workflow.\nIn our previous works we have introduced the first closed-loop solution for\ngenerating a constrained fixed-length quaternary code which allows controlling\nthe synthesis cost thanks to a source allocation algorithm. In this paper, we\nextend our studies to proposing a variable-length encoding solution which is\nbased on the JPEG standard.\n",
        "pdf_link": "http://arxiv.org/pdf/2103.09616v1"
    },
    {
        "title": "Molecular Index Modulation using Convolutional Neural Networks",
        "authors": [
            "Ozgur Kara",
            "Gokberk Yaylali",
            "Ali Emre Pusane",
            "Tuna Tugcu"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  As the potential of molecular communication via diffusion (MCvD) systems at\nnano-scale communication increases, designing molecular schemes robust to the\ninevitable effects of molecular interference has become of vital importance.\nThere are numerous molecular approaches in literature aiming to mitigate the\neffects of interference, namely inter-symbol interference. Moreover, for\nmolecular multiple-input-multiple-output systems, interference among antennas,\nnamely inter-link interference, becomes of significance. Inspired by the\nstate-of-the-art performances of machine learning algorithms on making\ndecisions, we propose a novel approach of a convolutional neural network\n(CNN)-based architecture. The proposed approach is for a uniquely-designed\nmolecular multiple-input-single-output topology in order to alleviate the\ndamaging effects of molecular interference. In this study, we compare the\nperformance of the proposed network with that of an index modulation approach\nand a symbol-by-symbol maximum likelihood estimation and show that the proposed\nmethod yields better performance.\n",
        "pdf_link": "http://arxiv.org/pdf/2103.09812v3"
    },
    {
        "title": "Electrophoretic Molecular Communication with Time-Varying Electric\n  Fields",
        "authors": [
            "Sunghwan Cho",
            "Thomas C. Sykes",
            "Justin P. Coon",
            "Alfonso A. CastrejÃ³n-Pita"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  This article investigates a novel electrophoretic molecular communication\nmechanism that utilizes a time-varying electric field, which induces\ntime-varying molecule velocities and in turn improves communication\nperformance. For a sinusoidal field, we specify favorable signal parameters\n(e.g., phase and frequency) that yield excellent communication link\nperformance. We also analytically derive an optimized field function by\nformulating an appropriate cost function and solving the Euler-Lagrange\nequation. In our setup, the field strength is proportional to the molecular\nvelocity; we verify this assumption by solving the Basset-Boussinesq-Oseen\nequation for a given time-varying electric field (forcing function) and\nexamining its implications for practical physical parameterizations of the\nsystem. Our analysis and Monte-Carlo simulation results demonstrate that the\nproposed time-varying approach can significantly increase the number of\ninformation-carrying molecules expected to be observed at the receiver and\nreduce the bit-error probability compared to the constant field benchmark.\n",
        "pdf_link": "http://arxiv.org/pdf/2103.10323v1"
    },
    {
        "title": "Training and pattern recognition by an opto-magnetic neural network",
        "authors": [
            "A. Chakravarty",
            "J. H. Mentink",
            "S. Semin",
            "A. V. Kimel",
            "Th. Rasing"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Neuromorphic computing aims to mimic the architecture of the human brain to\ncarry out computational tasks that are challenging and much more energy\nconsuming for standard hardware. Despite progress in several fields of physics\nand engineering, the realization of artificial neural networks which combine\nhigh operating speeds with fast and low-energy adaptability remains a\nchallenge. Here we demonstrate an opto-magnetic neural network capable of\nlearning and classification of digitized 3x3 characters exploiting local\nstorage in the magnetic material. Using picosecond laser pulses, we find that\nmicrometer sized synapses absorb well below 100 picojoule per synapse per laser\npulse, with favorable scaling to smaller spatial dimensions. We thus succeeded\nin combining the speed and low-dissipation of optical networks with the\nlow-energy adaptability and non-volatility of magnetism, providing a promising\napproach to fast and energy-efficient neuromorphic computing.\n",
        "pdf_link": "http://arxiv.org/pdf/2103.12817v2"
    },
    {
        "title": "Timescales: the choreography of classical and unconventional computing",
        "authors": [
            "Herbert Jaeger",
            "Francky Catthoor"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Tasks that one wishes to have done by a computer often come with conditions\nthat relate to timescales. For instance, the processing must terminate within a\ngiven time limit; or a signal processing computer must integrate input\ninformation across several timescales; or a robot motor controller must react\nto sensor signals with a short latency. For classical digital computing\nmachines such requirements pose no fundamental problems as long as the physical\nclock rate is fast enough for the fastest relevant timescales. However, when\ndigital microchips become scaled down into the few-nanometer range where\nquantum noise and device mismatch become unavoidable, or when the digital\ncomputing paradigm is altogether abandoned in analog neuromorphic systems or\nother unconventional hardware bases, it can become difficult to relate\ntimescale conditions to the physical hardware dynamics. Here we explore the\nrelations between task-defined timescale conditions and physical hardware\ntimescales in some depth. The article has two main parts. In the first part we\ndevelop an abstract model of a generic computational system that admits a\nunified discussion of computational timescales. This model is general enough to\ncover digital computing systems as well as analog neuromorphic or other\nunconventional ones. We identify four major types of timescales which require\nseparate considerations: causal physical timescales; timescales of phenomenal\nchange which characterize the ``speed'' of how something changes in time;\ntimescales of reactivity which describe how fast a computing system can react\nto incoming trigger information; and memory timescales. In the second part we\nsurvey twenty known computational mechanisms that can be used to obtain desired\ntask-related timescale characteristics from the physical givens of the\navailable hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/2301.00893v2"
    },
    {
        "title": "Two-dimensional tile displacement can simulate cellular automata",
        "authors": [
            "Erik Winfree",
            "Lulu Qian"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Tile displacement is a newly-recognized mechanism in DNA nanotechnology that\nexploits principles analogous to toehold-mediated strand displacement but\nwithin the context of self-assembled DNA origami tile arrays. Here, we\nformulate an abstract model of tile displacement for the simplest case:\nindividual assemblies interacting with monomer tiles in solution. We give\nseveral constructions for programmable computation by tile displacement, from\ncircuits to cellular automata, that vary in how they use energy (or not) to\ndrive the system forward (or not), how much space and how many tile types they\nrequire, and whether their computational power is limited to PTIME or PSPACE\nwith respect to the size of the system. In particular, we show that tile\ndisplacement systems are Turing universal and can simulate arbitrary\ntwo-dimensional synchronous block cellular automata, where each transition rule\nfor updating the state of a 2 by 2 neighborhood is implemented by just a single\ntile.\n",
        "pdf_link": "http://arxiv.org/pdf/2301.01929v1"
    },
    {
        "title": "Spin-Orbit Torque Flash Analog-to-Digital Converter",
        "authors": [
            "Hamdam Ghanatian",
            "Luana Benetti",
            "Pedro Anacleto",
            "Tim Bohnert",
            "Hooman Farkhani",
            "Ricardo Ferreira",
            "Farshad Moradi"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Although Analog-to-digital converters (ADCs) are critical components in\nmixed-signal integrated circuits (IC), their performance has not been improved\nsignificantly over the last decade. To achieve a radical improvement (compact,\nlow power and reliable ADCs), spintronics can be considered as a proper\ncandidate due to its compatibility with CMOS and wide applications in storage,\nneuromorphic computing, and so on. In this paper, a proof-of-concept of a 3-bit\nspin-CMOS Flash ADC using in-plane-anisotropy magnetic tunnel junctions\n(i-MTJs) with spin-orbit torque (SOT) switching mechanism is designed,\nfabricated and characterized. The proposed ADC replaces the current mirrors and\npower-hungry comparators in the conventional Flash ADC with seven parallel\ni-MTJs with different heavy metal (HM) widths. Monte-Carlo simulations based on\nthe experimental measurements show the process variations/mismatch limits the\naccuracy of the proposed ADC to 2 bits. Moreover, the maximum differential\nnonlinearity (DNL) and integral nonlinearity (INL) are 0.739 LSB (least\nsignificant bit) and 0.7319 LSB, respectively.\n",
        "pdf_link": "http://arxiv.org/pdf/2301.03232v1"
    },
    {
        "title": "Microfluidic Pulse Shaping Methods for Molecular Communications",
        "authors": [
            "Maryam Kahvazi Zadeh",
            "Iman Mokari Bolhassan",
            "Murat Kuscu"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Molecular Communication (MC) is a bio-inspired communication modality that\nutilizes chemical signals in the form of molecules to exchange information\nbetween spatially separated entities. Pulse shaping is an important process in\nall communication systems, as it modifies the waveform of transmitted signals\nto match the characteristics of the communication channel for reliable and\nhigh-speed information transfer. In MC systems, the unconventional\narchitectures of components, such as transmitters and receivers, and the\ncomplex, nonlinear, and time-varying nature of MC channels make pulse shaping\neven more important. While several pulse shaping methods have been\ntheoretically proposed for MC, their practicality and performance are still\nuncertain. Moreover, the majority of recently proposed experimental MC testbeds\nthat rely on microfluidics technology lack the incorporation of programmable\npulse shaping methods, which hinders the accurate evaluation of MC techniques\nin practical settings. To address the challenges associated with pulse shaping\nin microfluidic MC systems, we provide a comprehensive overview of practical\nmicrofluidic chemical waveform generation techniques that have been\nexperimentally validated and whose architectures can inform the design of pulse\nshaping methods for microfluidic MC systems and testbeds. These techniques\ninclude those based on hydrodynamic and acoustofluidic force fields, as well as\nelectrochemical reactions. We also discuss the fundamental working mechanisms\nand system architectures of these techniques, and compare their performances in\nterms of spatiotemporal resolution, selectivity, system complexity, and other\nperformance metrics relevant to MC applications, as well as their feasibility\nfor practical MC applications.\n",
        "pdf_link": "http://arxiv.org/pdf/2301.05576v1"
    },
    {
        "title": "Experimental Research in Synthetic Molecular Communications -- Part I:\n  Overview and Short-Range Systems",
        "authors": [
            "Sebastian Lotter",
            "Lukas Brand",
            "Vahid Jamali",
            "Maximilian SchÃ¤fer",
            "Helene M. Loos",
            "Harald Unterweger",
            "Sandra Greiner",
            "Jens Kirchner",
            "Christoph Alexiou",
            "Dietmar Drummer",
            "Georg Fischer",
            "Andrea Buettner",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Since its emergence from the communication engineering community around one\nand a half decades ago, the field of Synthetic Molecular Communication (SMC)\nhas experienced continued growth, both in the number of technical contributions\nfrom a vibrant community and in terms of research funding. Throughout this\nprocess, the vision of SMC as a novel, revolutionary communication paradigm has\nconstantly evolved, driven by feedback from theoretical and experimental\nstudies, respectively. It is believed that especially the latter ones will be\ncrucial for the transition of SMC towards a higher technology readiness level\nin the near future. In this spirit, we present here a comprehensive survey of\nexperimental research in SMC. In particular, this survey focuses on\nhighlighting the major drivers behind different lines of experimental research\nin terms of the respective envisioned applications. This approach allows us to\ncategorize existing works and identify current research gaps that still hinder\nthe development of practical SMC-based applications. Our survey consists of two\nparts; this paper and a companion paper. While the companion paper focuses on\nSMC with relatively long communication ranges, this paper covers SMC over short\ndistances of typically not more than a few millimeters.\n",
        "pdf_link": "http://arxiv.org/pdf/2301.06417v2"
    },
    {
        "title": "Experimental Research in Synthetic Molecular Communications -- Part II:\n  Long-Range Communication",
        "authors": [
            "Sebastian Lotter",
            "Lukas Brand",
            "Vahid Jamali",
            "Maximilian SchÃ¤fer",
            "Helene M. Loos",
            "Harald Unterweger",
            "Sandra Greiner",
            "Jens Kirchner",
            "Christoph Alexiou",
            "Dietmar Drummer",
            "Georg Fischer",
            "Andrea Buettner",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  In this second part of our survey on experimental research in Synthetic\nMolecular Communication (SMC), we review works on long-range SMC systems, i.e.,\nsystems with communication ranges of more than a few millimeters. Despite the\nimportance of experimental research for the evolution of SMC towards a mature\ncommunication paradigm that will eventually support revolutionary applications\nbeyond the reach of today's prevalent communication paradigms, the existing\nbody of literature is still comparatively sparse. Long-range SMC systems have\nbeen proposed in the literature for information transmission in two types of\nfluid media, liquid and air. While both types of SMC systems, liquid-based and\nair-based systems, rely on encoding and transmitting information using\nmolecules, they differ substantially in terms of the physical system designs\nand in the type of applications they are intended for. In this paper, we\npresent a systematic characterization of experimental works on long-range SMC\nthat reveals the major drivers of these works in terms of the respective target\napplications. Furthermore, the physical designs for long-range SMC proposed in\nthe literature are comprehensively reviewed. In this way, our survey will\ncontribute to making experimental research in this field more accessible and\nidentifying novel directions for future research.\n",
        "pdf_link": "http://arxiv.org/pdf/2301.06424v2"
    },
    {
        "title": "Verification of crossbar-based lattice through modeling technique",
        "authors": [
            "Rajesh Kumar Datta"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The use of Nano crossbar-based switching lattice implementation of Boolean\nfunctions has been proposed as an alternative to traditional CMOS-based\nimplementations in digital circuits. As Moore law is expected to come to an end\nsoon, the use of crossbar-based switching lattice implementation may be a\nsolution to meet the demands of future electronic designs. In recent years,\nvarious methods and tools have been proposed for implementing boolean functions\nwith crossbar structures. In this work, a method for verifying crossbar-based\nlattice has been proposed and implemented. This kind of verification will be\nnecessary for any design that utilizes this crossbar-based implementation of\nboolean logic.\n",
        "pdf_link": "http://arxiv.org/pdf/2301.08611v4"
    },
    {
        "title": "Safety of self-assembled neuromorphic hardware",
        "authors": [
            "Can Rager",
            "Kyle Webster"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The scalability of modern computing hardware is limited by physical\nbottlenecks and high energy consumption. These limitations could be addressed\nby neuromorphic hardware (NMH) which is inspired by the human brain. NMH\nenables physically built-in capabilities of information processing at the\nhardware level. In other words, brain-like features bias hardware towards\nintelligence at scale. Neuropmorphic computing paradigms require a novel\napproach to safe, interpretable AI. In order to effectively engage the risk of\nmisaligned AI, safety research may need to expand its scope to include NMH.\nThis may be best achieved by supporting those currently engaged in NMH\ncapability research to work on safety and related areas.\n",
        "pdf_link": "http://arxiv.org/pdf/2301.10201v1"
    },
    {
        "title": "Multi-channel Medium Access Control Protocols for Wireless Networks\n  within Computing Packages",
        "authors": [
            "Bernat OllÃ©",
            "Pau Talarn",
            "Albert Cabellos-Aparicio",
            "Filip Lemic",
            "Eduard AlarcÃ³n",
            "Sergi Abadal"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Wireless communications at the chip scale emerge as a interesting complement\nto traditional wire-based approaches thanks to their low latency, inherent\nbroadcast nature, and capacity to bypass pin constraints. However, as current\ntrends push towards massive and bandwidth-hungry processor architectures, there\nis a need for wireless chip-scale networks that exploit and share as many\nchannels as possible. In this context, this work addresses the issue of channel\nsharing by exploring the design space of multi-channel Medium Access Control\n(MAC) protocols for chip-scale networks. Distinct channel assignment strategies\nfor both random access and token passing are presented and evaluated under\nrealistic traffic patterns. It is shown that, even with the improvements\nenabled by the multiple channels, both protocols maintain their intrinsic\nadvantages and disadvantages.\n",
        "pdf_link": "http://arxiv.org/pdf/2301.11471v1"
    },
    {
        "title": "Temporal Psychovisual Modulation: a new paradigm of information display",
        "authors": [
            "Xiaolin Wu",
            "Guangtao Zhai"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  We report on a new paradigm of information display that greatly extends the\nutility and versatility of current optoelectronic displays. The main innovation\nis to let a display of high refresh rate optically broadcast so-called atom\nframes, which are designed through non-negative matrix factorization to form\nbases for a class of images, and different viewers perceive selfintended images\nby using display-synchronized viewing devices and their own human visual\nsystems to fuse appropriately weighted atom frames. This work is essentially a\nscheme of temporal psychovisual modulation in visible spectrum, using an\noptoelectronic modulator coupled with a biological demodulator.\n",
        "pdf_link": "http://arxiv.org/pdf/1201.1601v1"
    },
    {
        "title": "A New Full Adder Cell for Molecular Electronics",
        "authors": [
            "Mehdi Ghasemi",
            "Mohammad Hossein Moaiyeri",
            "Keivan Navi"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  Due to high power consumption and difficulties with minimizing the CMOS\ntransistor size, molecular electronics has been introduced as an emerging\ntechnology. Further, there have been noticeable advances in fabrication of\nmolecular wires and switches and also molecular diodes can be used for\ndesigning different logic circuits. Considering this novel technology, we use\nmolecules as the active components of the circuit, for transporting electric\ncharge. In this paper, a full adder cell based on molecular electronics is\npresented. This full adder is consisted of resonant tunneling diodes and\ntransistors which are implemented via molecular electronics. The area occupied\nby this kind of full adder would be much times smaller than the conventional\ndesigns and it can be used as the building block of more complex molecular\narithmetic circuits.\n",
        "pdf_link": "http://arxiv.org/pdf/1201.2043v1"
    },
    {
        "title": "Performance Analysis of Spin Transfer Torque Random Access Memory with\n  cross shaped free layer using Heusler Alloys by using micromagnetic studies",
        "authors": [
            "Tangudu Bharat Kumar",
            "Bhaskar Awadhiya",
            "E. MeherAbhinav",
            "Bahniman Ghosh",
            "Bhupesh Bishnoi"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  We investigated the performance of spin transfer torque random access memory\n(STT-RAM) cell with cross shaped Heusler compound based free layer using\nmicromagnetic simulations. We designed the free layer using Cobalt based\nHeusler compounds. Here in this paper, simulation results predict that\nswitching time from one state to other state is reduced. Also it is examined\nthat critical switching current density to switch the magnetization of free\nlayer of STT RAM cell is reduced.\n",
        "pdf_link": "http://arxiv.org/pdf/1401.6971v1"
    },
    {
        "title": "Reservoir Computing Approach to Robust Computation using Unreliable\n  Nanoscale Networks",
        "authors": [
            "Alireza Goudarzi",
            "Matthew R. Lakin",
            "Darko Stefanovic"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  As we approach the physical limits of CMOS technology, advances in materials\nscience and nanotechnology are making available a variety of unconventional\ncomputing substrates that can potentially replace top-down-designed\nsilicon-based computing devices. Inherent stochasticity in the fabrication\nprocess and nanometer scale of these substrates inevitably lead to design\nvariations, defects, faults, and noise in the resulting devices. A key\nchallenge is how to harness such devices to perform robust computation. We\npropose reservoir computing as a solution. In reservoir computing, computation\ntakes place by translating the dynamics of an excited medium, called a\nreservoir, into a desired output. This approach eliminates the need for\nexternal control and redundancy, and the programming is done using a\nclosed-form regression problem on the output, which also allows concurrent\nprogramming using a single device. Using a theoretical model, we show that both\nregular and irregular reservoirs are intrinsically robust to structural noise\nas they perform computation.\n",
        "pdf_link": "http://arxiv.org/pdf/1405.0296v1"
    },
    {
        "title": "Analysis of S Band Substrate Integrated Waveguide Power Divider,\n  Circulator and Coupler",
        "authors": [
            "Rahali Bochra",
            "Feham Mohammed",
            "Junwu Tao"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  The Substrate Integrated Waveguide (SIW) technology is a very promising\ntechnique with which we can take the advantages of both waveguides and planar\ntransmission lines. Therefore, in [2.1-3] GHz band various microwave components\nand devices have been designed successfully using Ansoft HFSS software. We then\nproceeded to the realization of the coupler and then made measurements of the\nfrequency response in the range [2.1-3] GHz using a network analyzer. Thus,\nresults of this modeling are presented, discussed and allow to integrate these\ndevices in planar circuits.\n",
        "pdf_link": "http://arxiv.org/pdf/1405.2031v1"
    },
    {
        "title": "Introduction to RIMEP2: A Multi-Expression Programming System for the\n  Design of Reversible Digital Circuits",
        "authors": [
            "Fatima Hadjam",
            "Claudio Moraga"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Quantum computers are considered as a future alternative to circumvent the\nheat dissipation problem of VLSI circuits. The synthesis of reversible circuits\nis a very promising area of study considering the expected further\ntechnological advances towards quantum computing. In this report, we propose a\nlinear genetic programming system to design reversible circuits -RIMEP2-. The\nsystem has evolved reversible circuits starting from scratch without resorting\nto a pre-existing library. The results show that among the 26 considered\nbenchmarks, RIMEP2 outperformed the best published solutions for 20 of them and\nmatched the remaining 6. RIMEP2 is presented in this report as a promising\nmethod with a considerable potential for reversible circuit design. It will be\nconsidered as work reference for future studies based on this method.\n",
        "pdf_link": "http://arxiv.org/pdf/1405.2226v2"
    },
    {
        "title": "3DNA: A Tool for DNA Sculpting",
        "authors": [
            "Shikhar Kumar Gupta",
            "Foram Joshi",
            "Dixita Limbachiya",
            "Manish K Gupta"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  DNA self-assembly is a robust and programmable approach for building\nstructures at nanoscale. Researchers around the world have proposed and\nimplemented different techniques to build two dimensional and three dimensional\nnano structures. One such technique involves the implementation of DNA Bricks\nproposed by Ke et al., 2012 to create complex three-dimensional (3D)\nstructures. Modeling these DNA nano structures can prove to be a cumbersome and\ntedious task. Exploiting the programmability of base-pairing to produce\nself-assembling custom shapes, we present a software suite 3DNA, which can be\nused for modeling, editing and visualizing such complex structures. 3DNA is an\nopen source software which works on the simple and modular self assembly of DNA\nBricks, offering a more intuitive better approach for constructing 3D shapes.\nApart from modeling and envisaging shapes through a simple graphical user\ninterface, 3DNA also supports an integrated random sequence generator that\ngenerates DNA sequences corresponding to the designed model. The software is\navailable at www.guptalab.org/3dna\n",
        "pdf_link": "http://arxiv.org/pdf/1405.4118v1"
    },
    {
        "title": "Ancilla-Quantum Cost Trade-off during Reversible Logic Synthesis using\n  Exclusive Sum-of-Products",
        "authors": [
            "Anupam Chattopadhyay",
            "Nilanjan Pal",
            "Soumajit Majumder"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Emerging technologies with asymptotic zero power dissipation, such as quantum\ncomputing, require the logical operations to be done in a reversible manner. In\nrecent years, the problem of synthesizing Boolean functions in the reversible\nlogic domain has gained significant research attention. The efficiency of the\nsynthesis methods is measured in terms of quantum cost, gate cost, garbage\nlines, logic depth and speed of synthesis. In this paper, we present an\napproach based on Exclusive sum-of-Products (ESOP), which allows the user to\nexplore the trade-off between quantum cost and garbage lines. The proposed\ntechnique adds a new dimension to the reversible logic synthesis solutions. We\ndemonstrate by detailed experiments that controlled improvement in quantum cost\nand gate count by increasing garbage count can be achieved. In some cases,\nimproved quantum cost and gate count compared to state-of-the-art synthesis\nmethods are reported. Furthermore, we propose a novel rule-based approach to\nachieve ancilla-free reversible logic synthesis starting from an ESOP\nformulation.\n",
        "pdf_link": "http://arxiv.org/pdf/1405.6073v1"
    },
    {
        "title": "A Cost Minimization Approach to Synthesis of Linear Reversible Circuits",
        "authors": [
            "Ben Schaeffer",
            "Marek Perkowski"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  This paper presents a heuristic cost minimization approach to synthesizing\nlinear reversible circuits. Two bidirectional linear reversible circuit\nsynthesis methods are introduced, the Alternating Elimination with Cost\nMinimization method (AECM) and the Multiple CNOT Gate method (MCG). Algorithms,\nexample syntheses, and extensions to these methods are presented. An MCG\nvariant which incorporates line reordering is introduced. Tests comparing the\nnew cost minimization methods with the best known method for large circuits are\npresented. Results show that of the three methods MCG had the lowest average\nCNOT gate counts for linear reversible circuits up to 24 lines, and that AECM\nhad the lowest counts between 28 and 60 lines.\n",
        "pdf_link": "http://arxiv.org/pdf/1407.0070v1"
    },
    {
        "title": "Development of Tool for Mapping Conventional Circuit to Reversible Logic",
        "authors": [
            "Piyush Gautam"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  In the last decades, great achievements have been made in the development of\ncomputing machines. However, due to exponential growth of transistor density\nand in particular due to tremendously increasing power consumption, researchers\nexpect that \"Conventional Technologies\" like Complementary Metal-Oxide\nSemiconductor will reach their limits in near future. To further satisfy the\nneeds for more computational power, speed, less size etc. alternatives are\nneeded. Reversible Computation is the emerging field and alternative of\nconventional technologies. Reversible Computation is emerging as a promising\nsolution and likely to work on extremely low power technologies and offer high\nspeed computations. The reversibility retains the capability to retrieve the\ninput data from output and minimizes heat dissipation. As migration to new\ntechnology leave a lot of work done in current technology will make the\nacceptability difficult. One side familiarly with new technology and other side\ntransformation of old circuit designs to new technology will pose a challenge\nto designers. A need for convertibility of irreversible circuit to reversible\ncircuit was felt that can make a quick start and keep the development on track.\nIn this dissertation a logic circuit design entry based on binary logic system\nhas been taken up that can provide the ease of circuit design in binary logic\nsystem and output as reversible circuit. Entire environment is GUI based and\neasy to learn user friendly. This tool offers editing, storage and conversion\ninto reversible facility.\n",
        "pdf_link": "http://arxiv.org/pdf/1407.0632v1"
    },
    {
        "title": "Compressed EEG Acquisition with Limited Channels using Estimated Signal\n  Correlation",
        "authors": [
            "J V Satyanarayana",
            "A G Ramakrishnan"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Nearby scalp channels in multi-channel EEG data exhibit high correlation. A\nquestion that naturally arises is whether it is required to record signals from\nall the electrodes in a group of closely spaced electrodes in a typical\nmeasurement setup. One could save on the number of channels that are recorded,\nif it were possible to reconstruct the omitted channels to the accuracy needed\nfor identifying the relevant information (say, spectral content in the signal),\nrequired to carry out a preliminary diagnosis. We address this problem from a\ncompressed sensing perspective and propose a measurement and reconstruction\nscheme. Working with publicly available EEG database, we put our scheme to\nexperiment and illustrate that if it is only a matter of estimating the\nfrequency content of the signal in various EEG bands, then all the channels\nneed not be recorded. We have achieved an average error below 15% between the\noriginal and reconstructed signals with respect to estimation of the spectral\ncontent in the delta, theta and alpha bands. We have demonstrated that channels\nin the 10-10 system of electrode placement can be estimated, with an error less\nthan 10% using recordings on the sparser 10-20 system.\n",
        "pdf_link": "http://arxiv.org/pdf/1407.1285v1"
    },
    {
        "title": "Quantum Cost Optimization for Reversible Sequential Circuit",
        "authors": [
            "Md. Selim Al Mamun",
            "David Menville"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Reversible sequential circuits are going to be the significant memory blocks\nfor the forthcoming computing devices for their ultra low power consumption.\nTherefore design of various types of latches has been considered a major\nobjective for the researchers quite a long time. In this paper we proposed\nefficient design of reversible sequential circuits that are optimized in terms\nof quantum cost, delay and garbage outputs. For this we proposed a new 3*3\nreversible gate called SAM gate and we then design efficient sequential\ncircuits using SAM gate along with some of the basic reversible logic gates.\n",
        "pdf_link": "http://arxiv.org/pdf/1407.7098v1"
    },
    {
        "title": "Efficient Design of Reversible Sequential Circuit",
        "authors": [
            "Md. Selim Al Mamun",
            "Indrani Mandal",
            "Md. Hasanuzzaman"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Reversible logic has come to the forefront of theoretical and applied\nresearch today. Although many researchers are investigating techniques to\nsynthesize reversible combinational logic, there is little work in the area of\nsequential reversible logic. Latches and flip-flops are the most significant\nmemory elements for the forthcoming sequential memory elements. In this paper,\nwe proposed two new reversible logic gates MG-1 and MG-2. We then proposed new\ndesign techniques for latches and flip-flops with the help of the new proposed\ngates. The proposed designs are better than the existing ones in terms of\nnumber of gates, garbage outputs and delay.\n",
        "pdf_link": "http://arxiv.org/pdf/1407.7101v1"
    },
    {
        "title": "Spin Orbit Torque Based Electronic Neuron",
        "authors": [
            "Abhronil Sengupta",
            "Sri Harsha Choday",
            "Yusung Kim",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  A device based on current-induced spin-orbit torque (SOT) that functions as\nan electronic neuron is proposed in this work. The SOT device implements an\nartificial neuron's thresholding (transfer) function. In the first step of a\ntwo-step switching scheme, a charge current places the magnetization of a\nnano-magnet along the hard-axis i.e. an unstable point for the magnet. In the\nsecond step, the SOT device (neuron) receives a current (from the synapses)\nwhich moves the magnetization from the unstable point to one of the two stable\nstates. The polarity of the synaptic current encodes the excitatory and\ninhibitory nature of the neuron input, and determines the final orientation of\nthe magnetization. A resistive crossbar array, functioning as synapses,\ngenerates a bipolar current that is a weighted sum of the inputs. The\nsimulation of a two layer feed-forward Artificial Neural Network (ANN) based on\nthe SOT electronic neuron shows that it consumes ~3X lower power than a 45nm\ndigital CMOS implementation, while reaching ~80% accuracy in the classification\nof one hundred images of handwritten digits from the MNIST dataset.\n",
        "pdf_link": "http://arxiv.org/pdf/1410.1257v1"
    },
    {
        "title": "A Stochastic Model for Electron Transfer in Bacterial Cables",
        "authors": [
            "Nicolo Michelusi",
            "Sahand Pirbadian",
            "Mohamed Y. El-Naggar",
            "Urbashi Mitra"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Biological systems are known to communicate by diffusing chemical signals in\nthe surrounding medium. However, most of the recent literature has neglected\nthe electron transfer mechanism occurring amongst living cells, and its role in\ncell-cell communication. Each cell relies on a continuous flow of electrons\nfrom its electron donor to its electron acceptor through the electron transport\nchain to produce energy in the form of the molecule adenosine triphosphate, and\nto sustain the cell's vital operations and functions. While the importance of\nbiological electron transfer is well-known for individual cells, the past\ndecade has also brought about remarkable discoveries of multi-cellular\nmicrobial communities that transfer electrons between cells and across\ncentimeter length scales, e.g., biofilms and multi-cellular bacterial cables.\nThese experimental observations open up new frontiers in the design of\nelectron-based communications networks in microbial communities, which may\ncoexist with the more well-known communication strategies based on molecular\ndiffusion, while benefiting from a much shorter communication delay. This paper\ndevelops a stochastic model that links the electron transfer mechanism to the\nenergetic state of the cell. The model is also extensible to larger\ncommunities, by allowing for electron exchange between neighboring cells.\nMoreover, the parameters of the stochastic model are fit to experimental data\navailable in the literature, and are shown to provide a good fit.\n",
        "pdf_link": "http://arxiv.org/pdf/1410.1838v2"
    },
    {
        "title": "A Complementary Resistive Switch-based Crossbar Array Adder",
        "authors": [
            "A. Siemon",
            "S. Menzel",
            "R. Waser",
            "E. Linn"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Redox-based resistive switching devices (ReRAM) are an emerging class of\nnon-volatile storage elements suited for nanoscale memory applications. In\nterms of logic operations, ReRAM devices were suggested to be used as\nprogrammable interconnects, large-scale look-up tables or for sequential logic\noperations. However, without additional selector devices these approaches are\nnot suited for use in large scale nanocrossbar memory arrays, which is the\npreferred architecture for ReRAM devices due to the minimum area consumption.\nTo overcome this issue for the sequential logic approach, we recently\nintroduced a novel concept, which is suited for passive crossbar arrays using\ncomplementary resistive switches (CRSs). CRS cells offer two high resistive\nstorage states, and thus, parasitic sneak currents are efficiently avoided.\nHowever, until now the CRS-based logic-in-memory approach was only shown to be\nable to perform basic Boolean logic operations using a single CRS cell. In this\npaper, we introduce two multi-bit adder schemes using the CRS-based\nlogic-in-memory approach. We proof the concepts by means of SPICE simulations\nusing a dynamical memristive device model of a ReRAM cell. Finally, we show the\nadvantages of our novel adder concept in terms of step count and number of\ndevices in comparison to a recently published adder approach, which applies the\nconventional ReRAM-based sequential logic concept introduced by Borghetti et\nal.\n",
        "pdf_link": "http://arxiv.org/pdf/1410.2031v2"
    },
    {
        "title": "Synthesis of Sequential Reversible Circuits through Finite State Machine",
        "authors": [
            "Shubham Gupta"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Reversible computing has attracted the attention of researchers due to its\nlow power consumption and less heat dissipation compared to conventional\ncomputing. A number of reversible gates have been proposed by different\nresearchers and various combinational circuits based on reversible gates have\nbeen developed. However the realization of sequential circuit in reversible\nlogic is still at premature stage. Sequential circuits were not available\nbecause of feedback was not allowed in reversible circuit. However allowing\nfeedback in space (not in time), some sequential reversible gates and circuits\nhave been reported in the literature. In this dissertation, we have addressed\nthe problem from two sides. One side is to propose a low cost reversible gate\nsuitable for sequential building block i.e. T flip-flop and hence designing low\ncost synchronous and asynchronous counters. Another side is to generate the\ncircuit from its behavioral description described in FSM form. Our propose\ndesigns of reversible counters are significantly better in optimization\nparameters such as gate counts, garbage outputs and constant inputs available\nin literature. We have also proposed a procedure for obtaining reversible\ncircuit from behavioral description through FSM. A very few attempts have been\nreported in the literature for the conversion FSM to reversible FSM.Because of\nnon-availability of generated sequential reversible circuit in literature, our\nresults cannot be compared with any other circuits. We expect that the\nsequential reversible circuits will help in debugging the reversible circuits,\nhandling the ambiguous state of an FSM and generating the original input in\nreverse direction by reversing the original output.\n",
        "pdf_link": "http://arxiv.org/pdf/1410.2370v3"
    },
    {
        "title": "A New Gate for Optimal Fault Tolerant & Testable Reversible Sequential\n  Circuit Design",
        "authors": [
            "Vishal Pareek"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  With phenomenal growth of high speed and complex computing applications, the\ndesign of low power and high speed logic circuits have created tremendous\ninterest. Conventional computing devices are based on irreversible logic and\nfurther reduction in power consumption and/or increase in speed appears\nnon-promising. Reversible computing has emerged as a solution looking to the\npower and speed requirements of future computing devices. In reversible\ncomputing logic gates used are such that input can be generated by reversing\nthe operation from output. A number of reversible combinational circuits have\nbeen developed but the growth of sequential circuits was not significant due to\nfeedback and fanout was not allowed. However, allowing feedback in space, a\nvery few sequential logic blocks i.e. flip-flops have been reported in\nliterature. In order to develop sequential circuits, flip-flops are used in\nconventional circuits. Also good circuit design methods, optimized and fault\ntolerant designs are also needed to build large, complex and reliable circuits\nin conventional computing. Reversible flip-flops are the basic memory elements\nthat will be the building block of memory for reversible computing and quantum\ncomputing devices. In this dissertation we plan to address above issues. First\nwe have proposed a Pareek gate suitable for low-cost flip-flops design and then\ndesign methodology to develop flip-flops are illustrated. Further almost all\nflip-flops and some example circuit have been developed and finally these\ncircuits have been converted into fault tolerant circuits by preserving their\nparity and designs of offline as well as online testable circuits have been\nproposed. In this dissertation work, we have also compared quantum cost as well\nas other parameters with existing circuits and shown a significant improvement\nin almost all parameters.\n",
        "pdf_link": "http://arxiv.org/pdf/1410.2373v3"
    },
    {
        "title": "A Comprehensive Survey of Recent Advancements in Molecular Communication",
        "authors": [
            "Nariman Farsad",
            "H. Birkan Yilmaz",
            "Andrew Eckford",
            "Chan-Byoung Chae",
            "Weisi Guo"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  With much advancement in the field of nanotechnology, bioengineering and\nsynthetic biology over the past decade, microscales and nanoscales devices are\nbecoming a reality. Yet the problem of engineering a reliable communication\nsystem between tiny devices is still an open problem. At the same time, despite\nthe prevalence of radio communication, there are still areas where traditional\nelectromagnetic waves find it difficult or expensive to reach. Points of\ninterest in industry, cities, and medical applications often lie in embedded\nand entrenched areas, accessible only by ventricles at scales too small for\nconventional radio waves and microwaves, or they are located in such a way that\ndirectional high frequency systems are ineffective. Inspired by nature, one\nsolution to these problems is molecular communication (MC), where chemical\nsignals are used to transfer information. Although biologists have studied MC\nfor decades, it has only been researched for roughly 10 year from a\ncommunication engineering lens. Significant number of papers have been\npublished to date, but owing to the need for interdisciplinary work, much of\nthe results are preliminary. In this paper, the recent advancements in the\nfield of MC engineering are highlighted. First, the biological, chemical, and\nphysical processes used by an MC system are discussed. This includes different\ncomponents of the MC transmitter and receiver, as well as the propagation and\ntransport mechanisms. Then, a comprehensive survey of some of the recent works\non MC through a communication engineering lens is provided. The paper ends with\na technology readiness analysis of MC and future research directions.\n",
        "pdf_link": "http://arxiv.org/pdf/1410.4258v3"
    },
    {
        "title": "Boolean Computation Using Self-Sustaining Nonlinear Oscillators",
        "authors": [
            "Jaijeet Roychowdhury"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Self-sustaining nonlinear oscillators of practically any type can function as\nlatches and registers if Boolean logic states are represented physically as the\nphase of oscillatory signals. Combinational operations on such phase-encoded\nlogic signals can be implemented using arithmetic negation and addition\nfollowed by amplitude limiting. With these, general-purpose Boolean computation\nusing a wide variety of natural and engineered oscillators becomes potentially\npossible. Such phase-encoded logic shows promise for energy efficient\ncomputing. It also has inherent noise immunity advantages over traditional\nlevel-based logic.\n",
        "pdf_link": "http://arxiv.org/pdf/1410.5016v3"
    },
    {
        "title": "Arrival Modeling and Error Analysis for Molecular Communication via\n  Diffusion with Drift",
        "authors": [
            "H. Birkan Yilmaz",
            "Chan-Byoung Chae",
            "Burcu Tepekule",
            "Ali E. Pusane"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  The arrival of molecules in molecular communication via diffusion (MCvD) is a\ncounting process, exhibiting by its nature binomial distribution. Even if the\nbinomial process describes well the arrival of molecules, when considering\nconsecutively sent symbols, the process struggles to work with the binomial\ncumulative distribution function (CDF). Therefore, in the literature, Poisson\nand Gaussian approximations of the binomial distribution are used. In this\npaper, we analyze these two approximations of the binomial model of the arrival\nprocess in MCvD with drift. Considering the distance, drift velocity, and the\nnumber of emitted molecules, we investigate the regions in which either Poisson\nor Gaussian model is better in terms of root mean squared error (RMSE) of the\nCDFs; we confirm the boundaries of the region via numerical simulations.\nMoreover, we derive the error probabilities for continuous communication and\nanalyze which model approximates it more accurately.\n",
        "pdf_link": "http://arxiv.org/pdf/1410.7477v1"
    },
    {
        "title": "Optimized Implementation of Memristor-Based Full Adder by Material\n  Implication Logic",
        "authors": [
            "Mehri Teimoory",
            "Amirali Amirsoleimani",
            "Jafar Shamsi",
            "Arash Ahmadi",
            "Shahpour Alirezaee",
            "Majid Ahmadi"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Recently memristor-based applications and circuits are receiving an increased\nattention. Furthermore, memristors are also applied in logic circuit design.\nMaterial implication logic is one of the main areas with memristors. In this\npaper an optimized memristor-based full adder design by material implication\nlogic is presented. This design needs 27 memristors and less area in comparison\nwith typical CMOS-based 8-bit full adders. Also the presented full adder needs\nonly 184 computational steps which enhance former full adder design speed by 20\npercent.\n",
        "pdf_link": "http://arxiv.org/pdf/1501.00606v1"
    },
    {
        "title": "Asymptotic bounds of depth for a reversible circuit consisting of NOT,\n  CNOT and 2-CNOT gates",
        "authors": [
            "Dmitry V. Zakablukov"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  The paper discusses the asymptotic depth of a reversible circuit consisting\nof NOT, CNOT and 2-CNOT gates. Reversible circuit depth function $D(n, q)$ for\na circuit implementing a transformation $f\\colon \\mathbb Z_2^n \\to \\mathbb\nZ_2^n$ is introduced as a function of $n$ and the number of additional inputs\n$q$. It is proved that for the case of implementing a permutation from\n$A(\\mathbb Z_2^n)$ with a reversible circuit having no additional inputs the\ndepth is bounded as $D(n, 0) \\gtrsim 2^n / (3\\log_2 n)$. It is proved that for\nthe case of implementing a transformation $f\\colon \\mathbb Z_2^n \\to \\mathbb\nZ_2^n$ with a reversible circuit having $q_0 \\sim 2^n$ additional inputs the\ndepth is bounded as $D(n, q_0) \\lesssim 3n$.\n",
        "pdf_link": "http://arxiv.org/pdf/1501.04344v2"
    },
    {
        "title": "Memristive fingerprints of electric arcs",
        "authors": [
            "Wieslaw Marszalek"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  We discuss the memristive fingerprints of the hybrid Cassie-Mayr model of\nelectric arcs. In particular, it is shown that (i) the voltage-current\ncharacteristic of the model has the pinched hysteresis nature, (ii) the voltage\nand current zero crossings occur at the same instants, and, (iii) when the\nfrequency $f$ of the power supply increases, the voltage-current pinched\nhysteresis characteristic tends closer to a single-valued one, meaning that the\nvoltage-current graph becomes that of a resistor (with an increased linearity\nfor $f\\rightarrow \\infty$). The conductance $g$ of the Cassie-Mayr model\ndecreases when the frequency increases. The hybrid Cassie-Mayr model describes\ntherefore an interesting case of a memristive phenomenon.\n",
        "pdf_link": "http://arxiv.org/pdf/1601.01612v1"
    },
    {
        "title": "Physical maze solvers. All twelve prototypes implement 1961 Lee\n  algorithm",
        "authors": [
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  We overview experimental laboratory prototypes of maze solvers. We speculate\nthat all maze solvers implement Lee algorithm by first developing a gradient of\nvalues showing a distance from any site of the maze to the destination site and\nthen tracing a path from a given source site to the destination site. All\nprototypes approximate a set of many-source-one-destination paths using\nresistance, chemical and temporal gradients. They trace a path from a given\nsource site to the destination site using electrical current, fluidic, growth\nof slime mould, Marangoni flow, crawling of epithelial cells, excitation waves\nin chemical medium, propagating crystallisation patterns. Some of the\nprototypes visualise the path using a stream of dye, thermal camera or glow\ndischarge; others require a computer to extract the path from time lapse images\nof the tracing. We discuss the prototypes in terms of speed, costs and\ndurability of the path visualisation.\n",
        "pdf_link": "http://arxiv.org/pdf/1601.04672v1"
    },
    {
        "title": "Combined Compute and Storage: Configurable Memristor Arrays to\n  Accelerate Search",
        "authors": [
            "Yang Liu",
            "Chris Dwyer",
            "Alvin R. Lebeck"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Emerging technologies present opportunities for system designers to meet the\nchallenges presented by competing trends of big data analytics and limitations\non CMOS scaling. Specifically, memristors are an emerging high-density\ntechnology where the individual memristors can be used as storage or to perform\ncomputation. The voltage applied across a memristor determines its behavior\n(storage vs. compute), which enables a configurable memristor substrate that\ncan embed computation with storage.\n  This paper explores accelerating point and range search queries as instances\nof the more general configurable combined compute and storage capabilities of\nmemristor arrays. We first present MemCAM, a configurable memristor-based\ncontent addressable memory for the cases when fast, infrequent searches over\nlarge datasets are required. For frequent searches, memristor lifetime becomes\na concern. To increase memristor array lifetime we introduce hybrid data\nstructures that combine trees with MemCAM using conventional CMOS\nprocessor/cache hierarchies for the upper levels of the tree and configurable\nmemristor technologies for lower levels.\n  We use SPICE to analyze energy consumption and access time of memristors and\nuse analytic models to evaluate the performance of configurable hybrid data\nstructures. The results show that with acceptable energy consumption our\nconfigurable hybrid data structures improve performance of search intensive\napplications and achieve lifetime in years or decades under continuous queries.\nFurthermore, the configurability of memristor arrays and the proposed data\nstructures provide opportunities to tune the trade- off between performance and\nlifetime and the data structures can be easily adapted to future memristors or\nother technologies with improved endurance.\n",
        "pdf_link": "http://arxiv.org/pdf/1601.05273v1"
    },
    {
        "title": "A Real-Time and Energy-Efficient Implementation of\n  Difference-of-Gaussian with Flexible Thin-Film Transistors",
        "authors": [
            "Nan Wu",
            "Zheyu Liu",
            "Fei Qiao",
            "Xiaojun Guo",
            "Qi Wei",
            "Yuan Xie",
            "Huazhong Yang"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  With many advantageous features, softness and better biocompatibility,\nflexible electronic devices have developed rapidly and increasingly attracted\nattention. Many currently applications with flexible devices are sensors and\ndrivers, while there is nearly no utilization aiming at complex computation\nsince flexible devices have lower electron mobility, simple structure and large\nprocess variation. In this paper, we proposed an innovative method that enabled\nflexible devices to implement real-time and energy-efficient\nDifference-of-Gaussian, which illustrated feasibility and potentials for them\nto achieve complicated real-time computation in future generation products.\n",
        "pdf_link": "http://arxiv.org/pdf/1603.01954v1"
    },
    {
        "title": "Continuous Molecular Communication in one dimensional situation",
        "authors": [
            "Pengfei Lu",
            "Zhenqiang Wu"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Molecular Communication as the most potential methods to solve the\ncommunication in nano scale, for it's derived from nature, and it becomes more\nand more prevalent. Though molecular communication happens in three dimensional\nsituation, there are also some situation that are in the one dimensional\nsituation, especially when considering the transmitters and the receivers are\nin extremely short distance or in long slim pipe. In this paper, we introduce\nthe one dimensional situation, and studied how the continuous information\nmolecules transmitted in this situation, also introduced how to encode and\ndecode the information molecules, and based on the molecular communication\nmodel, we studied some metrics of it, such as the distance between transmitter\nand receiver, the emitting frequency of transmitter. Through the research we\nknow that the distance and frequency are important metrics to the successful\ncommunication, which can direct us how to place the nano transmitters and\nreceivers in the future nano network environment.\n",
        "pdf_link": "http://arxiv.org/pdf/1603.03495v1"
    },
    {
        "title": "A Vertical Channel Model of Molecular Communication based on Alcohol\n  Molecules",
        "authors": [
            "Pengfei Lu",
            "Yang You",
            "Bo Liu",
            "Zhenqiang Wu"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  The study of Molecular Communication(MC) is more and more prevalence, and\nchannel model of MC plays an important role in the MC System. Since different\npropagation environment and modulation techniques produce different channel\nmodel, most of the research about MC are in horizontal direction,but in nature\nthe communications between nano machines are in short range and some of the\ninformation transportation are in the vertical direction, such as transpiration\nof plants, biological pump in ocean, and blood transportation from heart to\nbrain. Therefore, this paper we propose a vertical channel model which\nnano-machines communicate with each other in the vertical direction based on\npure diffusion. We first propose a vertical molecular communication model, we\nmainly considered the gravity as the factor, though the channel model is also\naffected by other main factors, such as the flow of the medium, the distance\nbetween the transmitter and the receiver, the delay or sensitivity of the\ntransmitter and the receiver. Secondly, we set up a test-bed for this vertical\nchannel model, in order to verify the difference between the theory result and\nthe experiment data. At last, we use the data we get from the experiment and\nthe non-linear least squares method to get the parameters to make our channel\nmodel more accurate.\n",
        "pdf_link": "http://arxiv.org/pdf/1603.03530v1"
    },
    {
        "title": "Molecular MIMO: From Theory to Prototype",
        "authors": [
            "Bon-Hong Koo",
            "Changmin Lee",
            "H. Birkan Yilmaz",
            "Nariman Farsad",
            "Andrew Eckford",
            "Chan-Byoung Chae"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  In diffusion-based molecular communication, information transport is governed\nby diffusion through a fluid medium. The achievable data rates for these\nchannels are very low compared to the radio-based communication system, since\ndiffusion can be a slow process. To improve the data rate, a novel\nmultiple-input multiple-output (MIMO) design for molecular communication is\nproposed that utilizes multiple molecular emitters at the transmitter and\nmultiple molecular detectors at the receiver (in RF communication these all\ncorrespond to antennas). Using particle-based simulators, the channel's impulse\nresponse is obtained and mathematically modeled. These models are then used to\ndetermine inter-link interference (ILI) and inter-symbol interference (ISI). It\nis assumed that when the receiver has incomplete information regarding the\nsystem and the channel state, low complexity symbol detection methods are\npreferred since the receiver is small and simple. Thus four detection\nalgorithms are proposed---adaptive thresholding, practical zero forcing with\nchannel models excluding/including the ILI and ISI, and Genie-aided zero\nforcing. The proposed algorithms are evaluated extensively using numerical and\nanalytical evaluations.\n",
        "pdf_link": "http://arxiv.org/pdf/1603.03921v1"
    },
    {
        "title": "Routability in 3D IC Design: Monolithic 3D vs. Skybridge 3D CMOS",
        "authors": [
            "Jiajun Shi",
            "Mingyu Li",
            "Santosh Khasanvis",
            "Mostafizur Rahman",
            "Csaba Andras Moritz"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Conventional 2D CMOS technology is reaching fundamental scaling limits, and\ninterconnect bottleneck is dominating integrated circuit (IC) power and\nperformance. While 3D IC technologies using Through Silicon Via or Monolithic\nInter-layer Via alleviate some of these challenges, they follow a similar\nlayout and routing mindset as 2D CMOS. This is insufficient to address routing\nrequirements in high-density 3D ICs and even causes severe routing congestion\nat large-scale designs, limiting their benefits and scalability. Skybridge is a\nrecently proposed fine-grained 3D IC fabric relying on vertical nanowires that\npresents a paradigm shift for scaling, while addressing associated 3D\nconnectivity and manufacturability challenges. Skybridge's core fabric\ncomponents enable a new 3D IC design approach with vertically-composed logic\ngates, and provide a greater degree of routing flexibility compared to\nconventional 2D and 3D ICs leading to much larger benefits and future\nscalability. In this paper, we present a methodology using relevant metrics to\nevaluate and quantify the benefits of Skybridge vs. state-of-the-art\ntransistor-level monolithic 3D IC (T-MI) and 2D in terms of routability and its\nimpact on large-scale circuits. This is enabled by a new device-to-system\ndesign flow with commercial CAD tools that we developed for large-scale\nSkybridge IC designs in 16nm node. Evaluation for standard benchmark circuits\nshows that Skybridge yields up to 1.6x lower routing demand against T-MI with\nno routing congestion (routing demand to resource ratio < 1) at all metal\nlayers. This 3D routability in conjunction with compact vertical gate design in\nSkybridge translate into benefits of up to 3x lower power and 11x higher\ndensity over 2D CMOS, while TLM-3DIC approach only has up to 22% power saving\nand 2x density improvement over 2D CMOS.\n",
        "pdf_link": "http://arxiv.org/pdf/1605.00045v2"
    },
    {
        "title": "Probabilistic Deep Spiking Neural Systems Enabled by Magnetic Tunnel\n  Junction",
        "authors": [
            "Abhronil Sengupta",
            "Maryam Parsa",
            "Bing Han",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Deep Spiking Neural Networks are becoming increasingly powerful tools for\ncognitive computing platforms. However, most of the existing literature on such\ncomputing models are developed with limited insights on the underlying hardware\nimplementation, resulting in area and power expensive designs. Although several\nneuromimetic devices emulating neural operations have been proposed recently,\ntheir functionality has been limited to very simple neural models that may\nprove to be inefficient at complex recognition tasks. In this work, we venture\ninto the relatively unexplored area of utilizing the inherent device\nstochasticity of such neuromimetic devices to model complex neural\nfunctionalities in a probabilistic framework in the time domain. We consider\nthe implementation of a Deep Spiking Neural Network capable of performing high\naccuracy and low latency classification tasks where the neural computing unit\nis enabled by the stochastic switching behavior of a Magnetic Tunnel Junction.\nSimulation studies indicate an energy improvement of $20\\times$ over a baseline\nCMOS design in $45nm$ technology.\n",
        "pdf_link": "http://arxiv.org/pdf/1605.04494v1"
    },
    {
        "title": "Memristor model based on fuzzy window function",
        "authors": [
            "Rabab Farouk Abdel-Kader",
            "Sherif M. Abuelenin"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Memristor (memory-resistor) is the fourth passive circuit element. We\nintroduce a memristor model based on a fuzzy logic window function. Fuzzy\nmodels are flexible, which enables the capture of the pinched hysteresis\nbehavior of the memristor. The introduced fuzzy model avoids common problems\nassociated with window-function based memristor models, such as the terminal\nstate problem, and the symmetry issues. The model captures the memristor\nbehavior with a simple rule-base which gives an insight of how memristors work.\nBecause of the flexibility offered by the fuzzy system, shape and distribution\nof input and output membership functions can be tuned to capture the behavior\nof various real memristors.\n",
        "pdf_link": "http://arxiv.org/pdf/1605.05767v1"
    },
    {
        "title": "Ancilla-free Reversible Logic Synthesis via Sorting",
        "authors": [
            "Anupam Chattopadhyay",
            "Sharif Md Khairul Hossain"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Reversible logic synthesis is emerging as a major research component for\npost-CMOS computing devices, in particular Quantum computing. In this work, we\nlink the reversible logic synthesis problem to sorting algorithms. Based on our\nanalysis, an alternative derivation of the worst-case complexity of generated\nreversible circuits is provided. Furthermore, a novel column-wise reversible\nlogic synthesis method, termed RevCol, is designed with inspiration from radix\nsort. Extending the principles of RevCol, we present a hybrid reversible logic\nsynthesis framework. The theoretical and experimental results are presented.\nThe results are extensively benchmarked with state-of-the-art ancilla-free\nreversible logic synthesis methods.\n",
        "pdf_link": "http://arxiv.org/pdf/1605.05989v2"
    },
    {
        "title": "Temporal correlation detection using computational phase-change memory",
        "authors": [
            "Abu Sebastian",
            "Tomas Tuma",
            "Nikolaos Papandreou",
            "Manuel Le Gallo",
            "Lukas Kull",
            "Thomas Parnell",
            "Evangelos Eleftheriou"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  For decades, conventional computers based on the von Neumann architecture\nhave performed computation by repeatedly transferring data between their\nprocessing and their memory units, which are physically separated. As\ncomputation becomes increasingly data-centric and as the scalability limits in\nterms of performance and power are being reached, alternative computing\nparadigms are searched for in which computation and storage are collocated. A\nfascinating new approach is that of computational memory where the physics of\nnanoscale memory devices are used to perform certain computational tasks within\nthe memory unit in a non-von Neumann manner. Here we present a large-scale\nexperimental demonstration using one million phase-change memory devices\norganized to perform a high-level computational primitive by exploiting the\ncrystallization dynamics. Also presented is an application of such a\ncomputational memory to process real-world data-sets. The results show that\nthis co-existence of computation and storage at the nanometer scale could be\nthe enabler for new, ultra-dense, low power, and massively parallel computing\nsystems.\n",
        "pdf_link": "http://arxiv.org/pdf/1706.00511v1"
    },
    {
        "title": "Neutron-induced strike: Study of multiple node charge collection in 14nm\n  FinFETs",
        "authors": [
            "Nanditha P. Rao",
            "Madhav P. Desai"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  FinFETs have replaced the conventional bulk CMOS transistors in the sub-20nm\ntechnology. One of the key issues to consider is, the vulnerability of FinFET\nbased circuits to multiple node charge collection due to neutron-induced\nstrikes. In this paper, we perform a device simulation based characterization\nstudy on representative layouts of 14nm bulk FinFETs in order to study the\nextent to which multiple transistors are affected. We find that multiple\ntransistors do get affected and the impact can last up to five transistors away\n(~200nm). We show that the potential of source/drain regions in the\nneighborhood of the strike is a significant contributing factor. In the case of\nmulti-fin FinFETs, the charge collected per fin is seen to reduce as the number\nof fins increase. Thus, smaller FinFETs are susceptible to high amounts of\ncharge collection.\n",
        "pdf_link": "http://arxiv.org/pdf/1706.03315v1"
    },
    {
        "title": "Pay-with-a-Selfie, a human-centred digital payment system",
        "authors": [
            "Ernesto Damiani",
            "Perpetus Jacques Houngbo",
            "Rasool Asal",
            "Stelvio Cimato",
            "Fulvio Frati",
            "Joel T. Honsou",
            "Dina Shehada",
            "Chan Yeob Yeun"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Mobile payment systems are increasingly used to simplify the way in which\nmoney transfers and transactions can be performed. We argue that, to achieve\ntheir full potential as economic boosters in developing countries, mobile\npayment systems need to rely on new metaphors suitable for the business models,\nlifestyle, and technology availability conditions of the targeted communities.\nThe Pay-with-a-Group-Selfie (PGS) project, funded by the Melinda & Bill Gates\nFoundation, has developed a micro-payment system that supports everyday small\ntransactions by extending the reach of, rather than substituting, existing\npayment frameworks. PGS is based on a simple gesture and a readily\nunderstandable metaphor. The gesture - taking a selfie - has become part of the\nlifestyle of mobile phone users worldwide, including non-technology-savvy ones.\nThe metaphor likens computing two visual shares of the selfie to ripping a\nbanknote in two, a technique used for decades for delayed payment in cash-only\nmarkets. PGS is designed to work with devices with limited computational power\nand when connectivity is patchy or not always available. Thanks to visual\ncryptography techniques PGS uses for computing the shares, the original selfie\ncan be recomposed simply by stacking the shares, preserving the analogy with\nre-joining the two parts of the banknote.\n",
        "pdf_link": "http://arxiv.org/pdf/1706.07187v1"
    },
    {
        "title": "A Photonic In-Memory Computing primitive for Spiking Neural Networks\n  using Phase-Change Materials",
        "authors": [
            "Indranil Chakraborty",
            "Gobinda Saha",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Spiking Neural Networks (SNNs) offer an event-driven and more biologically\nrealistic alternative to standard Artificial Neural Networks based on analog\ninformation processing. This can potentially enable energy-efficient hardware\nimplementations of neuromorphic systems which emulate the functional units of\nthe brain, namely, neurons and synapses. Recent demonstrations of ultra-fast\nphotonic computing devices based on phase-change materials (PCMs) show promise\nof addressing limitations of electrically driven neuromorphic systems. However,\nscaling these standalone computing devices to a parallel in-memory computing\nprimitive is a challenge. In this work, we utilize the optical properties of\nthe PCM, Ge\\textsubscript{2}Sb\\textsubscript{2}Te\\textsubscript{5} (GST), to\npropose a Photonic Spiking Neural Network computing primitive, comprising of a\nnon-volatile synaptic array integrated seamlessly with previously explored\n`integrate-and-fire' neurons. The proposed design realizes an `in-memory'\ncomputing platform that leverages the inherent parallelism of\nwavelength-division-multiplexing (WDM). We show that the proposed computing\nplatform can be used to emulate a SNN inferencing engine for image\nclassification tasks. The proposed design not only bridges the gap between\nisolated computing devices and parallel large-scale implementation, but also\npaves the way for ultra-fast computing and localized on-chip learning.\n",
        "pdf_link": "http://arxiv.org/pdf/1808.01241v3"
    },
    {
        "title": "On-Chip Optical Convolutional Neural Networks",
        "authors": [
            "Hengameh Bagherian",
            "Scott Skirlo",
            "Yichen Shen",
            "Huaiyu Meng",
            "Vladimir Ceperic",
            "Marin Soljacic"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Convolutional Neural Networks (CNNs) are a class of Artificial Neural\nNetworks(ANNs) that employ the method of convolving input images with\nfilter-kernels for object recognition and classification purposes. In this\npaper, we propose a photonics circuit architecture which could consume a\nfraction of energy per inference compared with state of the art electronics.\n",
        "pdf_link": "http://arxiv.org/pdf/1808.03303v2"
    },
    {
        "title": "A molecular communications model for drug delivery",
        "authors": [
            "Mauro Femminella",
            "Gianluca Reali",
            "Athanasios V. Vasilakos"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  This paper considers the scenario of a targeted drug delivery system, which\nconsists of deploying a number of biological nanomachines close to a biological\ntarget (e.g. a tumor), able to deliver drug molecules in the diseased area.\nSuitably located transmitters are designed to release a continuous flow of drug\nmolecules in the surrounding environment, where they diffuse and reach the\ntarget. These molecules are received when they chemically react with compliant\nreceptors deployed on the receiver surface. In these conditions, if the release\nrate is relatively high and the drug absorption time is significant, congestion\nmay happen, essentially at the receiver site. This phenomenon limits the drug\nabsorption rate and makes the signal transmission ineffective, with an\nundesired diffusion of drug molecules elsewhere in the body. The original\ncontribution of this paper consists of a theoretical analysis of the causes of\ncongestion in diffusion-based molecular communications. For this purpose, it is\nproposed a reception model consisting of a set of pure loss queuing systems.\nThe proposed model exhibits an excellent agreement with the results of a\nsimulation campaign made by using the Biological and Nano-Scale communication\nsimulator version 2 (BiNS2), a well-known simulator for molecular\ncommunications, whose reliability has been assessed through in-vitro\nexperiments. The obtained results can be used in rate control algorithms to\noptimally determine the optimal release rate of molecules in drug delivery\napplications.\n",
        "pdf_link": "http://arxiv.org/pdf/1808.04273v1"
    },
    {
        "title": "DNA-based chemical compiler",
        "authors": [
            "Shalin Shah",
            "Manish Gupta"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Marcello, in 1997, formally proved that chemical kinetics can make a\nuniversal computer i.e they can replicate any digital circuit. Recently,\nSoloveichik et al. showed that chemical kinetics can perform fast and reliable\nTuring Universal computations. To simulate the behavior of chemical reactions,\nSean et al. developed a software called CAIN which represents chemical\nreactions in XML format. In this work, we have made an attempt to create\ntrans-compiler which can take python like code as input and gives CAIN\nsupported chemical reactions file as output. This can be compared to generating\nassembly code from a high-level programming language. Additionally, Soloveichik\net al. also showed DNA as a universal primer for implementing CRN's and Andrews\nPhillips developed Visual DSD programming language for simulating all the\npossible DSD reactions. CRN2DSD, a software developed by Manish Gupta's team,\ncan, already, convert a CAIN file to Microsoft's Visual DSD code i.e assembly\nlevel to machine level. Hence, our attempt to convert high-level code to\nassembly code takes us one step closer to completing the dream of making a\nchemical compiler.\n",
        "pdf_link": "http://arxiv.org/pdf/1808.04790v1"
    },
    {
        "title": "Recent Advances in Physical Reservoir Computing: A Review",
        "authors": [
            "Gouhei Tanaka",
            "Toshiyuki Yamane",
            "Jean Benoit HÃ©roux",
            "Ryosho Nakane",
            "Naoki Kanazawa",
            "Seiji Takeda",
            "Hidetoshi Numata",
            "Daiju Nakano",
            "Akira Hirose"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Reservoir computing is a computational framework suited for\ntemporal/sequential data processing. It is derived from several recurrent\nneural network models, including echo state networks and liquid state machines.\nA reservoir computing system consists of a reservoir for mapping inputs into a\nhigh-dimensional space and a readout for pattern analysis from the\nhigh-dimensional states in the reservoir. The reservoir is fixed and only the\nreadout is trained with a simple method such as linear regression and\nclassification. Thus, the major advantage of reservoir computing compared to\nother recurrent neural networks is fast learning, resulting in low training\ncost. Another advantage is that the reservoir without adaptive updating is\namenable to hardware implementation using a variety of physical systems,\nsubstrates, and devices. In fact, such physical reservoir computing has\nattracted increasing attention in diverse fields of research. The purpose of\nthis review is to provide an overview of recent advances in physical reservoir\ncomputing by classifying them according to the type of the reservoir. We\ndiscuss the current issues and perspectives related to physical reservoir\ncomputing, in order to further expand its practical applications and develop\nnext-generation machine learning systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1808.04962v3"
    },
    {
        "title": "Biological Optical-to-Chemical Signal Conversion Interface: A\n  Small-scale Modulator for Molecular Communications",
        "authors": [
            "Laura Grebenstein",
            "Jens Kirchner",
            "Renata Stavracakis Peixoto",
            "Wiebke Zimmermann",
            "Florian Irnstorfer",
            "Wayan Wicke",
            "Arman Ahmadzadeh",
            "Vahid Jamali",
            "Georg Fischer",
            "Robert Weigel",
            "Andreas Burkovski",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Although many exciting applications of molecular communication (MC) systems\nare envisioned to be at microscale, the MC testbeds reported so far are mostly\nat macroscale. To link the macroworld to the microworld, we propose and\ndemonstrate a biological signal conversion interface that can also be seen as a\nmicroscale modulator. In particular, the proposed interface transduces an\noptical signal, which is controlled using an LED, into a chemical signal by\nchanging the pH of the environment. The modulator is realized using E. coli\nbacteria as microscale entity expressing the light-driven proton pump\ngloeorhodopsin from Gloeobacter violaceus. Upon inducing external light\nstimuli, these bacteria locally change their surrounding pH level by exporting\nprotons into the environment. To verify the effectiveness of the proposed\noptical-to-chemical signal converter, we analyze the pH signal measured by a pH\nsensor, which serves as receiver. We develop an analytical parametric model for\nthe induced chemical signal as a function of the applied optical signal. Using\nthis model, we derive a training-based channel estimator which estimates the\nparameters of the proposed model to fit the measurement data. We further derive\nthe optimal maximum likelihood detector and a suboptimal low-complexity\ndetector to recover the transmitted data from the measured received signal. It\nis shown that the proposed parametric model is in good agreement with the\nmeasurement data. Moreover, for an example scenario, we show that the proposed\nsetup is able to successfully convert an optical signal representing a sequence\nof binary symbols into a chemical signal with a bit rate of 1 bit/minute and\nrecover the transmitted data from the chemical signal using the proposed\nestimation and detection~schemes. The proposed modulator may form the basis for\nfuture MC testbeds and applications at microscale.\n",
        "pdf_link": "http://arxiv.org/pdf/1808.05145v1"
    },
    {
        "title": "Real-time Analog Pixel-to-pixel Dynamic Frame Differencing with\n  Memristive Sensing Circuits",
        "authors": [
            "Olga Krestinskaya",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In this paper, we propose an analog pixel differencing circuit for\ndifferentiating pixels between frames directly from CMOS pixels. The analog\ninformation processing at sensor is a topic of growing appeal to develop edge\nAI devices. The proposed circuit is integrated into a pixel-parallel and\npixel-column architectures. The proposed system is design using TSMC $180nm$\nCMOS technology. The power dissipation of the proposed circuit is $96.64mW$,\nand on-chip ares is $531.66 \\mu m^2$. The architectures are tested for moving\nobject detection application.\n",
        "pdf_link": "http://arxiv.org/pdf/1808.06780v1"
    },
    {
        "title": "Robust Chemical Circuits",
        "authors": [
            "Samuel J. Ellis",
            "Titus H. Klinge",
            "James I. Lathrop"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  We introduce a new motif for constructing robust digital logic circuits using\ninput/output chemical reaction networks. These chemical circuits robustly\nhandle perturbations in input signals, initial concentrations, rate constants,\nand measurements. In particular, we show that all combinatorial circuits and\nseveral sequential circuits enjoy this robustness. Our results complement\nexisting literature in the following three ways: (1) our logic gates read their\ninputs catalytically which make `fanout' gates unnecessary; (2) formal\nrequirements and rigorous proofs of satisfaction are provided for each circuit;\nand (3) robustness of every circuit is closed under modular composition.\n",
        "pdf_link": "http://arxiv.org/pdf/1808.06969v1"
    },
    {
        "title": "Semi-Trained Memristive Crossbar Computing Engine with In-Situ Learning\n  Accelerator",
        "authors": [
            "Abdullah M. Zyarah",
            "Dhireesha Kudithipudi"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  On-device intelligence is gaining significant attention recently as it offers\nlocal data processing and low power consumption. In this research, an on-device\ntraining circuitry for threshold-current memristors integrated in a crossbar\nstructure is proposed. Furthermore, alternate approaches of mapping the\nsynaptic weights into fully-trained and semi-trained crossbars are\ninvestigated. In a semi-trained crossbar a confined subset of memristors are\ntuned and the remaining subset of memristors are not programmed. This\ntranslates to optimal resource utilization and power consumption, compared to a\nfully programmed crossbar. The semi-trained crossbar architecture is applicable\nto a broad class of neural networks. System level verification is performed\nwith an extreme learning machine for binomial and multinomial classification.\nThe total power for a single 4x4 layer network, when implemented in IBM 65nm\nnode, is estimated to be ~ 42.16uW and the area is estimated to be 26.48um x\n22.35um.\n",
        "pdf_link": "http://arxiv.org/pdf/1808.07329v1"
    },
    {
        "title": "Channel Characterization for Chip-scale Wireless Communications within\n  Computing Packages",
        "authors": [
            "Xavier Timoneda",
            "Albert Cabellos-Aparicio",
            "Dionysios Manessis",
            "Eduard AlarcÃ³n",
            "Sergi Abadal"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Wireless Network-on-Chip (WNoC) appears as a promising alternative to\nconventional interconnect fabrics for chip-scale communications. WNoC takes\nadvantage of an overlaid network composed by a set of millimeter-wave antennas\nto reduce latency and increase throughput in the communication between cores.\nSimilarly, wireless inter-chip communication has been also proposed to improve\nthe information transfer between processors, memory, and accelerators in\nmulti-chip settings. However, the wireless channel remains largely unknown in\nboth scenarios, especially in the presence of realistic chip packages. This\nwork addresses the issue by accurately modeling flip-chip packages and\ninvestigating the propagation both its interior and its surroundings. Through\nparametric studies, package configurations that minimize path loss are obtained\nand the trade-offs observed when applying such optimizations are discussed.\nSingle-chip and multi-chip architectures are compared in terms of the path loss\nexponent, confirming that the amount of bulk silicon found in the pathway\nbetween transmitter and receiver is the main determinant of losses.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.00638v1"
    },
    {
        "title": "A Novel A Priori Simulation Algorithm for Absorbing Receivers in\n  Diffusion-Based Molecular Communication Systems",
        "authors": [
            "Yiran Wang",
            "Adam Noel",
            "Nan Yang"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  A novel a priori Monte Carlo (APMC) algorithm is proposed to accurately\nsimulate the molecules absorbed at spherical receiver(s) with low computational\ncomplexity in diffusion-based molecular communication (MC) systems. It is\ndemonstrated that the APMC algorithm achieves high simulation efficiency since\nby using this algorithm, the fraction of molecules absorbed for a relatively\nlarge time step length precisely matches the analytical result. Therefore, the\nAPMC algorithm overcomes the shortcoming of the existing refined Monte Carlo\n(RMC) algorithm which enables accurate simulation for a relatively small time\nstep length only. Moreover, for the RMC algorithm, an expression is proposed to\nquickly predict the simulation accuracy as a function of the time step length\nand system parameters, which facilitates the choice of simulation time step for\na given system. Furthermore, a rejection threshold is proposed for both the RMC\nand APMC algorithms to significantly save computational complexity while\ncausing an extremely small loss in accuracy.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.00808v2"
    },
    {
        "title": "Modeling the EM Field Distribution within a Computer Chip Package",
        "authors": [
            "Xavier Timoneda",
            "Sergi Abadal",
            "Albert Cabellos-Aparicio",
            "Eduard AlarcÃ³n"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Wireless Network-on-Chip (WNoC) appears as a promising alternative to\nconventional interconnect fabrics for chip-scale communications. The study of\nthe channel inside the chip is essential to minimize latency and power.\nHowever, this requires long and computationally-intensive simulations which\ntake a lot of time. We propose and implement an analytical model of the EM\npropagation inside the package based on ray tracing. This model could compute\nthe electric field intensity inside the chip reducing the computational time\nseveral orders of magnitude with an average mismatch of only 1.7 dB.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.01432v1"
    },
    {
        "title": "Design Automation for Adiabatic Circuits",
        "authors": [
            "Alwin Zulehner",
            "Michael P. Frank",
            "Robert Wille"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Adiabatic circuits are heavily investigated since they allow for computations\nwith an asymptotically close to zero energy dissipation per operation - serving\nas an alternative technology for many scenarios where energy efficiency is\npreferred over fast execution. Their concepts are motivated by the fact that\nthe information lost from conventional circuits results in an entropy increase\nwhich causes energy dissipation. To overcome this issue, computations are\nperformed in a (conditionally) reversible fashion which, additionally, have to\nsatisfy switching rules that are different from conventional circuitry - crying\nout for dedicated design automation solutions. While previous approaches either\nfocus on their electrical realization (resulting in small, hand-crafted\ncircuits only) or on designing fully reversible building blocks (an unnecessary\noverhead), this work aims for providing an automatic and dedicated design\nscheme that explicitly takes the recent findings in this domain into account.\nTo this end, we review the theoretical and technical background of adiabatic\ncircuits and present automated methods that dedicatedly realize the desired\nfunction as an adiabatic circuit. The resulting methods are further optimized -\nleading to an automatic and efficient design automation for this promising\ntechnology. Evaluations confirm the benefits and applicability of the proposed\nsolution.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.02421v2"
    },
    {
        "title": "SpRRAM: A Predefined Sparsity Based Memristive Neuromorphic Circuit for\n  Low Power Application",
        "authors": [
            "Arash Fayyazi",
            "Souvik Kundu",
            "Shahin Nazarian",
            "Peter A. Beerel",
            "Massoud Pedram"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In this paper, we propose an efficient predefined structured sparsity-based\nex-situ training framework for a hybrid CMOS-memristive neuromorphic hardware\nfor deep neural network to significantly lower the power consumption and\ncomputational complexity and improve scalability. The structure is verified on\na wide range of datasets including MNIST handwritten recognition, breast cancer\nprediction, and mobile health monitoring. The results of this study show that\ncompared to its fully connected version, the proposed structure provides\nsignificant power reduction while maintaining high classification accuracy.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.03476v1"
    },
    {
        "title": "A scalable method to find the shortest path in a graph with circuits of\n  memristors",
        "authors": [
            "Alice Mizrahi",
            "Thomas Marsh",
            "Brian Hoskins",
            "M. D. Stiles"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Finding the shortest path in a graph has applications to a wide range of\noptimization problems. However, algorithmic methods scale with the size of the\ngraph in terms of time and energy. We propose a method to solve the shortest\npath problem using circuits of nanodevices called memristors and validate it on\ngraphs of different sizes and topologies. It is both valid for an\nexperimentally derived memristor model and robust to device variability. The\ntime and energy of the computation scale with the length of the shortest path\nrather than with the size of the graph, making this method particularly\nattractive for solving large graphs with small path lengths.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.04677v1"
    },
    {
        "title": "Performance Analysis of Molecular Spatial Modulation (MSM) in Diffusion\n  based Molecular MIMO Communication Systems",
        "authors": [
            "Tayyebeh Jahani-Nezhad",
            "Foroogh S. Tabataba"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In diffusion-based molecular communication, information is transferred from a\ntransmitter to a receiver using molecular carriers. The low achievable data\nrate is the main disadvantage of diffusion-based molecular over radio-based\ncommunication. One solution to overcome this disadvantage is molecular MIMO\ncommunication. In this paper, we introduce molecular spatial modulation (MSM)\nin molecular MIMO communication to increase the data rate of the system. Also,\nspecial detection methods are used, all of which are based on the threshold\nlevel detection method. They use diversity techniques in molecular\ncommunication systems if the channel matrix that we introduce is full rank.\nAlso, for a 2$\\times$1 system, we define an optimization problem to obtain the\nsuitable number of molecules for transmitting to reduce BER of this systems.\nThen the proposed modulation is generalized to $2\\times2$ and $4\\times4$\nsystems. In each of these systems, special detection methods based on the\nthreshold level detection are used. Finally, based on BER, systems using MSM\nare fairly compared to the systems that have similar data rates. The simulation\nresults show that the proposed modulation and detection methods reduce BER.\nWhereas the proposed methods are very simple and practical for molecular\nsystems.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.05954v1"
    },
    {
        "title": "The Effective Geometry Monte Carlo Algorithm: Applications to Molecular\n  Communication",
        "authors": [
            "Fatih Dinc",
            "Leander Thiele",
            "Bayram Cevdet Akdeniz"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In this work, we address the systematic biases and random errors stemming\nfrom finite step sizes encountered in diffusion simulations. We introduce the\nEffective Geometry Monte Carlo (EG-MC) simulation algorithm which modifies the\ngeometry of the receiver. We motivate our approach in a 1D toy model and then\napply our findings to a spherical absorbing receiver in a 3D unbounded\nenvironment. We show that with minimal computational cost, the impulse response\nof this receiver can be precisely simulated using EG-MC. Afterwards, we\ndemonstrate the accuracy of our simulations and give tight constraints on the\nsingle free parameter in EG-MC. Finally, we comment on the range of\napplicability of our results. While we present the EG-MC algorithm for the\nspecific case of molecular diffusion, we believe that analogous methods with\neffective geometry manipulations can be utilized to approach a variety of\nproblems in other branches of physics such as condensed matter physics and\ncosmological large scale structure simulations.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.06438v1"
    },
    {
        "title": "CRN++: Molecular Programming Language",
        "authors": [
            "Marko Vasic",
            "David Soloveichik",
            "Sarfraz Khurshid"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Synthetic biology is a rapidly emerging research area, with expected\nwide-ranging impact in biology, nanofabrication, and medicine. A key technical\nchallenge lies in embedding computation in molecular contexts where electronic\nmicro-controllers cannot be inserted. This necessitates effective\nrepresentation of computation using molecular components. While previous work\nestablished the Turing-completeness of chemical reactions, defining\nrepresentations that are faithful, efficient, and practical remains\nchallenging. This paper introduces CRN++, a new language for programming\ndeterministic (mass-action) chemical kinetics to perform computation. We\npresent its syntax and semantics, and build a compiler translating CRN++\nprograms into chemical reactions, thereby laying the foundation of a\ncomprehensive framework for molecular programming. Our language addresses the\nkey challenge of embedding familiar imperative constructs into a set of\nchemical reactions happening simultaneously and manipulating real-valued\nconcentrations. Although some deviation from ideal output value cannot be\navoided, we develop methods to minimize the error, and implement error analysis\ntools. We demonstrate the feasibility of using CRN++ on a suite of well-known\nalgorithms for discrete and real-valued computation. CRN++ can be easily\nextended to support new commands or chemical reaction implementations, and thus\nprovides a foundation for developing more robust and practical molecular\nprograms.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.07430v3"
    },
    {
        "title": "Crossbar-Constrained Technology Mapping for ReRAM based In-Memory\n  Computing",
        "authors": [
            "Debjyoti Bhattacharjee",
            "Yaswanth Tavva",
            "Arvind Easwaran",
            "Anupam Chattopadhyay"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In recent times, Resistive RAMs (ReRAMs) have gained significant prominence\ndue to their unique feature of supporting both non-volatile storage and logic\ncapabilities. ReRAM is also reported to provide extremely low power consumption\ncompared to the standard CMOS storage devices. As a result, researchers have\nexplored the mapping and design of diverse applications, ranging from\narithmetic to neuromorphic computing structures to ReRAM-based platforms.\nReVAMP, a general-purpose ReRAM computing platform, has been proposed recently\nto leverage the parallelism exhibited in a crossbar structure. However, the\ntechnology mapping on ReVAMP remains an open challenge. Though the technology\nmapping with device/area-constraints have been proposed, crossbar constraints\nare not considered so far. In this work, we address this problem. Two\ntechnology mapping flows are proposed, considering different runtime-efficiency\ntrade-offs. Both the mapping flows take crossbar constraints into account and\ngenerate feasible mapping for a variety of crossbar dimensions. Our proposed\nalgorithms are highly scalable and reveal important design hints for\nReRAM-based implementations.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.08195v1"
    },
    {
        "title": "Analytical Derivation of the Impulse Response for the Bounded 2-D\n  Diffusion Channel",
        "authors": [
            "Fatih Dinc",
            "Bayram Cevdet Akdeniz",
            "Ecda Erol",
            "Dilara Gokay",
            "Ezgi Tekgul",
            "Ali Emre Pusane",
            "Tuna Tugcu"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  This paper focuses on the derivation of the distribution of diffused\nparticles absorbed by an agent in a bounded environment. In particular, we\nanalogously consider to derive the impulse response of a molecular\ncommunication channel in 2-D and 3-D environment. In 2-D, the channel involves\na point transmitter that releases molecules to a circular absorbing receiver\nthat absorbs incoming molecules in an environment surrounded by a circular\nreflecting boundary. Considering this setup, the joint distribution of the\nmolecules on the circular absorbing receiver with respect to time and angle is\nderived. Using this distribution, the channel characteristics are examined.\nFurthermore, we also extend this channel model to 3-D using a cylindrical\nreceiver and investigate the channel properties. We also propose how to obtain\nan analytical solution for the unbounded 2-D channel from our derived\nsolutions, as no analytical derivation for this channel is present in the\nliterature.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.08784v1"
    },
    {
        "title": "Impact of Integrated Circuit Packaging on Synaptic Dynamics of\n  Memristive Devices",
        "authors": [
            "Aidana Irmanova",
            "Grant A. Ellis",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The memristor can be used as non volatile memory (NVM) and for emulating\nneuron behavior. It has the ability to switch between low resistance $R_{on}$\nand high resistance values $R_{off}$, and exhibit the synaptic dynamic\nbehaviour such as potentiation and depression. This paper presents a study on\npotentiation and depression of memristors in Quad Flat Pack. A comparison is\ndrawn between the memristors with and without the impact of parasitics of\npackaging, using measured data and equivalent circuit models. The parameters in\nmemristor and packaging models for the SPICE simulations were determined using\nmeasured data to reflect the memristor parasitics in Quad Flat Packs.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.10434v1"
    },
    {
        "title": "Near Zero-Energy Computation Using Quantum-dot Cellular Automata",
        "authors": [
            "Frank Sill Torres",
            "Philipp Niemann",
            "Robert Wille",
            "Rolf Drechsler"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Near zero-energy computing describes the concept of executing logic\noperations below the (kBT ln 2) energy limit. Landauer discussed that it is\nimpossible to break this limit as long as the computations are performed in the\nconventional, non-reversible way. But even if reversible computations were\nperformed, the basic energy needed for operating circuits realized in\nconventional technologies is still far above the (kBT ln 2) energy limit, i.e.\nthe circuits do not operate physically reversible. In contrast, novel\nnanotechnologies like Quantum-dot Cellular Automata (QCA) allow for\ncomputations with very low energy dissipation and, hence, are promising\ncandidates for breaking this limit. Accordingly, the design of reversible QCA\ncircuits is an active field of research. But whether QCA in general (and the\nproposed circuits in particular) are indeed able to operate in a logically and\nphysically reversible fashion is unknown thus far, because neither physical\nrealizations nor appropriate simulation approaches were available yet. In this\nwork, we address this gap by utilizing an established theoretical model that\nhas been implemented in a physics simulator enabling a precise consideration of\nhow energy is dissipated in QCA designs. Our results provide strong evidence\nthat QCA is indeed a suitable technology for near zero-energy computing.\nFurther, the first design of a logically and physically reversible adder\ncircuit is presented which serves as proof-of-concept for future circuits with\nthe ability of near zero-energy computing.\n",
        "pdf_link": "http://arxiv.org/pdf/1811.03894v2"
    },
    {
        "title": "Bias Scheme Reducing Transient Currents and Speeding up Read Operations\n  for 3-D Cross Point PCM",
        "authors": [
            "Yu Lei",
            "Meng Liu",
            "Houpeng Chen",
            "Xi Li",
            "Qian Wang",
            "Zhitang Song"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  3-D cross point phase change memory (PCM) is a promising emerging memory.\nHowever, dynamic performances of 3-D cross point PCM are limited and the role\nof bias scheme is unknown. Previous studies on bias schemes for planar memories\nuse static analyses to assess static array performances. Here, a high peak\ntransient read current is found to result in a long read access time. Three\nfactors which contribute to the high peak read current are analyzed. The\nproposed 2V/3 bias scheme and a single-reference parasitic-matching sensing\ncircuit are utilized in a 64Mbit 3-D cross point PCM. The sensing time is\nreduced by 22.5%. Designing bias schemes through dynamic analyses paves the way\nfor the development of high-performance 3-D PCM technology to boost the working\nefficiency of computing systems.\n  The following contents are the listed errors as mentioned in the comments for\nreasons of withdrawal: missing labels of Fig.1, lack of the explanation of the\npeak current on the sensing speed, lack of the reason of the chosen of 2V/3\nscheme, lack of influence of the parasitic capacitors, unclear explanation of\nthe factor that contributes to a high peak read current, lack of comparisons,\nlack of the explanation of the sneak current, lack of the explanations of the\nSRPM sensing circuit, lack of the define valuables like NM_{A1}, unclear\nexplanation of comparisons of the power consumption, wrong writing of the two\nconventional circuits, writing of 3D-IC, wrong writing of number of memory\nlayers, etc. These errors may confuse a good understanding of our work.\nTherefore, we decide to withdraw this manuscript from arXiv. We will\nsignificantly rewrite it and publish the correct and complete paper in the\nfuture.\n",
        "pdf_link": "http://arxiv.org/pdf/1811.04684v2"
    },
    {
        "title": "SLIM: Simultaneous Logic-in-Memory Computing Exploiting Bilayer Analog\n  OxRAM Devices",
        "authors": [
            "Sandeep Kaur Kingra",
            "Vivek Parmar",
            "Che-Chia Chang",
            "Boris Hudec",
            "Tuo-Hung Hou",
            "Manan Suri"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Von Neumann architecture based computers isolate/physically separate\ncomputation and storage units i.e. data is shuttled between computation unit\n(processor) and memory unit to realize logic/ arithmetic and storage functions.\nThis to-and-fro movement of data leads to a fundamental limitation of modern\ncomputers, known as the memory wall. Logic in-Memory (LIM) approaches aim to\naddress this bottleneck by computing inside the memory units and thereby\neliminating the energy-intensive and time-consuming data movement. However,\nmost LIM approaches reported in literature are not truly \"simultaneous\" as\nduring LIM operation the bitcell can be used only as a Memory cell or only as a\nLogic cell. The bitcell is not capable of storing both the Memory/Logic outputs\nsimultaneously. Here, we propose a novel 'Simultaneous Logic in-Memory' (SLIM)\nmethodology that allows to implement both Memory and Logic operations\nsimultaneously on the same bitcell in a non-destructive manner without losing\nthe previously stored Memory state. Through extensive experiments we\ndemonstrate the SLIM methodology using non-filamentary bilayer analog OxRAM\ndevices with NMOS transistors (2T-1R bitcell). Detailed programming scheme,\narray level implementation and controller architecture are also proposed.\nFurthermore, to study the impact of introducing SLIM array in the memory\nhierarchy, a simple image processing application (edge detection) is also\ninvestigated. It has been estimated that by performing all computations inside\nthe SLIM array, the total Energy Delay Product (EDP) reduces by ~ 40x in\ncomparison to a modern-day computer. EDP saving owing to reduction in data\ntransfer between CPU Memory is observed to be ~ 780x.\n",
        "pdf_link": "http://arxiv.org/pdf/1811.05772v2"
    },
    {
        "title": "Importance of the window function choice for the predictive modelling of\n  memristors",
        "authors": [
            "V. A. Slipko",
            "Y. V. Pershin"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Window functions are widely employed in memristor models to restrict the\nchanges of the internal state variables to specified intervals. Here we show\nthat the actual choice of window function is of significant importance for the\npredictive modelling of memristors. Using a recently formulated theory of\nmemristor attractors, we demonstrate that whether stable fixed points exist\ndepends on the type of window function used in the model. Our main findings are\nformulated in terms of two memristor attractor theorems, which apply to broad\nclasses of memristor models. As an example of our findings, we predict the\nexistence of stable fixed points in Biolek window function memristors and their\nabsence in memristors described by the Joglekar window function, when such\nmemristors are driven by periodic alternating polarity pulses. It is\nanticipated that the results of this study will contribute toward the\ndevelopment of more sophisticated models of memristive devices and systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1811.06649v2"
    },
    {
        "title": "On buildings that compute. A proposal",
        "authors": [
            "Andrew Adamatzky",
            "Konrad Szacilowski",
            "Dawid Przyczyna",
            "Zoran Konkoli",
            "Georgios Ch. Sirakoulis",
            "Liss C. Werner"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  We present ideas aimed at bringing revolutionary changes on architectures and\nbuildings of tomorrow by radically advancing the technology for the building\nmaterial concrete and hence building components. We propose that by using\nnanotechnology we could embed computation and sensing directly into the\nmaterial used for construction. Intelligent concrete blocks and panels advanced\nwith stimuli-responsive smart paints are the core of the proposed architecture.\nIn particular, the photo-responsive paint would sense the buildings internal\nand external environment while the nano-material-concrete composite material\nwould be capable of sensing the building environment and implement\nmassive-parallel information processing resulting in distributed decision\nmaking. A calibration of the proposed materials with in-materio suitable\ncomputational methods and corresponding building information modelling,\ncomputer-aided design and digital manufacturing tools could be achieved via\nmodels and prototypes of information processing at nano-level. The emergent\ntechnology sees a building as high-level massive-parallel computer ---\nassembled of computing concrete blocks. Based on the generic principles of\nneuromorphic computation and reservoir computing we envisage a single building\nor an urban quarter to turn into a large-scale sensing substrate. It could\nbehave as a universal computer, collecting and processing environmental\ninformation in situ enabling appropriate data fusion.\n",
        "pdf_link": "http://arxiv.org/pdf/1811.07440v1"
    },
    {
        "title": "Benchmarking Inverse Rashba-Edelstein Magnetoelectric Devices for\n  Neuromorphic Computing",
        "authors": [
            "Andrew W. Stephan",
            "Jiaxi Hu",
            "Steven J. Koester"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  We propose a new design for a cellular neural network with spintronic neurons\nand CMOS-based synapses. Harnessing the magnetoelectric and inverse\nRashba-Edelstein effects allows natural emulation of the behavior of an ideal\ncellular network. This combination of effects offers an increase in speed and\nefficiency over other spintronic neural networks. A rigorous performance\nanalysis via simulation is provided.\n",
        "pdf_link": "http://arxiv.org/pdf/1811.08624v1"
    },
    {
        "title": "The dry history of liquid computers",
        "authors": [
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  A liquid can be used to represent signals, actuate mechanical computing\ndevices and to modify signals via chemical reactions. We give a brief overview\nof liquid based computing devices developed over hundreds of years. These\ninclude hydraulic calculators, fluidic computers, micro-fluidic devices,\ndroplets, liquid marbles and reaction-diffusion chemical computers.\n",
        "pdf_link": "http://arxiv.org/pdf/1811.09989v1"
    },
    {
        "title": "Computing with Chemical Reaction Networks: A Tutorial",
        "authors": [
            "Robert Brijder"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Chemical reaction networks (CRNs) model the behavior of chemical reactions in\nwell-mixed solutions and they can be designed to perform computations. In this\ntutorial we give an overview of various computational models for CRNs.\nMoreover, we discuss a method to implement arbitrary (abstract) CRNs in a test\ntube using DNA. Finally, we discuss relationships between CRNs and other models\nof computation.\n",
        "pdf_link": "http://arxiv.org/pdf/1811.10361v1"
    },
    {
        "title": "Dilution with Digital Microfluidic Biochips: How Unbalanced Splits\n  Corrupt Target-Concentration",
        "authors": [
            "Sudip Poddar",
            "Robert Wille",
            "Hafizur Rahaman",
            "Bhargab B. Bhattacharya"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Sample preparation is an indispensable component of almost all biochemical\nprotocols, and it involves, among others, making dilutions and mixtures of\nfluids in certain ratios. Recent microfluidic technologies offer suitable\nplatforms for automating dilutions on-chip, and typically on a digital\nmicrofluidic biochip (DMFB), a sequence of (1:1) mix-split operations is\nperformed on fluid droplets to achieve the target concentration factor (CF) of\na sample. An (1:1) mixing model ideally comprises mixing of two unit-volume\ndroplets followed by a (balanced) splitting into two unit-volume\ndaughter-droplets. However, a major source of error in fluidic operations is\ndue to unbalanced splitting, where two unequal-volume droplets are produced\nfollowing a split. Such volumetric split-errors occurring in different\nmix-split steps of the reaction path often cause a significant drift in the\ntarget-CF of the sample, the precision of which cannot be compromised in\nlife-critical assays. In order to circumvent this problem, several\nerror-recovery or error-tolerant techniques have been proposed recently for\nDMFBs. Unfortunately, the impact of such fluidic errors on a target-CF and the\ndynamics of their behavior have not yet been rigorously analyzed. In this work,\nwe investigate the effect of multiple volumetric split-errors on various\ntarget-CFs during sample preparation. We also perform a detailed analysis of\nthe worst-case scenario, i.e., the condition when the error in a target-CF is\nmaximized. This analysis may lead to the development of new techniques for\nerror-tolerant sample preparation with DMFBs without using any sensing\noperation.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.00353v1"
    },
    {
        "title": "Trainable Associative Memory Neural Networks in a Quantum-Dot Cellular\n  Automata",
        "authors": [
            "James Stovold"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Quantum-dot cellular automata (QCAs) offer a diffusive computing paradigm\nwith picosecond transmission speed, making them an ideal candidate for moving\ndiffusive computing to real-world applications. By implementing a trainable\nassociative memory neural network into this substrate, we demonstrate that\nhigh-speed, high-density associative memory is feasible through QCAs. The\npresented design occupies $415\\text{nm}^2$ per neuron, which translates to\ncirca $240 \\text{ billion neurons/cm}^2$, or $28\\text{GB/cm}^2$ of memory\nstorage, offering a real possibility for large-scale associative memory\ncircuits. Results are presented from simulation, demonstrating correct working\nbehaviour of the associative memory in single neurons, two-neuron and\nfour-neuron arrays.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.00881v1"
    },
    {
        "title": "A Survey of Biological Building Blocks for Synthetic Molecular\n  Communication Systems",
        "authors": [
            "Christian A. SÃ¶ldner",
            "Eileen Socher",
            "Vahid Jamali",
            "Wayan Wicke",
            "Arman Ahmadzadeh",
            "Hans-Georg Breitinger",
            "Andreas Burkovski",
            "Kathrin Castiglione",
            "Robert Schober",
            "Heinrich Sticht"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Synthetic molecular communication (MC) is a new communication engineering\nparadigm which is expected to enable revolutionary applications such as smart\ndrug delivery and real-time health monitoring. The design and implementation of\nsynthetic MC systems (MCSs) at nano- and microscale is very challenging. This\nis particularly true for synthetic MCSs employing biological components as\ntransmitters and receivers or as interfaces with natural biological MCSs.\nNevertheless, since such biological components have been optimized by nature\nover billions of years, using them in synthetic MCSs is highly promising. This\npaper provides a survey of biological components that can potentially serve as\nthe main building blocks, i.e., transmitter, receiver, and signaling particles,\nfor the design and implementation of synthetic MCSs. Nature uses a large\nvariety of signaling particles of different sizes and with vastly different\nproperties for communication among biological entities. Here, we focus on three\nimportant classes of signaling particles: cations (specifically protons and\ncalcium ions), neurotransmitters (specifically acetylcholine, dopamine, and\nserotonin), and phosphopeptides. For each of these candidate signaling\nparticles, we present several specific transmitter and receiver structures\nmainly built upon proteins that are capable of performing the distinct\nphysiological functionalities required from the transmitters and receivers of\nMCSs. Moreover, we present options for both microscale implementation of MCSs\nas well as the micro-to-macroscale interfaces needed for experimental\nevaluation of MCSs. Furthermore, we outline new research directions for the\nimplementation and the theoretical design and analysis of the proposed\ntransmitter and receiver architectures.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.02221v3"
    },
    {
        "title": "Thermal switch of oscillation frequency in Belousov-Zhabotinsky liquid\n  marbles",
        "authors": [
            "Andrew Adamatzky",
            "Claire Fullarton",
            "Neil Phillips",
            "Ben De Lacy Costello",
            "Thomas C. Draper"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  External control of oscillation dynamics in the Belousov-Zhabotinsky reaction\nis important for many applications including encoding computing schemes. When\nconsidering the BZ reaction there are limited studies dealing with thermal\ncycling, particularly cooling, for external control. Recently, liquid marbles\n(LMs) have been demonstrated as a means of confining the Belousov-Zhabotinsky\nreaction in a system containing a solid-liquid interface. BZ LMs were prepared\nby rolling 50 {\\mu}l droplets in polyethylene (PE) powder. Oscillations of\nelectrical potential differences within the marble were recorded by inserting a\npair of electrodes through the LM powder coating into the BZ solution core.\nElectrical potential differences of up to 100mV were observed with an average\nperiod of oscillation ca. 44 s. BZ LMs were subsequently frozen to -1oC to\nobserve changes in the frequency of electrical potential oscillations. The\nfrequency of oscillations reduced upon freezing to 11mHz cf. 23mHz at ambient\ntemperature. The oscillation frequency of the frozen BZ LM returned to 23mHz\nupon warming to ambient temperature. Several cycles of frequency fluctuations\nwere able to be achieved.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.03961v1"
    },
    {
        "title": "Fully Memristive Spiking-Neuron Learning Framework and its Applications\n  on Pattern Recognition and Edge Detection",
        "authors": [
            "Zhiri Tang",
            "Yanhua Chen",
            "Shizhuo Ye",
            "Ruihan Hu",
            "Hao Wang",
            "Jin He",
            "Qijun Huang",
            "Sheng Chang"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Fully memristive spiking-neuron learning framework, which uses drift and\ndiffusion memristor models as axon and dendrite respectively, becomes a hot\ntopic recently with the development of memristor devices. Normally, some other\ndevices like resistor or capacitor are still necessary on recent works of fully\nmemristive learning framework. However, theoretically, one neuron needs axon\nand dendrite only, which makes technique process simpler and learning framework\nmore similar to biologic brain. In this paper, a fully memristive\nspiking-neuron learning framework is introduced, in which a neuron structure is\njust built of one drift and one diffusion memristive models. To verify it\nmerits, a feedforward neural network for pattern recognition and a cellular\nneural network for edge detection are designed. Experiment results show that\ncompared to other memristive neural networks, our framework's the processing\nspeed is much faster and the hardware resource is saved in pattern recognition\ndue to its simple structure. Further due to the dynamic filtering function of\ndiffusion memristor model in our learning framework, its peak signal noise\nratio (PSNR) is much higher than traditional algorithms in edge detection.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.05258v4"
    },
    {
        "title": "The pH sensitivity of solvated tectomer electronics",
        "authors": [
            "Alessandro Chiolerio",
            "Carsten Jost",
            "Thomas C. Draper",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Colloidal liquid robotics with embodied intelligence solutions mimicking\nbiologic systems, in response to the future increasingly distributed sensing\nand the resulting data to be managed, has been proposed as the next cybernetic\nparadigm. Solutions for data storage and readout in liquido require a physical\nstructure able to change configuration under electrical stimuli. We propose\ntectomers as a candidate for such an adaptive structure. A tectomer is a\noligomer made of few oligoglycine units with a common centre. Tectomers undergo\npH dependent assembly in a single layer supramers. Tectomers represent a stable\nparadigm, in their amorphous or crystalline forms, reversibly influenced by\nsolution pH, whose electronic properties are studied herein.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.05519v1"
    },
    {
        "title": "Channel Sensing in Molecular Communications with Single Type of Ligand\n  Receptors",
        "authors": [
            "Murat Kuscu",
            "Ozgur B. Akan"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Molecular Communications (MC) uses molecules as information carriers between\nnanomachines. MC channel in practice can be crowded with different types of\nmolecules, i.e., ligands, which can have similar binding properties causing\nsevere cross-talk on ligand receptors. Simultaneous sensing of multiple ligand\ntypes provides opportunities for eliminating interference of external molecular\nsources and multi-user interference (MUI), and developing new multiple access\ntechniques for MC nanonetworks. In this paper, we investigate channel sensing\nmethods that use only a single type of receptors and exploit the amount of time\nreceptors stay bound and unbound during ligand-receptor binding reaction to\nconcurrently estimate the concentration of multiple types of ligands. We derive\nthe Cram\\'er-Rao Lower Bound (CRLB) for multi-ligand estimation, and propose\npractical and low-complexity suboptimal estimators for channel sensing. We\nanalyze the performance of the proposed methods in terms of normalized mean\nsquared error (NMSE), and show that they can efficiently estimate the\nconcentration of ligands up to $10$ different types with an average NMSE far\nbelow $10^{-2}$. Lastly, we propose a synthetic receptor design based on\nmodified kinetic proofreading (KPR) scheme to sample the unbound and bound time\ndurations, and a Chemical Reaction Network (CRN) to perform the required\ncomputations in synthetic cells.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.05540v2"
    },
    {
        "title": "Transmitter and Receiver Architectures for Molecular Communications: A\n  Survey on Physical Design with Modulation, Coding and Detection Techniques",
        "authors": [
            "Murat Kuscu",
            "Ergin Dinc",
            "Bilgesu A. Bilgin",
            "Hamideh Ramezani",
            "Ozgur B. Akan"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Inspired by Nature, molecular communications (MC), i.e., use of molecules to\nencode, transmit and receive information, stands as the most promising\ncommunication paradigm to realize nanonetworks. Even though there has been\nextensive theoretical research towards nanoscale MC, there are no examples of\nimplemented nanoscale MC networks. The main reason for this lies in the\npeculiarities of nanoscale physics, challenges in nanoscale fabrication and\nhighly stochastic nature of biochemical domain of envisioned nanonetwork\napplications. This mandates developing novel device architectures and\ncommunication methods compatible with MC constraints. To that end, various\ntransmitter and receiver designs for MC have been proposed in literature\ntogether with numerable modulation, coding and detection techniques. However,\nthese works fall into domains of a very wide spectrum of disciplines, including\nbut not limited to information and communication theory, quantum physics,\nmaterials science, nanofabrication, physiology and synthetic biology.\nTherefore, we believe it is imperative for the progress of the field that, an\norganized exposition of cumulative knowledge on subject matter be compiled.\nThus, to fill this gap, in this comprehensive survey we review the existing\nliterature on transmitter and receiver architectures towards realizing MC\namongst nanomaterial-based nanomachines and/or biological entities, and provide\na complete overview of modulation, coding and detection techniques employed for\nMC. Moreover, we identify the most significant shortcomings and challenges in\nall these research areas, and propose potential solutions to overcome some of\nthem.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.05546v1"
    },
    {
        "title": "RDCSim: a GPU-Accelerated, Interactive Simulator for Reaction--Diffusion\n  Chemistry",
        "authors": [
            "James Stovold"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  This paper presents RDCSim, an interactive simulator for reaction--diffusion\nchemistry (RDC) research, being developed as part of an ongoing project\nstudying how humans interact with unconventional computing systems.\n  While much research into the computational properties of RDC makes use of\nsimulations, the development of multiple RDC simulations across different\nresearch groups can lead to results that are harder to reproduce. By automating\nthe storage of parameter values alongside simulation results, RDCSim aims to\nmake reproducing RDC results painless.\n  This paper presents the functionality of RDCSim, and verifies the behaviour\nof the underlying chemical simulation using two seminal examples from the RDC\nliterature: logical AND gates and chemical diodes.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.06535v1"
    },
    {
        "title": "Approximation Techniques for Stochastic Analysis of Biological Systems",
        "authors": [
            "Thakur Neupane",
            "Zhen Zhang",
            "Curtis Madsen",
            "Hao Zheng",
            "Chris J. Myers"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  There has been an increasing demand for formal methods in the design process\nof safety-critical synthetic genetic circuits. Probabilistic model checking\ntechniques have demonstrated significant potential in analyzing the intrinsic\nprobabilistic behaviors of complex genetic circuit designs. However, its\ninability to scale limits its applicability in practice. This chapter addresses\nthe scalability problem by presenting a state-space approximation method to\nremove unlikely states resulting in a reduced, finite state representation of\nthe infinite-state continuous-time Markov chain that is amenable to\nprobabilistic model checking. The proposed method is evaluated on a design of a\ngenetic toggle switch. Comparisons with another state-of-art tool demonstrates\nboth accuracy and efficiency of the presented method.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.07857v1"
    },
    {
        "title": "X-CHANGR: Changing Memristive Crossbar Mapping for Mitigating\n  Line-Resistance Induced Accuracy Degradation in Deep Neural Networks",
        "authors": [
            "Amogh Agrawal",
            "Chankyu Lee",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  There is widespread interest in emerging technologies, especially resistive\ncrossbars for accelerating Deep Neural Networks (DNNs). Resistive crossbars\noffer a highly-parallel and efficient matrix-vector-multiplication (MVM)\noperation. MVM being the most dominant operation in DNNs makes crossbars\nideally suited. However, various sources of device and circuit non-idealities\nlead to errors in the MVM output, thereby reducing DNN accuracy. Towards that\nend, we propose crossbar re-mapping strategies to mitigate line-resistance\ninduced accuracy degradation in DNNs, without having to re-train the learned\nweights, unlike most prior works. Line-resistances degrade the voltage levels\nalong the crossbar columns, thereby inducing more errors at the columns away\nfrom the drivers. We rank the DNN weights and kernels based on a sensitivity\nanalysis, and re-arrange the columns such that the most sensitive kernels are\nmapped closer to the drivers, thereby minimizing the impact of errors on the\noverall accuracy. We propose two algorithms $-$ static remapping strategy (SRS)\nand dynamic remapping strategy (DRS), to optimize the crossbar re-arrangement\nof a pre-trained DNN. We demonstrate the benefits of our approach on a standard\nVGG16 network trained using CIFAR10 dataset. Our results show that SRS and DRS\nlimit the accuracy degradation to 2.9\\% and 2.1\\%, respectively, compared to a\n5.6\\% drop from an as it is mapping of weights and kernels to crossbars. We\nbelieve this work brings an additional aspect for optimization, which can be\nused in tandem with existing mitigation techniques, such as in-situ\ncompensation, technology aware training and re-training approaches, to enhance\nsystem performance.\n",
        "pdf_link": "http://arxiv.org/pdf/1907.00285v1"
    },
    {
        "title": "Optical Reservoir Computing using multiple light scattering for chaotic\n  systems prediction",
        "authors": [
            "Jonathan Dong",
            "Mushegh Rafayelyan",
            "Florent Krzakala",
            "Sylvain Gigan"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Reservoir Computing is a relatively recent computational framework based on a\nlarge Recurrent Neural Network with fixed weights. Many physical\nimplementations of Reservoir Computing have been proposed to improve speed and\nenergy efficiency. In this study, we report new advances in Optical Reservoir\nComputing using multiple light scattering to accelerate the recursive\ncomputation of the reservoir states. Two different spatial light modulation\ntechnologies, namely, phase or binary amplitude modulations, are compared.\nPhase modulation is a promising direction already employed in other photonic\nimplementations of Reservoir Computing. Additionally, we report a\nDigital-Micromirror-based Reservoir Computing at up to 640 Hz, more than double\nthe previously reported frequency using a remotely controlled optical device\ndeveloped by LightOn, and present new binarization strategies to improve the\nperformance of binarized Reservoir Computing.\n",
        "pdf_link": "http://arxiv.org/pdf/1907.00657v2"
    },
    {
        "title": "Evolution of Technologies and Multivalued Circuits",
        "authors": [
            "Daniel Etiemble"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  For more than 45 years, many multi-valued circuits have been presented. With\nvery rare exceptions, they have been unsuccessful for fundamental reasons that\ncan be explained. Each time a new circuit technology is presented, a lot of new\nMVL circuits are proposed. Can new circuit technologies overcome the\nfundamental disadvantages of MVL circuits? The evolution of IC technologies in\nthe last decades unfortunately increases the disadvantage of MVL circuits\nversus binary ones. For non conventional technologies, only quantum devices\nlook promising, even if implementation is challenging and applications are\nrestricted to a small niche.\n",
        "pdf_link": "http://arxiv.org/pdf/1907.01451v1"
    },
    {
        "title": "Systematic method to evaluate energy dissipation in adiabatic\n  quantum-flux-parametron logic",
        "authors": [
            "Taiki Yamae",
            "Naoki Takeuchi",
            "Nobuyuki Yoshikawa"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Adiabatic quantum-flux-parametron (AQFP) logic is an energy-efficient\nsuperconductor logic. It operates with zero static power dissipation and very\nlow dynamic power dissipation owing to adiabatic switching. In previous\nnumerical studies, we have evaluated the energy dissipation of basic AQFP logic\ngates and demonstrated sub-kBT switching energy, where kB is the Boltzmann's\nconstant and T is the temperature, by integrating the product of the excitation\ncurrent and voltage associated with the gates over time. However, this method\nis not applicable to complex logic gates, especially those in which the number\nof inputs is different from the number of outputs. In the present study, we\nestablish a systematic method to evaluate the energy dissipation of general\nAQFP logic gates. In the proposed method, the energy dissipation is calculated\nby subtracting the energy dissipation of the peripheral circuits from that of\nthe entire circuit. In this way, the energy change due to the interaction\nbetween gates, which makes it difficult to evaluate the energy dissipation, can\nbe deducted. We evaluate the energy dissipation of a majority gate using this\nmethod.\n",
        "pdf_link": "http://arxiv.org/pdf/1907.03962v2"
    },
    {
        "title": "A portable potentiometric electronic tongue leveraging smartphone and\n  cloud platforms",
        "authors": [
            "Patrick W. Ruch",
            "Rui Hu",
            "Luca Capua",
            "Yuksel Temiz",
            "Stephan Paredes",
            "Antonio Lopez Marin",
            "Jorge Barroso Carmona",
            "Aaron Cox",
            "Eiji Nakamura",
            "Keiji Matsumoto"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Electronic tongues based on potentiometry offer the prospect of rapid and\ncontinuous chemical fingerprinting for portable and remote systems. The present\ncontribution presents a technology platform including a miniaturized electronic\ntongue based on electropolymerized ion-sensitive films, microcontroller-based\ndata acquisition, a smartphone interface and cloud computing back-end for data\nstorage and deployment of machine learning models. The sensor array records a\nseries of differential voltages without use of a true reference electrode and\nthe resulting time-series potentiometry data is used to train supervised\nmachine learning algorithms. For trained systems, inferencing tasks such as the\nclassification of liquids are realized within less than 1 minute including data\nacquisition at the edge and inference using the cloud-deployed machine learning\nmodel. Preliminary demonstration of the complete electronic tongue technology\nstack is reported for the classification of beverages and mineral water.\n",
        "pdf_link": "http://arxiv.org/pdf/1907.06641v1"
    },
    {
        "title": "On resistance switching and oscillations in tubulin microtubule droplets",
        "authors": [
            "Alessandro Chiolerio",
            "Thomas C. Draper",
            "Richard Mayne",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  We study electrical properties of Taxol-stabilised microtubule (MT) ensembles\nin a droplet of water. We demonstrate that the MT droplets act as electrical\nswitches. Also, a stimulation of a MT droplet with a positive fast impulse\ncauses oscillation of the droplet's resistance. The findings will pave a way\ntowards future designs of MT-based sensing and computing devices, including\ndata storage and featuring liquid state.\n",
        "pdf_link": "http://arxiv.org/pdf/1907.07356v1"
    },
    {
        "title": "Memristive Devices for Computation-In-Memory",
        "authors": [
            "Jintao Yu",
            "Hoang Anh Du Nguyen",
            "Lei Xie",
            "Mottaqiallah Taouil",
            "Said Hamdioui"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  CMOS technology and its continuous scaling have made electronics and\ncomputers accessible and affordable for almost everyone on the globe; in\naddition, they have enabled the solutions of a wide range of societal problems\nand applications. Today, however, both the technology and the computer\narchitectures are facing severe challenges/walls making them incapable of\nproviding the demanded computing power with tight constraints. This motivates\nthe need for the exploration of novel architectures based on new device\ntechnologies; not only to sustain the financial benefit of technology scaling,\nbut also to develop solutions for extremely demanding emerging applications.\nThis paper presents two computation-in-memory based accelerators making use of\nemerging memristive devices; they are Memristive Vector Processor and RRAM\nAutomata Processor. The preliminary results of these two accelerators show\nsignificant improvement in terms of latency, energy and area as compared to\ntoday's architectures and design.\n",
        "pdf_link": "http://arxiv.org/pdf/1907.07898v1"
    },
    {
        "title": "Error-triggered Three-Factor Learning Dynamics for Crossbar Arrays",
        "authors": [
            "Melika Payvand",
            "Mohammed Fouda",
            "Fadi Kurdahi",
            "Ahmed Eltawil",
            "Emre O. Neftci"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Recent breakthroughs suggest that local, approximate gradient descent\nlearning is compatible with Spiking Neural Networks (SNNs). Although SNNs can\nbe scalably implemented using neuromorphic VLSI, an architecture that can learn\nin-situ as accurately as conventional processors is still missing. Here, we\npropose a subthreshold circuit architecture designed through insights obtained\nfrom machine learning and computational neuroscience that could achieve such\naccuracy. Using a surrogate gradient learning framework, we derive local,\nerror-triggered learning dynamics compatible with crossbar arrays and the\ntemporal dynamics of SNNs. The derivation reveals that circuits used for\ninference and training dynamics can be shared, which simplifies the circuit and\nsuppresses the effects of fabrication mismatch. We present SPICE simulations on\nXFAB 180nm process, as well as large-scale simulations of the spiking neural\nnetworks on event-based benchmarks, including a gesture recognition task. Our\nresults show that the number of updates can be reduced hundred-fold compared to\nthe standard rule while achieving performances that are on par with the\nstate-of-the-art.\n",
        "pdf_link": "http://arxiv.org/pdf/1910.06152v1"
    },
    {
        "title": "Spherical Diffusion Model with Semi-Permeable Boundary: A Transfer\n  Function Approach",
        "authors": [
            "Maximilian SchÃ¤fer",
            "Wayan Wicke",
            "Werner Haselmayr",
            "Rudolf Rabenstein",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  The derivation of suitable analytical models is an important step for the\ndesign and analysis of molecular communication systems. However, many existing\nmodels have limited applicability in practical scenarios due to various\nsimplifications (e.g., assumption of an unbounded environment). In this paper,\nwe develop a realistic model for particle diffusion in a bounded sphere and\nparticle transport through a semi-permeable boundary. This model can be used\nfor various applications, such as modeling of inter-/intra-cell communication\nor the release process of drug carriers. The proposed analytical model is based\non a transfer function approach, which allows for fast numerical evaluation and\nprovides insights into the impact of the relevant molecular communication\nsystem parameters. The proposed solution of the bounded spherical diffusion\nproblem is formulated in terms of a state-space description and the\nsemi-permeable boundary is accounted for by a feedback loop. Particle-based\nsimulations verify the proposed modeling approach.\n",
        "pdf_link": "http://arxiv.org/pdf/1910.14319v2"
    },
    {
        "title": "Hardware Design for Autonomous Bayesian Networks",
        "authors": [
            "Rafatul Faria",
            "Jan Kaiser",
            "Kerem Y. Camsari",
            "Supriyo Datta"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Directed acyclic graphs or Bayesian networks that are popular in many AI\nrelated sectors for probabilistic inference and causal reasoning can be mapped\nto probabilistic circuits built out of probabilistic bits (p-bits), analogous\nto binary stochastic neurons of stochastic artificial neural networks. In order\nto satisfy standard statistical results, individual p-bits not only need to be\nupdated sequentially, but also in order from the parent to the child nodes,\nnecessitating the use of sequencers in software implementations. In this\narticle, we first use SPICE simulations to show that an autonomous hardware\nBayesian network can operate correctly without any clocks or sequencers, but\nonly if the individual p-bits are appropriately designed. We then present a\nsimple behavioral model of the autonomous hardware illustrating the essential\ncharacteristics needed for correct sequencer-free operation. This model is also\nbenchmarked against SPICE simulations and can be used to simulate large scale\nnetworks. Our results could be useful in the design of hardware accelerators\nthat use energy efficient building blocks suited for low-level implementations\nof Bayesian networks. The autonomous massively parallel operation of our\nproposed stochastic hardware has biological relevance since neural dynamics in\nbrain is also stochastic and autonomous by nature.\n",
        "pdf_link": "http://arxiv.org/pdf/2003.01767v2"
    },
    {
        "title": "GENIEx: A Generalized Approach to Emulating Non-Ideality in Memristive\n  Xbars using Neural Networks",
        "authors": [
            "Indranil Chakraborty",
            "Mustafa Fayez Ali",
            "Dong Eun Kim",
            "Aayush Ankit",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The analog nature of computing in Memristive crossbars poses significant\nissues due to various non-idealities such as: parasitic resistances, non-linear\nI-V characteristics of the device etc. The non-idealities can have a\ndetrimental impact on the functionality i.e. computational accuracy of\ncrossbars. Past works have explored modeling the non-idealities using\nanalytical techniques. However, several non-idealities have data dependent\nbehavior. This can not be captured using analytical (non data-dependent) models\nthereby, limiting their suitability in predicting application accuracy.\n  To address this, we propose a Generalized Approach to Emulating Non-Ideality\nin Memristive Crossbars using Neural Networks (GENIEx), which accurately\ncaptures the data-dependent nature of non-idealities. We perform extensive\nHSPICE simulations of crossbars with different voltage and conductance\ncombinations. Following that, we train a neural network to learn the transfer\ncharacteristics of the non-ideal crossbar. Next, we build a functional\nsimulator which includes key architectural facets such as \\textit{tiling}, and\n\\textit{bit-slicing} to analyze the impact of non-idealities on the\nclassification accuracy of large-scale neural networks. We show that GENIEx\nachieves \\textit{low} root mean square errors (RMSE) of $0.25$ and $0.7$ for\nlow and high voltages, respectively, compared to HSPICE. Additionally, the\nGENIEx errors are $7\\times$ and $12.8\\times$ better than an analytical model\nwhich can only capture the linear non-idealities. Further, using the functional\nsimulator and GENIEx, we demonstrate that an analytical model can overestimate\nthe degradation in classification accuracy by $\\ge 10\\%$ on CIFAR-100 and\n$3.7\\%$ on ImageNet datasets compared to GENIEx.\n",
        "pdf_link": "http://arxiv.org/pdf/2003.06902v1"
    },
    {
        "title": "Memristive Learning Cellular Automata: Theory and Applications",
        "authors": [
            "Rafailia-Eleni Karamani",
            "Iosif-Angelos Fyrigos",
            "Vasileios Ntinas",
            "Orestis Liolis",
            "Giorgos Dimitrakopoulos",
            "Mustafa Altun",
            "Andrew Adamatzky",
            "Mircea R. Stan",
            "Georgios Ch. Sirakoulis"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Memristors are novel non volatile devices that manage to combine storing and\nprocessing capabilities in the same physical place.Their nanoscale dimensions\nand low power consumption enable the further design of various nanoelectronic\nprocessing circuits and corresponding computing architectures, like\nneuromorhpic, in memory, unconventional, etc.One of the possible ways to\nexploit the memristor's advantages is by combining them with Cellular Automata\n(CA).CA constitute a well known non von Neumann computing architecture that is\nbased on the local interconnection of simple identical cells forming\nN-dimensional grids.These local interconnections allow the emergence of global\nand complex phenomena.In this paper, we propose a hybridization of the CA\noriginal definition coupled with memristor based implementation, and, more\nspecifically, we focus on Memristive Learning Cellular Automata (MLCA), which\nhave the ability of learning using also simple identical interconnected cells\nand taking advantage of the memristor devices inherent variability.The proposed\nMLCA circuit level implementation is applied on optimal detection of edges in\nimage processing through a series of SPICE simulations, proving its robustness\nand efficacy.\n",
        "pdf_link": "http://arxiv.org/pdf/2003.06983v1"
    },
    {
        "title": "Capacitive storage in mycelium substrate",
        "authors": [
            "Alexander E. Beasley",
            "Anna L. Powell",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The emerging field of living technologies aims to create new functional\nhybrid materials in which living systems interface with artificial ones.\nCombining research into living technologies with emerging developments in\ncomputing architecture has enabled the generation of organic electronics from\nplants and slime mould. Here, we expand on this work by studying capacitive\nproperties of a substrate colonised by mycelium of grey oyster fungi, Pleurotus\nostreatus. Capacitors play a fundamental role in traditional analogue and\ndigital electronic systems and have a range of uses including sensing, energy\nstorage and filter circuits. Mycelium has the potential to be used as an\norganic replacement for traditional capacitor technology. Here, were show that\nthe capacitance of mycelium is in the order of hundreds of pico-Farads. We also\ndemonstrate that the charge density of the mycelium `dielectric' decays rapidly\nwith increasing distance from the source probes. This is important as it\nindicates that small cells of mycelium could be used as a charge carrier or\nstorage medium, when employed as part of an array with reasonable density.\n",
        "pdf_link": "http://arxiv.org/pdf/2003.07816v1"
    },
    {
        "title": "Fungal photosensors",
        "authors": [
            "Alexander E. Beasley",
            "Anna L. Powell",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The rapidly developing research field of organic analogue sensors aims to\nreplace traditional semiconductors with naturally occurring materials.\nPhotosensors, or photodetectors, change their electrical properties in response\nto the light levels they are exposed to. Organic photosensors can be\nfunctionalised to respond to specific wavelengths, from ultra-violet to red\nlight. Performing cyclic voltammetry on fungal mycelium and fruiting bodies\nunder different lighting conditions shows no appreciable response to changes in\nlighting condition. However, functionalising the specimen using PEDOT:PSS\nyields in a photosensor that produces large, instantaneous current spikes when\nthe light conditions change. Future works would look at interfacing this\norganic photosensor with an appropriate digital back-end for interpreting and\nprocessing the response.\n",
        "pdf_link": "http://arxiv.org/pdf/2003.07825v1"
    },
    {
        "title": "Storing and retrieving wavefronts with resistive temporal memory",
        "authors": [
            "Advait Madhavan",
            "Mark D. Stiles"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  We extend the reach of temporal computing schemes by developing a memory for\nmulti-channel temporal patterns or \"wavefronts.\" This temporal memory\nre-purposes conventional one-transistor-one-resistor (1T1R) memristor crossbars\nfor use in an arrival-time coded, single-event-per-wire temporal computing\nenvironment. The memristor resistances and the associated circuit capacitances\nprovide the necessary time constants, enabling the memory array to store and\nretrieve wavefronts. The retrieval operation of such a memory is naturally in\nthe temporal domain and the resulting wavefronts can be used to trigger\ntime-domain computations. While recording the wavefronts can be done using\nstandard digital techniques, that approach has substantial translation costs\nbetween temporal and digital domains. To avoid these costs, we propose a spike\ntiming dependent plasticity (STDP) inspired wavefront recording scheme to\ncapture incoming wavefronts. We simulate these designs with experimentally\nvalidated memristor models and analyze the effects of memristor non-idealities\non the operation of such a memory.\n",
        "pdf_link": "http://arxiv.org/pdf/2003.09355v1"
    },
    {
        "title": "Microfabricated Neuroaccelerometer: Integrating Sensing and Reservoir\n  Computing in MEMS",
        "authors": [
            "Bruno Barazani",
            "Guillaume Dion",
            "Jean-FranÃ§ois Morissette",
            "Louis Beaudoin",
            "Julien Sylvestre"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  This study presents the design, fabrication, and test of a micro\naccelerometer with intrinsic processing capabilities, that integrates the\nfunctions of sensing and computing in the same MEMS. The device consists of an\ninertial mass electrostatically coupled to an oscillating beam through a gap of\n8 {\\mu}m. The motion of the inertial mass modulates an AC electrostatic field\nthat drives the beam in its non-linear regime. This non-linearity is used to\nimplement machine learning in the mechanical domain, using reservoir computing\nwith delayed feedback to process the acceleration information provided by the\ninertial mass. The device is microfabricated on a silicon-on-insulator\nsubstrate using conventional MEMS processes. Dynamic characterization showed\ngood accelerometer functionalities, with an inertial mass sensitivity on the\norder of 100 mV/g from 250 to 1300 Hz and a natural frequency of 1.7 kHz. In\norder to test the device computing capabilities, two different machine learning\nbenchmarks were implemented, with the inputs fed to the device as\naccelerations. The neuromorphic MEMS accelerometer was able to accurately\nemulate non-linear autoregressive moving average models and compute the parity\nof random bit streams. These results were obtained in a test system with a\nnon-trivial transfer function, showing a robustness that is well-suited to\nanticipated applications.\n",
        "pdf_link": "http://arxiv.org/pdf/2003.10581v1"
    },
    {
        "title": "Tactile sensing and computing on a random network of conducting fluid\n  channels",
        "authors": [
            "Alessandro Chiolerio",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Liquid electronic sensors are typically based on regular arrays of channels\nfilled with a conductive liquid. We propose that a random planar network of\nconducting liquid allows us for a wider spectrum of electrical responses and\nlocalisation of tactile stimuli. We also speculate that a computation protocol\ncan be implemented on such a network, featuring mechanical inputs and\nelectrical outputs. Our results pave a way towards future developments on\nsensing and computing wearables with disordered sensing networks structure.\n",
        "pdf_link": "http://arxiv.org/pdf/2003.12094v1"
    },
    {
        "title": "A Hybrid FeMFET-CMOS Analog Synapse Circuit for Neural Network Training\n  and Inference",
        "authors": [
            "Arman Kazemi",
            "Ramin Rajaei",
            "Kai Ni",
            "Suman Datta",
            "Michael Niemier",
            "X. Sharon Hu"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  An analog synapse circuit based on ferroelectric-metal field-effect\ntransistors is proposed, that offers 6-bit weight precision. The circuit is\ncomprised of volatile least significant bits (LSBs) used solely during\ntraining, and non-volatile most significant bits (MSBs) used for both training\nand inference. The design works at a 1.8V logic-compatible voltage, provides\n10^10 endurance cycles, and requires only 250ps update pulses. A variant of\nLeNet trained with the proposed synapse achieves 98.2% accuracy on MNIST, which\nis only 0.4% lower than an ideal implementation of the same network with the\nsame bit precision. Furthermore, the proposed synapse offers improvements of up\nto 26% in area, 44.8% in leakage power, 16.7% in LSB update pulse duration, and\ntwo orders of magnitude in endurance cycles, when compared to state-of-the-art\nhybrid synaptic circuits. Our proposed synapse can be extended to an 8-bit\ndesign, enabling a VGG-like network to achieve 88.8% accuracy on CIFAR-10 (only\n0.8% lower than an ideal implementation of the same network).\n",
        "pdf_link": "http://arxiv.org/pdf/2004.00703v1"
    },
    {
        "title": "FeCAM: A Universal Compact Digital and Analog Content Addressable Memory\n  Using Ferroelectric",
        "authors": [
            "Xunzhao Yin",
            "Chao Li",
            "Qingrong Huang",
            "Li Zhang",
            "Michael Niemier",
            "Xiaobo Sharon Hu",
            "Cheng Zhuo",
            "Kai Ni"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Ferroelectric field effect transistors (FeFETs) are being actively\ninvestigated with the potential for in-memory computing (IMC) over other\nnon-volatile memories (NVMs). Content Addressable Memories (CAMs) are a form of\nIMC that performs parallel searches for matched entries over a memory array for\na given input query. CAMs are widely used for data-centric applications that\ninvolve pattern matching and search functionality. To accommodate the ever\nexpanding data, it is attractive to resort to analog CAM for memory density\nimprovement. However, the digital CAM design nowadays based on standard CMOS or\nemerging nonvolatile memories (e.g., resistive storage devices) is already\nchallenging due to area, power, and cost penalties. Thus, it can be extremely\nexpensive to achieve analog CAM with those technologies due to added cell\ncomponents. As such, we propose, for the first time, a universal compact FeFET\nbased CAM design, FeCAM, with search and storage functionality enabled in\ndigital and analog domain simultaneously. By exploiting the multi-level-cell\n(MLC) states of FeFET, FeCAM can store and search inputs in either digital or\nanalog domain. We perform a device-circuit co-design of the proposed FeCAM and\nvalidate its functionality and performance using an experimentally calibrated\nFeFET model. Circuit level simulation results demonstrate that FeCAM can either\nstore continuous matching ranges or encode 3-bit data in a single CAM cell.\nWhen compared with the existing digital CMOS based CAM approaches, FeCAM is\nfound to improve both memory density by 22.4X and energy saving by 8.6/3.2X for\nanalog/digital modes, respectively. In the CAM-related application, our\nevaluations show that FeCAM can achieve 60.5X/23.1X saving in area/search\nenergy compared with conventional CMOS based CAMs.\n",
        "pdf_link": "http://arxiv.org/pdf/2004.01866v2"
    },
    {
        "title": "Accurate Emulation of Memristive Crossbar Arrays for In-Memory Computing",
        "authors": [
            "Anastasios Petropoulos",
            "Irem Boybat",
            "Manuel Le Gallo",
            "Evangelos Eleftheriou",
            "Abu Sebastian",
            "Theodore Antonakopoulos"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  In-memory computing is an emerging non-von Neumann computing paradigm where\ncertain computational tasks are performed in memory by exploiting the physical\nattributes of the memory devices. Memristive devices such as phase-change\nmemory (PCM), where information is stored in terms of their conductance levels,\nare especially well suited for in-memory computing. In particular, memristive\ndevices, when organized in a crossbar configuration can be used to perform\nmatrix-vector multiply operations by exploiting Kirchhoff's circuit laws. To\nexplore the feasibility of such in-memory computing cores in applications such\nas deep learning as well as for system-level architectural exploration, it is\nhighly desirable to develop an accurate hardware emulator that captures the key\nphysical attributes of the memristive devices. Here, we present one such\nemulator for PCM and experimentally validate it using measurements from a PCM\nprototype chip. Moreover, we present an application of the emulator for neural\nnetwork inference where our emulator can capture the conductance evolution of\napproximately 400,000 PCM devices remarkably well.\n",
        "pdf_link": "http://arxiv.org/pdf/2004.03073v1"
    },
    {
        "title": "Crosstalk Noise based Configurable Computing: A New Paradigm for Digital\n  Electronics",
        "authors": [
            "Naveen Kumar Macha",
            "Md Arif Iqbal",
            "Bhavana Tejaswini Repalle",
            "Sehtab Hossain",
            "Mostafizur Rahman"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The past few decades have seen exponential growth in capabilities of digital\nelectronics primarily due to the ability to scale Integrated Circuits (ICs) to\nsmaller dimensions while attaining power and performance benefits. That\nscalability is now being challenged due to the lack of scaled transistor\nperformance and also manufacturing complexities [1]-[5]. In addition, the\ngrowing cyber threat in fabless manufacturing era poses a new front that modern\nICs need to withstand. We present a new noise based computing where the\ninterconnect interference between nanoscale metal lines is intentionally\nengineered to exhibit programmable Boolean logic behavior. The reliance on just\ncoupling between metal lines and not on transistors for computing, and the\nprogrammability are the foundations for better scalability, and security by\nobscurity. Here, we show experimental evidence of a functioning Crosstalk\ncomputing chip at 65nm technology. Our demonstration of computing constructs,\ngate level configurability and utilization of foundry processes show\nfeasibility. These results in conjunction with our simulation results at 7nm\nfor various benchmarks, which show over 48%, 57%, and 10% density, power and\nperformance respectively, gains over equivalent CMOS in the best case, show\npotentials. The benefits of Crosstalk circuits and inherent programmable\nfeatures set it apart and make it a promising prospect for future electronics.\n",
        "pdf_link": "http://arxiv.org/pdf/2004.08040v1"
    },
    {
        "title": "MemTorch: An Open-source Simulation Framework for Memristive Deep\n  Learning Systems",
        "authors": [
            "Corey Lammie",
            "Wei Xiang",
            "BernabÃ© Linares-Barranco",
            "Mostafa Rahimi Azghadi"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Memristive devices have shown great promise to facilitate the acceleration\nand improve the power efficiency of Deep Learning (DL) systems. Crossbar\narchitectures constructed using these Resistive Random-Access Memory (RRAM)\ndevices can be used to efficiently implement various in-memory computing\noperations, such as Multiply Accumulate (MAC) and unrolled-convolutions, which\nare used extensively in Deep Neural Networks (DNNs) and Convolutional Neural\nNetworks (CNNs). However, memristive devices face concerns of aging and\nnon-idealities, which limit the accuracy, reliability, and robustness of\nMemristive Deep Learning Systems (MDLSs), that should be considered prior to\ncircuit-level realization. This Original Software Publication (OSP) presents\nMemTorch, an open-source framework for customized large-scale memristive DL\nsimulations, with a refined focus on the co-simulation of device\nnon-idealities. MemTorch also facilitates co-modelling of key crossbar\nperipheral circuitry. MemTorch adopts a modernized soft-ware engineering\nmethodology and integrates directly with the well-known PyTorch Machine\nLearning (ML) library\n",
        "pdf_link": "http://arxiv.org/pdf/2004.10971v4"
    },
    {
        "title": "Resiliency Analysis and Improvement of Variational Quantum Factoring in\n  Superconducting Qubit",
        "authors": [
            "Ling Qiu",
            "Mahabubul Alam",
            "Abdullah Ash-Saki",
            "Swaroop Ghosh"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Variational algorithm using Quantum Approximate Optimization Algorithm (QAOA)\ncan solve the prime factorization problem in near-term noisy quantum computers.\nConventional Variational Quantum Factoring (VQF) requires a large number of\n2-qubit gates (especially for factoring a large number) resulting in deep\ncircuits. The output quality of the deep quantum circuit is degraded due to\nerrors limiting the computational power of quantum computing. In this paper, we\nexplore various transformations to optimize the QAOA circuit for integer\nfactorization. We propose two criteria to select the optimal quantum circuit\nthat can improve the noise resiliency of VQF.\n",
        "pdf_link": "http://arxiv.org/pdf/2004.12447v1"
    },
    {
        "title": "Implementation of a 12-Million Hodgkin-Huxley Neuron Network on a Single\n  Chip",
        "authors": [
            "Byungik Ahn"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Understanding the human brain is the biggest challenge for scientists in the\ntwenty-first century. The Hodgkin-Huxley (HH) model is one of the most\nsuccessful mathematical models for bio-realistic simulations of the brain.\nHowever, the simulation of HH neurons involves complex computation, which makes\nthe implementation of large-scale brain networks difficult. In this paper, we\npropose a hardware architecture that efficiently computes a large-scale network\nof HH neurons. This architecture is based on the neuron machine hardware\narchitecture, which has the limitation of speed as it has only one computation\nnode. The proposed architecture is essentially a non-Von Neumann synchronous\nsystem with multiple computation nodes, called hardware neurons, to achieve\nlinear speedup. In this paper, the design of a digital circuit that computes\nlarge-scale networks of HH neurons is presented as an example to provide a\ndetailed description of the proposed architecture. This design supports axonal\nconduction delay of spikes and short- and long-term plasticity synapses, along\nwith floating-point precision HH neurons. The design is implemented on a\nfield-programmable gate array (FPGA) chip and computes a network of one million\nHH neurons in near real time. The implemented system can compute a network with\nup to 12 million HH neurons and 600 million synapses. The proposed design\nmethod can facilitate the design of systems supporting complex neuron models\nand their flexible implementation on reconfigurable FPGA chips.\n",
        "pdf_link": "http://arxiv.org/pdf/2004.13334v1"
    },
    {
        "title": "Physics Successfully Implements Lagrange Multiplier Optimization",
        "authors": [
            "Sri Krishna Vadlamani",
            "Tianyao Patrick Xiao",
            "Eli Yablonovitch"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Optimization is a major part of human effort. While being mathematical,\noptimization is also built into physics. For example, physics has the principle\nof Least Action, the principle of Minimum Entropy Generation, and the\nVariational Principle. Physics also has physical annealing which, of course,\npreceded computational Simulated Annealing. Physics has the Adiabatic\nPrinciple, which in its quantum form is called Quantum Annealing. Thus,\nphysical machines can solve the mathematical problem of optimization, including\nconstraints. Binary constraints can be built into the physical optimization. In\nthat case the machines are digital in the same sense that a flip-flop is\ndigital. A wide variety of machines have had recent success at optimizing the\nIsing magnetic energy. We demonstrate in this paper that almost all those\nmachines perform optimization according to the Principle of Minimum Entropy\nGeneration as put forth by Onsager. Further, we show that this optimization is\nin fact equivalent to Lagrange multiplier optimization for constrained\nproblems. We find that the physical gain coefficients which drive those systems\nactually play the role of the corresponding Lagrange Multipliers.\n",
        "pdf_link": "http://arxiv.org/pdf/2007.05882v2"
    },
    {
        "title": "Embracing the Unreliability of Memory Devices for Neuromorphic Computing",
        "authors": [
            "Marc Bocquet",
            "Tifenn Hirtzlin",
            "Jacques-Olivier Klein",
            "Etienne Nowak",
            "Elisa Vianello",
            "Jean-Michel Portal",
            "Damien Querlioz"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The emergence of resistive non-volatile memories opens the way to highly\nenergy-efficient computation near- or in-memory. However, this type of\ncomputation is not compatible with conventional ECC, and has to deal with\ndevice unreliability. Inspired by the architecture of animal brains, we present\na manufactured differential hybrid CMOS/RRAM memory architecture suitable for\nneural network implementation that functions without formal ECC. We also show\nthat using low-energy but error-prone programming conditions only slightly\nreduces network accuracy.\n",
        "pdf_link": "http://arxiv.org/pdf/2007.06238v1"
    },
    {
        "title": "Spin-Hall MTJ Cells for Intra-Column Competition in Hierarchical\n  Temporal Memory",
        "authors": [
            "Andrew W. Stephan",
            "Steven J. Koester"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  We propose a dedicated winner-take-all circuit to efficiently implement the\nintra-column competition between cells in Hierarchical Temporal Memory which is\na crucial part of the algorithm. All inputs and outputs are charge-based for\ncompatibility with standard CMOS. The circuit incorporates memristors for\ncompetitive advantage to emulate a column with a cell in a predictive state.\nThe circuit can also detect columns 'bursting' by passive averaging and\ncomparison of the cell outputs. The proposed spintronic devices and circuit are\nthoroughly described and a series of simulations are used to predict the\nperformance. The simulations indicate that the circuit can complete a\nnine-cell, nine-input competition operation in under 15 ns at a cost of about\n25 pJ.\n",
        "pdf_link": "http://arxiv.org/pdf/2007.08659v1"
    },
    {
        "title": "Implementation of Ternary Weights with Resistive RAM Using a Single\n  Sense Operation per Synapse",
        "authors": [
            "Axel Laborieux",
            "Marc Bocquet",
            "Tifenn Hirtzlin",
            "Jacques-Olivier Klein",
            "Etienne Nowak",
            "Elisa Vianello",
            "Jean-Michel Portal",
            "Damien Querlioz"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The design of systems implementing low precision neural networks with\nemerging memories such as resistive random access memory (RRAM) is a\nsignificant lead for reducing the energy consumption of artificial\nintelligence. To achieve maximum energy efficiency in such systems, logic and\nmemory should be integrated as tightly as possible. In this work, we focus on\nthe case of ternary neural networks, where synaptic weights assume ternary\nvalues. We propose a two-transistor/two-resistor memory architecture employing\na precharge sense amplifier, where the weight value can be extracted in a\nsingle sense operation. Based on experimental measurements on a hybrid 130 nm\nCMOS/RRAM chip featuring this sense amplifier, we show that this technique is\nparticularly appropriate at low supply voltage, and that it is resilient to\nprocess, voltage, and temperature variations. We characterize the bit error\nrate in our scheme. We show based on neural network simulation on the CIFAR-10\nimage recognition task that the use of ternary neural networks significantly\nincreases neural network performance, with regards to binary ones, which are\noften preferred for inference hardware. We finally evidence that the neural\nnetwork is immune to the type of bit errors observed in our scheme, which can\ntherefore be used without error correction.\n",
        "pdf_link": "http://arxiv.org/pdf/2007.14234v2"
    },
    {
        "title": "Realization of p_valued Deutsch quantum gates",
        "authors": [
            "Claudio Moraga"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  In this report reversible Toffoli and quantum Deutsch gates are extended to\nthe p_valued domain. Their structural parameters are determined and their\nbehavior is proven. Both conjunctive and disjunctive control strategies with\npositive and mixed polarities are introduced for the first time in a p_valued\ndomain. The design is based on elementary Muthukrishnan_Stroud quantum gates,\nhence the realizability of the extended gates in the context of ion traps\nshould be possible.\n",
        "pdf_link": "http://arxiv.org/pdf/2010.00085v1"
    },
    {
        "title": "A Novel Quantum Algorithm for Ant Colony Optimization",
        "authors": [
            "Mrityunjay Ghosh",
            "Nivedita Dey",
            "Debdeep Mitra",
            "Amlan Chakrabarti"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Ant colony optimization (ACO) is a commonly used meta-heuristic to solve\ncomplex combinatorial optimization problems like traveling salesman problem\n(TSP), vehicle routing problem (VRP), etc. However, classical ACO algorithms\nprovide better optimal solutions but do not reduce computation time overhead to\na significant extent. Algorithmic speed-up can be achieved by using parallelism\noffered by quantum computing. Existing quantum algorithms to solve ACO are\neither quantum-inspired classical algorithms or hybrid quantum-classical\nalgorithms. Since all these algorithms need the intervention of classical\ncomputing, leveraging the true potential of quantum computing on real quantum\nhardware remains a challenge. This paper's main contribution is to propose a\nfully quantum algorithm to solve ACO, enhancing the quantum information\nprocessing toolbox in the fault-tolerant quantum computing (FTQC) era. We have\nSolved the Single Source Single Destination (SSSD) shortest-path problem using\nour proposed adaptive quantum circuit for representing dynamic pheromone\nupdating strategy in real IBMQ devices. Our quantum ACO technique can be\nfurther used as a quantum ORACLE to solve complex optimization problems in a\nfully quantum setup with significant speed up upon the availability of more\nqubits.\n",
        "pdf_link": "http://arxiv.org/pdf/2010.07413v2"
    },
    {
        "title": "QDLC -- The Quantum Development Life Cycle",
        "authors": [
            "Nivedita Dey",
            "Mrityunjay Ghosh",
            "Subhra Samir kundu",
            "Amlan Chakrabarti"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The magnificence grandeur of quantum computing lies in the inherent nature of\nquantum particles to exhibit true parallelism, which can be realized by\nindubitably fascinating theories of quantum physics. The possibilities opened\nby quantum computation (QC) is no where analogous to any classical simulation\nas quantum computers can efficiently simulate the complex dynamics of strongly\ncorrelated inter-facial systems. But, unfolding mysteries and leading to\nrevolutionary breakthroughs in quantum computing are often challenged by lack\nof research and development potential in developing qubits with longer\ncoherence interval, scaling qubit count, incorporating quantum error correction\nto name a few. Putting the first footstep into explorative quantum research by\nresearchers and developers is also inherently ambiguous - due to lack of\ndefinitive steps in building up a quantum enabled customized computing stack.\nDifference in behavioral pattern of underlying system, early-stage noisy\ndevice, implementation barriers and performance metric cause hindrance in full\nadoption of existing classical SDLC suites for quantum product development.\nThis in turn, necessitates to devise systematic and cost-effective techniques\nto quantum software development through a Quantum Development Life Cycle (QDLC)\nmodel, specifying the distinguished features and functionalities of quantum\nfeasibility study, quantum requirement specification, quantum system design,\nquantum software coding and implementation, quantum testing and quantum\nsoftware quality management.\n",
        "pdf_link": "http://arxiv.org/pdf/2010.08053v1"
    },
    {
        "title": "Structure-based Optical Logics Without Using Transistors",
        "authors": [
            "Jonghyeon Lee",
            "Taewon Kang"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The commercialization of transistors capable of both switching and\namplification in 1960 resulted in the development of second-generation\ncomputers, which resulted in the miniaturization and lightening while\naccelerating the reduction and development of production costs. However, the\nself-resistance and the resistance used in conjunction with semiconductors,\nwhich are the basic principles of computers, generate a lot of heat, which\nresults in semiconductor obsolescence, and limits the computation speed (clock\nrate). In implementing logic operation, this paper proposes the concept of\nStructure-based Computer which can implement NOT gate made of semiconductor\ntransistor only by Structure-based twist of cable without resistance. In\nStructure-based computer, the theory of 'inverse signal pair' of digital\nsignals was introduced so that it could operate in a different way than\nsemiconductor-based transistors. In this paper, we propose a new hardware\ncalled Structure-based computer that can solve various problems in\nsemiconductor computers only with the wiring structure of the conductor itself,\nnot with the silicon-based semiconductor. Furthermore, we propose a\ndeep-priority exploration-based simulation method that can easily implement and\ntest complex Structure-based computer circuits. Furthermore, this paper\nsuggests a mechanism to implement optical computers currently under development\nand research based on structures rather than devices.\n",
        "pdf_link": "http://arxiv.org/pdf/2010.14073v2"
    },
    {
        "title": "Membrane Fusion-Based Transmitter Design for Molecular Communication\n  Systems",
        "authors": [
            "Xinyu Huang",
            "Yuting Fang",
            "Adam Noel",
            "Nan Yang"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  This paper proposes a novel imperfect spherical transmitter (TX) model,\nnamely the membrane fusion (MF)-based TX, that adopts MF between a vesicle and\nthe TX membrane to release molecules encapsulated within the vesicle. For the\nMF-based TX, the molecule release probability and the fraction of molecules\nreleased from the TX membrane are derived. Incorporating molecular degradation\nand a fully-absorbing receiver (RX), the end-to-end molecule hitting\nprobability at the RX is also derived. A simulation framework for the MF-based\nTX is proposed, where the released point on the TX membrane and the released\ntime of each molecule are determined. Aided by the simulation framework, the\nderived analytical expressions are validated. Simulation results verify that a\nlow MF probability or low vesicle mobility slows the release of molecules from\nthe TX, extends time required to reach the peak release probability, and\nreduces the end-to-end molecule hitting probability at the RX.\n",
        "pdf_link": "http://arxiv.org/pdf/2011.00887v2"
    },
    {
        "title": "Coupled VO2 oscillators circuit as analog first layer filter in\n  convolutional neural networks",
        "authors": [
            "Elisabetta Corti",
            "Joaquin Antonio Cornejo Jimenez",
            "Kham M. Niang",
            "John Robertson",
            "Kirsten E. Moselund",
            "Bernd Gotsmann",
            "Adrian M. Ionescu",
            "Siegfried Karg"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  In this work we present an in-memory computing platform based on coupled VO2\noscillators fabricated in a crossbar configuration on silicon. Compared to\nexisting platforms, the crossbar configuration promises significant\nimprovements in terms of area density and oscillation frequency. Further, the\ncrossbar devices exhibit low variability and extended reliability, hence,\nenabling experiments on 4-coupled oscillator. We demonstrate the neuromorphic\ncomputing capabilities using the phase relation of the oscillators. As a\napplication, we propose to replace digital filtering operation in a\nconvolutional neural network with oscillating circuits. The concept is tested\nwith a VGG13 architecture on the MNIST dataset, achieving performances of 95%\nin the recognition task.\n",
        "pdf_link": "http://arxiv.org/pdf/2011.09167v1"
    },
    {
        "title": "Computing properties of thermodynamic binding networks: An integer\n  programming approach",
        "authors": [
            "David Haley",
            "David Doty"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The thermodynamic binding networks (TBN) model is a tool for studying\nengineered molecular systems. The TBN model allows one to reason about their\nbehavior through a simplified abstraction that ignores details about molecular\ncomposition, focusing on two key determinants of a system's energetics common\nto any chemical substrate: how many molecular bonds are formed, and how many\nseparate complexes exist in the system. We formulate as an integer program the\nNP-hard problem of computing stable (a.k.a., minimum energy) configurations of\na TBN: those configurations that maximize the number of bonds and complexes. We\nprovide open-source software solving this integer program. We give empirical\nevidence that this approach enables dramatically faster computation of TBN\nstable configurations than previous approaches based on SAT solvers.\nFurthermore, unlike SAT-based approaches, our integer programming formulation\ncan reason about TBNs in which some molecules have unbounded counts. These\nimprovements in turn allow us to efficiently automate verification of desired\nproperties of practical TBNs. Finally, we show that the TBN has a natural\nrepresentation with a unique Hilbert basis describing the \"fundamental\ncomponents\" out of which locally minimal energy configurations are composed.\nThis characterization helps verify correctness of not only stable\nconfigurations, but entire \"kinetic pathways\" in a TBN.\n",
        "pdf_link": "http://arxiv.org/pdf/2011.10677v2"
    },
    {
        "title": "Impact of Magnetic Coupling and Density on STT-MRAM Performance",
        "authors": [
            "Lizhou Wu",
            "Siddharth Rao",
            "Mottaqiallah Taouil",
            "Erik Jan Marinissen",
            "Gouri Sankar Kar",
            "Said Hamdioui"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  As a unique mechanism for MRAMs, magnetic coupling needs to be accounted for\nwhen designing memory arrays. This paper models both intra- and inter-cell\nmagnetic coupling analytically for STT-MRAMs and investigates their impact on\nthe write performance and retention of MTJ devices, which are the data-storing\nelements of STT-MRAMs. We present magnetic measurement data of MTJ devices with\ndiameters ranging from 35nm to 175nm, which we use to calibrate our intra-cell\nmagnetic coupling model. Subsequently, we extrapolate this model to study\ninter-cell magnetic coupling in memory arrays. We propose the inter-cell\nmagnetic coupling factor Psi to indicate coupling strength. Our simulation\nresults show that Psi=2% maximizes the array density under the constraint that\nthe magnetic coupling has negligible impact on the device's performance. Higher\narray densities show significant variations in average switching time,\nespecially at low switching voltages, caused by inter-cell magnetic coupling,\nand dependent on the data pattern in the cell's neighborhood. We also observe a\nmarginal degradation of the data retention time under the influence of\ninter-cell magnetic coupling.\n",
        "pdf_link": "http://arxiv.org/pdf/2011.11349v1"
    },
    {
        "title": "Exploring the landscapes of \"computing\": digital, neuromorphic,\n  unconventional -- and beyond",
        "authors": [
            "Herbert Jaeger"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The acceleration race of digital computing technologies seems to be steering\ntoward impasses -- technological, economical and environmental -- a condition\nthat has spurred research efforts in alternative, \"neuromorphic\" (brain-like)\ncomputing technologies. Furthermore, since decades the idea of exploiting\nnonlinear physical phenomena \"directly\" for non-digital computing has been\nexplored under names like \"unconventional computing\", \"natural computing\",\n\"physical computing\", or \"in-materio computing\". This has been taking place in\nniches which are small compared to other sectors of computer science. In this\npaper I stake out the grounds of how a general concept of \"computing\" can be\ndeveloped which comprises digital, neuromorphic, unconventional and possible\nfuture \"computing\" paradigms. The main contribution of this paper is a\nwide-scope survey of existing formal conceptualizations of \"computing\". The\nsurvey inspects approaches rooted in three different kinds of background\nmathematics: discrete-symbolic formalisms, probabilistic modeling, and\ndynamical-systems oriented views. It turns out that different choices of\nbackground mathematics lead to decisively different understandings of what\n\"computing\" is. Across all of this diversity, a unifying coordinate system for\ntheorizing about \"computing\" can be distilled. Within these coordinates I\nlocate anchor points for a foundational formal theory of a future\ncomputing-engineering discipline that includes, but will reach beyond, digital\nand neuromorphic computing.\n",
        "pdf_link": "http://arxiv.org/pdf/2011.12013v3"
    },
    {
        "title": "SwitchX: Gmin-Gmax Switching for Energy-Efficient and Robust\n  Implementation of Binary Neural Networks on ReRAM Xbars",
        "authors": [
            "Abhiroop Bhattacharjee",
            "Priyadarshini Panda"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Memristive crossbars can efficiently implement Binarized Neural Networks\n(BNNs) wherein the weights are stored in high-resistance states (HRS) and\nlow-resistance states (LRS) of the synapses. We propose SwitchX mapping of BNN\nweights onto ReRAM crossbars such that the impact of crossbar non-idealities,\nthat lead to degradation in computational accuracy, are minimized. Essentially,\nSwitchX maps the binary weights in such manner that a crossbar instance\ncomprises of more HRS than LRS synapses. We find BNNs mapped onto crossbars\nwith SwitchX to exhibit better robustness against adversarial attacks than the\nstandard crossbar-mapped BNNs, the baseline. Finally, we combine SwitchX with\nstate-aware training (that further increases the feasibility of HRS states\nduring weight mapping) to boost the robustness of a BNN on hardware. We find\nthat this approach yields stronger defense against adversarial attacks than\nadversarial training, a state-of-the-art software defense. We perform\nexperiments on a VGG16 BNN with benchmark datasets (CIFAR-10, CIFAR-100 &\nTinyImagenet) and use Fast Gradient Sign Method and Projected Gradient Descent\nadversarial attacks. We show that SwitchX combined with state-aware training\ncan yield upto ~35% improvements in clean accuracy and ~6-16% in adversarial\naccuracies against conventional BNNs. Furthermore, an important by-product of\nSwitchX mapping is increased crossbar power savings, owing to an increased\nproportion of HRS synapses, that is furthered with state-aware training. We\nobtain upto ~21-22% savings in crossbar power consumption for state-aware\ntrained BNN mapped via SwitchX on 16x16 & 32x32 crossbars using the CIFAR-10 &\nCIFAR-100 datasets.\n",
        "pdf_link": "http://arxiv.org/pdf/2011.14498v3"
    },
    {
        "title": "Detection in Molecular Communications with Ligand Receptors under\n  Molecular Interference",
        "authors": [
            "Murat Kuscu",
            "Ozgur B. Akan"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Molecular Communications (MC) is a bio-inspired communication technique that\nuses molecules to transfer information among bio-nano devices. In this paper,\nwe focus on the detection problem for biological MC receivers employing ligand\nreceptors to infer the transmitted messages encoded into the concentration of\nmolecules, i.e., ligands. In practice, receptors are not ideally selective\nagainst target ligands, and in physiological environments, they can interact\nwith multiple types of ligands at different reaction rates depending on their\nbinding affinity. This molecular cross-talk can cause a substantial\ninterference on MC. Here we consider a particular scenario, where there is\nnon-negligible concentration of interferer molecules in the channel, which have\nsimilar receptor-binding characteristics with the information molecules, and\nthe receiver employs single type of receptors. We investigate the performance\nof four different detection methods, which make use of different statistics of\nthe ligand-receptor binding reactions: instantaneous number of bound receptors,\nunbound time durations of receptors, bound time durations of receptors, and\ncombination of unbound and bound time durations of receptors within a sampling\ntime interval. The performance of the introduced detection methods are\nevaluated in terms of bit error probability for varying strength of molecular\ninterference, similarity between information and interferer molecules, number\nof receptors, and received concentration difference between bit-0 and bit-1\ntransmissions. We propose synthetic receptor designs that can convert the\nrequired receptor statistics to the concentration of intracellular molecules,\nand chemical reaction networks that can chemically perform the computations\nrequired for detection.\n",
        "pdf_link": "http://arxiv.org/pdf/2101.00081v2"
    },
    {
        "title": "Experimental System for Molecular Communication in Pipe Flow With\n  Magnetic Nanoparticles",
        "authors": [
            "Wayan Wicke",
            "Harald Unterweger",
            "Jens Kirchner",
            "Lukas Brand",
            "Arman Ahmadzadeh",
            "Doaa Ahmed",
            "Vahid Jamali",
            "Christoph Alexiou",
            "Georg Fischer",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  In the emerging field of molecular communication (MC), testbeds are needed to\nvalidate theoretical concepts, motivate applications, and guide further\nmodeling efforts. To this end, this paper presents a flexible and extendable\nin-vessel testbed for flow-based macroscopic MC, abstractly modeling, e.g., a\npart of a chemical reactor or a blood vessel. Signaling is based on injecting\nnon-reactive superparamagnetic iron oxide nanoparticles (SPIONs) dispersed in\nan aqueous suspension into a tube with background flow. A commercial magnetic\nsusceptometer is used for non-intrusive downstream signal reception. To shed\nlight on the operation of the testbed, we identify the physical mechanisms\ngoverning the transmission, propagation, and reception of the\ninformation-carrying SPIONs. Moreover, to facilitate system design, we propose\na closed-form parametric expression for the end-to-end channel impulse response\n(CIR). The proposed CIR model is shown to consistently capture the\nexperimentally observed distance-dependent impulse response peak heights and\npeak decays for transmission distances from 5cm to 40cm. Moreover, to validate\nour testbed, reliable communication is demonstrated based on experimental data\nfor model-agnostic and model-based detection methods.\n",
        "pdf_link": "http://arxiv.org/pdf/2101.02201v2"
    },
    {
        "title": "A Thermodynamic Core using Voltage-Controlled Spin-Orbit-Torque Magnetic\n  Tunnel Junctions",
        "authors": [
            "Albert Lee",
            "Bingqian Dai",
            "Di Wu",
            "Hao Wu",
            "Robert N Schwartz",
            "Kang L Wang"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  We present a magnetic implementation of a thermodynamic computing fabric.\nMagnetic devices within computing cores harness thermodynamics through its\nvoltage-controlled thermal stability; while the evolution of network states is\nguided by the spin-orbit-torque effect. We theoretically derive the dynamics of\nthe cores and show that the computing fabric can successfully compute ground\nstates of a Boltzmann Machine. Subsequently, we demonstrate the physical\nrealization of these devices based on a CoFeB-MgO magnetic tunnel junction\nstructure. The results of this work pave the path towards the realization of\nhighly efficient, high-performance thermodynamic computing hardware. Finally,\nthis paper will also give a perspective of computing beyond thermodynamic\ncomputing.\n",
        "pdf_link": "http://arxiv.org/pdf/2101.03448v3"
    },
    {
        "title": "NxTF: An API and Compiler for Deep Spiking Neural Networks on Intel\n  Loihi",
        "authors": [
            "Bodo Rueckauer",
            "Connor Bybee",
            "Ralf Goettsche",
            "Yashwardhan Singh",
            "Joyesh Mishra",
            "Andreas Wild"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Spiking Neural Networks (SNNs) are a promising paradigm for efficient\nevent-driven processing of spatio-temporally sparse data streams. SNNs have\ninspired the design and can take advantage of the emerging class of\nneuromorphic processors like Intel Loihi. These novel hardware architectures\nexpose a variety of constraints that affect firmware, compiler and algorithm\ndevelopment alike. To enable rapid and flexible development of SNN algorithms\non Loihi, we developed NxTF: a programming interface derived from Keras and\ncompiler optimized for mapping deep convolutional SNNs to the multi-core Intel\nLoihi architecture. We evaluate NxTF on DNNs trained directly on spikes as well\nas models converted from traditional DNNs, processing both sparse event-based\nand dense frame-based data sets. Further, we assess the effectiveness of the\ncompiler to distribute models across a large number of cores and to compress\nmodels by exploiting Loihi's weight sharing features. Finally, we evaluate\nmodel accuracy, energy and time to solution compared to other architectures.\nThe compiler achieves near optimal resource utilization of 80% across 16 Loihi\nchips for a 28-layer, 4M parameter MobileNet model with input size 128x128. In\naddition, we report the lowest error rate of 8.52% for the CIFAR-10 dataset on\nneuromorphic hardware, using an off-the-shelf MobileNet.\n",
        "pdf_link": "http://arxiv.org/pdf/2101.04261v1"
    },
    {
        "title": "Dynamic Ternary Content-Addressable Memory Is Indeed Promising: Design\n  and Benchmarking Using Nanoelectromechanical Relays",
        "authors": [
            "Hongtao Zhong",
            "Shengjie Cao",
            "Huazhong Yang",
            "Xueqing Li"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Ternary content addressable memory (TCAM) has been a critical component in\ncaches, routers, etc., in which density, speed, power efficiency, and\nreliability are the major design targets. There have been the conventional\nlow-write-power but bulky SRAM-based TCAM design, and also denser but less\nreliable or higher-write-power TCAM designs using nonvolatile memory (NVM)\ndevices. Meanwhile, some TCAM designs using dynamic memories have been also\nproposed. Although dynamic design TCAM is denser than CMOS SRAM TCAM and more\nreliable than NVM TCAM, the conventional row-by-row refresh operations land up\nwith a bottleneck of interference with normal TCAM activities. Therefore, this\npaper proposes a custom low-power dynamic TCAM using nanoelectromechanical\n(NEM) relay devices utilizing one-shot refresh to solve the memory refresh\nproblem. By harnessing the unique NEM relay characteristics with a proposed\nnovel cell structure, the proposed TCAM occupies a small footprint of only 3\ntransistors (with two NEM relays integrated on the top through the\nback-end-of-line process), which significantly outperforms the density of\n16-transistor SRAM-based TCAM. In addition, evaluations show that the proposed\nTCAM improves the write energy efficiency by 2.31x, 131x, and 13.5x over SRAM,\nRRAM, and FeFET TCAMs, respectively; The search energy-delay-product is\nimproved by 12.7x, 1.30x, and 2.83x over SRAM, RRAM, and FeFET TCAMs,\nrespectively.\n",
        "pdf_link": "http://arxiv.org/pdf/2101.06375v2"
    },
    {
        "title": "Device Variability Analysis for Memristive Material Implication",
        "authors": [
            "Simon Michael Laube",
            "Nima TaheriNejad"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Currently, memristor devices suffer from variability between devices and from\ncycle to cycle. In this work, we study the impact of device variations on\nmemristive Material Implication (IMPLY). New constraints for different\nparameters and variables are analytically derived and compared to extensive\nsimulation results, covering single gate and 1T1R crossbar structures. We show\nthat a static analysis based on switching conditions is not sufficient for an\noverall assessment of robustness against device variability. Furthermore, we\noutline parameter ranges within which the IMPLY gate is predicted to produce\ncorrect output values. Our study shows that threshold voltage is the most\ncritical parameter. This work helps scientists and engineers to understand the\npitfalls of designing reliable IMPLY-based calculation units better and design\nthem with more ease. Moreover, these analyses can be used to determine whether\na certain memristor technology is suitable for implementation of IMPLY-based\ncircuits and systems.\n",
        "pdf_link": "http://arxiv.org/pdf/2101.07231v1"
    },
    {
        "title": "True Random Number Generation using Latency Variations of Commercial\n  MRAM Chips",
        "authors": [
            "Farah Ferdaus",
            "B. M. S. Bahar Talukder",
            "Mehdi Sadi",
            "Md Tauhidur Rahman"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The emerging magneto-resistive RAM (MRAM) has considerable potential to\nbecome a universal memory technology because of its several advantages:\nunlimited endurance, lower read/write latency, ultralow-power operation,\nhigh-density, and CMOS compatibility, etc. This paper will demonstrate an\neffective technique to generate random numbers from energy-efficient\nconsumer-off-the-shelf (COTS) MRAM chips. In the proposed scheme, the inherent\n(intrinsic/extrinsic process variation) stochastic switching behavior of\nmagnetic tunnel junctions (MTJs) is exploited by manipulating the write latency\nof COTS MRAM chips. This is the first system-level experimental implementation\nof true random number generator (TRNG) using COTS toggle MRAM technology to the\nbest of our knowledge. The experimental results and subsequent NIST SP-800-22\nsuite test reveal that the proposed latency-based TRNG is acceptably fast (~22\nMbit/s in the worst case) and robust over a wide range of operating conditions.\n",
        "pdf_link": "http://arxiv.org/pdf/2104.00198v1"
    },
    {
        "title": "Robust neuromorphic coupled oscillators for adaptive pacemakers",
        "authors": [
            "Renate Krause",
            "Joanne J. A. van Bavel",
            "Chenxi Wu",
            "Marc A. Vos",
            "Alain Nogaret",
            "Giacomo Indiveri"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Neural coupled oscillators are a useful building block in numerous models and\napplications. They were analyzed extensively in theoretical studies and more\nrecently, in biologically realistic simulations of spiking neural networks. The\nadvent of mixed-signal analog/digital neuromorphic electronic circuits provides\nnew means for implementing neural coupled oscillators on compact low-power\nspiking neural network hardware platforms. However, their implementation on\nthis noisy, low-precision and inhomogeneous computing substrate raises new\nchallenges with regards to stability and controllability. In this work, we\npresent a robust, spiking neural network model of neural coupled oscillators\nand validate it with an implementation on a mixed-signal neuromorphic\nprocessor. We demonstrate its robustness showing how to reliably control and\nmodulate the oscillator's frequency and phase shift, despite the variability of\nthe silicon synapse and neuron properties. We show how this ultra-low power\nneural processing system can be used to build an adaptive cardiac pacemaker\nmodulating the heart rate with respect to the respiration phases and compare it\nwith surface ECG and respiratory signal recordings of dogs at rest. The\nimplementation of our model in neuromorphic electronic hardware shows its\nrobustness on a highly variable substrate and extends the toolbox for\napplications requiring rhythmic outputs such as pacemakers.\n",
        "pdf_link": "http://arxiv.org/pdf/2104.01638v1"
    },
    {
        "title": "Channel Modeling for Drug Carrier Matrices",
        "authors": [
            "Maximilian SchÃ¤fer",
            "Yolanda Salinas",
            "Alexander Ruderer",
            "Franz Enzenhofer",
            "Oliver BrÃ¼ggemann",
            "Robert Schober",
            "Werner Haselmayr"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Molecular communications is a promising framework for the design of\ncontrolled-release drug delivery systems. In this framework, drug carriers are\nmodeled as transmitters, the diseased cells as absorbing receivers, and the\nchannel between transmitter and receiver as diffusive channel. However,\nexisting works on drug delivery systems consider only simple drug carrier\nmodels, which limits their practical applicability. In this paper, we\ninvestigate diffusion-based spherical matrix-type drug carriers, which are\nemployed in practice. In a matrix carrier, the drug molecules are dispersed in\nthe matrix and diffuse from the inner to the outer layers of the carrier once\nimmersed in a dissolution medium. We derive the channel response of the matrix\ncarrier transmitter for an absorbing receiver and validate the results through\nparticle-based simulations. Moreover, we show that a transparent spherical\ntransmitter, with the drug molecules uniformly distributed over the entire\nvolume, is as special case of the considered matrix system. For this case, we\nprovide an analytical expression for the channel response. Finally, we compare\nthe channel response of the matrix transmitter with those of point and\ntransparent spherical transmitters to reveal the necessity of considering\npractical models.\n",
        "pdf_link": "http://arxiv.org/pdf/2104.05332v1"
    },
    {
        "title": "Reply to \"Comment on Phi memristor: Real memristor found\",\n  arXiv:1909.12464",
        "authors": [
            "Frank Zhigang Wang"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  In this reply, we will provide our impersonal, point-to-point responses to\nthe major criticisms (in bold and underlined) in arXiv:1909.12464. Firstly, we\nwill identify a number of (imperceptibly hidden) mistakes in the Comment in\nunderstanding/interpreting our physical model. Secondly, we will use a\n3rd-party experiment carried out in 1961 (plus other 3rd-party experiments\nthereafter) to further support our claim that our invented Phi memristor is\nmemristive in spite of the existence of a parasitic inductor effect. Thirdly,\nwe will analyse this parasitic effect mathematically, introduce our\nwork-in-progress (in nanoscale) and point out that this parasitic inductor\neffect should not become a big worry since it can be completely removed in the\nmacro-scale devices and safely neglected in the nano-scale devices.\n",
        "pdf_link": "http://arxiv.org/pdf/2104.09357v1"
    },
    {
        "title": "FPGA Synthesis of Ternary Memristor-CMOS Decoders",
        "authors": [
            "Xiaoyuan Wang",
            "Zhiru Wu",
            "Pengfei Zhou",
            "Herbert H. C. Iu",
            "Jason K. Eshraghian",
            "Sung Mo Kang"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The search for a compatible application of memristor-CMOS logic gates has\nremained elusive, as the data density benefits are offset by slow switching\nspeeds and resistive dissipation. Active microdisplays typically prioritize\npixel density (and therefore resolution) over that of speed, where the most\nwidely used refresh rates fall between 25-240 Hz. Therefore, memristor-CMOS\nlogic is a promising fit for peripheral IO logic in active matrix displays. In\nthis paper, we design and implement a ternary 1-3 line decoder and a ternary\n2-9 line decoder which are used to program a seven segment LED display. SPICE\nsimulations are conducted in a 50-nm process, and the decoders are synthesized\non an Altera Cyclone IV field-programmable gate array (FPGA) development board\nwhich implements a ternary memristor model designed in Quartus II. We compare\nour hardware results to a binary coded decimal (BCD)-to-seven segment display\ndecoder, and show our memristor-CMOS approach reduces the total IO power\nconsumption by a factor of approximately 6 times at a maximum synthesizable\nfrequency of 293.77MHz. Although the speed is approximately half of the native\nbuilt-in BCD-to-seven decoder, the comparatively slow refresh rates of typical\nmicrodisplays indicate this to be a tolerable trade-off, which promotes data\ndensity over speed.\n",
        "pdf_link": "http://arxiv.org/pdf/2104.10297v1"
    },
    {
        "title": "Modelling and design of FTJs as high reading-impedance synaptic devices",
        "authors": [
            "Riccardo Fontanini",
            "Marco Massarotto",
            "Ruben Specogna",
            "Francesco Driussi",
            "Mirko Loghi",
            "David Esseni"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  We present an in-house modelling framework for Ferroelectric Tunnelling\nJunctions (FTJ), and an insightful study of the design of FTJs as synaptic\ndevices. Results show that a moderately low-k tunnelling dielectric (e.g. SiO2)\ncan increase the read current and the current dynamic range.\n",
        "pdf_link": "http://arxiv.org/pdf/2105.00752v1"
    },
    {
        "title": "Ferroelectric based FETs and synaptic devices for highly energy\n  efficient computational technologies",
        "authors": [
            "David Esseni",
            "Riccardo Fontanini",
            "Daniel Lizzit",
            "Marco Massarotto",
            "Francesco Driussi",
            "Mirko Loghi"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The technological exploitation of ferroelectricity in CMOS electron devices\noffers new design opportunities, but also significant challenges from an\nintegration, optimization and modelling perspective. We here revisit the\nworking principle and the modelling of some novel ferroelectric based devices,\nwith an emphasis on energy efficiency and on applications to new computational\nparadigms.\n",
        "pdf_link": "http://arxiv.org/pdf/2105.00864v1"
    },
    {
        "title": "Interference Prediction for Low-Complexity Link Adaptation in Beyond 5G\n  Ultra-Reliable Low-Latency Communications",
        "authors": [
            "Alessandro Brighente",
            "Jafar Mohammadi",
            "Paolo Baracca",
            "Silvio Mandelli",
            "Stefano Tomasin"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Traditional link adaptation (LA) schemes in cellular network must be revised\nfor networks beyond the fifth generation (b5G), to guarantee the strict latency\nand reliability requirements advocated by ultra reliable low latency\ncommunications (URLLC). In particular, a poor error rate prediction potentially\nincreases retransmissions, which in turn increase latency and reduce\nreliability. In this paper, we present an interference prediction method to\nenhance LA for URLLC. To develop our prediction method, we propose a kernel\nbased probability density estimation algorithm, and provide an in depth\nanalysis of its statistical performance. We also provide a low complxity\nversion, suitable for practical scenarios. The proposed scheme is compared with\nstate-of-the-art LA solutions over fully compliant 3rd generation partnership\nproject (3GPP) calibrated channels, showing the validity of our proposal.\n",
        "pdf_link": "http://arxiv.org/pdf/2105.05152v1"
    },
    {
        "title": "Retrofitting FSO Systems in Existing RF Infrastructure: A Non-Zero Sum\n  Game Technology",
        "authors": [
            "Abderrahmen Trichili",
            "Amr Ragheb",
            "Dmitrii Briantcev",
            "Maged A. Esmail",
            "Majid Altamimi",
            "Islam Ashry",
            "Boon S. Ooi",
            "Saleh Alshebeili",
            "Mohamed-Slim Alouini"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Progress in optical wireless communication (OWC) has unleashed the potential\nto transmit data in an ultra-fast manner without incurring large investments\nand bulk infrastructure. OWC includes wireless data transmissions in three\noptical sub-bands; ultraviolet, visible, and infrared. This paper discusses\ninstalling infrared OWC, known as free space optics (FSO), systems on top of\ninstalled radio frequency (RF) networks for outdoor applications to benefit\nfrom the reliability of RF links and the unlicensed broad optical spectrum, and\nthe large data rates carried by laser beams propagating in free space. We\nequally review commercially available solutions and the hardware requirements\nfor RF and FSO technology co-existence. The potential of hybrid RF/FSO for\nspace communication is further discussed. Finally, open problems and future\nresearch directions are presented.\n",
        "pdf_link": "http://arxiv.org/pdf/2105.07543v1"
    },
    {
        "title": "Approximate MRAM: High-performance and Power-efficient Computing with\n  MRAM Chips for Error-tolerant Applications",
        "authors": [
            "Farah Ferdaus",
            "B. M. S. Bahar Talukder",
            "Md Tauhidur Rahman"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Approximate computing (AC) leverages the inherent error resilience and is\nused in many big-data applications from various domains such as multimedia,\ncomputer vision, signal processing, and machine learning to improve systems\nperformance and power consumption. Like many other approximate circuits and\nalgorithms, the memory subsystem can also be used to enhance performance and\nsave power significantly. This paper proposes an efficient and effective\nsystematic methodology to construct an approximate non-volatile\nmagneto-resistive RAM (MRAM) framework using consumer-off-the-shelf (COTS) MRAM\nchips. In the proposed scheme, an extensive experimental characterization of\nmemory errors is performed by manipulating the write latency of MRAM chips\nwhich exploits the inherent (intrinsic/extrinsic process variation) stochastic\nswitching behavior of magnetic tunnel junctions (MTJs). The experimental\nresults and error-resilient image application reveal that the proposed AC\nframework provides a significant performance improvement and demonstrates a\nmaximum reduction in MRAM write current of ~66% on average with negligible or\nno loss in output quality.\n",
        "pdf_link": "http://arxiv.org/pdf/2105.14151v2"
    },
    {
        "title": "Circuit Design for $k$-coloring Problem and Its Implementation in Any\n  Dimensional Quantum System",
        "authors": [
            "Amit Saha",
            "Debasri Saha",
            "Amlan Chakrabarti"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  With the evolution of quantum computing, researchers now-a-days tend to\nincline to find solutions to NP-complete problems by using quantum algorithms\nin order to gain asymptotic advantage. In this paper, we solve $k$-coloring\nproblem (NP-complete problem) using Grover's algorithm in any dimensional\nquantum system or any $d$-ary quantum system for the first time to the best of\nour knowledge, where $d \\ge 2$. A newly proposed comparator-based approach\nhelps to generalize the implementation of the $k$-coloring problem in any\ndimensional quantum system. Till date, $k$-coloring problem has been\nimplemented only in binary and ternary quantum system, hence, we abide to $d=2$\nor $d=3$, that is for binary and ternary quantum system for comparing our\nproposed work with the state-of-the-art techniques. This proposed approach\nmakes the reduction of the qubit cost possible, compared to the\nstate-of-the-art binary quantum systems. Further, with the help of newly\nproposed ternary comparator, a substantial reduction in quantum gate count for\nthe ternary oracle circuit of the $k$-coloring problem than the previous\napproaches has been obtained. An end-to-end automated framework has been put\nforward for implementing the $k$-coloring problem for any undirected and\nunweighted graph on any available Near-term quantum devices or Noisy\nIntermediate-Scale Quantum (NISQ) devices or multi-valued quantum simulator,\nwhich helps in generalizing our approach.\n",
        "pdf_link": "http://arxiv.org/pdf/2105.14281v1"
    },
    {
        "title": "Living mycelium composites discern weights",
        "authors": [
            "Andrew Adamatzky",
            "Antoni Gandia"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Fungal construction materials -- substrates colonised by mycelium -- are\ngetting increased recognition as viable ecologically friendly alternatives to\nconventional building materials. A functionality of the constructions made from\nfungal materials would be enriched if blocks with living mycelium, known for\ntheir ability to respond to chemical, optical and tactile stimuli, were\ninserted. We investigate how large blocks of substrates colonised with mycelium\nof \\emph{Ganoderma resinaceum} respond to stimulation with heavy weights. We\nanalyse details of the electrical responses to the stimulation with weights and\nshow that ON and OFF stimuli can be discriminated by the living mycelium\ncomposites and that a habituation to the stimulation occurs.\n",
        "pdf_link": "http://arxiv.org/pdf/2106.00063v1"
    },
    {
        "title": "On stimulating fungi $Pleurotus~ostreatus$ with Cortisol",
        "authors": [
            "Mohammad Mahdi Dehshibi",
            "Alessandro Chiolerio",
            "Anna Nikolaidou",
            "Richard Mayne",
            "Antoni Gandia",
            "Mona Ashtari",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Fungi cells are capable of sensing extracellular cues through reception,\ntransduction and response systems which allow them to communicate with their\nhost and adapt to their environment. They display effective regulatory protein\nexpressions which enhance and regulate their response and adaptation to a\nvariety of triggers such as stress, hormones, light, chemicals and host\nfactors. In our recent studies, we have shown that $Pleurotus$ oyster fungi\ngenerate electrical potential impulses in the form of spike events as a result\nof their exposure to environmental, mechanical and chemical triggers,\ndemonstrating that it is possible to discern the nature of stimuli from the\nfungi electrical responses. Harnessing the power of fungi sensing and\nintelligent capabilities, we explored the communication protocols of fungi as\nreporters of human chemical secretions such as hormones, addressing the\nquestion if fungi can sense human signals. We exposed $Pleurotus$ oyster fungi\nto cortisol, directly applied to a surface of a hemp shavings substrate\ncolonised by fungi, and recorded the electrical activity of fungi. The response\nof fungi to cortisol was also supplementary studied through the application of\nX-ray to identify changes in the fungi tissue, where receiving cortisol by the\nsubstrate can inhibit the flow of calcium and, in turn, reduce its\nphysiological changes. This study could pave the way for future research on\nadaptive fungal wearables capable for detecting physiological states of humans\nand biosensors made of living fungi.\n",
        "pdf_link": "http://arxiv.org/pdf/2106.00837v1"
    },
    {
        "title": "Towards proteinoid computers",
        "authors": [
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Proteinoids -- thermal proteins -- are produced by heating amino acids to\ntheir melting point and initiation of polymerisation to produce polymeric\nchains. Proteinoids swell in aqueous solution into hollow microspheres. The\nproteinoid microspheres produce endogenous burst of electrical potential spikes\nand change patterns of their electrical activity in response to illumination.\nThe microspheres can interconnect by pores and tubes and form networks with a\nprogrammable growth. We speculate on how ensembles of the proteinoid\nmicrospheres can be developed into unconventional computing devices.\n",
        "pdf_link": "http://arxiv.org/pdf/2106.00883v1"
    },
    {
        "title": "A Compact Model for Scalable MTJ Simulation",
        "authors": [
            "Fernando GarcÃ­a-Redondo",
            "Pranay Prabhat",
            "Mudit Bhargava",
            "Cyrille Dray"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  This paper presents a physics-based modeling framework for the analysis and\ntransient simulation of circuits containing Spin-Transfer Torque (STT) Magnetic\nTunnel Junction (MTJ) devices. The framework provides the tools to analyze the\nstochastic behavior of MTJs and to generate Verilog-A compact models for their\nsimulation in large VLSI designs, addressing the need for an industry-ready\nmodel accounting for real-world reliability and scalability requirements.\nDevice dynamics are described by the Landau-Lifshitz-Gilbert-Slonczewsky\n(s-LLGS ) stochastic magnetization considering Voltage-Controlled Magnetic\nAnisotropy (VCMA) and the non-negligible statistical effects caused by thermal\nnoise. Model behavior is validated against the OOMMF magnetic simulator and its\nperformance is characterized on a 1-Mb 28 nm Magnetoresistive-RAM (MRAM) memory\nproduct.\n",
        "pdf_link": "http://arxiv.org/pdf/2106.04976v1"
    },
    {
        "title": "Channel Responses for the Molecule Release from Spherical Homogeneous\n  Matrix Carriers",
        "authors": [
            "Maximilian SchÃ¤fer",
            "Yolanda Salinas",
            "Alexander Ruderer",
            "Franz Enzenhofer",
            "Oliver BrÃ¼ggemann",
            "RamÃ³n MartÃ­nez-MÃ¡Ã±ez",
            "Rudolf Rabenstein",
            "Robert Schober",
            "Werner Haselmayr"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Molecular communications is a promising framework for the design of\ncontrolled-release drug delivery systems. Under this framework, drug carriers,\ndiseased cells, and the channel are modeled as transmitters, absorbing\nreceivers, and diffusive channel, respectively. In this paper, we investigate\ndiffusion-based spherical matrix-type drug carriers, which are employed in\nmedical applications. In a matrix carrier, the drug molecules are dispersed in\nthe matrix core and diffuse from the inner to the outer layers of the carrier\nonce immersed in a dissolution medium. We derive the channel response of the\nmatrix carrier transmitter for an absorbing receiver and compare our results\nwith commonly used point and transparent spherical transmitters to highlight\nthe necessity of considering practical models. Furthermore, we derive a\ncriterion for evaluating whether the release process or the channel dynamics\nare more important for the characteristics of the channel response of a drug\ndelivery system. For the limiting regimes, where only the release process or\nthe channel determine the behavior of the end-to-end system, we propose\nclosed-form approximations for the channel response. Finally, we investigate\nthe channel responses for the release of common therapeutic drugs, e.g.,\ndoxorubicin, from a diblock copolymer micelle acting as drug carrier.\n",
        "pdf_link": "http://arxiv.org/pdf/2106.08392v1"
    },
    {
        "title": "Energy Efficient In-memory Hyperdimensional Encoding for Spatio-temporal\n  Signal Processing",
        "authors": [
            "Geethan Karunaratne",
            "Manuel Le Gallo",
            "Michael Hersche",
            "Giovanni Cherubini",
            "Luca Benini",
            "Abu Sebastian",
            "Abbas Rahimi"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The emerging brain-inspired computing paradigm known as hyperdimensional\ncomputing (HDC) has been proven to provide a lightweight learning framework for\nvarious cognitive tasks compared to the widely used deep learning-based\napproaches. Spatio-temporal (ST) signal processing, which encompasses\nbiosignals such as electromyography (EMG) and electroencephalography (EEG), is\none family of applications that could benefit from an HDC-based learning\nframework. At the core of HDC lie manipulations and comparisons of large bit\npatterns, which are inherently ill-suited to conventional computing platforms\nbased on the von-Neumann architecture. In this work, we propose an architecture\nfor ST signal processing within the HDC framework using predominantly in-memory\ncompute arrays. In particular, we introduce a methodology for the in-memory\nhyperdimensional encoding of ST data to be used together with an in-memory\nassociative search module. We show that the in-memory HDC encoder for ST\nsignals offers at least 1.80x energy efficiency gains, 3.36x area gains, as\nwell as 9.74x throughput gains compared with a dedicated digital hardware\nimplementation. At the same time it achieves a peak classification accuracy\nwithin 0.04% of that of the baseline HDC framework.\n",
        "pdf_link": "http://arxiv.org/pdf/2106.11654v1"
    },
    {
        "title": "A Fokker-Planck Solver to Model MTJ Stochasticity",
        "authors": [
            "Fernando GarcÃ­a-Redondo",
            "Pranay Prabhat",
            "Mudit Bhargava"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Magnetic Tunnel Junctions (MTJs) constitute the novel memory element in\nSTT-MRAM, which is ramping to production at major foundries as an eFlash\nreplacement. MTJ switching exhibits a stochastic behavior due to thermal\nfluctuations, which is modeled by s-LLGS and Fokker-Planck (FP) equations. This\nwork implements and benchmarks Finite Volume Method (FVM) and analytical\nsolvers for the FP equation. To deploy an MTJ model for circuit design, it must\nbe calibrated against silicon data. To address this challenge, this work\npresents a regression scheme to fit MTJ parameters to a given set of measured\ncurrent, switching time and error rate data points, yielding a\nsilicon-calibrated model suitable for MRAM macro transient simulation.\n",
        "pdf_link": "http://arxiv.org/pdf/2106.12304v1"
    },
    {
        "title": "On electrical gates on fungal colony",
        "authors": [
            "Alexander E. Beasley",
            "Phil Ayres",
            "Martin Tegelaar",
            "Michail-Antisthenis Tsompanas",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Mycelium networks are promising substrates for designing unconventional\ncomputing devices providing rich topologies and geometries where signals\npropagate and interact. Fulfilling our long-term objectives of prototyping\nelectrical analog computers from living mycelium networks, including networks\nhybridised with nanoparticles, we explore the possibility of implementing\nBoolean logical gates based on electrical properties of fungal colonies. We\nconverted a 3D image-data stack of \\emph{Aspergillus niger} fungal colony to an\nEuclidean graph and modelled the colony as resistive and capacitive (RC)\nnetworks, where electrical parameters of edges were functions of the edges'\nlengths. We found that {\\sc and}, {\\sc or} and {\\sc and-not} gates are\nimplementable in RC networks derived from the geometrical structure of the real\nfungal colony.\n",
        "pdf_link": "http://arxiv.org/pdf/2107.00133v1"
    },
    {
        "title": "Mitigating Imperfections in Mixed-Signal Neuromorphic Circuits",
        "authors": [
            "Z. Fahimi",
            "M. R. Mahmoodi",
            "M. Klachko",
            "H. Nili",
            "H. Kim",
            "D. B. Strukov"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The progress in neuromorphic computing is fueled by the development of novel\nnonvolatile memories capable of storing analog information and implementing\nneural computation efficiently. However, like most other analog circuits, these\ndevices and circuits are prone to imperfections, such as temperature\ndependency, noise, tuning error, etc., often leading to considerable\nperformance degradation in neural network implementations. Indeed,\nimperfections are major obstacles in the path of further progress and ultimate\ncommercialization of these technologies. Hence, a practically viable approach\nshould be developed to deal with these nonidealities and unleash the full\npotential of nonvolatile memories in neuromorphic systems. Here, for the first\ntime, we report a comprehensive characterization of critical imperfections in\ntwo analog-grade memories, namely passively-integrated memristors and\nredesigned eFlash memories, which both feature long-term retention, high\nendurance, analog storage, low-power operation, and compact nano-scale\nfootprint. Then, we propose a holistic approach that includes modifications in\nthe training, tuning algorithm, memory state optimization, and circuit design\nto mitigate these imperfections. Our proposed methodology is corroborated on a\nhybrid software/experimental framework using two benchmarks: a moderate-size\nconvolutional neural network and ResNet-18 trained on CIFAR-10 and ImageNet\ndatasets, respectively. Our proposed approaches allow 2.5x to 9x improvements\nin the energy consumption of memory arrays during inference and sub-percent\naccuracy drop across 25-100 C temperature range. The defect tolerance is\nimproved by >100x, and a sub-percent accuracy drop is demonstrated in deep\nneural networks built with 64x64 passive memristive crossbars featuring 25%\nnormalized switching threshold variations.\n",
        "pdf_link": "http://arxiv.org/pdf/2107.04236v1"
    },
    {
        "title": "Plasmonic nonvolatile memory crossbar arrays for artificial neural\n  networks",
        "authors": [
            "Jacek Gosciniak"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Here it is proposed a three-dimensional plasmonic nonvolatile memory crossbar\narrays that can ensure a dual-mode operation in electrical and optical domains.\nThis can be realized through plasmonics that serves as a bridge between\nphotonics and electronics as the metal electrode is part of the waveguide. The\nproposed arrangement is based on low-loss long-range dielectric-loaded surface\nplasmon polariton waveguide where a metal stripe is placed between a buffer\nlayer and ridge. To achieve a dual-mode operation the materials were defined\nthat can provide both electrical and optical modulation functionality.\n",
        "pdf_link": "http://arxiv.org/pdf/2107.05424v1"
    },
    {
        "title": "Solving sparse linear systems with approximate inverse preconditioners\n  on analog devices",
        "authors": [
            "Vasileios Kalantzis",
            "Anshul Gupta",
            "Lior Horesh",
            "Tomasz Nowicki",
            "Mark S. Squillante",
            "Chai Wah Wu"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Sparse linear system solvers are computationally expensive kernels that lie\nat the heart of numerous applications. This paper proposes a flexible\npreconditioning framework to substantially reduce the time and energy\nrequirements of this task by utilizing a hybrid architecture that combines\nconventional digital microprocessors with analog crossbar array accelerators.\nOur analysis and experiments with a simulator for analog hardware demonstrate\nthat an order of magnitude speedup is readily attainable without much impact on\nconvergence, despite the noise in analog computations.\n",
        "pdf_link": "http://arxiv.org/pdf/2107.06973v1"
    },
    {
        "title": "Ultra Low Power 3D-Embedded Convolutional Neural Network Cube Based on\n  $Î±$-IGZO Nanosheet and Bi-Layer Resistive Memory",
        "authors": [
            "Sunanda Thunder",
            "Parthasarathi Pal",
            "Yeong-Her Wang",
            "Po-Tsang Huang"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  In this paper we propose and evaluate the performance of a 3D-embedded\nneuromorphic computation block based on indium gallium zinc oxide\n($\\alpha$-IGZO) based nanosheet transistor and bi-layer resistive memory\ndevices. We have fabricated bi-layer resistive random-access memory (RRAM)\ndevices with Ta$_2$O$_5$ and Al$_2$O$_3$ layers. The device has been\ncharacterized and modeled. The compact models of RRAM and $\\alpha$-IGZO based\nembedded nanosheet structures have been used to evaluate the system-level\nperformance of 8 vertically stacked $\\alpha$-IGZO based nanosheet layers with\nRRAM for neuromorphic applications. The model considers the design space with\nuniform bit line (BL), select line (SL), and word line (WL) resistance.\nFinally, we have simulated the weighted sum operation with our proposed 8-layer\nstacked nanosheet-based embedded memory and evaluated the performance for\nVGG-16 convolutional neural network (CNN) for Fashion-MNIST and CIFAR-10 data\nrecognition, which yielded 92% and 75% accuracy respectively with drop out\nlayers amid device variation.\n",
        "pdf_link": "http://arxiv.org/pdf/2107.08178v1"
    },
    {
        "title": "Intrinsic synaptic plasticity of ferroelectric field effect transistors\n  for online learning",
        "authors": [
            "Arnob Saha",
            "A N M Nafiul Islam",
            "Zijian Zhao",
            "Shan Deng",
            "Kai Ni",
            "Abhronil Sengupta"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Nanoelectronic devices emulating neuro-synaptic functionalities through their\nintrinsic physics at low operating energies is imperative toward the\nrealization of brain-like neuromorphic computers. In this work, we leverage the\nnon-linear voltage dependent partial polarization switching of a ferroelectric\nfield effect transistor to mimic plasticity characteristics of biological\nsynapses. We provide experimental measurements of the synaptic characteristics\nfor a $28nm$ high-k metal gate technology based device and develop an\nexperimentally calibrated device model for large-scale system performance\nprediction. Decoupled read-write paths, ultra-low programming energies and the\npossibility of arranging such devices in a cross-point architecture demonstrate\nthe synaptic efficacy of the device. Our hardware-algorithm co-design analysis\nreveals that the intrinsic plasticity of the ferroelectric devices has\npotential to enable unsupervised local learning in edge devices with limited\ntraining data.\n",
        "pdf_link": "http://arxiv.org/pdf/2107.13088v2"
    },
    {
        "title": "PIRM: Processing In Racetrack Memories",
        "authors": [
            "Sebastien Ollivier",
            "Stephen Longofono",
            "Prayash Dutta",
            "Jingtong Hu",
            "Sanjukta Bhanja",
            "Alex K. Jones"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The growth in data needs of modern applications has created significant\nchallenges for modern systems leading a \"memory wall.\" Spintronic Domain Wall\nMemory (DWM), related to Spin-Transfer Torque Memory (STT-MRAM), provides\nnear-SRAM read/write performance, energy savings and nonvolatility, potential\nfor extremely high storage density, and does not have significant endurance\nlimitations. However, DWM's benefits cannot address data access latency and\nthroughput limitations of memory bus bandwidth. We propose PIRM, a DWM-based\nin-memory computing solution that leverages the properties of DWM nanowires and\nallows them to serve as polymorphic gates. While normally DWM is accessed by\napplying spin polarized currents orthogonal to the nanowire at access points to\nread individual bits, transverse access along the DWM nanowire allows the\ndifferentiation of the aggregate resistance of multiple bits in the nanowire,\nakin to a multilevel cell. PIRM leverages this transverse reading to directly\nprovide bulk-bitwise logic of multiple adjacent operands in the nanowire,\nsimultaneously. Based on this in-memory logic, PIRM provides a technique to\nconduct multi-operand addition and two operand multiplication using transverse\naccess. PIRM provides a 1.6x speedup compared to the leading DRAM PIM technique\nfor query applications that leverage bulk bitwise operations. Compared to the\nleading PIM technique for DWM, PIRM improves performance by 6.9x, 2.3x and\nenergy by 5.5x, 3.4x for 8-bit addition and multiplication, respectively. For\narithmetic heavy benchmarks, PIRM reduces access latency by 2.1x, while\ndecreasing energy consumption by 25.2x for a reasonable 10% area overhead\nversus non-PIM DWM.\n",
        "pdf_link": "http://arxiv.org/pdf/2108.01202v2"
    },
    {
        "title": "DP-DNA: A Digital Pattern-Aware DNA Storage System to Improve Encoding\n  Density",
        "authors": [
            "Bingzhe Li",
            "Li Ou",
            "David Du"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  With the rapid increase of available digital data, DNA storage is identified\nas a storage media with high density and capability of long-term preservation,\nespecially for archival storage systems. However, the encoding density (i.e.,\nhow many binary bits can be encoded into one nucleotide) and error handling are\ntwo major factors intertwined in DNA storage. Considering encoding density,\ntheoretically, one nucleotide can encode two binary bits (upper bound).\nHowever, due to biochemical constraints and other necessary information\nassociated with payload, the encoding densities of various DNA storage systems\nare much less than this upper bound. Additionally, all existing studies of DNA\nencoding schemes are based on static analysis and really lack the awareness of\ndynamically changed digital patterns. Therefore, the gap between the static\nencoding and dynamic binary patterns prevents achieving a higher encoding\ndensity for DNA storage systems.\n  In this paper, we propose a new Digital Pattern-Aware DNA storage system,\ncalled DP-DNA, which can efficiently store digital data in DNA storage with\nhigh encoding density. DP-DNA maintains a set of encoding codes and uses a\ndigital pattern-aware code (DPAC) to analyze the patterns of a binary sequence\nfor a DNA strand and selects an appropriate code for encoding the binary\nsequence to achieve a high encoding density. An additional encoding field is\nadded to the DNA encoding format, which can distinguish the encoding scheme\nused for those DNA strands, and thus we can decode DNA data back to its\noriginal digital data. Moreover, to further improve the encoding density, a\nvariable-length scheme is proposed to increase the feasibility of the coding\nscheme with a high encoding density. Finally, the experimental results indicate\nthat the proposed DP-DNA achieves up to 103.5% higher encoding densities than\nprior work.\n",
        "pdf_link": "http://arxiv.org/pdf/2108.04123v2"
    },
    {
        "title": "Mining logical circuits in fungi",
        "authors": [
            "Nic Roberts",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Living substrates are capable for nontrivial mappings of electrical signals\ndue to the substrate nonlinear electrical characteristics. This property can be\nused to realise Boolean functions. Input logical values are represented by\namplitude or frequency of electrical stimuli. Output logical values are decoded\nfrom electrical responses of living substrates. We demonstrate how logical\ncircuits can be implemented in mycelium bound composites. The mycelium bound\ncomposites (fungal materials) are getting growing recognition as building,\npackaging, decoration and clothing materials. Presently the fungal materials\nare passive. To make the fungal materials adaptive, i.e. sensing and computing,\nwe should embed logical circuits into them. We demonstrate experimental\nlaboratory prototypes of many-input Boolean functions implemented in fungal\nmaterials from oyster fungi \\emph{P. ostreatus}. We characterise complexity of\nthe functions discovered via complexity of the space-time configurations of\none-dimensional cellular automata governed by the functions. We show that the\nmycelium bound composites can implement representative functions from all\nclasses of cellular automata complexity including the computationally\nuniversal. The results presented will make an impact in the field of\nunconventional computing, experimental demonstration of purposeful computing\nwith fungi, and in the field of intelligent materials, as the prototypes of\ncomputing mycelium bound composites.\n",
        "pdf_link": "http://arxiv.org/pdf/2108.05336v1"
    },
    {
        "title": "CeMux: Maximizing the Accuracy of Stochastic Mux Adders and an\n  Application to Filter Design",
        "authors": [
            "Timothy J. Baker",
            "John P. Hayes"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Stochastic computing (SC) is a low-cost computational paradigm that has\npromising applications in digital filter design, image processing and neural\nnetworks. Fundamental to these applications is the weighted addition operation\nwhich is most often implemented by a multiplexer (mux) tree. Mux-based adders\nhave very low area but typically require long bit-streams to reach practical\naccuracy thresholds when the number of summands is large. In this work, we\nfirst identify the main contributors to mux adder error. We then demonstrate\nwith analysis and experiment that two new techniques, precise sampling and full\ncorrelation, can target and mitigate these error sources. Implementing these\ntechniques in hardware leads to the design of CeMux (Correlation-enhanced\nMultiplexer), a stochastic mux adder that is significantly more accurate and\nuses much less area than traditional weighted adders. We compare CeMux to other\nSC and hybrid designs for an electrocardiogram filtering case study that\nemploys a large digital filter. One major result is that CeMux is shown to be\naccurate even for large input sizes. CeMux's higher accuracy leads to a latency\nreduction of 4x to 16x over other designs. Further, CeMux uses about 35% less\narea than existing designs, and we demonstrate that a small amount of accuracy\ncan be traded for a further 50% reduction in area. Finally, we compare CeMux to\na conventional binary design and we show that CeMux can achieve a 50 to 73%\narea reduction for similar power and latency as the conventional design, but at\na slightly higher level of error.\n",
        "pdf_link": "http://arxiv.org/pdf/2108.12326v2"
    },
    {
        "title": "Exploiting the Electrothermal Timescale in PrMnO3 RRAM for a compact,\n  clock-less neuron exhibiting biological spiking patterns",
        "authors": [
            "Omkar Phadke",
            "Jayatika Sakhuja",
            "Vivek Saraswat",
            "Udayan Ganguly"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Spiking Neural Networks (SNNs) are gaining widespread momentum in the field\nof neuromorphic computing. These network systems integrated with neurons and\nsynapses provide computational efficiency by mimicking the human brain. It is\ndesired to incorporate the biological neuronal dynamics, including complex\nspiking patterns which represent diverse brain activities within the neural\nnetworks. Earlier hardware realization of neurons was (1) area intensive\nbecause of large capacitors in the circuit design, (2) neuronal spiking\npatterns were demonstrated with clocked neurons at the device level. To achieve\nmore realistic biological neuron spiking behavior, emerging memristive devices\nare considered promising alternatives. In this paper, we propose, PrMnO3(PMO)\n-RRAM device-based neuron. The voltage-controlled electrothermal timescales of\nthe compact PMO RRAM device replace the electrical timescales of charging a\nlarge capacitor. The electrothermal timescale is used to implement an\nintegration block with multiple voltage-controlled timescales coupled with a\nrefractory block to generate biological neuronal dynamics. Here, first, a\nVerilog-A implementation of the thermal device model is demonstrated, which\ncaptures the current-temperature dynamics of the PMO device. Second, a driving\ncircuitry is designed to mimic different spiking patterns of cortical neurons,\nincluding Intrinsic bursting (IB) and Chattering (CH). Third, a neuron circuit\nmodel is simulated, which includes the PMO RRAM device model and the driving\ncircuitry to demonstrate the asynchronous neuron behavior. Finally, a\nhardware-software hybrid analysis is done in which the PMO RRAM device is\nexperimentally characterized to mimic neuron spiking dynamics. The work\npresents a realizable and more biologically comparable hardware-efficient\nsolution for large-scale SNNs.\n",
        "pdf_link": "http://arxiv.org/pdf/2108.13389v1"
    },
    {
        "title": "Robust Real-time Computing with Chemical Reaction Networks",
        "authors": [
            "Willem Fletcher",
            "Titus H. Klinge",
            "James I. Lathrop",
            "Dawn A. Nye",
            "Matthew Rayman"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Recent research into analog computing has introduced new notions of computing\nreal numbers. Huang, Klinge, Lathrop, Li, and Lutz defined a notion of\ncomputing real numbers in real-time with chemical reaction networks (CRNs),\nintroducing the classes $\\mathbb{R}_\\text{LCRN}$ (the class of all Lyapunov\nCRN-computable real numbers) and $\\mathbb{R}_\\text{RTCRN}$ (the class of all\nreal-time CRN-computable numbers). In their paper, they show the inclusion of\nthe real algebraic numbers $ALG \\subseteq \\mathbb{R}_\\text{LCRN} \\subseteq\n\\mathbb{R}_\\text{RTCRN}$ and that $ALG \\subsetneqq \\mathbb{R}_\\text{RTCRN}$ but\nleave open where the inclusion is proper. In this paper, we resolve this open\nproblem and show $ALG= \\mathbb{R}_\\text{LCRN} \\subsetneqq\n\\mathbb{R}_\\text{RTCRN}$. However, their definition of real-time computation is\nfragile in the sense that it is sensitive to perturbations in initial\nconditions. To resolve this flaw, we further require a CRN to withstand these\nperturbations. In doing so, we arrive at a discrete model of memory. This\napproach has several benefits. First, a bounded CRN may compute values\napproximately in finite time. Second, a CRN can tolerate small perturbations of\nits species' concentrations. Third, taking a measurement of a CRN's state only\nrequires precision proportional to the exactness of these approximations.\nLastly, if a CRN requires only finite memory, this model and Turing machines\nare equivalent under real-time simulations.\n",
        "pdf_link": "http://arxiv.org/pdf/2109.02896v1"
    },
    {
        "title": "Multi-Objective Optimization of ReRAM Crossbars for Robust DNN\n  Inferencing under Stochastic Noise",
        "authors": [
            "Xiaoxuan Yang",
            "Syrine Belakaria",
            "Biresh Kumar Joardar",
            "Huanrui Yang",
            "Janardhan Rao Doppa",
            "Partha Pratim Pande",
            "Krishnendu Chakrabarty",
            "Hai Li"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Resistive random-access memory (ReRAM) is a promising technology for\ndesigning hardware accelerators for deep neural network (DNN) inferencing.\nHowever, stochastic noise in ReRAM crossbars can degrade the DNN inferencing\naccuracy. We propose the design and optimization of a high-performance,\narea-and energy-efficient ReRAM-based hardware accelerator to achieve robust\nDNN inferencing in the presence of stochastic noise. We make two key technical\ncontributions. First, we propose a stochastic-noise-aware training method,\nreferred to as ReSNA, to improve the accuracy of DNN inferencing on ReRAM\ncrossbars with stochastic noise. Second, we propose an information-theoretic\nalgorithm, referred to as CF-MESMO, to identify the Pareto set of solutions to\ntrade-off multiple objectives, including inferencing accuracy, area overhead,\nexecution time, and energy consumption. The main challenge in this context is\nthat executing the ReSNA method to evaluate each candidate ReRAM design is\nprohibitive. To address this challenge, we utilize the continuous-fidelity\nevaluation of ReRAM designs associated with prohibitive high computation cost\nby varying the number of training epochs to trade-off accuracy and cost.\nCF-MESMO iteratively selects the candidate ReRAM design and fidelity pair that\nmaximizes the information gained per unit computation cost about the optimal\nPareto front. Our experiments on benchmark DNNs show that the proposed\nalgorithms efficiently uncover high-quality Pareto fronts. On average, ReSNA\nachieves 2.57% inferencing accuracy improvement for ResNet20 on the CIFAR-10\ndataset with respect to the baseline configuration. Moreover, CF-MESMO\nalgorithm achieves 90.91% reduction in computation cost compared to the popular\nmulti-objective optimization algorithm NSGA-II to reach the best solution from\nNSGA-II.\n",
        "pdf_link": "http://arxiv.org/pdf/2109.05437v1"
    },
    {
        "title": "Device-to-System Performance Evaluation: from Transistor/Interconnect\n  Modeling to VLSI Physical Design and Neural-Network Predictor",
        "authors": [
            "Chi-Shuen Lee",
            "Brian Cline",
            "Saurabh Sinha",
            "Greg Yeric",
            "H. -S. Philip Wong"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  We present a DevIce-to-System Performance EvaLuation (DISPEL) workflow that\nintegrates transistor and interconnect modeling, parasitic extraction, standard\ncell library characterization, logic synthesis, cell placement and routing, and\ntiming analysis to evaluate system-level performance of new CMOS technologies.\nAs the impact of parasitic resistances and capacitances continues to increase\nwith dimensional downscaling, component-level optimization alone becomes\ninsufficient, calling for a holistic assessment and optimization methodology\nacross the boundaries between devices, interconnects, circuits, and systems.\nThe physical implementation flow in DISPEL enables realistic analysis of\ncomplex wires and vias in VLSI systems and their impact on the chip power,\nspeed, and area, which simple circuit simulations cannot capture. To\ndemonstrate the use of DISPEL, a 32-bit commercial processor core is\nimplemented using theoretical n-type MoS2 and p-type Black Phosphorous (BP)\nplanar FETs at a projected 5-nm node, and the performance is benchmarked\nagainst Si FinFETs. While the superior gate control of the MoS2/BP FETs can\ntheoretically provide 51% reduction in the iso-frequency energy consumption,\nthe actual performance can be greatly limited by the source/drain contact\nresistances. With the large amount of data generated by DISPEL, a\nneural-network is trained to predict the key performance metrics of the 32-bit\nprocessor core using the characteristics of transistors and interconnects as\nthe input features without the need to go through the time-consuming physical\nimplementation flow. The machine learning algorithms show great potentials as a\nmeans for evaluation and optimization of new CMOS technologies and identifying\nthe most significant technology design parameters.\n",
        "pdf_link": "http://arxiv.org/pdf/2109.07915v1"
    },
    {
        "title": "Proposal of Analog In-Memory Computing with Magnified Tunnel\n  Magnetoresistance Ratio and Universal STT-MRAM Cell",
        "authors": [
            "Hao Cai",
            "Yanan Guo",
            "Bo Liu",
            "Mingyang Zhou",
            "Juntong Chen",
            "Xinning Liu",
            "Jun Yang"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  In-memory computing (IMC) is an effectual solution for energy-efficient\nartificial intelligence applications. Analog IMC amortizes the power\nconsumption of multiple sensing amplifiers with analog-to-digital converter\n(ADC), and simultaneously completes the calculation of multi-line data with\nhigh parallelism degree. Based on a universal one-transistor one-magnetic\ntunnel junction (MTJ) spin transfer torque magnetic RAM (STT-MRAM) cell, this\npaper demonstrates a novel tunneling magnetoresistance (TMR) ratio magnifying\nmethod to realize analog IMC. Previous concerns include low TMR ratio and\nanalog calculation nonlinearity are addressed using device-circuit interaction.\nPeripheral circuits are minimally modified to enable in-memory matrix-vector\nmultiplication. A current mirror with feedback structure is implemented to\nenhance analog computing linearity and calculation accuracy. The proposed\ndesign maximumly supports 1024 2-bit input and 1-bit weight\nmultiply-and-accumulate (MAC) computations simultaneously. The 2-bit input is\nrepresented by the width of the input (IN) pulses, while the 1-bit weight is\nstored in STT-MRAM and the x7500 magnified TMR (m-TMR) ratio is obtained by\nlatching. The proposal is simulated using 28-nm CMOS process and MTJ compact\nmodel. The integral nonlinearity is reduced by 57.6% compared with the\nconventional structure. 9.47-25.4 TOPS/W is realized with 2-bit input, 1-bit\nweight and 4-bit output convolution neural network (CNN).\n",
        "pdf_link": "http://arxiv.org/pdf/2110.03937v1"
    },
    {
        "title": "Emulating homoeostatic effects with metal-oxide memristors T-dependence",
        "authors": [
            "Thomas Abbey",
            "Alexantrou Serb",
            "Spyros Stathopoulos",
            "Loukas Michalas",
            "Themis Prodromakis"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Memristor technologies have been rapidly maturing for the past decade to\nsupport the needs of emerging memory, artificial synapses, logic gates and\nbio-signal processing applications. So far, however, most concepts are\ndeveloped by exploiting the tuneable resistive state of memristors with other\nphysical characteristics being ignored. Here, we report on the thermal\nproperties of metal-oxide memristors and demonstrate how these can be used to\nemulate a fundamental function of biological neurons: homeostasis. We show that\nthermal control mechanisms, frequently dismissed for their generally slow and\nbroad-brush granularity, may in fact be an appropriate approach to emulating\nsimilarly slow and broad-brush biological mechanisms due to their extreme\nsimplicity of implementation. We further demonstrate that metal-oxide\nmemristors can be utilised as thermometers and exhibit a programmable\ntemperature sensitivity. This work paves the way towards future systems that\nemploy the rich physical properties of memristors, beyond their electrical\nstate-tuneability, to power a new generation of advanced electronic devices.\n",
        "pdf_link": "http://arxiv.org/pdf/2110.04102v1"
    },
    {
        "title": "Photonic Networks-on-Chip Employing Multilevel Signaling: A Cross-Layer\n  Comparative Study",
        "authors": [
            "Venkata Sai Praneeth Karempudi",
            "Febin Sunny",
            "Ishan G Thakkar",
            "Sai Vineel Reddy Chittamuru",
            "Mahdi Nikdast",
            "Sudeep Pasricha"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Photonic network-on-chip (PNoC) architectures employ photonic links with\ndense wavelength-division multiplexing (DWDM) to enable high throughput on-chip\ntransfers. Unfortunately, increasing the DWDM degree (i.e., using a larger\nnumber of wavelengths) to achieve higher aggregated datarate in photonic links,\nand hence higher throughput in PNoCs, requires sophisticated and costly laser\nsources along with extra photonic hardware. This extra hardware can introduce\nundesired noise to the photonic link and increase the bit-error-rate (BER),\npower, and area consumption of PNoCs. To mitigate these issues, the use of\n4-pulse amplitude modulation (4-PAM) signaling, instead of the conventional\non-off keying (OOK) signaling, can halve the wavelength signals utilized in\nphotonic links for achieving the target aggregate datarate while reducing the\noverhead of crosstalk noise, BER, and photonic hardware. There are various\ndesigns of 4- PAM modulators reported in the literature. For example, the\nsignal superposition (SS), electrical digital-to-analog converter (EDAC), and\noptical digital-to-analog converter (ODAC) based designs of 4-PAM modulators\nhave been reports. However, it is yet to be explored how these SS, EDAC, and\nODAC based 4-PAM modulators can be utilized to design DWDM-based photonic links\nand PNoC architectures. In this paper, we provide an extensive link-level and\nsystem-level of the SS, EDAC, and ODAC types of 4-PAM modulators from prior\nwork with regards to their applicability and utilization overheads. From our\nlink-level and PNoC-level evaluation, we have observed that the 4-PAM EDAC\nbased variants of photonic links and PNoCs exhibit better performance and\nenergy-efficiency compared to the OOK, 4-PAM SS, and 4-PAM ODAC based links and\nPNoCs.\n",
        "pdf_link": "http://arxiv.org/pdf/2110.06105v1"
    },
    {
        "title": "Media Modulation in Molecular Communications",
        "authors": [
            "Lukas Brand",
            "Moritz Garkisch",
            "Sebastian Lotter",
            "Maximilian SchÃ¤fer",
            "Kathrin Castiglione",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  In conventional molecular communication (MC) systems, the signaling molecules\nused for information transmission are stored, released, and then replenished by\na transmitter (TX). However, the replenishment of signaling molecules at the TX\nis challenging in practice. Furthermore, in most envisioned MC applications,\ne.g., in the medical field, it is not desirable to insert the TX into the MC\nsystem, as this might impair natural biological processes. In this paper, we\npropose the concept of media modulation based MC where the TX is placed outside\nthe channel and utilizes signaling molecules already existing inside the\nsystem. We consider signaling molecules that can be in different states which\ncan be switched by external stimuli. Hence, in media modulation based MC, for\ninformation transmission, the TX stimulates the signaling molecules to encode\ninformation into their state. In particular, we elaborate media modulation for\nthe group of photochromic molecules, which undergo light-induced reversible\ntransformations, and study the usage of these molecules for information\ntransmission in a three-dimensional duct system. We develop a statistical model\nfor the received signal which depends on the distribution of the signaling\nmolecules in the system, the reliability of the state control mechanism, and\nthe randomness of molecule propagation. Furthermore, we analyze the performance\nof media modulation based MC in terms of the bit error rate (BER). We show that\nmedia modulation enables reliable information transmission, which renders a TX\ninside the channel unnecessary.\n",
        "pdf_link": "http://arxiv.org/pdf/2110.15744v3"
    },
    {
        "title": "Analysis of Receiver Covered by Heterogeneous Receptors in Molecular\n  Communications",
        "authors": [
            "Xinyu Huang",
            "Yuting Fang",
            "Stuart T. Johnston",
            "Matthew Faria",
            "Nan Yang",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  This paper analyzes the channel impulse response of an absorbing receiver\n(RX) covered by multiple non-overlapping heterogeneous receptors with different\nsizes and arbitrary locations in a molecular communication system. In this\nsystem, a point transmitter (TX) is assumed to be uniformly located on a\nvirtual sphere at a fixed distance from the RX. Considering molecule\ndegradation during the propagation from the TX to the RX, the expected molecule\nhitting rate at the RX over varying locations of the TX is analyzed as a\nfunction of the size and location of each receptor. Notably, this analytical\nresult is applicable for different numbers, sizes, and locations of receptors,\nand its accuracy is demonstrated via particle-based simulations. Numerical\nresults show that (i) the expected number of absorbed molecules at the RX\nincreases with an increasing number of receptors, when the total area of\nreceptors on the RX surface is fixed, and (ii) evenly distributed receptors\nlead to the largest expected number of absorbed molecules.\n",
        "pdf_link": "http://arxiv.org/pdf/2111.02020v2"
    },
    {
        "title": "Tutorial: Photonic Neural Networks in Delay Systems",
        "authors": [
            "D. Brunner",
            "B. Penkovsky",
            "B. A. Marquez",
            "M. Jaquot",
            "I. Fischer",
            "L. Larger"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Photonic delay systems have revolutionized the hardware implementation of\nRecurrent Neural Networks and Reservoir Computing in particular. The\nfundamental principles of Reservoir Computing strongly benefit a realization in\nsuch complex analog systems. Especially delay systems, potentially providing\nlarge numbers of degrees of freedom even in simple architectures, can\nefficiently be exploited for information processing. The numerous\ndemonstrations of their performance led to a revival of photonic Artificial\nNeural Network. Today, an astonishing variety of physical substrates,\nimplementation techniques as well as network architectures based on this\napproach have been successfully employed. Important fundamental aspects of\nanalog hardware Artificial Neural Networks have been investigated, and multiple\nhigh-performance applications have been demonstrated. Here, we introduce and\nexplain the most relevant aspects of Artificial Neural Networks and delay\nsystems, the seminal experimental demonstrations of Reservoir Computing in\nphotonic delay systems, plus the most recent and advanced realizations.\n",
        "pdf_link": "http://arxiv.org/pdf/2111.03332v1"
    },
    {
        "title": "Long Short-Term Memory Implementation Exploiting Passive RRAM Crossbar\n  Array",
        "authors": [
            "Honey Nikam",
            "Siddharth Satyam",
            "Shubham Sahay"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The ever-increasing demand to extract temporal correlations across sequential\ndata and perform context-based learning in this era of big data has led to the\ndevelopment of long short-term memory (LSTM) networks. Furthermore, there is an\nurgent need to perform these time-series data-dependent applications including\nspeech/video processing and recognition, language modelling and translation,\netc. on compact internet-of-things (IoT) edge devices with limited energy. To\nthis end, in this work, for the first time, we propose an extremely area- and\nenergy-efficient LSTM network implementation exploiting the passive resistive\nrandom access memory (RRAM) crossbar array. We developed a hardware-aware LSTM\nnetwork simulation framework and performed an extensive analysis of the\nproposed LSTM implementation considering the non-ideal hardware artifacts such\nas spatial (device-to-device) and temporal variations, non-linearity, noise,\netc. utilizing an experimentally calibrated comprehensive phenomenological\nmodel for passive RRAM crossbar array. Our results indicate that the proposed\npassive RRAM crossbar-based LSTM network implementation not only outperforms\nthe prior digital and active 1T-1R crossbar-based LSTM implementations by more\nthan three orders of magnitude in terms of area and two orders of magnitude in\nterms of training energy for identical network accuracy, but also exhibits\nrobustness against spatial and temporal variations and noise, and a faster\nconvergence rate. Our work may provide the incentive for experimental\nrealization of LSTM networks on passive RRAM crossbar arrays.\n",
        "pdf_link": "http://arxiv.org/pdf/2111.04588v1"
    },
    {
        "title": "An Open-Source RRAM Compiler",
        "authors": [
            "Dimitris Antoniadis",
            "Andrea Mifsud",
            "Peilong Feng",
            "Timothy G. Constandinou"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Memory compilers are necessary tools to boost the design procedure of digital\ncircuits. However, only a few are available to academia. Resistive Random\nAccess Memory (RRAM) is characterised by high density, high speed, non\nvolatility and is a potential candidate of future digital memories. To the best\nof the authors' knowledge, this paper presents the first open source RRAM\ncompiler for automatic memory generation including its peripheral circuits,\nverification and timing characterisation. The RRAM compiler is written with\nCadence SKILL programming language and is integrated in Cadence environment.\nThe layout verification procedure takes place in Siemens Mentor Calibre tool.\nThe technology used by the compiler is TSMC 180nm. This paper analyses the\nnovel results of a plethora of M x N RRAMs generated by the compiler, up to M =\n128, N = 64 and word size B = 16 bits, for clock frequency equal to 12.5 MHz.\nFinally, the compiler achieves density of up to 0.024 Mb/mm2.\n",
        "pdf_link": "http://arxiv.org/pdf/2111.05463v4"
    },
    {
        "title": "A Systematic Methodology to Compute the Quantum Vulnerability Factors\n  for Quantum Circuits",
        "authors": [
            "Daniel Oliveira",
            "Edoardo Giusto",
            "Betis Baheri",
            "Qiang Guan",
            "Bartolomeo Montrucchio",
            "Paolo Rech"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Quantum computing is one of the most promising technology advances of the\nlatest years. Once only a conceptual idea to solve physics simulations, quantum\ncomputation is today a reality, with numerous machines able to execute quantum\nalgorithms. One of the hardest challenges in quantum computing is reliability.\nQubits are highly sensitive to noise, which can make the output useless.\nMoreover, lately it has been shown that superconducting qubits are extremely\nsusceptible to external sources of faults, such as ionizing radiation. When\nadopted in large scale, radiation-induced errors are expected to become a\nserious challenge for qubits reliability. In this paper, we propose an\nevaluation of the impact of transient faults in the execution of quantum\ncircuits. Inspired by the Architectural and Program Vulnerability Factors,\nwidely adopted to characterize the reliability of classical computing\narchitectures and algorithms, we propose the Quantum Vulnerability Factor (QVF)\nas a metric to measure the impact that the corruption of a qubit has on the\ncircuit output probability distribution. First, we model faults based on the\nlatest studies on real machines and recently performed radiation experiments.\nThen, we design a quantum fault injector, built over Qiskit, and characterize\nthe propagation of faults in quantum circuits. We report the finding of more\nthan 15,000,000 fault injections, evaluating the reliability of three quantum\ncircuits and identifying the faults and qubits that are more likely than others\nto impact the output. With our results, we give guidelines on how to map the\nqubits in the real quantum computer to reduce the output error and to reduce\nthe probability of having a radiation-induced corruption to modify the output.\nFinally, we compare the simulation results with experiments on physical quantum\ncomputers.\n",
        "pdf_link": "http://arxiv.org/pdf/2111.07085v1"
    },
    {
        "title": "Novel Weight Update Scheme for Hardware Neural Network based on Synaptic\n  Devices Having Abrupt LTP or LTD Characteristics",
        "authors": [
            "Junmo Lee",
            "Joon Hwang",
            "Youngwoon Cho",
            "Sangbum Kim",
            "Jongho Lee"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Mitigating nonlinear weight update characteristics is one of the main\nchallenges in designing neural networks based on synaptic devices. This paper\npresents a novel weight update method named conditional reverse update scheme\n(CRUS) for hardware neural network (HNN) consisting of synaptic devices with\nhighly nonlinear or abrupt conductance update characteristics. We formulate a\nlinear optimization method of conductance in synaptic devices to reduce the\naverage deviation of weight changes from those calculated by the Stochastic\nGradient Rule (SGD) algorithm. We introduce a metric called update noise (UN)\nto analyze the training dynamics during training. We then design a weight\nupdate rule that reduces the UN averaged over the training process. The\noptimized network achieves >90% accuracy on the MNIST dataset under highly\nnonlinear long-term potentiation (LTP) and long-term depression (LTD)\nconditions while using inaccurate and infrequent conductance sensing.\nFurthermore, the proposed method shows better accuracy than previously reported\nnonlinear weight update mitigation techniques under the same hardware\nspecifications and device conditions. It also exhibits robustness to temporal\nvariations in conductance updates. We expect our scheme to relieve design\nrequirements in device and circuit engineering and serve as a practical\ntechnique that can be applied to future HNNs.\n",
        "pdf_link": "http://arxiv.org/pdf/2111.07113v5"
    },
    {
        "title": "Fungal electronics",
        "authors": [
            "Andrew Adamatzky",
            "Phil Ayres",
            "Alexander E. Beasley",
            "Alessandro Chiolerio",
            "Mohammad M. Dehshibi",
            "Antoni Gandia",
            "Elena Albergati",
            "Richard Mayne",
            "Anna Nikolaidou",
            "Nic Roberts",
            "Martin Tegelaar",
            "Michail-Antisthenis Tsompanas",
            "Neil Phillips",
            "Han A. B. WÃ¶sten"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Fungal electronics is a family of living electronic devices made of mycelium\nbound composites or pure mycelium. Fungal electronic devices are capable of\nchanging their impedance and generating spikes of electrical potential in\nresponse to external control parameters. Fungal electronics can be embedded\ninto fungal materials and wearables or used as stand alone sensing and\ncomputing devices.\n",
        "pdf_link": "http://arxiv.org/pdf/2111.11231v1"
    },
    {
        "title": "Energy-Efficient Implementation of Generative Adversarial Networks on\n  Passive RRAM Crossbar Arrays",
        "authors": [
            "Siddharth Satyam",
            "Honey Nikam",
            "Shubham Sahay"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Generative algorithms such as GANs are at the cusp of next revolution in the\nfield of unsupervised learning and large-scale artificial data generation.\nHowever, the adversarial (competitive) co-training of the discriminative and\ngenerative networks in GAN makes them computationally intensive and hinders\ntheir deployment on the resource-constrained IoT edge devices. Moreover, the\nfrequent data transfer between the discriminative and generative networks\nduring training significantly degrades the efficacy of the von-Neumann GAN\naccelerators such as those based on GPU and FPGA. Therefore, there is an urgent\nneed for development of ultra-compact and energy-efficient hardware\naccelerators for GANs. To this end, in this work, we propose to exploit the\npassive RRAM crossbar arrays for performing key operations of a fully-connected\nGAN: (a) true random noise generation for the generator network, (b)\nvector-by-matrix-multiplication with unprecedented energy-efficiency during the\nforward pass and backward propagation and (C) in-situ adversarial training\nusing a hardware friendly Manhattan's rule. Our extensive analysis utilizing an\nexperimentally calibrated phenomological model for passive RRAM crossbar array\nreveals an unforeseen trade-off between the accuracy and the energy dissipated\nwhile training the GAN network with different noise inputs to the generator.\nFurthermore, our results indicate that the spatial and temporal variations and\ntrue random noise, which are otherwise undesirable for memory application,\nboost the energy-efficiency of the GAN implementation on passive RRAM crossbar\narrays without degrading its accuracy.\n",
        "pdf_link": "http://arxiv.org/pdf/2111.14484v2"
    },
    {
        "title": "CryoCiM: Cryogenic Compute-in-Memory based on the Quantum Anomalous Hall\n  Effect",
        "authors": [
            "Shamiul Alam",
            "Md Mazharul Islam",
            "Md Shafayat Hossain",
            "Akhilesh Jaiswal",
            "Ahmedullah Aziz"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The scaling of the already-matured CMOS technology is steadily approaching\nits physical limit, motivating the quest for a suitable alternative. Cryogenic\noperation offers a promising pathway towards continued improvement in computing\nspeed and energy efficiency without aggressive scaling. However, the memory\nwall bottleneck of the traditional von-Neumann architecture persists even at\ncryogenic temperature. That is where a compute-in-memory (CiM) architecture,\nthat embeds computing within the memory unit, comes into play. Computations\nwithin the memory unit help reduce the expensive data transfer between the\nmemory and the computing units. Therefore, CiM provides extreme energy\nefficiency that can enable lower cooling cost at cryogenic temperature. In this\nwork, we demonstrate CryoCiM, a cryogenic compute-in-memory framework utilizing\na non-volatile memory system based on the quantum anomalous Hall effect (QAHE).\nOur design can perform memory read/write, and universal binary logic operations\n(NAND, NOR, and XOR). We design a novel peripheral circuit assembly that can\nperform the read/write, and single-cycle in-memory logic operations. The\nutilization of a QAHE-based memory system promises robustness against process\nvariations, through the usage of topologically protected resistive states for\ndata storage. CryoCiM is the first step towards utilizing exclusively cryogenic\nphenomena to serve the dual purpose of storage and computation with ultra-low\npower (nano-watts) operations.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.00124v3"
    },
    {
        "title": "NeuroHammer: Inducing Bit-Flips in Memristive Crossbar Memories",
        "authors": [
            "Felix Staudigl",
            "Hazem Al Indari",
            "Daniel SchÃ¶n",
            "Dominik Sisejkovic",
            "Farhad Merchant",
            "Jan Moritz Joseph",
            "Vikas Rana",
            "Stephan Menzel",
            "Rainer Leupers"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Emerging non-volatile memory (NVM) technologies offer unique advantages in\nenergy efficiency, latency, and features such as computing-in-memory.\nConsequently, emerging NVM technologies are considered an ideal substrate for\ncomputation and storage in future-generation neuromorphic platforms. These\ntechnologies need to be evaluated for fundamental reliability and security\nissues. In this paper, we present \\emph{NeuroHammer}, a security threat in\nReRAM crossbars caused by thermal crosstalk between memory cells. We\ndemonstrate that bit-flips can be deliberately induced in ReRAM devices in a\ncrossbar by systematically writing adjacent memory cells. A simulation flow is\ndeveloped to evaluate NeuroHammer and the impact of physical parameters on the\neffectiveness of the attack. Finally, we discuss the security implications in\nthe context of possible attack scenarios.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.01087v2"
    },
    {
        "title": "Nonideality-Aware Training for Accurate and Robust Low-Power Memristive\n  Neural Networks",
        "authors": [
            "Dovydas Joksas",
            "Erwei Wang",
            "Nikolaos Barmpatsalos",
            "Wing H. Ng",
            "Anthony J. Kenyon",
            "George A. Constantinides",
            "Adnan Mehonic"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Recent years have seen a rapid rise of artificial neural networks being\nemployed in a number of cognitive tasks. The ever-increasing computing\nrequirements of these structures have contributed to a desire for novel\ntechnologies and paradigms, including memristor-based hardware accelerators.\nSolutions based on memristive crossbars and analog data processing promise to\nimprove the overall energy efficiency. However, memristor nonidealities can\nlead to the degradation of neural network accuracy, while the attempts to\nmitigate these negative effects often introduce design trade-offs, such as\nthose between power and reliability. In this work, we design nonideality-aware\ntraining of memristor-based neural networks capable of dealing with the most\ncommon device nonidealities. We demonstrate the feasibility of using\nhigh-resistance devices that exhibit high $I$-$V$ nonlinearity -- by analyzing\nexperimental data and employing nonideality-aware training, we estimate that\nthe energy efficiency of memristive vector-matrix multipliers is improved by\nthree orders of magnitude ($0.715\\ \\mathrm{TOPs}^{-1}\\mathrm{W}^{-1}$ to $381\\\n\\mathrm{TOPs}^{-1}\\mathrm{W}^{-1}$) while maintaining similar accuracy. We show\nthat associating the parameters of neural networks with individual memristors\nallows to bias these devices towards less conductive states through\nregularization of the corresponding optimization problem, while modifying the\nvalidation procedure leads to more reliable estimates of performance. We\ndemonstrate the universality and robustness of our approach when dealing with a\nwide range of nonidealities.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.06887v4"
    },
    {
        "title": "Logics in fungal mycelium networks",
        "authors": [
            "Andrew Adamatzky",
            "Phil Ayres",
            "Alexander E. Beasley",
            "Nic Roberts",
            "Martin Tegelaar",
            "Michail-Antisthenis Tsompanas",
            "Han A. B. WÃ¶sten"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The living mycelium networks are capable of efficient sensorial fusion over\nvery large areas and distributed decision making. The information processing in\nthe mycelium networks is implemented via propagation of electrical and chemical\nsignals en pair with morphological changes in the mycelium structure. These\ninformation processing mechanisms are manifested in experimental laboratory\nfindings that show that the mycelium networks exhibit rich dynamics of\nneuron-like spiking behaviour and a wide range of non-linear electrical\nproperties. On an example of a single real colony of \\emph{Aspergillus niger},\nwe demonstrate that the non-linear transformation of electrical signals and\ntrains of extracellular voltage spikes can be used to implement logical gates\nand circuits. The approaches adopted include numerical modelling of excitation\npropagation on the mycelium network, representation of the mycelium network as\na resistive and capacitive (RC) network and an experimental laboratory study on\nmining logical circuits in mycelium bound composites.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.07236v1"
    },
    {
        "title": "Computational metrics and parameters of an injection-locked large area\n  semiconductor laser for neural network computing",
        "authors": [
            "Anas Skalli",
            "Xavier Porte",
            "Nasibeh Haghighi",
            "Stephan Reitzenstein",
            "James A. Lott",
            "D. Brunner"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Artificial neural networks have become a staple computing technique in many\nfields. Yet, they present fundamental differences with classical computing\nhardware in the way they process information. Photonic implementations of\nneural network architectures potentially offer fundamental advantages over\ntheir electronic counterparts in terms of speed, processing parallelism,\nscalability and energy efficiency. Scalable and high performance photonic\nneural networks (PNNs) have been demonstrated, yet they remain scarce. In this\nwork, we study the performance of such a scalable, fully parallel and\nautonomous PNN based on a large area vertical-cavity surface-emitting laser\n(LA-VCSEL). We show how the performance varies with different physical\nparameters, namely, injection wavelength, injection power, and bias current.\nFurthermore, we link these physical parameters to the general computational\nmeasures of consistency and dimensionality. We present a general method of\ngauging dimensionality in high dimensional nonlinear systems subject to noise,\nwhich could be applied to many systems in the context of neuromorphic\ncomputing. Our work will inform future implementations of spatially multiplexed\nVCSEL PNNs.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.08947v1"
    },
    {
        "title": "Internet of Bio-Nano Things: A Review of Applications, Enabling\n  Technologies and Key Challenges",
        "authors": [
            "Murat Kuscu",
            "Bige D. Unluturk"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Internet of Bio-Nano Things (IoBNT) is envisioned to be a heterogeneous\nnetwork of nanoscale and biological devices, so called Bio-Nano Things (BNTs),\ncommunicating via non-conventional means, e.g., molecular communications (MC),\nin non-conventional environments, e.g., inside human body. The main objective\nof this emerging networking framework is to enable direct and seamless\ninteraction with biological systems for accurate sensing and control of their\ndynamics in real time. This close interaction between bio and cyber domains\nwith unprecedentedly high spatio-temporal resolution is expected to open up\nvast opportunities to devise novel applications, especially in healthcare area,\nsuch as intrabody continuous health monitoring. There are, however, substantial\nchallenges to be overcome if the enormous potential of the IoBNT is to be\nrealized. These range from developing feasible nanocommunication and energy\nharvesting techniques for BNTs to handling the big data generated by IoBNT. In\nthis survey, we attempt to provide a comprehensive overview of the IoBNT\nframework along with its main components and applications. An investigation of\nkey technological challenges is presented together with a detailed review of\nthe state-of-the-art approaches and a discussion of future research directions.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.09249v1"
    },
    {
        "title": "Language of fungi derived from electrical spiking activity",
        "authors": [
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  ungi exhibit oscillations of extracellular electrical potential recorded via\ndifferential electrodes inserted into a substrate colonised by mycelium or\ndirectly into sporocarps. We analysed electrical activity of ghost fungi\n(\\emph{Omphalotus nidiformis}), Enoki fungi (\\emph{Flammulina velutipes}),\nsplit gill fungi (\\emph{Schizophyllum commune}) and caterpillar fungi\n(\\emph{Cordyceps militari}). The spiking characteristics are species specific:\na spike duration varies from one to 21 hours and an amplitude from 0.03~mV to\n2.1mV. We found that spikes are often clustered into trains. Assuming that\nspikes of electrical activity are used by fungi to communicate and process\ninformation in mycelium networks, we group spikes into words and provide a\nlinguistic and information complexity analysis of the fungal spiking activity.\nWe demonstrate that distributions of fungal word lengths match that of human\nlanguages. We also construct algorithmic and Liz-Zempel complexity hierarchies\nof fungal sentences and show that species \\emph{S. commune} generate most\ncomplex sentences.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.09907v1"
    },
    {
        "title": "A Memristor-Based Bayesian Machine",
        "authors": [
            "Kamel-Eddine Harabi",
            "Tifenn Hirtzlin",
            "ClÃ©ment Turck",
            "Elisa Vianello",
            "RaphaÃ«l Laurent",
            "Jacques Droulez",
            "Pierre BessiÃ¨re",
            "Jean-Michel Portal",
            "Marc Bocquet",
            "Damien Querlioz"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  In recent years, a considerable research effort has shown the energy benefits\nof implementing neural networks with memristors or other emerging memory\ntechnologies. However, for extreme-edge applications with high uncertainty,\naccess to reduced amounts of data, and where explainable decisions are\nrequired, neural networks may not provide an acceptable form of intelligence.\nBayesian reasoning can solve these concerns, but it is computationally\nexpensive and, unlike neural networks, does not translate naturally to\nmemristor-based architectures. In this work, we introduce, demonstrate\nexperimentally on a fully fabricated hybrid CMOS-memristor system, and analyze\na Bayesian machine designed for highly-energy efficient Bayesian reasoning. The\narchitecture of the machine is obtained by writing Bayes' law in a way making\nits implementation natural by the principles of distributed memory and\nstochastic computing, allowing the circuit to function using solely local\nmemory and minimal data movement. Measurements on a fabricated small-scale\nBayesian machine featuring 2,048 memristors and 30,080 transistors show the\nviability of this approach and the possibility of overcoming the challenges\nassociated with its design: the inherent imperfections of memristors, as well\nas the need to distribute very locally higher-than-nominal supply voltages. The\ndesign of a scaled-up version of the machine shows its outstanding energy\nefficiency on a real-life gesture recognition task: a gesture can be recognized\nusing 5,000 times less energy than using a microcontroller unit. The Bayesian\nmachine also features several desirable features, e.g., instant on/off\noperation, compatibility with low supply voltages, and resilience to\nsingle-event upsets. These results open the road for Bayesian reasoning as an\nattractive way for energy-efficient, robust, and explainable intelligence at\nthe edge.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.10547v1"
    },
    {
        "title": "Geographical Peer Matching for P2P Energy Sharing",
        "authors": [
            "Romaric Duvignau",
            "Vincenzo Gulisano",
            "Marina Papatriantafilou",
            "Ralf Klasing"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Significant cost reductions attract ever more households to invest in\nsmall-scale renewable electricity generation and storage. Such distributed\nresources are not used in the most effective way when only used individually,\nas sharing them provides even greater cost savings. Energy Peer-to-Peer (P2P)\nsystems have thus been shown to be beneficial for prosumers and consumers\nthrough reductions in energy cost while also being attractive to grid or\nservice providers. However, many practical challenges have to be overcome\nbefore all players could gain in having efficient and automated local energy\ncommunities; such challenges include the inherent complexity of matching\ntogether geographically distributed peers and the significant computations\nrequired to calculate the local matching preferences. Hence dedicated\nalgorithms are required to be able to perform a cost-efficient matching of\nthousands of peers in a computational-efficient fashion. We define and analyze\nin this work a precise mathematical modelling of the geographical peer matching\nproblem and several heuristics solving it. Our experimental study, based on\nreal-world energy data, demonstrates that our solutions are efficient both in\nterms of cost savings achieved by the peers and in terms of communication and\ncomputing requirements. Our scalable algorithms thus provide one core building\nblock for practical and data-efficient peer-to-peer energy sharing communities\nwithin large-scale optimization systems.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.11286v2"
    },
    {
        "title": "XDWM: A 2D Domain Wall Memory",
        "authors": [
            "Arifa Hoque",
            "Alex K. Jones",
            "Sanjukta Bhanja"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Domain-Wall Memory (DWM) structures typically bundle nanowires shifted\ntogether for parallel access. Ironically, this organization does not allow the\nnatural shifting of DWM to realize \\textit{logical shifting} within data\nelements. We describe a novel 2-D DWM cross-point (X-Cell) that allows two\nindividual nanowires placed orthogonally to share the X-Cell. Each nanowire can\noperate independently while sharing the value at the X-Cell. Using X-Cells, we\npropose an orthogonal nanowire in the Y dimension overlaid on a bundle of X\ndimension nanowires for a cross-DWM or XDWM. We demonstrate that the bundle\nshifts correctly in the X-Direction, and that data can be logically shifted in\nthe Y-direction providing novel data movement and supporting\nprocessing-in-memory. We conducted studies on the requirements for physical\ncell dimensions and shift currents for XDWM. Due to the non-standard domain,\nour micro-magnetic studies demonstrate that XDWM introduces a shift current\npenalty of 6.25% while shifting happens in one nanowire compared to a standard\nnanowire. We also demonstrate correct shifting using nanowire bundles in both\nthe X- and Y- dimensions. Using magnetic simulation to derive the values for\nSPICE simulation we show the maximum leakage current between nanowires when\nshifting the bundle together is $\\le3$% indicating that sneak paths are not\nproblematic for XDWM.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.12692v1"
    },
    {
        "title": "Echo state graph neural networks with analogue random resistor arrays",
        "authors": [
            "Shaocong Wang",
            "Yi Li",
            "Dingchen Wang",
            "Woyu Zhang",
            "Xi Chen",
            "Danian Dong",
            "Songqi Wang",
            "Xumeng Zhang",
            "Peng Lin",
            "Claudio Gallicchio",
            "Xiaoxin Xu",
            "Qi Liu",
            "Kwang-Ting Cheng",
            "Zhongrui Wang",
            "Dashan Shang",
            "Ming Liu"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Recent years have witnessed an unprecedented surge of interest, from social\nnetworks to drug discovery, in learning representations of graph-structured\ndata. However, graph neural networks, the machine learning models for handling\ngraph-structured data, face significant challenges when running on conventional\ndigital hardware, including von Neumann bottleneck incurred by physically\nseparated memory and processing units, slowdown of Moore's law due to\ntransistor scaling limit, and expensive training cost. Here we present a novel\nhardware-software co-design, the random resistor array-based echo state graph\nneural network, which addresses these challenges. The random resistor arrays\nnot only harness low-cost, nanoscale and stackable resistors for highly\nefficient in-memory computing using simple physical laws, but also leverage the\nintrinsic stochasticity of dielectric breakdown to implement random projections\nin hardware for an echo state network that effectively minimizes the training\ncost thanks to its fixed and random weights. The system demonstrates\nstate-of-the-art performance on both graph classification using the MUTAG and\nCOLLAB datasets and node classification using the CORA dataset, achieving\n34.2x, 93.2x, and 570.4x improvement of energy efficiency and 98.27%, 99.46%,\nand 95.12% reduction of training cost compared to conventional graph learning\non digital hardware, respectively, which may pave the way for the next\ngeneration AI system for graph learning.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.15270v1"
    },
    {
        "title": "Pulse Shaping for MC via Particle Size",
        "authors": [
            "Wayan Wicke",
            "Rebecca C. Felsheim",
            "Lukas Brand",
            "Vahid Jamali",
            "Helene M. Loos",
            "Andrea Buettner",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  In molecular communication (MC), combining different types of particles at\nthe transmitter is a degree of freedom which can be utilized to improve\nperformance. In this paper, we address the problem of pulse shaping to simplify\ntime synchronization requirements by exploiting and combining the received\nsignal characteristics of particles of different sizes. In particular, we\noptimize the mixture of particles of different sizes used for transmission in\norder to support a prescribed detection time period for on-off keying,\nguaranteeing on average 1) a sufficiently large received signal if a binary one\nis transmitted, and 2) a low enough received signal if a binary zero is\ntransmitted even in the presence of inter-symbol interference. For\nillustration, we consider an optimization problem based on a free space\ndiffusion channel model. It is shown that there is a tradeoff between the\nmaximum feasible detection duration and the peak detection value for different\nparticle sizes from the smallest particle size enabling the largest detection\nduration to the largest particle size minimizing the peak detection value at\nthe expense of a limited detection duration.\n",
        "pdf_link": "http://arxiv.org/pdf/2201.06425v2"
    },
    {
        "title": "Stochastic dendrites enable online learning in mixed-signal neuromorphic\n  processing systems",
        "authors": [
            "Matteo Cartiglia",
            "Arianna Rubino",
            "Shyam Narayanan",
            "Charlotte Frenkel",
            "Germain Haessig",
            "Giacomo Indiveri",
            "Melika Payvand"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The stringent memory and power constraints required in edge-computing\nsensory-processing applications have made event-driven neuromorphic systems a\npromising technology. On-chip online learning provides such systems the ability\nto learn the statistics of the incoming data and to adapt to their changes.\nImplementing online learning on event driven-neuromorphic systems requires (i)\na spike-based learning algorithm that calculates the weight updates using only\nlocal information from streaming data, (ii) mapping these weight updates onto\nlimited bit precision memory and (iii) doing so in a robust manner that does\nnot lead to unnecessary updates as the system is reaching its optimal output.\nRecent neuroscience studies have shown how dendritic compartments of cortical\nneurons can solve these problems in biological neural networks. Inspired by\nthese studies we propose spike-based learning circuits to implement stochastic\ndendritic online learning. The circuits are embedded in a prototype spiking\nneural network fabricated using a 180nm process. Following an\nalgorithm-circuits co-design approach we present circuits and behavioral\nsimulation results that demonstrate the learning rule features. We validate the\nproposed method using behavioral simulations of a single-layer network with\n4-bit precision weights applied to the MNIST benchmark and demonstrating\nresults that reach accuracy levels above 85%.\n",
        "pdf_link": "http://arxiv.org/pdf/2201.10409v1"
    },
    {
        "title": "Building time-surfaces by exploiting the complex volatility of an ECRAM\n  memristor",
        "authors": [
            "Marco Rasetto",
            "Qingzhou Wan",
            "Himanshu Akolkar",
            "Feng Xiong",
            "Bertram Shi",
            "Ryad Benosman"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Memristors have emerged as a promising technology for efficient neuromorphic\narchitectures owing to their ability to act as programmable synapses, combining\nprocessing and memory into a single device. Although they are most commonly\nused for static encoding of synaptic weights, recent work has begun to\ninvestigate the use of their dynamical properties, such as Short Term\nPlasticity (STP), to integrate events over time in event-based architectures.\nHowever, we are still far from completely understanding the range of possible\nbehaviors and how they might be exploited in neuromorphic computation. This\nwork focuses on a newly developed Li$_\\textbf{x}$WO$_\\textbf{3}$-based\nthree-terminal memristor that exhibits tunable STP and a conductance response\nmodeled by a double exponential decay. We derive a stochastic model of the\ndevice from experimental data and investigate how device stochasticity, STP,\nand the double exponential decay affect accuracy in a hierarchy of\ntime-surfaces (HOTS) architecture. We found that the device's stochasticity\ndoes not affect accuracy, that STP can reduce the effect of salt and pepper\nnoise in signals from event-based sensors, and that the double exponential\ndecay improves accuracy by integrating temporal information over multiple time\nscales. Our approach can be generalized to study other memristive devices to\nbuild a better understanding of how control over temporal dynamics can enable\nneuromorphic engineers to fine-tune devices and architectures to fit their\nproblems at hand.\n",
        "pdf_link": "http://arxiv.org/pdf/2201.12673v2"
    },
    {
        "title": "SDEX: Monte Carlo Simulation of Stochastic Differential Equations on\n  Memristor Crossbars",
        "authors": [
            "Louis Primeau",
            "Amirali Amirsoleimani",
            "Roman Genov"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Here we present stochastic differential equations (SDEs) on a memristor\ncrossbar, where the source of gaussian noise is derived from the random\nconductance due to ion drift in the devices during programming. We examine the\neffects of line resistance on the generation of normal random vectors, showing\nthe skew and kurtosis are within acceptable bounds. We then show the\nimplementation of a stochastic differential equation solver for the\nBlack-Scholes SDE, and compare the distribution with the analytic solution. We\ndetermine that the random number generation works as intended, and calculate\nthe energy cost of the simulation.\n",
        "pdf_link": "http://arxiv.org/pdf/2202.01395v1"
    },
    {
        "title": "HW/SW Co-design for Reliable TCAM-based In-memory Brain-inspired\n  Hyperdimensional Computing",
        "authors": [
            "Simon Thomann",
            "Paul R. Genssler",
            "Hussam Amrouch"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Brain-inspired hyperdimensional computing (HDC) is continuously gaining\nremarkable attention. It is a promising alternative to traditional\nmachine-learning approaches due to its ability to learn from little data,\nlightweight implementation, and resiliency against errors. However, HDC is\noverwhelmingly data-centric similar to traditional machine-learning algorithms.\nIn-memory computing is rapidly emerging to overcome the von Neumann bottleneck\nby eliminating data movements between compute and storage units. In this work,\nwe investigate and model the impact of imprecise in-memory computing hardware\non the inference accuracy of HDC. Our modeling is based on 14nm FinFET\ntechnology fully calibrated with Intel measurement data. We accurately model,\nfor the first time, the voltage-dependent error probability in SRAM-based and\nFeFET-based in-memory computing. Thanks to HDC's resiliency against errors, the\ncomplexity of the underlying hardware can be reduced, providing large energy\nsavings of up to 6x. Experimental results for SRAM reveal that\nvariability-induced errors have a probability of up to 39 percent. Despite such\na high error probability, the inference accuracy is only marginally impacted.\nThis opens doors to explore new tradeoffs. We also demonstrate that the\nresiliency against errors is application-dependent. In addition, we investigate\nthe robustness of HDC against errors when the underlying in-memory hardware is\nrealized using emerging non-volatile FeFET devices instead of mature CMOS-based\nSRAMs. We demonstrate that inference accuracy does remain high despite the\nlarger error probability, while large area and power savings can be obtained.\nAll in all, HW/SW co-design is the key for efficient yet reliable in-memory\nhyperdimensional computing for both conventional CMOS technology and upcoming\nemerging technologies.\n",
        "pdf_link": "http://arxiv.org/pdf/2202.04789v2"
    },
    {
        "title": "Partitioning Dense Graphs with Hardware Accelerators",
        "authors": [
            "Xiaoyuan Liu",
            "Hayato Ushijima-Mwesigwa",
            "Indradeep Ghosh",
            "Ilya Safro"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Graph partitioning is a fundamental combinatorial optimization problem that\nattracts a lot of attention from theoreticians and practitioners due to its\nbroad applications. From multilevel graph partitioning to more general-purpose\noptimization solvers such as Gurobi and CPLEX, a wide range of approaches have\nbeen developed. Limitations of these approaches are important to study in order\nto break the computational optimization barriers of this problem. As we\napproach the limits of Moore's law, there is now a need to explore ways of\nsolving such problems with special-purpose hardware such as quantum computers\nor quantum-inspired accelerators. In this work, we experiment with solving the\ngraph partitioning on the Fujitsu Digital Annealer (a special-purpose hardware\ndesigned for solving combinatorial optimization problems) and compare it with\nthe existing top solvers. We demonstrate limitations of existing solvers on\nmany dense graphs as well as those of the Digital Annealer on sparse graphs\nwhich opens an avenue to hybridize these approaches.\n",
        "pdf_link": "http://arxiv.org/pdf/2202.09420v2"
    },
    {
        "title": "Implementing Boolean Functions with switching lattice networks",
        "authors": [
            "Rajesh Kumar Datta"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Four terminal switching network is an alternative structure to realize the\nlogic functions in electronic circuit modeling. This network can be used to\nimplement a Boolean function with less number of switches than the two terminal\nbased CMOS switch. Each switch of the network is driven by a Boolean literal.\nAny switch is connected to its four neighbors if a literal takes the value 1 ,\nelse it is disconnected. In our work, we aimed to develop a technique by which\nwe can find out if any Boolean function can be implemented with a given\nfour-terminal network. It is done using the path of any given lattice network.\nFirst, we developed a synthesis tool by which we can create a library of\nBoolean functions with a given four-terminal switching network and random\nBoolean literals. This tool can be used to check the output of any lattice\nnetwork which can also function as a lattice network solver. In the next step,\nwe used the library functions to develop and test our MAPPING tool where the\nfunctions were given as input and from the output, we can get the implemented\nfunction in four terminal lattice network. Finally, we have proposed a\nsystematic procedure to implement any Boolean function with a efficient way by\nany given one type of lattice network.\n",
        "pdf_link": "http://arxiv.org/pdf/2202.09551v4"
    },
    {
        "title": "pHGen: A pH-Based Key Generation Mechanism Using ISFETs",
        "authors": [
            "Elmira Moussavi",
            "Dominik Sisejkovic",
            "Fabian Brings",
            "Daniyar Kizatov",
            "Animesh Singh",
            "Xuan Thang Vu",
            "Sven Ingebrandt",
            "Rainer Leupers",
            "Vivek Pachauri",
            "Farhad Merchant"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Digital keys are a fundamental component of many hardware- and software-based\nsecurity mechanisms. However, digital keys are limited to binary values and\neasily exploitable when stored in standard memories. In this paper, based on\nemerging technologies, we introduce pHGen, a potential-of-hydrogen (pH)-based\nkey generation mechanism that leverages chemical reactions in the form of a\npotential change in ion-sensitive field-effect transistors (ISFETs). The\nthreshold voltage of ISFETs is manipulated corresponding to a known pH buffer\nsolution (key) in which the transistors are immersed. To read the chemical\ninformation effectively via ISFETs, we designed a readout circuit for stable\noperation and detection of voltage thresholds. To demonstrate the applicability\nof the proposed key generation, we utilize pHGen for logic locking -- a\nhardware integrity protection scheme. The proposed key-generation method breaks\nthe limits of binary values and provides the first steps toward the utilization\nof multi-valued voltage thresholds of ISFETs controlled by chemical\ninformation. The pHGen approach is expected to be a turning point for using\nmore sophisticated bio-based analog keys for securing next-generation\nelectronics.\n",
        "pdf_link": "http://arxiv.org/pdf/2202.12085v1"
    },
    {
        "title": "Experimental demonstration of Single-Level and Multi-Level-Cell\n  RRAM-based In-Memory Computing with up to 16 parallel operations",
        "authors": [
            "E. Esmanhotto",
            "T. Hirtzlin",
            "N. Castellani",
            "S. Martin",
            "B. Giraud",
            "F. Andrieu",
            "J. F. Nodin",
            "D. Querlioz",
            "J-M. Portal",
            "E. Vianello"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Crossbar arrays of resistive memories (RRAM) hold the promise of enabling\nIn-Memory Computing (IMC), but essential challenges due to the impact of device\nimperfection and device endurance have yet to be overcome. In this work, we\ndemonstrate experimentally an RRAM-based IMC logic concept with strong\nresilience to RRAM variability, even after one million endurance cycles. Our\nwork relies on a generalization of the concept of in-memory Scouting Logic, and\nwe demonstrate it experimentally with up to 16 parallel devices (operands), a\nnew milestone for RRAM in-memory logic. Moreover, we combine IMC with\nMulti-Level-Cell programming and demonstrate experimentally, for the first\ntime, an IMC RRAM-based MLC 2-bit adder.\n",
        "pdf_link": "http://arxiv.org/pdf/2203.01680v1"
    },
    {
        "title": "Memristive, Spintronic, and 2D-Materials-Based Devices to Improve and\n  Complement Computing Hardware",
        "authors": [
            "Dovydas Joksas",
            "AbdulAziz AlMutairi",
            "Oscar Lee",
            "Murat Cubukcu",
            "Antonio Lombardo",
            "Hidekazu Kurebayashi",
            "Anthony J. Kenyon",
            "Adnan Mehonic"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  In a data-driven economy, virtually all industries benefit from advances in\ninformation technology -- powerful computing systems are critically important\nfor rapid technological progress. However, this progress might be at risk of\nslowing down if we do not address the discrepancy between our current computing\npower demands and what the existing technologies can offer. Key limitations to\nimproving energy efficiency are the excessive growth of data transfer costs\nassociated with the von Neumann architecture and the fundamental limits of\ncomplementary metal-oxide-semiconductor (CMOS) technologies, such as\ntransistors. In this perspective article, we discuss three technologies that\nwill likely play an essential role in future computing systems: memristive\nelectronics, spintronics, and electronics based on 2D materials. We present how\nthese may transform conventional digital computers and contribute to the\nadoption of new paradigms, like neuromorphic computing.\n",
        "pdf_link": "http://arxiv.org/pdf/2203.06147v3"
    },
    {
        "title": "X-Fault: Impact of Faults on Binary Neural Networks in\n  Memristor-Crossbar Arrays with Logic-in-Memory Computation",
        "authors": [
            "Felix Staudigl",
            "Karl J. X. Sturm",
            "Maximilian Bartel",
            "Thorben Fetz",
            "Dominik Sisejkovic",
            "Jan Moritz Joseph",
            "Leticia Bolzani PÃ¶hls",
            "Rainer Leupers"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Memristor-based crossbar arrays represent a promising emerging memory\ntechnology to replace conventional memories by offering a high density and\nenabling computing-in-memory (CIM) paradigms. While analog computing provides\nthe best performance, non-idealities and ADC/DAC conversion limit\nmemristor-based CIM. Logic-in-Memory (LIM) presents another flavor of CIM, in\nwhich the memristors are used in a binary manner to implement logic gates.\nSince binary neural networks (BNNs) use binary logic gates as the dominant\noperation, they can benefit from the massively parallel execution of binary\noperations and better resilience to variations of the memristors. Although\nconventional neural networks have been thoroughly investigated, the impact of\nfaults on memristor-based BNNs remains unclear. Therefore, we analyze the\nimpact of faults on logic gates in memristor-based crossbar arrays for BNNs. We\npropose a simulation framework that simulates different traditional faults to\nexamine the accuracy loss of BNNs on memristive crossbar arrays. In addition,\nwe compare different logic families based on the robustness and feasibility to\naccelerate AI applications.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.01501v1"
    },
    {
        "title": "DNA Storage: A Promising Large Scale Archival Storage?",
        "authors": [
            "Yixun Wei",
            "Bingzhe Li",
            "David H. C. Du"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Deoxyribonucleic Acid (DNA), with its high density and long durability, is a\npromising storage medium for long-term archival storage and has attracted much\nattention. Several studies have verified the feasibility of using DNA for\narchival storage with a small amount of data. However, the achievable storage\ncapacity of DNA as archival storage has not been comprehensively investigated\nyet. Theoretically, the DNA storage density is about 1 exabyte/mm3 (109\nGB/mm3). However, according to our investigation, DNA storage tube capacity\nbased on the current synthesizing and sequencing technologies is only at\nhundreds of Gigabytes due to the limitation of multiple bio and technology\nconstraints. This paper identifies and investigates the critical factors\naffecting the single DNA tube capacity for archival storage. Finally, we\nsuggest several promising directions to overcome the limitations and enhance\nDNA storage capacity.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.01870v2"
    },
    {
        "title": "Adjusting Thermal Stability in Double-Barrier MTJ for Energy Improvement\n  in Cryogenic STT-MRAMs",
        "authors": [
            "Esteban GarzÃ³n",
            "Raffaele De Rose",
            "Felice Crupi",
            "Lionel Trojman",
            "Adam Teman",
            "Marco Lanuzza"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  This paper investigates the impact of thermal stability relaxation in\ndouble-barrier magnetic tunnel junctions (DMTJs) for energy-efficient\nspin-transfer torque magnetic random access memories (STT-MRAMs) operating at\nthe liquid nitrogen boiling point (77K). Our study is carried out through a\nmacrospin-based Verilog-A compact model of DMTJ, along with a 65nm commercial\nprocess design kit (PDK) calibrated down to 77K under silicon measurements.\nComprehensive bitcell-level electrical characterization is used to estimate the\nenergy/latency per operation and leakage power at the memory\narchitecture-level. As a main result of our analysis, we show that\nenergy-efficient small-to-large embedded memories can be obtained by\nsignificantly relaxing the non-volatility requirement of DMTJ devices at room\ntemperature (i.e., by reducing the cross-section area), while maintaining the\ntypical 10-years retention time at cryogenic temperatures. This makes\nDMTJ-based STT-MRAM operating at 77K more energy-efficient than six-transistors\nstatic random-access memory (6T-SRAM) under both read and write accesses (-56%\nand -37% on average, respectively). Obtained results thus prove that DMTJ-based\nSTT-MRAM with relaxed retention time is a promising alternative for the\nrealization of reliable and energy-efficient embedded memories operating at\ncryogenic temperatures.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.09395v1"
    },
    {
        "title": "Variability-aware Memristive Crossbars -- A Tutorial",
        "authors": [
            "Alex James",
            "Leon Chua"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Memristor crossbar architecture is one of the most popular circuit\nconfigurations due to its wide range of practical applications. The crossbar\narchitecture can emulate the weighted summation operation, called multiply and\naccumulate operation (MAC). The errors to MAC computing get introduced due to a\nrange of crossbar variability. We broadly group the variability in three\ncategories: (1) device-to-device variations, (2) programming nonlinearity, and\n(3) those from peripheral circuits. This tutorial provides insights into the\nvariability and compensation approaches that can be adopted to reduce its\nimpact when designing for practical applications with crossbars.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.09543v1"
    },
    {
        "title": "Maritime Communications: A Survey on Enabling Technologies,\n  Opportunities, and Challenges",
        "authors": [
            "Fahad S. Alqurashi",
            "Abderrahmen Trichili",
            "Nasir Saeed",
            "Boon S. Ooi",
            "Mohamed-Slim Alouini"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Water covers 71% of the Earth's surface, where the steady increase in oceanic\nactivities has promoted the need for reliable maritime communication\ntechnologies. The existing maritime communication systems involve terrestrial,\naerial, and satellite networks. This paper presents a holistic overview of the\ndifferent forms of maritime communications and provides the latest advances in\nvarious marine technologies. The paper first introduces the different\ntechniques used for maritime communications over the RF and optical bands.\nThen, we present the channel models for RF and optical bands, modulation and\ncoding schemes, coverage and capacity, and radio resource management in\nmaritime communications. After that, the paper presents some emerging use cases\nof maritime networks, such as the Internet of Ships (IoS) and the\nship-to-underwater Internet of things (IoT). Finally, we highlight a few\nexciting open challenges and identify a set of future research directions for\nmaritime communication, including bringing broadband connectivity to the deep\nsea, using THz and visible light signals for on-board applications, and\ndata-driven modeling for radio and optical marine propagation.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.12824v2"
    },
    {
        "title": "Analysis of MC Systems Employing Receivers Covered by Heterogeneous\n  Receptors",
        "authors": [
            "Xinyu Huang",
            "Yuting Fang",
            "Stuart T. Johnston",
            "Mattew Faria",
            "Nan Yang",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  This paper investigates the channel impulse response (CIR), i.e., the\nmolecule hitting rate, of a molecular communication (MC) system employing an\nabsorbing receiver (RX) covered by multiple non overlapping receptors. In this\nsystem, receptors are heterogeneous, i.e., they may have different sizes and\narbitrary locations. Furthermore, we consider two types of transmitter (TX),\nnamely a point TX and a membrane fusion (MF)-based spherical TX. We assume the\npoint TX or the center of the MF-based TX has a fixed distance to the center of\nthe RX. Given this fixed distance, the TX can be at different locations and the\nCIR of the RX depends on the exact location of the TX. By averaging over all\npossible TX locations, we analyze the expected molecule hitting rate at the RX\nas a function of the sizes and locations of the receptors, where we assume\nmolecule degradation may occur during the propagation of the signaling\nmolecules. Notably, our analysis is valid for different numbers, a wide range\nof sizes, and arbitrary locations of the receptors, and its accuracy is\nconfirmed via particle-based simulations. Exploiting our numerical results, we\nshow that the expected number of absorbed molecules at the RX increases with\nthe number of receptors, when the total area on the RX surface covered by\nreceptors is fixed. Based on the derived analytical expressions, we compare\ndifferent geometric receptor distributions by examining the expected number of\nabsorbed molecules at the RX. We show that evenly distributed receptors result\nin a larger number of absorbed molecules than other distributions. We further\ncompare three models that combine different types of TXs and RXs.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.13443v1"
    },
    {
        "title": "3T-1R Analog Write and Digital Read of MRAM for RNG and Low Power Memory\n  Application",
        "authors": [
            "Thomas Egler",
            "Hans Dittmann",
            "Sunanda Thunder",
            "Artur Useinov"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  This work represents integration of MTJ with 30nm FinFET for low voltage\nanalog write operations and readout optimization for the p-bit or true random\nnumber generator (TRNG), where the induced p-bit, the probabilistic state of\nthe magnetic tunnel junction (MTJ), is detected within only a single\ncomputational period. The period contains two sub-cycles: write and joined read\n& reset cycles. The operation with MTJ becomes stochastic, independent after\ncalibrating at the desired working point against the factors, which can induce\nthe signal deviations, e.g. temperature, material degradation or external\nmagnetic field.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.14204v1"
    },
    {
        "title": "Neuropunk Revolution. Hacking Cognitive Systems towards Cyborgs 3.0",
        "authors": [
            "Max Talanov",
            "Jordi Vallverdu",
            "Andrew Adamatzky",
            "Alexander Toschev",
            "Alina Suleimanova",
            "Alexey Leukhin",
            "Ann Posdeeva",
            "Yulia Mikhailova",
            "Alice Rodionova",
            "Alexey Mikhaylov",
            "Alexander Serb",
            "Sergey Shchanikov",
            "Svetlana Gerasimova",
            "Mohammad Mahdi Dehshibi",
            "Alexander Hramov",
            "Victor Kazantsev",
            "Tatyana Tsoy",
            "Evgeni Magid",
            "Igor Lavrov",
            "Victor Erokhin",
            "Kevin Warwick"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  This work is dedicated to the review and perspective of the new direction\nthat we call \"Neuropunk revolution\" resembling the cultural phenomenon of\ncyberpunk. This new phenomenon has its foundations in advances in neuromorphic\ntechnologies including memristive and bio-plausible simulations, BCI, and\nneurointerfaces as well as unconventional approaches to AI and computing in\ngeneral. We present the review of the current state-of-the-art and our vision\nof near future development of scientific approaches and future technologies. We\ncall the \"Neuropunk revolution\" the set of trends that in our view provide the\nnecessary background for the new generation of approaches technologies to\nintegrate the cybernetic objects with biological tissues in close loop system\nas well as robotic systems inspired by the biological processes again\nintegrated with biological objects. We see bio-plausible simulations\nimplemented by digital computers or spiking networks memristive hardware as\npromising bridge or middleware between digital and (neuro)biological domains.\n",
        "pdf_link": "http://arxiv.org/pdf/2205.06538v1"
    },
    {
        "title": "Investigating the impact of BTI, HCI and time-zero variability on\n  neuromorphic spike event generation circuits",
        "authors": [
            "Shaik Jani Babu",
            "Rohit Singh",
            "Siona Menezes Picardo",
            "Nilesh Goel",
            "Sonal Singhal"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Neuromorphic computing refers to brain-inspired computers, that differentiate\nit from von Neumann architecture. Analog VLSI based neuromorphic circuits is a\ncurrent research interest. Two simpler spiking integrate and fire neuron model\nnamely axon-Hillock (AH) and voltage integrate, and fire (VIF) circuits are\ncommonly used for generating spike events. This paper discusses the impact of\nreliability issues like Bias Temperature instability (BTI) and Hot Carrier\nInjection (HCI), and timezero variability on these CMOS based neuromorphic\ncircuits. AH and VIF circuits are implemented using HKMG based 45nm technology.\nFor reliability analysis, industry standard Cadence RelXpert tool is used. For\ntime-zero variability analysis, 1000 Monte-Carlo simulations are performed.\n",
        "pdf_link": "http://arxiv.org/pdf/2205.10152v1"
    },
    {
        "title": "A Multi-domain Magneto Tunnel Junction for Racetrack Nanowire Strips",
        "authors": [
            "Prayash Dutta",
            "Albert Lee",
            "Kang L. Wang",
            "Alex K. Jones",
            "Sanjukta Bhanja"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Domain-wall memory (DWM) has SRAM class access performance, low energy, high\nendurance, high density, and CMOS compatibility. Recently, shift reliability\nand processing-using-memory (PuM) proposals developed a need to count the\nnumber of parallel or anti-parallel domains in a portion of the DWM nanowire.\nIn this paper we propose a multi-domain magneto-tunnel junction (MTJ) that can\ndetect different resistance levels as a function of a the number of parallel or\nanti-parallel domains. Using detailed micromagnetic simulation with LLG, we\ndemonstrate the multi-domain MTJ, study the benefit of its macro-size on\nresilience to process variation and present a macro-model for scaling the size\nof the multi-domain MTJ. Our results indicate scalability to seven-domains\nwhile maintaining a 16.3mV sense margin.\n",
        "pdf_link": "http://arxiv.org/pdf/2205.12494v1"
    },
    {
        "title": "Capacity Analysis of Molecular Communications with Ratio Shift Keying\n  Modulation",
        "authors": [
            "M. Serkan Kopuzlu",
            "M. Okan Araz",
            "Ahmet R. Emirdagi",
            "Murat Kuscu"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Molecular Communications (MC) is a bio-inspired communication technique that\nuses molecules to encode and transfer information. Many efforts have been\nfocused on developing new modulation techniques for MC by exploiting\ndistinguishable properties of molecules. In this paper, we investigate a\nparticular modulation scheme where the information is encoded into the\nconcentration ratio of two different types of molecules. To evaluate the\nperformance of this so-called Ratio Shift Keying (RSK) modulation, we carry out\nan information theoretical analysis and derive the capacity of the end-to-end\nMC channel where the receiver performs ratio estimation based on\nligand-receptor binding statistics in an optimal or suboptimal manner. The\nnumerical results, obtained for varying similarity between the ligand types\nemployed for ratio-encoding, and number of receptors, indicate that the RSK can\noutperform the concentration shift keying (CSK) modulation, the most common\ntechnique considered in literature, when the transmitter is power-limited. The\nresults also indicate the potential advantages of RSK over other modulation\nmethods under time-varying channel conditions, when the effects of the dynamic\nconditions are invariant to the type of the molecules.\n",
        "pdf_link": "http://arxiv.org/pdf/2205.13317v1"
    },
    {
        "title": "Time-multiplexed In-memory computation scheme for mapping Quantized\n  Neural Networks on hybrid CMOS-OxRAM building blocks",
        "authors": [
            "Sandeep Kaur Kingra",
            "Vivek Parmar",
            "Manoj Sharma",
            "Manan Suri"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  In this work, we experimentally demonstrate two key building blocks for\nrealizing Binary/Ternary Neural Networks (BNNs/TNNs): (i) 130 nm CMOS based\nsigmoidal neurons and (ii) HfOx based multi-level (MLC) OxRAM-synaptic blocks.\nAn optimized vector matrix multiplication programming scheme that utilizes the\ntwo building blocks is also presented. Compared to prior approaches that\nutilize differential synaptic structures, a single device per synapse with two\nsets of READ operations is used. Proposed hardware mapping strategy shows\nperformance change of <5% (decrease of 2-5% for TNN, increase of 0.2% for BNN)\ncompared to ideal quantized neural networks (QNN) with significant memory\nsavings in the order of 16-32x for classification problem on Fashion MNIST\n(FMNIST) dataset. Impact of OxRAM device variability on the performance of\nHardware QNN (BNN/TNN) is also analyzed.\n",
        "pdf_link": "http://arxiv.org/pdf/2206.00250v2"
    },
    {
        "title": "Controlled Signaling and Transmitter Replenishment for MC with\n  Functionalized Nanoparticles",
        "authors": [
            "Maximilian SchÃ¤fer",
            "Lukas Brand",
            "Sebastian Lotter",
            "Atakan BÃ¼yÃ¼koglu",
            "Franz Enzenhofer",
            "Werner Haselmayr",
            "Kathrin Castiglione",
            "Dietmar Appelhans",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  In this paper, we propose novel Transmitter (Tx) models for Molecular\nCommunication (MC) systems based on functionalized Nanoparticles (NPs). Current\nTx models often rely on simplifying assumptions for the molecule release and\nreplenishment mechanisms. In contrast, we propose a Tx model where the\nsignaling molecule release is controlled by a switchable membrane driven by an\nexternal trigger. Moreover, we propose a reloading mechanism, where signaling\nmolecules are harvested based on an enzymatic reaction. Hence, no repeated\ninjection of signaling molecules is required. For the proposed Tx model, we\ndevelop a general mathematical description in terms of a discrete-time transfer\nfunction model. Furthermore, we investigate two realizations of the proposed Tx\nmodel, i.e., an idealized Tx relying on simplifying assumptions, and a\nrealistic Tx employing practical components for the reloading and release\nmechanisms. Finally, we numerically evaluate the proposed model and compare our\nresults to stochastic Particle Based Simulations (PBSs).\n",
        "pdf_link": "http://arxiv.org/pdf/2206.01471v1"
    },
    {
        "title": "Technologies and Computing Paradigms: Beyond Moore's law?",
        "authors": [
            "Daniel Etiemble"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  As it is pretty sure that Moore's law will end some day, questioning about\nthe post-Moore era is more than interesting. Similarly, looking for new\ncomputing paradigms that could provide solutions is important. Revisiting the\nhistory of digital electronics since the 60's provide significant insights on\nthe conditions for the success of a new emerging technology to replace the\ncurrently dominant one. Specifically, the past shows when constraints and\n{\\guillemotleft} walls {\\guillemotright} have contribute to evolution through\nimproved technical techniques and when they have provoked changes of\ntechnologies (evolution versus breakthrough). The main criteria for a new\ntechnology or a new computing paradigm is a significant performance improvement\n(at least one order of magnitude). Cost, space requirement, power and\nscalability are the other important parameters.\n",
        "pdf_link": "http://arxiv.org/pdf/2206.03201v1"
    },
    {
        "title": "CNTFET quaternary multipliers are less efficient than the corresponding\n  binary ones",
        "authors": [
            "Daniel Etiemble"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  We compare N*N quaternary digit and 2N*2N bit CNTFET multipliers in terms of\nWorst case delay, Chip area, Power and Power Delay Product (PDP) for N=1, N=2\nand N=4. Both multipliers use Wallace reduction trees. HSpice simulations with\n32-nm CNTFET parameters shows that the binary implementations are always more\nefficient: the 1*1 quit multiplier is far more complex than a 1*1 bit\nmultiplier (AND gate) and generate both product and a carry terms. Even with\nhalf number of terms, the quaternary reduction tree has the same number of\nterms than the binary one, and uses quaternary adders that are also more\ncomplicated than the binary ones. The quaternary multipliers have larger worst\ncase delays, more power dissipation and far more chip areas than the binary\nones computing the same amount of information.\n",
        "pdf_link": "http://arxiv.org/pdf/2206.03252v1"
    },
    {
        "title": "Modeling of High and Low Resistant States in Single Defect Atomristors",
        "authors": [
            "Yuvraj Misra",
            "Tarun Kumar Agarwal"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Resistance-change random access memory (RRAM) devices are nanoscale\nmetal-insulator-metal structures that can store information in their resistance\nstates, namely the high resistance (HRS) and low resistance (LRS) states. They\nare a potential candidate for a universal memory as these non-volatile memory\nelements can offer fast-switching, long retention and switching cycles, and\nadditionally, are also suitable for direct applications in neuromorphic\ncomputing. In this study, we first present a model to analyze different\nresistance states of RRAM devices or so-called \"atomristors\" that utilize novel\n2D materials as the switching materials instead of insulators. The developed\nmodel is then used to study the electrical characteristics of a single defect\nmonolayer MoS$_{2}$ memristor. The change in the device resistance between the\nHRS and LRS is associated to the change in the tunneling probability when the\nvacancy defects in the 2D material are substituted by the metal atoms from the\nelectrodes. The distortion due to defects and substituted metal atom is\ncaptured in the 1D potential energy profile by averaging the effect along the\ntransverse direction. This simplification enables us to model single defect\nmemristors with a less extensive quantum transport model while taking into\naccount the presence of defects.\n",
        "pdf_link": "http://arxiv.org/pdf/2206.05504v1"
    },
    {
        "title": "Sync or Fork: Node-Level Synchronization Analysis of Blockchain",
        "authors": [
            "Qin Hu",
            "Minghui Xu",
            "Shengling Wang",
            "Shaoyong Guo"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  As the cornerstone of blockchain, block synchronization plays a vital role in\nmaintaining the security. Without full blockchain synchronization, unexpected\nforks will emerge and thus providing a breeding ground for various malicious\nattacks. The state-of-the-art works mainly study the relationship between the\npropagation time and blockchain security at the systematic level, neglecting\nthe fine-grained impact of peering nodes in blockchain networks. To conduct a\nnode-level synchronization analysis, we take advantage of the large deviation\ntheory and game theory to study the pull-based propagation from a microscopic\nperspective. We examine the blockchain synchronization in a bidirectional\nmanner via investigating the impact of full nodes as responders and that of\npartial nodes as requesters. Based on that, we further reveal the most\nefficient path to speed up synchronization from full nodes and design the best\nsynchronization request scheme based on the concept of correlated equilibrium\nfor partial nodes. Extensive experimental results demonstrate the effectiveness\nof our analysis.\n",
        "pdf_link": "http://arxiv.org/pdf/2206.06210v1"
    },
    {
        "title": "Low-Cost Superconducting Fan-Out with Cell I$_\\text{C}$ Ranking",
        "authors": [
            "Jennifer Volk",
            "George Tzimpragos",
            "Alex Wynn",
            "Evan Golden",
            "Timothy Sherwood"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Superconductor electronics (SCE) promise computer systems with orders of\nmagnitude higher speeds and lower energy consumption than their complementary\nmetal-oxide semiconductor (CMOS) counterparts. At the same time, the\nscalability and resource utilization of superconducting systems are major\nconcerns. Some of these concerns come from device-level challenges and the gap\nbetween SCE and CMOS technology nodes, and others come from the way Josephson\nJunctions (JJs) are used. Towards this end, we notice that a considerable\nfraction of hardware resources are not involved in logic operations, but rather\nare used for fan-out and buffering purposes. In this paper, we ask if there is\na way to reduce these overheads, propose the use of JJs at the cell boundaries\nto increase the number of outputs that a single stage can drive, and establish\na set of rules to discretize critical currents in a way that is conducive to\nthis assignment. Finally, we explore the design trade-offs that the presented\napproach opens up and demonstrate its promise through detailed analog\nsimulations and modeling analyses. Our experiments indicate that the introduced\nmethod leads to a 48% savings in the JJ count for a tree with a fan-out of\n1024, as well as an average of 43% of the JJ count for signal splitting and 32%\nfor clock splitting in ISCAS'85 benchmarks.\n",
        "pdf_link": "http://arxiv.org/pdf/2206.07817v4"
    },
    {
        "title": "Model-Based Approaches to Channel Charting",
        "authors": [
            "Amr Aly",
            "Ender Ayanoglu"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  We present new ways of producing a channel chart [1] employing model-based\napproaches. We estimate the angle of arrival theta and the distance rho between\nthe base station and the user equipment by employing our algorithms, inverse of\nthe root sum squares of channel coefficients (ISQ) algorithm, linear regression\n(LR) algorithm, and MUSIC/MUSIC (MM) algorithm. We compare these methods with\nthe channel charting algorithms principal component analysis (PCA), Sammon's\nmethod (SM), and autoencoder (AE) [1]. We show that ISQ, LR, and MM surpass\nPCA, SM, and AE in performance. We also compare our algorithm MM with an\nalgorithm from the literature that uses the MUSIC algorithm jointly on theta\nand rho. We call this algorithm the JM algorithm. JM performs very slightly\nbetter than MM but at a substantial increase in complexity. Finally, we\nintroduce the rotate-and-sum (RS) algorithm which has about the same\nperformance as the MM and JM algorithms. Unlike MUSIC, RS does not employ\neigenvalue and eigenvector analysis. Thus, it is more suitable for direct\nregister transfer logic (RTL) implementation.\n",
        "pdf_link": "http://arxiv.org/pdf/2206.14330v4"
    },
    {
        "title": "IMRSim: A Disk Simulator for Interlaced Magnetic Recording Technology",
        "authors": [
            "Zhimin Zeng",
            "Xinyu Chen",
            "Laurence T Yang",
            "Jinhua Cui"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The emerging interlaced magnetic recording (IMR) technology achieves a higher\nareal density for hard disk drive (HDD) over the conventional magnetic\nrecording (CMR) technology. IMR-based HDD interlaces top tracks and bottom\ntracks, where each bottom track is overlapped with two neighboring top tracks.\nThus, top tracks can be updated without restraint, whereas bottom tracks can be\nupdated by the time-consuming read-modify-write (RMW) or other novel update\nstrategy. Therefore, the layout of the tracks between the IMR-based HDD and the\nCMR-based HDD is much different. Unfortunately, there has been no related disk\nsimulator and product available to the public, which motivates us to develop an\nopen-source IMR disk simulator to provide a platform for further research. We\nimplement the first public IMR disk simulator, called IMRSim, as a block device\ndriver in the Linux kernel, simulating the interlaced tracks and implementing\nmany state-of-the-art data placement strategies. IMRSim is built on the actual\nCMR-based HDD to precisely simulate the I/O performance of IMR drives. While\nI/O operations in CMR-based HDD are easy to visualize, update strategy and\nmulti-stage allocation strategy in IMR are inherently dynamic. Therefore, we\nfurther graphically demonstrate how IMRSim processes I/O requests in the\nvisualization mode. We release IMRSim as an open-source IMR disk simulation\ntool and hope to attract more scholars into related research on IMR technology.\n",
        "pdf_link": "http://arxiv.org/pdf/2206.14368v1"
    },
    {
        "title": "Enhancing Security of Memristor Computing System Through Secure Weight\n  Mapping",
        "authors": [
            "Minhui Zou",
            "Junlong Zhou",
            "Xiaotong Cui",
            "Wei Wang",
            "Shahar Kvatinsky"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Emerging memristor computing systems have demonstrated great promise in\nimproving the energy efficiency of neural network (NN) algorithms. The NN\nweights stored in memristor crossbars, however, may face potential theft\nattacks due to the nonvolatility of the memristor devices. In this paper, we\npropose to protect the NN weights by mapping selected columns of them in the\nform of 1's complements and leaving the other columns in their original form,\npreventing the adversary from knowing the exact representation of each weight.\nThe results show that compared with prior work, our method achieves\neffectiveness comparable to the best of them and reduces the hardware overhead\nby more than 18X.\n",
        "pdf_link": "http://arxiv.org/pdf/2206.14498v1"
    },
    {
        "title": "On Error Correction for Nonvolatile Processing-In-Memory",
        "authors": [
            "HÃ¼srev CÄ±lasun",
            "Salonik Resch",
            "Zamshed I. Chowdhury",
            "Masoud Zabihi",
            "Yang Lv",
            "Brandon Zink",
            "Jian-Ping Wang",
            "Sachin S. Sapatnekar",
            "Ulya R. Karpuzcu"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Processing in memory (PiM) represents a promising computing paradigm to\nenhance performance of numerous data-intensive applications. Variants\nperforming computing directly in emerging nonvolatile memories can deliver very\nhigh energy efficiency. PiM architectures directly inherit the vulnerabilities\nof the underlying memory substrates, but they also are subject to errors due to\nthe computation in place. Numerous well-established error correcting codes\n(ECC) for memory exist, and are also considered in the PiM context, however,\nthey typically ignore errors that occur throughout computation. In this paper\nwe revisit the error correction design space for nonvolatile PiM, considering\nboth storage/memory and computation-induced errors, surveying several\nself-checking and homomorphic approaches. We propose several solutions and\nanalyze their complex performance-area-coverage trade-off, using three\nrepresentative nonvolatile PiM technologies. All of these solutions guarantee\nsingle error correction for both, bulk bitwise computations and ordinary\nmemory/storage errors.\n",
        "pdf_link": "http://arxiv.org/pdf/2207.13261v2"
    },
    {
        "title": "Performing Stateful Logic Using Spin-Orbit Torque (SOT) MRAM",
        "authors": [
            "Barak Hoffer",
            "Shahar Kvatinsky"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Stateful logic is a promising processing-in-memory (PIM) paradigm to perform\nlogic operations using emerging nonvolatile memory cells. While most stateful\nlogic circuits to date focused on technologies such as resistive RAM, we\npropose two approaches to designing stateful logic using spin orbit torque\n(SOT) MRAM. The first approach utilizes the separation of read and write paths\nin SOT devices to perform logic operations. In contrast to previous work, our\nmethod utilizes a standard memory structure, and each row can be used as input\nor output. The second approach uses voltage-gated SOT switching to allow\nstateful logic in denser memory arrays. We present array structures to support\nthe two approaches and evaluate their functionality using SPICE simulations in\nthe presence of process variation and device mismatch.\n",
        "pdf_link": "http://arxiv.org/pdf/2208.00741v1"
    },
    {
        "title": "Coherent photonic crossbar as a universal linear operator",
        "authors": [
            "George Giamougiannis",
            "Apostolos Tsakyridis",
            "Yangjin Ma",
            "Angelina Totovic",
            "David Lazovsky",
            "Nikos Pleros"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Linear optics aim at realizing any real- and/or complex-valued matrix\noperator via optical elements, addressing a broad field of applications in the\nareas of quantum photonics, microwave photonics and optical neural networks.\nThe transfer of linear operators into photonic experimental layouts typically\nrelies on Singular Value Decomposition (SVD) techniques combining meshes of\ncascaded 2x2 Mach Zehnder Interferometers (MZIs), with the main challenges\nbeing the precision in the experimental representation of the targeted matrix,\nreferred to as fidelity, and the overall insertion loss. We demonstrate a novel\ninterferometric coherent photonic crossbar architecture (Xbar) that demarcates\nfrom state-of-the-art SVD implementations and can realize any linear operator,\nsupporting full restoration of the loss-induced fidelity. Its novel\ninterferometric design allows for the direct mapping of each matrix element to\na single, designated Xbar node, bringing down the number of programming steps\nto only one. We present the theoretical foundations of the Xbar, proving that\nits insertion losses scale linearly with the node losses as opposed to the\nexponential scaling witnessed by the SVD counterparts. This leads to a matrix\ndesign with significantly lower overall insertion losses compared to SVD-based\nschemes when utilizing state-of-the-art silicon photonic fabrication metrics,\nallowing for alternative node technologies with lower energy consumption and\nhigher operational speed credentials to be employed. Finally, we validate that\nour Xbar architecture is the first linear operator that supports fidelity\nrestoration, outperforming SVD schemes in loss- and phase-error fidelity\nperformance and forming a significantly more robust layout to loss and phase\ndeviations.\n",
        "pdf_link": "http://arxiv.org/pdf/2208.12033v1"
    },
    {
        "title": "abstractPIM: A Technology Backward-Compatible Compilation Flow for\n  Processing-In-Memory",
        "authors": [
            "Adi Eliahu",
            "Rotem Ben-Hur",
            "Ronny Ronen",
            "Shahar Kvatinsky"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The von Neumann architecture, in which the memory and the computation units\nare separated, demands massive data traffic between the memory and the CPU. To\nreduce data movement, new technologies and computer architectures have been\nexplored. The use of memristors, which are devices with both memory and\ncomputation capabilities, has been considered for different\nprocessing-in-memory (PIM) solutions, including using memristive stateful logic\nfor a programmable digital PIM system. Nevertheless, all previous work has\nfocused on a specific stateful logic family, and on optimizing the execution\nfor a certain target machine. These solutions require new compiler and\ncompilation when changing the target machine, and provide no backward\ncompatibility with other target machines. In this chapter, we present\nabstractPIM, a new compilation concept and flow which enables executing any\nfunction within the memory, using different stateful logic families and\ndifferent instruction set architectures (ISAs). By separating the code\ngeneration into two independent components, intermediate representation of the\ncode using target independent ISA and then microcode generation for a specific\ntarget machine, we provide a flexible flow with backward compatibility and lay\nfoundations for a PIM compiler. Using abstractPIM, we explore various logic\ntechnologies and ISAs and how they impact each other, and discuss the\nchallenges associated with it, such as the increase in execution time.\n",
        "pdf_link": "http://arxiv.org/pdf/2208.14472v1"
    },
    {
        "title": "Ferroelectric FET-based strong physical unclonable function: a\n  low-power, high-reliable and reconfigurable solution for Internet-of-Things\n  security",
        "authors": [
            "Xinrui Guo",
            "Xiaoyang Ma",
            "Franz Muller",
            "Kai Ni",
            "Thomas Kampfe",
            "Yongpan Liu",
            "Vijaykrishnan Narayanan",
            "Xueqing Li"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Hardware security has been a key concern in modern information technologies.\nEspecially, as the number of Internet-of-Things (IoT) devices grows rapidly, to\nprotect the device security with low-cost security primitives becomes\nessential, among which Physical Unclonable Function (PUF) is a widely-used\nsolution. In this paper, we propose the first FeFET-based strong PUF exploiting\nthe cycle-to-cycle (C2C) variation of FeFETs as the entropy source. Based on\nthe experimental measurements, the proposed PUF shows satisfying performance\nincluding high uniformity, uniqueness, reconfigurability and reliability. To\nresist machine-learning attack, XOR structure was introduced, and simulations\nshow that our proposed PUF has similar resistance to existing attack models\nwith traditional arbiter PUFs. Furthermore, our design is shown to be\npower-efficient, and highly robust to write voltage, temperature and device\nsize, which makes it a competitive security solution for Internet-of-Things\nedge devices.\n",
        "pdf_link": "http://arxiv.org/pdf/2208.14678v1"
    },
    {
        "title": "Operation and Design of Ferroelectric FETs for a BEOL Compatible Device\n  Implementation",
        "authors": [
            "Daniel Lizzit",
            "David Esseni"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  We present a study based on numerical simulations and comparative analysis of\nrecent experimental data concerning the operation and design of FeFETs. Our\nresults show that a proper consideration of charge trapping in the\nferroelectric-dielectric stack is indispensable to reconcile simulations with\nexperiments, and to attain the desired hysteretic behavior of the\ncurrent-voltage characteristics. Then we analyze a few design options for\npolysilicon channel FeFETs and, in particular, we study the influence of the\nchannel thickness and doping concentration on the memory window, and on the\nratio between the polarization dependent, high and low resistance state.\n",
        "pdf_link": "http://arxiv.org/pdf/2209.05133v1"
    },
    {
        "title": "Towards Efficient RRAM-based Quantized Neural Networks Hardware:\n  State-of-the-art and Open Issues",
        "authors": [
            "O. Krestinskaya",
            "L. Zhang",
            "K. N. Salama"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The increasing amount of data processed on edge and the demand for reducing\nthe energy consumption for large neural network architectures have initiated\nthe transition from traditional von Neumann architectures towards in-memory\ncomputing paradigms. Quantization is one of the methods to reduce power and\ncomputation requirements for neural networks by limiting bit precision.\nResistive Random Access Memory (RRAM) devices are great candidates for\nQuantized Neural Networks (QNN) implementations. As the number of possible\nconductive states in RRAMs is limited, a certain level of quantization is\nalways considered when designing RRAM-based neural networks. In this work, we\nprovide a comprehensive analysis of state-of-the-art RRAM-based QNN\nimplementations, showing where RRAMs stand in terms of satisfying the criteria\nof efficient QNN hardware. We cover hardware and device challenges related to\nQNNs and show the main unsolved issues and possible future research directions.\n",
        "pdf_link": "http://arxiv.org/pdf/2209.12260v1"
    },
    {
        "title": "Leveraging Voltage-Controlled Magnetic Anisotropy to Solve Sneak Path\n  Issues in Crossbar Arrays",
        "authors": [
            "Kezhou Yang",
            "Abhronil Sengupta"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  In crossbar array structures, which serves as an \"In-Memory\" compute engine\nfor Artificial Intelligence hardware, write sneak path problem causes undesired\nswitching of devices that degrades network accuracy. While custom crossbar\nprogramming schemes have been proposed, device level innovations leveraging\nnon-linear switching characteristics of the cross-point devices are still under\nexploration to improve the energy efficiency of the write process. In this\nwork, a spintronic device design based on Magnetic Tunnel Junction (MTJ)\nexploiting the use of voltage-controlled magnetic anisotropy (VCMA) effect is\nproposed as a solution to the write sneak path problem. Additionally, insights\nare provided regarding appropriate operating voltage conditions to preserve the\nrobustness of the magnetization trajectory during switching which is critical\nfor proper switching probability manipulation.\n",
        "pdf_link": "http://arxiv.org/pdf/2209.13677v4"
    },
    {
        "title": "Hybrid Stochastic Synapses Enabled by Scaled Ferroelectric Field-effect\n  Transistors",
        "authors": [
            "A N M Nafiul Islam",
            "Arnob Saha",
            "Zhouhang Jiang",
            "Kai Ni",
            "Abhronil Sengupta"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Achieving brain-like density and performance in neuromorphic computers\nnecessitates scaling down the size of nanodevices emulating neuro-synaptic\nfunctionalities. However, scaling nanodevices results in reduction of\nprogramming resolution and emergence of stochastic non-idealities. While prior\nwork has mainly focused on binary transitions, in this work we leverage the\nstochastic switching of a three-state ferroelectric field effect transistor\n(FeFET) to implement a long-term and short-term 2-tier stochastic synaptic\nmemory with a single device. Experimental measurements are performed on a\nscaled 28nm high-$k$ metal gate technology-based device to develop a\nprobabilistic model of the hybrid stochastic synapse. In addition to the\nadvantage of ultra-low programming energies afforded by scaling, our\nhardware-algorithm co-design analysis reveals the efficacy of the 2-tier memory\nin comparison to binary stochastic synapses in on-chip learning tasks -- paving\nthe way for algorithms exploiting multi-state devices with probabilistic\ntransitions beyond deterministic ones.\n",
        "pdf_link": "http://arxiv.org/pdf/2209.13685v3"
    },
    {
        "title": "Leveraging Probabilistic Switching in Superparamagnets for Temporal\n  Information Encoding in Neuromorphic Systems",
        "authors": [
            "Kezhou Yang",
            "Dhuruva Priyan G M",
            "Abhronil Sengupta"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Brain-inspired computing - leveraging neuroscientific principles underpinning\nthe unparalleled efficiency of the brain in solving cognitive tasks - is\nemerging to be a promising pathway to solve several algorithmic and\ncomputational challenges faced by deep learning today. Nonetheless, current\nresearch in neuromorphic computing is driven by our well-developed notions of\nrunning deep learning algorithms on computing platforms that perform\ndeterministic operations. In this article, we argue that taking a different\nroute of performing temporal information encoding in probabilistic neuromorphic\nsystems may help solve some of the current challenges in the field. The article\nconsiders superparamagnetic tunnel junctions as a potential pathway to enable a\nnew generation of brain-inspired computing that combines the facets and\nassociated advantages of two complementary insights from computational\nneuroscience -- how information is encoded and how computing occurs in the\nbrain. Hardware-algorithm co-design analysis demonstrates $97.41\\%$ accuracy of\na state-compressed 3-layer spintronics enabled stochastic spiking network on\nthe MNIST dataset with high spiking sparsity due to temporal information\nencoding.\n",
        "pdf_link": "http://arxiv.org/pdf/2209.15186v3"
    },
    {
        "title": "Electrical frequency discrimination by fungi Pleurotus ostreatus",
        "authors": [
            "Dawid Przyczyna",
            "Konrad Szacilowski",
            "Alessandro Chiolerio",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  We stimulate mycelian networks of oyster fungi Pleurotus ostreatus with low\nfrequency sinusoidal electrical signals. We demonstrate that the fungal\nnetworks can discriminate between frequencies in a fuzzy or threshold based\nmanner. Details about the mixing of frequencies by the mycelium networks are\nprovided. The results advance the novel field of fungal electronics and pave\nground for the design of living, fully recyclable, electron devices.\n",
        "pdf_link": "http://arxiv.org/pdf/2210.01775v1"
    },
    {
        "title": "Reactive fungal insoles",
        "authors": [
            "Anna Nikolaidou",
            "Neil Phillips",
            "Michail-Antisthenis Tsompanas",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Mycelium bound composites are promising materials for a diverse range of\napplications including wearables and building elements. Their functionality\nsurpasses some of the capabilities of traditionally passive materials, such as\nsynthetic fibres, reconstituted cellulose fibres and natural fibres. Thereby,\ncreating novel propositions including augmented functionality (sensory) and\naesthetic (personal fashion). Biomaterials can offer multiple modal sensing\ncapability such as mechanical loading (compressive and tensile) and moisture\ncontent. To assess the sensing potential of fungal insoles we undertook\nlaboratory experiments on electrical response of bespoke insoles made from\ncapillary matting colonised with oyster fungi Pleurotus ostreatus to\ncompressive stress which mimics human loading when standing and walking. We\nhave shown changes in electrical activity with compressive loading. The results\nadvance the development of intelligent sensing insoles which are a building\nblock towards more generic reactive fungal wearables. Using FitzhHugh-Nagumo\nmodel we numerically illustrated how excitation wave-fronts behave in a\nmycelium network colonising an insole and shown that it may be possible to\ndiscern pressure points from the mycelium electrical activity.\n",
        "pdf_link": "http://arxiv.org/pdf/2210.01839v1"
    },
    {
        "title": "Nonvolatile Electrochemical Random-Access Memory Under Short Circuit",
        "authors": [
            "Diana Kim",
            "Virgil Watkins",
            "Laszlo Cline",
            "Jingxian Li",
            "Kai Sun",
            "Joshua D. Sugar",
            "Elliot J. Fuller",
            "A. Alec Talin",
            "Yiyang Li"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Electrochemical random-access memory (ECRAM) is a recently developed and\nhighly promising analog resistive memory element for in-memory computing. One\nlongstanding challenge of ECRAM is attaining retention time beyond a few hours.\nThis short retention has precluded ECRAM from being considered for inference\nclassification in deep neural networks, which is likely the largest opportunity\nfor in-memory computing. In this work, we develop an ECRAM cell with orders of\nmagnitude longer retention than previously achieved, and which we anticipate to\nexceed 10 years at 85C. We hypothesize that the origin of this exceptional\nretention is phase separation, which enables the formation of multiple\neffectively equilibrium resistance states. This work highlights the promises\nand opportunities to use phase separation to yield ECRAM cells with\nexceptionally long, and potentially permanent, retention times.\n",
        "pdf_link": "http://arxiv.org/pdf/2210.06658v1"
    },
    {
        "title": "Decision Making by a Neuromorphic Network of Volatile Resistive\n  Switching Memories",
        "authors": [
            "Saverio Ricci",
            "David Kappel",
            "Christian Tetzlaff",
            "Daniele Ielmini",
            "Erika Covi"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The necessity of having an electronic device working in relevant biological\ntime scales with a small footprint boosted the research of a new class of\nemerging memories. Ag-based volatile resistive switching memories (RRAMs)\nfeature a spontaneous change of device conductance with a similarity to\nbiological mechanisms. They rely on the formation and self-disruption of a\nmetallic conductive filament through an oxide layer, with a retention time\nranging from a few milliseconds to several seconds, greatly tunable according\nto the maximum current which is flowing through the device. Here we prove a\nneuromorphic system based on volatile-RRAMs able to mimic the principles of\nbiological decision-making behavior and tackle the Two-Alternative Forced\nChoice problem, where a subject is asked to make a choice between two possible\nalternatives not relying on a precise knowledge of the problem, rather on noisy\nperceptions.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.03081v1"
    },
    {
        "title": "Multilayer spintronic neural networks with radio-frequency connections",
        "authors": [
            "Andrew Ross",
            "Nathan Leroux",
            "Arnaud de Riz",
            "Danijela MarkoviÄ",
            "DÃ©dalo Sanz-HernÃ¡ndez",
            "Juan Trastoy",
            "Paolo Bortolotti",
            "Damien Querlioz",
            "Leandro Martins",
            "Luana Benetti",
            "Marcel S. Claro",
            "Pedro Anacleto",
            "Alejandro Schulman",
            "Thierry Taris",
            "Jean-Baptiste Begueret",
            "Sylvain SaÃ¯ghi",
            "Alex S. Jenkins",
            "Ricardo Ferreira",
            "Adrien F. Vincent",
            "Alice Mizrahi",
            "Julie Grollier"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Spintronic nano-synapses and nano-neurons perform complex cognitive\ncomputations with high accuracy thanks to their rich, reproducible and\ncontrollable magnetization dynamics. These dynamical nanodevices could\ntransform artificial intelligence hardware, provided that they implement\nstate-of-the art deep neural networks. However, there is today no scalable way\nto connect them in multilayers. Here we show that the flagship nano-components\nof spintronics, magnetic tunnel junctions, can be connected into multilayer\nneural networks where they implement both synapses and neurons thanks to their\nmagnetization dynamics, and communicate by processing, transmitting and\nreceiving radio frequency (RF) signals. We build a hardware spintronic neural\nnetwork composed of nine magnetic tunnel junctions connected in two layers, and\nshow that it natively classifies nonlinearly-separable RF inputs with an\naccuracy of 97.7%. Using physical simulations, we demonstrate that a large\nnetwork of nanoscale junctions can achieve state-of the-art identification of\ndrones from their RF transmissions, without digitization, and consuming only a\nfew milliwatts, which is a gain of more than four orders of magnitude in power\nconsumption compared to currently used techniques. This study lays the\nfoundation for deep, dynamical, spintronic neural networks.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.03659v1"
    },
    {
        "title": "A Framework for Automated Correctness Checking of Biochemical Protocol\n  Realizations on Digital Microfluidic Biochips",
        "authors": [
            "Sukanta Bhattacharjee",
            "Ansuman Banerjee",
            "Krishnendu Chakrabarty",
            "Bhargab B. Bhattacharya"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Recent advances in digital microfluidic (DMF) technologies offer a promising\nplatform for a wide variety of biochemical applications, such as DNA analysis,\nautomated drug discovery, and toxicity monitoring. For on-chip implementation\nof complex bioassays, automated synthesis tools have been developed to meet the\ndesign challenges. Currently, the synthesis tools pass through a number of\ncomplex design steps to realize a given biochemical protocol on a target DMF\narchitecture. Thus, design errors can arise during the synthesis steps. Before\ndeploying a DMF biochip on a safety critical system, it is necessary to ensure\nthat the desired biochemical protocol has been correctly implemented, i.e., the\nsynthesized output (actuation sequences for the biochip) is free from any\ndesign or realization errors. We propose a symbolic constraint-based analysis\nframework for checking the correctness of a synthesized biochemical protocol\nwith respect to the original design specification. The verification scheme\nbased on this framework can detect several post-synthesis fluidic violations\nand realization errors in 2D-array based or pin-constrained biochips as well as\nin cyberphysical systems. It further generates diagnostic feedback for error\nlocalization. We present experimental results on the polymerase chain reaction\n(PCR) and in-vitro multiplexed bioassays to demonstrate the proposed\nverification approach.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.04719v1"
    },
    {
        "title": "BCIM: Efficient Implementation of Binary Neural Network Based on\n  Computation in Memory",
        "authors": [
            "Mahdi Zahedi",
            "Taha Shahroodi",
            "Stephan Wong",
            "Said Hamdioui"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Applications of Binary Neural Networks (BNNs) are promising for embedded\nsystems with hard constraints on computing power. Contrary to conventional\nneural networks with the floating-point datatype, BNNs use binarized weights\nand activations which additionally reduces memory requirements. Memristors,\nemerging non-volatile memory devices, show great potential as the target\nimplementation platform for BNNs by integrating storage and compute units. The\nenergy and performance improvements are mainly due to 1) accelerating\nmatrix-matrix multiplication as the main kernel for BNNs, 2) diminishing memory\nbottleneck in von-Neumann architectures, 3) and bringing massive\nparallelization. However, the efficiency of this hardware highly depends on how\nthe network is mapped and executed on these devices. In this paper, we propose\nan efficient implementation of XNOR-based BNN to maximize parallelization while\nusing a simple sensing scheme to generate activation values. Besides, a new\nmapping is introduced to minimize the overhead of data communication between\nconvolution layers mapped to different memristor crossbars. This comes with\nextensive analytical and simulation-based analysis to evaluate the implication\nof different design choices considering the accuracy of the network. The\nresults show that our approach achieves up to $10\\times$ energy-saving and\n$100\\times$ improvement in latency compared to the state-of-the-art in-memory\nhardware design.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.06261v1"
    },
    {
        "title": "Pavlovian reflex in colloids",
        "authors": [
            "Noushin Raeisi Kheirabadi",
            "Alessandro Chiolerio",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Pavlovian reflex is an essential mechanism of nervous systems of living\nbeings which allows them to learn. Liquid colloid computing devices offer a\nhigh degree of fault-tolerance, reconfigurability and plasticity. As a first\nstep towards designing and prototyping colloidal neuromorphic computing systems\nwe decided to evaluate if it is possible to implement Pavlovian reflexes. We\nequate an increase of a synaptic weight with decreased resistance. In\nlaboratory experiments we demonstrated that it is possible to implement\nPavlovian learning using just two volumes of colloid liquid.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.06699v1"
    },
    {
        "title": "A Modified Mesh with Individually Monitored Interferometers for Fast\n  Programmable Optical Processors",
        "authors": [
            " Kaveh",
            "Rahbardar Mojaver",
            "Bokun Zhao",
            "Odile Liboiron-Ladouceur"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  We demonstrate a novel mesh of interferometers for programmable optical\nprocessors. Employing an efficient programming scheme, the proposed\narchitecture improves energy efficiency by 83% maintaining the same computation\naccuracy for weight matrix changes at 2 kHz.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.09626v1"
    },
    {
        "title": "Analysis of Molecule Harvesting by Heterogeneous Receptors on MC\n  Transmitters",
        "authors": [
            "Xinyu Huang",
            "Yu Huang",
            "Miaowen Wen",
            "Nan Yang",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  This paper designs a molecule harvesting transmitter (TX) model, where the\nsurface of a spherical TX is covered by heterogeneous receptors with different\nsizes and arbitrary locations. If molecules hit any receptor, they are absorbed\nby the TX immediately. Within the TX, molecules are stored in vesicles that are\ncontinuously generated and released by the TX via the membrane fusion process.\nConsidering a transparent receiver (RX) and molecular degradation during the\npropagation from the TX to the RX, we derive the molecule release rate and the\nfraction of molecules absorbed by the TX as well as the received signal at the\nRX. Notably, this analytical result is applicable for different numbers, sizes,\nand locations of receptors, and its accuracy is verified via particle-based\nsimulations. Numerical results show that different vesicle generation rates\nresult in the same number of molecules absorbed by the TX, but different peak\nreceived signals at the RX.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.14603v3"
    },
    {
        "title": "Dynamic Programmable Wireless Environment with UAV-mounted Static\n  Metasurfaces",
        "authors": [
            "Prodromos-Vasileios Mekikis",
            "Dimitrios Tyrovolas",
            "Sotiris Tegos",
            "Alexandros Papadopoulos",
            "Alexandros Pitilakis",
            "Sotiris Ioannidis",
            "Ageliki Tsiolaridou",
            "Panagiotis Diamantoulakis",
            "Nikolaos Kantartzis",
            "George K. Karagiannidis",
            "Christos Liaskos"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Reconfigurable intelligent surfaces (RISs) are artificial planar structures\nable to offer a unique way of manipulating propagated wireless signals.\nCommonly composed of a number of reconfigurable passive cell components and\nbasic electronic circuits, RISs can almost freely perform a set of wave\nmodification functionalities, in order to realize programmable wireless\nenvironments (PWEs). However, a more energy-efficient way to realize a PWE is\nthrough dynamically relocating static metasurfaces that perform a unique\nfunctionality. In this paper, we employ a UAV swarm to dynamically deploy a set\nof lowcost passive metasurfaces that are able to perform only one\nelectromagnetic functionality, but with the benefit of requiring no power.\nSpecifically, the UAV-mounted static metasurfaces are carefully positioned\nacross the sky to create cascaded channels for improved user service and\nsecurity hardening. The performance evaluation results, based on\n",
        "pdf_link": "http://arxiv.org/pdf/2211.14882v1"
    },
    {
        "title": "Automated Routing of Droplets for DNA Storage on a Digital Microfluidics\n  Platform",
        "authors": [
            "Ajay Manicka",
            "Andrew Stephan",
            "Sriram Chari",
            "Gemma Mendonsa",
            "Peyton Okubo",
            "John Stolzberg-Schray",
            "Anil Reddy",
            "Marc Riedel"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Technologies for sequencing (reading) and synthesizing (writing) DNA have\nprogressed on a Moore's law-like trajectory over the last three decades. This\nhas motivated the idea of using DNA for data storage. Theoretically, DNA-based\nstorage systems could out-compete all existing forms of archival storage.\nHowever, a large gap exists between what is theoretically possible in terms of\nread and write speeds and what has been practically demonstrated with DNA. This\npaper introduces a novel approach to DNA storage, with automated assembly on a\ndigital microfluidic biochip. This technology offers unprecedented parallelism\nin DNA assembly using a dual library of \"symbols\" and \"linkers\". An algorithmic\nsolution is discussed for the problem of managing droplet traffic on the\ndevice, with prioritized three-dimensional \"A*\" routing. An overview is given\nof the software that was developed for routing a large number of droplets in\nparallel on the device, minimizing congestion and maximizing throughput.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.15494v5"
    },
    {
        "title": "Probabilistic Neural Circuits leveraging AI-Enhanced Codesign for Random\n  Number Generation",
        "authors": [
            "Suma G. Cardwell",
            "Catherine D. Schuman",
            "J. Darby Smith",
            "Karan Patel",
            "Jaesuk Kwon",
            "Samuel Liu",
            "Christopher Allemang",
            "Shashank Misra",
            "Jean Anne Incorvia",
            "James B. Aimone"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Stochasticity is ubiquitous in the world around us. However, our predominant\ncomputing paradigm is deterministic. Random number generation (RNG) can be a\ncomputationally inefficient operation in this system especially for larger\nworkloads. Our work leverages the underlying physics of emerging devices to\ndevelop probabilistic neural circuits for RNGs from a given distribution.\nHowever, codesign for novel circuits and systems that leverage inherent device\nstochasticity is a hard problem. This is mostly due to the large design space\nand complexity of doing so. It requires concurrent input from multiple areas in\nthe design stack from algorithms, architectures, circuits, to devices. In this\npaper, we present examples of optimal circuits developed leveraging AI-enhanced\ncodesign techniques using constraints from emerging devices and algorithms. Our\nAI-enhanced codesign approach accelerated design and enabled interactions\nbetween experts from different areas of the microelectronics design stack\nincluding theory, algorithms, circuits, and devices. We demonstrate optimal\nprobabilistic neural circuits using magnetic tunnel junction and tunnel diode\ndevices that generate an RNG from a given distribution.\n",
        "pdf_link": "http://arxiv.org/pdf/2212.00625v1"
    },
    {
        "title": "A 64-core mixed-signal in-memory compute chip based on phase-change\n  memory for deep neural network inference",
        "authors": [
            "Manuel Le Gallo",
            "Riduan Khaddam-Aljameh",
            "Milos Stanisavljevic",
            "Athanasios Vasilopoulos",
            "Benedikt Kersting",
            "Martino Dazzi",
            "Geethan Karunaratne",
            "Matthias Braendli",
            "Abhairaj Singh",
            "Silvia M. Mueller",
            "Julian Buechel",
            "Xavier Timoneda",
            "Vinay Joshi",
            "Urs Egger",
            "Angelo Garofalo",
            "Anastasios Petropoulos",
            "Theodore Antonakopoulos",
            "Kevin Brew",
            "Samuel Choi",
            "Injo Ok",
            "Timothy Philip",
            "Victor Chan",
            "Claire Silvestre",
            "Ishtiaq Ahsan",
            "Nicole Saulnier",
            "Vijay Narayanan",
            "Pier Andrea Francese",
            "Evangelos Eleftheriou",
            "Abu Sebastian"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The need to repeatedly shuttle around synaptic weight values from memory to\nprocessing units has been a key source of energy inefficiency associated with\nhardware implementation of artificial neural networks. Analog in-memory\ncomputing (AIMC) with spatially instantiated synaptic weights holds high\npromise to overcome this challenge, by performing matrix-vector multiplications\n(MVMs) directly within the network weights stored on a chip to execute an\ninference workload. However, to achieve end-to-end improvements in latency and\nenergy consumption, AIMC must be combined with on-chip digital operations and\ncommunication to move towards configurations in which a full inference workload\nis realized entirely on-chip. Moreover, it is highly desirable to achieve high\nMVM and inference accuracy without application-wise re-tuning of the chip.\nHere, we present a multi-core AIMC chip designed and fabricated in 14-nm\ncomplementary metal-oxide-semiconductor (CMOS) technology with\nbackend-integrated phase-change memory (PCM). The fully-integrated chip\nfeatures 64 256x256 AIMC cores interconnected via an on-chip communication\nnetwork. It also implements the digital activation functions and processing\ninvolved in ResNet convolutional neural networks and long short-term memory\n(LSTM) networks. We demonstrate near software-equivalent inference accuracy\nwith ResNet and LSTM networks while implementing all the computations\nassociated with the weight layers and the activation functions on-chip. The\nchip can achieve a maximal throughput of 63.1 TOPS at an energy efficiency of\n9.76 TOPS/W for 8-bit input/output matrix-vector multiplications.\n",
        "pdf_link": "http://arxiv.org/pdf/2212.02872v1"
    },
    {
        "title": "Eliminating Leakage in Volatile Memory with Anti-Ferroelectric\n  Transistors",
        "authors": [
            "Hongtao Zhong",
            "Zijie Zheng",
            "Leming Jiao",
            "Zuopu Zhou",
            "Chen Sun",
            "Xiaoyang Ma",
            "Vijaykrishnan Narayanan",
            "Huazhong Yang",
            "Kai Ni",
            "Xiao Gong",
            "Xueqing Li"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Cache serves as a temporary data memory module in many general-purpose\nprocessors and domain-specific accelerators. Its density, power, speed, and\nreliability play a critical role in enhancing the overall system performance\nand quality of service. Conventional volatile memories, including static\nrandom-access memory (SRAM) and embedded dynamic random-access memory (eDRAM)\nin the complementary metal-oxide-semiconductor technology, have high\nperformance and good reliability. However, the inherent leakage in both SRAM\nand eDRAM hinders further improvement towards smaller feature sizes and higher\nenergy efficiency. Although the emerging nonvolatile memories can eliminate the\nleakage efficiently, the penalties of lower speed and degraded reliability are\nsignificant. This article reveals a new opportunity towards leakage-free\nvolatile static memory beyond the known paradigms of existing volatile and\nnonvolatile memories. By engineering a double-well energy landscape with the\nassistance of a clamping voltage bias, leakage-free and refresh-free state\nretention of volatile memory is achieved for the first time. This new memory is\nhighlighted by both the ultra-low leakage of nonvolatile memories and the\nspeed, energy, and reliability advantages of volatile memories. A\nproof-of-concept memory is demonstrated using in-house anti-ferroelectric\nfield-effect transistors (AFeFETs), delivering an extrapolated endurance of\nabout 1012 cycles, a retention time of over 10 years, and no subthreshold\nchannel leakage current. Such a new concept of AFeFET-based memory enables an\nimproved balance between density, power, and reliability beyond all existing\nmemory solutions.\n",
        "pdf_link": "http://arxiv.org/pdf/2212.04973v4"
    },
    {
        "title": "Advanced Routing Algorithms for General Purpose Photonic Processors",
        "authors": [
            "Tushar Gaur",
            "Gopalkrishna Hegde",
            "Talabatulla Srinivas"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Cost-effective and programmable photonic-driven solutions like electronic\ncounterparts (FPGAs) can be implemented using waveguide mesh architectures\nalong with tunable couplers for routing to implement general-purpose photonic\nprocessors. These processors/ networks are represented using undirected\nweighted graphs, where weights are included to implement constraints in the\nrouting. Faster automated routing and cycle finding algorithms are crucial for\ndynamic path allocations in live networks to implement various functionalities\nusing these processors. We propose path and cycle finding algorithms based on\nbidirectional and depth-first search techniques, considering various\nperformance metrics for each device to optimize the path according to the\nrequired metric. Multiple cases of path distribution and implementation of\ncycles of various sizes have been demonstrated. Various methods to eliminate\nthe non-functioning or malfunctioning units are proposed. The broad\napplicability of the proposed path-finding algorithm has been demonstrated\nusing the same algorithm to create a list of all the possible input-output\ncombinations in a 4*4 photonic switching network. A comparison of available\nsearch algorithms in terms of execution time and complexity has been described.\n",
        "pdf_link": "http://arxiv.org/pdf/2212.13384v1"
    },
    {
        "title": "Stateful Logic using Phase Change Memory",
        "authors": [
            "Barak Hoffer",
            "NicolÃ¡s Wainstein",
            "Christopher M. Neumann",
            "Eric Pop",
            "Eilam Yalon",
            "Shahar Kvatinsky"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Stateful logic is a digital processing-in-memory technique that could address\nvon Neumann memory bottleneck challenges while maintaining backward\ncompatibility with standard von Neumann architectures. In stateful logic,\nmemory cells are used to perform the logic operations without reading or moving\nany data outside the memory array. Stateful logic has been previously\ndemonstrated using several resistive memory types, mostly by resistive RAM\n(RRAM). Here we present a new method to design stateful logic using a different\nresistive memory - phase change memory (PCM). We propose and experimentally\ndemonstrate four logic gate types (NOR, IMPLY, OR, NIMP) using commonly used\nPCM materials. Our stateful logic circuits are different than previously\nproposed circuits due to the different switching mechanism and functionality of\nPCM compared to RRAM. Since the proposed stateful logic form a functionally\ncomplete set, these gates enable sequential execution of any logic function\nwithin the memory, paving the way to PCM-based digital processing-in-memory\nsystems.\n",
        "pdf_link": "http://arxiv.org/pdf/2212.14377v1"
    },
    {
        "title": "Approximate Reversible Circuits for NISQ-Era Quantum Computers",
        "authors": [
            "Niels Gleinig",
            "Tobias Rohner",
            "Torsten Hoefler"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The synthesis approaches for quantum circuits typically aim at minimizing the\nnumber of lines or gates. Given the tight restrictions on those logical\nresources in physical implementations, we propose to view the problem\nfundamentally different: Given noisy gates and a fixed number of lines, how can\nwe use them to perform a computation as precisely as possible? In this paper we\nshow approximate circuits can be deployed for computations with limited\nresources. Performing experiments on a QC simulator, we show that under the\ninfluence of noise, approximate circuits can have lower error-rates than exact\ncircuits.\n",
        "pdf_link": "http://arxiv.org/pdf/2302.01066v1"
    },
    {
        "title": "Probabilistic-Bits based on Ferroelectric Field-Effect Transistors for\n  Stochastic Computing",
        "authors": [
            "Sheng Luo",
            "Yihan He",
            "Baofang Cai",
            "Xiao Gong",
            "Gengchiau Liang"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  A probabilistic-bit (p-bit) is the fundamental building block in the circuit\nnetwork of a stochastic computing, and it could produce a continuous random\nbit-stream with tunable probability. Utilizing the stochasticity in few-domain\nferroelectric material(FE), we propose for the first time, the p-bits based on\nferroelectric FET. The stochasticity of the FE p-bits stems from the thermal\nnoise-induced lattice vibration, which renders dipole fluctuations and is\ntunable by an external electric field. The impact of several key FE parameters\non p-bits' stochasticity is evaluated, where the domain properties are revealed\nto play crucial roles. Furthermore, the integer factorization based on FE\np-bits circuit network is performed to verify its functionality, and the\naccuracy is found to depend on FE p-bits' stochasticity. The proposed FE p-bits\npossess the advantages of both extremely low hardware coast and the\ncompatibility with CMOS-technology, rendering it a promising candidate for\nstochastic computing applications.\n",
        "pdf_link": "http://arxiv.org/pdf/2302.02305v1"
    },
    {
        "title": "Kombucha electronics",
        "authors": [
            "Andrew Adamatzky",
            "Giuseppe Tarabella",
            "Neil Phillips",
            "Alessandro Chiolerio",
            "Passquale D'Angelo",
            "Anna Nicolaidou",
            "Georgios Ch. Sirakoulis"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  A kombucha is a tea and sugar fermented by over sixty kinds of yeasts and\nbacteria. This symbiotic community produces kombucha mats, which are\ncellulose-based hydrogels. The kombucha mats can be used as an alternative to\nanimal leather in industry and fashion once they have been dried and cured.\nPrior to this study, we demonstrated that living kombucha mats display dynamic\nelectrical activity and distinct stimulating responses. For use in organic\ntextiles, cured mats of kombucha are inert. To make kombucha wearables\nfunctional, it is necessary to incorporate electrical circuits. We demonstrate\nthat creating electrical conductors on kombucha mats is possible. After\nrepeated bending and stretching, the circuits maintain their functionality. In\naddition, the abilities and electronic properties of the proposed kombucha,\nsuch as being lighter, less expensive, and more flexible than conventional\nelectronic systems, pave the way for their use in a diverse range of\napplications.\n",
        "pdf_link": "http://arxiv.org/pdf/2302.03984v1"
    },
    {
        "title": "Choose your tools carefully: A Comparative Evaluation of Deterministic\n  vs. Stochastic and Binary vs. Analog Neuron models for Implementing Emerging\n  Computing Paradigms",
        "authors": [
            "Md Golam Morshed",
            "Samiran Ganguly",
            "Avik W. Ghosh"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Neuromorphic computing, commonly understood as a computing approach built\nupon neurons, synapses, and their dynamics, as opposed to Boolean gates, is\ngaining large mindshare due to its direct application in solving current and\nfuture computing technological problems, such as smart sensing, smart devices,\nself-hosted and self-contained devices, artificial intelligence (AI)\napplications, etc. In a largely software-defined implementation of neuromorphic\ncomputing, it is possible to throw enormous computational power or optimize\nmodels and networks depending on the specific nature of the computational\ntasks. However, a hardware-based approach needs the identification of\nwell-suited neuronal and synaptic models to obtain high functional and energy\nefficiency, which is a prime concern in size, weight, and power (SWaP)\nconstrained environments. In this work, we perform a study on the\ncharacteristics of hardware neuron models (namely, inference errors,\ngeneralizability and robustness, practical implementability, and memory\ncapacity) that have been proposed and demonstrated using a plethora of emerging\nnano-materials technology-based physical devices, to quantify the performance\nof such neurons on certain classes of problems that are of great importance in\nreal-time signal processing like tasks in the context of reservoir computing.\nWe find that the answer on which neuron to use for what applications depends on\nthe particulars of the application requirements and constraints themselves,\ni.e., we need not only a hammer but all sorts of tools in our tool chest for\nhigh efficiency and quality neuromorphic computing.\n",
        "pdf_link": "http://arxiv.org/pdf/2302.05056v2"
    },
    {
        "title": "XOR and XNOR gates in instantaneous noise based logic",
        "authors": [
            "Mohammad B. Khreishah",
            "Walter C. Daugherity",
            "Laszlo B. Kish"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  In this paper, we propose a new method of applying the XOR and XNOR gates on\nexponentially large superpositions in Instantaneous Noise-Based Logic. These\nnew gates are repeatable, and they can achieve an exponential speed up in\ncomputation with a polynomial requirement in hardware complexity.\n",
        "pdf_link": "http://arxiv.org/pdf/2302.06449v1"
    },
    {
        "title": "Fault Injection in Native Logic-in-Memory Computation on Neuromorphic\n  Hardware",
        "authors": [
            "Felix Staudigl",
            "Thorben Fetz",
            "Rebecca Pelke",
            "Dominik Sisejkovic",
            "Jan Moritz Joseph",
            "Leticia Bolzani PÃ¶hls",
            "Rainer Leupers"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Logic-in-memory (LIM) describes the execution of logic gates within\nmemristive crossbar structures, promising to improve performance and energy\nefficiency. Utilizing only binary values, LIM particularly excels in\naccelerating binary neural networks, shifting it in the focus of edge\napplications. Considering its potential, the impact of faults on BNNs\naccelerated with LIM still lacks investigation. In this paper, we propose\nfaulty logic-in-memory (FLIM), a fault injection platform capable of executing\nfull-fledged BNNs on LIM while injecting in-field faults. The results show that\nFLIM runs a single MNIST picture 66754x faster than the state of the art by\noffering a fine-grained fault injection methodology.\n",
        "pdf_link": "http://arxiv.org/pdf/2302.07655v1"
    },
    {
        "title": "A Deep Dive into the Computational Fidelity of High Variability Low\n  Energy Barrier Magnet Technology for Accelerating Optimization and Bayesian\n  Problems",
        "authors": [
            "Md Golam Morshed",
            "Samiran Ganguly",
            "Avik W. Ghosh"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Low energy barrier magnet (LBM) technology has recently been proposed as a\ncandidate for accelerating algorithms based on energy minimization and\nprobabilistic graphs because their physical characteristics have a one-to-one\nmapping onto the primitives of these algorithms. Many of these algorithms have\na much higher tolerance for error compared to high-accuracy numerical\ncomputation. LBM, however, is a nascent technology, and devices show high\nsample-to-sample variability. In this work, we take a deep dive into the\noverall fidelity afforded by this technology in providing computational\nprimitives for these algorithms. We show that while the compute results show\nfinite deviations from zero variability devices, the margin of error is almost\nalways certifiable to a certain percentage. This suggests that LBM technology\ncould be a viable candidate as an accelerator for popular emerging paradigms of\ncomputing.\n",
        "pdf_link": "http://arxiv.org/pdf/2302.08074v1"
    },
    {
        "title": "Ratio Shift Keying Modulation for Time-Varying Molecular Communication\n  Channels",
        "authors": [
            "M. Okan Araz",
            "Ahmet R. Emirdagi",
            "M. Serkan Kopuzlu",
            "Murat Kuscu"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Molecular Communications (MC) is a bio-inspired communication technique that\nuses molecules to encode and transfer information. Many efforts have been\ndevoted to developing novel modulation techniques for MC based on various\ndistinguishable characteristics of molecules, such as their concentrations or\ntypes. In this paper, we investigate a particular modulation scheme called\nRatio Shift Keying (RSK), where the information is encoded in the concentration\nratio of two different types of molecules. RSK modulation is hypothesized to\nenable accurate information transfer in dynamic MC scenarios where the\ntime-varying channel characteristics affect both types of molecules equally. To\nvalidate this hypothesis, we first conduct an information-theoretical analysis\nof RSK modulation and derive the capacity of the end-to-end MC channel where\nthe receiver estimates concentration ratio based on ligand-receptor binding\nstatistics in an optimal or suboptimal manner. We then analyze the error\nperformance of RSK modulation in a practical time-varying MC scenario, that is\nmobile MC, in which both the transmitter and the receiver undergo\ndiffusion-based propagation. Our numerical and analytical results, obtained for\nvarying levels of similarity between the ligand types used for ratio-encoding,\nand varying number of receptors, show that RSK can significantly outperform the\nmost commonly considered MC modulation technique, concentration shift keying\n(CSK), in dynamic MC scenarios.\n",
        "pdf_link": "http://arxiv.org/pdf/2302.10353v1"
    },
    {
        "title": "Switchable Signaling Molecules for Media Modulation: Fundamentals,\n  Applications, and Research Directions",
        "authors": [
            "Lukas Brand",
            "Maike Scherer",
            "Sebastian Lotter",
            "Teena tom Dieck",
            "Maximilian SchÃ¤fer",
            "Andreas Burkovski",
            "Heinrich Sticht",
            "Kathrin Castiglione",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Although visionary applications of molecular communication (MC), such as\nlong-term continuous health monitoring by cooperative in-body nanomachines,\nhave been proposed, MC is still in its infancy when it comes to practical\nimplementation. In particular, long-term experiments and applications face\nissues such as depletion of signaling molecules (SMs) at the transmitter (TX)\nand inter-symbol interference (ISI) at the receiver (RX). To overcome these\npractical challenges, a new class of SMs with switchable states seems to be\npromising for future MC applications. In this work, we provide an overview of\nexisting switchable SMs, and classify them according to their properties.\nFurthermore, we highlight how switchable SMs can be utilized as information\ncarriers for media modulation. In addition, we present theoretical and\nexperimental results for an end-to-end MC system employing the green\nfluorescent protein variant \"Dreiklang\" (GFPD) as switchable SM. Our\nexperimental results show, for the first time, successful information\ntransmission in a closed-loop pipe system using media modulation. Finally, we\ndiscuss media modulation specific challenges and opportunities.\n",
        "pdf_link": "http://arxiv.org/pdf/2302.10356v2"
    },
    {
        "title": "A Multimode Hybrid Memristor-CMOS Prototyping Platform Supporting\n  Digital and Analog Projects",
        "authors": [
            "Kamel-Eddine Harabi",
            "Clement Turck",
            "Marie Drouhin",
            "Adrien Renaudineau",
            "Thomas Bersani--Veroni",
            "Damien Querlioz",
            "Tifenn Hirtzlin",
            "Elisa Vianello",
            "Marc Bocquet",
            "Jean-Michel Portal"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  We present an integrated circuit fabricated in a process co-integrating CMOS\nand hafnium-oxide memristor technology, which provides a prototyping platform\nfor projects involving memristors. Our circuit includes the periphery circuitry\nfor using memristors within digital circuits, as well as an analog mode with\ndirect access to memristors. The platform allows optimizing the conditions for\nreading and writing memristors, as well as developing and testing innovative\nmemristor-based neuromorphic concepts.\n",
        "pdf_link": "http://arxiv.org/pdf/2302.14577v1"
    },
    {
        "title": "Mathematical Foundations of Quantum Computing for Computer Science\n  Researchers",
        "authors": [
            "GÃ©rard Fleury",
            "Philippe Lacomme"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  This paper provides a short introduction to the mathematical foundation of\nquantum computation for researchers in computer science by providing an\nintroduction fo the mathematical basis of calculations. This paper concerns the\nmathematical foundations of quantum computation addressing first the\nrepresentation of qubit using the Bloch sphere and second the special relations\nbetween SU(2) and SO(3). The properties of SU(2) are introduced focusing\nespecially about the double-covering of SO(3) and explaining how to map\nrotations of SO(3) into matrices of SU(2). Quantum physic operators are based\non SU(2) since we have a direct relationship to SO(3) namely one isomorphism.\nWe start first from basic representations of qubit in R^3 and representations\nof operators in SU(2) and we next discuss with operators that permit to move\nfrom one SU(2) to another one according to a specific operator of SU(2) that is\nrelated to rotation into R^3.\n",
        "pdf_link": "http://arxiv.org/pdf/2303.01938v1"
    },
    {
        "title": "Light induced spiking of proteinoids",
        "authors": [
            "Panagiotis Mougkogiannis",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Proteinoids, or thermal proteins, are produced by heating amino acids to\ntheir melting point and initiation of polymerisation to produce polymeric\nchains. In aqueous solutions proteinoids swell into hollow microspheres. These\nmicrospheres produce endogenous burst of electrical potential spikes and change\npatterns of their electrical activity in response to illumination. We report\nresults of detailed investigation on the effects of white cold light on the\nspiking of proteinoids. We study how different types and intensities of light\ndetermine proteinoids' spiking amplitude, period, and pattern. The results of\nthis study will be utilised to evaluate proteinoids for their potential as\noptical sensors and their application in unconventional computing.\n",
        "pdf_link": "http://arxiv.org/pdf/2303.17563v1"
    },
    {
        "title": "Thermal Crosstalk Analysis in RRAM Passive Crossbar Arrays",
        "authors": [
            "Shubham Pande",
            "Bhaswar Chakrabarti",
            "Anjan Chakravorty"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  As the packing density of resistive random access memory (RRAM) devices\nincreases, the effect of thermal cross-talk across the devices in a crossbar\narray arrangement influences their overall operation significantly. The\nelectro-thermal effects in a densely packed RRAM crossbar can accelerate the\nretention and endurance degradation; hence poses a serious reliability threat.\nThis paper systematically investigates the electro-thermal effects in passive\nRRAM crossbar arrays using COMSOL multi-physics simulations. Furthermore, we\npropose a methodology to model the thermal cross-talk effect and incorporate it\nin a SPICE-compatible physics-based RRAM compact model. Finally, we demonstrate\nthe impact of thermal coupling on RRAM crossbar array operation in terms of\nvector-matrix multiplication using calibrated SPICE simulations.\n",
        "pdf_link": "http://arxiv.org/pdf/2304.01439v1"
    },
    {
        "title": "Supporting Energy-Based Learning With An Ising Machine Substrate: A Case\n  Study on RBM",
        "authors": [
            "Uday Kumar Reddy Vengalam",
            "Yongchao Liu",
            "Tong Geng",
            "Hui Wu",
            "Michael Huang"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Nature apparently does a lot of computation constantly. If we can harness\nsome of that computation at an appropriate level, we can potentially perform\ncertain type of computation (much) faster and more efficiently than we can do\nwith a von Neumann computer. Indeed, many powerful algorithms are inspired by\nnature and are thus prime candidates for nature-based computation. One\nparticular branch of this effort that has seen some recent rapid advances is\nIsing machines. Some Ising machines are already showing better performance and\nenergy efficiency for optimization problems. Through design iterations and\nco-evolution between hardware and algorithm, we expect more benefits from\nnature-based computing systems. In this paper, we make a case for an augmented\nIsing machine suitable for both training and inference using an energy-based\nmachine learning algorithm. We show that with a small change, the Ising\nsubstrate accelerate key parts of the algorithm and achieve non-trivial speedup\nand efficiency gain. With a more substantial change, we can turn the machine\ninto a self-sufficient gradient follower to virtually complete training\nentirely in hardware. This can bring about 29x speedup and about 1000x\nreduction in energy compared to a Tensor Processing Unit (TPU) host.\n",
        "pdf_link": "http://arxiv.org/pdf/2304.02525v3"
    },
    {
        "title": "Graphene and Related Materials for the Internet of Bio-Nano Things",
        "authors": [
            "Meltem Civas",
            "Murat Kuscu",
            "Oktay Cetinkaya",
            "Beyza E. Ortlek",
            "Ozgur B. Akan"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Internet of Bio-Nano Things (IoBNT) is a transformative communication\nframework, characterized by heterogeneous networks comprising both biological\nentities and artificial micro/nano-scale devices, so-called Bio-Nano Things\n(BNTs), interfaced with conventional communication networks for enabling\ninnovative biomedical and environmental applications. Realizing the potential\nof IoBNT requires the development of new and unconventional communication\ntechnologies, such as molecular communications, as well as the corresponding\ntransceivers, bio-cyber interfacing technologies connecting the biochemical\ndomain of IoBNT to the electromagnetic domain of conventional networks, and\nminiaturized energy harvesting and storage components for the continuous power\nsupply to BNTs. Graphene and related materials (GRMs) exhibit exceptional\nelectrical, optical, biochemical, and mechanical properties, rendering them\nideal candidates for addressing the challenges posed by IoBNT. This perspective\narticle highlights recent advancements in GRM-based device technologies that\nare promising for implementing the core components of IoBNT. By identifying the\nunique opportunities afforded by GRMs and aligning them with the practical\nchallenges associated with IoBNT, particularly in the materials domain, our aim\nis to accelerate the transition of envisaged IoBNT applications from\ntheoretical concepts to practical implementations, while also uncovering new\napplication areas for GRMs.\n",
        "pdf_link": "http://arxiv.org/pdf/2304.03824v1"
    },
    {
        "title": "Compact and High-Performance TCAM Based on Scaled Double-Gate FeFETs",
        "authors": [
            "Liu Liu",
            "Shubham Kumar",
            "Simon Thomann",
            "Yogesh Singh Chauhan",
            "Hussam Amrouch",
            "Xiaobo Sharon Hu"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Ternary content addressable memory (TCAM), widely used in network routers and\nhigh-associativity caches, is gaining popularity in machine learning and\ndata-analytic applications. Ferroelectric FETs (FeFETs) are a promising\ncandidate for implementing TCAM owing to their high ON/OFF ratio,\nnon-volatility, and CMOS compatibility. However, conventional single-gate\nFeFETs (SG-FeFETs) suffer from relatively high write voltage, low endurance,\npotential read disturbance, and face scaling challenges. Recently, a\ndouble-gate FeFET (DG-FeFET) has been proposed and outperforms SG-FeFETs in\nmany aspects. This paper investigates TCAM design challenges specific to\nDG-FeFETs and introduces a novel 1.5T1Fe TCAM design based on DG-FeFETs. A\n2-step search with early termination is employed to reduce the cell area and\nimprove energy efficiency. A shared driver design is proposed to reduce the\nperipherals area. Detailed analysis and SPICE simulation show that the 1.5T1Fe\nDG-TCAM leads to superior search speed and energy efficiency. The 1.5T1Fe TCAM\ndesign can also be built with SG-FeFETs, which achieve search latency and\nenergy improvement compared with 2FeFET TCAM.\n",
        "pdf_link": "http://arxiv.org/pdf/2304.03868v2"
    },
    {
        "title": "Propagation of electrical signals by fungi",
        "authors": [
            "Richard Mayne",
            "Nic Roberts",
            "Neil Phillips",
            "Roshan Weerasekera",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Living fungal mycelium networks are proven to have properties of memristors,\ncapacitors and various sensors. To further progress our designs in fungal\nelectronics we need to evaluate how electrical signals can be propagated\nthrough mycelium networks. We investigate the ability of mycelium-bound\ncomposites to convey electrical signals, thereby enabling the transmission of\nfrequency-modulated information through mycelium networks. Mycelia were found\nto reliably transfer signals with a recoverable frequency comparable to the\ninput, in the \\SIrange{100}{10000} {\\hertz} frequency range. Mycelial adaptive\nresponses, such as tissue repair, may result in fragile connections, however.\nWhile the mean amplitude of output signals was not reproducible among replicate\nexperiments exposed to the same input frequency, the variance across groups was\nhighly consistent. Our work is supported by NARX modelling through which an\napproximate transfer function was derived. These findings advance the state of\nthe art of using mycelium-bound composites in analogue electronics and\nunconventional computing.\n",
        "pdf_link": "http://arxiv.org/pdf/2304.10675v1"
    },
    {
        "title": "Integrated Architecture for Neural Networks and Security Primitives\n  using RRAM Crossbar",
        "authors": [
            "Simranjeet Singh",
            "Furqan Zahoor",
            "Gokulnath Rajendran",
            "Vikas Rana",
            "Sachin Patkar",
            "Anupam Chattopadhyay",
            "Farhad Merchant"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  This paper proposes an architecture that integrates neural networks (NNs) and\nhardware security modules using a single resistive random access memory (RRAM)\ncrossbar. The proposed architecture enables using a single crossbar to\nimplement NN, true random number generator (TRNG), and physical unclonable\nfunction (PUF) applications while exploiting the multi-state storage\ncharacteristic of the RRAM crossbar for the vector-matrix multiplication\noperation required for the implementation of NN. The TRNG is implemented by\nutilizing the crossbar's variation in device switching thresholds to generate\nrandom bits. The PUF is implemented using the same crossbar initialized as an\nentropy source for the TRNG. Additionally, the weights locking concept is\nintroduced to enhance the security of NNs by preventing unauthorized access to\nthe NN weights. The proposed architecture provides flexibility to configure the\nRRAM device in multiple modes to suit different applications. It shows promise\nin achieving a more efficient and compact design for the hardware\nimplementation of NNs and security primitives.\n",
        "pdf_link": "http://arxiv.org/pdf/2304.13531v2"
    },
    {
        "title": "Finite State Automata Design using 1T1R ReRAM Crossbar",
        "authors": [
            "Simranjeet Singh",
            "Omar Ghazal",
            "Chandan Kumar Jha",
            "Vikas Rana",
            "Rolf Drechsler",
            "Rishad Shafik",
            "Alex Yakovlev",
            "Sachin Patkar",
            "Farhad Merchant"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Data movement costs constitute a significant bottleneck in modern machine\nlearning (ML) systems. When combined with the computational complexity of\nalgorithms, such as neural networks, designing hardware accelerators with low\nenergy footprint remains challenging. Finite state automata (FSA) constitute a\ntype of computation model used as a low-complexity learning unit in ML systems.\nThe implementation of FSA consists of a number of memory states. However, FSA\ncan be in one of the states at a given time. It switches to another state based\non the present state and input to the FSA. Due to its natural synergy with\nmemory, it is a promising candidate for in-memory computing for reduced data\nmovement costs. This work focuses on a novel FSA implementation using resistive\nRAM (ReRAM) for state storage in series with a CMOS transistor for biasing\ncontrols. We propose using multi-level ReRAM technology capable of\ntransitioning between states depending on bias pulse amplitude and duration. We\nuse an asynchronous control circuit for writing each ReRAM-transistor cell for\nthe on-demand switching of the FSA. We investigate the impact of the\ndevice-to-device and cycle-to-cycle variations on the cell and show that FSA\ntransitions can be seamlessly achieved without degradation of performance.\nThrough extensive experimental evaluation, we demonstrate the implementation of\nFSA on 1T1R ReRAM crossbar.\n",
        "pdf_link": "http://arxiv.org/pdf/2304.13552v2"
    },
    {
        "title": "Hardware implementation of digital memcomputing on small-size FPGAs",
        "authors": [
            "Dyk Chung Nguyen",
            "Yuan-Hang Zhang",
            "Massimiliano Di Ventra",
            "Yuriy V. Pershin"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Memcomputing is a novel computing paradigm beyond the von-Neumann one. Its\ndigital version is designed for the efficient solution of combinatorial\noptimization problems, which emerge in various fields of science and\ntechnology. Previously, the performance of digital memcomputing machines (DMMs)\nwas demonstrated using software simulations of their ordinary differential\nequations. Here, we present the first hardware realization of a DMM algorithm\non a low-cost FPGA board. In this demonstration, we have implemented a Boolean\nsatisfiability problem solver. To optimize the use of hardware resources, the\nalgorithm was partially parallelized. The scalability of the present\nimplementation is explored and our FPGA-based results are compared to those\nobtained using a python code running on a traditional (von-Neumann) computer,\nshowing one to two orders of magnitude speed-up in time to solution. This\ninitial small-scale implementation is projected to state-of-the-art FPGA boards\nanticipating further advantages of the hardware realization of DMMs over their\nsoftware emulation.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.01061v1"
    },
    {
        "title": "Powering Disturb-Free Reconfigurable Computing and Tunable Analog\n  Electronics with Dual-Port Ferroelectric FET",
        "authors": [
            "Zijian Zhao",
            "Shan Deng",
            "Swetaki Chatterjee",
            "Zhouhang Jiang",
            "Muhammad Shaffatul Islam",
            "Yi Xiao",
            "Yixin Xu",
            "Scott Meninger",
            "Mohamed Mohamed",
            "Rajiv Joshi",
            "Yogesh Singh Chauhan",
            "Halid Mulaosmanovic",
            "Stefan Duenkel",
            "Dominik Kleimaier",
            "Sven Beyer",
            "Hussam Amrouch",
            "Vijaykrishnan Narayanan",
            "Kai Ni"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Single-port ferroelectric FET (FeFET) that performs write and read operations\non the same electrical gate prevents its wide application in tunable analog\nelectronics and suffers from read disturb, especially to the high-threshold\nvoltage (VTH) state as the retention energy barrier is reduced by the applied\nread bias. To address both issues, we propose to adopt a read disturb-free\ndual-port FeFET where write is performed on the gate featuring a ferroelectric\nlayer and the read is done on a separate gate featuring a non-ferroelectric\ndielectric. Combining the unique structure and the separate read gate, read\ndisturb is eliminated as the applied field is aligned with polarization in the\nhigh-VTH state and thus improving its stability, while it is screened by the\nchannel inversion charge and exerts no negative impact on the low-VTH state\nstability. Comprehensive theoretical and experimental validation have been\nperformed on fully-depleted silicon-on-insulator (FDSOI) FeFETs integrated on\n22 nm platform, which intrinsically has dual ports with its buried oxide layer\nacting as the non-ferroelectric dielectric. Novel applications that can exploit\nthe proposed dual-port FeFET are proposed and experimentally demonstrated for\nthe first time, including FPGA that harnesses its read disturb-free feature and\ntunable analog electronics (e.g., frequency tunable ring oscillator in this\nwork) leveraging the separated write and read paths.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.01484v1"
    },
    {
        "title": "Affinity-Division Multiplexing for Molecular Communications with\n  Promiscuous Ligand Receptors",
        "authors": [
            "Ahmet R. Emirdagi",
            "M. Serkan Kopuzlu",
            "M. Okan Araz",
            "Murat Kuscu"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  A key challenge in Molecular Communications (MC) is low data transmission\nrates, which can be addressed by channel multiplexing techniques. One way to\nachieve channel multiplexing in MC is to leverage the diversity of different\nmolecule types with respect to their receptor binding characteristics, such as\naffinity and kinetic binding/unbinding rates. In this study, we propose a\npractical multiplexing scheme for MC, which is based on the diversity of\nligand-receptor binding affinities. This method requires only a single type of\npromiscuous receptor on the receiver side, capable of interacting with multiple\nligand types. We analytically derive the mean Bit Error Probability (BEP) over\nall multiplexed MC channels as a function of similarity among ligands in terms\nof their receptor affinities, the number of receptors, the number of\nmultiplexed channels, and the ratio of concentrations encoding bit-1 and bit-0.\nWe investigate the impact of each design parameter on the performance of\nmultiplexed MC system.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.01546v1"
    },
    {
        "title": "Spiking frequency modulation of proteinoids with light and realisation\n  of Boolean gates",
        "authors": [
            "Panagiotis Mougkogiannis",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  This paper examines the modulation of proteinoid spiking frequency in\nresponse to light. Proteinoids are proteins formed through thermal condensation\nof amino acids and have been found to exhibit spiking behaviour in response to\nvarious stimuli. It has been demonstrated that their properties can be\nmodulated by light, with the frequency of spikes changing in response to\nvarying light intensity and wavelength. This paper explores the underlying\nmechanisms of this phenomenon, including how light affects the proteinoid's\nstructure and its effect on the spiking frequency. We also discuss the\npotential implications of this modulation for future research and applications.\nOur research findings suggest that light could be used as a tool to regulate\nthe spiking frequency of proteinoids, opening up a new range of possibilities\nfor unconventional computing research.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.02433v1"
    },
    {
        "title": "Hardware in Loop Learning with Spin Stochastic Neurons",
        "authors": [
            "A N M Nafiul Islam",
            "Kezhou Yang",
            "Amit K. Shukla",
            "Pravin Khanal",
            "Bowei Zhou",
            "Wei-Gang Wang",
            "Abhronil Sengupta"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Despite the promise of superior efficiency and scalability, real-world\ndeployment of emerging nanoelectronic platforms for brain-inspired computing\nhave been limited thus far, primarily because of inter-device variations and\nintrinsic non-idealities. In this work, we demonstrate mitigating these issues\nby performing learning directly on practical devices through a hardware-in-loop\napproach, utilizing stochastic neurons based on heavy metal/ferromagnetic\nspin-orbit torque heterostructures. We characterize the probabilistic switching\nand device-to-device variability of our fabricated devices of various sizes to\nshowcase the effect of device dimension on the neuronal dynamics and its\nconsequent impact on network-level performance. The efficacy of the\nhardware-in-loop scheme is illustrated in a deep learning scenario achieving\nequivalent software performance. This work paves the way for future large-scale\nimplementations of neuromorphic hardware and realization of truly autonomous\nedge-intelligent devices.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.03235v3"
    },
    {
        "title": "Stochastic Chemical Reaction Networks for MAP Detection in Cellular\n  Receivers",
        "authors": [
            "Bastian Heinlein",
            "Lukas Brand",
            "Malcolm Egan",
            "Maximilian SchÃ¤fer",
            "Robert Schober",
            "Sebastian Lotter"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  In order to fully exploit the potential of molecular communication (MC) for\nintra-body communication, practically implementable cellular receivers are an\nimportant long-term goal. A variety of receiver architectures based on chemical\nreaction networks (CRNs) and gene-regulatory networks (GRNs) has been\nintroduced in the literature, because cells use these concepts to perform\ncomputations in nature. However, practical feasibility is still limited by\nstochastic fluctuations of chemical reactions and long computation times in\nGRNs. Therefore, in this paper, we propose two receiver designs based on\nstochastic CRNs, i.e., CRNs that perform computations by exploiting the\nintrinsic fluctuations of chemical reactions with very low molecule counts. The\nfirst CRN builds on a recent result from chemistry that showed how Boltzmann\nmachines (BMs), a commonly used machine learning model, can be implemented with\nCRNs. We show that BMs with optimal parameter values and their CRN\nimplementations can act as maximum-a-posteriori (MAP) detectors. Furthermore,\nwe show that BMs can be efficiently trained from simulation data to achieve\nclose-to-MAP performance. While this approach yields a fixed CRN once deployed,\nour second approach based on a manually designed CRN can be trained with pilot\nsymbols even within the cell and thus adapt to changing channel conditions. We\nextend the literature by showing that practical robust detectors can achieve\nclose-to-MAP performance even without explicit channel knowledge.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.06006v1"
    },
    {
        "title": "Adaptive Molecular Communication Receivers with Tunable Ligand-Receptor\n  Interactions",
        "authors": [
            "Murat Kuscu"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Molecular Communications (MC) underpins signaling in biological systems,\nenabling information transfer through biochemical molecules. The prospect of\nengineering this natural communication mechanism has inspired the Internet of\nBio-Nano Things (IoBNT) applications, which rely on heterogeneous collaborative\nnetworks of natural and engineered biological devices, as well as artificial\nmicro/nanomachines. A key attribute of natural MC systems is their\nadaptability, ensuring accurate information transmission in dynamic,\ntime-varying biochemical environments. Therefore, integrating biological\nadaptation techniques into artificial MC networks, which are expected to\noperate in various biochemical environments, such as inside human body, is\nessential for robust and biocompatible IoBNT applications. This study explores\nthe design of bio-inspired adaptive MC receivers capable of tuning their\nresponse functions for maintaining optimal detection performance in scenarios\nwith time-varying received signals. The proposed receiver architectures are\nbased on ligand-receptor interactions, with adaptivity achieved by modifying\nthe sigmoidal-shaped ligand-receptor response curve in response to fluctuations\nin received signal statistics. The performance of these adaptive receivers is\nevaluated across a range of MC scenarios, including those with stochastic\nbackground interference, inter-symbol interference (ISI), and degrading\nenzymes, which involve time-varying scaling or shifting of received signals.\nNumerical results demonstrate the significant improvement in detection\nperformance provided by adaptive receivers in dynamic MC scenarios.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.06481v1"
    },
    {
        "title": "Reversible Bond Logic",
        "authors": [
            "Hannah Earley"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The field of molecular programming allows for the programming of the\nstructure and behavior of matter at the molecular level, even to the point of\nencoding arbitrary computation. However, current approaches tend to be wasteful\nin terms of monomers, gate complexes, and free energy. In response, we present\na novel abstract model of molecular programming, Reversible Bond Logic (RBL),\nwhich exploits the concepts of reversibility and reversible computing to help\naddress these issues. RBL systems permit very general manipulations of\narbitrarily complex 'molecular' structures, and possess properties such as\ncomponent reuse, modularity, compositionality. We will demonstrate the\nimplementation of a common free-energy currency that can be shared across\nsystems, initially using it to power a biased walker. Then we will introduce\nsome basic motifs for the manipulation of structures, which will be used to\nimplement such computational primitives as conditional branching, looping, and\nsubroutines. Example programs will include logical negation, and addition and\nsquaring of arbitrarily large numbers. As a consequence of reversibility, we\nwill also obtain the inverse programs (subtraction and square-rooting) for\nfree. Due to modularity, multiple instances of these computations can occur in\nparallel without cross-talk. Future work aims to further characterize RBL, and\ndevelop variants that may be amenable to experimental implementation.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.07461v1"
    },
    {
        "title": "QHDL: a Low-Level Circuit Description Language for Quantum Computing",
        "authors": [
            "Gilbert Netzer",
            "Stefano Markidis"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  This paper proposes a descriptive language called QHDL, akin to VHDL, to\nprogram gate-based quantum computing systems. Unlike other popular quantum\nprogramming languages, QHDL targets low-level quantum computing programming and\naims to provide a common framework for programming FPGAs and gate-based quantum\ncomputing systems. The paper presents an initial implementation and design\nprinciples of the QHDL framework, including a compiler and quantum computer\nsimulator. We discuss the challenges of low-level integration of streaming\nmodels and quantum computing for programming FPGAs and gate-based quantum\ncomputing systems.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.09419v1"
    },
    {
        "title": "Powering AI at the Edge: A Robust, Memristor-based Binarized Neural\n  Network with Near-Memory Computing and Miniaturized Solar Cell",
        "authors": [
            "Fadi Jebali",
            "Atreya Majumdar",
            "ClÃ©ment Turck",
            "Kamel-Eddine Harabi",
            "Mathieu-Coumba Faye",
            "Eloi Muhr",
            "Jean-Pierre Walder",
            "Oleksandr Bilousov",
            "Amadeo Michaud",
            "Elisa Vianello",
            "Tifenn Hirtzlin",
            "FranÃ§ois Andrieu",
            "Marc Bocquet",
            "StÃ©phane Collin",
            "Damien Querlioz",
            "Jean-Michel Portal"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Memristor-based neural networks provide an exceptional energy-efficient\nplatform for artificial intelligence (AI), presenting the possibility of\nself-powered operation when paired with energy harvesters. However, most\nmemristor-based networks rely on analog in-memory computing, necessitating a\nstable and precise power supply, which is incompatible with the inherently\nunstable and unreliable energy harvesters. In this work, we fabricated a robust\nbinarized neural network comprising 32,768 memristors, powered by a miniature\nwide-bandgap solar cell optimized for edge applications. Our circuit employs a\nresilient digital near-memory computing approach, featuring complementarily\nprogrammed memristors and logic-in-sense-amplifier. This design eliminates the\nneed for compensation or calibration, operating effectively under diverse\nconditions. Under high illumination, the circuit achieves inference performance\ncomparable to that of a lab bench power supply. In low illumination scenarios,\nit remains functional with slightly reduced accuracy, seamlessly transitioning\nto an approximate computing mode. Through image classification neural network\nsimulations, we demonstrate that misclassified images under low illumination\nare primarily difficult-to-classify cases. Our approach lays the groundwork for\nself-powered AI and the creation of intelligent sensors for various\napplications in health, safety, and environment monitoring.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.12875v1"
    },
    {
        "title": "Optimizations for a Current-Controlled Memristor-based Neuromorphic\n  Synapse Design",
        "authors": [
            "Hritom Das",
            "Rocco D. Febbo",
            "Charlie P. Rizzo",
            "Nishith N. Chakraborty",
            "James S. Plank",
            "Garrett S. Rose"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The synapse is a key element of neuromorphic computing in terms of efficiency\nand accuracy. In this paper, an optimized current-controlled memristive synapse\ncircuit is proposed. Our proposed synapse demonstrates reliability in the face\nof process variation and the inherent stochastic behavior of memristors. Up to\nan 82% energy optimization can be seen during the SET operation over prior\nwork. In addition, the READ process shows up to 54% energy savings. Our\ncurrent-controlled approach also provides more reliable programming over\ntraditional programming methods. This design is demonstrated with a 4-bit\nmemory precision configuration. Using a spiking neural network (SNN), a\nneuromorphic application analysis was performed with this precision\nconfiguration. Our optimized design showed up to 82% improvement in control\napplications and a 2.7x improvement in classification applications compared\nwith other design cases.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.16418v2"
    },
    {
        "title": "Phase-coded Radar Waveform Design with Quantum Annealing",
        "authors": [
            "Timothe Presles",
            "Cyrille Enderli",
            "Gilles Burel",
            "El Houssain Baghious"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The Integrated Side Lobe Ratio (ISLR) problem we consider here consists in\nfinding optimal sequences of phase shifts in order to minimize the mean squared\ncross-correlation side lobes of a transmitted radar signal and a mismatched\nreplica. Currently, ISLR does not seem to be easier than the general polynomial\nunconstrained binary problem, which is NP-hard. In our work, we aim to take\nadvantage of the exponential scalability of quantum computing to find new\noptima, by solving the ISLR problem on a quantum annealer. This quantum device\nis designed to solve quadratic optimization problems with binary variables\n(QUBO). After proposing suitable formulation for different instances of the\nISLR, we discuss the performances and the scalability of our approach on the\nD-Wave quantum computer. More broadly, our work enlightens the limits and\npotential of the adiabatic quantum computation for the solving of large\ninstances of combinatorial optimization problems.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.17953v2"
    },
    {
        "title": "FPIM: Field-Programmable Ising Machines for Solving SAT",
        "authors": [
            "Thomas Jagielski",
            "Rajit Manohar",
            "Jaijeet Roychowdhury"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  On-chip analog Ising Machines (IMs) are a promising means to solve difficult\ncombinatorial optimization problems. For scalable on-chip realizations to be\npractical, 1) the problem should map scalably to Ising form, 2)\ninterconnectivity between spins should be sparse, 3) the number of bits of\ncoupling resolution (BCR) needed for programming interconnection weights should\nbe small, and 4) the chip should be capable of solving problems with different\nconnection topologies. We explore these issues for the SATisfiability problem\nand devise FPIM, a reconfigurable on-chip analog Ising machine scheme well\nsuited for SAT. To map SAT problems onto FPIMs, we leverage Boolean logic\nsynthesis as a first step, but replace synthesized logic gates with Ising\nequivalent circuits whose analog dynamics solve SAT by minimizing the Ising\nHamiltonian. We apply our approach to 2000 benchmark problems from\nSATLIB,demonstrating excellent scaling, together with low sparsity and low BCR\nthat are independent of problem scale. Placement/routing reveals a very\nfeasible requirement of less than 10 routing tracks to implement all the\nbenchmarks, translating to an area requirement of about 10mm^2 for a\nprogrammable 1000-spin FPIM in 65nm technology.\n",
        "pdf_link": "http://arxiv.org/pdf/2306.01569v3"
    },
    {
        "title": "Embedding Security into Ferroelectric FET Array via In-Situ Memory\n  Operation",
        "authors": [
            "Yixin Xu",
            "Yi Xiao",
            "Zijian Zhao",
            "Franz MÃ¼ller",
            "Alptekin Vardar",
            "Xiao Gong",
            "Sumitha George",
            "Thomas KÃ¤mpfe",
            "Vijaykrishnan Narayanan",
            "Kai Ni"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Non-volatile memories (NVMs) have the potential to reshape next-generation\nmemory systems because of their promising properties of near-zero leakage power\nconsumption, high density and non-volatility. However, NVMs also face critical\nsecurity threats that exploit the non-volatile property. Compared to volatile\nmemory, the capability of retaining data even after power down makes NVM more\nvulnerable. Existing solutions to address the security issues of NVMs are\nmainly based on Advanced Encryption Standard (AES), which incurs significant\nperformance and power overhead. In this paper, we propose a lightweight memory\nencryption/decryption scheme by exploiting in-situ memory operations with\nnegligible overhead. To validate the feasibility of the encryption/decryption\nscheme, device-level and array-level experiments are performed using\nferroelectric field effect transistor (FeFET) as an example NVM without loss of\ngenerality. Besides, a comprehensive evaluation is performed on a 128x128 FeFET\nAND-type memory array in terms of area, latency, power and throughput. Compared\nwith the AES-based scheme, our scheme shows around 22.6x/14.1x increase in\nencryption/decryption throughput with negligible power penalty. Furthermore, we\nevaluate the performance of our scheme over the AES-based scheme when deploying\ndifferent neural network workloads. Our scheme yields significant latency\nreduction by 90% on average for encryption and decryption processes.\n",
        "pdf_link": "http://arxiv.org/pdf/2306.01863v1"
    },
    {
        "title": "Effects of Imperfections on Quantum Algorithms: A Software Engineering\n  Perspective",
        "authors": [
            "Felix Greiwe",
            "Tom KrÃ¼ger",
            "Wolfgang Mauerer"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Quantum computers promise considerable speedups over classical approaches,\nwhich has raised interest from many disciplines. Since any currently available\nimplementations suffer from noise and imperfections, achieving concrete\nspeedups for meaningful problem sizes remains a major challenge. Yet,\nimperfections and noise may remain present in quantum computing for a long\nwhile. Such limitations play no role in classical software computing, and\nsoftware engineers are typically not well accustomed to considering such\nimperfections, albeit they substantially influence core properties of software\nand systems.\n  In this paper, we show how to model imperfections with an approach tailored\nto (quantum) software engineers. We intuitively illustrate, using numerical\nsimulations, how imperfections influence core properties of quantum algorithms\non NISQ systems, and show possible options for tailoring future NISQ machines\nto improve system performance in a co-design approach.\n  Our results are obtained from a software framework that we provide in form of\nan easy-to-use reproduction package. It does not require computer scientists to\nacquire deep physical knowledge on noise, yet provide tangible and intuitively\naccessible means of interpreting the influence of noise on common software\nquality and performance indicators.\n",
        "pdf_link": "http://arxiv.org/pdf/2306.02156v2"
    },
    {
        "title": "XNOR-VSH: A Valley-Spin Hall Effect-based Compact and Energy-Efficient\n  Synaptic Crossbar Array for Binary Neural Networks",
        "authors": [
            "Karam Cho",
            "Sumeet Kumar Gupta"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Binary neural networks (BNNs) have shown an immense promise for\nresource-constrained edge artificial intelligence (AI) platforms as their\nbinarized weights and inputs can significantly reduce the compute, storage and\ncommunication costs. Several works have explored XNOR-based BNNs using SRAMs\nand nonvolatile memories (NVMs). However, these designs typically need two\nbit-cells to encode signed weights leading to an area overhead. In this paper,\nwe address this issue by proposing a compact and low power in-memory computing\n(IMC) of XNOR-based dot products featuring signed weight encoding in a single\nbit-cell. Our approach utilizes valley-spin Hall (VSH) effect in monolayer\ntungsten di-selenide to design an XNOR bit-cell (named 'XNOR-VSH') with\ndifferential storage and access-transistor-less topology. We co-optimize the\nproposed VSH device and a memory array to enable robust in-memory dot product\ncomputations between signed binary inputs and signed binary weights with sense\nmargin (SM) > 1 micro-amps. Our results show that the proposed XNOR-VSH array\nachieves 4.8% ~ 9.0% and 37% ~ 63% lower IMC latency and energy, respectively,\nwith 4 % ~ 64% smaller area compared to spin-transfer-torque (STT)-MRAM and\nspin-orbit-torque (SOT)-MRAM based XNOR-arrays.\n",
        "pdf_link": "http://arxiv.org/pdf/2306.05219v1"
    },
    {
        "title": "Design and simulation of memristor-based neural networks",
        "authors": [
            "Pablo Alex LÃ¡zaro",
            "Ignacio JimÃ©nez Gallo",
            "Juan RoldÃ¡n Aranda",
            "Alberto del Barrio GarcÃ­a",
            "Guillermo Botella Juan",
            "Francisco JimÃ©nez Molinos"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  In recent times, neural networks have been gaining increasing importance in\nfields such as pattern recognition and computer vision. However, their usage\nentails significant energy and hardware costs, limiting the domains in which\nthis technology can be employed.\n  In this context, the feasibility of utilizing analog circuits based on\nmemristors as efficient alternatives in neural network inference is being\nconsidered. Memristors stand out for their configurability and low power\nconsumption.\n  To study the feasibility of using these circuits, a physical model has been\nadapted to accurately simulate the behavior of commercial memristors from\nKNOWM. Using this model, multiple neural networks have been designed and\nsimulated, yielding highly satisfactory results.\n",
        "pdf_link": "http://arxiv.org/pdf/2306.11678v1"
    },
    {
        "title": "Enhanced Read Resolution in Reconfigurable Memristive Synapses for\n  Spiking Neural Networks",
        "authors": [
            "Hritom Das",
            "Nishith N. Chakraborty",
            "Catherine Schuman",
            "Garrett S. Rose"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Synapse is a key element of any neuromorphic computing system which is mostly\nconstructed with memristor devices. A memristor is a two-terminal analog memory\ndevice. Memristive synapse suffers from various challenges such as forming at\nhigh voltage, SET, RESET failure, and READ margin or resolution issue between\ntwo weights. Enhanced READ resolution is very important to make a memristive\nsynapse functionally reliable. Usually, the READ resolution is very small for a\nmemristive synapse with 4-bit data precision. This work considers a\nstep-by-step analysis to enhance the READ current resolution for a\ncurrent-controlled memristor-based synapse. An empirical model is used to\ncharacterize the HfO2-based memristive device. 1st and 2nd stage device of our\nproposed synapse can be scaled to enhance the READ current margin up to ~ 4.3x\nand ~ 21% respectively. Moreover, READ current resolution can be enhanced with\nrun-time adaptation features such as READ voltage scaling and body biasing. The\nREAD voltage scaling and body biasing can improve the READ current resolution\nby about 46% and 15% respectively. TENNLabs' neuromorphic computing framework\nis leveraged to evaluate the effect of READ current resolution on\nclassification applications. Higher READ current resolution shows better\naccuracy than lower resolution with different percentages of read noise\nscenarios.\n",
        "pdf_link": "http://arxiv.org/pdf/2306.13721v1"
    },
    {
        "title": "Learning in ensembles of proteinoid microspheres",
        "authors": [
            "Panagiotis Mougkogiannis",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Proteinoids are thermal proteins which form microspheres in water in presence\nof salt. Ensembles of proteinoid microspheres exhibit passive non-linear\nelectrical properties and active neuron-like spiking of electrical potential.\nWe propose that various neuromorphic computing architectures can be prototyped\nfrom the proteinoid microspheres. A key feature of a neuromorphic system is a\nlearning. Through the use of optical and resistance measurements, we study\nmechanisms of learning in ensembles of proteinoid microspheres. We anlyse 16\ntypes of proteinoids, study their intrinsic morphology and electrical\nproperties. We demonstrate that proteinoids can learn, memorize, and habituate,\nmaking them a promising candidate for novel computing.\n",
        "pdf_link": "http://arxiv.org/pdf/2306.14362v1"
    },
    {
        "title": "Tunable Synaptic Working Memory with Volatile Memristive Devices",
        "authors": [
            "Saverio Ricci",
            "David Kappel",
            "Christian Tetzlaff",
            "Daniele Ielmini",
            "Erika Covi"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Different real-world cognitive tasks evolve on different relevant timescales.\nProcessing these tasks requires memory mechanisms able to match their specific\ntime constants. In particular, the working memory utilizes mechanisms that span\norders of magnitudes of timescales, from milliseconds to seconds or even\nminutes. This plentitude of timescales is an essential ingredient of working\nmemory tasks like visual or language processing. This degree of flexibility is\nchallenging in analog computing hardware because it requires the integration of\nseveral reconfigurable capacitors of different size. Emerging volatile\nmemristive devices present a compact and appealing solution to reproduce\nreconfigurable temporal dynamics in a neuromorphic network.\n  We present a demonstration of working memory using a silver-based memristive\ndevice whose key parameters, retention time and switching probability, can be\nelectrically tuned and adapted to the task at hand. First, we demonstrate the\nprinciples of working memory in a small scale hardware to execute an\nassociative memory task. Then, we use the experimental data in two larger scale\nsimulations, the first featuring working memory in a biological environment,\nthe second demonstrating associative symbolic working memory.\n",
        "pdf_link": "http://arxiv.org/pdf/2306.14691v1"
    },
    {
        "title": "Neural network execution using nicked DNA and microfluidics",
        "authors": [
            "Arnav Solanki",
            "Zak Griffin",
            "Purab Ranjan Sutradhar",
            "Amlan Ganguly",
            "Marc D. Riedel"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  DNA has been discussed as a potential medium for data storage. Potentially it\ncould be denser, could consume less energy, and could be more durable than\nconventional storage media such as hard drives, solid-state storage, and\noptical media. However, computing on data stored in DNA is a largely unexplored\nchallenge. This paper proposes an integrated circuit (IC) based on\nmicrofluidics that can perform complex operations such as artificial neural\nnetwork (ANN) computation on data stored in DNA. It computes entirely in the\nmolecular domain without converting data to electrical form, making it a form\nof in-memory computing on DNA. The computation is achieved by topologically\nmodifying DNA strands through the use of enzymes called nickases. A novel\nscheme is proposed for representing data stochastically through the\nconcentration of the DNA molecules that are nicked at specific sites. The paper\nprovides details of the biochemical design, as well as the design, layout, and\noperation of the microfluidics device. Benchmarks are reported on the\nperformance of neural network computation.\n",
        "pdf_link": "http://arxiv.org/pdf/2307.00686v1"
    },
    {
        "title": "Resistive memory-based zero-shot liquid state machine for multimodal\n  event data learning",
        "authors": [
            "Ning Lin",
            "Shaocong Wang",
            "Yi Li",
            "Bo Wang",
            "Shuhui Shi",
            "Yangu He",
            "Woyu Zhang",
            "Yifei Yu",
            "Yue Zhang",
            "Xinyuan Zhang",
            "Kwunhang Wong",
            "Songqi Wang",
            "Xiaoming Chen",
            "Hao Jiang",
            "Xumeng Zhang",
            "Peng Lin",
            "Xiaoxin Xu",
            "Xiaojuan Qi",
            "Zhongrui Wang",
            "Dashan Shang",
            "Qi Liu",
            "Ming Liu"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The human brain is a complex spiking neural network (SNN), capable of\nlearning multimodal signals in a zero-shot manner by generalizing existing\nknowledge. Remarkably, it maintains minimal power consumption through\nevent-based signal propagation. However, replicating the human brain in\nneuromorphic hardware presents both hardware and software challenges. Hardware\nlimitations, such as the slowdown of Moore's law and Von Neumann bottleneck,\nhinder the efficiency of digital computers. Additionally, SNNs are\ncharacterized by their software training complexities. To this end, we propose\na hardware-software co-design on a 40 nm 256 Kb in-memory computing macro that\nphysically integrates a fixed and random liquid state machine (LSM) SNN encoder\nwith trainable artificial neural network (ANN) projections. We showcase the\nzero-shot LSM-based learning of multimodal events on the N-MNIST and N-TIDIGITS\ndatasets, including visual and audio data association, as well as neural and\nvisual data alignment for brain-machine interfaces. Our co-design achieves\nclassification accuracy comparable to fully optimized software models,\nresulting in a 152.83 and 393.07-fold reduction in training costs compared to\nSOTA contrastive language-image pre-training (CLIP) and Prototypical networks,\nand a 23.34 and 160-fold improvement in energy efficiency compared to\ncutting-edge digital hardware, respectively. These proof-of-principle\nprototypes demonstrate zero-shot multimodal events learning capability for\nemerging efficient and compact neuromorphic hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/2307.00771v3"
    },
    {
        "title": "Thermodynamically Driven Signal Amplification",
        "authors": [
            "Joshua Petrack",
            "David Soloveichik",
            "David Doty"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The field of chemical computation attempts to model computational behavior\nthat arises when molecules, typically nucleic acids, are mixed together.\nThermodynamic binding networks (TBNs) is a highly abstracted model that focuses\non which molecules are bound to each other in a \"thermodynamically stable\"\nsense. Stability is measured based only on how many bonds are formed and how\nmany total complexes are in a configuration, without focusing on how molecules\nare binding or how they became bound.\n  We study the problem of signal amplification: detecting a small quantity of\nsome molecule and amplifying its signal to something more easily detectable.\nThis problem has natural applications such as disease diagnosis. By focusing on\nthermodynamically favored outcomes, we seek to design chemical systems that\nperform the task of signal amplification robustly without relying on kinetic\npathways that can be error prone and require highly controlled conditions\n(e.g., PCR amplification).\n  It might appear that a small change in concentrations can result in only\nsmall changes to the thermodynamic equilibrium of a molecular system. However,\nwe show that it is possible to design a TBN that can \"exponentially amplify\" a\nsignal represented by a single copy of a monomer called the analyte: this TBN\nhas exactly one stable state before adding the analyte and exactly one stable\nstate afterward, and those two states \"look very different\" from each other.\n  We also show a corresponding negative result: a doubly exponential upper\nbound, meaning that there is no TBN that can amplify a signal by an amount more\nthan doubly exponential in the number and sizes of different molecules that\ncomprise it.\n  Our work informs the fundamental question of how a thermodynamic equilibrium\ncan change as a result of a small change to the system (adding a single\nmolecule copy).\n",
        "pdf_link": "http://arxiv.org/pdf/2307.01550v1"
    },
    {
        "title": "A Scalable Approach to Performing Multiplication and Matrix Dot-Products\n  in Unary",
        "authors": [
            "Yadu Kiran",
            "Marc Riedel"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Stochastic computing is a paradigm in which logical operations are performed\non randomly generated bit streams. Complex arithmetic operations can be\nexecuted by simple logic circuits, resulting in a much smaller area footprint\ncompared to conventional binary counterparts. However, the random or\npseudorandom sources required for generating the bit streams are costly in\nterms of area and offset the advantages. Additionally, due to the inherent\nrandomness, the computation lacks precision, limiting the applicability of this\nparadigm. Importantly, achieving reasonable accuracy in stochastic computing\ninvolves high latency. Recently, deterministic approaches to stochastic\ncomputing have been proposed, demonstrating that randomness is not a\nrequirement. By structuring the computation deterministically, exact results\ncan be obtained, and the latency greatly reduced. The bit stream generated\nadheres to a \"unary\" encoding, retaining the non-positional nature of the bits\nwhile discarding the random bit generation of traditional stochastic computing.\nThis deterministic approach overcomes many drawbacks of stochastic computing,\nalthough the latency increases quadratically with each level of logic, becoming\nunmanageable beyond a few levels. In this paper, we present a method for\napproximating the results of the deterministic method while maintaining low\nlatency at each level. This improvement comes at the cost of additional logic,\nbut we demonstrate that the increase in area scales with the square root of n,\nwhere n represents the equivalent number of binary bits of precision. Our new\napproach is general, efficient, composable, and applicable to all arithmetic\noperations performed with stochastic logic. We show that this approach\noutperforms other stochastic designs for matrix multiplication (dot-product),\nwhich is an integral step in nearly all machine learning algorithms.\n",
        "pdf_link": "http://arxiv.org/pdf/2307.03204v1"
    },
    {
        "title": "Should We Even Optimize for Execution Energy? Rethinking Mapping for\n  MAGIC Design Style",
        "authors": [
            "Simranjeet Singh",
            "Chandan Kumar Jha",
            "Ankit Bende",
            "Phrangboklang Lyngton Thangkhiew",
            "Vikas Rana",
            "Sachin Patkar",
            "Rolf Drechsler",
            "Farhad Merchant"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Memristor-based logic-in-memory (LiM) has become popular as a means to\novercome the von Neumann bottleneck in traditional data-intensive computing.\nRecently, the memristor-aided logic (MAGIC) design style has gained immense\ntraction for LiM due to its simplicity. However, understanding the energy\ndistribution during the design of logic operations within the memristive memory\nis crucial in assessing such an implementation's significance. The current\nenergy estimation methods rely on coarse-grained techniques, which\nunderestimate the energy consumption of MAGIC-styled operations performed on a\nmemristor crossbar. To address this issue, we analyze the energy breakdown in\nMAGIC operations and propose a solution that utilizes mapping from the SIMPLER\nMAGIC tool to achieve accurate energy estimation through SPICE simulations. In\ncontrast to existing research that primarily focuses on optimizing execution\nenergy, our findings reveal that the memristor's initialization energy in the\nMAGIC design style is, on average, 68x higher. We demonstrate that this\ninitialization energy significantly dominates the overall energy consumption.\nBy highlighting this aspect, we aim to redirect the attention of designers\ntowards developing algorithms and strategies that prioritize optimizations in\ninitializations rather than execution for more effective energy savings.\n",
        "pdf_link": "http://arxiv.org/pdf/2307.03669v1"
    },
    {
        "title": "Frequency-Domain Model of Microfluidic Molecular Communication Channels\n  with Graphene BioFET-based Receivers",
        "authors": [
            "Ali Abdali",
            "Murat Kuscu"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Molecular Communication (MC) is a bio-inspired communication paradigm\nutilizing molecules for information transfer. Research on this unconventional\ncommunication technique has recently started to transition from theoretical\ninvestigations to practical testbed implementations, primarily harnessing\nmicrofluidics and sensor technologies. Developing accurate models for\ninput-output relationships on these platforms, which mirror real-world\nscenarios, is crucial for assessing modulation and detection techniques,\ndevising optimized MC methods, and understanding the impact of physical\nparameters on performance. In this study, we consider a practical microfluidic\nMC system equipped with a graphene field effect transistor biosensor\n(bioFET)-based MC receiver as the model system, and develop an analytical\nend-to-end frequency-domain model. The model provides practical insights into\nthe dispersion and distortion of received signals, thus potentially informing\nthe design of new frequency-domain MC techniques, such as modulation and\ndetection methods. The accuracy of the developed model is verified through\nparticle-based spatial stochastic simulations of pulse transmission in\nmicrofluidic channels and ligand-receptor binding reactions on the receiver\nsurface.\n",
        "pdf_link": "http://arxiv.org/pdf/2307.04229v1"
    },
    {
        "title": "Comparative Evaluation of Memory Technologies for Synaptic Crossbar\n  Arrays -- Part I: Robustness-driven Device-Circuit Co-Design and System\n  Implications",
        "authors": [
            "Chunguang Wang",
            "Jeffry Victor",
            "Sumeet K. Gupta"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  In-memory computing (IMC) utilizing synaptic crossbar arrays is promising for\nenergy-efficient deep neural network (DNN) accelerators. Various technologies\n(CMOS and post-CMOS) have been explored as synaptic device candidates, each\nwith its own pros and cons. In this work, we perform a design space exploration\nand comparative evaluation of four technologies viz. 8T SRAMs, ferroelectric\ntransistors (FeFETs), resistive RAMs (ReRAMs) and spin-orbit torque magnetic\nRAMs (SOT-MRAMs) in the context of IMC robustness and DNN accuracy. For a fair\ncomparison, we carefully optimize each technology specifically for synaptic\ncrossbar design accounting for device and circuit non-idealities. By\nintegrating different technologies into a cross-layer simulation flow based on\nphysical models of synaptic devices and interconnects, we present insights into\nvarious device-circuit interactions. Based on the optimized designs, we obtain\ninference results for ResNet-20 on CIFAR-10 dataset. Among the four\ntechnologies, we show that FeFETs-based DNNs achieve the highest accuracy\n(followed closely by ReRAMs) and the largest resilience to process variations\ndue to the compactness and high ON/OFF current ratio of FeFET bit-cells. In\nPart II of this paper, we expand the technology evaluation considering various\ndevice-circuit design knobs used for crossbar arrays.\n",
        "pdf_link": "http://arxiv.org/pdf/2307.04261v2"
    },
    {
        "title": "Pairs-trading System using Quantum-inspired Combinatorial Optimization\n  Accelerator for Optimal Path Search in Market Graphs",
        "authors": [
            "Kosuke Tatsumura",
            "Ryo Hidaka",
            "Jun Nakayama",
            "Tomoya Kashimata",
            "Masaya Yamasaki"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Pairs-trading is a trading strategy that involves matching a long position\nwith a short position in two stocks aiming at market-neutral profits. While a\ntypical pairs-trading system monitors the prices of two statistically\ncorrelated stocks for detecting a temporary divergence, monitoring and\nanalyzing the prices of more stocks would potentially lead to finding more\ntrading opportunities. Here we report a stock pairs-trading system that finds\ntrading opportunities for any two stocks in an $N$-stock universe using a\ncombinatorial optimization accelerator based on a quantum-inspired algorithm\ncalled simulated bifurcation. The trading opportunities are detected through\nsolving an optimal path search problem in an $N$-node directed graph with edge\nweights corresponding to the products of instantaneous price differences and\nstatistical correlation factors between two stocks. The accelerator is one of\nIsing machines and operates consecutively to find multiple opportunities in a\nmarket situation with avoiding duplicate detections by a tabu search technique.\nIt has been demonstrated in the Tokyo Stock Exchange that the FPGA\n(field-programmable gate array)-based trading system has a sufficiently low\nlatency (33 $\\mu$s for $N$=15 or 210 pairs) to execute the pairs-trading\nstrategy based on optimal path search in market graphs.\n",
        "pdf_link": "http://arxiv.org/pdf/2307.05923v1"
    },
    {
        "title": "Quantum Communication in 6G Satellite Networks: Entanglement\n  Distribution Across Changing Topologies",
        "authors": [
            "A. Sen",
            "C. Sumnicht",
            "S. Choudhuri",
            "A. Chang",
            "G. Xue"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  As LEO/VLEO satellites offer many attractive features, such as low\ntransmission delay, they are expected to be an integral part of 6G. Global\nentanglement distribution over LEO and VLEO satellites network must reckon with\nsatellite movement over time. Current studies do not fully capture the dynamic\nnature of satellite constellations. We model a dynamic LEO/VLEO satellite\nnetwork as a time-varying graph and construct a sequence of static graphs to\nrepresent a dynamic network. We study the entanglement distribution problem\nbetween a set of source-destination node pairs in this dynamic network\nutilizing Multi-commodity Flow (MCF). Solving MCF over a sequence of graphs\nindependently for each graph may produce a completely different set of paths.\nChanging the set of paths every time the graph topology changes may involve a\nsignificant amount of overhead, as an established set of paths must be taken\ndown and a new set of paths established. We propose a technique that will avoid\nthis overhead by computing only one set of paths P to be used over all the\ngraphs in the sequence. The degraded performance offered by P may be viewed as\nthe cost of using P. The benefit of using P is the overhead cost of path\nswitching that can be avoided. We provide a cost-benefit analysis in a LEO/VLEO\nconstellation for entanglement distribution between multiple source-destination\npairs. Our extensive experimentation shows that a significant amount of savings\nin overhead can be achieved if one is willing to accept a slightly degraded\nperformance.\n",
        "pdf_link": "http://arxiv.org/pdf/2307.11272v1"
    },
    {
        "title": "A Life-Cycle Energy and Inventory Analysis of Adiabatic\n  Quantum-Flux-Parametron Circuits",
        "authors": [
            "Masoud Zabihi",
            "Yanyue Xie",
            "Zhengang Li",
            "Peiyan Dong",
            "Geng Yuan",
            "Olivia Chen",
            "Massoud Pedram",
            "Yanzhi Wang"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The production process of superconductive integrated circuits is complex and\nconsumes significant amounts of resources and energy. Therefore, it is crucial\nto evaluate the environmental impact of this emerging technology. An attractive\noption for the next generation of superconductive technology is Adiabatic\nQuantum-Flux-Parametron (AQFP) devices. This study is the first to present a\ncomprehensive process-based life-cycle assessment (LCA) and inventory analysis\nof AQFP integrated circuits. To generate relevant outcomes, we conduct a\ncomparative LCA that included the bulk CMOS technology. The inventory analysis\nconsidered the manufacturing, assembly, and use phases of the circuits. To\nensure a fair assessment, we choose the 32-bit AQFP RISC-V single-core\nprocessor as the reference functional unit and compare its performance with\nthat of a CMOS counterpart. Our findings reveal that the AQFP processor\nconsumes several orders of magnitude less energy during the use phase than its\nCMOS counterpart. Consequently, the total life cycle energy (which encompasses\nmanufacturing and assembly energies) of AQFP integrated circuits improves at\nleast by two orders of magnitude.\n",
        "pdf_link": "http://arxiv.org/pdf/2307.12216v1"
    },
    {
        "title": "Heterogeneous Receptors - Based Molecule Harvesting in MC: Analysis for\n  ISI Mitigation and Energy Efficiency",
        "authors": [
            "Xinyu Huang",
            "Yu Huang",
            "Miaowen Wen",
            "Nan Yang",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  This paper investigates a spherical transmitter (TX) with a membrane covered\nby heterogeneous receptors of varying sizes and arbitrary locations for\nmolecular communication (MC), where molecules are encapsulated within vesicles\nand released from the TX through membrane fusion. Assuming continuous vesicle\ngeneration at the TX and a transparent receiver (RX), we calculate the molecule\nrelease rate, the fraction of absorbed molecules at the TX, and the received\nsignal at the RX. All obtained analytical expressions are functions of all\nreceptors locations and sizes, and are validated by particle-based simulations.\nOur numerical results indicate that evenly distributed receptors on the TX\nmembrane can absorb more molecules than randomly distributed receptors or a\nsingle receptor. Furthermore, inspired by the autoreceptor functionality in\nsynaptic communication, we incorporate a negative feedback mechanism (NFM) at\nthe TX, such that molecule release stops after a certain period. We then derive\nthe fraction of molecules that can be reused for the subsequent emissions when\nconsidering both NFM and molecule harvesting. Our numerical results demonstrate\nthat incorporating NFM can reduce inter-symbol interference (ISI) while\nmaintaining the same peak received signal as the case without NFM.\nAdditionally, our results show that TXs incorporating both molecule harvesting\nand NFM can achieve a higher energy efficiency and lower error probability than\nTXs employing only molecule harvesting or neither functionality.\n",
        "pdf_link": "http://arxiv.org/pdf/2307.14202v1"
    },
    {
        "title": "Toward a formal theory for computing machines made out of whatever\n  physics offers: extended version",
        "authors": [
            "Herbert Jaeger",
            "Beatriz Noheda",
            "Wilfred G. van der Wiel"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Approaching limitations of digital computing technologies have spurred\nresearch in neuromorphic and other unconventional approaches to computing. Here\nwe argue that if we want to systematically engineer computing systems that are\nbased on unconventional physical effects, we need guidance from a formal theory\nthat is different from the symbolic-algorithmic theory of today's computer\nscience textbooks. We propose a general strategy for developing such a theory,\nand within that general view, a specific approach that we call \"fluent\ncomputing\". In contrast to Turing, who modeled computing processes from a\ntop-down perspective as symbolic reasoning, we adopt the scientific paradigm of\nphysics and model physical computing systems bottom-up by formalizing what can\nultimately be measured in any physical substrate. This leads to an\nunderstanding of computing as the structuring of processes, while classical\nmodels of computing systems describe the processing of structures.\n",
        "pdf_link": "http://arxiv.org/pdf/2307.15408v2"
    },
    {
        "title": "HyDe: A Hybrid PCM/FeFET/SRAM Device-search for Optimizing Area and\n  Energy-efficiencies in Analog IMC Platforms",
        "authors": [
            "Abhiroop Bhattacharjee",
            "Abhishek Moitra",
            "Priyadarshini Panda"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Today, there are a plethora of In-Memory Computing (IMC) devices- SRAMs, PCMs\n& FeFETs, that emulate convolutions on crossbar-arrays with high throughput.\nEach IMC device offers its own pros & cons during inference of Deep Neural\nNetworks (DNNs) on crossbars in terms of area overhead, programming energy and\nnon-idealities. A design-space exploration is, therefore, imperative to derive\na hybrid-device architecture optimized for accurate DNN inference under the\nimpact of non-idealities from multiple devices, while maintaining competitive\narea & energy-efficiencies. We propose a two-phase search framework (HyDe) that\nexploits the best of all worlds offered by multiple devices to determine an\noptimal hybrid-device architecture for a given DNN topology. Our hybrid models\nachieve upto 2.30-2.74x higher TOPS/mm^2 at 22-26% higher energy-efficiencies\nthan baseline homogeneous models for a VGG16 DNN topology. We further propose a\nfeasible implementation of the HyDe-derived hybrid-device architectures in the\n2.5D design space using chiplets to reduce design effort and cost in the\nhardware fabrication involving multiple technology processes.\n",
        "pdf_link": "http://arxiv.org/pdf/2308.00664v2"
    },
    {
        "title": "Microfluidic Molecular Communication Transmitter Based on Hydrodynamic\n  Gating",
        "authors": [
            "Iman Mokari Bolhassan",
            "Ali Abdali",
            "Murat Kuscu"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Molecular Communications (MC) is a bio-inspired paradigm for transmitting\ninformation using chemical signals, which can enable novel applications at the\njunction of biotechnology, nanotechnology, and information and communication\ntechnologies. However, designing efficient and reliable MC systems poses\nsignificant challenges due to the complex nature of the physical channel and\nthe limitations of the micro/nanoscale transmitter and receiver devices. In\nthis paper, we propose a practical microfluidic transmitter architecture for MC\nbased on hydrodynamic gating, a widely utilized technique for generating\nchemical waveforms in microfluidic channels with high spatiotemporal\nresolution. We develop an approximate analytical model that can capture the\nfundamental characteristics of the generated molecular pulses, such as pulse\nwidth, pulse amplitude, and pulse delay, as functions of main system\nparameters, such as flow velocity and gating duration. We validate the accuracy\nof our model by comparing it with finite element simulations using COMSOL\nMultiphysics under various system settings. Our analytical model can enable the\noptimization of microfluidic transmitters for MC applications in terms of\nminimizing intersymbol interference and maximizing data transmission rate.\n",
        "pdf_link": "http://arxiv.org/pdf/2308.00882v1"
    },
    {
        "title": "Experimental analysis of variability in WS$_2$-based devices for\n  hardware security",
        "authors": [
            "M. Vatalaro",
            "H. Neill",
            "F. Gity",
            "P. Magnone",
            "V. Maccaronio",
            "C. MÃ¡rquez",
            "J. C. Galdon",
            "F. Gamiz",
            "F. Crupi",
            "P. Hurley",
            "R. De Rose"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  This work investigates the variability of tungsten disulfide (WS$_2$)-based\ndevices by experimental characterization in view of possible application in the\nfield of hardware security. To this aim, a preliminary analysis was performed\nby measurements across voltages and temperatures on a set of seven\nSi/SiO$_2$/WS$_2$ back-gated devices, also considering the effect of different\nstabilization conditions on their conductivity. Obtained results show\nappreciable variability in the conductivity, while also revealing similar\ndependence on bias and temperature across tested devices. Overall, our analysis\ndemonstrates that WS$_2$-based devices can be potentially exploited to ensure\nadequate randomness and robustness against environmental variations and then\nused as building blocks for hardware security primitives.\n",
        "pdf_link": "http://arxiv.org/pdf/2308.02265v1"
    },
    {
        "title": "Graphene-based RRAM devices for neural computing",
        "authors": [
            "Rajalekshmi TR",
            "Rinku Rani Das",
            "Chithra R",
            "Alex James"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Resistive random access memory (RRAM) is very well known for its potential\napplication in in-memory and neural computing. However, they often have\ndifferent types of device-to-device and cycle-to-cycle variability. This makes\nit harder to build highly accurate crossbar arrays.Traditional RRAM designs\nmake use of various filament-based oxide materials for creating a channel which\nis sandwiched between two electrodes to form a two-terminal structure. They are\noften subjected to mechanical and electrical stress over repeated\nread-and-write cycles. The behavior of these devices often varies in practice\nacross wafer arrays over these stress when fabricated. The use of emerging 2D\nmaterials is explored to improve electrical endurance, long retention In review\ntime, high switching speed, and fewer power losses. This study provides an\nin-depth exploration of neuro-memristive computing and its potential\napplications, focusing specifically on the utilization of graphene and 2D\nmaterials in resistive random-access memory (RRAM) for neural computing. The\npaper presents a comprehensive analysis of the structural and design aspects of\ngraphene-based RRAM, along with a thorough examination of commercially\navailable RRAM models and their fabrication techniques. Furthermore, the study\ninvestigates the diverse range of applications that can benefit from\ngraphene-based RRAM devices.\n",
        "pdf_link": "http://arxiv.org/pdf/2308.02767v1"
    },
    {
        "title": "Emerging Nonvolatile Memories for Machine Learning",
        "authors": [
            "Adnan Mehonic",
            "Dovydas Joksas"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Digital computers have been getting exponentially faster for decades, but\nhuge challenges exist today. Transistor scaling, described by Moore's law, has\nbeen slowing down over the last few years, ending the era of fully predictable\nperformance improvements. Furthermore, the data-centric computing demands\nfueled by machine learning applications are rapidly growing, and current\ncomputing systems -- even with the historical rate of improvements driven by\nMoore's law -- cannot keep up with these enormous computational demands. Some\nare turning to analogue in-memory computing as a solution, where specialised\nsystems operating on physical principles accelerate specific tasks. We explore\nhow emerging nonvolatile memories can be used to implement such systems\ntailored for machine learning. In particular, we discuss how memristive\ncrossbar arrays can accelerate key linear algebra operations used in neural\nnetworks, what technological challenges remain, and how they can be overcome.\n",
        "pdf_link": "http://arxiv.org/pdf/2308.03659v1"
    },
    {
        "title": "SerIOS: Enhancing Hardware Security in Integrated Optoelectronic Systems",
        "authors": [
            "Felipe Gohring de Magalhaes",
            "Mahdi Nikdast",
            "Gabriela Nicolescu"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Silicon photonics (SiPh) has different applications, from enabling fast and\nhigh-bandwidth communication for high-performance computing systems to\nrealizing energy-efficient optical computation for AI hardware accelerators.\nHowever, integrating SiPh with electronic sub-systems can introduce new\nsecurity vulnerabilities that cannot be adequately addressed using existing\nhardware security solutions for electronic systems. This paper introduces\nSerIOS, the first framework aimed at enhancing hardware security in\noptoelectronic systems by leveraging the unique properties of optical\nlithography. SerIOS employs cryptographic keys generated based on imperfections\nin the optical lithography process and an online detection mechanism to detect\nattacks. Simulation and synthesis results demonstrate SerIOS's effectiveness in\ndetecting and preventing attacks, with a small area footprint of less than 15%\nand a 100% detection rate across various attack scenarios and optoelectronic\narchitectures, including photonic AI accelerators.\n",
        "pdf_link": "http://arxiv.org/pdf/2308.07466v1"
    },
    {
        "title": "Physical Implementation of a Tunable Memristor-based Chua's Circuit",
        "authors": [
            "Manuel Escudero",
            "Sabina Spiga",
            "Mauro di Marco",
            "Mauro Forti",
            "Giacomo Innocenti",
            "Alberto Tesi",
            "Fernando Corinto",
            "Stefano Brivio"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Nonlinearity is a central feature in demanding computing applications that\naim to deal with tasks such as optimization or classification. Furthermore, the\nconsensus is that nonlinearity should not be only exploited at the algorithm\nlevel, but also at the physical level by finding devices that incorporate\ndesired nonlinear features to physically implement energy, area and/or time\nefficient computing applications. Chaotic oscillators are one type of system\npowered by nonlinearity, which can be used for computing purposes. In this work\nwe present a physical implementation of a tunable Chua's circuit in which the\nnonlinear part is based on a nonvolatile memristive device. Device\ncharacterization and circuit analysis serve as guidelines to design the circuit\nand results prove the possibility to tune the circuit oscillatory response by\nelectrically programming the device.\n",
        "pdf_link": "http://arxiv.org/pdf/2308.08964v1"
    },
    {
        "title": "ULGss: A Strategy to construct a Library of Universal Logic Gates for\n  $N$-variable Boolean Logic beyond NAND and NOR",
        "authors": [
            "Aadarsh G. Goenka",
            "Shyamali Mitra",
            "Mrinal K. Naskar",
            "Nibaran Das"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  In literature, NAND and NOR are two logic gates that display functional\ncompleteness, hence regarded as Universal gates. So, the present effort is\nfocused on exploring a library of universal gates in binary that are still\nunexplored in literature along with a broad and systematic approach to classify\nthe logic connectives. The study shows that the number of Universal Gates in\nany logic system grows exponentially with the number of input variables $N$. It\nis revealed that there are $56$ Universal gates in binary for $N=3$. It is\nshown that the ratio of the count of Universal gates to the total number of\nLogic gates is $\\approx $ $\\frac{1}{4}$ or 0.25. Adding constants $0,1$ allow\nfor the creation of $4$ additional (for $N=2$) and $169$ additional Universal\nGates (for $N=3$). In this article, the mathematical and logical underpinnings\nof the concept of universal logic gates are presented, along with a search\nstrategy $ULG_{SS}$ exploring multiple paths leading to their identification. A\nfast-track approach has been introduced that uses the hexadecimal\nrepresentation of a logic gate to quickly ascertain its attribute.\n",
        "pdf_link": "http://arxiv.org/pdf/2308.11395v1"
    },
    {
        "title": "Multi-level Operation of FeFETs Memristors: the Crucial Role of Three\n  Dimensional Effects",
        "authors": [
            "Daniel Lizzit",
            "Thomas Bernardi",
            "David Esseni"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  This paper investigates and compares through a comprehensive TCAD analysis 2D\nand 3D simulations for ferroelectric based FETs. We provide clear evidence that\nthe multiple read conductance values experimentally observed in FeFETs stem\nfrom source to drain percolation current paths, which are governed by the\npolarization patterns in the ferroelectric domains. Such a physical picture\nmakes 3D simulations indispensable to capture even the qualitative features of\nthe device behaviour, not to mention the quantitative aspects.\n",
        "pdf_link": "http://arxiv.org/pdf/2308.13912v1"
    },
    {
        "title": "Analog Computing for the 21st Century",
        "authors": [
            "Bernd Ulmann"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Many people think of analog computing as a historic dead-end in computing. In\nfact, nothing could be further from the truth as analog computing - together\nwith quantum computing - has the potential to bring computing to new levels\nwith respect to raw computational power and energy efficiency. The following\npaper explains the limits of digital computers, gives a quick introduction to\nanalog computing in general, and shows a number of recent developments that\nwill change the way we think about computers in the next few years.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.03971v1"
    },
    {
        "title": "Empirical study on the efficiency of Spiking Neural Networks with axonal\n  delays, and algorithm-hardware benchmarking",
        "authors": [
            "Alberto PatiÃ±o-Saucedo",
            "Amirreza Yousefzadeh",
            "Guangzhi Tang",
            "Federico Corradi",
            "BernabÃ© Linares-Barranco",
            "Manolis Sifalakis"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The role of axonal synaptic delays in the efficacy and performance of\nartificial neural networks has been largely unexplored. In step-based\nanalog-valued neural network models (ANNs), the concept is almost absent. In\ntheir spiking neuroscience-inspired counterparts, there is hardly a systematic\naccount of their effects on model performance in terms of accuracy and number\nof synaptic operations.This paper proposes a methodology for accounting for\naxonal delays in the training loop of deep Spiking Neural Networks (SNNs),\nintending to efficiently solve machine learning tasks on data with rich\ntemporal dependencies. We then conduct an empirical study of the effects of\naxonal delays on model performance during inference for the Adding task, a\nbenchmark for sequential regression, and for the Spiking Heidelberg Digits\ndataset (SHD), commonly used for evaluating event-driven models. Quantitative\nresults on the SHD show that SNNs incorporating axonal delays instead of\nexplicit recurrent synapses achieve state-of-the-art, over 90% test accuracy\nwhile needing less than half trainable synapses. Additionally, we estimate the\nrequired memory in terms of total parameters and energy consumption of\naccomodating such delay-trained models on a modern neuromorphic accelerator.\nThese estimations are based on the number of synaptic operations and the\nreference GF-22nm FDX CMOS technology. As a result, we demonstrate that a\nreduced parameterization, which incorporates axonal delays, leads to\napproximately 90% energy and memory reduction in digital hardware\nimplementations for a similar performance in the aforementioned task.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.05345v1"
    },
    {
        "title": "Solving Partial Differential Equations with Monte Carlo / Random Walk on\n  an Analog-Digital Hybrid Computer",
        "authors": [
            "Dirk Killat",
            "Sven KÃ¶ppel",
            "Bernd Ulmann",
            "Lucas Wetzel"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Current digital computers are about to hit basic physical boundaries with\nrespect to integration density, clock frequencies, and particularly energy\nconsumption. This requires the application of new computing paradigms, such as\nquantum and analog computing in the near future. Although neither quantum nor\nanalog computer are general purpose computers they will play an important role\nas co-processors to offload certain classes of compute intensive tasks from\nclassic digital computers, thereby not only reducing run time but also and\nforemost power consumption.\n  In this work, we describe a random walk approach to the solution of certain\ntypes of partial differential equations which is well suited for combinations\nof digital and analog computers (hybrid computers). The experiments were\nperformed on an Analog Paradigm Model-1 analog computer attached to a digital\ncomputer by means of a hybrid interface. At the end we give some estimates of\nspeedups and power consumption obtainable by using future analog computers on\nchip.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.05598v1"
    },
    {
        "title": "Constructor algorithms for building unconventional computers able to\n  solve NP-complete problems",
        "authors": [
            "Tony McCaffrey",
            "Thomas E. Gorochowski",
            "Lee Spector"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Nature often builds physical structures tailored for specific information\nprocessing tasks with computations encoded using diverse phenomena. These can\nsometimes outperform typical general-purpose computers. However, describing the\nconstruction and function of these unconventional computers is often\nchallenging. Here, we address this by introducing constructor algorithms in the\ncontext of a robotic wire machine that can be programmed to build networks of\nconnected wires in response to a problem and then act upon these to efficiently\ncarry out a desired computation. We show how this approach can be used to solve\nthe NP-complete Subset Sum Problem (SSP) and provide information about the\nnumber of solutions through changes in the voltages and currents measured\nacross these networks. This work provides a foundation for building\nunconventional computers that encode information purely in the lengths and\nconnections of electrically conductive wires. It also demonstrates the power of\ncomputing paradigms beyond digital logic and opens avenues to more fully\nharness the inherent computational capabilities of diverse physical, chemical\nand biological substrates.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.10082v1"
    },
    {
        "title": "3SAT on an All-to-All-Connected CMOS Ising Solver Chip",
        "authors": [
            "HÃ¼srev CÄ±lasun",
            "Ziqing Zeng",
            "Ramprasath S",
            "Abhimanyu Kumar",
            "Hao Lo",
            "William Cho",
            "Chris H. Kim",
            "Ulya R. Karpuzcu",
            "Sachin S. Sapatnekar"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  This work solves 3SAT, a classical NP-complete problem, on a CMOS-based Ising\nhardware chip with all-to-all connectivity. The paper addresses practical\nissues in going from algorithms to hardware. It considers several degrees of\nfreedom in mapping the 3SAT problem to the chip - using multiple Ising\nformulations for 3SAT; exploring multiple strategies for decomposing large\nproblems into subproblems that can be accommodated on the Ising chip; and\nexecuting a sequence of these subproblems on CMOS hardware to obtain the\nsolution to the larger problem. These are evaluated within a software\nframework, and the results are used to identify the most promising formulations\nand decomposition techniques. These best approaches are then mapped to the\nall-to-all hardware, and the performance of 3SAT is evaluated on the chip.\nExperimental data shows that the deployed decomposition and mapping strategies\nimpact SAT solution quality: without our methods, the CMOS hardware cannot\nachieve 3SAT solutions on SATLIB benchmarks.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.11017v1"
    },
    {
        "title": "A Survey of Dataspace Connector Implementations",
        "authors": [
            "Tobias Dam",
            "Lukas Daniel Klausner",
            "Sebastian Neumaier",
            "Torsten Priebe"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The concept of dataspaces aims to facilitate secure and sovereign data\nexchange among multiple stakeholders. Technical implementations known as\n\"connectors\" support the definition of usage control policies and the\nverifiable enforcement of such policies. This paper provides an overview of\nexisting literature and reviews current open-source dataspace connector\nimplementations that are compliant with the International Data Spaces (IDS)\nstandard. To assess maturity and readiness, we review four implementations with\nregard to their architecture, underlying data model and usage control language.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.11282v2"
    },
    {
        "title": "Towards In-Cabin Monitoring: A Preliminary Study on Sensors Data\n  Collection and Analysis",
        "authors": [
            "Jacopo Sini",
            "Luigi Pugliese",
            "Sara Groppo",
            "Michele Guagnano",
            "Massimo Violante"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The last decade's market has been characterized by wearable devices, mainly\nsmartwatches, edge, and cloud computing. A possible application of these\ntechnologies is to improve the safety of dangerous activities, especially\ndriving motor vehicles. Common enabling technologies, such as system-on-chip,\nultra-low-power computational platforms, and wide-band wireless connectivity,\npush all these trends. On the one hand, wearable devices, thanks to the\ncontinuous contact with the user's body, can measure physiological parameters.\nOn the other hand, edge computing and machine learning techniques, alongside\ncameras, allow the implementation of contactless computer vision systems\ncapable of providing information about the user's current behavior. Another\ntrend is the usage of RADARs in automotive applications, both for collision\navoidance and monitoring driver behavior. These technologies can be combined to\ndevelop systems designed to aid the driver. For the sake of this paper, we are\nfocusing on warning drivers, allowing them to know whenever they are drowsy and\nhence risking a sleep onset or are not paying attention to the road. Developing\nsuch systems poses many challenges, such as automatic classification of\nphysiological signal patterns, facial expression recognition, head movements\nand eye gaze detection. These challenges have been individually addressed in\nthe literature. Anyway, we noticed a need for more description on implementing\ndata fusion. Two main reasons for adopting the fusion approach are to improve\nthe quality of the overall representation (increasing accuracy and specificity\nagainst drowsy) and make a more reliable system due to redundancy.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.11890v1"
    },
    {
        "title": "A Ferroelectric Compute-in-Memory Annealer for Combinatorial\n  Optimization Problems",
        "authors": [
            "Xunzhao Yin",
            "Yu Qian",
            "Alptekin Vardar",
            "Marcel Gunther",
            "Franz Muller",
            "Nellie Laleni",
            "Zijian Zhao",
            "Zhouhang Jiang",
            "Zhiguo Shi",
            "Yiyu Shi",
            "Xiao Gong",
            "Cheng Zhuo",
            "Thomas Kampfe",
            "Kai Ni"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Computationally hard combinatorial optimization problems (COPs) are\nubiquitous in many applications, including logistical planning, resource\nallocation, chip design, drug explorations, and more. Due to their critical\nsignificance and the inability of conventional hardware in efficiently handling\nscaled COPs, there is a growing interest in developing computing hardware\ntailored specifically for COPs, including digital annealers, dynamical Ising\nmachines, and quantum/photonic systems. However, significant hurdles still\nremain, such as the memory access issue, the system scalability and restricted\napplicability to certain types of COPs, and VLSI-incompatibility, respectively.\nHere, a ferroelectric field effect transistor (FeFET) based compute-in-memory\n(CiM) annealer is proposed. After converting COPs into quadratic unconstrained\nbinary optimization (QUBO) formulations, a hardware-algorithm co-design is\nconducted, yielding an energy-efficient, versatile, and scalable hardware for\nCOPs. To accelerate the core vector-matrix-vector (VMV) multiplication of QUBO\nformulations, a FeFET based CiM array is exploited, which can accelerate the\nintended operation in-situ due to its unique three-terminal structure. In\nparticular, a lossless compression technique is proposed to prune typically\nsparse QUBO matrix to reduce hardware cost. Furthermore, a multi-epoch\nsimulated annealing (MESA) algorithm is proposed to replace conventional\nsimulated annealing for its faster convergence and better solution quality. The\neffectiveness of the proposed techniques is validated through the utilization\nof developed chip prototypes for successfully solving graph coloring problem,\nindicating great promise of FeFET CiM annealer in solving general COPs.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.13853v1"
    },
    {
        "title": "Bridging HPC and Quantum Systems using Scientific Workflows",
        "authors": [
            "Samuel T. Bieberich",
            "Ketan C. Maheshwari",
            "Sean R. Wilkinson",
            "Prasanna Date",
            "In-Saeng Suh",
            "Rafael Ferreira da Silva"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Quantum Computers offer an intriguing challenge in modern Computer Science.\nWith the inevitable physical limitations to Moore's Law, quantum hardware\nprovides avenues to solve grander problems faster by utilizing Quantum\nMechanical properties at subatomic scales. These futuristic devices will likely\nnever replace traditional HPC, but rather work alongside them to perform\ncomplex tasks, utilizing the best of decades of HPC and quantum computing\nresearch. We leverage the capabilities of scientific workflows to make\ntraditional HPC and Quantum Computers work together. To demonstrate this\ncapability, we implemented three algorithms: Grover's Search Algorithm, Shor's\nFactoring Algorithm, and a 4-node Traveling Salesman Algorithm. The algorithms'\nimplementation and generated inputs are sent from ORNL HPC to IBMQ, the\nalgorithms run on IBMQ, and the results return. The entire process is automated\nas a workflow by encoding it into the Parsl parallel scripting and workflow\nplatform.\n",
        "pdf_link": "http://arxiv.org/pdf/2310.03286v1"
    },
    {
        "title": "Unsupervised SFQ-Based Spiking Neural Network",
        "authors": [
            "Mustafa Altay Karamuftuoglu",
            "Beyza Zeynep Ucpinar",
            "Sasan Razmkhah",
            "Mehdi Kamal",
            "Massoud Pedram"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Single Flux Quantum (SFQ) technology represents a groundbreaking advancement\nin computational efficiency and ultra-high-speed neuromorphic processing. The\nkey features of SFQ technology, particularly data representation, transmission,\nand processing through SFQ pulses, closely mirror fundamental aspects of\nbiological neural structures. Consequently, SFQ-based circuits emerge as an\nideal candidate for realizing Spiking Neural Networks (SNNs). This study\npresents a proof-of-concept demonstration of an SFQ-based SNN architecture,\nshowcasing its capacity for ultra-fast switching at remarkably low energy\nconsumption per output activity. Notably, our work introduces innovative\napproaches: (i) We introduce a novel spike-timing-dependent plasticity\nmechanism to update synapses and to trace spike-activity by incorporating a\nleaky non-destructive readout circuit. (ii) We propose a novel method to\ndynamically regulate the threshold behavior of leaky integrate and fire\nsuperconductor neurons, enhancing the adaptability of our SNN architecture.\n(iii) Our research incorporates a novel winner-take-all mechanism, aligning\nwith practical strategies for SNN development and enabling effective\ndecision-making processes. The effectiveness of these proposed structural\nenhancements is evaluated by integrating high-level models into the BindsNET\nframework. By leveraging BindsNET, we model the online training of an SNN,\nintegrating the novel structures into the learning process. To ensure the\nrobustness and functionality of our circuits, we employ JoSIM for circuit\nparameter extraction and functional verification through simulation.\n",
        "pdf_link": "http://arxiv.org/pdf/2310.03918v1"
    },
    {
        "title": "Normality of I-V Measurements Using ML",
        "authors": [
            "Anees Al-Najjar",
            "Nageswara S. V. Rao",
            "Craig A. Bridges",
            "Sheng Dai"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Electrochemistry ecosystems are promising for accelerating the design and\ndiscovery of electrochemical systems for energy storage and conversion, by\nautomating significant parts of workflows that combine synthesis and\ncharacterization experiments with computations. They require the integration of\nflow controllers, solvent containers, pumps, fraction collectors, and\npotentiostats, all connected to an electrochemical cell. These are specialized\ninstruments with custom software that is not originally designed for network\nintegration. We developed network and software solutions for electrochemical\nworkflows that adapt system and instrument settings in real-time for multiple\nrounds of experiments. We demonstrate this automated workflow by remotely\noperating the instruments and collecting their measurements to generate a\nvoltammogram (I-V profile) of an electrolyte solution in an electrochemical\ncell. These measurements are made available at the remote computing system and\nused for subsequent analysis. In this paper, we focus on a novel, analytically\nvalidated machine learning (ML) method for an electrochemistry ecosystem to\nensure that I-V measurements are consistent with the normal experimental\nconditions, and to detect abnormal conditions, such as disconnected electrodes\nor low cell content volume.\n",
        "pdf_link": "http://arxiv.org/pdf/2310.05972v1"
    },
    {
        "title": "Experimental Validation of Memristor-Aided Logic Using 1T1R TaOx RRAM\n  Crossbar Array",
        "authors": [
            "Ankit Bende",
            "Simranjeet Singh",
            "Chandan Kumar Jha",
            "Tim Kempen",
            "Felix CÃ¼ppers",
            "Christopher Bengel",
            "Andre Zambanini",
            "Dennis Nielinger",
            "Sachin Patkar",
            "Rolf Drechsler",
            "Rainer Waser",
            "Farhad Merchant",
            "Vikas Rana"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Memristor-aided logic (MAGIC) design style holds a high promise for realizing\ndigital logic-in-memory functionality. The ability to implement a specific gate\nin a MAGIC design style hinges on the SET-to-RESET threshold ratio. The TaOx\nmemristive devices exhibit distinct SET-to-RESET ratios, enabling the\nimplementation of OR and NOT operations. As the adoption of the MAGIC design\nstyle gains momentum, it becomes crucial to understand the breakdown of energy\nconsumption in the various phases of its operation. This paper presents\nexperimental demonstrations of the OR and NOT gates on a 1T1R crossbar array.\nAdditionally, it provides insights into the energy distribution for performing\nthese operations at different stages. Through our experiments across different\ngates, we found that the energy consumption is dominated by initialization in\nthe MAGIC design style. The energy split-up is 14.8%, 85%, and 0.2% for\nexecution, initialization, and read operations respectively.\n",
        "pdf_link": "http://arxiv.org/pdf/2310.10460v1"
    },
    {
        "title": "Fixed interval scheduling problem with minimal idle time with an\n  application to music arrangement problem",
        "authors": [
            "Ludmila Botelho",
            "Ãzlem Salehi"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The Operational Fixed Interval Scheduling Problem aims to find an assignment\nof jobs to machines that maximizes the total weight of the completed jobs. We\nintroduce a new variant of the problem where we consider the additional goal of\nminimizing the idle time, the total duration during which the machines are\nidle. The problem is expressed using quadratic unconstrained binary\noptimization (QUBO) formulation, taking into account soft and hard constraints\nrequired to ensure that the number of jobs running at a time point is desirably\nequal to the number of machines. Our choice of QUBO representation is motivated\nby the increasing popularity of new computational architectures such as\nneuromorphic processors, coherent Ising machines, and quantum and\nquantum-inspired digital annealers for which QUBO is a natural input. An\noptimization problem that can be solved using the presented QUBO formulation is\nthe music reduction problem, the process of reducing a given music piece for a\nsmaller number of instruments. We use two music compositions to test the QUBO\nformulation and compare the performance of simulated, quantum, and hybrid\nannealing algorithms.\n",
        "pdf_link": "http://arxiv.org/pdf/2310.14825v1"
    },
    {
        "title": "Closed Loop Molecular Communication Testbed: Setup, Interference\n  Analysis, and Experimental Results",
        "authors": [
            "Lukas Brand",
            "Maike Scherer",
            "Teena tom Dieck",
            "Sebastian Lotter",
            "Maximilian SchÃ¤fer",
            "Andreas Burkovski",
            "Heinrich Sticht",
            "Kathrin Castiglione",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  In this paper, we present a fluid-based experimental molecular communication\n(MC) testbed that, similar to the human cardiovascular system, operates in a\nclosed circuit tube system. The proposed system is designed to be\nbiocompatible, resource-efficient, and controllable from outside the tube. As\nsignaling molecule, the testbed employs the green fluorescent protein variant\n\"Dreiklang\" (GFPD). GFPDs can be reversibly switched via light of different\nwavelengths between a bright fluorescent state and a less fluorescent state.\nHence, this property allows for writing and erasing information encoded in the\nstate of the GFPDs already present in the fluid via radiation from outside the\ntube. The concept of modulating the GFPDs existing in the channel at the\ntransmitter for information transmission, instead of releasing new molecules,\nis a form of media modulation. In our testbed, due to the closed loop setup and\nthe long experiment durations of up to 250 min, we observe new forms of\ninter-symbol interferences (ISI), which do not occur in short experiments and\nopen loop systems. In particular, up to four different forms of ISI, namely\nchannel ISI, inter-loop ISI, offset ISI, and permanent ISI, occur in the\nconsidered system. To mitigate inter-loop ISI and offset ISI, we propose a\nlight based eraser unit. We experimentally demonstrate reliable information\ntransmission in our testbed achieving error-free transmission of 500 bit at a\ndata rate of 6 bit/min based on a sub-optimal low-complexity detection scheme.\n",
        "pdf_link": "http://arxiv.org/pdf/2310.15588v2"
    },
    {
        "title": "Deep Joint Source-Channel Coding for DNA Image Storage: A Novel Approach\n  with Enhanced Error Resilience and Biological Constraint Optimization",
        "authors": [
            "Wenfeng Wu",
            "Luping Xiang",
            "Qiang Liu",
            "Kun Yang"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  In the current era, DeoxyriboNucleic Acid (DNA) based data storage emerges as\nan intriguing approach, garnering substantial academic interest and\ninvestigation. This paper introduces a novel deep joint source-channel coding\n(DJSCC) scheme for DNA image storage, designated as DJSCC-DNA. This paradigm\ndistinguishes itself from conventional DNA storage techniques through three key\nmodifications: 1) it employs advanced deep learning methodologies, employing\nconvolutional neural networks for DNA encoding and decoding processes; 2) it\nseamlessly integrates DNA polymerase chain reaction (PCR) amplification into\nthe network architecture, thereby augmenting data recovery precision; and 3) it\nrestructures the loss function by targeting biological constraints for\noptimization. The performance of the proposed model is demonstrated via\nnumerical results from specific channel testing, suggesting that it surpasses\nconventional deep learning methodologies in terms of peak signal-to-noise ratio\n(PSNR) and structural similarity index (SSIM). Additionally, the model\neffectively ensures positive constraints on both homopolymer run-length and GC\ncontent.\n",
        "pdf_link": "http://arxiv.org/pdf/2311.01122v1"
    },
    {
        "title": "Modelling and Simulations of Ferroelectric Materials and\n  Ferroelectric-Based Nanoelectronic Devices",
        "authors": [
            "David Esseni",
            "Francesco Driussi",
            "Daniel Lizzit",
            "Marco Massarotto",
            "Mattia Segatto"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  This paper provides a brief introduction to the phenomenological aspects of\nthe polarization in ferrroelectric materials, and then an analysis of a few\nselected topics related to the modelling of ferroelectrics. The description of\nferroelectric-based devices is quite challenging, particularly because the\nferroelectric is frequently stacked with other dielectrics or with a\nsemiconductor, as opposed to being placed between metal electrodes. Predictive\nmodelling of ferroelectric devices is admittedly difficult, and thus the\nscrutiny and calibration of the models by comparison to sound experimental data\nis of paramount importance.\n",
        "pdf_link": "http://arxiv.org/pdf/2311.03864v1"
    },
    {
        "title": "Cryogenic quasi-static embedded DRAM for energy-efficient\n  compute-in-memory applications",
        "authors": [
            "Yuhao Shu",
            "Hongtu Zhang",
            "Hao Sun",
            "Mengru Zhang",
            "Wenfeng Zhao",
            "Qi Deng",
            "Zhidong Tang",
            "Yumeng Yuan",
            "Yongqi Hu",
            "Yu Gu",
            "Xufeng Kou",
            "Yajun Ha"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Compute-in-memory (CIM) presents an attractive approach for energy-efficient\ncomputing in data-intensive applications. However, the development of suitable\nmemory designs to achieve high-performance CIM remains a challenging task.\nHere, we propose a cryogenic quasi-static embedded DRAM to address the\nlogic-memory mismatch of CIM. Guided by the re-calibrated cryogenic device\nmodel, the designed four-transistor bit-cell achieves full-swing data storage,\nlow power consumption, and extended retention time at cryogenic temperatures.\nCombined with the adoption of cryogenic write bitline biasing technique and\nreadout circuitry optimization, our 4Kb cryogenic eDRAM chip demonstrates a\n1.37$\\times$10$^6$ times improvement in retention time, while achieving a 75\ntimes improvement in retention variability, compared to room-temperature\noperation. Moreover, it also achieves outstanding power performance with a\nretention power of 112 fW and a dynamic power of 108 $\\mu$W at 4.2 K, which can\nbe further decreased by 7.1% and 13.6% using the dynamic voltage scaling\ntechnique. This work reveals the great potential of cryogenic CMOS for\nhigh-density data storage and lays a solid foundation for energy-efficient CIM\nimplementations.\n",
        "pdf_link": "http://arxiv.org/pdf/2311.11572v1"
    },
    {
        "title": "A Survey Examining Neuromorphic Architecture in Space and Challenges\n  from Radiation",
        "authors": [
            "Jonathan Naoukin",
            "Murat Isik",
            "Karn Tiwari"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Inspired by the human brain's structure and function, neuromorphic computing\nhas emerged as a promising approach for developing energy-efficient and\npowerful computing systems. Neuromorphic computing offers significant\nprocessing speed and power consumption advantages in aerospace applications.\nThese two factors are crucial for real-time data analysis and decision-making.\nHowever, the harsh space environment, particularly with the presence of\nradiation, poses significant challenges to the reliability and performance of\nthese computing systems. This paper comprehensively surveys the integration of\nradiation-resistant neuromorphic computing systems in aerospace applications.\nWe explore the challenges posed by space radiation, review existing solutions\nand developments, present case studies of neuromorphic computing systems used\nin space applications, discuss future directions, and discuss the potential\nbenefits of this technology in future space missions.\n",
        "pdf_link": "http://arxiv.org/pdf/2311.15006v1"
    },
    {
        "title": "Odor Intensity Shift Keying (OISK) and Channel Capacity of Odor-based\n  Molecular Communications in Internet of Everything",
        "authors": [
            "Aditya Powari",
            "Ozgur B. Akan"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Molecular communication is a new, active area of research that has created a\nparadigm shift in the way a communication system is perceived. An artificial\nmolecular communication network is created using biological molecules for\nencoding, transmitting and decoding the symbols to convey information. In\naddition to typical biological molecules, we are also exploring other classes\nof molecules that possess unique distinctive features which can be potentially\nexploited for establishing reliable communications. Odor molecules are one such\nclass of molecules which possess several distinctive features such as\nIntensity, Headonic tone which provides a basis to convey the information in an\nolfactory communication system. In our work, we investigate the ICT\n(information and communication theory) perspective of the olfactory\ncommunications by evaluating the channel capacity of an odor molecular\ncommunication (OMC) system with the help of a novel modulation scheme viz. odor\nintensity shift keying (OISK), where information is being conveyed from the\nintensity level of an odor. Furthermore, we also analyse the effects of\ncritical parameters like temperature and noise on the achievable channel\ncapacity to provide an insight about the resilience of the proposed OMC system\ntowards any such anomaly faced by it.\n",
        "pdf_link": "http://arxiv.org/pdf/2311.18170v1"
    },
    {
        "title": "Neuromorphic Incremental on-chip Learning with Hebbian Weight\n  Consolidation",
        "authors": [
            "Zifan Ning",
            "Chaojin Chen",
            "Xiang Cheng",
            "Wangzi Yao",
            "Tielin Zhang",
            "Bo Xu"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  As next-generation implantable brain-machine interfaces become pervasive on\nedge device, incrementally learning new tasks in bio-plasticity ways is\nurgently demanded for Neuromorphic chips. Due to the inherent characteristics\nof its structure, spiking neural networks are naturally well-suited for\nBMI-chips. Here we propose Hebbian Weight Consolidation, as well as an on-chip\nlearning framework. HWC selectively masks synapse modifications for previous\ntasks, retaining them to store new knowledge from subsequent tasks while\npreserving the old knowledge. Leveraging the bio-plasticity of dendritic\nspines, the intrinsic self-organizing nature of Hebbian Weight Consolidation\naligns naturally with the incremental learning paradigm, facilitating robust\nlearning outcomes. By reading out spikes layer by layer and performing\nback-propagation on the external micro-controller unit, MLoC can efficiently\naccomplish on-chip learning. Experiments show that our HWC algorithm up to\n23.19% outperforms lower bound that without incremental learning algorithm,\nparticularly in more challenging monkey behavior decoding scenarios. Taking\ninto account on-chip computing on Synsense Speck 2e chip, our proposed\nalgorithm exhibits an improvement of 11.06%. This study demonstrates the\nfeasibility of employing incremental learning for high-performance neural\nsignal decoding in next-generation brain-machine interfaces.\n",
        "pdf_link": "http://arxiv.org/pdf/2311.18340v1"
    },
    {
        "title": "Reservoir Computing with Colloidal Mixtures of ZnO and Proteinoids",
        "authors": [
            "Raphael Fortulan",
            "Noushin Raeisi Kheirabadi",
            "Panagiotis Mougkogiannis",
            "Alessandro Chiolerio",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Liquid computers use incompressible fluids for computational processes. Here\nwe present experimental laboratory prototypes of liquid computers using\ncolloids composed of zinc oxide (ZnO) nanoparticles and microspheres containing\nthermal proteins (proteinoids). The choice of proteinoids is based on their\ndistinctive neuron-like electrical behaviour and their similarity to\nprotocells. In addition, ZnO nanoparticles are chosen for their non-trivial\nelectrical properties. Our research demonstrates the successful extraction of\n2-, 4- and 8-bit logic functions in ZnO proteinoid colloids. Our analysis shows\nthat each material has a distinct set of logic functions, and that the\ncomplexity of the expressions is directly related to each material present in a\nmixture. These findings provide a basis for the development of future hybris\nliquid devices capable of general purpose computing.\n",
        "pdf_link": "http://arxiv.org/pdf/2312.08130v1"
    },
    {
        "title": "Limits to the Energy Efficiency of CMOS Microprocessors",
        "authors": [
            "Anson Ho",
            "Ege Erdil",
            "Tamay Besiroglu"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  CMOS microprocessors have achieved massive energy efficiency gains but may\nreach limits soon. This paper presents an approach to estimating the limits on\nthe maximum floating point operations per Joule (FLOP/J) for CMOS\nmicroprocessors. We analyze the three primary sources of energy dissipation:\ntransistor switching, interconnect capacitances and leakage power. Using\nfirst-principles calculations of minimum energy costs based on Landauer's\nprinciple, prior estimates of relevant parameters, and empirical data on\nhardware, we derive the energy cost per FLOP for each component. Combining\nthese yields a geometric mean estimate of 4.7e15 FP4/J for the maximum CMOS\nenergy efficiency, roughly two hundred-fold more efficient than current\nmicroprocessors.\n",
        "pdf_link": "http://arxiv.org/pdf/2312.08595v1"
    },
    {
        "title": "VECOM: Variation Resilient Encoding and Offset Compensation Schemes for\n  Reliable ReRAM Based DNN Accelerator",
        "authors": [
            "Je-Woo Jang",
            "Thai-Hoang Nguyen",
            "Joon-Sung Yang"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Resistive Random Access Memory (ReRAM) based Processing In Memory (PIM)\nAccelerator has emerged as a promising computing architecture for memory\nintensive applications, such as Deep Neural Networks (DNNs). However, due to\nits immaturity, ReRAM devices often suffer from various reliability issues,\nwhich hinder the practicality of the PIM architecture and lead to a severe\ndegradation in DNN accuracy. Among various reliability issues, device variation\nand offset current from High Resistance State (HRS) cell have been considered\nas major problems in a ReRAM based PIM architecture. Due to these problems, the\nthroughput of the ReRAM based PIM is reduced as fewer wordlines are activated.\nIn this paper, we propose VECOM, a novel approach that includes a variation\nresilient encoding technique and an offset compensation scheme for a robust\nReRAM based PIM architecture. The first technique (i.e., VECOM encoding) is\nbuilt based on the analysis of the weight pattern distribution of DNN models,\nalong with the insight into the ReRAM's variation property. The second\ntechnique, VECOM offset compensation, tolerates offset current in PIM by\nmapping the conductance of each Multi level Cell (MLC) level added with a\nspecific offset conductance. Experimental results in various DNN models and\ndatasets show that the proposed techniques can increase the throughput of the\nPIM architecture by up to 9.1 times while saving 50% of energy consumption\nwithout any software overhead. Additionally, VECOM is also found to endure low\nR ratio ReRAM cell (up to 7) with a negligible accuracy drop.\n",
        "pdf_link": "http://arxiv.org/pdf/2312.11042v1"
    },
    {
        "title": "Programmable electrical coupling between stochastic magnetic tunnel\n  junctions",
        "authors": [
            "Sidra Gibeault",
            "Temitayo N. Adeyeye",
            "Liam A. Pocher",
            "Daniel P. Lathrop",
            "Matthew W. Daniels",
            "Mark D. Stiles",
            "Jabez J. McClelland",
            "William A. Borders",
            "Jason T. Ryan",
            "Philippe Talatchian",
            "Ursula Ebels",
            "Advait Madhavan"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Superparamagnetic tunnel junctions (SMTJs) are promising sources of\nrandomness for compact and energy efficient implementations of probabilistic\ncomputing techniques. Augmenting an SMTJ with electronic circuits, to convert\nthe random telegraph fluctuations of its resistance state to stochastic digital\nsignals, gives a basic building block known as a probabilistic bit or $p$-bit.\nThough scalable probabilistic computing methods connecting $p$-bits have been\nproposed, practical implementations are limited by either minimal tunability or\nenergy inefficient microprocessors-in-the-loop. In this work, we experimentally\ndemonstrate the functionality of a scalable analog unit cell, namely a pair of\n$p$-bits with programmable electrical coupling. This tunable coupling is\nimplemented with operational amplifier circuits that have a time constant of\napproximately 1us, which is faster than the mean dwell times of the SMTJs over\nmost of the operating range. Programmability enables flexibility, allowing both\npositive and negative couplings, as well as coupling devices with widely\nvarying device properties. These tunable coupling circuits can achieve the\nwhole range of correlations from $-1$ to $1$, for both devices with similar\ntimescales, and devices whose time scales vary by an order of magnitude. This\nrange of correlation allows such circuits to be used for scalable\nimplementations of simulated annealing with probabilistic computing.\n",
        "pdf_link": "http://arxiv.org/pdf/2312.13171v1"
    },
    {
        "title": "Variation-Resilient FeFET-Based In-Memory Computing Leveraging\n  Probabilistic Deep Learning",
        "authors": [
            "Bibhas Manna",
            "Arnob Saha",
            "Zhouhang Jiang",
            "Kai Ni",
            "Abhronil Sengupta"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Reliability issues stemming from device level non-idealities of non-volatile\nemerging technologies like ferroelectric field-effect transistors (FeFET),\nespecially at scaled dimensions, cause substantial degradation in the accuracy\nof In-Memory crossbar-based AI systems. In this work, we present a\nvariation-aware design technique to characterize the device level variations\nand to mitigate their impact on hardware accuracy employing a Bayesian Neural\nNetwork (BNN) approach. An effective conductance variation model is derived\nfrom the experimental measurements of cycle-to-cycle (C2C) and device-to-device\n(D2D) variations performed on FeFET devices fabricated using 28 nm high-$k$\nmetal gate technology. The variations were found to be a function of different\nconductance states within the given programming range, which sharply contrasts\nearlier efforts where a fixed variation dispersion was considered for all\nconductance values. Such variation characteristics formulated for three\ndifferent device sizes at different read voltages were provided as prior\nvariation information to the BNN to yield a more exact and reliable inference.\nNear-ideal accuracy for shallow networks (MLP5 and LeNet models) on the MNIST\ndataset and limited accuracy decline by $\\sim$3.8-16.1% for deeper AlexNet\nmodels on CIFAR10 dataset under a wide range of variations corresponding to\ndifferent device sizes and read voltages, demonstrates the efficacy of our\nproposed device-algorithm co-design technique.\n",
        "pdf_link": "http://arxiv.org/pdf/2312.15444v2"
    },
    {
        "title": "Inkjet-Printed High-Yield, Reconfigurable, and Recyclable Memristors on\n  Paper",
        "authors": [
            "Jinrui Chen",
            "Mingfei Xiao",
            "Zesheng Chen",
            "Sibghah Khan",
            "Saptarsi Ghosh",
            "Nasiruddin Macadam",
            "Zhuo Chen",
            "Binghan Zhou",
            "Guolin Yun",
            "Kasia Wilk",
            "Feng Tian",
            "Simon Fairclough",
            "Yang Xu",
            "Rachel Oliver",
            "Tawfique Hasan"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Reconfigurable memristors featuring neural and synaptic functions hold great\npotential for neuromorphic circuits by simplifying system architecture, cutting\npower consumption, and boosting computational efficiency. Their additive\nmanufacturing on sustainable substrates offers unique advantages for future\nelectronics, including low environmental impact. Here, exploiting\nstructure-property relationship of MoS2 nanoflake-based resistive layer, we\npresent paper-based, inkjet-printed, reconfigurable memristors. With >90% yield\nfrom a 16x65 device array, our memristors demonstrate robust resistive\nswitching, with $>10^5$ ON-OFF ratio and <0.5 V operation in non-volatile\nstate. Through modulation of compliance current, the devices transition into\nvolatile state, with only 50 pW switching power consumption, rivalling\nstate-of-the-art metal oxide-based counterparts. We show device recyclability\nand stable, reconfigurable operation following disassembly, material collection\nand re-fabrication. We further demonstrate synaptic plasticity and neuronal\nleaky integrate-and-fire functionality, with disposable applications in smart\npackaging and simulated medical image diagnostics. Our work shows a sustainable\npathway towards printable, high-yield, reconfigurable neuromorphic devices,\nwith minimal environmental footprint.\n",
        "pdf_link": "http://arxiv.org/pdf/2312.16501v1"
    },
    {
        "title": "Low Power and Temperature-Resilient Compute-In-Memory Based on\n  Subthreshold-FeFET",
        "authors": [
            "Yifei Zhou",
            "Xuchu Huang",
            "Jianyi Yang",
            "Kai Ni",
            "Hussam Amrouch",
            "Cheng Zhuo",
            "Xunzhao Yin"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Compute-in-memory (CiM) is a promising solution for addressing the challenges\nof artificial intelligence (AI) and the Internet of Things (IoT) hardware such\nas 'memory wall' issue. Specifically, CiM employing nonvolatile memory (NVM)\ndevices in a crossbar structure can efficiently accelerate\nmultiply-accumulation (MAC) computation, a crucial operator in neural networks\namong various AI models. Low power CiM designs are thus highly desired for\nfurther energy efficiency optimization on AI models. Ferroelectric FET (FeFET),\nan emerging device, is attractive for building ultra-low power CiM array due to\nCMOS compatibility, high ION/IOFF ratio, etc. Recent studies have explored\nFeFET based CiM designs that achieve low power consumption. Nevertheless,\nsubthreshold-operated FeFETs, where the operating voltages are scaled down to\nthe subthreshold region to reduce array power consumption, are particularly\nvulnerable to temperature drift, leading to accuracy degradation. To address\nthis challenge, we propose a temperature-resilient 2T-1FeFET CiM design that\nperforms MAC operations reliably at subthreahold region from 0 to 85 Celsius,\nwhile consuming ultra-low power. Benchmarked against the VGG neural network\narchitecture running the CIFAR-10 dataset, the proposed 2T-1FeFET CiM design\nachieves 89.45% CIFAR-10 test accuracy. Compared to previous FeFET based CiM\ndesigns, it exhibits immunity to temperature drift at an 8-bit wordlength\nscale, and achieves better energy efficiency with 2866 TOPS/W.\n",
        "pdf_link": "http://arxiv.org/pdf/2312.17442v2"
    },
    {
        "title": "QAOA on Hamiltonian Cycle problem",
        "authors": [
            "Zhuoyang Ye"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  I use QAOA to solve the Hamiltonian Circle problem. First, inspired by Lucas,\nI define the QUBO form of Hamiltonian Cycle and transform it to a quantum\ncircuit by embedding the problem of $n$ vertices to an encoding of $(n-1)^2$\nqubits. Then, I calcluate the spectrum of the cost hamiltonian for both\ntriangle case and square case and justify my definition. I also write a python\nprogram to generate the cost hamiltonian automatically for finding the\nhamiltonian cycle in an arbitrary graph. I test the correctess of the\nhamailtonian by analyze their energy spectrums. Since the $(n-1)^2$ embedding\nlimit my simulation of graph size to be less than $5$, I decide to test the\ncorrectness, only for small and simple graph in this project. I implement the\nQAOA algorithm using qiskit and run the simulation for the triangle case and\nthe square case, which are easy to test the correctness, both with and without\nnoise. A very interesting result I got is that for the square case, the QAOA\nget much better result on a noisy simulator than a noiseless simulator. The\nexplanation for this phenomena require further investigation, perhaps quantum\nnoise can actually be helpful, rather than harmful in the annealing algorithms.\nI also use two different kinds of mixer, $R_x$ mixer and $R_y$ circuit to run\nthe simulation. It turns out that $R_x$ mixer performs much better than $R_y$\nmixer in this problem.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.00017v1"
    },
    {
        "title": "Quantum Leak: Timing Side-Channel Attacks on Cloud-Based Quantum\n  Services",
        "authors": [
            "Chao Lu",
            "Esha Telang",
            "Aydin Aysu",
            "Kanad Basu"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Quantum computing offers significant acceleration capabilities over its\nclassical counterpart in various application domains. Consequently, there has\nbeen substantial focus on improving quantum computing capabilities. However, to\ndate, the security implications of these quantum computing platforms have been\nlargely overlooked. With the emergence of cloud-based quantum computing\nservices, it is critical to investigate the extension of classical computer\nsecurity threats to the realm of quantum computing.\n  In this study, we investigated timing-based side-channel vulnerabilities\nwithin IBM's cloud-based quantum service. The proposed attack effectively\nsubverts the confidentiality of the executed quantum algorithm, using a more\nrealistic threat model compared to existing approaches. Our experimental\nresults, conducted using IBM's quantum cloud service, demonstrate that with\njust 10 measurements, it is possible to identify the underlying quantum\ncomputer that executed the circuit. Moreover, when evaluated using the popular\nGrover circuit, we showcase the ability to leak the quantum oracle with a mere\n500 measurements. These findings underline the pressing need to address\ntiming-based vulnerabilities in quantum computing platforms and advocate for\nenhanced security measures to safeguard sensitive quantum algorithms and data.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.01521v1"
    },
    {
        "title": "A New Dataflow Implementation to Improve Energy Efficiency of Monolithic\n  3D Systolic Arrays",
        "authors": [
            "Prachi Shukla",
            "Vasilis F. Pavlidis",
            "Emre Salman",
            "Ayse K. Coskun"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Systolic arrays are popular for executing deep neural networks (DNNs) at the\nedge. Low latency and energy efficiency are key requirements in edge devices\nsuch as drones and autonomous vehicles. Monolithic 3D (MONO3D) is an emerging\n3D integration technique that offers ultra-high bandwidth among processing and\nmemory elements with a negligible area overhead. Such high bandwidth can help\nmeet the ever-growing latency and energy efficiency demands for DNNs. This\npaper presents a novel implementation for weight stationary (WS) dataflow in\nMONO3D systolic arrays, called WS-MONO3D. WS-MONO3D utilizes multiple resistive\nRAM layers and SRAM with high-density vertical interconnects to multicast\ninputs and perform high-bandwidth weight pre-loading while maintaining the same\norder of multiply-and-accumulate operations as in native WS dataflow.\nConsequently, WS-MONO3D eliminates input and weight forwarding cycles and,\nthus, provides up to 40% improvement in energy-delay-product (EDP) over the\nnative WS implementation in 2D at iso-configuration. WS-MONO3D also provides\n10X improvement in inference per second per watt per footprint due to multiple\nvertical tiers. Finally, we also show that temperature impacts the energy\nefficiency benefits in WS-MONO3D.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.03585v1"
    },
    {
        "title": "FeReX: A Reconfigurable Design of Multi-bit Ferroelectric\n  Compute-in-Memory for Nearest Neighbor Search",
        "authors": [
            "Zhicheng Xu",
            "Che-Kai Liu",
            "Chao Li",
            "Ruibin Mao",
            "Jianyi Yang",
            "Thomas KÃ¤mpfe",
            "Mohsen Imani",
            "Can Li",
            "Cheng Zhuo",
            "Xunzhao Yin"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Rapid advancements in artificial intelligence have given rise to\ntransformative models, profoundly impacting our lives. These models demand\nmassive volumes of data to operate effectively, exacerbating the data-transfer\nbottleneck inherent in the conventional von-Neumann architecture.\nCompute-in-memory (CIM), a novel computing paradigm, tackles these issues by\nseamlessly embedding in-memory search functions, thereby obviating the need for\ndata transfers. However, existing non-volatile memory (NVM)-based accelerators\nare application specific. During the similarity based associative search\noperation, they only support a single, specific distance metric, such as\nHamming, Manhattan, or Euclidean distance in measuring the query against the\nstored data, calling for reconfigurable in-memory solutions adaptable to\nvarious applications. To overcome such a limitation, in this paper, we present\nFeReX, a reconfigurable associative memory (AM) that accommodates various\ndistance metrics including Hamming, Manhattan, and Euclidean distances.\nLeveraging multi-bit ferroelectric field-effect transistors (FeFETs) as the\nproxy and a hardware-software co-design approach, we introduce a constrained\nsatisfaction problem (CSP)-based method to automate AM search input voltage and\nstored voltage configurations for different distance based search functions.\nDevice-circuit co-simulations first validate the effectiveness of the proposed\nFeReX methodology for reconfigurable search distance functions. Then, we\nbenchmark FeReX in the context of k-nearest neighbor (KNN) and hyperdimensional\ncomputing (HDC), which highlights the robustness of FeReX and demonstrates up\nto 250x speedup and 10^4 energy savings compared with GPU.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.05708v1"
    },
    {
        "title": "An Efficient and Scalable Clocking Assignment Algorithm for\n  Multi-Threaded Multi-Phase Single Flux Quantum Circuits",
        "authors": [
            "Robert S. Aviles",
            "Xi Li",
            "Lei Lu",
            "Zhaorui Ni",
            "Peter A. Beerel"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  A key distinguishing feature of single flux quantum (SFQ) circuits is that\neach logic gate is clocked. This feature forces the introduction of\npath-balancing flip-flops to ensure proper synchronization of inputs at each\ngate. This paper proposes a polynomial time complexity approximation algorithm\nfor clocking assignments that minimizes the insertion of path balancing buffers\nfor multi-threaded multi-phase clocking of SFQ circuits. Existing SFQ\nmulti-phase clocking solutions have been shown to effectively reduce the number\nof required buffers inserted while maintaining high throughput, however, the\nassociated clock assignment algorithms have exponential complexity and can have\nprohibitively long runtimes for large circuits, limiting the scalability of\nthis approach. Our proposed algorithm is based on a linear program (LP) that\nleads to solutions that are experimentally on average within 5% of the optimum\nand helps accelerate convergence towards the optimal integer linear program\n(ILP) based solution. The improved LP and ILP runtimes permit multi-phase\nclocking schemes to scale to larger SFQ circuits than previous state of the art\nclocking assignment methods. We further extend the existing algorithm to\nsupport fanout sharing of the added buffers, saving, on average, an additional\n10% of the inserted DFFs. Compared to traditional full path balancing (FPB)\nmethods across 10 benchmarks, our enhanced LP saves 79.9%, 87.8%, and 91.2% of\nthe inserted buffers for 2, 3, and 4 clock phases respectively. Finally, we\nextend this approach to the generation of circuits that completely mitigate\npotential hold-time violations at the cost of either adding on average less\nthan 10% more buffers (for designs with 3 or more clock phases) or, more\ngenerally, adding a clock phase and thereby reducing throughput.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.06411v1"
    },
    {
        "title": "A Joint Optimization of Buffer and Splitter Insertion for Phase-Skipping\n  Adiabatic Quantum-Flux-Parametron Circuits",
        "authors": [
            "Robert S. Aviles",
            "Peter A. Beerel"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Adiabatic Quantum-Flux-Parametron (AQFP) logic is a promising emerging device\ntechnology with six orders of magnitude lower power than CMOS. However, AQFP is\nchallenged by the fact that every gate must be clocked, where proper data\ntransfer requires connected gates to have shifted but overlapping clocks. As a\nresult, buffers need to be used to balance re-convergent logic paths, a problem\nthat is exacerbated by every multi-node fanout needing a tree of clocked\nsplitters. Recent AQFP circuit design techniques have offered an opportunity to\nreduce buffer costs by supporting a notion of phase-skipping but the EDA\nsupport for these advanced circuits is limited. This paper proposes the first\nalgorithm to optimize buffer and splitter insertion for phase-skipping AQFP\ncircuits and achieves over 31\\% savings over existing buffer reduction schemes\nand up to 74\\% savings in buffers and splitter costs over the SOTA non-phase\nskipping circuits.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.07393v2"
    },
    {
        "title": "LionHeart: A Layer-based Mapping Framework for Heterogeneous Systems\n  with Analog In-Memory Computing Tiles",
        "authors": [
            "Corey Lammie",
            "Flavio Ponzina",
            "Yuxuan Wang",
            "Joshua Klein",
            "Marina Zapater",
            "Irem Boybat",
            "Abu Sebastian",
            "Giovanni Ansaloni",
            "David Atienza"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  When arranged in a crossbar configuration, resistive memory devices can be\nused to execute MVM, the most dominant operation of many ML algorithms, in\nconstant time complexity. Nonetheless, when performing computations in the\nanalog domain, novel challenges are introduced in terms of arithmetic precision\nand stochasticity, due to non-ideal circuit and device behaviour. Moreover,\nthese non-idealities have a temporal dimension, resulting in a degrading\napplication accuracy over time. Facing these challenges, we propose a novel\nframework, named LionHeart, to obtain hybrid analog-digital mappings to execute\nDL inference workloads using heterogeneous accelerators. The\naccuracy-constrained mappings derived by LionHeart showcase, across different\nDNNs and datasets, high accuracy and potential for speedup. The results of the\nfull system simulations highlight run-time reductions and energy efficiency\ngains that exceed 6X, with a user-defined accuracy threshold with respect to a\nfully digital floating point implementation.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.09420v1"
    },
    {
        "title": "Improving the Accuracy of Analog-Based In-Memory Computing Accelerators\n  Post-Training",
        "authors": [
            "Corey Lammie",
            "Athanasios Vasilopoulos",
            "Julian BÃ¼chel",
            "Giacomo Camposampiero",
            "Manuel Le Gallo",
            "Malte Rasch",
            "Abu Sebastian"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Analog-Based In-Memory Computing (AIMC) inference accelerators can be used to\nefficiently execute Deep Neural Network (DNN) inference workloads. However, to\nmitigate accuracy losses, due to circuit and device non-idealities,\nHardware-Aware (HWA) training methodologies must be employed. These typically\nrequire significant information about the underlying hardware. In this paper,\nwe propose two Post-Training (PT) optimization methods to improve accuracy\nafter training is performed. For each crossbar, the first optimizes the\nconductance range of each column, and the second optimizes the input, i.e,\nDigital-to-Analog Converter (DAC), range. It is demonstrated that, when these\nmethods are employed, the complexity during training, and the amount of\ninformation about the underlying hardware can be reduced, with no notable\nchange in accuracy ($\\leq$0.1%) when finetuning the pretrained RoBERTa\ntransformer model for all General Language Understanding Evaluation (GLUE)\nbenchmark tasks. Additionally, it is demonstrated that further optimizing\nlearned parameters PT improves accuracy.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.09859v1"
    },
    {
        "title": "Spintronic logic: from transducers to logic gates and circuits",
        "authors": [
            "Christoph Adelmann",
            "Florin Ciubotaru",
            "Fanfan Meng",
            "Sorin Cotofana",
            "Sebastien Couet"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  While magnetic solid-state memory has found commercial applications to date,\nmagnetic logic has rather remained on a conceptual level so far. Here, we\ndiscuss open challenges of different spintronic logic approaches, which use\nmagnetic excitations for computation. While different logic gate designs have\nbeen proposed and proof of concept experiments have been reported, no\nnontrivial operational spintronic circuit has been demonstrated due to many\nopen challenges in spintronic circuit and system design. Furthermore, the\nintegration of spintronic circuits in CMOS systems will require the usage of\ntransducers between the electric (CMOS) and magnetic domains. We show that\nthese transducers can limit the performance as well as the energy consumption\nof hybrid CMOS-spintronic systems. Hence, the optimization of transducer\nefficiency will be a major step towards competitive spintronic logic system.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.10007v1"
    },
    {
        "title": "Spin Wave Threshold Gate",
        "authors": [
            "Arne Van Zegbroeck",
            "Pantazis Anagnostou",
            "Said Hamdioui",
            "Christop Adelmann",
            "Florin Ciubotaru",
            "Sorin Cotofana"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  While Spin Waves (SW) interaction provides natural support for low power\nMajority (MAJ) gate implementations many hurdles still exists on the road\ntowards the realization of practically relevant SW circuits. In this paper we\nleave the SW interaction avenue and propose Threshold Logic (TL) inspired SW\ncomputing, which relies on successive phase rotations applied to one single SW\ninstead of on the interference of an odd number of SWs. After providing a short\nTL inside we introduce the SW TL gate concept and discuss the way to mirror TL\ngate weight and threshold values into physical phase-shifter parameters.\nSubsequently, we design and demonstrate proper operation of a SW TL based Full\nAdder (FA) by means of micro-magnetic simulations. We conclude the paper by\nproviding inside on the potential advantages of our proposal by means of a\nconceptual comparison of MAJ and TL based FA implementations.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.12136v1"
    },
    {
        "title": "Enabling data-driven and bidirectional model development in Verilog-A\n  for photonic devices",
        "authors": [
            "Dias Azhigulov",
            "Zeqin Lu",
            "James Pond",
            "Lukas Chrostowski",
            "Sudip Shekhar"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  We present a method to model photonic components in Verilog-A by introducing\nbidirectional signaling through a single port. To achieve this, the concept of\npower waves and scattering parameters from electromagnetism are employed. As a\nconsequence, one can simultaneously transmit forward and backward propagating\nwaves on a single wire while also capturing realistic, measurement-backed\nresponse of photonic components in Verilog-A. We demonstrate examples to show\nthe efficacy of the proposed technique in accounting for critical effects in\nphotonic integrated circuits such as Fabry-Perot cavity resonance, reflections\nto lasers, etc. Our solution makes electronic-photonic co-simulation more\nintuitive and accurate.\n",
        "pdf_link": "http://arxiv.org/pdf/2402.10971v3"
    },
    {
        "title": "Quantum computing in civil engineering: Potentials and Limitations",
        "authors": [
            "Joern Ploennigs",
            "Markus Berger",
            "Martin Mevissen",
            "Kay Smarsly"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Quantum computing is a new computational paradigm with the potential to solve\ncertain computationally challenging problems much faster than traditional\napproaches. Civil engineering encompasses many computationally challenging\nproblems, which leads to the question of how well quantum computing is suitable\nfor solving civil engineering problems and how much impact and implications to\nthe field of civil engineering can be expected when deploying quantum computing\nfor solving these problems. To address these questions, we will, in this paper,\nfirst introduce the fundamentals of quantum computing. Thereupon, we will\nanalyze the problem classes to elucidate where quantum computing holds the\npotential to outperform traditional computers and, focusing on the limitations,\nwhere quantum computing is not considered the most suitable solution. Finally,\nwe will review common complex computation use cases in civil engineering and\nevaluate the potential and the limitations of being improved by quantum\ncomputing.\n",
        "pdf_link": "http://arxiv.org/pdf/2402.14556v2"
    },
    {
        "title": "Nonlinear dynamics and stability analysis of locally-active Mott\n  memristors using a physics-based compact model",
        "authors": [
            "Wei Yi"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Locally-active memristors are a class of emerging nonlinear dynamic circuit\nelements that hold promise for scalable yet biomimetic neuromorphic circuits.\nStarting from a physics-based compact model, we performed small-signal\nlinearization analyses and applied Chua's local activity theory to a\none-dimensional locally-active vanadium dioxide Mott memristor based on an\ninsulator-to-metal phase transition. This approach allows a connection between\nthe dynamical behaviors of a Mott memristor and its physical device parameters\nas well as a complete mapping of the locally passive and edge of chaos domains\nin the frequency and current operating parameter space, which could guide\nmaterials and device development for neuromorphic circuit applications. We also\nexamined the applicability of local analyses on a second-order relaxation\noscillator circuit that consists of a voltage-biased vanadium dioxide memristor\ncoupled to a parallel reactive capacitor element and a series resistor. We show\nthat global nonlinear techniques, including nullclines and phase portraits,\nprovide insights on instabilities and persistent oscillations near\nnon-hyperbolic fixed points, such as a supercritical Hopf-like bifurcation from\nan unstable spiral to a stable limit cycle, with each of the three circuit\nparameters acting as a bifurcation parameter. The abruptive growth in the limit\ncycle resembles the Canard explosion phenomenon in systems exhibiting\nrelaxation oscillations. Finally, we show that experimental limit cycle\noscillations in a vanadium dioxide nano-device relaxation oscillator match well\nwith SPICE simulations built upon the compact model.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.01036v2"
    },
    {
        "title": "Paving the Way for Pass Disturb Free Vertical NAND Storage via A\n  Dedicated and String-Compatible Pass Gate",
        "authors": [
            "Zijian Zhao",
            "Sola Woo",
            "Khandker Akif Aabrar",
            "Sharadindu Gopal Kirtania",
            "Zhouhang Jiang",
            "Shan Deng",
            "Yi Xiao",
            "Halid Mulaosmanovic",
            "Stefan Duenkel",
            "Dominik Kleimaier",
            "Steven Soss",
            "Sven Beyer",
            "Rajiv Joshi",
            "Scott Meninger",
            "Mohamed Mohamed",
            "Kijoon Kim",
            "Jongho Woo",
            "Suhwan Lim",
            "Kwangsoo Kim",
            "Wanki Kim",
            "Daewon Ha",
            "Vijaykrishnan Narayanan",
            "Suman Datta",
            "Shimeng Yu",
            "Kai Ni"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In this work, we propose a dual-port cell design to address the pass disturb\nin vertical NAND storage, which can pass signals through a dedicated and\nstring-compatible pass gate. We demonstrate that: i) the pass disturb-free\nfeature originates from weakening of the depolarization field by the pass bias\nat the high-${V}_{TH}$ (HVT) state and the screening of the applied field by\nchannel at the low-${V}_{TH}$ (LVT) state; ii) combined simulations and\nexperimental demonstrations of dual-port design verify the disturb-free\noperation in a NAND string, overcoming a key challenge in single-port designs;\niii) the proposed design can be incorporated in a highly scaled vertical NAND\nFeFET string and the pass gate can be incorporated into the existing 3D NAND\nwith the negligible overhead of the pass gate interconnection through a global\nbottom pass gate contact in the substrate.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.04981v1"
    },
    {
        "title": "The Ouroboros of Memristors: Neural Networks Facilitating Memristor\n  Programming",
        "authors": [
            "Zhenming Yu",
            "Ming-Jay Yang",
            "Jan Finkbeiner",
            "Sebastian Siegel",
            "John Paul Strachan",
            "Emre Neftci"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Memristive devices hold promise to improve the scale and efficiency of\nmachine learning and neuromorphic hardware, thanks to their compact size, low\npower consumption, and the ability to perform matrix multiplications in\nconstant time. However, on-chip training with memristor arrays still faces\nchallenges, including device-to-device and cycle-to-cycle variations, switching\nnon-linearity, and especially SET and RESET asymmetry. To combat device\nnon-linearity and asymmetry, we propose to program memristors by harnessing\nneural networks that map desired conductance updates to the required pulse\ntimes. With our method, approximately 95% of devices can be programmed within a\nrelative percentage difference of +-50% from the target conductance after just\none attempt. Our approach substantially reduces memristor programming delays\ncompared to traditional write-and-verify methods, presenting an advantageous\nsolution for on-chip training scenarios. Furthermore, our proposed neural\nnetwork can be accelerated by memristor arrays upon deployment, providing\nassistance while reducing hardware overhead compared with previous works.\n  This work contributes significantly to the practical application of\nmemristors, particularly in reducing delays in memristor programming. It also\nenvisions the future development of memristor-based machine learning\naccelerators.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.06712v1"
    },
    {
        "title": "Integration of Physics-Derived Memristor Models with Machine Learning\n  Frameworks",
        "authors": [
            "Zhenming Yu",
            "Stephan Menzel",
            "John Paul Strachan",
            "Emre Neftci"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Simulation frameworks such MemTorch, DNN+NeuroSim, and aihwkit are commonly\nused to facilitate the end-to-end co-design of memristive machine learning (ML)\naccelerators. These simulators can take device nonidealities into account and\nare integrated with modern ML frameworks. However, memristors in these\nsimulators are modeled with either lookup tables or simple analytic models with\nbasic nonlinearities. These simple models are unable to capture certain\nperformance-critical aspects of device nonidealities. For example, they ignore\nthe physical cause of switching, which induces errors in switching timings and\nthus incorrect estimations of conductance states. This work aims at bringing\nphysical dynamics into consideration to model nonidealities while being\ncompatible with GPU accelerators. We focus on Valence Change Memory (VCM)\ncells, where the switching nonlinearity and SET/RESET asymmetry relate tightly\nwith the thermal resistance, ion mobility, Schottky barrier height, parasitic\nresistance, and other effects. The resulting dynamics require solving an ODE\nthat captures changes in oxygen vacancies. We modified a physics-derived\nSPICE-level VCM model, integrated it with the aihwkit simulator and tested the\nperformance with the MNIST dataset. Results show that noise that disrupts the\nSET/RESET matching affects network performance the most. This work serves as a\ntool for evaluating how physical dynamics in memristive devices affect neural\nnetwork accuracy and can be used to guide the development of future integrated\ndevices.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.06746v1"
    },
    {
        "title": "Rate-independent continuous inhibitory chemical reaction networks are\n  Turing-universal",
        "authors": [
            "Kim Calabrese",
            "David Doty"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  We study the model of continuous chemical reaction networks (CRNs),\nconsisting of reactions such as $A+B \\to C+D$ that can transform some\ncontinuous, nonnegative real-valued quantity (called a *concentration*) of\nchemical species $A$ and $B$ into equal concentrations of $C$ and $D$. Such a\nreaction can occur from any state in which both reactants $A$ and $B$ are\npresent, i.e., have positive concentration. We modify the model to allow\n*inhibitors*, for instance, reaction $A+B \\to^{I} C+D$ can occur only if the\nreactants $A$ and $B$ are present and the inhibitor $I$ is absent. The\ncomputational power of non-inhibitory CRNs has been studied. For instance, the\nreaction $X_1+X_2 \\to Y$ can be thought to compute the function $f(x_1,x_2) =\n\\min(x_1,x_2)$. Under an \"adversarial\" model in which reaction rates can vary\narbitrarily over time, it was found that exactly the continuous, piecewise\nlinear functions can be computed, ruling out even simple functions such as\n$f(x) = x^2$. In contrast, in this paper we show that inhibitory CRNs can\ncompute any computable function $f:\\mathbb{N}\\to\\mathbb{N}$.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.07099v2"
    },
    {
        "title": "Hybrid Data Management Architecture for Present Quantum Computing",
        "authors": [
            "Markus Zajac",
            "Uta StÃ¶rl"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Quantum computers promise polynomial or exponential speed-up in solving\ncertain problems compared to classical computers. However, in practical use,\nthere are currently a number of fundamental technical challenges. One of them\nconcerns the loading of data into quantum computers, since they cannot access\ncommon databases. In this vision paper, we develop a hybrid data management\narchitecture in which databases can serve as data sources for quantum\nalgorithms. To test the architecture, we perform experiments in which we assign\ndata points stored in a database to clusters. For cluster assignment, a quantum\nalgorithm processes this data by determining the distances between data points\nand cluster centroids.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.07491v2"
    },
    {
        "title": "Blockchain-enabled Circular Economy -- Collaborative Responsibility in\n  Solar Panel Recycling",
        "authors": [
            "Mohammad Jabed Morshed Chowdhury",
            "Naveed Ul Hassan",
            "Wayes Tushar",
            "Dustin Niyato",
            "Tapan Saha",
            "H Vincent Poor",
            "Chau Yuen"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The adoption of renewable energy resources, such as solar power, is on the\nrise. However, the excessive installation and lack of recycling facilities pose\nenvironmental risks. This paper suggests a circular economy approach to address\nthe issue. By implementing blockchain technology, the end-of-life (EOL) of\nsolar panels can be tracked, and responsibilities can be assigned to relevant\nstakeholders. The degradation of panels can be monetized by tracking users'\nenergy-related activities, and these funds can be used for future recycling. A\nnew coin, the recycling coin (RC-Coin), incentivizes solar panel recycling and\nutilizes decentralized finance to stabilize the coin price and supply issue.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.09937v1"
    },
    {
        "title": "Metamaterialy, konfigurowalne matryce antenowe i komunikacja\n  holograficzna. Wstepna analiza nowej koncepcji bezprzewodowej transmisji\n  danych",
        "authors": [
            "Adrian Kliks"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In the last few years, a very original concept of holographic communication\nhas gained a lot of interest among scientists from all over the world. The\nspecificity of this approach, on the one hand, is very different from the known\nand currently used solutions, on the other hand, it creates great development\nopportunities in the field of wireless communication. The article provides an\noverview of two technological solutions that gave rise to the idea of\nholographic communication. First, the possibility of using the so-called\nmetamaterials for the purposes of wireless data transmission, and the second,\nthe use of reconfigurable antenna surfaces. The last part presents the\nassumptions of the idea of holographic communication, in which the principles\nof creating images known from optical holography have been transferred to the\nradio band, and to some extend, generalized.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.10579v1"
    },
    {
        "title": "A Fully Automated Platform for Evaluating ReRAM Crossbars",
        "authors": [
            "Rebecca Pelke",
            "Felix Staudigl",
            "Niklas Thomas",
            "Nils Bosbach",
            "Mohammed Hossein",
            "Jose Cubero-Cascante",
            "Leticia Bolzani Poehls",
            "Rainer Leupers",
            "Jan Moritz Joseph"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Resistive Random Access Memory (ReRAM) is a promising candidate for\nimplementing Computing-in-Memory (CIM) architectures and neuromorphic circuits.\nReRAM cells exhibit significant variability across different memristive devices\nand cycles, necessitating further improvements in the areas of devices,\nalgorithms, and applications. To achieve this, understanding the stochastic\nbehavior of the different ReRAM technologies is essential. The\nNeuroBreakoutBoard (NBB) is a versatile instrumentation platform to\ncharacterize Non-Volatile Memories (NVMs). However, the NBB itself does not\nprovide any functionality in the form of software or a controller. In this\npaper, we present a control board for the NBB able to perform reliability\nassessments of 1T1R ReRAM crossbars. In more detail, an interface that allows a\nhost PC to communicate with the NBB via the new control board is implemented.\nIn a case study, we analyze the Cycle-to-Cycle (C2C) variation and read disturb\nTiN/Ti/HfO2/TiN cells for different read voltages to gain an understanding of\ntheir operational behavior.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.13655v1"
    },
    {
        "title": "VL-DNA: Enhance DNA Storage Capacity with Variable Payload (Strand)\n  Lengths",
        "authors": [
            "Yixun Wei",
            "Wenlong Wang",
            "Huibing Dong",
            "Bingzhe Li",
            "David Du"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  DNA storage is a promising archival data storage solution to today's big data\nproblem. A DNA storage system encodes and stores digital data with synthetic\nDNA sequences and decodes DNA sequences back to digital data via sequencing.\nFor efficient target data retrieving, existing Polymerase Chain Reaction PCR\nbased DNA storage systems apply primers as specific identifier to tag different\nset of DNA strands. However, the PCR based DNA storage system suffers from\nprimer-payload collisions, causing a significant reduction of storage capacity.\nThis paper proposes using variable strand length, which takes advantage of the\ninherent payload-cutting process, to split collisions and recover primers. The\nexecuting time of our scheme is linear to the number of primer-payload\ncollisions. The scheme serves as a post-processing method to any DNA encoding\nscheme. The evaluation of three state-of-the-art encoding schemes shows that\nthe scheme can recover thousands of usable primers and improve tube capacity\nranging from 18.27% to 19x.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.14204v1"
    },
    {
        "title": "Collision Aware Data Allocation In Multi-tube DNA Storage",
        "authors": [
            "Yixun Wei",
            "Bingzhe Li",
            "David Du"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  DNA storage is a promising archival data storage solution to today's big data\nproblem. A DNA storage system encodes and stores digital data with synthetic\nDNA sequences and decodes DNA sequences back to digital data via sequencing.\nFor efficient target data retrieving, existing Polymerase Chain Reaction (PCR)\nbased DNA storage systems apply primers as specific identifiers to tag\ndifferent sets of DNA strands. However, if a primer has collisions with any\npayload in the same DNA tube, the primer cannot safely serve as an identifier\nand must be disabled in this tube. In a DNA storage system with multiple DNA\ntubes, the primer-payload collisions can spread over all DNA tubes, repeatedly\ndisable many primers, and cause a significant overall capacity reduction. This\npaper proposes using a collision-aware data allocation scheme to allocate data\nwith different collisions into different tubes so that a primer banned in a\ntube because of primer-payload collision can be reused in other tubes. This\nallocation helps increase the number of usable primers over all tubes thus\nenhancing the overall storage capacity. The executing time of our scheme is\n$O(n^2)$ to the number of digital data chunks. The scheme serves as a\npre-processing method for any DNA storage system. The evaluation of the\nstate-of-the-art encoding scheme shows that the scheme can increase 20%-25%\noverall storage capacity.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.14732v1"
    },
    {
        "title": "Molecular Communication-Based Intelligent Dopamine Rate Modulator for\n  Parkinson's Disease Treatment",
        "authors": [
            "Elham Baradari and",
            "Ozgur B Akan"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Parkinson's disease (PD) is a progressive neurodegenerative disease, and it\nis caused by the loss of dopaminergic neurons in the basal ganglia (BG).\nCurrently, there is no definite cure for PD, and available treatments mainly\naim to alleviate its symptoms. Due to impaired neurotransmitter-based\ninformation transmission in PD, molecular communication-based approaches can be\nemployed as potential solutions to address this issue. Molecular Communications\n(MC) is a bio-inspired communication method utilizing molecules for carrying\ninformation. This mode of communication stands out for developing\nbio-compatible nanomachines for diagnosing and treating, particularly in\naddressing neurodegenerative diseases like PD, due to its compatibility with\nbiological systems. This study presents a novel treatment method that\nintroduces an Intelligent Dopamine Rate Modulator (IDRM), which is located in\nthe synaptic gap between the substantia nigra pars compacta (SNc) and striatum\nto compensate for insufficiency dopamine release in BG caused by PD. For\nstoring dopamine in the IDRM, dopamine compound (DAC) is swallowed and crossed\nthrough the digestive system, blood circulatory system, blood-brain barrier\n(BBB), and brain extracellular matrix uptakes with IDRMs. Here, the DAC\nconcentration is calculated in these regions, revealing that the required\nexogenous dopamine consistently reaches IDRM. Therefore, the perpetual dopamine\ninsufficiency in BG associated with PD can be compensated. This method reduces\ndrug side effects because dopamine is not released in other brain regions.\nUnlike other treatments, this approach targets the root cause of PD rather than\njust reducing symptoms.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.16564v1"
    },
    {
        "title": "Prospects for non-linear memristors as so-far missing core hardware\n  element for transferless data computing and storage",
        "authors": [
            "Heidemarie Schmidt"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  We like and need Information and Communications Technologies (ICT) for data\nprocessing. This is measureable in the exponential growth of data processed by\nICT, e.g. ICT for cryptocurrency mining and search engines. So far, the energy\ndemand for computing technology has increased by a factor of 1.38 every ten\nyears due to the exponentially increasing use of ICT systems as computing\ndevices. The energy consumption of ICT systems is expected to rise from 1500\nTWh (8% of global electricity consumption) in 2010 to 5700 TWh (14% of global\nelectricity consumption) in 2030. A large part of this energy is required for\nthe continuous data transfer between the separated memory and processor units\nwhich constitute the main components of ICT computing devices in von-Neumann\narchitecture. This at the same time massively slows down the computing power of\nICT systems in the von-Neumann architecture. In addition, due to the increasing\ncomplexity of AI compute algorithms, since 2010 the AI training compute time\ndemand for computing technology increases tenfold every year, for example in\nthe period from 2010 to 2020 from 1x10^{-6} to 1x10^{+4} Petaflops/Day. It has\nbeen theoretically predicted that ICT systems in the neuromorphic computer\narchitecture will circumvent all of this through the use of merged memory and\nprocessor units. However, the core hardware element for this has not yet been\nrealized so far. In this work we discuss the prespectives for non-linear\nresistive switches as the core hardware element for merged memory and processor\nunits in neuromorphic computers.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.20051v1"
    },
    {
        "title": "Closing the Implementation Gap in MC: Fully Chemical Synchronization and\n  Detection for Cellular Receivers",
        "authors": [
            "Bastian Heinlein",
            "Lukas Brand",
            "Malcolm Egan",
            "Maximilian SchÃ¤fer",
            "Robert Schober",
            "Sebastian Lotter"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In the context of the Internet of Bio-Nano Things (IoBNT), nano-devices are\nenvisioned to perform complex tasks collaboratively, i.e., by communicating\nwith each other. One candidate for the implementation of such devices are\nengineered cells due to their inherent biocompatibility. However, because each\nengineered cell has only little computational capabilities, transmitter and\nreceiver (RX) functionalities can afford only limited complexity. In this\npaper, we propose a simple, yet modular, architecture for a cellular RX that is\ncapable of processing a stream of observed symbols using chemical reaction\nnetworks. Furthermore, we propose two specific detector implementations for the\nRX. The first detector is based on a machine learning model that is trained\noffline, i.e., before the cellular RX is deployed. The second detector utilizes\npilot symbol-based training and is therefore able to continuously adapt to\nchanging channel conditions online, i.e., after deployment. To coordinate the\ndifferent chemical processing steps involved in symbol detection, the proposed\ncellular RX leverages an internal chemical timer. Furthermore, the RX is\nsynchronized with the transmitter via external, i.e., extracellular, signals.\nFinally, the proposed architecture is validated using theoretical analysis and\nstochastic simulations. The presented results confirm the feasibility of both\nproposed implementations and reveal that the proposed online learning-based RX\nis able to perform reliable detection even in initially unknown or slowly\nchanging channels. By its modular design and exclusively chemical\nimplementation, the proposed RX contributes towards the realization of\nversatile and biocompatible nano-scale communication networks for IoBNT\napplications narrowing the existing implementation gap in cellular molecular\ncommunication (MC).\n",
        "pdf_link": "http://arxiv.org/pdf/2404.02765v1"
    },
    {
        "title": "UDON: A case for offloading to general purpose compute on CXL memory",
        "authors": [
            "Jon Hermes",
            "Josh Minor",
            "Minjun Wu",
            "Adarsh Patil",
            "Eric Van Hensbergen"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Upcoming CXL-based disaggregated memory devices feature special purpose units\nto offload compute to near-memory. In this paper, we explore opportunities for\noffloading compute to general purpose cores on CXL memory devices, thereby\nenabling a greater utility and diversity of offload.\n  We study two classes of popular memory intensive applications: ML inference\nand vector database as candidates for computational offload. The study uses Arm\nAArch64-based dual-socket NUMA systems to emulate CXL type-2 devices.\n  Our study shows promising results. With our ML inference model partitioning\nstrategy for compute offload, we can place up to 90% data in remote memory with\njust 20% performance trade-off. Offloading Hierarchical Navigable Small World\n(HNSW) kernels in vector databases can provide upto 6.87$\\times$ performance\nimprovement with under 10% offload overhead.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.02868v1"
    },
    {
        "title": "Leveraging Apache Arrow for Zero-copy, Zero-serialization Cluster Shared\n  Memory",
        "authors": [
            "Philip Groet",
            "Joost Hoozemans",
            "Andreas Grapentin",
            "Felix Eberhardt",
            "Zaid Al-Ars",
            "H. Peter Hofstee"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This paper describes a distributed implementation of Apache Arrow that can\nleverage cluster-shared load-store addressable memory that is hardware-coherent\nonly within each node. The implementation is built on the ThymesisFlow\nprototype that leverages the OpenCAPI interface to create a shared address\nspace across a cluster. While Apache Arrow structures are immutable,\nsimplifying their use in a cluster shared memory, this paper creates\ndistributed Apache Arrow tables and makes them accessible in each node.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.03030v1"
    },
    {
        "title": "TEGRA -- Scaling Up Terascale Graph Processing with Disaggregated\n  Computing",
        "authors": [
            "William Shaddix",
            "Mahyar Samani",
            "Marjan Fariborz",
            "S. J. Ben Yoo",
            "Jason Lowe-Power",
            "Venkatesh Akella"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Graphs are essential for representing relationships in various domains,\ndriving modern AI applications such as graph analytics and neural networks\nacross science, engineering, cybersecurity, transportation, and economics.\nHowever, the size of modern graphs are rapidly expanding, posing challenges for\ntraditional CPUs and GPUs in meeting real-time processing demands. As a result,\nhardware accelerators for graph processing have been proposed. However, the\nlargest graphs that can be handled by these systems is still modest often\ntargeting Twitter graph(1.4B edges approximately). This paper aims to address\nthis limitation by developing a graph accelerator capable of terascale graph\nprocessing. Scale out architectures, architectures where nodes are replicated\nto expand to larger datasets, are natural for handling larger graphs. We argue\nthat this approach is not appropriate for very large-scale graphs because it\nleads to under utilization of both memory resources and compute resources.\nAdditionally, vertex and edge processing have different access patterns.\nCommunication overheads also pose further challenges in designing scalable\narchitectures. To overcome these issues, this paper proposes TEGRA, a scale-up\narchitecture for terascale graph processing. TEGRA leverages a composable\ncomputing system with disaggregated resources and a communication architecture\ninspired by Active Messages. By employing direct communication between cores\nand optimizing memory interconnect utilization, TEGRA effectively reduces\ncommunication overhead and improves resource utilization, therefore enabling\nefficient processing of terascale graphs.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.03155v1"
    },
    {
        "title": "Streamlining CXL Adoption for Hyperscale Efficiency",
        "authors": [
            "Angelos Arelakis",
            "Nilesh Shah",
            "Yiannis Nikolakopoulos",
            "Dimitrios Palyvos-Giannas"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In our exploration of Composable Memory systems utilizing CXL, we focus on\novercoming adoption barriers at Hyperscale, underscored by economic models\ndemonstrating Total Cost of Ownership (TCO). While CXL addresses the pressing\nmemory capacity needs of emerging Hyperscale applications, the escalating\ndemands from evolving use cases such as AI outpace the capabilities of current\nCXL solutions. Hyperscalers resort to software-based memory (de)compression\ntechnology, alleviating memory capacity, storage, and network constraints but\nincurring a notable \"Tax\" on Compute CPU cycles. As a pivotal guide to the CXL\ncommunity, Hyperscalers have formulated the groundbreaking Open Compute Project\n(OCP) Hyperscale CXL Tiered Memory Expander specification. If implemented, this\nspecification lowers TCO adoption barriers, enabling diverse CXL deployments at\nboth Hyperscaler and Enterprise levels. We present a CXL integrated solution,\naligning with the aforementioned specification, introducing an\nenergy-efficient, scalable, hardware-accelerated, Lossless Compressed Memory\nCXL Tier. This solution, slated for mid-2024 production and open for\nintegration with Memory Expander controller manufacturers, offers 2-3X CXL\nmemory compression in nanoseconds, delivering a 20-25% reduction in TCO for end\ncustomers without requiring additional physical slots. In our discussion, we\npinpoint areas for collaborative innovation within the CXL Community to\nexpedite software/hardware advancements for CXL Tiered Memory Expansion.\nFurthermore, we delve into unresolved challenges in Pooled deployment and\nexplore potential solutions, collectively aiming to make CXL adoption a \"No\nBrainer\" at Hyperscale.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.03551v1"
    },
    {
        "title": "Multi Digit Ising Mapping for Low Precision Ising Solvers",
        "authors": [
            "Abhishek Kumar Singh",
            "Kyle Jamieson"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The last couple of years have seen an ever-increasing interest in using\ndifferent Ising solvers, like Quantum annealers, Coherent Ising machines, and\nOscillator-based Ising machines, for solving tough computational problems in\nvarious domains. Although the simulations predict massive performance\nimprovements for several tough computational problems, the real implementations\nof the Ising solvers tend to have limited precision, which can cause\nsignificant performance deterioration. This paper presents a novel methodology\nfor mapping the problem on the Ising solvers to artificially increase the\neffective precision. We further evaluate our method for the\nMultiple-Input-Multiple-Output signal detection problem.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.05631v1"
    },
    {
        "title": "Maturity of Vehicle Digital Twins: From Monitoring to Enabling\n  Autonomous Driving",
        "authors": [
            "Robert Klar",
            "Niklas Arvidsson",
            "Vangelis Angelakis"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Digital twinning of vehicles is an iconic application of digital twins, as\nthe concept of twinning dates back to the twinning of NASA space vehicles.\nAlthough digital twins (DTs) in the automotive industry have been recognized\nfor their ability to improve efficiency in design and manufacturing, their\npotential to enhance land vehicle operation has yet to be fully explored. Most\nexisting DT research on vehicle operations, aside from the existing body of\nwork on autonomous guided vehicles (AGVs), focuses on electrified passenger\ncars. However, the use and value of twinning varies depending on the goal,\nwhether it is to provide cost-efficient and sustainable freight transport\nwithout disruptions, sustainable public transport focused on passenger\nwell-being, or fully autonomous vehicle operation. In this context, DTs are\nused for a range of applications, from real-time battery health monitoring to\nenabling fully autonomous vehicle operations. This leads to varying\nrequirements, complexities, and maturities of the implemented DT solutions.\nThis paper analyzes recent trends in DT-driven efficiency gains for freight,\npublic, and autonomous vehicles and discusses their required level of maturity\nbased on a maturity tool. The application of our DT maturity tool reveals that\nmost DTs have reached level 3 and enable real-time monitoring. Additionally,\nDTs of level 5 already exist in closed environments, allowing for restricted\nautonomous operation.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.08438v2"
    },
    {
        "title": "Hybrid Quantum Tabu Search for Solving the Vehicle Routing Problem",
        "authors": [
            "James Holliday",
            "Braeden Morgan",
            "Hugh Churchill",
            "Khoa Luu"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  There has never been a more exciting time for the future of quantum computing\nthan now. Near-term quantum computing usage is now the next XPRIZE. With that\nchallenge in mind we have explored a new approach as a hybrid quantum-classical\nalgorithm for solving NP-Hard optimization problems. We have focused on the\nclassic problem of the Capacitated Vehicle Routing Problem (CVRP) because of\nits real-world industry applications. Heuristics are often employed to solve\nthis problem because it is difficult. In addition, meta-heuristic algorithms\nhave proven to be capable of finding reasonable solutions to optimization\nproblems like the CVRP. Recent research has shown that quantum-only and hybrid\nquantum/classical approaches to solving the CVRP are possible. Where quantum\napproaches are usually limited to minimal optimization problems, hybrid\napproaches have been able to solve more significant problems. Still, the hybrid\napproaches often need help finding solutions as good as their classical\ncounterparts. In our proposed approach, we created a hybrid quantum/classical\nmetaheuristic algorithm capable of finding the best-known solution to a classic\nCVRP problem. Our experimental results show that our proposed algorithm often\noutperforms other hybrid approaches.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.13203v1"
    },
    {
        "title": "Drop-Connect as a Fault-Tolerance Approach for RRAM-based Deep Neural\n  Network Accelerators",
        "authors": [
            "Mingyuan Xiang",
            "Xuhan Xie",
            "Pedro Savarese",
            "Xin Yuan",
            "Michael Maire",
            "Yanjing Li"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Resistive random-access memory (RRAM) is widely recognized as a promising\nemerging hardware platform for deep neural networks (DNNs). Yet, due to\nmanufacturing limitations, current RRAM devices are highly susceptible to\nhardware defects, which poses a significant challenge to their practical\napplicability. In this paper, we present a machine learning technique that\nenables the deployment of defect-prone RRAM accelerators for DNN applications,\nwithout necessitating modifying the hardware, retraining of the neural network,\nor implementing additional detection circuitry/logic. The key idea involves\nincorporating a drop-connect inspired approach during the training phase of a\nDNN, where random subsets of weights are selected to emulate fault effects\n(e.g., set to zero to mimic stuck-at-1 faults), thereby equipping the DNN with\nthe ability to learn and adapt to RRAM defects with the corresponding fault\nrates. Our results demonstrate the viability of the drop-connect approach,\ncoupled with various algorithm and system-level design and trade-off\nconsiderations. We show that, even in the presence of high defect rates (e.g.,\nup to 30%), the degradation of DNN accuracy can be as low as less than 1%\ncompared to that of the fault-free version, while incurring minimal\nsystem-level runtime/energy costs.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.15498v1"
    },
    {
        "title": "Extending Cislunar Communication Network Reach Using Reconfigurable\n  Intelligent Surfaces",
        "authors": [
            "Aamer Mohamed Huroon",
            "Baris Donmez",
            "Yu-Chih Huang",
            "Gunes Karabulut Kurt",
            "Li-Chun Wang"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This study introduces a novel approach to enhance communication networks in\nthe cislunar space by leveraging Reconfigurable Intelligent Surfaces (RIS).\nUsing the ability of RIS to dynamically control electromagnetic waves, this\npaper tackles the challenges of signal attenuation, directivity, and divergence\nin cislunar missions, primarily caused by immense distances and that\nEarth-based station transmitters do not always face the Moon. A new\noptimization problem is formulated, whose objective is to maximize the received\nsignal-to-noise ratio (SNR) for Earth-to-Moon communications. We derive a\nclosed-form solution to the problem of determining the optimal RIS phase shift\nconfiguration based on the effective area of the RIS. Through extensive\nsimulations, this paper demonstrates how optimal adjustments in RIS phase\nshifts can significantly enhance signal integrity, hinting at the substantial\npotential of RIS technology to revolutionize long-distance cislunar\ncommunication.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.15842v1"
    },
    {
        "title": "QREChem: Quantum Resource Estimation Software for Chemistry Applications",
        "authors": [
            "Matthew Otten",
            "Byeol Kang",
            "Dmitry Fedorov",
            "Anouar Benali",
            "Salman Habib",
            "Yuri Alexeev",
            "Stephen K. Gray"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  As quantum hardware continues to improve, more and more application\nscientists have entered the field of quantum computing. However, even with the\nrapid improvements in the last few years, quantum devices, especially for\nquantum chemistry applications, still struggle to perform calculations that\nclassical computers could not calculate. In lieu of being able to perform\nspecific calculations, it is important have a systematic way of estimating the\nresources necessary to tackle specific problems. Standard arguments about\ncomputational complexity provide hope that quantum computers will be useful for\nproblems in quantum chemistry but obscure the true impact of many algorithmic\noverheads. These overheads will ultimately determine the precise point when\nquantum computers will perform better than classical computers. We have\ndeveloped QREChem to provide logical resource estimates for ground state energy\nestimation in quantum chemistry through a Trotter-based quantum phase\nestimation approach. QREChem provides resource estimates which include the\nspecific overheads inherent to problems in quantum chemistry by including\nheuristic estimates of the number of Trotter steps and number of necessary\nancilla, allowing for more accurate estimates of the total number of gates. We\nutilize QREChem to provide logical resource estimates for a variety of small\nmolecules in various basis sets, obtaining estimates in the range of\n$10^7-10^{15}$ for total number of T gates. We also determine estimates for the\nFeMoco molecule and compare all estimates to other resource estimation tools.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.16351v1"
    },
    {
        "title": "QuERLoc: Towards Next-Generation Localization with Quantum-Enhanced\n  Ranging",
        "authors": [
            "Entong He",
            "Yuxiang Yang",
            "Chenshu Wu"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Remarkable advances have been achieved in localization techniques in past\ndecades, rendering it one of the most important technologies indispensable to\nour daily lives. In this paper, we investigate a novel localization approach\nfor future computing by presenting QuERLoc, the first study on localization\nusing quantum-enhanced ranging. By fine-tuning the evolution of an entangled\nquantum probe, quantum ranging can output the information integrated in the\nprobe as a specific mapping of distance-related parameters. QuERLoc is inspired\nby this unique property to measure a special combination of distances between a\ntarget sensor and multiple anchors within one single physical measurement.\nLeveraging this capability, QuERLoc settles two drawbacks of classical\nlocalization approaches: (i) the target-anchor distances must be measured\nindividually and sequentially, and (ii) the resulting optimization problems are\nnon-convex and are sensitive to noise. We first present the theoretical\nformulation of preparing the probing quantum state and controlling its dynamic\nto induce a convexified localization problem, and then solve it efficiently via\noptimization. We conduct extensive numerical analysis of QuERLoc under various\nsettings. The results show that QuERLoc consistently outperforms classical\napproaches in accuracy and closely follows the theoretical lowerbound, while\nmaintaining low time complexity. It achieves a minimum reduction of 73% in RMSE\nand 97.6% in time consumption compared to baselines. By introducing range-based\nquantum localization to the mobile computing community and showing its superior\nperformance, QuERLoc sheds light on next-generation localization technologies\nand opens up new directions for future research.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.16895v3"
    },
    {
        "title": "Asynchronous Neuromorphic Optimization with Lava",
        "authors": [
            "Shay Snyder",
            "Sumedh R. Risbud",
            "Maryam Parsa"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Performing optimization with event-based asynchronous neuromorphic systems\npresents significant challenges. Intel's neuromorphic computing framework,\nLava, offers an abstract application programming interface designed for\nconstructing event-based computational graphs. In this study, we introduce a\nnovel framework tailored for asynchronous Bayesian optimization that is also\ncompatible with Loihi 2. We showcase the capability of our asynchronous\noptimization framework by connecting it with a graph-based satellite scheduling\nproblem running on physical Loihi 2 hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.17052v1"
    },
    {
        "title": "Complete Boolean Algebra for Memristive and Spintronic Asymmetric Basis\n  Logic Functions",
        "authors": [
            "Vaibhav Vyas",
            "Joseph S. Friedman"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The increasing advancement of emerging device technologies that provide\nalternative basis logic sets necessitates the exploration of innovative logic\ndesign automation methodologies. Specifically, emerging computing architectures\nbased on the memristor and the bilayer avalanche spin-diode offer\nnon-commutative or `asymmetric' operations, namely the inverted-input AND\n(IAND) and implication as basis logic gates. Existing logic design techniques\ninadequately leverage the unique characteristics of asymmetric logic functions\nresulting in insufficiently optimized logic circuits. This paper presents a\ncomplete Boolean algebraic framework specifically tailored to asymmetric logic\nfunctions, introducing fundamental identities, theorems and canonical normal\nforms that lay the groundwork for efficient synthesis and minimization of such\nlogic circuits without relying on conventional Boolean algebra. Further, this\npaper establishes a logical relationship between implication and IAND\noperations. A previously proposed modified Karnaugh map method based on a\nsubset of the presented algebraic principles demonstrated a 28% reduction in\ncomputational steps for an algorithmically designed memristive full adder; the\npresently-proposed algebraic framework lays the foundation for much greater\nfuture improvements.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.17068v1"
    },
    {
        "title": "A scoping review of using Large Language Models (LLMs) to investigate\n  Electronic Health Records (EHRs)",
        "authors": [
            "Lingyao Li",
            "Jiayan Zhou",
            "Zhenxiang Gao",
            "Wenyue Hua",
            "Lizhou Fan",
            "Huizi Yu",
            "Loni Hagen",
            "Yongfeng Zhang",
            "Themistocles L. Assimes",
            "Libby Hemphill",
            "Siyuan Ma"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Electronic Health Records (EHRs) play an important role in the healthcare\nsystem. However, their complexity and vast volume pose significant challenges\nto data interpretation and analysis. Recent advancements in Artificial\nIntelligence (AI), particularly the development of Large Language Models\n(LLMs), open up new opportunities for researchers in this domain. Although\nprior studies have demonstrated their potential in language understanding and\nprocessing in the context of EHRs, a comprehensive scoping review is lacking.\nThis study aims to bridge this research gap by conducting a scoping review\nbased on 329 related papers collected from OpenAlex. We first performed a\nbibliometric analysis to examine paper trends, model applications, and\ncollaboration networks. Next, we manually reviewed and categorized each paper\ninto one of the seven identified topics: named entity recognition, information\nextraction, text similarity, text summarization, text classification, dialogue\nsystem, and diagnosis and prediction. For each topic, we discussed the unique\ncapabilities of LLMs, such as their ability to understand context, capture\nsemantic relations, and generate human-like text. Finally, we highlighted\nseveral implications for researchers from the perspectives of data resources,\nprompt engineering, fine-tuning, performance measures, and ethical concerns. In\nconclusion, this study provides valuable insights into the potential of LLMs to\ntransform EHR research and discusses their applications and ethical\nconsiderations.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.03066v2"
    },
    {
        "title": "Exploration of Novel Neuromorphic Methodologies for Materials\n  Applications",
        "authors": [
            "Derek Gobin",
            "Shay Snyder",
            "Guojing Cong",
            "Shruti R. Kulkarni",
            "Catherine Schuman",
            "Maryam Parsa"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Many of today's most interesting questions involve understanding and\ninterpreting complex relationships within graph-based structures. For instance,\nin materials science, predicting material properties often relies on analyzing\nthe intricate network of atomic interactions. Graph neural networks (GNNs) have\nemerged as a popular approach for these tasks; however, they suffer from\nlimitations such as inefficient hardware utilization and over-smoothing. Recent\nadvancements in neuromorphic computing offer promising solutions to these\nchallenges. In this work, we evaluate two such neuromorphic strategies known as\nreservoir computing and hyperdimensional computing. We compare the performance\nof both approaches for bandgap classification and regression using a subset of\nthe Materials Project dataset. Our results indicate recent advances in\nhyperdimensional computing can be applied effectively to better represent\nmolecular graphs.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.04478v1"
    },
    {
        "title": "Fuzzy Logic Weight based Coordination Scheme for Utilizing Electric\n  Vehicle Charging Stations",
        "authors": [
            "Shahid Hussain",
            "Young-Chon Kim"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The larger battery capacities and the longer waiting and charging time of\nelectric vehicles (EVs) results in low utilization of charging stations (CSs).\nThis paper, proposes fuzzy logic weight based coordination (FLWC) scheme to\nenhance the utilization of CSs. Each EV has an associated uncertain information\nincluding stay time and the current state-of-charge (SoC). The fuzzy logic\ncontroller (FLC) analyze these inputs and determines a weight value. The\nproposed FLWC scheme then allocates CSs to the EVs according to the weight\nvalues. The proposed scheme is simulated for 100 EVs and 5 CSs using Matlab.\nThe simulation result shows about 30% improvement in the average utilization of\nCSs as compared to first-come-first-serve (FCFS) based scheme.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.07647v1"
    },
    {
        "title": "TunnelSense: Low-power, Non-Contact Sensing using Tunnel Diodes",
        "authors": [
            "Lim Chang Quan Thaddeus",
            "C. Rajashekar Reddy",
            "Yuvraj Singh Bhadauria",
            "Dhairya Shah",
            "Manoj Gulati",
            "Ambuj Varshney"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Sensing the motion of physical objects in an environment enables numerous\napplications, from tracking occupancy in buildings and monitoring vital signs\nto diagnosing faults in machines. Typically, these application scenarios\ninvolve attaching a sensor, such as an accelerometer, to the object of\ninterest, like a wearable device that tracks our steps. However, many of these\nscenarios require tracking motion in a noncontact manner where the sensor is\nnot in touch with the object. A sensor in such a scenario observes variations\nin radio, light, acoustic, and infrared fields disturbed by the object's\nmotion. Current noncontact sensing mechanisms often require substantial energy\nand involve complex processing on sophisticated hardware. We present\nTunnelSense, a novel mechanism that rethinks noncontact sensing using tunnel\ndiode oscillators. They are highly sensitive to changes in their\nelectromagnetic environments. The motion of an object near a tunnel diode\noscillator induces corresponding changes in its resonant frequency and thus in\nthe generated radio waves. Additionally, the low-power characteristics of the\ntunnel diode allow tags designed using them to operate on less than\n100microwatt of power consumption and with a biasing voltage starting at 70\nmillivolt. This enables prolonged tag operation on a small battery or energy\nharvested from the environment. Among numerous applications enabled by the\nTunnelSense system, this work demonstrates its ability to detect breathing at\ndistances up to 30 centimeter between the subject and the TunnelSense tag.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.09155v1"
    },
    {
        "title": "Evaluation of a Multi-Molecule Molecular Communication Testbed Based on\n  Spectral Sensing",
        "authors": [
            "Alexander Wietfeld",
            "Sebastian Schmidt",
            "Wolfgang Kellerer"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This work presents a novel flow-based molecular communication (MC) testbed\nusing spectral sensing and ink concentration estimation to enable real-time\nmulti-molecule (MUMO) transmission. MUMO communication opens up crucial\nopportunities for increased throughput as well as implementing more complex\ncoding, modulation, and resource allocation strategies for MC testbeds. A\nconcentration estimator using non-invasive spectral sensing at the receiver is\nproposed based on a simple absorption model. We conduct in-depth channel\nimpulse response (CIR) measurements and a preliminary communication performance\nevaluation. Additionally, a simple analytical model is used to check the\nconsistency of the CIRs. The results indicate that by utilizing MUMO\ntransmission, on-off-keying, and a simple difference detector, the testbed can\nachieve up to 3 bits per second for near-error-free communication, which is on\npar with comparable testbeds that utilize more sophisticated coding or\ndetection methods. Our platform lays the ground for implementing MUMO\ncommunication and evaluating various physical layer and networking techniques\nbased on multiple molecule types in future MC testbeds in real time.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.10280v1"
    },
    {
        "title": "Computer Simulation of DNA Computing-Based Boolean Matrix Multiplication",
        "authors": [
            "Muhammad Asad Tariq",
            "Rafay Junaid",
            "Muhammad Mehdy Hasnain",
            "Danyal Farhat"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  DNA computing is an unconventional approach to computing that harnesses the\nparallelism and information storage capabilities of DNA molecules. It has\nemerged as a promising field with potential applications in solving a variety\nof computationally complex problems. This paper explores a DNA computing\nalgorithm for Boolean matrix multiplication proposed by Nobuyuki et al. (2006)\nusing a computer simulation, inspired by similar work done in the past by\nObront (2021) for the DNA computing algorithm developed by Adleman (1994) for\nsolving the Hamiltonian path problem. We develop a Python program to simulate\nthe logical operations involved in the DNA-based Boolean matrix multiplication\nalgorithm. The simulation replicates the key steps of the algorithm, including\nDNA sequence generation and hybridization, without imitating the physical\nbehaviour of the DNA molecules. It is intended to serve as a basic prototype\nfor larger, more comprehensive DNA computing simulators that can be used as\neducational or research tools in the future. Through this work, we aim to\ncontribute to the understanding of DNA-based computing paradigms and their\npotential advantages and trade-offs compared to conventional computing systems,\npaving the way for future research and advancements in this emerging field.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.00407v1"
    },
    {
        "title": "A Computer-Supported Collaborative Learning Environment for Computer\n  Science Education",
        "authors": [
            "Michael Holly",
            "Jannik Hildebrandt",
            "Johanna Pirker"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Skills in the field of computer science (CS) are increasingly in demand.\nOften traditional teaching approaches are not sufficient to teach complex\ncomputational concepts. Interactive and digital learning experiences have been\nshown as valuable tools to support learners in understanding. However, the\nmissing social interaction affects the quality of the learning experience.\nAdding collaborative and competitive elements can make the virtual learning\nenvironment even more social, engaging, and motivating for learners. In this\npaper, we explore the potential of collaborative and competitive elements in an\ninteractive virtual laboratory environment with a focus on computer science\neducation. In an AB study with 35 CS students, we investigated the\neffectiveness of collaborative and competitive elements in a virtual laboratory\nusing interactive visualizations of sorting algorithms.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.03055v1"
    },
    {
        "title": "The Logarithmic Memristor-Based Bayesian Machine",
        "authors": [
            "ClÃ©ment Turck",
            "Kamel-Eddine Harabi",
            "Adrien Pontlevy",
            "ThÃ©o Ballet",
            "Tifenn Hirtzlin",
            "Elisa Vianello",
            "RaphaÃ«l Laurent",
            "Jacques Droulez",
            "Pierre BessiÃ¨re",
            "Marc Bocquet",
            "Jean-Michel Portal",
            "Damien Querlioz"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The demand for explainable and energy-efficient artificial intelligence (AI)\nsystems for edge computing has led to significant interest in electronic\nsystems dedicated to Bayesian inference. Traditional designs of such systems\noften rely on stochastic computing, which offers high energy efficiency but\nsuffers from latency issues and struggles with low-probability values. In this\npaper, we introduce the logarithmic memristor-based Bayesian machine, an\ninnovative design that leverages the unique properties of memristors and\nlogarithmic computing as an alternative to stochastic computing. We present a\nprototype machine fabricated in a hybrid CMOS/hafnium-oxide memristor process.\nWe validate the versatility and robustness of our system through experimental\nvalidation and extensive simulations in two distinct applications: gesture\nrecognition and sleep stage classification. The logarithmic approach simplifies\nthe computational model by converting multiplications into additions and\nenhances the handling of low-probability events, which are crucial in\ntime-dependent tasks. Our results demonstrate that the logarithmic Bayesian\nmachine achieves superior performance in terms of accuracy and energy\nefficiency compared to its stochastic counterpart, particularly in scenarios\ninvolving complex probabilistic models. This work paves the way for the\ndeployment of advanced AI capabilities in edge devices, where power efficiency\nand reliability are paramount.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.03492v1"
    },
    {
        "title": "Beyond Data, Towards Sustainability: A Sydney Case Study on Urban\n  Digital Twins",
        "authors": [
            "Ammar Sohail",
            "Bojie Shen",
            "Muhammad Aamir Cheema",
            "Mohammed Eunus Ali",
            "Anwaar Ulhaq",
            "Muhammad Ali Babar",
            "Asama Qureshi"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  As urban areas grapple with unprecedented challenges stemming from population\ngrowth and climate change, the emergence of urban digital twins offers a\npromising solution. This paper presents a case study focusing on Sydney's urban\ndigital twin, a virtual replica integrating diverse real-time and historical\ndata, including weather, crime, emissions, and traffic. Through advanced\nvisualization and data analysis techniques, the study explores some\napplications of this digital twin in urban sustainability, such as spatial\nranking of suburbs and automatic identification of correlations between\nvariables. Additionally, the research delves into predictive modeling,\nemploying machine learning to forecast traffic crash risks using environmental\ndata, showcasing the potential for proactive interventions. The contributions\nof this work lie in the comprehensive exploration of a city-scale digital twin\nfor sustainable urban planning, offering a multifaceted approach to data-driven\ndecision-making.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.04902v1"
    },
    {
        "title": "The Chorioallantoic Membrane Model: A 3D in vivo Testbed for Design and\n  Analysis of MC Systems",
        "authors": [
            "Maximilian SchÃ¤fer",
            "Andreas Ettner-Sitter",
            "Lukas Brand",
            "Sebastian Lotter",
            "Fardad Vakilipoor",
            "Thiha Aung",
            "Silke Haerteis",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Molecular Communications (MC) research is increasingly focused on\napplications within the human body, such as health monitoring and drug\ndelivery. These applications require testing in realistic and living\nenvironments. Thus, advancing experimental MC research to the next level\nrequires the development of in vivo experimental testbeds. In this paper, we\nintroduce the Chorioallantoic Membrane ( CAM ) model as a versatile 3D in vivo\nMC testbed. The CAM is a highly vascularized membrane formed in fertilized\nchicken eggs and has gained significance in various research fields, including\nbioengineering, cancer research, and drug development. Its versatility,\nreproducibility, and realistic biological properties make the CAM model\nperfectly suited for next-generation MC testbeds, facilitating the transition\nfrom proof-of-concept systems to practical applications. We provide a\ncomprehensive introduction to the CAM model, its properties, and its\napplications in practical research. Additionally, we present a characterization\nof the CAM model as an MC system. As a preliminary experimental study, we\ninvestigate the distribution of fluorescent molecules in the closed-loop\nvascular system of the CAM model. We also derive an approximate analytical\nmodel for the propagation of molecules in closed-loop systems, and show that\nthe proposed model is able to approximate molecule propagation in the CAM\nmodel.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.09875v1"
    },
    {
        "title": "D-SELD: Dataset-Scalable Exemplar LCA-Decoder",
        "authors": [
            "Sanaz Mahmoodi Takaghaj",
            "Jack Sampson"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Neuromorphic computing has recently gained significant attention as a\npromising approach for developing energy-efficient, massively parallel\ncomputing systems inspired by the spiking behavior of the human brain and\nnatively mapping Spiking Neural Networks (SNNs). Effective training algorithms\nfor SNNs are imperative for increased adoption of neuromorphic platforms;\nhowever, SNN training continues to lag behind advances in other classes of ANN.\nIn this paper, we reduce this gap by proposing an innovative encoder-decoder\ntechnique that leverages sparse coding and the Locally Competitive Algorithm\n(LCA) to provide an algorithm specifically designed for neuromorphic platforms.\nUsing our proposed Dataset-Scalable Exemplar LCA-Decoder we reduce the\ncomputational demands and memory requirements associated with training SNNs\nusing error backpropagation methods on increasingly larger training sets. We\noffer a solution that can be scalably applied to datasets of any size. Our\nresults show the highest reported top-1 test accuracy using SNNs on the\nImageNet and CIFAR100 datasets, surpassing previous benchmarks. Specifically,\nwe achieved a record top-1 accuracy of 80.75% on ImageNet (ILSVRC2012\nvalidation set) and 79.32% on CIFAR100 using SNNs.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.10066v2"
    },
    {
        "title": "Beyond Diagonal RIS for 6G Non-Terrestrial Networks: Potentials and\n  Challenges",
        "authors": [
            "Wali Ullah Khan",
            "Asad Mahmood",
            "Muhammad Ali Jamshed",
            "Eva Lagunas",
            "Manzoor Ahmed",
            "Symeon Chatzinotas"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Reconfigurable intelligent surface (RIS) has emerged as a promising\ntechnology in both terrestrial and non-terrestrial networks (NTNs) due to its\nability to manipulate wireless environments for better connectivity.\nSignificant studies have been focused on conventional RIS with diagonal phase\nresponse matrices. This simple RIS architecture, though less expensive, has\nlimited flexibility in engineering the wireless channels. As the latest member\nof RIS technology, beyond diagonal RIS (BD-RIS) has recently been proposed in\nterrestrial setups. Due to the interconnected phase response elements (PREs),\nBD-RIS significantly enhances the control over the wireless environment. This\nwork proposes the potential and challenges of BD-RIS in NTNs. We begin with the\nmotivation and recent advances in BD-RIS. Subsequently, we discuss the\nfundamentals of BD-RIS and NTNs. We then outline the application of BD-RIS in\nNTNs, followed by a case study on BD-RIS enabled non-orthogonal multiple access\nlow earth orbit satellite communication. Finally, we highlight challenges and\nresearch directions with concluding remarks.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.10691v2"
    },
    {
        "title": "Beyond Diagonal IRS Assisted Ultra Massive THz Systems: A Low Resolution\n  Approach",
        "authors": [
            "Wali Ullah Khan",
            "Chandan Kumar Sheemar",
            "Zaid Abdullah",
            "Eva Lagunas",
            "Symeon Chatzinotas"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The terahertz communications have the potential to revolutionize data\ntransfer with unmatched speed and facilitate the development of new\nhigh-bandwidth applications. This paper studies the performance of downlink\nterahertz system assisted by beyond diagonal intelligent reconfigurable surface\n(BD-IRS). For enhanced energy efficiency and low cost, a joint precoding and\nBD-IRS phase shift design satisfying the $1$-bit resolution constraints to\nmaximize the spectral efficiency is presented. The original problem is\nnon-linear, NP-hard, and intricately coupled, and obtaining an optimal solution\nis challenging. To reduce the complexity, we first transform the optimization\nproblem into two problems and then iteratively solve them to achieve an\nefficient solution. Numerical results demonstrate that the proposed approach\nfor the BD-IRS assisted terahertz system significantly enhances the spectral\nefficiency compared to the conventional diagonal IRS assisted system.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.15880v3"
    },
    {
        "title": "Designing Unit Ising Models for Logic Gate Simulation through Integer\n  Linear Programming",
        "authors": [
            "Shunsuke Tsukiyama",
            "Koji Nakano",
            "Xiaotian Li",
            "Yasuaki Ito",
            "Takumi Kato",
            "Yuya Kawamata"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  An Ising model is defined by a quadratic objective function known as the\nHamiltonian, composed of spin variables that can take values of either $-1$ or\n$+1$. The goal is to assign spin values to these variables in a way that\nminimizes the value of the Hamiltonian. Ising models are instrumental in\ntackling many combinatorial optimization problems, leading to significant\nresearch in developing solvers for them. Notably, D-Wave Systems has pioneered\nthe creation of quantum annealers, programmable solvers based on quantum\nmechanics, for these models. This paper introduces unit Ising models, where all\nnon-zero coefficients of linear and quadratic terms are either $-1$ or $+1$.\nDue to the limited resolution of quantum annealers, unit Ising models are more\nsuitable for quantum annealers to find optimal solutions. We propose a novel\ndesign methodology for unit Ising models to simulate logic circuits computing\nBoolean functions through integer linear programming. By optimizing these Ising\nmodels with quantum annealers, we can compute Boolean functions and their\ninverses. With a fixed unit Ising model for a logic circuit, we can potentially\ndesign Application-Specific Unit Quantum Annealers (ASUQAs) for computing the\ninverse function, which is analogous to Application-Specific Integrated\nCircuits (ASICs) in digital circuitry. For instance, if we apply this technique\nto a multiplication circuit, we can design an ASUQA for factorization of two\nnumbers. Our findings suggest a powerful new method for compromising the RSA\ncryptosystem by leveraging ASUQAs in factorization.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.18130v1"
    },
    {
        "title": "Versatile CMOS Analog LIF Neuron for Memristor-Integrated Neuromorphic\n  Circuits",
        "authors": [
            "Nikhil Garg",
            "Davide Florini",
            "Patrick Dufour",
            "Eloir Muhr",
            "Mathieu Faye",
            "Marc Bocquet",
            "Damien Querlioz",
            "Yann Beilliard",
            "Dominique Drouin",
            "Fabien Alibart",
            "Jean-Michel Portal"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Heterogeneous systems with analog CMOS circuits integrated with nanoscale\nmemristive devices enable efficient deployment of neural networks on\nneuromorphic hardware. CMOS Neuron with low footprint can emulate slow temporal\ndynamics by operating with extremely low current levels. Nevertheless, the\ncurrent read from the memristive synapses can be higher by several orders of\nmagnitude, and performing impedance matching between neurons and synapses is\nmandatory. In this paper, we implement an analog leaky integrate and fire (LIF)\nneuron with a voltage regulator and current attenuator for interfacing CMOS\nneurons with memristive synapses. In addition, the neuron design proposes a\ndual leakage that could enable the implementation of local learning rules such\nas voltage-dependent synaptic plasticity. We also propose a connection scheme\nto implement adaptive LIF neurons based on two-neuron interaction. The proposed\ncircuits can be used to interface with a variety of synaptic devices and\nprocess signals of diverse temporal dynamics.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.19667v1"
    },
    {
        "title": "In-Memory Mirroring: Cloning Without Reading",
        "authors": [
            "Simranjeet Singh",
            "Ankit Bende",
            "Chandan Kumar Jha",
            "Vikas Rana",
            "Rolf Drechsler",
            "Sachin Patkar",
            "Farhad Merchant"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In-memory computing (IMC) has gained significant attention recently as it\nattempts to reduce the impact of memory bottlenecks. Numerous schemes for\ndigital IMC are presented in the literature, focusing on logic operations.\nOften, an application's description has data dependencies that must be\nresolved. Contemporary IMC architectures perform read followed by write\noperations for this purpose, which results in performance and energy penalties.\nTo solve this fundamental problem, this paper presents in-memory mirroring\n(IMM). IMM eliminates the need for read and write-back steps, thus avoiding\nenergy and performance penalties. Instead, we perform data movement within\nmemory, involving row-wise and column-wise data transfers. Additionally, the\nIMM scheme enables parallel cloning of entire row (word) with a complexity of\n$\\mathcal{O}(1)$. Moreover, our analysis of the energy consumption of the\nproposed technique using resistive random-access memory crossbar and\nexperimentally validated JART VCM v1b model. The IMM increases energy\nefficiency and shows 2$\\times$ performance improvement compared to conventional\ndata movement methods.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.02921v2"
    },
    {
        "title": "Resistive Memory for Computing and Security: Algorithms, Architectures,\n  and Platforms",
        "authors": [
            "Simranjeet Singh",
            "Farhad Merchant",
            "Sachin Patkar"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Resistive random-access memory (RRAM) is gaining popularity due to its\nability to offer computing within the memory and its non-volatile nature. The\nunique properties of RRAM, such as binary switching, multi-state switching, and\ndevice variations, can be leveraged to design novel techniques and algorithms.\nThis thesis proposes a technique for utilizing RRAM devices in three major\ndirections: i) digital logic implementation, ii) multi-valued computing, and\niii) hardware security primitive design. We proposed new algorithms and\narchitectures and conducted \\textit{experimental studies} on each\nimplementation. Moreover, we developed the electronic design automation\nframework and hardware platforms to facilitate these experiments.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.03843v1"
    },
    {
        "title": "Energy Efficient Knapsack Optimization Using Probabilistic Memristor\n  Crossbars",
        "authors": [
            "Jinzhan Li",
            "Suhas Kumar",
            "Su-in Yi"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Constrained optimization underlies crucial societal problems (for instance,\nstock trading and bandwidth allocation), but is often computationally hard\n(complexity grows exponentially with problem size). The big-data era urgently\ndemands low-latency and low-energy optimization at the edge, which cannot be\nhandled by digital processors due to their non-parallel von Neumann\narchitecture. Recent efforts using massively parallel hardware (such as\nmemristor crossbars and quantum processors) employing annealing algorithms,\nwhile promising, have handled relatively easy and stable problems with sparse\nor binary representations (such as the max-cut or traveling salesman\nproblems).However, most real-world applications embody three features, which\nare encoded in the knapsack problem, and cannot be handled by annealing\nalgorithms - dense and non-binary representations, with destabilizing\nself-feedback. Here we demonstrate a post-digital-hardware-friendly randomized\ncompetitive Ising-inspired (RaCI) algorithm performing knapsack optimization,\nexperimentally implemented on a foundry-manufactured CMOS-integrated\nprobabilistic analog memristor crossbar. Our solution outperforms digital and\nquantum approaches by over 4 orders of magnitude in energy efficiency.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.04332v1"
    },
    {
        "title": "Quantum Ranging Enhanced TDoA Localization",
        "authors": [
            "Entong He",
            "Yuxiang Yang",
            "Chenshu Wu"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Localization is critical to numerous applications. The performance of\nclassical localization protocols is limited by the specific form of distance\ninformation and suffer from considerable ranging errors. This paper foresees a\nnew opportunity by utilizing the exceptional property of entangled quantum\nstates to measure a linear combination of target-anchor distances.\nSpecifically, we consider localization with quantum-based TDoA measurements.\nClassical TDoA ranging takes the difference of two separate measurements.\nInstead, quantum ranging allows TDoA estimation within a single measurement,\nthereby reducing the ranging errors. Numerical simulations demonstrate that the\nnew quantum-based localization significantly outperforms conventional\nalgorithms based on classical ranging, with over 50% gains on average.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.04703v1"
    },
    {
        "title": "Efficient Reinforcement Learning On Passive RRAM Crossbar Array",
        "authors": [
            "Arjun Tyagi",
            "Shubham Sahay"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The unprecedented growth in the field of machine learning has led to the\ndevelopment of deep neuromorphic networks trained on labelled dataset with\ncapability to mimic or even exceed human capabilities. However, for\napplications involving continuous decision making in unknown environments, such\nas rovers for space exploration, robots, unmanned aerial vehicles, etc.,\nexplicit supervision and generation of labelled data set is extremely difficult\nand expensive. Reinforcement learning (RL) allows the agents to take decisions\nwithout any (human/external) supervision or training on labelled dataset.\nHowever, the conventional implementations of RL on advanced digital CPUs/GPUs\nincur a significantly large power dissipation owing to their inherent\nvon-Neumann architecture. Although crossbar arrays of emerging non-volatile\nmemories such as resistive (R)RAMs with their innate capability to perform\nenergy-efficient in situ multiply-accumulate operation appear promising for\nQ-learning-based RL implementations, their limited endurance restricts their\napplication in practical RL systems with overwhelming weight updates. To\naddress this issue and realize the true potential of RRAM-based RL\nimplementations, in this work, for the first time, we perform an\nalgorithm-hardware co-design and propose a novel implementation of Monte Carlo\n(MC) RL algorithm on passive RRAM crossbar array. We analyse the performance of\nthe proposed MC RL implementation on the classical cart-pole problem and\ndemonstrate that it not only outperforms the prior digital and active\n1-Transistor-1-RRAM (1T1R)-based implementations by more than five orders of\nmagnitude in terms of area but is also robust against the spatial and temporal\nvariations and endurance failure of RRAMs.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.08242v1"
    },
    {
        "title": "A Case for Application-Aware Space Radiation Tolerance in Orbital\n  Computing",
        "authors": [
            "Meiqi Wang",
            "Han Qiu",
            "Longnv Xu",
            "Di Wang",
            "Yuanjie Li",
            "Tianwei Zhang",
            "Jun Liu",
            "Hewu Li"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  We are witnessing a surge in the use of commercial off-the-shelf (COTS)\nhardware for cost-effective in-orbit computing, such as deep neural network\n(DNN) based on-satellite sensor data processing, Earth object detection, and\ntask decision.However, once exposed to harsh space environments, COTS hardware\nis vulnerable to cosmic radiation and suffers from exhaustive single-event\nupsets (SEUs) and multi-unit upsets (MCUs), both threatening the functionality\nand correctness of in-orbit computing.Existing hardware and system software\nprotections against radiation are expensive for resource-constrained COTS\nnanosatellites and overwhelming for upper-layer applications due to their\nrequirement for heavy resource redundancy and frequent reboots. Instead, we\nmake a case for cost-effective space radiation tolerance using application\ndomain knowledge. Our solution for the on-satellite DNN tasks, \\name, exploits\nthe uneven SEU/MCU sensitivity across DNN layers and MCUs' spatial correlation\nfor lightweight radiation-tolerant in-orbit AI computing. Our extensive\nexperiments using Chaohu-1 SAR satellite payloads and a hardware-in-the-loop,\nreal data-driven space radiation emulator validate that RedNet can suppress the\ninfluence of radiation errors to $\\approx$ 0 and accelerate the on-satellite\nDNN inference speed by 8.4%-33.0% at negligible extra costs.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.11853v1"
    },
    {
        "title": "Integration of Quantum Accelerators into HPC: Toward a Unified Quantum\n  Platform",
        "authors": [
            "Amr Elsharkawy",
            "Xiaorang Guo",
            "Martin Schulz"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  To harness the power of quantum computing (QC) in the near future, tight and\nefficient integration of QC with high performance computing (HPC)\ninfrastructure (both on the software (SW) and the hardware (HW) level) is\ncrucial. This paper addresses the development of a unified quantum platform\n(UQP) and how it is being integrated into the HPC ecosystem. It builds on the\nconcepts of hybrid high performance computing - quantum computing (HPCQC)\nworkflows and a unified HPCQC toolchain, introduced in our previous work and\nmakes the next needed step: it unifies the low-level interface between the\nexisting classical HPC systems and the emerging quantum hardware technologies,\nincluding but not limited to machines based on superconducting qubits, neutral\natoms or trapped ions. The UQP consists of three core components: a runtime\nlibrary, an instruction set architecture (ISA) and a quantum control processor\n(QCP) micro-architecture. In particular, this work contributes a unified HPCQC\nruntime library that bridges the gap between programming systems built on\nquantum intermediate representation (QIR) standard with a novel, unified hybrid\nISA. It then introduces the initial extension of an ISA and QCP\nmicro-architecture to be platform and technology agnostic and enables it as an\nefficient execution platform. The UQP has been verified to ensure correctness.\nFurther, our performance analysis shows that the execution time and memory\nrequirements of the runtime library scale super-linearly with number of qubits,\nwhich is critical to support scalability efforts in QC hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.18527v1"
    },
    {
        "title": "Employing Vector Field Techniques on the Analysis of Memristor Cellular\n  Nonlinear Networks Cell Dynamics",
        "authors": [
            "Chandan Singh",
            "Vasileios Ntinas",
            "Dimitrios Prousalis",
            "Yongmin Wang",
            "Ahmet Samil Demirkol",
            "Ioannis Messaris",
            "Vikas Rana",
            "Stephan Menzel",
            "Alon Ascoli",
            "Ronald Tetzlaff"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This paper introduces an innovative graphical analysis tool for investigating\nthe dynamics of Memristor Cellular Nonlinear Networks (M-CNNs) featuring\n2nd-order processing elements, known as M-CNN cells. In the era of specialized\nhardware catering to the demands of intelligent autonomous systems, the\nintegration of memristors within Cellular Nonlinear Networks (CNNs) has emerged\nas a promising paradigm due to their exceptional characteristics. However, the\nstandard Dynamic Route Map (DRM) analysis, applicable to 1st-order systems,\nfails to address the intricacies of 2nd-order M-CNN cell dynamics, as well the\n2nd-order DRM (DRM2) exhibits limitations on the graphical illustration of\nlocal dynamical properties of the M-CNN cells, e.g. state derivative's\nmagnitude. To address this limitation, we propose a novel integration of M-CNN\ncell vector field into the cell's phase portrait, enhancing the analysis\nefficacy and enabling efficient M-CNN cell design. A comprehensive exploration\nof M-CNN cell dynamics is presented, showcasing the utility of the proposed\ngraphical tool for various scenarios, including bistable and monostable\nbehavior, and demonstrating its superior ability to reveal subtle variations in\ncell behavior. Through this work, we offer a refined perspective on the\nanalysis and design of M-CNNs, paving the way for advanced applications in edge\ncomputing and specialized hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.03260v1"
    },
    {
        "title": "C-Nash: A Novel Ferroelectric Computing-in-Memory Architecture for\n  Solving Mixed Strategy Nash Equilibrium",
        "authors": [
            "Yu Qian",
            "Kai Ni",
            "Thomas KÃ¤mpfe",
            "Cheng Zhuo",
            "Xunzhao Yin"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The concept of Nash equilibrium (NE), pivotal within game theory, has\ngarnered widespread attention across numerous industries. Recent advancements\nintroduced several quantum Nash solvers aimed at identifying pure strategy NE\nsolutions (i.e., binary solutions) by integrating slack terms into the\nobjective function, commonly referred to as slack-quadratic unconstrained\nbinary optimization (S-QUBO). However, incorporation of slack terms into the\nquadratic optimization results in changes of the objective function, which may\ncause incorrect solutions. Furthermore, these quantum solvers only identify a\nlimited subset of pure strategy NE solutions, and fail to address mixed\nstrategy NE (i.e., decimal solutions), leaving many solutions undiscovered. In\nthis work, we propose C-Nash, a novel ferroelectric computing-in-memory (CiM)\narchitecture that can efficiently handle both pure and mixed strategy NE\nsolutions. The proposed architecture consists of (i) a transformation method\nthat converts quadratic optimization into a MAX-QUBO form without introducing\nadditional slack variables, thereby avoiding objective function changes; (ii) a\nferroelectric FET (FeFET) based bi-crossbar structure for storing payoff\nmatrices and accelerating the core vector-matrix-vector (VMV) multiplications\nof QUBO form; (iii) A winner-takes-all (WTA) tree implementing the MAX form and\na two-phase based simulated annealing (SA) logic for searching NE solutions.\nEvaluations show that C-Nash has up to 68.6% increase in the success rate for\nidentifying NE solutions, finding all pure and mixed NE solutions rather than\nonly a portion of pure NE solutions, compared to D-Wave based quantum\napproaches. Moreover, C-Nash boasts a reduction up to 157.9X/79.0X in\ntime-to-solutions compared to D-Wave 2000 Q6 and D-Wave Advantage 4.1,\nrespectively.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.04169v1"
    },
    {
        "title": "Experimental Characterization of Hydrodynamic Gating-Based Molecular\n  Communication Transmitter",
        "authors": [
            "Eren Akyol",
            "Ahmet Baha Ozturk",
            "Iman Mokari Bolhassan",
            "Murat Kuscu"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Molecular communication (MC) is a bio-inspired method of transmitting\ninformation using biochemical signals, promising for novel medical,\nagricultural, and environmental applications at the intersection of bio-,\nnano-, and communication technologies. Developing reliable MC systems for\nhigh-rate information transfer remains challenging due to the complex and\ndynamic nature of application environments and the physical and resource\nlimitations of micro/nanoscale transmitters and receivers. Microfluidics can\nhelp overcome many such practical challenges by enabling testbeds that can\nreplicate the application media with precise control over flow conditions.\nHowever, existing microfluidic MC testbeds face significant limitations in\nchemical signal generation with programmable signal waveforms, e.g., in terms\nof pulse width. To tackle this, we previously proposed a practical microfluidic\nMC transmitter architecture based on the hydrodynamic gating technique, a\nprevalent chemical waveform generation method. This paper reports the\nexperimental validation and characterization of this method, examining its\nprecision in terms of spatiotemporal control on the generated molecular\nconcentration pulses. We detail the fabrication of the transmitter, its working\nmechanism and discuss its potential limitations based on empirical data. We\nshow that the microfluidic transmitter is capable of providing precise,\nprogrammable, and reproducible molecular concentration pulses, which would\nfacilitate the experimental research in MC.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.09835v1"
    },
    {
        "title": "Green Probabilistic Semantic Communication over Wireless Networks",
        "authors": [
            "Ruopeng Xu",
            "Zhaohui Yang",
            "Yijie Mao",
            "Chongwen Huang",
            "Qianqian Yang",
            "Lexi Xu",
            "Wei Xu",
            "Zhaoyang Zhang"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In this paper, we propose a multi-user green semantic communication system\nfacilitated by a probabilistic knowledge graph (PKG). By integrating\nprobability into the knowledge graph, we enable probabilistic semantic\ncommunication (PSC) and represent semantic information accordingly. On this\nbasis, a semantic compression model designed for multi-user downlink\ntask-oriented communication is introduced, utilizing the semantic compression\nratio (SCR) as a parameter to connect the computation and communication\nprocesses of information transmission. Based on the rate-splitting multiple\naccess (RSMA) technology, we derive mathematical expressions for system\ntransmission energy consumption and related formulations. Subsequently, the\nmulti-user green semantic communication system is modeled and the optimal\nproblem with the goal of minimizing system energy consumption comprehensively\nconsidering the computation and communication process under given constrains is\nformulated. In order to address the optimal problem, we propose an alternating\noptimization algorithm that tackles sub-problems of power allocation and\nbeamforming design, semantic compression ratio, and computation capacity\nallocation. Simulation results validate the effectiveness of our approach,\ndemonstrating the superiority of our system over methods using Space Division\nMultiple Access (SDMA) and non-orthogonal multiple access (NOMA) instead of\nRSMA, and highlighting the benefits of our PSC compression model.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.11446v1"
    },
    {
        "title": "Sustainable Volunteer Engagement: Ensuring Potential Retention and Skill\n  Diversity for Balanced Workforce Composition in Crowdsourcing Paradigm",
        "authors": [
            "Riya Samanta",
            "Soumya K Ghosh"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Crowdsourcing (CS) faces the challenge of managing complex, skill-demanding\ntasks, which requires effective task assignment and retention strategies to\nsustain a balanced workforce. This challenge has become more significant in\nVolunteer Crowdsourcing Services (VCS). This study introduces Workforce\nComposition Balance (WCB), a novel framework designed to maintain workforce\ndiversity in VCS by dynamically adjusting retention decisions. The WCB\nframework integrates the Volunteer Retention and Value Enhancement (VRAVE)\nalgorithm with advanced skill-based task assignment methods. It ensures\nefficient remuneration policy for both assigned and unassigned potential\nvolunteers by incorporating their potential levels, participation dividends,\nand satisfaction scores. Comparative analysis with three state-of-the-art\nbaselines on real dataset shows that our WCB framework achieves 1.4 times\nbetter volunteer satisfaction and a 20% higher task retention rate, with only a\n12% increase in remuneration. The effectiveness of the proposed WCB approach is\nto enhance the volunteer engagement and their long-term retention, thus making\nit suitable for functioning of social good applications where a potential and\nskilled volunteer workforce is crucial for sustainable community services.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.11498v2"
    },
    {
        "title": "Empowering Volunteer Crowdsourcing Services: A Serverless-assisted,\n  Skill and Willingness Aware Task Assignment Approach for Amicable Volunteer\n  Involvement",
        "authors": [
            "Riya Samanta",
            "Biswajeet Sethi",
            "Soumya K Ghosh"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Volunteer crowdsourcing (VCS) leverages citizen interaction to address\nchallenges by utilizing individuals' knowledge and skills. Complex social tasks\noften require collaboration among volunteers with diverse skill sets, and their\nwillingness to engage is crucial. Matching tasks with the most suitable\nvolunteers remains a significant challenge. VCS platforms face unpredictable\ndemands in terms of tasks and volunteer requests, complicating the prediction\nof resource requirements for the volunteer-to-task assignment process. To\naddress these challenges, we introduce the Skill and Willingness-Aware\nVolunteer Matching (SWAM) algorithm, which allocates volunteers to tasks based\non skills, willingness, and task requirements. We also developed a serverless\nframework to deploy SWAM. Our method outperforms conventional solutions,\nachieving a 71% improvement in end-to-end latency efficiency. We achieved a 92%\ntask completion ratio and reduced task waiting time by 56%, with an overall\nutility gain 30% higher than state-of-the-art baseline methods. This framework\ncontributes to generating effective volunteer and task matches, supporting\ngrassroots community coordination and fostering citizen involvement, ultimately\ncontributing to social good.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.11510v1"
    },
    {
        "title": "A Systematic Literature Review on the Use of Blockchain Technology in\n  Transition to a Circular Economy",
        "authors": [
            "Ishmam Abid",
            "S. M. Zuhayer Anzum Fuad",
            "Mohammad Jabed Morshed Chowdhury",
            "Mehruba Sharmin Chowdhury",
            "Md Sadek Ferdous"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The circular economy has the potential to increase resource efficiency and\nminimize waste through the 4R framework of reducing, reusing, recycling, and\nrecovering. Blockchain technology is currently considered a valuable aid in the\ntransition to a circular economy. Its decentralized and tamper-resistant nature\nenables the construction of transparent and secure supply chain management\nsystems, thereby improving product accountability and traceability. However,\nthe full potential of blockchain technology in circular economy models will not\nbe realized until a number of concerns, including scalability,\ninteroperability, data protection, and regulatory and legal issues, are\naddressed. More research and stakeholder participation are required to overcome\nthese limitations and achieve the benefits of blockchain technology in\npromoting a circular economy. This article presents a systematic literature\nreview (SLR) that identified industry use cases for blockchain-driven circular\neconomy models and offered architectures to minimize resource consumption,\nprices, and inefficiencies while encouraging the reuse, recycling, and recovery\nof end-of-life products. Three main outcomes emerged from our review of 41\ndocuments, which included scholarly publications, Twitter-linked information,\nand Google results. The relationship between blockchain and the 4R framework\nfor circular economy; discussion the terminology and various forms of\nblockchain and circular economy; and identification of the challenges and\nobstacles that blockchain technology may face in enabling a circular economy.\nThis research shows how blockchain technology can help with the transition to a\ncircular economy. Yet, it emphasizes the importance of additional study and\nstakeholder participation to overcome potential hurdles and obstacles in\nimplementing blockchain-driven circular economy models.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.11664v1"
    },
    {
        "title": "Annealing-inspired training of an optical neural network with ternary\n  weights",
        "authors": [
            "Anas Skalli",
            "Mirko Goldmann",
            "Nasibeh Haghighi",
            "Stephan Reitzenstein",
            "James A. Lott",
            "Daniel Brunner"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Artificial neural networks (ANNs) represent a fundamentally connectionnist\nand distributed approach to computing, and as such they differ from classical\ncomputers that utilize the von Neumann architecture. This has revived research\ninterest in new unconventional hardware to enable more efficient\nimplementations of ANNs rather than emulating them on traditional machines. In\norder to fully leverage the capabilities of this new generation of ANNs,\noptimization algorithms that take into account hardware limitations and\nimperfections are necessary. Photonics represents a particularly promising\nplatform, offering scalability, high speed, energy efficiency, and the\ncapability for parallel information processing. Yet, fully fledged\nimplementations of autonomous optical neural networks (ONNs) with in-situ\nlearning remain scarce. In this work, we propose a ternary weight architecture\nhigh-dimensional semiconductor laser-based ONN. We introduce a simple method\nfor achieving ternary weights with Boolean hardware, significantly increasing\nthe ONN's information processing capabilities. Furthermore, we design a novel\nin-situ optimization algorithm that is compatible with, both, Boolean and\nternary weights, and provide a detailed hyperparameter study of said algorithm\nfor two different tasks. Our novel algorithm results in benefits, both in terms\nof convergence speed and performance. Finally, we experimentally characterize\nthe long-term inference stability of our ONN and find that it is extremely\nstable with a consistency above 99\\% over a period of more than 10 hours,\naddressing one of the main concerns in the field. Our work is of particular\nrelevance in the context of in-situ learning under restricted hardware\nresources, especially since minimizing the power consumption of auxiliary\nhardware is crucial to preserving efficiency gains achieved by non-von Neumann\nANN implementations.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.01042v2"
    },
    {
        "title": "Acoustic Levitation for Environmental Remediation: An Effective Approach\n  for Containment and Forecasting of Oil Spills",
        "authors": [
            "L Rochit",
            "Nithish Kumar N",
            "Devi Priya V S",
            "Sibi Chakkaravarthy Sethuraman",
            "Anitha Subramanian"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The ocean ecology is badly impacted by large-scale oil spills, plastic waste,\nand chemical pollution, which destroy ecosystems and endanger marine life.\nAcknowledging the detrimental effects of oil spills on ecosystems, our research\naims to establish the foundation for creative methods to lessen their impact.\nWith an emphasis on the containment and prediction of oil spills, this research\ninvestigates the potential of acoustic levitation as a cutting-edge technique\nfor environmental cleanup. Effectively separating and eliminating pollutants\nwithout causing additional ecological harm is a major issue for traditional oil\nspill cleanup techniques. Acoustic levitation provides a non-invasive,\naccurate, and effective alternative by using sound waves to precisely and\nsubtly separate oil droplets from water in controlled environments. This\nproposed approach can reduce the negative effects on the environment and\nincrease the efficacy of cleanup efforts. The findings have been examined and\nassessed by proof of concept experiments with oil droplets, identifying the\nrelationship between the intensity of ultrasonic pressure and the proportion of\noil droplets collected.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.01642v1"
    },
    {
        "title": "Neuromorphic Heart Rate Monitors: Neural State Machines for Monotonic\n  Change Detection",
        "authors": [
            "Alessio Carpegna",
            "Chiara De Luca",
            "Federico Emanuele Pozzi",
            "Alessandro Savino",
            "Stefano Di Carlo",
            "Giacomo Indiveri",
            "Elisa Donati"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Detecting monotonic changes in heart rate (HR) is crucial for early\nidentification of cardiac conditions and health management. This is\nparticularly important for dementia patients, where HR trends can signal stress\nor agitation. Developing wearable technologies that can perform always-on\nmonitoring of HRs is essential to effectively detect slow changes over extended\nperiods of time. However, designing compact electronic circuits that can\nmonitor and process bio-signals continuously, and that can operate in a\nlow-power regime to ensure long-lasting performance, is still an open\nchallenge. Neuromorphic technology offers an energy-efficient solution for\nreal-time health monitoring. We propose a neuromorphic implementation of a\nNeural State Machine (NSM) network to encode different health states and switch\nbetween them based on the input stimuli. Our focus is on detecting monotonic\nstate switches in electrocardiogram data to identify progressive HR increases.\nThis innovative approach promises significant advancements in continuous health\nmonitoring and management.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.02618v1"
    },
    {
        "title": "Semantic Communication for Efficient Point Cloud Transmission",
        "authors": [
            "Shangzhuo Xie",
            "Qianqian Yang",
            "Yuyi Sun",
            "Tianxiao Han",
            "Zhaohui Yang",
            "Zhiguo Shi"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  As three-dimensional acquisition technologies like LiDAR cameras advance, the\nneed for efficient transmission of 3D point clouds is becoming increasingly\nimportant. In this paper, we present a novel semantic communication (SemCom)\napproach for efficient 3D point cloud transmission. Different from existing\nmethods that rely on downsampling and feature extraction for compression, our\napproach utilizes a parallel structure to separately extract both global and\nlocal information from point clouds. This system is composed of five key\ncomponents: local semantic encoder, global semantic encoder, channel encoder,\nchannel decoder, and semantic decoder. Our numerical results indicate that this\napproach surpasses both the traditional Octree compression methodology and\nalternative deep learning-based strategies in terms of reconstruction quality.\nMoreover, our system is capable of achieving high-quality point cloud\nreconstruction under adverse channel conditions, specifically maintaining a\nreconstruction quality of over 37dB even with severe channel noise.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.03319v1"
    },
    {
        "title": "Delay Balancing with Clock-Follow-Data: Optimizing Area Delay Trade-offs\n  for Robust Rapid Single Flux Quantum Circuits",
        "authors": [
            "Robert S. Aviles",
            "Phalgun G K",
            "Peter A. Beerel"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This paper proposes an algorithm for synthesis of clock-follow-data designs\nthat provides robustness against timing violations for RSFQ circuits while\nmaintaining high performance and minimizing area costs. Since superconducting\nlogic gates must be clocked, managing data flow is a challenging problem that\noften requires the insertion of many path balancing D Flips (DFFs) to properly\nsequence data, leading to a substantial increase in area. To address this\nchallenge, we present an algorithm to insert DFFs into clock-follow-data RSFQ\ncircuits that partially balances the delays within the circuit to achieve a\ntarget throughput while minimizing area. Our algorithm can account for expected\ntiming variations and, by adjusting the bias of the clock network and clock\nfrequency, we can mitigate unexpected timing violations post-fabrication.\nQuantifying the benefits of our approach with a benchmark suite with nominal\ndelays, our designs offer an average 1.48x improvement in area delay product\n(ADP) over high frequency full path balancing (FPB) designs and a 2.07x\nimprovement in ADP over the state of the art robust circuits provided by\nstate-of-the-art (SOTA) multi-phase clocking solutions.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.04944v1"
    },
    {
        "title": "Towards 3D AI Hardware: Fine-Grain Hardware Characterization of 3D\n  Stacks for Heterogeneous System Integration & AI Systems",
        "authors": [
            "Eren Kurshan",
            "Paul Franzon"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  3D integration offers key advantages in improving system performance and\nefficiency for the End-of-Scaling era. It enables the incorporation of\nheterogeneous system components and disparate technologies, eliminates off-chip\ncommunication constraints, reduces on-chip latency and total power dissipation.\nMoreover, AIs demand for increased computational power, larger GPU cache\ncapacity, energy efficiency and low power custom AI hardware integration all\nserve as drivers for 3D integration. Although 3D advantages such as enhanced\ninterconnectivity and increased performance have been demonstrated through\nnumerous technology sites, heterogeneous 3D system design raises numerous\nunanswered questions. Among the primary challenges are the temperature and\nlifetime reliability issues caused by the complex interaction patterns among\nsystem components. Such interactions are harder to model with current modeling\ntools and require detailed hardware characterization. This study presents the\nlatest drivers for 3D integration and the resulting need for hardware emulation\nframeworks. It then presents a design to profile power, temperature, noise,\ninter-layer bandwidth and lifetime reliability characterization that can\nemulate a wide range of stacking alternatives. This framework allows for\ncontrolling activity levels at the macro-level, along with customized sensor\ninfrastructure to characterize heat propagation, inter-layer noise, power\ndelivery, reliability and inter-connectivity as well as the interactions among\ncritical design objectives.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.10539v1"
    },
    {
        "title": "QAMNet: Fast and Efficient Optical QAM Neural Networks",
        "authors": [
            "Marc Gong Bacvanski",
            "Sri Krishna Vadlamani",
            "Kfir Sulimany",
            "Dirk Robert Englund"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The energy consumption of neural network inference has become a topic of\nparamount importance with the growing success and adoption of deep neural\nnetworks. Analog optical neural networks (ONNs) can reduce the energy of\nmatrix-vector multiplication in neural network inference below that of digital\nelectronics. However, realizing this promise remains challenging due to\ndigital-to-analog conversion: even at low bit precisions $b$, encoding the\n$2^b$ levels of digital weights and inputs into the analog domain requires\nspecialized and power-hungry electronics. Faced with similar challenges, the\nfield of telecommunications has developed the complex-valued\nQuadrature-Amplitude Modulation (QAM), the workhorse modulation format for\ndecades. QAM maximally exploits the complex amplitude to provide a quadratic\n$O(N^2) \\to O(N)$ energy saving over intensity-only modulation. Inspired by\nthis advantage, this work introduces QAMNet, an optical neural network hardware\nand architecture with superior energy consumption to existing ONNs, that fully\nutilizes the complex nature of the amplitude of light with QAM. When\nimplemented with conventional telecommunications equipment, we show that QAMNet\naccelerates complex-valued deep neural networks with accuracies\nindistinguishable from digital hardware, based on physics-based simulations.\nCompared to standard ONNs, we find that QAMNet ONNs: (1) attain higher accuracy\nabove moderate levels of total bit precision, (2) are more accurate above low\nenergy budgets, and (3) are an optimal choice when hardware bit precision is\nlimited.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.12305v2"
    },
    {
        "title": "Is 3D chip technology the next growth engine for performance\n  improvement?",
        "authors": [
            "Philip Emma",
            "Eren Kurshan"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The semiconductor industry is reaching a fascinating confluence in several\nevolutionary trends that will likely lead to a number of revolutionary changes\nin how computer systems are designed, implemented, scaled, and used. Since\nMoores Law, which has driven the evolution in systems for the last several\ndecades, is imminently approaching real and severe limitations, the ability to\ncreate three-dimensional,3D, device stacks appears promising as a way to\ncontinue to integrate more devices into a chip.While on the one hand, this\nnascent ability to make 3D technology can be interpreted as merely an extension\nof Moores Law, on the other hand, the fact that systems can now be integrated\nacross multiple planes poses some novel opportunities, as well as serious\nchallenges and questions. In this paper, we explore these various challenges\nand opportunities and discuss structures and systems that are likely to be\nfacilitated by 3D technology. We also describe the ways in which these systems\nare likely to change. Since 3D technology offers some different value\npropositions, we expect that some of the most important ways in which 3D\ntechnology will likely impact our approach to future systems design,\nimplementation, and usage are not yet obvious to most system designers, and we\noutline several of them.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.14527v1"
    },
    {
        "title": "Enhanced Drug Delivery via Localization-Enabled Relaying in Molecular\n  Communication Nanonetworks",
        "authors": [
            "Ethungshan Shitiri",
            "Akarsh Yadav",
            "Sergi Abadal",
            "Eduard AlarcÃ³n",
            "Ho-Shin Cho"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Intra-body nanonetworks hold promise for advancing targeted drug delivery\n(TDD) systems through molecular communications (MC). In the baseline MC-TDD\nsystem, drug-loaded nanomachines (DgNs) are positioned near the infected\ntissues to deliver drug molecules directly. To mitigate the decline in drug\ndelivery efficiency caused by diffusion, we propose an enhanced MC-TDD system\nwith a relay network. This network employs a novel localization-enabled\nrelaying mechanism, where a nano-controller broadcasts a localization signal.\nDgNs then measure the received signal strength against thresholds to determine\ntheir clusters relative to the infected tissue. Additionally, our study\nconsiders the effect of multiple absorbing DgNs on the channel impulse response\n(CIR), a factor overlooked in previous works. Our approach improves drug\ndelivery efficiency by $17\\%$ compared to the baseline system. Importantly, we\nfind that optimizing CIR is crucial for enhancing drug delivery efficiency.\nThese findings pave the way for further research into optimizing CIR-based\nrelay selection, as well as investigating the impact of factors such as drug\nmolecule lifespan, obstruction probabilities, and flow dynamics.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.18616v1"
    },
    {
        "title": "Building a simple oscillator based Ising machine for research and\n  education",
        "authors": [
            "Bernd Ulmann",
            "Shrish Roy"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Oscillator based Ising machines are non-von-Neumann machines ideally suited\nfor solving combinatorial problems otherwise intractable on classic\nstored-program digital computers due to their run-time complexity. Possible\nfuture applications are manifold ranging from quantum simulations to protein\nfolding and are of high academic and commercial interest as well. Described in\nthe following is a very simple such machine aimed at educational and research\napplications.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.00523v1"
    },
    {
        "title": "Heracles: A HfO$\\mathrm{_2}$ Ferroelectric Capacitor Compact Model for\n  Efficient Circuit Simulations",
        "authors": [
            "Luca Fehlings",
            "Md Hanif Ali",
            "Paolo Gibertini",
            "Egidio A. Gallicchio",
            "Udayan Ganguly",
            "Veeresh Deshpande",
            "Erika Covi"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This paper presents a physics-based compact model for circuit simulations in\na SPICE environment for HfO2-based ferroelectric capacitors (FeCaps). The model\nhas been calibrated based on experimental data obtained from HfO2-based FeCaps.\nA thermal model with an accurate description of the device parasitics is\nincluded to derive precise device characteristics based on first principles.\nThe model incorporates statistical data that enables Monte Carlo analysis based\non realistic distributions, thereby making it particularly well-suited for\ndesign-technology co-optimization (DTCO). Furthermore, the model is\ndemonstrated in circuit simulations using an integrated circuit with current\nprogramming, wherein partial switching of the ferroelectric polarization is\nobserved. Finally, the model was benchmarked in an array simulation, reaching\nconvergence in 1.8 s with an array size of 100 kb.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.07791v1"
    },
    {
        "title": "Gain Cell-Based Analog Content Addressable Memory for Dynamic\n  Associative tasks in AI",
        "authors": [
            "Paul-Philipp Manea",
            "Nathan Leroux",
            "Emre Neftci",
            "John Paul Strachan"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Analog Content Addressable Memories (aCAMs) have proven useful for\nassociative in-memory computing applications like Decision Trees, Finite State\nMachines, and Hyper-dimensional Computing. While non-volatile implementations\nusing FeFETs and ReRAM devices offer speed, power, and area advantages, they\nsuffer from slow write speeds and limited write cycles, making them less\nsuitable for computations involving fully dynamic data patterns. To address\nthese limitations, in this work, we propose a capacitor gain cell-based aCAM\ndesigned for dynamic processing, where frequent memory updates are required.\nOur system compares analog input voltages to boundaries stored in capacitors,\nenabling efficient dynamic tasks. We demonstrate the application of aCAM within\ntransformer attention mechanisms by replacing the softmax-scaled dot-product\nsimilarity with aCAM similarity, achieving competitive results. Circuit\nsimulations on a TSMC 28 nm node show promising performance in terms of energy\nefficiency, precision, and latency, making it well-suited for fast, dynamic AI\napplications.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.09755v1"
    },
    {
        "title": "ZONIA: a Zero-Trust Oracle System for Blockchain IoT Applications",
        "authors": [
            "Lorenzo Gigli",
            "Ivan Zyrianoff",
            "Federico Montori",
            "Luca Sciullo",
            "Carlos Kamienski",
            "Marco Di Felice"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The rapid expansion of the Internet of Things (IoT) has led to significant\ndata reliability and system transparency challenges, aggravated by the\ncentralized nature of existing IoT architectures. This centralization often\nresults in siloed data ecosystems, where interoperability issues and opaque\ndata handling practices compromise both the utility and trustworthiness of IoT\napplications. To address these issues, we introduce ZONIA (Zero-trust Oracle\nNetwork for IoT Applications), a novel blockchain oracle system designed to\nenhance data integrity and decentralization in IoT environments. Unlike\ntraditional approaches that rely on Trusted Execution Environments and\ncentralized data sources, ZONIA utilizes a decentralized, zero-trust model that\nallows for anonymous participation and integrates multiple data sources to\nensure fairness and reliability. This paper outlines ZONIA's architecture,\nwhich supports semantic and geospatial queries, details its data reliability\nmechanisms, and presents a comprehensive evaluation demonstrating its\nscalability and resilience against data falsification and collusion attacks.\nBoth analytical and experimental results demonstrate ZONIA's scalability,\nshowcasing its feasibility to handle an increasing number of nodes in the\nsystem under different system conditions and workloads. Furthermore, the\nimplemented reputation mechanism significantly enhances data accuracy,\nmaintaining high reliability even when 40\\% of nodes exhibit malicious\nbehavior.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.10532v1"
    },
    {
        "title": "End-to-End Mathematical Modeling of Stress Communication Between Plants",
        "authors": [
            "Ahmet B. Kilic",
            "Ozgur B. Akan"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Molecular Communication (MC) is an important communication paradigm found in\nnature. Odor-based Molecular Communication (OMC) is a specific type of MC with\npromising potential and a wide range of applications. In this paper, we examine\nOMC communication between plants in the context of stress communication.\nSpecifically, we explore how plants use Biological Volatile Organic Compounds\n(BVOCs) to convey information about the stresses they are experiencing to\nneighboring plants. We constructed an end-to-end mathematical model that\ndiscovers the underlying physical and biological phenomena affecting stress\ncommunication. To the best of our knowledge, this is the first study to model\nthis end-to-end stress communication. We numerically analyzed our system under\ndifferent scenarios using MATLAB. Using experimental data from the literature,\nwe demonstrated that continuous gene regulation can approximate BVOC emissions\nin plants under different stress conditions. Consequently, we applied this\nmodel to these stressors and plants to accurately approximate BVOC emissions.\nWe also investigated a modulation method that plants use to send their\nmessages, namely Ratio Shift Keying. Upon analyzing this method, we found that\nit benefits plants by both enabling a multiple access channel and preventing\ncompetitor plants from obtaining the information.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.11790v1"
    },
    {
        "title": "HyCiM: A Hybrid Computing-in-Memory QUBO Solver for General\n  Combinatorial Optimization Problems with Inequality Constraints",
        "authors": [
            "Yu Qian",
            "Zeyu Yang",
            "Kai Ni",
            "Alptekin Vardar",
            "Thomas KÃ¤mpfe",
            "Xunzhao Yin"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Computationally challenging combinatorial optimization problems (COPs) play a\nfundamental role in various applications. To tackle COPs, many Ising machines\nand Quadratic Unconstrained Binary Optimization (QUBO) solvers have been\nproposed, which typically involve direct transformation of COPs into Ising\nmodels or equivalent QUBO forms (D-QUBO). However, when addressing COPs with\ninequality constraints, this D-QUBO approach introduces numerous extra\nauxiliary variables, resulting in a substantially larger search space,\nincreased hardware costs, and reduced solving efficiency. In this work, we\npropose HyCiM, a novel hybrid computing-in-memory (CiM) based QUBO solver\nframework, designed to overcome aforementioned challenges. The proposed\nframework consists of (i) an innovative transformation method (first to our\nknown) that converts COPs with inequality constraints into an inequality-QUBO\nform, thus eliminating the need of expensive auxiliary variables and associated\ncalculations; (ii) \"inequality filter\", a ferroelectric FET (FeFET)-based CiM\ncircuit that accelerates the inequality evaluation, and filters out infeasible\ninput configurations; (iii) %When feasible solutions are detected, a\nFeFET-based CiM annealer that is capable of approaching global solutions of\nCOPs via iterative QUBO computations within a simulated annealing process. The\nevaluation results show that HyCiM drastically narrows down the search space,\neliminating $2^{100} \\text{ to } 2^{2536}$ infeasible input configurations\ncompared to the conventional D-QUBO approach.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.14111v1"
    },
    {
        "title": "ATOMIC: Automatic Tool for Memristive IMPLY-based Circuit-level\n  Simulation and Validation",
        "authors": [
            "Fabian Seiler",
            "Nima TaheriNejad"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Since performance improvements of computers are stagnating, new technologies\nand computer paradigms are hot research topics. Memristor-based In-Memory\nComputing is one of the promising candidates for the post-CMOS era, which comes\nin many flavors. Processing In memory Array (PIA) or using memory, is on of\nthem which is a relatively new approach, and substantially different than\ntraditional CMOS-based logic design. Consequently, there is a lack of publicly\navailable CAD tools for memristive PIA design and evaluation. Here, we present\nATOMIC: an Automatic Tool for Memristive IMPLY-based Circuit-level Simulation\nand Validation. Using our tool, a large portion of the simulation, evaluation,\nand validation process can be performed automatically, drastically reducing the\ndevelopment time for memristive PIA systems, in particular those using IMPLY\nlogic. The code is available at https://github.com/fabianseiler/ATOMIC.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.15893v1"
    },
    {
        "title": "Energy Efficient Dual Designs of FeFET-Based Analog In-Memory Computing\n  with Inherent Shift-Add Capability",
        "authors": [
            "Zeyu Yang",
            "Qingrong Huang",
            "Yu Qian",
            "Kai Ni",
            "Thomas KÃ¤mpfe",
            "Xunzhao Yin"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In-memory computing (IMC) architecture emerges as a promising paradigm,\nimproving the energy efficiency of multiply-and-accumulate (MAC) operations\nwithin DNNs by integrating the parallel computations within the memory arrays.\nVarious high-precision analog IMC array designs have been developed based on\nboth SRAM and emerging non-volatile memories. These designs perform MAC\noperations of partial input and weight, with the corresponding partial products\nthen fed into shift-add circuitry to produce the final MAC results. However,\nexisting works often present intricate shift-add process for weight. The\ntraditional digital shift-add process is limited in throughput due to\ntime-multiplexing of ADCs, and advancing the shift-add process to the analog\ndomain necessitates customized circuit implementations, resulting in\ncompromises in energy and area efficiency. Furthermore, the joint optimization\nof the partial MAC operations and the weight shift-add process is rarely\nexplored. In this paper, we propose novel, energy efficient dual designs of\nFeFET based high precision analog IMC featuring inherent shift-add capability.\nWe introduce a FeFET based IMC paradigm that performs partial MAC in each\ncolumn, and inherently integrates the shift-add process for 4-bit weights by\nleveraging FeFET's analog storage characteristics. This paradigm supports both\n2's complement mode and non-2's complement mode MAC, thereby offering flexible\nsupport for 4-/8-bit weight data in 2's complement format. Building upon this\nparadigm, we propose novel FeFET based dual designs, CurFe for the current mode\nand ChgFe for the charge mode, to accommodate the high precision analog domain\nIMC architecture.Evaluation results at circuit and system levels indicate that\nthe circuit/system-level energy efficiency of the proposed FeFET-based analog\nIMC is 1.56$\\times$/1.37$\\times$ higher when compared to SOTA analog IMC\ndesigns.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.19593v1"
    },
    {
        "title": "Scaling Effects of Transistor Leakage Current and IR Drop on 1T1R Memory\n  Arrays",
        "authors": [
            "Junren Chen",
            "Giacomo Indiveri"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  1T1R (1-transistor-1-resistor) memory crossbar arrays represent a promising\nsolution for compute-in-memory matrix-vector multiplication accelerators and\nembedded or storage-class memory. However, the size and scaling of these arrays\nare hindered by critical challenges, such as the IR drop on metal lines and the\naccumulation of leakage current from the transistors. Although the IR drop\nissue has been extensively investigated, the impact of transistor leakage\ncurrent has received limited attention. In this work, we investigate both\nissues and highlight how transistor leakage in 1T1R arrays has effects similar\nto IR drop, which degrades the memory cell sensing margin, especially as the\ntechnology node scales down. This degradation could pose reliability concerns,\nparticularly where the on/off ratio or sensing margin of memristors is\ncritical. We characterized the joint effects of transistor read resistance,\ntransistor leakage current, and IR drop as the array size scales up and the\nfabrication node scales down. Based on a model developed using specifications\nof a 22nm FDSOI technology, we found that an optimal resistance range of\nmemristors exists for good array scaling capability, where the transistor read\nresistance and the IR drop issue establish a lower resistance boundary, while\nthe transistor leakage issue sets an upper resistance boundary. This work\nprovides valuable scaling guidelines for engineering the properties of\nmemristor devices in 1T1R memory arrays.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.20560v1"
    },
    {
        "title": "Sparsity-Aware Optimization of In-Memory Bayesian Binary Neural Network\n  Accelerators",
        "authors": [
            "Prabodh Katti",
            "Bashir M. Al-Hashimi",
            "Bipin Rajendran"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Bayesian Neural Networks (BNNs) provide principled estimates of model and\ndata uncertainty by encoding parameters as distributions. This makes them key\nenablers for reliable AI that can be deployed on safety critical edge systems.\nThese systems can be made resource efficient by restricting synapses to two\nsynaptic states $\\{-1,+1\\}$ and using a memristive in-memory computing (IMC)\nparadigm. However, BNNs pose an additional challenge -- they require multiple\ninstantiations for ensembling, consuming extra resources in terms of energy and\narea. In this work, we propose a novel sparsity-aware optimization for Bayesian\nBinary Neural Network (BBNN) accelerators that exploits the inherent BBNN\nsampling sparsity -- most of the network is made up of synapses that have a\nhigh probability of being fixed at $\\pm1$ and require no sampling. The\noptimization scheme proposed here exploits the sampling sparsity that exists\nboth among layers, i.e only a few layers of the network contain a majority of\nthe probabilistic synapses, as well as the parameters i.e., a tiny fraction of\nparameters in these layers require sampling, reducing total sampled parameter\ncount further by up to $86\\%$. We demonstrate no loss in accuracy or\nuncertainty quantification performance for a VGGBinaryConnect network on\nCIFAR-100 dataset mapped on a custom sparsity-aware phase change memory (PCM)\nbased IMC simulator. We also develop a simple drift compensation technique to\ndemonstrate robustness to drift-induced degradation. Finally, we project\nlatency, energy, and area for sparsity-aware BNN implementation in both\npipelined and non-pipelined modes. With sparsity-aware implementation, we\nestimate upto $5.3 \\times$ reduction in area and $8.8\\times$ reduction in\nenergy compared to a non-sparsity-aware implementation. Our approach also\nresults in $2.9 \\times $ more power efficiency compared to the state-of-the-art\nBNN accelerator.\n",
        "pdf_link": "http://arxiv.org/pdf/2411.07842v1"
    },
    {
        "title": "ChemSICal: Evaluating a Stochastic Chemical Reaction Network for\n  Molecular Multiple Access",
        "authors": [
            "Alexander Wietfeld",
            "Marina Wendrich",
            "Sebastian Schmidt",
            "Wolfgang Kellerer"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Proposals for molecular communication networks as part of a future internet\nof bio-nano-things have become more intricate and the question of practical\nimplementation is gaining more importance. One option is to apply detailed\nchemical modeling to capture more realistic effects of computing processes in\nbiological systems. In this paper, we present ChemSICal, a detailed model for\nimplementing the successive interference cancellation (SIC) algorithm for\nmolecular multiple access in diffusion-based molecular communication networks\nas a chemical reaction network (CRN). We describe the structure of the model as\na number of smaller reaction blocks, their speed controlled by reaction rate\nconstants (RRCs). Deterministic and stochastic methods are utilized to first\niteratively improve the choice of RRCs and subsequently investigate the\nperformance of the model in terms of an error probability. We analyze the\nmodel's sensitivity to parameter changes and find that the analytically optimal\nvalues for the non-chemical model do not necessarily translate to the chemical\ndomain. This necessitates careful optimization, especially of the RRCs, which\nare crucial for the successful operation of the ChemSICal system.\n",
        "pdf_link": "http://arxiv.org/pdf/2411.12637v1"
    },
    {
        "title": "Fused-MemBrain: a spiking processor combining CMOS and self-assembled\n  memristive networks",
        "authors": [
            "Davide Cipollini",
            "Hugh Greatorex",
            "Michele Mastella",
            "Elisabetta Chicca",
            "Lambert Schomaker"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In an era characterized by the rapid growth of data processing, developing\nnew and efficient data processing technologies has become a priority. We\naddress this by proposing a novel type of neuromorphic technology we call\nFused-MemBrain. Our proposal is inspired by Golgi's theory modeling the brain\nas a syncytial continuum, in contrast to Cajal's theory of neurons and synapses\nbeing discrete elements. While Cajal's theory has long been the dominant and\nexperimentally validated view of the nervous system, recent discoveries showed\nthat a species of marine invertebrate (ctenophore Mnemiopsis leidyi) may be\nbetter described by Golgi's theory. The core idea is to develop hardware that\nfunctions analogously to a syncytial network, exploiting self-assembled\nmemristive systems and combining them with CMOS technologies, interfacing with\nthe silicon back-end-of-line. In this way, a memristive self-assembled material\ncan cheaply and efficiently replace the synaptic connections between CMOS\nneuron implementations in neuromorphic hardware, enhancing the capability of\nmassively parallel computation. The fusion of CMOS circuits with a memristive\n``plexus'' allows information transfer without requiring engineered synapses,\nwhich typically consume significant area. As the first step toward this\nambitious goal, we present a simulation of a memristive network interfaced with\nspiking neural networks. Additionally, we describe the potential benefits of\nsuch a system, along with key technical aspects it should incorporate.\n",
        "pdf_link": "http://arxiv.org/pdf/2411.19353v1"
    },
    {
        "title": "Antennas in Walls: Performance Analysis of Microstrip Patch Antennas\n  Designed for Internet of Paint (IoP)",
        "authors": [
            "Lasantha Thakshila Wedage",
            "Bernard Butler",
            "Mehmet Can Vuran",
            "Sasitharan Balasubramaniam",
            "Christos Argyropoulos"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This study presents a simulated transceiver with a microstrip patch antenna\n(MPA) designed to operate at 150 GHz and embedded in a dielectric paint. The\nin-paint MPA (IP-MPA) is designed for the Internet of Paint (IoP) paradigm,\nwhich envisions seamless device communication through a paint layer on walls.\nDue to the paint's dielectric properties, the resonant frequency of the IP-MPA\nlowers to 141.3 GHz, with lower spreading loss. The study introduces a\ncomprehensive channel model between transceivers in paint at arbitrary depths\nas well as IP-MPA angle orientations. The best transceiver orientations are\nanalyzed for IoP channel performance. Our extensive evaluations shows that the\nlateral waves, which propagate along the air-paint interface, have the lowest\nloss, making this path the most reliable communication path between\ntransceivers in paint. Further, all multipaths, except the reflected paths, are\ndepth-independent when the received power is maximized. The findings suggest\nthat the proposed network of IP-MPA-enabled transceivers for IoP has the\npotential to transform conventional walls into an integrated high-speed\nwireless communication infrastructure.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.01452v1"
    },
    {
        "title": "Internet of Paint (IoP): Design, Challenges, Applications and Future\n  Directions",
        "authors": [
            "Lasantha Thakshila Wedage",
            "Mehmet C. Vuran",
            "Bernard Butler",
            "Christos Argyropoulos",
            "Sasitharan Balasubramaniam"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The proliferation of nano-technology has enabled novel applications in\nvarious fields, including the potential for miniaturized terahertz\n(THz)-enabled devices. The extra-large bandwidth available in the THz spectrum\ncan facilitate high-speed communication, even for transmission through lossy\nmedia. Culminating these capabilities, this paper introduces a new paradigm:\nInternet of Paint (IoP), transforming the 40,000-year-old concept of paint with\nextensive connectivity and sensing capabilities. IoP will enable seamless,\nmassively parallel, and high-capacity communication and sensing capabilities,\nenabling innovative applications. IoP is expected to offer communication and\nsensing using nano-devices embedded in paint. In this paper, challenges towards\nthe realization of IoP are discussed. Simulations indicate that THz signals in\nthis stratified medium can form lateral waves that propagate along the\nAir-Paint interface and that relatively high channel capacity can be achieved\nby optimizing the transceiver locations, the paint thickness, and color.\nAddressing the challenges regarding nano-devices, nano-transceivers, materials,\nantennas, and power for IoP holds the potential to transform communication\ntechnologies and their seamless integration with living spaces.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.01501v1"
    },
    {
        "title": "Hardware architecture and routing-aware training for optimal memory\n  usage: a case study",
        "authors": [
            "Jimmy Weber",
            "Theo Ballet",
            "Melika Payvand"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Efficient deployment of neural networks on resource-constrained hardware\ndemands optimal use of on-chip memory. In event-based processors, this is\nparticularly critical for routing architectures, where substantial memory is\ndedicated to managing network connectivity. While prior work has focused on\noptimizing event routing during hardware design, optimizing memory utilization\nfor routing during network training remains underexplored. Key challenges\ninclude: (i) integrating routing into the loss function, which often introduces\nnon-differentiability, and (ii) computational expense in evaluating network\nmappability to hardware. We propose a hardware-algorithm co-design approach to\ntrain routing-aware neural networks. To address challenge (i), we extend the\nDeepR training algorithm, leveraging dynamic pruning and random re-assignment\nto optimize memory use. For challenge (ii), we introduce a proxy-based\napproximation of the mapping function to incorporate placement and routing\nconstraints efficiently. We demonstrate our approach by optimizing a network\nfor the Spiking Heidelberg Digits (SHD) dataset using a small-world\nconnectivity-based hardware architecture as a case study. The resulting\nnetwork, trained with our routing-aware methodology, is fully mappable to the\nhardware, achieving 5% more accuracy using the same number of parameters, and\niso-accuracy with 10x less memory usage, compared to non-routing-aware training\nmethods. This work highlights the critical role of co-optimizing algorithms and\nhardware to enable efficient and scalable solutions for constrained\nenvironments.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.01575v1"
    },
    {
        "title": "High-Quality Iterative Logic Compiler for In-Memory SIMD Computation\n  with Tight Coupling of Synthesis and Scheduling",
        "authors": [
            "Xingyue Qian",
            "Chenyang Lv",
            "Zhezhi He",
            "Weikang Qian"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In-memory computing (IMC) with single instruction multiple data (SIMD) setup\nenables memory to perform operations on the stored data in parallel to achieve\nhigh throughput and energy saving. To instruct a SIMD IMC hardware to compute a\nfunction, a logic compiler is needed that involves two steps: logic synthesis\nand scheduling. Logic synthesis transforms the function into a netlist of\nsupported operations. Scheduling determines the execution sequence and memory\nlocation of the operations and outputs the instruction sequence given to the\nhardware. In this work, we propose an iterative logic compiler with tight\ncoupling of synthesis and scheduling to find high-quality instruction\nsequences. It is based on improving the critical sub-netlist identified by our\nalgorithm and performing problem-specific resubstitution. The experimental\nresults show that our compiler can obtain better instruction sequences with\nenergy-delay products reduced by 18.0% on average compared to the best\nstate-of-the-art method.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.02212v1"
    },
    {
        "title": "Applications of Inequalities to Optimization in Communication Networks:\n  Novel Decoupling Techniques and Bounds for Multiplicative Terms Through\n  Successive Convex Approximation",
        "authors": [
            "Liangxin Qian",
            "Wenhan Yu",
            "Peiyuan Si",
            "Jun Zhao"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In communication networks, optimization is essential in enhancing performance\nmetrics, e.g., network utility. These optimization problems often involve\nsum-of-products (or ratios) terms, which are typically non-convex and NP-hard,\nposing challenges in their solution. Recent studies have introduced\ntransformative techniques, mainly through quadratic and parametric convex\ntransformations, to solve these problems efficiently. Based on them, this paper\nintroduces novel decoupling techniques and bounds for handling multiplicative\nand fractional terms involving any number of coupled functions by utilizing the\nharmonic mean (HM), geometric mean (GM), arithmetic mean (AM), and quadratic\nmean (QM) inequalities. We derive closed-form expressions for these bounds.\nFocusing on the AM upper bound, we thoroughly examine its convexity and\nconvergence properties. Under certain conditions, we propose a novel successive\nconvex approximation (SCA) algorithm with the AM upper bound to achieve\nstationary point solutions in optimizations involving general multiplicative\nterms. Comprehensive proofs are provided to substantiate these claims.\nFurthermore, we illustrate the versatility of the AM upper bound by applying it\nto both optimization functions and constraints, as demonstrated in case studies\ninvolving the optimization of transmission energy and quantum source\npositioning. Numerical results are presented to show the effectiveness of our\nproposed SCA method.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.05828v2"
    },
    {
        "title": "Analysis of Conducted and Radiated Emission on a Self-oscillating\n  Capacitive Touch Sensing Circuit",
        "authors": [
            "Subramaniam Saravana Sankar",
            "Stanislav Kovar",
            "Martin Pospisilik",
            "Michael Galda"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  With the advent of smartphones, there has been a recent increase in the use\nof capacitive touch sensing for various Human Machine Interfaces (HMI).\nCapacitive-based touch sensing provides higher flexibility and\ncost-effectiveness than, methodologies such as resistive-based touch sensing.\nHowever, Capacitive-based touch sensing is more prone to disturbances such as\nElectromagnetic interference (EMI) and noise due to temperature variation. This\neffect becomes more dominating as the sensing excitation frequency increases.\nTraditional capacitance to digital circuits, such as sigma-delta capacitive\nsensing, requires multiple clock cycles to measure sensing capacitance, thus\nnecessitating higher frequency operation. In turn, this produces challenges in\nElectromagnetic Emission while also increasing its susceptibility to EMI, such\nas false or ghost touch due to exposure of the sensing electrodes to various\nfrequency electric fields. This paper discusses the conducted electromagnetic\nemission behavior of an external excitation-frequency independent\nself-oscillating capacitance-to-time converter, where sensing is done with a\nsingle clock cycle, and discusses radiated Electromagnetic emission of the\ntouch sensing electrode. The proposed approach is suitable for touch-sensing\napplications, mainly when used in a noisy EMI environment, such as inside a\nvehicle within the Automotive industry.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.06961v1"
    },
    {
        "title": "Toward an Ion-Based Large-Scale Integrated Circuit: Circuit Level\n  Design, Simulation, and Integration of Iontronic Components",
        "authors": [
            "Noa Edri Fraiman",
            "Barak Sabbagh",
            "Gilad Yossifon",
            "Alexander Fish"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Iontronics combines ions as charge carriers with electronic-like operations,\nenabling unique information processing, chemical regulation, and enhanced\nbio-integrability. Standard simulation tools encounter difficulties in\neffectively modeling the behavior of integrated iontronic components,\nhighlighting the need for specialized design and simulation approaches. This\npaper presents a design methodology for iontronic integrated circuits, inspired\nby well-established electronic design methodologies and made possible by the\ndevelopment of a compact model for the iontronic bipolar diode. Grounded in the\ndiode's physical properties and observed behavior, this model provides a\nconceptual framework that could be applied to other iontronic components. It is\nimplemented using standard VLSI (Very Large-Scale Integration) electronic\ndesign tools, enabling simulations that demonstrate diode-based iontronic\ncircuit behaviors and laying the groundwork for the design and simulation of\nhybrid systems integrating electronic and iontronic circuits. The proposed\niontronic circuit simulation approach enables the exploration of how component\nuniformity influences circuit behavior, as well as the impact of diode\nparameters and a deeper understanding of diode characteristics from a circuit\nperspective. These insights are expected to contribute to the development of\nmore complex and efficient iontronic circuits, bringing us closer to practical\nand groundbreaking applications in the field.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.07784v1"
    },
    {
        "title": "Sampling from exponential distributions in the time domain with\n  superparamagnetic tunnel junctions",
        "authors": [
            "Temitayo N. Adeyeye",
            "Sidra Gibeault",
            "Daniel P. Lathrop",
            "Matthew W. Daniels",
            "Mark D. Stiles",
            "Jabez J. McClelland",
            "William A. Borders",
            "Jason T. Ryan",
            "Philippe Talatchian",
            "Ursula Ebels",
            "Advait Madhavan"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Though exponential distributions are ubiquitous in statistical physics and\nrelated computational models, directly sampling them from device behavior is\nrarely done. The superparamagnetic tunnel junction (SMTJ), a key device in\nprobabilistic computing, is known to naturally exhibit exponentially\ndistributed temporal switching dynamics. To sample an exponential distribution\nwith an SMTJ, we need to measure it in the time domain, which is challenging\nwith traditional techniques that focus on sampling the instantaneous state of\nthe device. In this work, we leverage a temporal encoding scheme, where\ninformation is encoded in the time at which the device switches between its\nresistance states. We then develop a circuit element known as a probabilistic\ndelay cell that applies an electrical current step to an SMTJ and a temporal\nmeasurement circuit that measures the timing of the first switching event.\nRepeated experiments confirm that these times are exponentially distributed.\nTemporal processing methods then allow us to digitally compute with these\nexponentially distributed probabilistic delay cells. We describe how to use\nthese circuits in a Metropolis-Hastings stepper and in a weighted random\nsampler, both of which are computationally intensive applications that benefit\nfrom the efficient generation of exponentially distributed random numbers.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.10317v1"
    },
    {
        "title": "Crosstalk-induced Side Channel Threats in Multi-Tenant NISQ Computers",
        "authors": [
            "Navnil Choudhury",
            "Chaithanya Naik Mude",
            "Sanjay Das",
            "Preetham Chandra Tikkireddi",
            "Swamit Tannu",
            "Kanad Basu"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  As quantum computing rapidly advances, its near-term applications are\nbecoming increasingly evident. However, the high cost and under-utilization of\nquantum resources are prompting a shift from single-user to multi-user access\nmodels. In a multi-tenant environment, where multiple users share one quantum\ncomputer, protecting user confidentiality becomes crucial. The varied uses of\nquantum computers increase the risk that sensitive data encoded by one user\ncould be compromised by others, rendering the protection of data integrity and\nconfidentiality essential. In the evolving quantum computing landscape, it is\nimperative to study these security challenges within the scope of realistic\nthreat model assumptions, wherein an adversarial user can mount practical\nattacks without relying on any heightened privileges afforded by physical\naccess to a quantum computer or rogue cloud services. In this paper, we\ndemonstrate the potential of crosstalk as an attack vector for the first time\non a Noisy Intermediate Scale Quantum (NISQ) machine, that an adversarial user\ncan exploit within a multi-tenant quantum computing model. The proposed\nside-channel attack is conducted with minimal and realistic adversarial\nprivileges, with the overarching aim of uncovering the quantum algorithm being\nexecuted by a victim. Crosstalk signatures are used to estimate the presence of\nCNOT gates in the victim circuit, and subsequently, this information is encoded\nand classified by a graph-based learning model to identify the victim quantum\nalgorithm. When evaluated on up to 336 benchmark circuits, our attack framework\nis found to be able to unveil the victim's quantum algorithm with up to 85.7\\%\naccuracy.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.10507v1"
    },
    {
        "title": "Modeling and Analysis of SCFA-Driven Vagus Nerve Signaling in the\n  Gut-Brain Axis via Molecular Communication",
        "authors": [
            "Beyza E. Ortlek",
            "Ozgur B. Akan"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Molecular communication (MC) is a bio-inspired communication paradigm that\nutilizes molecules to transfer information and offers a robust framework for\nunderstanding biological signaling systems. This paper introduces a novel\nend-to-end MC framework for short-chain fatty acid (SCFA)-driven vagus nerve\nsignaling within the gut-brain axis (GBA) to enhance our understanding of\ngut-brain communication mechanisms. SCFA molecules, produced by gut microbiota,\nserve as important biomarkers in physiological and psychological processes,\nincluding neurodegenerative and mental health disorders. The developed\nend-to-end model integrates SCFA binding to vagal afferent fibers, G\nprotein-coupled receptor (GPCR)-mediated calcium signaling, and\nHodgkin-Huxley-based action potential generation into a comprehensive vagus\nnerve signaling mechanism through GBA. Information-theoretic metrics such as\nmutual information and delay are used to evaluate the efficiency of this\nSCFA-driven signaling pathway model. Simulations demonstrate how molecular\ninputs translate into neural outputs, highlighting critical aspects that govern\ngut-brain communication. In this work, the integration of SCFA-driven signaling\ninto the MC framework provides a novel perspective on gut-brain communication\nand paves the way for the development of innovative therapeutic advancements\ntargeting neurological and psychiatric disorders.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.19945v1"
    },
    {
        "title": "Multi Ratio Shift Keying (MRSK) for Molecullar Communication",
        "authors": [
            "Boran A. Kilic",
            "Ozgur B. Akan"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Molecular Communication (MC) leverages the power of diffusion to transmit\nmolecules from a transmitter to a receiver. A wide variety of modulation\ntechniques based on molecule concentration, type, and release time have been\nextensively studied in the literature. In this paper, we propose a novel\nmodulation technique that encodes the information into the relative\nconcentrations of multiple molecules called Multi Ratio Shift Keying (MRSK)\ndesigned for diffusion-based MC without drift. We show that leveraging all\npossible ratios in a set of molecules can help mitigate the effects of\nintersymbol interference (ISI) and provide a flexible communication channel. To\nevaluate the performance of the MRSK, we develop a mathematical framework for\nstudying the statistics of the ratio of random variables, focusing on\nnoncentral Gaussian distributions. We then assess MRSK performance both\nanalytically and through particle-based simulations under various channel\nconditions, identifying potential sources of error in our system model.\nAdditionally, we conduct a comparative analysis of commonly used modulation\nschemes in the literature based on bit error rate (BER). The results show that\nMRSK significantly outperforms all traditional modulation schemes considered in\nthis study in terms of BER. MRSK offers a promising, flexible, and more\nreliable communication method for the future of the MC paradigm.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.20161v1"
    },
    {
        "title": "TReCiM: Lower Power and Temperature-Resilient Multibit 2FeFET-1T\n  Compute-in-Memory Design",
        "authors": [
            "Yifei Zhou",
            "Thomas KÃ¤mpfe",
            "Kai Ni",
            "Hussam Amrouch",
            "Cheng Zhuo",
            "Xunzhao Yin"
        ],
        "category": "cs.ET",
        "published_year": "2025",
        "summary": "  Compute-in-memory (CiM) emerges as a promising solution to solve hardware\nchallenges in artificial intelligence (AI) and the Internet of Things (IoT),\nparticularly addressing the \"memory wall\" issue. By utilizing nonvolatile\nmemory (NVM) devices in a crossbar structure, CiM efficiently accelerates\nmultiply-accumulate (MAC) computations, the crucial operations in neural\nnetworks and other AI models. Among various NVM devices, Ferroelectric FET\n(FeFET) is particularly appealing for ultra-low-power CiM arrays due to its\nCMOS compatibility, voltage-driven write/read mechanisms and high ION/IOFF\nratio. Moreover, subthreshold-operated FeFETs, which operate at scaling\nvoltages in the subthreshold region, can further minimize the power consumption\nof CiM array. However, subthreshold-FeFETs are susceptible to temperature\ndrift, resulting in computation accuracy degradation. Existing solutions\nexhibit weak temperature resilience at larger array size and only support\n1-bit. In this paper, we propose TReCiM, an ultra-low-power\ntemperature-resilient multibit 2FeFET-1T CiM design that reliably performs MAC\noperations in the subthreshold-FeFET region with temperature ranging from 0 to\n85 degrees Celcius at scale. We benchmark our design using NeuroSim framework\nin the context of VGG-8 neural network architecture running the CIFAR-10\ndataset. Benchmarking results suggest that when considering temperature drift\nimpact, our proposed TReCiM array achieves 91.31% accuracy, with 1.86% accuracy\nimprovement compared to existing 1-bit 2T-1FeFET CiM array. Furthermore, our\nproposed design achieves 48.03 TOPS/W energy efficiency at system level,\ncomparable to existing designs with smaller technology feature sizes.\n",
        "pdf_link": "http://arxiv.org/pdf/2501.01052v1"
    },
    {
        "title": "Optimizing Sequence Alignment with Scored NFAs",
        "authors": [
            "Ryan Karbowniczak",
            "Rasha Karakchi"
        ],
        "category": "cs.ET",
        "published_year": "2025",
        "summary": "  The rapid increase in symbolic data has underscored the significance of\npattern matching and regular expression processing. While nondeterministic\nfinite automata (NFA) are commonly used for these tasks, they are limited to\ndetecting matches without determining the optimal one. This research expands on\nthe NAPOLY pattern-matching accelerator by introducing NAPOLY+, which adds\nregisters to each processing element to store variables like scores, weights,\nor edge costs. This enhancement allows NAPOLY+ to identify the highest score\ncorresponding to the best match in sequence alignment tasks through the\nnew-added arithmetic unit in each processor element. The design was evaluated\nagainst the original NAPOLY, with results showing that NAPOLY+ offers superior\nfunctionality and improved performance in identifying the best match. The\ndesign was implemented and tested on zynq102 and zynq104 FPGA devices, with\nperformance metrics compared across array sizes from 1K to 64K processing\nelements. The results showed that memory usage increased proportionally with\narray size with Fmax decreasing as the array size grew on both platforms. The\nreported findings focus specifically on the core array, excluding the impact of\nbuffers and DRAMs.\n",
        "pdf_link": "http://arxiv.org/pdf/2501.02162v1"
    },
    {
        "title": "Transmissive Beyond Diagonal RIS-Mounted LEO Communication for NOMA IoT\n  Networks",
        "authors": [
            "Wali Ullah Khan",
            "Eva Lagunas",
            "Symeon Chatzinotas"
        ],
        "category": "cs.ET",
        "published_year": "2025",
        "summary": "  Reconfigurable Intelligent Surface (RIS) technology has emerged as a\ntransformative solution for enhancing satellite networks in next-generation\nwireless communication. The integration of RIS in satellite networks addresses\ncritical challenges such as limited spectrum resources and high path loss,\nmaking it an ideal candidate for next-generation Internet of Things (IoT)\nnetworks. This paper provides a new framework based on transmissive beyond\ndiagonal RIS (T-BD-RIS) mounted low earth orbit (LEO) satellite networks with\nnon-orthogonal multiple access (NOMA). The NOMA power allocation at LEO and\nphase shift design at T-BD-RIS are optimized to maximize the system's spectral\nefficiency. The optimization problem is formulated as non-convex, which is\nfirst transformed using successive convex approximation and then divided into\ntwo problems. A closed-form solution is obtained for LEO satellite transmit\npower using KKT conditions, and a semi-definite relaxation approach is adopted\nfor the T-BD-RIS phase shift design. Numerical results are obtained based on\nMonte Carlo simulations, which demonstrate the advantages of T-BD-RIS in\nsatellite networks.\n",
        "pdf_link": "http://arxiv.org/pdf/2501.02742v1"
    },
    {
        "title": "Evaluation of High-Speed Universal Shift Register with 4-bit ALU",
        "authors": [
            "Md Shahriar Kabir",
            "Khalid Mahmud Niloy",
            "Sumaiya Afrose"
        ],
        "category": "cs.ET",
        "published_year": "2025",
        "summary": "  This paper contains information about the universal shift register. In the\nearly stages of this paper, this paper introduces different types of flip flops\nand calculates the delay. After that, different types of flip flops are used to\nmake a universal shift register, and the high-speed universal shift register is\nmeasured using a timing diagram. In addition, a complete memory system was\ndesigned at the end of this paper. A universal shift register with 4-bit Alu\nwas added to complete the memory system. As a result, this method has created\nan accurate memory storage device with high-speed characteristics.\n",
        "pdf_link": "http://arxiv.org/pdf/2501.06479v1"
    },
    {
        "title": "Monolithic 3D FPGAs Utilizing Back-End-of-Line Configuration Memories",
        "authors": [
            "Faaiq Waqar",
            "Jiahao Zhang",
            "Anni Lu",
            "Zifan He",
            "Jason Cong",
            "Shimeng Yu"
        ],
        "category": "cs.ET",
        "published_year": "2025",
        "summary": "  This work presents a novel monolithic 3D (M3D) FPGA architecture that\nleverages stackable back-end-of-line (BEOL) transistors to implement\nconfiguration memory and pass gates, significantly improving area, latency, and\npower efficiency. By integrating n-type (W-doped In_2O_3) and p-type (SnO)\namorphous oxide semiconductor (AOS) transistors in the BEOL, Si SRAM\nconfiguration bits are substituted with a less leaky equivalent that can be\nprogrammed at logic-compatible voltages. BEOL-compatible AOS transistors are\ncurrently under extensive research and development in the device community,\nwith investment by leading foundries, from which reported data is used to\ndevelop robust physics-based models in TCAD that enable circuit design. The use\nof AOS pass gates reduces the overhead of reconfigurable circuits by mapping\nFPGA switch block (SB) and connection block (CB) matrices above configurable\nlogic blocks (CLBs), thereby increasing the proximity of logic elements and\nreducing latency. By interfacing with the latest Verilog-to-Routing (VTR)\nsuite, an AOS-based M3D FPGA design implemented in 7 nm technology is\ndemonstrated with 3.4x lower area-time squared product (AT^2), 27% lower\ncritical path latency, and 26% lower reconfigurable routing block power on\nbenchmarks including hyperdimensional computing and large language models\n(LLMs).\n",
        "pdf_link": "http://arxiv.org/pdf/2501.06921v1"
    },
    {
        "title": "Energy-Efficient Cryogenic Neuromorphic Network with Superconducting\n  Memristor",
        "authors": [
            "Md Mazharul Islam",
            "Julia Steed",
            "Karan Patel",
            "Catherine Schuman",
            "Ahmedullah Aziz"
        ],
        "category": "cs.ET",
        "published_year": "2025",
        "summary": "  Cryogenic neuromorphic systems, inspired by the brains unparalleled\nefficiency, present a promising paradigm for next generation computing\narchitectures.This work introduces a fully integrated neuromorphic framework\nthat combines superconducting memristor(SM) based spiking neurons and synapse\ntopologies to achieve a low power neuromorphic network with non volatile\nsynaptic strength.This neurosynaptic framework is validated by implementing the\ncart pole control task, a dynamic decision making problem requiring real time\ncomputation.Through detailed simulations, we demonstrate the network's ability\nto execute this task with an average fitness of 5965 timesteps across 1000\nrandomized test episodes, with 40 percent achieving the target fitness of\n15,000 timesteps (0.02s per timestep).The system achieves 23 distinct spiking\nrates across neurons, ensuring efficient information encoding.Our findings\nestablish the potential of SM based cryogenic neuromorphic systems to address\nthe energy and scalability limitations of traditional computing, paving the way\nfor biologically inspired, ultra low power computational frameworks.\n",
        "pdf_link": "http://arxiv.org/pdf/2501.07683v1"
    },
    {
        "title": "Solving Boolean satisfiability problems with resistive content\n  addressable memories",
        "authors": [
            "Giacomo Pedretti",
            "Fabian BÃ¶hm",
            "Tinish Bhattacharya",
            "Arne Heittman",
            "Xiangyi Zhang",
            "Mohammad Hizzani",
            "George Hutchinson",
            "Dongseok Kwon",
            "John Moon",
            "Elisabetta Valiante",
            "Ignacio Rozada",
            "Catherine E. Graves",
            "Jim Ignowski",
            "Masoud Mohseni",
            "John Paul Strachan",
            "Dmitri Strukov",
            "Ray Beausoleil",
            "Thomas Van Vaerenbergh"
        ],
        "category": "cs.ET",
        "published_year": "2025",
        "summary": "  Solving optimization problems is a highly demanding workload requiring\nhigh-performance computing systems. Optimization solvers are usually difficult\nto parallelize in conventional digital architectures, particularly when\nstochastic decisions are involved. Recently, analog computing architectures for\naccelerating stochastic optimization solvers have been presented, but they were\nlimited to academic problems in quadratic polynomial format. Here we present\nKLIMA, a k-Local In-Memory Accelerator with resistive Content Addressable\nMemories (CAMs) and Dot-Product Engines (DPEs) to accelerate the solution of\nhigh-order industry-relevant optimization problems, in particular Boolean\nSatisfiability. By co-designing the optimization heuristics and circuit\narchitecture we improve the speed and energy to solution up to 182x compared to\nthe digital state of the art.\n",
        "pdf_link": "http://arxiv.org/pdf/2501.07733v1"
    },
    {
        "title": "Consensus ranking by quantum annealing",
        "authors": [
            "Daniele Franch",
            "Enrico Zardini",
            "Enrico Blanzieri",
            "Davide Pastorello"
        ],
        "category": "cs.ET",
        "published_year": "2025",
        "summary": "  Consensus ranking is a technique used to derive a single ranking that best\nrepresents the preferences of multiple individuals or systems. It aims to\naggregate different rankings into one that minimizes overall disagreement or\ndistance from each of the individual rankings. Kemeny ranking aggregation, in\nparticular, is a widely used method in decision-making and social choice, with\napplications ranging from search engines to music recommendation systems. It\nseeks to determine a consensus ranking of a set of candidates based on the\npreferences of a group of individuals. However, existing quantum annealing\nalgorithms face challenges in efficiently processing large datasets with many\ncandidates. In this paper, we propose a method to improve the performance of\nquantum annealing for Kemeny rank aggregation. Our approach identifies the\npairwise preference matrix that represents the solution list and subsequently\nreconstructs the ranking using classical methods. This method already yields\nbetter results than existing approaches. Furthermore, we present a range of\nenhancements that significantly improve the proposed method's performance,\nthereby increasing the number of candidates that can be effectively handled.\nFinally, we evaluate the efficiency of our approach by comparing its\nperformance and execution time with that of KwikSort, a well-known approximate\nalgorithm.\n",
        "pdf_link": "http://arxiv.org/pdf/2501.08664v1"
    },
    {
        "title": "Note on Needle in a Haystack",
        "authors": [
            "John Robert Burger"
        ],
        "category": "cs.ET",
        "published_year": "2003",
        "summary": "  Introduced below is a quantum database method, not only for retrieval but\nalso for creation. It uses a particular structure of true's and false's in a\nstate vector of n qubits, permitting up to 2**2**n words, vastly more than for\nclassical bits. Several copies are produced so that later they can be\ndestructively observed and a word determined with high probability. Grover's\nalgorithm is proposed below to read out, nondestructively the unknown contents\nof a given stored state vector using only one state vector.\n",
        "pdf_link": "http://arxiv.org/pdf/cs/0308043v2"
    },
    {
        "title": "Hybrid CMOS-MQCA Logic Architectures using Multi-Layer Spintronic\n  Devices",
        "authors": [
            "Jayita Das",
            "Syed M. Alam",
            "Srinath Rajaram",
            "Sanjukta Bhanja"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  We present a novel hybrid CMOS-MQCA architecture using multi-layer Spintronic\ndevices as computing elements. A feasibility study is presented with 22nm CMOS\nwhere new approaches for spin transfer torque induced clocking and read-out\nscheme for variability-tolerance are introduced. A first-of-its-kind Spintronic\ndevice model enables circuit simulation using existing CAD infrastructure.\nApproximately 70% reduction in energy consumption is observed when compared\nagainst conventional field-induced clocking scheme.\n",
        "pdf_link": "http://arxiv.org/pdf/1102.4034v2"
    },
    {
        "title": "ReveR: Software Simulator of Reversible Processor with Stack",
        "authors": [
            "Alexander Yu. Vlasov"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  A software model of a reversible processor ReveR with the stack is discussed\nin this paper. An architecture, the minimal set of elementary reversible\noperations together with an implementation of the basic control flow structures\nand procedures calls using simple assembler language are described.\n",
        "pdf_link": "http://arxiv.org/pdf/1104.0924v2"
    },
    {
        "title": "Vesicle computers: Approximating Voronoi diagram on Voronoi automata",
        "authors": [
            "Andrew Adamatzky",
            "Ben de Lacy Costello",
            "Julian Holley",
            "Jerzy Gorecki",
            "Larry Bull"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  Irregular arrangements of vesicles filled with excitable and precipitating\nchemical systems are imitated by Voronoi automata --- finite-state machines\ndefined on a planar Voronoi diagram. Every Voronoi cell takes four states:\nresting, excited, refractory and precipitate. A resting cell excites if it has\nat least one excited neighbour; the cell precipitates if a ratio of excited\ncells in its neighbourhood to its number of neighbours exceed certain\nthreshold. To approximate a Voronoi diagram on Voronoi automata we project a\nplanar set onto automaton lattice, thus cells corresponding to data-points are\nexcited. Excitation waves propagate across the Voronoi automaton, interact with\neach other and form precipitate in result of the interaction. Configuration of\nprecipitate represents edges of approximated Voronoi diagram. We discover\nrelation between quality of Voronoi diagram approximation and precipitation\nthreshold, and demonstrate feasibility of our model in approximation Voronoi\ndiagram of arbitrary-shaped objects and a skeleton of a planar shape.\n",
        "pdf_link": "http://arxiv.org/pdf/1104.1707v1"
    },
    {
        "title": "Efficient Squares and Turing Universality at Temperature 1 with a Unique\n  Negative Glue",
        "authors": [
            "Matthew J. Patitz",
            "Robert T. Schweller",
            "Scott M. Summers"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  Is Winfree's abstract Tile Assembly Model (aTAM) \"powerful?\" Well, if certain\ntiles are required to \"cooperate\" in order to be able to bind to a growing tile\nassembly (a.k.a., temperature 2 self-assembly), then Turing universal\ncomputation and the efficient self-assembly of $N \\times N$ squares is\nachievable in the aTAM (Rotemund and Winfree, STOC 2000). So yes, in a\ncomputational sense, the aTAM is quite powerful! However, if one completely\nremoves this cooperativity condition (a.k.a., temperature 1 self-assembly),\nthen the computational \"power\" of the aTAM (i.e., its ability to support Turing\nuniversal computation and the efficient self-assembly of $N \\times N$ squares)\nbecomes unknown. On the plus side, the aTAM, at temperature 1, isn't only\nTuring universal but also supports the efficient self-assembly $N \\times N$\nsquares if self-assembly is allowed to utilize three spatial dimensions (Fu,\nSchweller and Cook, SODA 2011). We investigate the theoretical \"power\" of a\nseemingly simple, restrictive class of tile assembly systems (TASs) in which\n(1) the absolute value of every glue strength is 1, (2) there's a single\nnegative strength glue type and (3) unequal glues can't interact. We call these\nthe \\emph{restricted glue} TASs (rgTAS). We first show the tile complexity of\nproducing an $N \\times N$ square with an rgTAS is $O(\\frac{\\log n}{\\log \\log\nn})$. We also prove that rgTASs are Turing universal with a construction that\nsimulates an arbitrary Turing machine. Next, we provide results for a variation\nof the rgTAS class, partially restricted glue TASs, which is similar except\nthat the magnitude of the negative glue's strength can only assumed to be $\\ge\n1$. These results consist of a construction with $O(\\log n)$ tile complexity\nfor building $N \\times N$ squares, and one which simulates a Turing machine but\nwith a greater scaling factor than for the rgTAS construction.\n",
        "pdf_link": "http://arxiv.org/pdf/1105.1215v2"
    },
    {
        "title": "DNA Circuits Based on Isothermal Constrained Loop Extension DNA\n  Amplification",
        "authors": [
            "Maurice Margenstern",
            "Pascal Mayer",
            "Sergey Verlan"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  In this paper, we first describe the isothermal constrained loop extension\nDNA amplification (ICLEDA), which is a new variant of amplification combining\nthe advantages of rolling circle amplification (RCA) and of strand displacement\namplification (SDA). Then, we formalize this process in terms of the theory of\nformal languages and show, on the basis of this formulation, how to manage OR\nand AND gates. We then explain how to introduce negation, which allows us to\nprove that, in principle, it is possible to implement the computation of any\nboolean function on DNA strands using ICLEDA.\n",
        "pdf_link": "http://arxiv.org/pdf/1105.1424v1"
    },
    {
        "title": "Slime mould computes planar shapes",
        "authors": [
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  Computing a polygon defining a set of planar points is a classical problem of\nmodern computational geometry. In laboratory experiments we demonstrate that a\nconcave hull, a connected alpha-shape without holes, of a finite planar set is\napproximated by slime mould Physarum polycephalum. We represent planar points\nwith sources of long-distance attractants and short-distance repellents and\ninoculate a piece of plasmodium outside the data set. The plasmodium moves\ntowards the data and envelops it by pronounced protoplasmic tubes.\n",
        "pdf_link": "http://arxiv.org/pdf/1106.0305v1"
    },
    {
        "title": "A Nuclear Magnetic Resonance Implementation of a Classical Deutsch-Jozsa\n  Algorithm",
        "authors": [
            "Alastair A. Abbott",
            "Matthias Bechmann",
            "Cristian S. Calude",
            "Angelika Sebald"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  Nuclear magnetic resonance (NMR) has been widely used as a demonstrative\nmedium for showcasing the ability for quantum computations to outperform\nclassical ones. A large number of such experiments performed have been\nimplementations of the Deutsch-Jozsa algorithm. It is known, however, that in\nsome cases the Deutsch-Jozsa problem can be solved classically using as many\nqueries to the black-box as in the quantum solution. In this paper we describe\nexperiments in which we take the contrasting approach of using NMR as a\nclassical computing medium, treating the nuclear spin vectors classically and\nutilising an alternative embedding of bits into the physical medium. This\nallows us to determine the actual Boolean function computed by the black-box\nfor the n=1,2 cases, as opposed to only the nature (balanced or constant) as\nconventional quantum algorithms do. Discussion of these experiments leads to\nsome clarification of the complications surrounding the comparison of different\nquantum algorithms, particularly black-box type algorithms.\n",
        "pdf_link": "http://arxiv.org/pdf/1110.0177v1"
    },
    {
        "title": "Synthesis and Optimization of Reversible Circuits - A Survey",
        "authors": [
            "Mehdi Saeedi",
            "Igor L. Markov"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  Reversible logic circuits have been historically motivated by theoretical\nresearch in low-power electronics as well as practical improvement of\nbit-manipulation transforms in cryptography and computer graphics. Recently,\nreversible circuits have attracted interest as components of quantum\nalgorithms, as well as in photonic and nano-computing technologies where some\nswitching devices offer no signal gain. Research in generating reversible logic\ndistinguishes between circuit synthesis, post-synthesis optimization, and\ntechnology mapping. In this survey, we review algorithmic paradigms ---\nsearch-based, cycle-based, transformation-based, and BDD-based --- as well as\nspecific algorithms for reversible synthesis, both exact and heuristic. We\nconclude the survey by outlining key open challenges in synthesis of reversible\nand quantum logic, as well as most common misconceptions.\n",
        "pdf_link": "http://arxiv.org/pdf/1110.2574v2"
    },
    {
        "title": "Massively parallel computing on an organic molecular layer",
        "authors": [
            "Anirban Bandyopadhyay",
            "Ranjit Pati",
            "Satyajit Sahu",
            "Ferdinand Peper",
            "Daisuke Fujita"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  Current computers operate at enormous speeds of ~10^13 bits/s, but their\nprinciple of sequential logic operation has remained unchanged since the 1950s.\nThough our brain is much slower on a per-neuron base (~10^3 firings/s), it is\ncapable of remarkable decision-making based on the collective operations of\nmillions of neurons at a time in ever-evolving neural circuitry. Here we use\nmolecular switches to build an assembly where each molecule communicates-like\nneurons-with many neighbors simultaneously. The assembly's ability to\nreconfigure itself spontaneously for a new problem allows us to realize\nconventional computing constructs like logic gates and Voronoi decompositions,\nas well as to reproduce two natural phenomena: heat diffusion and the mutation\nof normal cells to cancer cells. This is a shift from the current static\ncomputing paradigm of serial bit-processing to a regime in which a large number\nof bits are processed in parallel in dynamically changing hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/1110.5844v1"
    },
    {
        "title": "Linear Nearest Neighbor Synthesis of Reversible Circuits by Graph\n  Partitioning",
        "authors": [
            "Amlan Chakrabarti",
            "Susmita Sur-Kolay",
            "Ayan Chaudhury"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  Linear Nearest Neighbor (LNN) synthesis in reversible circuits has emerged as\nan important issue in terms of technological implementation for quantum\ncomputation. The objective is to obtain a LNN architecture with minimum gate\ncost. As achieving optimal synthesis is a hard problem, heuristic methods have\nbeen proposed in recent literature. In this work we present a graph\npartitioning based approach for LNN synthesis with reduction in circuit cost.\nIn particular, the number of SWAP gates required to convert a given gate-level\nquantum circuit to its equivalent LNN configuration is minimized. Our algorithm\ndetermines the reordering of indices of the qubit line(s) for both single\ncontrol and multiple controlled gates. Experimental results for placing the\ntarget qubits of Multiple Controlled Toffoli (MCT) library of benchmark\ncircuits show a significant reduction in gate count and quantum gate cost\ncompared to those of related research works.\n",
        "pdf_link": "http://arxiv.org/pdf/1112.0564v2"
    },
    {
        "title": "Constant-Optimized Quantum Circuits for Modular Multiplication and\n  Exponentiation",
        "authors": [
            "Igor L. Markov",
            "Mehdi Saeedi"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  Reversible circuits for modular multiplication $Cx$%$M$ with $x<M$ arise as\ncomponents of modular exponentiation in Shor's quantum number-factoring\nalgorithm. However, existing generic constructions focus on asymptotic gate\ncount and circuit depth rather than actual values, producing fairly large\ncircuits not optimized for specific $C$ and $M$ values. In this work, we\ndevelop such optimizations in a bottom-up fashion, starting with most\nconvenient $C$ values. When zero-initialized ancilla registers are available,\nwe reduce the search for compact circuits to a shortest-path problem. Some of\nour modular-multiplication circuits are asymptotically smaller than previous\nconstructions, but worst-case bounds and average sizes remain $\\Theta(n^2)$. In\nthe context of modular exponentiation, we offer several constant-factor\nimprovements, as well as an improvement by a constant additive term that is\nsignificant for few-qubit circuits arising in ongoing laboratory experiments\nwith Shor's algorithm.\n",
        "pdf_link": "http://arxiv.org/pdf/1202.6614v3"
    },
    {
        "title": "Automation of Mobile Pick and Place Robotic System for Small Food\n  Industry",
        "authors": [
            "Mir Sajjad Hussain Talpur",
            "Murtaza Hussain Shaikh"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  The use of robotics in food industry is becoming more popular in recent\nyears. The trend seems to continue as long as the robotics technology meets\ndiverse and challenging needs of the food producers. Rapid developments in\ndigital computers and control systems technologies have significant impact in\nrobotics like any other engineering fields. By utilizing new hardware and\nsoftware tools, design of these complex systems that need strong integration of\ndistinct disciplines is no longer difficult compared to the past. Therefore,\nthe purpose of this paper is to design and implement a micro-controller based\non reliable and high performance robotic system for food / biscuit\nmanufacturing line. We propose a design of a vehicle. The robot is capable of\npicking unbaked biscuits tray and places them into furnace and then after\nbaking it picks the biscuits tray from the furnace. A special gripper is\ndesigned to pick and place the biscuits tray with flexibility.\n",
        "pdf_link": "http://arxiv.org/pdf/1203.4475v1"
    },
    {
        "title": "Robust Soldier Crab Ball Gate",
        "authors": [
            "Yukio-Pegio Gunji",
            "Yuta Nishiyama",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  Soldier crabs Mictyris guinotae exhibit pronounced swarming behaviour. The\nswarms of the crabs tolerant of perturbations. In computer models and\nlaboratory experiments we demonstrate that swarms of soldier crabs can\nimplement logical gates when placed in a geometrically constrained environment.\n",
        "pdf_link": "http://arxiv.org/pdf/1204.1749v1"
    },
    {
        "title": "Automating Open Fault Correction in Integrated Circuits via Field\n  Induced Diffusion Limited Aggregation",
        "authors": [
            "Sanjiv Sambandan"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  We perform studies on electric field induced diffusion limited aggregation of\nconductive particles dispersed in a non conductive medium. The bridges formed\nacross gaps between electrodes with an electric field in between due to the\naggregation mechanism provides a means to automate the correction of open\ninterconnect faults for integrated circuit application. We derive an expression\nfor the bridging time and describe the mechanics of bridge formation with the\nabove application in mind.\n",
        "pdf_link": "http://arxiv.org/pdf/1205.3047v1"
    },
    {
        "title": "Information theoretic security by the laws of classical physics",
        "authors": [
            "R. Mingesz",
            "L. B. Kish",
            "Z. Gingl",
            "C. G. Granqvist",
            "H. Wen",
            "F. Peper",
            "T. Eubank",
            "G. Schmera"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  It has been shown recently that the use of two pairs of resistors with\nenhanced Johnson-noise and a Kirchhoff-loop-i.e., a Kirchhoff-Law-Johnson-Noise\n(KLJN) protocol-for secure key distribution leads to information theoretic\nsecurity levels superior to those of a quantum key distribution, including a\nnatural immunity against a man-in-the-middle attack. This issue is becoming\nparticularly timely because of the recent full cracks of practical quantum\ncommunicators, as shown in numerous peer-reviewed publications. This\npresentation first briefly surveys the KLJN system and then discusses related,\nessential questions such as: what are perfect and imperfect security\ncharacteristics of key distribution, and how can these two types of securities\nbe unconditional (or information theoretical)? Finally the presentation\ncontains a live demonstration.\n",
        "pdf_link": "http://arxiv.org/pdf/1206.2534v3"
    },
    {
        "title": "Operator formalism for optical neural network based on the parametrical\n  four-wave mixing process",
        "authors": [
            "L. B. Litinskii",
            "B. V. Kryzhanovsky",
            "A. Fonarev"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  In this paper we develop a formalism allowing us to describe operating of a\nnetwork based on the parametrical four-wave mixing process that is well-known\nin nonlinear optics. The recognition power of a network using parametric\nneurons operating with q different frequencies is considered. It is shown that\nthe storage capacity of such a network is higher compared with the Potts-glass\nmodels.\n",
        "pdf_link": "http://arxiv.org/pdf/1208.1774v1"
    },
    {
        "title": "A Framework for Heterotic Computing",
        "authors": [
            "Susan Stepney",
            "Viv Kendon",
            "Peter Hines",
            "Angelika Sebald"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  Computational devices combining two or more different parts, one controlling\nthe operation of the other, for example, derive their power from the\ninteraction, in addition to the capabilities of the parts. Non-classical\ncomputation has tended to consider only single computational models: neural,\nanalog, quantum, chemical, biological, neglecting to account for the\ncontribution from the experimental controls. In this position paper, we propose\na framework suitable for analysing combined computational models, from abstract\ntheory to practical programming tools. Focusing on the simplest example of one\nsystem controlled by another through a sequence of operations in which only one\nsystem is active at a time, the output from one system becomes the input to the\nother for the next step, and vice versa. We outline the categorical machinery\nrequired for handling diverse computational systems in such combinations, with\ntheir interactions explicitly accounted for. Drawing on prior work in\nrefinement and retrenchment, we suggest an appropriate framework for developing\nprogramming tools from the categorical framework. We place this work in the\ncontext of two contrasting concepts of \"efficiency\": theoretical comparisons to\ndetermine the relative computational power do not always reflect the practical\ncomparison of real resources for a finite-sized computational task, especially\nwhen the inputs include (approximations of) real numbers. Finally we outline\nthe limitations of our simple model, and identify some of the extensions that\nwill be required to treat more complex interacting computational systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1210.0621v1"
    },
    {
        "title": "Design & Simulation of 128x Interpolator Filter",
        "authors": [
            "Rahul Sinha",
            "Sonika Arora"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  This paper presents the design consideration and simulation of interpolator\nof OSR 128. The proposed structure uses the half band filers & Comb/Sinc\nfilter. Experimental result shows that proposed interpolator achieves the\ndesign specification, and also has good noise rejection capabilities. The\ninterpolator accepts the input at 44.1 kHz for applications like CD & DVD\naudio. The interpolation filter can be applied to the delta sigma DAC. The\nrelated work is done with the MATLAB & XILINX ISE simulators. The maximum\noperating frequency is achieved as 34.584 MHz.\n",
        "pdf_link": "http://arxiv.org/pdf/1210.5342v1"
    },
    {
        "title": "Coevolving Cellular Automata with Memory for Chemical Computing: Boolean\n  Logic Gates in the B-Z Reaction",
        "authors": [
            "Christopher Stone",
            "Rita Toth",
            "Ben de Lacy Costello",
            "Larry Bull",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  We propose that the behaviour of non-linear media can be controlled\nautomatically through coevolutionary systems. By extension, forms of\nunconventional computing, i.e., massively parallel non-linear computers, can be\nrealised by such an approach. In this study a light-sensitive sub-excitable\nBelousov-Zhabotinsky reaction is controlled using various heterogeneous\ncellular automata. A checkerboard image comprising of varying light intensity\ncells is projected onto the surface of a catalyst-loaded gel resulting in rich\nspatio-temporal chemical wave behaviour. The coevolved cellular automata are\nshown to be able to control chemical activity through dynamic control of the\nlight intensity. The approach is demonstrated through the creation of a number\nof simple Boolean logic gates.\n",
        "pdf_link": "http://arxiv.org/pdf/1212.2762v1"
    },
    {
        "title": "Diametrical Mesh Of Tree (D2D-MoT) Architecture: A Novel Routing\n  Solution For NoC",
        "authors": [
            "Prasun Ghosal",
            "Sankar Karmakar"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  Network-on-chip (NoC) is a new aspect for designing of future System-On-Chips\n(SoC) where a vast number of IP cores are connected through interconnection\nnetwork. The communication between the nodes occurred by routing packets rather\nthan wires. It supports high degree of scalability, reusability and parallelism\nin communication. In this paper, we present a Mesh routing architecture, which\nis called Diametrical 2D Mesh of Tree, based on Mesh-of-Tree (MoT) routing and\nDiametrical 2D Mesh. It has the advantage of having small diameter as well as\nlarge bisection width and small node degree clubbed with being the fastest\nnetwork in terms of speed. The routing algorithm ensures that the packets will\nalways reach from source to sink through shortest path and is deadlock free.\n",
        "pdf_link": "http://arxiv.org/pdf/1212.2874v1"
    },
    {
        "title": "Organic Memristor Devices for Logic Elements with Memory",
        "authors": [
            "Victor Erokhin",
            "Gerard David Howard",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  Memristors are promising next-generation memory candidates that are\nnonvolatile, possess low power requirements and are capable of nanoscale\nfabrication. In this article we physically realise and describe the use of\norganic memristors in designing statefull boolean logic gates for the AND OR\nand NOT operations. The output of these gates is analog and dependent on the\nlength of time that suitable charge is applied to the inputs, displaying a\nlearning property. Results may be also interpreted in a traditional binary\nmanner through use of a suitable thresholding function at the output. The\nmemristive property of the gate allows the for the production of analog outputs\nthat vary based on the charge-dependent nonvolatile state of the memristor. We\nprovide experimental results of physical fabrication of three types of logic\ngate. A simulation of a one-bit full adder comprised of memristive logic gates\nis also included, displaying varying response to two distinct input patterns.\n",
        "pdf_link": "http://arxiv.org/pdf/1212.3425v1"
    },
    {
        "title": "Evolution of Plastic Learning in Spiking Networks via Memristive\n  Connections",
        "authors": [
            "Gerard Howard",
            "Ella Gale",
            "Larry Bull",
            "Ben de Lacy Costello",
            "Andy Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  This article presents a spiking neuroevolutionary system which implements\nmemristors as plastic connections, i.e. whose weights can vary during a trial.\nThe evolutionary design process exploits parameter self-adaptation and variable\ntopologies, allowing the number of neurons, connection weights, and\ninter-neural connectivity pattern to emerge. By comparing two phenomenological\nreal-world memristor implementations with networks comprised of (i) linear\nresistors (ii) constant-valued connections, we demonstrate that this approach\nallows the evolution of networks of appropriate complexity to emerge whilst\nexploiting the memristive properties of the connections to reduce learning\ntime. We extend this approach to allow for heterogeneous mixtures of memristors\nwithin the networks; our approach provides an in-depth analysis of network\nstructure. Our networks are evaluated on simulated robotic navigation tasks;\nresults demonstrate that memristive plasticity enables higher performance than\nconstant-weighted connections in both static and dynamic reward scenarios, and\nthat mixtures of memristive elements provide performance advantages when\ncompared to homogeneous memristive networks.\n",
        "pdf_link": "http://arxiv.org/pdf/1212.3441v1"
    },
    {
        "title": "Applications of fMRI for Brain Mapping",
        "authors": [
            "Nivedita Daimiwal",
            "M. Sundhararajan",
            "Revati Shriram"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  Brain-mapping techniques have proven to be vital in understanding the\nmolecular, cellular, and functional mechanisms of the brain. Normal anatomical\nimaging can provide structural information on certain abnormalities in the\nbrain. However there are many neurological disorders for which only structure\nstudies are not sufficient. In such cases it is required to investigate the\nfunctional organization of the brain. Further it is necessary to study the\nbrain functions under normal as well as diseased conditions. Brain mapping\ntechniques can help in deriving useful and important information on these\nissues. Brain functions and brain area responsible for the particular\nactivities like motor, sensory speech and memory process could be investigated.\nThe authors provide an overview of various Brain Mapping techniques and fMRI\nsignal processing methods.\n",
        "pdf_link": "http://arxiv.org/pdf/1301.0001v1"
    },
    {
        "title": "Cross-layer Optimization for Next Generation Wi-Fi",
        "authors": [
            "Getachew Redieteab"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  From the initial 1997 specification to the undergoing IEEE 802.11ac\nstandardization, a leap in throughput has been observed with every new\ngeneration. The expectations for next generations on issues like throughput,\nrange, reliability, and power consumption are even higher. This is quite a\nchallenge considering all the work already done. Cross-layer optimization of\nphysical (PHY) and medium access control (MAC) layers can be an interesting\nexploration path for further enhancement. During this thesis we have studied\ncross-layer optimization techniques, with a focus on the IEEE 802.11ac\nstandard. A new multichannel aggregation scheme involving cross-knowledge\nbetween PHY and MAC layers has been proposed to improve performance in\ncollision-prone environments. We have shown that some functionalities directly\ninvolved PHY and MAC layers. An accurate modeling of both PHY and MAC\nmechanisms is thus needed to have a realistic characterization of such\nfunctionalities. A cross-layer simulator, compliant with IEEE 802.11ac\nspecifications, has thus been implemented. To the best of our knowledge, this\nis the first simulator incorporating detailed PHY and MAC functionalities for\nthe IEEE 802.11ac standard. The multiple-user multiple-input, multiple-output\n(MU-MIMO) technique, which is one of the main innovations of the IEEE 802.11ac,\nneeds both PHY and MAC layer considerations. We have thus used the implemented\ncross-layer simulator to evaluate the performance of MU-MIMO and compared it\nwith the single-user MIMO (SU-MIMO). The aim of these studies was to evaluate\nthe 'real' gains of MU-MIMO solutions (accounting for PHY+MAC) over SU-MIMO\nsolutions and not the generally accepted ones. The impact of the channel\nsounding interval has particularly been studied. Finally, we have proposed a\nshort PHY layer version of acknowledgment frames for overhead reduction in IEEE\n802.11ah communications.\n",
        "pdf_link": "http://arxiv.org/pdf/1301.4691v1"
    },
    {
        "title": "A Study on Spectral Efficiency of Physical Layer over Cognitive Radio",
        "authors": [
            "Fotis Foukalas",
            "Lazaros Merakos"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Despite the conclusive potential of cognitive radio for provisioning the\ndynamic and flexible spectrum/channel allocation, the research community should\nstudy the performance gain of physical layer over such a radio with cognition\ncapabilities. To this end, several mechanisms of physical layers such as\nadaptive modulation, multiple-input multiple output antennas; channel coding\nand/or combination of them should be studied. These studies should be\naccomplished in terms of spectral efficiency. Therefore, the gain of cognitive\nradio in wireless networks available into the market will be identified\npractically. Another issue under consideration should be the performance\nevaluation of cognitive radio assuming a cross-layer combination between the\ncognitive physical and the upper layers. To this direction, this paper presents\na study on spectral efficiency at the physical layer with cognitive\ncapabilities. In sequel, we study a cross-layer combination of physical layer\nwith upper layers in the same cognitive context. The performance gain of\ncognitive radio in such a physical layer is realized practically as well as a\nfew cross-layer design issues have been raised.\n",
        "pdf_link": "http://arxiv.org/pdf/1302.2577v1"
    },
    {
        "title": "Computation of the Travelling Salesman Problem by a Shrinking Blob",
        "authors": [
            "Jeff Jones",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  The Travelling Salesman Problem (TSP) is a well known and challenging\ncombinatorial optimisation problem. Its computational intractability has\nattracted a number of heuristic approaches to generate satisfactory, if not\noptimal, candidate solutions. In this paper we demonstrate a simple\nunconventional computation method to approximate the Euclidean TSP using a\nvirtual material approach. The morphological adaptation behaviour of the\nmaterial emerges from the low-level interactions of a population of particles\nmoving within a diffusive lattice. A `blob' of this material is placed over a\nset of data points projected into the lattice, representing TSP city locations,\nand the blob is reduced in size over time. As the blob shrinks it\nmorphologically adapts to the configuration of the cities. The shrinkage\nprocess automatically stops when the blob no longer completely covers all\ncities. By manually tracing the perimeter of the blob a path between cities is\nelicited corresponding to a TSP tour. Over 6 runs on 20 randomly generated\ndatasets of 20 cities this simple and unguided method found tours with a mean\nbest tour length of 1.04, mean average tour length of 1.07 and mean worst tour\nlength of 1.09 when expressed as a fraction of the minimal tour computed by an\nexact TSP solver. We examine the insertion mechanism by which the blob\nconstructs a tour, note some properties and limitations of its performance, and\ndiscuss the relationship between the blob TSP and proximity graphs which group\npoints on the plane. The method is notable for its simplicity and the spatially\nrepresented mechanical mode of its operation. We discuss similarities between\nthis method and previously suggested models of human performance on the TSP and\nsuggest possibilities for further improvement.\n",
        "pdf_link": "http://arxiv.org/pdf/1303.4969v2"
    },
    {
        "title": "On Creativity of Slime Mould",
        "authors": [
            "Andrew Adamatzky",
            "Rachel Armstrong",
            "Jeff Jones",
            "Yukio-Pegio Gunji"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Slime mould Physarum polycephalum is large single cell with intriguingly\nsmart behaviour. The slime mould shows outstanding abilities to adapt its\nprotoplasmic network to varying environmental conditions. The slime mould can\nsolve tasks of computational geometry, image processing, logics and arithmetics\nwhen data are represented by configurations of attractants and repellents. We\nattempt to map behavioural patterns of slime onto the cognitive control versus\nschizotypy spectrum phase space and thus interpret slime mould's activity in\nterms of creativity.\n",
        "pdf_link": "http://arxiv.org/pdf/1304.2050v1"
    },
    {
        "title": "Global cognitive radio based communication systems: Space-time\n  communications",
        "authors": [
            "Dr. G. Rama Murthy",
            "M. Srikanth",
            "K. Viswanadh"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Spectrum Scarcity is a global problem across the world. This paper emphasizes\non the fact that a global problem has to be dealt on global basis, not just\nlocally by applying the principle of global cognitive radio,Global\nOpportunistic Remote Spectrum Access. The Future Internet and Internet of\nThings literally scare the communication system designer regarding the\navailable bandwidth and spectrum resources. There is absolutely no scope to\nwaste or under utilize the available resources. Hence the proposed idea of\nGlobal Cognitive Radio Concept can undoubtedly solve the resource problems in\nnext Generation Communications.\n",
        "pdf_link": "http://arxiv.org/pdf/1304.3554v1"
    },
    {
        "title": "Planning of Cellular Networks Enhanced by Energy Harvesting",
        "authors": [
            "Meng Zheng",
            "PrzemysÅaw PaweÅczak",
            "SÅawomir StaÅczak",
            "Haibin Yu"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  We pose a novel cellular network planning problem, considering the use of\nrenewable energy sources and a fundamentally new concept of energy balancing,\nand propose a novel algorithm to solve it. In terms of the network capital and\noperational expenditure, we conclude that savings can be made by enriching\ncellular infrastructure with energy harvesting sources, in comparison to\ntraditional deployment methods.\n",
        "pdf_link": "http://arxiv.org/pdf/1304.5088v2"
    },
    {
        "title": "Quantum Circuits for GCD Computation with $O(n \\log n)$ Depth and O(n)\n  Ancillae",
        "authors": [
            "Mehdi Saeedi",
            "Igor L. Markov"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  GCD computations and variants of the Euclidean algorithm enjoy broad uses in\nboth classical and quantum algorithms. In this paper, we propose quantum\ncircuits for GCD computation with $O(n \\log n)$ depth with O(n) ancillae. Prior\ncircuit construction needs $O(n^2)$ running time with O(n) ancillae. The\nproposed construction is based on the binary GCD algorithm and it benefits from\nlog-depth circuits for 1-bit shift, comparison/subtraction, and managing\nancillae. The worst-case gate count remains $O(n^2)$, as in traditional\ncircuits.\n",
        "pdf_link": "http://arxiv.org/pdf/1304.7516v1"
    },
    {
        "title": "Slimy hairs: Hair sensors made with slime mould",
        "authors": [
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Slime mould Physarum polycephalum is a large single cell visible by unaided\neye. We design a slime mould implementation of a tactile hair, where the slime\nmould responds to repeated deflection of hair by an immediate high-amplitude\nspike and a prolonged increase in amplitude and width of its oscillation\nimpulses. We demonstrate that signal-to-noise ratio of the Physarum tactile\nhair sensor averages near six for the immediate response and two for the\nprolonged response.\n",
        "pdf_link": "http://arxiv.org/pdf/1306.2935v1"
    },
    {
        "title": "Resistive Threshold Logic",
        "authors": [
            "A. P. James",
            "L. R. V. J. Francis",
            "D. Kumar"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  We report a resistance based threshold logic family useful for mimicking\nbrain like large variable logic functions in VLSI. A universal Boolean logic\ncell based on an analog resistive divider and threshold logic circuit is\npresented. The resistive divider is implemented using memristors and provides\noutput voltage as a summation of weighted product of input voltages. The output\nof resistive divider is converted into a binary value by a threshold operation\nimplemented by CMOS inverter and/or Opamp. An universal cell structure is\npresented to decrease the overall implementation complexity and number of\ncomponents. When the number of input variables become very high, the proposed\ncell offers advantages of smaller area and design simplicity in comparison with\nCMOS based logic circuits.\n",
        "pdf_link": "http://arxiv.org/pdf/1308.0090v1"
    },
    {
        "title": "Securing Cognitive Radio Networks against Primary User Emulation Attacks",
        "authors": [
            "Rong Yu",
            "Yan Zhang",
            "Yi Liu",
            "Stein Gjessing",
            "Mohsen Guizani"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Cognitive Radio (CR) is a promising technology for next-generation wireless\nnetworks in order to efficiently utilize the limited spectrum resources and\nsatisfy the rapidly increasing demand for wireless applications and services.\nSecurity is a very important but not well addressed issue in CR networks. In\nthis paper we focus on security problems arising from Primary User Emulation\n(PUE) attacks in CR networks. We present a comprehensive introduction to PUE\nattacks, from the attacking rationale and its impact on CR networks, to\ndetection and defense approaches. In order to secure CR networks against PUE\nattacks, a two-level database-assisted detection approach is proposed to detect\nsuch attacks. Energy detection and location verification are combined for fast\nand reliable detection. An admission control based defense approach is proposed\nto mitigate the performance degradation of a CR network under a PUE attack.\nIllustrative results are presented to demonstrate the effectiveness of the\nproposed detection and defense approaches.\n",
        "pdf_link": "http://arxiv.org/pdf/1308.6216v1"
    },
    {
        "title": "Clarification on the Mapping of Reversible Circuits to the NCV-v1\n  Library",
        "authors": [
            "Zahra Sasanian",
            "Robert Wille",
            "D. Michael Miller"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  In previous work and motivated by a theoretical discussion on physical\nrealizations, a new quantum gate library (the NCV-v1 library) for electronic\ndesign automation of quantum circuits has been proposed. Here, qudits instead\nof qubits are assumed, i.e. a basic building block which does not rely on a two\nlevel quantum system but a (multiple-valued) d-level quantum system is assumed.\nHowever, the descriptions on the foundation of this new library remained brief.\nThis technical report provides an extended description of the applied ideas and\nconcepts.\n",
        "pdf_link": "http://arxiv.org/pdf/1309.1419v1"
    },
    {
        "title": "Table-Top Molecular Communication: Text Messages Through Chemical\n  Signals",
        "authors": [
            "Nariman Farsad",
            "Weisi Guo",
            "Andrew W. Eckford"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  In this work, we describe the first modular, and programmable platform\ncapable of transmitting a text message using chemical signalling -- a method\nalso known as molecular communication. This form of communication is attractive\nfor applications where conventional wireless systems perform poorly, from\nnanotechnology to urban health monitoring. Using examples, we demonstrate the\nuse of our platform as a testbed for molecular communication, and illustrate\nthe features of these communication systems using experiments. By providing a\nsimple and inexpensive means of performing experiments, our system fills an\nimportant gap in the molecular communication literature, where much current\nwork is done in simulation with simplified system models. A key finding in this\npaper is that these systems are often nonlinear in practice, whereas current\nsimulations and analysis often assume that the system is linear. However, as we\nshow in this work, despite the nonlinearity, reliable communication is still\npossible. Furthermore, this work motivates future studies on more realistic\nmodelling, analysis, and design of theoretical models and algorithms for these\nsystems.\n",
        "pdf_link": "http://arxiv.org/pdf/1310.0070v1"
    },
    {
        "title": "Fault Tolerant Synthesis of Reversible Circuits",
        "authors": [
            "Anugrah Jain"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Reversible computing has emerged as a possible low cost alternative to\nconventional computing in terms of speed, power consumption and computing\ncapability. In order to achieve reliable circuits in reversible computing,\nprovision for fault tolerance is necessary. A number of fault models, fault\ntolerant techniques (such as parity-preserving) and testing approaches have\nproposed in literature. This dissertation exploits parity-preserving\ncharacteristics of two reversible gates which provide low cost\nparity-preserving based fault tolerance. In order to extend online testability\nof reversible circuits, the substitution of Peres gate has been presented. The\nonline testing capabilities of MCF including Swap and Fredkin gates were also\nidentifies. Finally a tool was developed to implement all above substitutions\nand converting any reversible circuit to parity-preserving based fault tolerant\ncircuit.\n",
        "pdf_link": "http://arxiv.org/pdf/1310.5231v2"
    },
    {
        "title": "On the internalisation, intraplasmodial carriage and excretion of\n  metallic nanoparticles in the slime mould Physarum polycephalum",
        "authors": [
            "Richard Mayne",
            "David Patton",
            "Ben de Lacy Costello",
            "Andrew Adamatzky",
            "Rosemary Camilla Patton"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  The plasmodium of Physarum polycephalum is a large single cell visible with\nthe naked eye. When inoculated on a substrate with attractants and repellents\nthe plasmodium develops optimal networks of protoplasmic tubes which span sites\nof attractants (i.e. nutrients) yet avoid domains with a high nutrient\nconcentration. It should therefore be possible to program the plasmodium\ntowards deterministic adaptive transformation of internalised nano- and\nmicro-scale materials. In laboratory experiments with magnetite nanoparticles\nand glass micro-spheres coated with silver metal we demonstrate that the\nplasmodium of P. polycephalum can propagate the nano-scale objects using a\nnumber of distinct mechanisms including endocytosis, transcytosis and dragging.\nThe results of our experiments could be used in the development of novel\ntechniques targeted towards the growth of metallised biological wires and\nhybrid nano- and micro-circuits.\n",
        "pdf_link": "http://arxiv.org/pdf/1310.6078v1"
    },
    {
        "title": "Towards Hybrid Artificial-Slime Mould Devices",
        "authors": [
            "Richard Mayne",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  The plasmodium of the slime mould Physarum polycephalum has recently received\nsignificant attention for its value as a highly malleable amorphous computing\nsubstrate. In laboratory-based experiments, micro- and nanoscale artificial\ncircuit components were introduced into the P. polycephalum plasmdodium to\ninvestigate the electrical properties and computational abilities of hybridised\nslime mould. It was found through a combination of imaging techniques and\nelectrophysiological measurements that P. polycephalum is able to internalise a\nrange of electrically active nanoparticles, assemble them in vivo and\ndistribute them around the plasmodium. Hybridised plasmodium is able to form\nbiomorphic mineralised networks, both inside the living plasmodium and the\nempty trails left in its wake by taxis, both of which facilitate the\ntransmission of electricity. Hybridisation also alters the bioelectrical\nactivity of the plasmodium and likely influences its information processing\ncapabilities. It was concluded that hybridised slime mould is a suitable\nsubstrate for producing functional unconventional computing devices.\n",
        "pdf_link": "http://arxiv.org/pdf/1311.4167v1"
    },
    {
        "title": "A traffic model based on fuzzy cellular automata",
        "authors": [
            "BartÅomiej PÅaczek"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Cellular automata (CA) play an important role in the development of\ncomputationally efficient microscopic traffic models and recently have gained\nconsiderable importance as a mean of optimising traffic control strategies.\nHowever, real-time application of the available CA models in traffic control\nsystems is a difficult task due to their discrete and stochastic nature. This\npaper introduces a novel method for simulation of signalised traffic streams,\nwhich combines CA and fuzzy numbers. The introduced traffic simulation\nalgorithm eliminates main drawbacks of the CA approach, i.e. necessity of\nmultiple Monte Carlo simulations and calibration issues. Computational cost of\ntraffic simulation for the proposed algorithm is considerably lower than the\ncost of simulation based on stochastic CA. Thus, the simulation results can be\nobtained in a much shorter time. Experiments confirmed that the simulation\nresults for the introduced algorithm are consistent with that observed for\nstochastic CA. The proposed simulation algorithm is suitable for real-time\napplications in traffic control systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1311.5843v1"
    },
    {
        "title": "Decomposition and Gluing for Adiabatic Quantum Optimization",
        "authors": [
            "Micah Blake McCurdy",
            "Jeffrey Egger",
            "Jordan Kyriakidis"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Farhi and others have introduced the notion of solving NP problems using\nadiabatic quantum com- puters. We discuss an application of this idea to the\nproblem of integer factorization, together with a technique we call gluing\nwhich can be used to build adiabatic models of interesting problems. Although\nadiabatic quantum computers already exist, they are likely to be too small to\ndirectly tackle problems of interesting practical sizes for the foreseeable\nfuture. Therefore, we discuss techniques for decomposition of large problems,\nwhich permits us to fully exploit such hardware as may be available. Numerical\nre- sults suggest that even simple decomposition techniques may yield\nacceptable results with subexponential overhead, independent of the performance\nof the underlying device.\n",
        "pdf_link": "http://arxiv.org/pdf/1312.5169v1"
    },
    {
        "title": "Design of Reversible Random Access Memory",
        "authors": [
            "Md. Selim Al Mamun",
            "Syed Monowar Hossain"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Reversible logic has become immensely popular research area and its\napplications have spread in various technologies for their low power\nconsumption. In this paper we proposed an efficient design of random access\nmemory using reversible logic. In the way of designing the reversible random\naccess memory we proposed a reversible decoder and a write enable reversible\nmaster slave D flip-flop. All the reversible designs are superior in terms of\nquantum cost, delay and garbage outputs compared to the designs existing in\nliterature.\n",
        "pdf_link": "http://arxiv.org/pdf/1312.7354v1"
    },
    {
        "title": "A Novel Approach for Designing Online Testable Reversible Circuits",
        "authors": [
            "Md. Selim Al Mamun",
            "Pronab Kumar Mondal",
            "Uzzal Kumar Prodhan"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Reversible logic is gaining interest of many researchers due to its low power\ndissipating characteristic. In this paper we proposed a new approach for\ndesigning online testable reversible circuits. The resultant testable\nreversible circuit can detect any single bit error whiles it is operating.\nAppropriate theorems and lemmas are presented to clarify the proposed design.\nThe experimental results show that our design approach is superior in terms of\nnumber of number of gates, garbage outputs and quantum cost.\n",
        "pdf_link": "http://arxiv.org/pdf/1312.7355v1"
    },
    {
        "title": "Design and Synthesis of Ultra Low Energy Spin-Memristor Threshold Logic",
        "authors": [
            "Deliang Fan",
            "Mrigank Sharad",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  A threshold logic gate (TLG) performs weighted sum of multiple inputs and\ncompares the sum with a threshold. We propose Spin-Memeristor Threshold Logic\n(SMTL) gates, which employ memristive cross-bar array (MCA) to perform\ncurrent-mode summation of binary inputs, whereas, the low-voltage\nfast-switching spintronic threshold devices (STD) carry out the threshold\noperation in an energy efficient manner. Field programmable SMTL gate arrays\ncan operate at a small terminal voltage of ~50mV, resulting in ultra-low power\nconsumption in gates as well as programmable interconnect networks. We evaluate\nthe performance of SMTL using threshold logic synthesis. Results for common\nbenchmarks show that SMTL based programmable logic hardware can be more than\n100x energy efficient than state of the art CMOS FPGA.\n",
        "pdf_link": "http://arxiv.org/pdf/1402.2648v1"
    },
    {
        "title": "Hierarchical Temporal Memory Based on Spin-Neurons and Resistive Memory\n  for Energy-Efficient Brain-Inspired Computing",
        "authors": [
            "Deliang Fan",
            "Mrigank Sharad",
            "Abhronil Sengupta",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Hierarchical temporal memory (HTM) tries to mimic the computing in\ncerebral-neocortex. It identifies spatial and temporal patterns in the input\nfor making inferences. This may require large number of computationally\nexpensive tasks like, dot-product evaluations. Nano-devices that can provide\ndirect mapping for such primitives are of great interest. In this work we show\nthat the computing blocks for HTM can be mapped using low-voltage,\nfast-switching, magneto-metallic spin-neurons combined with emerging resistive\ncross-bar network (RCN). Results show possibility of more than 200x lower\nenergy as compared to 45nm CMOS ASIC design\n",
        "pdf_link": "http://arxiv.org/pdf/1402.2902v1"
    },
    {
        "title": "Boolean Logic Gates From A Single Memristor Via Low-Level Sequential\n  Logic",
        "authors": [
            "Ella Gale",
            "Ben de Lacy Costello",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  By using the memristor's memory to both store a bit and perform an operation\nwith a second input bit, simple Boolean logic gates have been built with a\nsingle memristor. The operation makes use of the interaction of current spikes\n(occasionally called current transients) found in both memristors and other\ndevices. The sequential time-based logic methodology allows two logical input\nbits to be used on a one-port by sending the bits separated in time. The\nresulting logic gate is faster than one relying on memristor's state switching,\nlow power and requires only one memristor. We experimentally demonstrate\nworking OR and XOR gates made with a single flexible Titanium dioxide sol-gel\nmemristor.\n",
        "pdf_link": "http://arxiv.org/pdf/1402.4046v1"
    },
    {
        "title": "Neuromorphic electronic circuits for building autonomous cognitive\n  systems",
        "authors": [
            "Elisabetta Chicca",
            "Fabio Stefanini",
            "Chiara Bartolozzi",
            "Giacomo Indiveri"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Several analog and digital brain-inspired electronic systems have been\nrecently proposed as dedicated solutions for fast simulations of spiking neural\nnetworks. While these architectures are useful for exploring the computational\nproperties of large-scale models of the nervous system, the challenge of\nbuilding low-power compact physical artifacts that can behave intelligently in\nthe real-world and exhibit cognitive abilities still remains open. In this\npaper we propose a set of neuromorphic engineering solutions to address this\nchallenge. In particular, we review neuromorphic circuits for emulating neural\nand synaptic dynamics in real-time and discuss the role of biophysically\nrealistic temporal dynamics in hardware neural processing architectures; we\nreview the challenges of realizing spike-based plasticity mechanisms in real\nphysical systems and present examples of analog electronic circuits that\nimplement them; we describe the computational properties of recurrent neural\nnetworks and show how neuromorphic Winner-Take-All circuits can implement\nworking-memory and decision-making mechanisms. We validate the neuromorphic\napproach proposed with experimental results obtained from our own circuits and\nsystems, and argue how the circuits and networks presented in this work\nrepresent a useful set of components for efficiently and elegantly implementing\nneuromorphic cognition.\n",
        "pdf_link": "http://arxiv.org/pdf/1403.6428v1"
    },
    {
        "title": "Slime mould electronic oscillators",
        "authors": [
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  We construct electronic oscillator from acellular slime mould Physarum\npolycephalum. The slime mould oscillator is made of two electrodes connected by\na protoplasmic tube of the living slime mould. A protoplasmic tube has an\naverage resistance of 3~MOhm. The tube's resistance is changing over time due\nto peristaltic contractile activity of the tube. The resistance of the\nprotoplasmic tube oscillates with average period of 73~sec and average\namplitude of 0.6~MOhm. We present experimental laboratory results on dynamics\nof Physarum oscillator under direct current voltage up to 15~V and speculate\nthat slime mould P. polycephalum can be employed as a living electrical\noscillator in biological and hybrid circuits.\n",
        "pdf_link": "http://arxiv.org/pdf/1403.7350v1"
    },
    {
        "title": "Molecular Communication Systems Design for Future City",
        "authors": [
            "Song Qiu"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  An area of interest in the modern age is the human migration from rural areas\nto cities. Cities are characterized by a dense concentration of buildings and\nkey infrastructures. However, what has been lacking is a pervasive sensor\ntechnology that can monitor the performance of these structures. Partly, this\nis due to the fact that the information collected from sensors cannot be easily\ntransported from the embedded location to an external data hub. Examples of\nhealth monitoring in structures include monitoring corrosion, fracture stress,\nand material delamination. The scenario examples include: pipelines, tunnel\nnetworks, and some industrial and medical areas such as hospitals (minimise\nelectromagnetic interference), and turbines.\n",
        "pdf_link": "http://arxiv.org/pdf/1403.7374v1"
    },
    {
        "title": "TCP-like molecular communications",
        "authors": [
            "Luca Felicetti",
            "Mauro Femminella",
            "Gianluca Reali",
            "Tadashi Nakano",
            "Athanasios V. Vasilakos"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  In this paper, we present a communication protocol between a pair of\nbiological nanomachines, transmitter and receiver, built upon molecular\ncommunications in an aqueous environment. In our proposal, the receiver, acting\nas a control node, sends a connection setup signal to the transmitter, which\nstokes molecules, to start molecule transmission. The molecules transmitted by\nthe transmitter propagate in the environment and are absorbed by the receiver\nthrough its receptors. When the receiver absorbs the desired quantity of\nmolecules, it releases a tear-down signal to notify the transmitter to stop the\ntransmission. The proposed protocol implements a bidirectional communication by\nusing a number of techniques originally designed for the TCP. In fact, the\nproposed protocol is connection-oriented, and uses the TCP-like probing to find\na suitable transmission rate between transmitter and receiver so as to avoid\nreceiver congestion. Unlike the TCP, however, explicit acknowledgments are not\nused, since they would degrade the communication throughput due to the large\ndelay, a characteristic feature of molecular communications. Thus, the proposed\nprotocol uses implicit acknowledgments, and feedback signals are sent by the\nreceiver to throttle the transmission rate at the transmitter, i.e., explicit\nnegative feedbacks. We also present the results of an extensive simulation\ncampaign, used to validate the proposed protocol and to properly dimension the\nmain protocol parameters.\n",
        "pdf_link": "http://arxiv.org/pdf/1406.4259v1"
    },
    {
        "title": "Limits on the performance of Infotaxis under inaccurate modelling of the\n  environment",
        "authors": [
            "Juan Duque RodrÃ­guez",
            "David GÃ³mez-Ullate",
            "Carlos MejÃ­a-Monasterio"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  We study the performance of infotaxis search strategy measured by the rate of\nsuccess and mean search time, under changes in the environment parameters such\nas diffusivity, rate of emission or wind velocity. We also investigate the drop\nof performance caused by an innacurate modelling of the environment. Our\nfindings show that infotaxis remains robust as long as the estimated parameters\nfall within a certain range around their true values, but the success rate\nquickly drops making infotaxis no longer feasible if the searcher agent\nseverely underestimates or overestimates the real environment parameters. This\nstudy places some limits on the performance of infotaxis, and thus it has\npractical consequences for the design of infotaxis based machines to track and\ndetect an emitting source of chemicals or volatile substances.\n",
        "pdf_link": "http://arxiv.org/pdf/1408.1873v1"
    },
    {
        "title": "Actin automata: Phenomenology and localizations",
        "authors": [
            "Andrew Adamatzky",
            "Richard Mayne"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Actin is a globular protein which forms long filaments in the eukaryotic\ncytoskeleton, whose roles in cell function include structural support,\ncontractile activity to intracellular signalling. We model actin filaments as\ntwo chains of one-dimensional binary-state semi-totalistic automaton arrays to\ndescribe hypothetical signalling events therein. Each node of the actin\nautomaton takes state `0' (resting) or `1' (excited) and updates its state in\ndiscrete time depending on its neighbour's states. We analyse the complete rule\nspace of actin automata using integral characteristics of space-time\nconfigurations generated by these rules and compute state transition rules that\nsupport travelling and mobile localizations. Approaches towards selection of\nthe localisation supporting rules using the global characteristics are\noutlined. We find that some properties of actin automata rules may be predicted\nusing Shannon entropy, activity and incoherence of excitation between the\npolymer chains. We also show that it is possible to infer whether a given rule\nsupports travelling or stationary localizations by looking at ratios of excited\nneighbours are essential for generations of the localizations. We conclude by\napplying biomolecular hypotheses to this model and discuss the significance of\nour findings in context with cell signalling and emergent behaviour in cellular\ncomputation.\n",
        "pdf_link": "http://arxiv.org/pdf/1408.3676v1"
    },
    {
        "title": "Limits on Fundamental Limits to Computation",
        "authors": [
            "Igor L. Markov"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  An indispensable part of our lives, computing has also become essential to\nindustries and governments. Steady improvements in computer hardware have been\nsupported by periodic doubling of transistor densities in integrated circuits\nover the last fifty years. Such Moore scaling now requires increasingly heroic\nefforts, stimulating research in alternative hardware and stirring controversy.\nTo help evaluate emerging technologies and enrich our understanding of\nintegrated-circuit scaling, we review fundamental limits to computation: in\nmanufacturing, energy, physical space, design and verification effort, and\nalgorithms. To outline what is achievable in principle and in practice, we\nrecall how some limits were circumvented, compare loose and tight limits. We\nalso point out that engineering difficulties encountered by emerging\ntechnologies may indicate yet-unknown limits.\n",
        "pdf_link": "http://arxiv.org/pdf/1408.3821v2"
    },
    {
        "title": "Ancilla-free synthesis of large reversible functions using binary\n  decision diagrams",
        "authors": [
            "Mathias Soeken",
            "Laura Tague",
            "Gerhard W. Dueck",
            "Rolf Drechsler"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  The synthesis of reversible functions has been an intensively studied\nresearch area in the last decade. Since almost all proposed approaches rely on\nrepresentations of exponential size (such as truth tables and permutations),\nthey cannot be applied efficiently to reversible functions with more than 15\nvariables.\n  In this paper, we propose an ancilla-free synthesis approach based on Young\nsubgroups using symbolic function representations that can efficiently be\nimplemented with binary decision diagrams (BDDs). As a result, the algorithm\nnot only allows to synthesize large reversible functions without adding extra\nlines, called ancilla, but also leads to significantly smaller circuits\ncompared to existing approaches.\n",
        "pdf_link": "http://arxiv.org/pdf/1408.3955v1"
    },
    {
        "title": "Facts, myths and fights about the KLJN classical physical key exchanger",
        "authors": [
            "Laszlo B. Kish",
            "Derek Abbott",
            "Claes-Goran Granqvist",
            "He Wen"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  This paper deals with the Kirchhoff-law-Johnson-noise (KLJN) classical\nstatistical physical key exchange method and surveys criticism - often stemming\nfrom a lack of understanding of its underlying premises or from other errors -\nand our related responses against these, often unphysical, claims. Some of the\nattacks are valid, however, an extended KLJN system remains protected against\nall of them, implying that its unconditional security is not impacted.\n",
        "pdf_link": "http://arxiv.org/pdf/1408.4069v1"
    },
    {
        "title": "Reservoir computing with a single time-delay autonomous Boolean node",
        "authors": [
            "Nicholas D. Haynes",
            "Miguel C. Soriano",
            "David P. Rosin",
            "Ingo Fischer",
            "Daniel J. Gauthier"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  We demonstrate reservoir computing with a physical system using a single\nautonomous Boolean logic element with time-delay feedback. The system generates\na chaotic transient with a window of consistency lasting between 30 and 300 ns,\nwhich we show is sufficient for reservoir computing. We then characterize the\ndependence of computational performance on system parameters to find the best\noperating point of the reservoir. When the best parameters are chosen, the\nreservoir is able to classify short input patterns with performance that\ndecreases over time. In particular, we show that four distinct input patterns\ncan be classified for 70 ns, even though the inputs are only provided to the\nreservoir for 7.5 ns.\n",
        "pdf_link": "http://arxiv.org/pdf/1411.1398v2"
    },
    {
        "title": "Memcomputing NP-complete problems in polynomial time using polynomial\n  resources and collective states",
        "authors": [
            "Fabio L. Traversa",
            "Chiara Ramella",
            "Fabrizio Bonani",
            "Massimiliano Di Ventra"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Memcomputing is a novel non-Turing paradigm of computation that uses\ninteracting memory cells (memprocessors for short) to store and process\ninformation on the same physical platform. It was recently proved\nmathematically that memcomputing machines have the same computational power of\nnon-deterministic Turing machines. Therefore, they can solve NP-complete\nproblems in polynomial time and, using the appropriate architecture, with\nresources that only grow polynomially with the input size. The reason for this\ncomputational power stems from properties inspired by the brain and shared by\nany universal memcomputing machine, in particular intrinsic parallelism and\ninformation overhead, namely the capability of compressing information in the\ncollective state of the memprocessor network. Here, we show an experimental\ndemonstration of an actual memcomputing architecture that solves the\nNP-complete version of the subset-sum problem in only one step and is composed\nof a number of memprocessors that scales linearly with the size of the problem.\nWe have fabricated this architecture using standard microelectronic technology\nso that it can be easily realized in any laboratory setting. Even though the\nparticular machine presented here is eventually limited by noise--and will thus\nrequire error-correcting codes to scale to an arbitrary number of\nmemprocessors--it represents the first proof-of-concept of a machine capable of\nworking with the collective state of interacting memory cells, unlike the\npresent-day single-state machines built using the von Neumann architecture.\n",
        "pdf_link": "http://arxiv.org/pdf/1411.4798v3"
    },
    {
        "title": "Can we build a conscious machine?",
        "authors": [
            "Dorian Aur"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  The underlying physiological mechanisms of generating conscious states are\nstill unknown. To make progress on the problem of consciousness, we will need\nto experimentally design a system that evolves in a similar way our brains do.\nRecent experimental data show that the multiscale nature of the evolving human\nbrain can be implemented by reprogramming human cells. A hybrid system can be\ndesigned to include an evolving brain equipped with digital computers that\nmaintain homeostasis and provide the right amount of nutrients and oxygen for\nthe brain growth. Shaping the structure of the evolving brain will be\nprogressively achieved by controlling spatial organization of various types of\ncells. Following a specific program, the evolving brain can be trained using\nsubstitutional reality to learn and experience live scenes. We already know\nfrom neuroelectrodynamics that meaningful information in the brain is\nelectrically (wirelessly) read out and written fast in neurons and synapses at\nthe molecular (protein) level during the generation of action potentials and\nsynaptic activities. Since with training, meaningful information accumulates\nand is electrically integrated in the brain, one can predict, that this gradual\nprocess of training will trigger a tipping point for conscious experience to\nemerge in the hybrid system.\n",
        "pdf_link": "http://arxiv.org/pdf/1411.5224v1"
    },
    {
        "title": "Threshold Logic Computing: Memristive-CMOS Circuits for Fast Fourier\n  Transform and Vedic Multiplication",
        "authors": [
            "Alex Pappachen James",
            "Dinesh S. Kumar",
            "Arun Ajayan"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Brain inspired circuits can provide an alternative solution to implement\ncomputing architectures taking advantage of fault tolerance and generalisation\nability of logic gates. In this brief, we advance over the memristive threshold\ncircuit configuration consisting of memristive averaging circuit in combination\nwith operational amplifier and/or CMOS inverters in application to realizing\ncomplex computing circuits. The developed memristive threshold logic gates are\nused for designing FFT and multiplication circuits useful for modern\nmicroprocessors. Overall, the proposed threshold logic outperforms previous\nmemristive-CMOS logic cells on every aspect, however, indicate a lower chip\narea, lower THD, and controllable leakage power, but a higher power dissipation\nwith respect to CMOS logic.\n",
        "pdf_link": "http://arxiv.org/pdf/1411.5255v1"
    },
    {
        "title": "Liquid State Machine with Dendritically Enhanced Readout for Low-power,\n  Neuromorphic VLSI Implementations",
        "authors": [
            "Subhrajit Roy",
            "Amitava Banerjee",
            "Arindam Basu"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  In this paper, we describe a new neuro-inspired, hardware-friendly readout\nstage for the liquid state machine (LSM), a popular model for reservoir\ncomputing. Compared to the parallel perceptron architecture trained by the\np-delta algorithm, which is the state of the art in terms of performance of\nreadout stages, our readout architecture and learning algorithm can attain\nbetter performance with significantly less synaptic resources making it\nattractive for VLSI implementation. Inspired by the nonlinear properties of\ndendrites in biological neurons, our readout stage incorporates neurons having\nmultiple dendrites with a lumped nonlinearity. The number of synaptic\nconnections on each branch is significantly lower than the total number of\nconnections from the liquid neurons and the learning algorithm tries to find\nthe best 'combination' of input connections on each branch to reduce the error.\nHence, the learning involves network rewiring (NRW) of the readout network\nsimilar to structural plasticity observed in its biological counterparts. We\nshow that compared to a single perceptron using analog weights, this\narchitecture for the readout can attain, even by using the same number of\nbinary valued synapses, up to 3.3 times less error for a two-class spike train\nclassification problem and 2.4 times less error for an input rate approximation\ntask. Even with 60 times larger synapses, a group of 60 parallel perceptrons\ncannot attain the performance of the proposed dendritically enhanced readout.\nAn additional advantage of this method for hardware implementations is that the\n'choice' of connectivity can be easily implemented exploiting address event\nrepresentation (AER) protocols commonly used in current neuromorphic systems\nwhere the connection matrix is stored in memory. Also, due to the use of binary\nsynapses, our proposed method is more robust against statistical variations.\n",
        "pdf_link": "http://arxiv.org/pdf/1411.5458v1"
    },
    {
        "title": "A review of \"Mem-computing NP-complete problems in polynomial time using\n  polynomial resources\" (arXiv:1411.4798)",
        "authors": [
            "Igor L. Markov"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  The reviewed paper describes an analog device that empirically solves small\ninstances of the NP-complete Subset Sum Problem (SSP). The authors claim that\nthis device can solve the SSP in polynomial time using polynomial space, in\nprinciple, and observe no exponential scaling in resource requirements. We\npoint out that (a) the properties ascribed by the authors to their device are\ninsufficient to solve NP-complete problems in poly-time, (b) runtime analysis\noffered does not cover the spectral measurement step, (c) the overall technique\nrequires exponentially increasing resources when scaled up because of the\nspectral measurement step.\n",
        "pdf_link": "http://arxiv.org/pdf/1412.0650v3"
    },
    {
        "title": "Minimizing the Latency of Quantum Circuits during Mapping to the\n  Ion-Trap Circuit Fabric",
        "authors": [
            "Mohammad Javad Dousti",
            "Massoud Pedram"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Quantum computers are exponentially faster than their classical counterparts\nin terms of solving some specific, but important problems. The biggest\nchallenge in realizing a quantum computing system is the environmental noise.\nOne way to decrease the effect of noise (and hence, reduce the overhead of\nbuilding fault tolerant quantum circuits) is to reduce the latency of the\nquantum circuit that runs on a quantum circuit. In this paper, a novel\nalgorithm is presented for scheduling, placement, and routing of a quantum\nalgorithm, which is to be realized on a target quantum circuit fabric\ntechnology. This algorithm, and the accompanying software tool, advances\nstate-of-the-art in quantum CAD methodologies and methods while considering key\ncharacteristics and constraints of the ion-trap quantum circuit fabric.\nExperimental results show that the presented tool improves results of the\nprevious tool by about 41%.\n",
        "pdf_link": "http://arxiv.org/pdf/1412.8003v1"
    },
    {
        "title": "Squash: A Scalable Quantum Mapper Considering Ancilla Sharing",
        "authors": [
            "Mohammad Javad Dousti",
            "Alireza Shafaei",
            "Massoud Pedram"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Quantum algorithms for solving problems of interesting size often result in\ncircuits with a very large number of qubits and quantum gates. Fortunately,\nthese algorithms also tend to contain a small number of repetitively-used\nquantum kernels. Identifying the quantum logic blocks that implement such\nquantum kernels is critical to the complexity management for realizing the\ncorresponding quantum circuit. Moreover, quantum computation requires some type\nof quantum error correction coding to combat decoherence, which in turn results\nin a large number of ancilla qubits in the circuit. Sharing the ancilla qubits\namong quantum operations (even though this sharing can increase the overall\ncircuit latency) is important in order to curb the resource demand of the\nquantum algorithm. This paper presents a multi-core reconfigurable quantum\nprocessor architecture, called Requp, which supports a layered approach to\nmapping a quantum algorithm and ancilla sharing. More precisely, a scalable\nquantum mapper, called Squash, is introduced, which divides a given quantum\ncircuit into a number of quantum kernels- each kernel comprises k parts such\nthat each part will run on exactly one of k available cores. Experimental\nresults demonstrate that Squash can handle large-scale quantum algorithms while\nproviding an effective mechanism for sharing ancilla qubits.\n",
        "pdf_link": "http://arxiv.org/pdf/1412.8004v1"
    },
    {
        "title": "Maze Solving Automatons for Self-Healing of Open Interconnects: Modular\n  Add-on for Circuit Boards",
        "authors": [
            "Aswathi Nair",
            "Karthik Raghunandan",
            "Vaddi Yaswanth",
            "Sreelal Shridharan",
            "Sanjiv Sambandan"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  We present the circuit board integration of a self-healing mechanism to\nrepair open faults. The electric field driven mechanism physically restores\nfractured interconnects in electronic circuits and has the ability to solve\nmazes. The repair is performed by conductive particles dispersed in an\ninsulating fluid. We demonstrate the integration of the healing module onto\nprinted circuit boards and the ability of maze solving. We model and perform\nexperiments on the influence of the geometry of the conductive particles as\nwell as the terminal impedances of the route on the healing efficiency. The\ntypical heal rate is 10 $\\mu$m/s with healed route having resistance of 100\n$\\Omega$ to 20 k$\\Omega$ depending on the materials and concentrations used.\n",
        "pdf_link": "http://arxiv.org/pdf/1412.8591v1"
    },
    {
        "title": "STT-SNN: A Spin-Transfer-Torque Based Soft-Limiting Non-Linear Neuron\n  for Low-Power Artificial Neural Networks",
        "authors": [
            "Deliang Fan",
            "Yong Shim",
            "Anand Raghunathan",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Recent years have witnessed growing interest in the use of Artificial Neural\nNetworks (ANNs) for vision, classification, and inference problems. An\nartificial neuron sums N weighted inputs and passes the result through a\nnon-linear transfer function. Large-scale ANNs impose very high computing\nrequirements for training and classification, leading to great interest in the\nuse of post-CMOS devices to realize them in an energy efficient manner. In this\npaper, we propose a spin-transfer-torque (STT) device based on Domain Wall\nMotion (DWM) magnetic strip that can efficiently implement a Soft-limiting\nNon-linear Neuron (SNN) operating at ultra-low supply voltage and current. In\ncontrast to previous spin-based neurons that can only realize hard-limiting\ntransfer functions, the proposed STT-SNN displays a continuous resistance\nchange with varying input current, and can therefore be employed to implement a\nsoft-limiting neuron transfer function. Soft-limiting neurons are greatly\npreferred to hard-limiting ones due to their much improved modeling capacity,\nwhich leads to higher network accuracy and lower network complexity. We also\npresent an ANN hardware design employing the proposed STT-SNNs and Memristor\nCrossbar Arrays (MCA) as synapses. The ultra-low voltage operation of the\nmagneto metallic STT-SNN enables the programmable MCA-synapses, computing\nanalog-domain weighted summation of input voltages, to also operate at\nultra-low voltage. We modeled the STT-SNN using micro-magnetic simulation and\nevaluated them using an ANN for character recognition. Comparisons with analog\nand digital CMOS neurons show that STT-SNNs can achieve more than two orders of\nmagnitude lower energy consumption.\n",
        "pdf_link": "http://arxiv.org/pdf/1412.8648v1"
    },
    {
        "title": "Multiple State EFN Transistors",
        "authors": [
            "Gideon Segev",
            "Iddo Amit",
            "Andrey Godkin",
            "Alex Henning",
            "Yossi Rosenwaks"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Electrostatically Formed Nanowire (EFN) based transistors have been suggested\nin the past as gas sensing devices. These transistors are multiple gate\ntransistors in which the source to drain conduction path is determined by the\nbias applied to the back gate, and two junction gates. If a specific bias is\napplied to the side gates, the conduction band electrons between them are\nconfined to a well-defined area forming a narrow channel- the Electrostatically\nFormed Nanowire. Recent work has shown that by applying non-symmetric bias on\nthe side gates, the lateral position of the EFN can be controlled. We propose a\nnovel Multiple State EFN Transistor (MSET) that utilizes this degree of freedom\nfor the implementation of complete multiplexer functionality in a single\ntransistor like device. The multiplexer functionality allows a very simple\nimplementation of binary and multiple valued logic functions.\n",
        "pdf_link": "http://arxiv.org/pdf/1502.07391v2"
    },
    {
        "title": "The Emergence and Dynamical Evolution of Complex Transport Networks from\n  Simple Low-Level Behaviours",
        "authors": [
            "Jeff Jones"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  The true slime mould Physarum polycephalum is a recent well studied example\nof how complex transport networks emerge from simple auto-catalytic and self-\norganising local interactions, adapting structure and function against changing\nenvironmental conditions and external perturbation. Physarum networks also\nexhibit computationally desirable measures of transport efficiency in terms of\noverall path length, minimal connectivity and network resilience. Although\nsignificant progress has been made in mathematically modelling the behaviour of\nPhysarum networks (and other biological transport networks) based on observed\nfeatures in experimental settings, their initial emergence - and in particular\ntheir long-term persistence and evolution - is still poorly understood. We\npresent a low-level, bottom-up, approach to the modelling of emergent transport\nnetworks. A population of simple particle-like agents coupled with paracrine\nchemotaxis behaviours in a dissipative environment results in the spontaneous\nemergence of persistent, complex structures. Second order emergent behaviours,\nin the form of network surface minimisation, are also observed contributing to\nthe long term evolution and dynamics of the networks. The framework is extended\nto allow data presentation and the population is used to perform a direct\n(spatial) approximation of network minimisation problems. Three methods are\nemployed, loosely relating to behaviours of Physarum under different\nenvironmental conditions. Finally, the low-level approach is summarised with a\nview to further research.\n",
        "pdf_link": "http://arxiv.org/pdf/1503.06579v1"
    },
    {
        "title": "Recent Development in Analog Computation - A Brief Overview",
        "authors": [
            "Yang Xue"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  The recent development in analog computation is reviewed in this paper.\nAnalog computation was used in many applications where power and energy\nefficiency is of paramount importance. It is shown that by using innovative\narchitecture and circuit design, analog computation systems can achieve much\nhigher energy efficiency than their digital counterparts, as they are able to\nexploit the computational power inherent to the devices and physics. However,\nthese systems do suffer from some disadvantages, such as lower accuracy and\nspeed, and designers have come up with novel approaches to overcome them. The\npaper provides an overview of analog computation systems, from basic components\nsuch as memory and arithmetic elements, to architecture and system design.\n",
        "pdf_link": "http://arxiv.org/pdf/1504.00450v1"
    },
    {
        "title": "An New Type Of Artificial Brain Using Controlled Neurons",
        "authors": [
            "John Robert Burger"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Plans for a new type of artificial brain are possible because of realistic\nneurons in logically structured arrays of controlled toggles, one toggle per\nneuron. Controlled toggles can be made to compute, in parallel, parameters of\ncritical importance for each of several complex images recalled from\nassociative long term memory. Controlled toggles are shown below to amount to a\nnew type of neural network that supports autonomous behavior and action.\n",
        "pdf_link": "http://arxiv.org/pdf/1504.03580v2"
    },
    {
        "title": "Smart Detector Cell: A Scalable All-Spin Circuit for Low Power\n  Non-Boolean Pattern Recognition",
        "authors": [
            "Hamidreza Aghasi",
            "Rouhollah Mousavi Iraei",
            "Azad Naeemi",
            "Ehsan Afshari"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  We present a new circuit for non-Boolean recognition of binary images.\nEmploying all-spin logic (ASL) devices, we design logic comparators and\nnon-Boolean decision blocks for compact and efficient computation. By\nmanipulation of fan-in number in different stages of the circuit, the structure\ncan be extended for larger training sets or larger images. Operating based on\nthe mainly similarity idea, the system is capable of constructing a mean image\nand compare it with a separate input image within a short decision time. Taking\nadvantage of the non-volatility of ASL devices, the proposed circuit is capable\nof hybrid memory/logic operation. Compared with existing CMOS pattern\nrecognition circuits, this work achieves a smaller footprint, lower power\nconsumption, faster decision time and a lower operational voltage. To the best\nof our knowledge, this is the first fully spin-based complete pattern\nrecognition circuit demonstrated using spintronic devices.\n",
        "pdf_link": "http://arxiv.org/pdf/1505.03065v3"
    },
    {
        "title": "Quantum Computing Assisted Medium Access Control for Multiple Client\n  Station Networks",
        "authors": [
            "Michel Barbeau",
            "Steve R. Cloutier",
            "Joaquin Garcia-Alfaro"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  A medium access control protocol based on quantum entanglement has been\nintroduced by Berces and Imre (2006) and Van Meter (2012). This protocol\nentirely avoids collisions. It is assumed that the network consists of one\naccess point and two client stations. We extend this scheme to a network with\nan arbitrary number of client stations. We propose three approaches, namely,\nthe qubit distribution, transmit first election and temporal ordering\nprotocols. The qubit distribution protocol leverages the concepts of Bell-EPR\npair or W state triad. It works for networks of up to four CSs. With up to\nthree CSs, there is no probability of collision. In a four-CS network, there is\na low probability of collision. The transmit first election protocol and\ntemporal ordering protocols work for a network with any number of CSs. The\ntransmit first election builds upon the concept of W state of size\ncorresponding to the number of client stations. It is fair and collision free.\nThe temporal ordering protocol employs the concepts of Lehmer code and quantum\noracle. It is collision free, has a normalized throughput of 100% and achieves\nquasi-fairness.\n",
        "pdf_link": "http://arxiv.org/pdf/1507.00270v1"
    },
    {
        "title": "Logical N-AND Gate on a Molecular Turing Machine",
        "authors": [
            "Victor Hernandez-Urbina"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  In Boolean algebra, it is known that the logical function that corresponds to\nthe negation of the conjunction --NAND-- is universal in the sense that any\nother logical function can be built based on it. This property makes it\nessential to modern digital electronics and computer processor design. Here, we\ndesign a molecular Turing machine that computes the NAND function over binary\nstrings of arbitrary length. For this purpose, we will perform a mathematical\nabstraction of the kind of operations that can be done over a double-stranded\nDNA molecule, as well as presenting a molecular encoding of the input symbols\nfor such a machine.\n",
        "pdf_link": "http://arxiv.org/pdf/1508.03174v1"
    },
    {
        "title": "Solving NP-complete problems with delayed signals: an overview of\n  current research directions",
        "authors": [
            "Mihai Oltean",
            "Oana Muntean"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  In this paper we summarize the existing principles for building\nunconventional computing devices that involve delayed signals for encoding\nsolutions to NP-complete problems. We are interested in the following aspects:\nthe properties of the signal, the operations performed within the devices, some\ncomponents required for the physical implementation, precision required for\ncorrectly reading the solution and the decrease in the signal's strength. Six\nproblems have been solved so far by using the above enumerated principles:\nHamiltonian path, travelling salesman, bounded and unbounded subset sum,\nDiophantine equations and exact cover. For the hardware implementation several\ntypes of signals can be used: light, electric power, sound, electro-magnetic\netc.\n",
        "pdf_link": "http://arxiv.org/pdf/1509.02673v1"
    },
    {
        "title": "Three-Dimensional Stateful Material Implication Logic",
        "authors": [
            "Gina C. Adam",
            "Brian D. Hoskins",
            "Mirko Prezioso",
            "Dmitri B. Strukov"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Monolithic three-dimensional integration of memory and logic circuits could\ndramatically improve performance and energy efficiency of computing systems.\nSome conventional and emerging memories are suitable for vertical integration,\nincluding highly scalable metal-oxide resistive switching devices (memristors),\nyet integration of logic circuits proves to be much more challenging. Here we\ndemonstrate memory and logic functionality in a monolithic three-dimensional\ncircuit by adapting recently proposed memristor-based stateful material\nimplication logic. Though such logic has been already implemented with a\nvariety of memory devices, prohibitively large device variability in the most\nprospective memristor-based circuits has limited experimental demonstrations to\nsimple gates and just a few cycles of operations. By developing a\nlow-temperature, low-variability fabrication process, and modifying the\noriginal circuit to increase its robustness to device imperfections, we\nexperimentally show, for the first time, reliable multi-cycle multi-gate\nmaterial implication logic operation within a three-dimensional stack of\nmonolithically integrated memristors. The direct data manipulation in three\ndimensions enables extremely compact and high-throughput logic-in-memory\ncomputing and, remarkably, presents a viable solution for the Feynman grand\nchallenge of implementing an 8-bit adder at the nanoscale.\n",
        "pdf_link": "http://arxiv.org/pdf/1509.02986v1"
    },
    {
        "title": "Random-resistor-random-temperature Kirchhoff-law-Johnson-noise\n  (RRRT-KLJN) key exchange",
        "authors": [
            "Laszlo Bela Kish",
            "Claes-Goran Granqvist"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  We introduce two new Kirchhoff-law-Johnson-noise (KLJN) secure key\ndistribution schemes which are generalizations of the original KLJN scheme. The\nfirst of these, the Random-Resistor (RR-) KLJN scheme, uses random resistors\nwith values chosen from a quasi-continuum set. It is well-known since the\ncreation of the KLJN concept that such a system could work in cryptography,\nbecause Alice and Bob can calculate the unknown resistance value from\nmeasurements, but the RR-KLJN system has not been addressed in prior\npublications since it was considered impractical. The reason for discussing it\nnow is the second scheme, the Random-Resistor-Random-Temperature (RRRT-) KLJN\nkey exchange, inspired by a recent paper of Vadai, Mingesz and Gingl, wherein\nsecurity was shown to be maintained at non-zero power flow. In the RRRT-KLJN\nsecure key exchange scheme, both the resistances and their temperatures are\ncontinuum random variables. We prove that the security of the RRRT-KLJN scheme\ncan prevail at non-zero power flow, and thus the physical law guaranteeing\nsecurity is not the Second Law of Thermodynamics but the\nFluctuation-Dissipation Theorem. Alice and Bob know their own resistances and\ntemperatures and can calculate the resistance and temperature values at the\nother end of the communication channel from measured voltage, current and\npower-flow data in the wire. However, Eve cannot determine these values\nbecause, for her, there are four unknown quantities while she can set up only\nthree equations. The RRRT-KLJN scheme has several advantages and makes all\nformer attacks on the KLJN scheme invalid or incomplete.\n",
        "pdf_link": "http://arxiv.org/pdf/1509.08150v2"
    },
    {
        "title": "Modeling and Analysis of SiNW BioFET as Molecular Antenna for Bio-Cyber\n  Interfaces towards the Internet of Bio-NanoThings",
        "authors": [
            "Murat Kuscu",
            "Ozgur B. Akan"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Seamless connection of molecular nanonetworks to macroscale cyber networks is\nenvisioned to enable the Internet of Bio-NanoThings, which promises for\ncutting-edge applications, especially in the medical domain. The connection\nrequires the development of an interface between the biochemical domain of\nmolecular nanonetworks and the electrical domain of conventional\nelectromagnetic networks. To this aim, in this paper, we propose to exploit\nfield effect transistor based biosensors (bioFETs) to devise a molecular\nantenna capable of transducing molecular messages into electrical signals. In\nparticular, focusing on the use of SiNW FET-based biosensors as molecular\nantennas, we develop deterministic and noise models for the antenna operation\nto provide a theoretical framework for the optimization of the device from\ncommunication perspective. We numerically evaluate the performance of the\nantenna in terms of the Signal-to-Noise Ratio (SNR) at the electrical output.\n",
        "pdf_link": "http://arxiv.org/pdf/1510.03206v1"
    },
    {
        "title": "State Space Analysis of Memristor Based Series and Parallel RLCM\n  Circuits",
        "authors": [
            "T. D. Dongale",
            "P. K. Gaikwad",
            "R. K. Kamat"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  The present paper investigates state space analysis of memristor based series\nand parallel RLCM circuits. The stability analysis is carried out with the help\nof eigenvalues formulation method, pole-zero plot and transient response of\nsystem. The state space analysis is successfully applied and eigenvalues of the\ntwo circuits are calculated. It is found that the, system follows negative real\npart of eigenvalues. The result clearly shows that addition of memristor in\ncircuits will not alter the stability of system. It is found that systems poles\nlocated at left hand side of the S plane, which indicates stable performance of\nsystem. It clearly evident that eigenvalues has negative real part hence two\nsystems are internally stable.\n",
        "pdf_link": "http://arxiv.org/pdf/1602.04806v1"
    },
    {
        "title": "Strongly Universal Reversible Gate Sets",
        "authors": [
            "Tim Boykett",
            "Jarkko Kari",
            "Ville Salo"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  It is well-known that the Toffoli gate and the negation gate together yield a\nuniversal gate set, in the sense that every permutation of $\\{0,1\\}^n$ can be\nimplemented as a composition of these gates. Since every bit operation that\ndoes not use all of the bits performs an even permutation, we need to use at\nleast one auxiliary bit to perform every permutation, and it is known that one\nbit is indeed enough. Without auxiliary bits, all even permutations can be\nimplemented. We generalize these results to non-binary logic: If $A$ is a\nfinite set of odd cardinality then a finite gate set can generate all\npermutations of $A^n$ for all $n$, without any auxiliary symbols. If the\ncardinality of $A$ is even then, by the same argument as above, only even\npermutations of $A^n$ can be implemented for large $n$, and we show that indeed\nall even permutations can be obtained from a finite universal gate set. We also\nconsider the conservative case, that is, those permutations of $A^n$ that\npreserve the weight of the input word. The weight is the vector that records\nhow many times each symbol occurs in the word. It turns out that no finite\nconservative gate set can, for all $n$, implement all conservative even\npermutations of $A^n$ without auxiliary bits. But we provide a finite gate set\nthat can implement all those conservative permutations that are even within\neach weight class of $A^n$.\n",
        "pdf_link": "http://arxiv.org/pdf/1602.04967v2"
    },
    {
        "title": "Multi-objective design of quantum circuits using genetic programming",
        "authors": [
            "Moein Sarvaghad-Moghaddam"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Quantum computing is a new way of data processing based on the concept of\nquantum mechanics. Quantum circuit design is a process of converting a quantum\ngate to a series of basic gates and is divided into two general categories\nbased on the decomposition and composition. In the second group, using\nevolutionary algorithms and especially genetic algorithms, multiplication of\nmatrix gates was used to achieve the final characteristic of quantum circuit.\nGenetic programming is a subfield of evolutionary computing in which computer\nprograms evolve to solve studied problems. In past research that has been done\nin the field of quantum circuits design, only one cost metrics (usually quantum\ncost) has been investigated. In this paper for the first time, a\nmulti-objective approach has been provided to design quantum circuits using\ngenetic programming that considers the depth and the cost of nearest neighbor\nmetrics in addition to quantum cost metric. Another innovation of this article\nis the use of two-step fitness function and taking into account the equivalence\nof global phase in quantum gates. The results show that the proposed method is\nable to find a good answer in a short time.\n",
        "pdf_link": "http://arxiv.org/pdf/1604.00642v3"
    },
    {
        "title": "A finite alternation result for reversible boolean circuits",
        "authors": [
            "Peter Selinger"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  We say that a reversible boolean function on n bits has alternation depth d\nif it can be written as the sequential composition of d reversible boolean\nfunctions, each of which acts only on the top n-1 bits or on the bottom n-1\nbits. Moreover, if the functions on n-1 bits are even, we speak of even\nalternation depth. We show that every even reversible boolean function of n >=\n4 bits has alternation depth at most 9 and even alternation depth at most 13.\n",
        "pdf_link": "http://arxiv.org/pdf/1604.02549v3"
    },
    {
        "title": "Detector Based Radio Tomographic Imaging",
        "authors": [
            "HÃ¼seyin YiÄitler",
            "Riku JÃ¤ntti",
            "Ossi Kaltiokallio",
            "Neal Patwari"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Received signal strength based radio tomographic imaging is a popular\ndevice-free indoor localization method which reconstructs the spatial loss\nfield of the environment using measurements from a dense wireless network.\nExisting methods solve an associated inverse problem using algebraic or\ncompressed sensing reconstruction algorithms. We propose an alternative imaging\nmethod that reconstructs spatial field of occupancy using a back-projection\nbased reconstruction algorithm. The introduced system has the following\nadvantages over the other imaging based methods: i.) significantly lower\ncomputational complexity such that no floating point multiplication is\nrequired; ii.) each link's measured data is compressed to a single bit,\nproviding improved scalability; iii.) physically significant and repeatable\nparameters. The proposed method is validated using measurement data. Results\nshow that the proposed method achieves the above advantages without loss of\naccuracy compared to the other available methods.\n",
        "pdf_link": "http://arxiv.org/pdf/1604.03083v1"
    },
    {
        "title": "Active Versus Passive: Receiver Model Transforms for Diffusive Molecular\n  Communication",
        "authors": [
            "Adam Noel",
            "Yansha Deng",
            "Dimitrios Makrakis",
            "Abdelhakim Hafid"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  This paper presents an analytical comparison of active and passive receiver\nmodels in diffusive molecular communication. In the active model, molecules are\nabsorbed when they collide with the receiver surface. In the passive model, the\nreceiver is a virtual boundary that does not affect molecule behavior. Two\napproaches are presented to derive transforms between the receiver signals. As\nan example, two models for an unbounded diffusion-only molecular communication\nsystem with a spherical receiver are unified. As time increases in the\nthree-dimensional system, the transform functions have constant scaling\nfactors, such that the receiver models are effectively equivalent. Methods are\npresented to enable the transformation of stochastic simulations, which are\nused to verify the transforms and demonstrate that transforming the simulation\nof a passive receiver can be more efficient and more accurate than the direct\nsimulation of an absorbing receiver.\n",
        "pdf_link": "http://arxiv.org/pdf/1604.04595v2"
    },
    {
        "title": "One-Way Quantum Computer Simulation",
        "authors": [
            "Eesa Nikahd",
            "Mahboobeh Houshmand",
            "Morteza Saheb Zamani",
            "Mehdi Sedighi"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  In one-way quantum computation (1WQC) model, universal quantum computations\nare performed using measurements to designated qubits in a highly entangled\nstate. The choices of bases for these measurements as well as the structure of\nthe entanglements specify a quantum algorithm. As scalable and reliable quantum\ncomputers have not been implemented yet, quantum computation simulators are the\nonly widely available tools to design and test quantum algorithms. However,\nsimulating the quantum computations on a standard classical computer in most\ncases requires exponential memory and time. In this paper, a general direct\nsimulator for 1WQC, called OWQS, is presented. Some techniques such as qubit\nelimination, pattern reordering and implicit simulation of actions are used to\nconsiderably reduce the time and memory needed for the simulations. Moreover,\nour simulator is adjusted to simulate the measurement patterns with a\ngeneralized flow without calculating the measurement probabilities which is\ncalled extended one-way quantum computation simulator (EOWQS). Experimental\nresults validate the feasibility of the proposed simulators and that OWQS and\nEOWQS are faster as compared with the well-known quantum circuit simulators,\ni.e., QuIDDPro and libquantum for simulating 1WQC model.\n",
        "pdf_link": "http://arxiv.org/pdf/1604.05659v1"
    },
    {
        "title": "Some Results on Reversible Gate Classes Over Non-Binary Alphabets",
        "authors": [
            "Yuzhou Gu"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  We present a collection of results concerning the structure of reversible\ngate classes over non-binary alphabets, including (1) a reversible gate class\nover non-binary alphabets that is not finitely generated (2) an explicit set of\ngenerators for the class of all gates, the class of all conservative gates, and\na class of generalizations of the two (3) an embedding of the poset of\nreversible gate classes over an alphabet of size $k$ into that of an alphabet\nof size $k+1$ (4) a classification of gate classes containing the class of\n$(k-1,1)$-conservative gates, meaning gates that preserve the number of\noccurrences of a certain element in the alphabet.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.00804v1"
    },
    {
        "title": "Stochastic Characteristics of Qubits and Qubit chains on the D-Wave 2X",
        "authors": [
            "John E. Dorband"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  This document presents a studies of the stochastic behavior of D-Wave qubits,\nqubit cells, and qubit chains. The purpose of this paper is to address the\nalgorithmic behavior of execution rather than the physical behavior, though\nthey are related. The measurements from an actual D-Wave adiabatic quantum\ncomputer are compare with calculated measurements from a theoretical adiabatic\nquantum computer running with an effective temperature of zero. In this way the\npaper attempts to shed light on how the D-Wave's behavior effects how well it\nminimizes its objective function and why the D-Wave performs as it does.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.05550v3"
    },
    {
        "title": "A Boltzmann Machine Implementation for the D-Wave",
        "authors": [
            "John E. Dorband"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  The D-Wave is an adiabatic quantum computer. It is an understatement to say\nthat it is not a traditional computer. It can be viewed as a computational\naccelerator or more precisely a computational oracle, where one asks it a\nrelevant question and it returns a useful answer. The question is how do you\nask a relevant question and how do you use the answer it returns. This paper\naddresses these issues in a way that is pertinent to machine learning. A\nBoltzmann machine is implemented with the D-Wave since the D-Wave is merely a\nhardware instantiation of a partially connected Boltzmann machine. This paper\npresents a prototype implementation of a 3-layered neural network where the\nD-Wave is used as the middle (hidden) layer of the neural network. This paper\nalso explains how the D-Wave can be utilized in a multi-layer neural network\n(more than 3 layers) and one in which each layer may be multiple times the size\nof the D-Wave being used.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.06123v1"
    },
    {
        "title": "Proceedings of the 7th International Workshop on Physics and Computation",
        "authors": [
            "Alastair A. Abbott",
            "Dominic C. Horsman"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  This volume constitutes the proceedings of the 7th International Workshop on\nPhysics and Computation (PC 2016). The workshop was held on the 14th of July\n2016 in Manchester, UK, as a satellite workshop to UCNC 2016, the 15th\nInternational Conference on Unconventional Computation and Natural Computation.\n  The goal of the workshop series is to bring together researches working on\nthe interaction between physics and the theory of computation. This\nintrinsically interdisciplinary domain of research strives to go beyond the\ntraditional use of mathematics as a tool to model and understand the behaviour\nof physical systems. Instead, it looks to the the theory of computation and\ninformation to provide new insights into physical systems and processes, and,\nin turn, how these insights can lead to new methods, models and notation of\ncomputation and new approaches to computational and mathematical problems.\nTopics falling into this category at the interface of physics and computation\nthat are within the scope of the conference include, amongst many others, the\naxiomatisation of physics, hypercomputation, the role of information in\nphysical systems, quantum information, randomness in physics, theories of\nmeasurement, and the philosophy of physics and computation.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.06513v1"
    },
    {
        "title": "An Overview of Approaches to Modernize Quantum Annealing Using Local\n  Searches",
        "authors": [
            "Nicholas Chancellor"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  I describe how real quantum annealers may be used to perform local (in state\nspace) searches around specified states, rather than the global searches\ntraditionally implemented in the quantum annealing algorithm. The quantum\nannealing algorithm is an analogue of simulated annealing, a classical\nnumerical technique which is now obsolete. Hence, I explore strategies to use\nan annealer in a way which takes advantage of modern classical optimization\nalgorithms, and additionally should be less sensitive to problem\nmis-specification then the traditional quantum annealing algorithm.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.06800v1"
    },
    {
        "title": "Spintronic nano-devices for bio-inspired computing",
        "authors": [
            "Julie Grollier",
            "Damien Querlioz",
            "Mark D. Stiles"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Bio-inspired hardware holds the promise of low-energy, intelligent and highly\nadaptable computing systems. Applications span from automatic classification\nfor big data management, through unmanned vehicle control, to control for\nbio-medical prosthesis. However, one of the major challenges of fabricating\nbio-inspired hardware is building ultra-high density networks out of complex\nprocessing units interlinked by tunable connections. Nanometer-scale devices\nexploiting spin electronics (or spintronics) can be a key technology in this\ncontext. In particular, magnetic tunnel junctions are well suited for this\npurpose because of their multiple tunable functionalities. One such\nfunctionality, non-volatile memory, can provide massive embedded memory in\nunconventional circuits, thus escaping the von-Neumann bottleneck arising when\nmemory and processors are located separately. Other features of spintronic\ndevices that could be beneficial for bio-inspired computing include tunable\nfast non-linear dynamics, controlled stochasticity, and the ability of single\ndevices to change functions in different operating conditions. Large networks\nof interacting spintronic nano-devices can have their interactions tuned to\ninduce complex dynamics such as synchronization, chaos, soliton diffusion,\nphase transitions, criticality, and convergence to multiple metastable states.\nA number of groups have recently proposed bio-inspired architectures that\ninclude one or several types of spintronic nanodevices. In this article we show\nhow spintronics can be used for bio-inspired computing. We review the different\napproaches that have been proposed, the recent advances in this direction, and\nthe challenges towards fully integrated spintronics-CMOS (Complementary metal -\noxide - semiconductor) bio-inspired hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.07700v2"
    },
    {
        "title": "DNA Image Pro -- A Tool for Generating Pixel Patterns using DNA Tile\n  Assembly",
        "authors": [
            "Dixita Limbachiya",
            "Dhaval Trivedi",
            "Manish K Gupta"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Self-assembly is a process found everywhere in the Nature. In particular, it\nis known that DNA self-assembly is Turing universal. Thus one can do arbitrary\ncomputations or build nano-structures using DNA self-assembly. In order to\nunderstand the DNA self-assembly process, many mathematical models have been\nproposed in the literature. In particular, abstract Tile Assembly Model (aTAM)\nreceived much attention. In this work, we investigate pixel pattern generation\nusing aTAM. For a given image, a tile assembly system is given which can\ngenerate the image by self-assembly process. We also consider image blocks with\nspecific cyclic pixel patterns (uniform shift and non uniform shift) self\nassembly. A software, DNA Image Pro, for generating pixel patterns using DNA\ntile assembly is also given.\n",
        "pdf_link": "http://arxiv.org/pdf/1607.03434v1"
    },
    {
        "title": "Machine Learning with Memristors via Thermodynamic RAM",
        "authors": [
            "Timothy W. Molter",
            "M. Alexander Nugent"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Thermodynamic RAM (kT-RAM) is a neuromemristive co-processor design based on\nthe theory of AHaH Computing and implemented via CMOS and memristors. The\nco-processor is a 2-D array of differential memristor pairs (synapses) that can\nbe selectively coupled together (neurons) via the digital bit addressing of the\nunderlying CMOS RAM circuitry. The chip is designed to plug into existing\ndigital computers and be interacted with via a simple instruction set.\nAnti-Hebbian and Hebbian (AHaH) computing forms the theoretical framework from\nwhich a nature-inspired type of computing architecture is built where, unlike\nvon Neumann architectures, memory and processor are physically combined for\nsynaptic operations. Through exploitation of AHaH attractor states,\nmemristor-based circuits converge to attractor basins that represents machine\nlearning solutions such as unsupervised feature learning, supervised\nclassification and anomaly detection. Because kT-RAM eliminates the need to\nshuttle bits back and forth between memory and processor and can operate at\nvery low voltage levels, it can significantly surpass CPU, GPU, and FPGA\nperformance for synaptic integration and learning operations. Here, we present\na memristor technology developed for use in kT-RAM, in particular\nbi-directional incremental adaptation of conductance via short low-voltage 1.0\nV, 1.0 microsecond pulses.\n",
        "pdf_link": "http://arxiv.org/pdf/1608.04105v1"
    },
    {
        "title": "RNA as a Nanoscale Data Transmission Medium: Error Analysis",
        "authors": [
            "Andrew W. Eckford",
            "Taro Furbayashi",
            "Tadashi Nakano"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  RNA can be used as a high-density medium for data storage and transmission;\nhowever, an important RNA process -- replication -- is noisy. This paper\npresents an error analysis for RNA as a data transmission medium, analyzing how\ndeletion errors increase in a collection of replicated DNA strands over time.\n",
        "pdf_link": "http://arxiv.org/pdf/1609.07329v1"
    },
    {
        "title": "Metastable Memristive Lines for Signal Transmission and Information\n  Processing Applications",
        "authors": [
            "V. A. Slipko",
            "Y. V. Pershin"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Traditional studies of memristive devices have mainly focused on their\napplications in non-volatile information storage and information processing.\nHere, we demonstrate that the third fundamental component of information\ntechnologies { the transfer of information { can also be employed with\nmemristive devices. For this purpose, we introduce a metastable memristive\ncircuit. Combining metastable memristive circuits into a line, one obtains an\narchitecture capable of transferring a signal edge from one space location to\nanother. We emphasize that the suggested transmission lines employ only\nresistive components. Moreover, their networks (for example, Y-connected lines)\nhave an information processing capability.\n",
        "pdf_link": "http://arxiv.org/pdf/1610.04152v1"
    },
    {
        "title": "Design of a Compact Reversible Read-Only-Memory with MOS Transistors",
        "authors": [
            "Sadia Nowrin",
            "Papiya Nazneen",
            "Lafifa Jamal"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Energy conservative devices are the need of the modern technology which leads\nto the development of reversible logic. The synthesis of reversible logic has\nbecome an intensely studied area as it overcomes the problem of power\ndissipation associated with irreversibility. Storage device such as\nRead-Only-Memory (ROM) can be realized in a reversible way with low power\ndissipation. The reversibility of ROM has not been yet realized in literature\nand hence, this paper presents a novel reversible ROM with its Complementary\nMetal Oxide Semiconductor (CMOS) realization. On the way to present the\narchitecture of reversible ROM, we propose a new reversible gate named as\nNowrin Papiya (NP) gate. All the proposed circuits and gates are realized with\nCMOS based pass transistor logic. Finally, an algorithm as well as several\ntheorems on the numbers of gates, transistors and garbage outputs have been\npresented to show the optimality of the reversible ROM. Simulations using\nMicrowind DSCH software has been shown to verify the correctness of the\nproposed design. The comparative results prove that the proposed designs are\nefficient and optimized in terms of numbers of gates, transistors, garbage\noutputs, quantum cost and delay.\n",
        "pdf_link": "http://arxiv.org/pdf/1610.06088v1"
    },
    {
        "title": "Online Training of an Opto-Electronic Reservoir Computer Applied to\n  Real-Time Channel Equalisation",
        "authors": [
            "Piotr Antonik",
            "FranÃ§ois Duport",
            "Michiel Hermans",
            "Anteo Smerieri",
            "Marc Haelterman",
            "Serge Massar"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Reservoir Computing is a bio-inspired computing paradigm for processing time\ndependent signals. The performance of its analogue implementation are\ncomparable to other state of the art algorithms for tasks such as speech\nrecognition or chaotic time series prediction, but these are often constrained\nby the offline training methods commonly employed. Here we investigated the\nonline learning approach by training an opto-electronic reservoir computer\nusing a simple gradient descent algorithm, programmed on an FPGA chip. Our\nsystem was applied to wireless communications, a quickly growing domain with an\nincreasing demand for fast analogue devices to equalise the nonlinear distorted\nchannels. We report error rates up to two orders of magnitude lower than\nprevious implementations on this task. We show that our system is particularly\nwell-suited for realistic channel equalisation by testing it on a drifting and\na switching channels and obtaining good performances\n",
        "pdf_link": "http://arxiv.org/pdf/1610.06268v1"
    },
    {
        "title": "Embodiment of Learning in Electro-Optical Signal Processors",
        "authors": [
            "Michiel Hermans",
            "Piotr Antonik",
            "Marc Haelterman",
            "Serge Massar"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Delay-coupled electro-optical systems have received much attention for their\ndynamical properties and their potential use in signal processing. In\nparticular it has recently been demonstrated, using the artificial intelligence\nalgorithm known as reservoir computing, that photonic implementations of such\nsystems solve complex tasks such as speech recognition. Here we show how the\nbackpropagation algorithm can be physically implemented on the same\nelectro-optical delay-coupled architecture used for computation with only minor\nchanges to the original design. We find that, compared when the backpropagation\nalgorithm is not used, the error rate of the resulting computing device,\nevaluated on three benchmark tasks, decreases considerably. This demonstrates\nthat electro-optical analog computers can embody a large part of their own\ntraining process, allowing them to be applied to new, more difficult tasks.\n",
        "pdf_link": "http://arxiv.org/pdf/1610.06269v2"
    },
    {
        "title": "A Quantum Cellular Automata architecture with nearest neighbor\n  interactions using one quantum gate type",
        "authors": [
            "D. Ntalaperas",
            "N. Konofaos"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  We propose an architecture based on Quantum cellular Automata which allows\nthe use of only one type of quantum gates per computational step in order to\nperform nearest neighbor interactions. The model is built in partial steps,\neach one of them analyzed using nearest neighbor interactions, starting with\nsingle qubit operations and continuing with two qubit ones. The effectiveness\nof the model is tested and valuated by developing a quantum circuit\nimplementing the Quantum Fourier Transform. The important outcome of this\nvalidation was that the operations are performed in a local and controlled\nmanner thus reducing the error rate of each computational step.\n",
        "pdf_link": "http://arxiv.org/pdf/1610.06426v1"
    },
    {
        "title": "Memristive circuits and their Newtonian models $Ï\n  ''=F(t,Ï,Ï')/m$ with memory",
        "authors": [
            "Wieslaw Marszalek",
            "Zdzislaw Trzaska"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  The prediction made by L. O. Chua 45+ years ago (see: IEEE Trans. Circuit\nTheory (1971) 18:507-519 and also: Proc. IEEE (2012) 100:1920-1927) about the\nexistence of a passive circuit element (called memristor) that links the charge\nand flux variables has been confirmed by the HP lab group in its report (see:\nNature (2008) 453:80-83) on a successful construction of such an element. This\nsparked an enormous interest in mem-elements, analysis of their unusual\ndynamical properties (i.e. pinched hysteresis loops, memory effects, etc.) and\nconstruction of their emulators. Such topics are also of interest in mechanical\nengineering where memdampers (or memory dampers) play the role equivalent to\nmemristors in electronic circuits. In this paper we discuss certain properties\nof the oscillatory memristive circuits, including those with mixed-mode\noscillations. Mathematical models of such circuits can be linked to the\nNewton's law $\\phi''\\!-\\!F(t,\\phi,\\phi')/m=0$, with $\\phi$ denoting the flux or\ncharge variables, $m$ is a positive constant and the nonlinear non-autonomous\nfunction $F(t,\\phi,\\phi')$ contains memory terms. This leads further to scalar\nfourth-order ODEs called the jounce Newtonian equations. The jounce equations\nare used to construct the $RC$+op-amp simulation circuits in SPICE. Also, the\nlinear parallel $G$-$C$ and series $R$-$L$ circuits with sinusoidal inputs are\nderived to match the $rms$ values of the memristive periodic circuits.\n",
        "pdf_link": "http://arxiv.org/pdf/1703.03889v1"
    },
    {
        "title": "Self-Assembly of 4-sided Fractals in the Two-handed Tile Assembly Model",
        "authors": [
            "Jacob Hendricks",
            "Joseph Opseth"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  We consider the self-assembly of fractals in one of the most well-studied\nmodels of tile based self-assembling systems known as the Two-handed Tile\nAssembly Model (2HAM). In particular, we focus our attention on a class of\nfractals called discrete self-similar fractals (a class of fractals that\nincludes the discrete Sierpi\\'nski carpet). We present a 2HAM system that\nfinitely self-assembles the discrete Sierpi\\'nski carpet with scale factor 1.\nMoreover, the 2HAM system that we give lends itself to being generalized and we\ndescribe how this system can be modified to obtain a 2HAM system that finitely\nself-assembles one of any fractal from an infinite set of fractals which we\ncall 4-sided fractals. The 2HAM systems we give in this paper are the first\nexamples of systems that finitely self-assemble discrete self-similar fractals\nat scale factor 1 in a purely growth model of self-assembly. Finally, we show\nthat there exists a 3-sided fractal (which is not a tree fractal) that cannot\nbe finitely self-assembled by any 2HAM system.\n",
        "pdf_link": "http://arxiv.org/pdf/1703.04774v3"
    },
    {
        "title": "Depth-Optimal Quantum Circuit Placement for Arbitrary Topologies",
        "authors": [
            "Debjyoti Bhattacharjee",
            "Anupam Chattopadhyay"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  A significant hurdle towards realization of practical and scalable quantum\ncomputing is to protect the quantum states from inherent noises during the\ncomputation. In physical implementation of quantum circuits, a long-distance\ninteraction between two qubits is undesirable since, it can be interpreted as a\nnoise. Therefore, multiple quantum technologies and quantum error correcting\ncodes strongly require the interacting qubits to be arranged in a nearest\nneighbor (NN) fashion. The current literature on converting a given quantum\ncircuit to an NN-arranged one mainly considered chained qubit topologies or\nLinear Nearest Neighbor (LNN) topology. However, practical quantum circuit\nrealizations, such as Nuclear Magnetic Resonance (NMR), may not have an LNN\ntopology. To address this gap, we consider an arbitrary qubit topology. We\npresent an Integer Linear Programming (ILP) formulation for achieving minimal\nlogical depth while guaranteeing the nearest neighbor arrangement between the\ninteracting qubits. We substantiate our claim with studies on diverse network\ntopologies and prominent quantum circuit benchmarks.\n",
        "pdf_link": "http://arxiv.org/pdf/1703.08540v1"
    },
    {
        "title": "Deep Neural Network Optimized to Resistive Memory with Nonlinear\n  Current-Voltage Characteristics",
        "authors": [
            "Hyungjun Kim",
            "Taesu Kim",
            "Jinseok Kim",
            "Jae-Joon Kim"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Artificial Neural Network computation relies on intensive vector-matrix\nmultiplications. Recently, the emerging nonvolatile memory (NVM) crossbar array\nshowed a feasibility of implementing such operations with high energy\nefficiency, thus there are many works on efficiently utilizing emerging NVM\ncrossbar array as analog vector-matrix multiplier. However, its nonlinear I-V\ncharacteristics restrain critical design parameters, such as the read voltage\nand weight range, resulting in substantial accuracy loss. In this paper,\ninstead of optimizing hardware parameters to a given neural network, we propose\na methodology of reconstructing a neural network itself optimized to resistive\nmemory crossbar arrays. To verify the validity of the proposed method, we\nsimulated various neural network with MNIST and CIFAR-10 dataset using two\ndifferent specific Resistive Random Access Memory (RRAM) model. Simulation\nresults show that our proposed neural network produces significantly higher\ninference accuracies than conventional neural network when the synapse devices\nhave nonlinear I-V characteristics.\n",
        "pdf_link": "http://arxiv.org/pdf/1703.10642v1"
    },
    {
        "title": "A Survey and Discussion of Memcomputing Machines",
        "authors": [
            "Daniel Saunders"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  This paper serves as a review and discussion of the recent works on\nmemcomputing. In particular, the $\\textit{universal memcomputing machine}$\n(UMM) and the $\\textit{digital memcomputing machine}$ (DMM) are discussed. We\nreview the memcomputing concept in the dynamical systems framework and assess\nthe algorithms offered for computing $NP$ problems in the UMM and DMM\nparadigms. We argue that the UMM is a physically implausible machine, and that\nthe DMM model, as described by numerical simulations, is no more powerful than\nTuring-complete computation. We claim that the evidence for the resolution of\n$P$ vs. $NP$ is therefore inconclusive, and conclude that the memcomputing\nmachine paradigm constitutes an energy efficient, special-purpose class of\nmodels of dynamical systems computation.\n",
        "pdf_link": "http://arxiv.org/pdf/1704.06145v4"
    },
    {
        "title": "Voltage-Driven Domain-Wall Motion based Neuro-Synaptic Devices for\n  Dynamic On-line Learning",
        "authors": [
            "Akhilesh Jaiswal",
            "Amogh Agrawal",
            "Priyadarshini Panda",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Conventional von-Neumann computing models have achieved remarkable feats for\nthe past few decades. However, they fail to deliver the required efficiency for\ncertain basic tasks like image and speech recognition when compared to\nbiological systems. As such, taking cues from biological systems, novel\ncomputing paradigms are being explored for efficient hardware implementations\nof recognition/classification tasks. The basic building blocks of such\nneuromorphic systems are neurons and synapses. Towards that end, we propose a\nleaky-integrate-fire (LIF) neuron and a programmable non-volatile synapse using\ndomain wall motion induced by magneto-electric effect. Due to a strong elastic\npinning between the ferro-magnetic domain wall (FM-DW) and the underlying\nferro-electric domain wall (FE-DW), the FM-DW gets dragged by the FE-DW on\napplication of a voltage pulse. The fact that FE materials are insulators\nallows for pure voltage-driven FM-DW motion, which in turn can be used to mimic\nthe behaviors of biological spiking neurons and synapses. The voltage driven\nnature of the proposed devices allows energy-efficient operation. A detailed\ndevice to system level simulation framework based on micromagnetic simulations\nhas been developed to analyze the feasibility of the proposed neuro-synaptic\ndevices. We also demonstrate that the energy-efficient voltage-controlled\nbehavior of the proposed devices make them suitable for dynamic on-line and\nlifelong learning in spiking neural networks (SNNs).\n",
        "pdf_link": "http://arxiv.org/pdf/1705.06942v2"
    },
    {
        "title": "Stochastic IMT (insulator-metal-transition) neurons: An interplay of\n  thermal and threshold noise at bifurcation",
        "authors": [
            "Abhinav Parihar",
            "Matthew Jerry",
            "Suman Datta",
            "Arijit Raychowdhury"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Artificial neural networks can harness stochasticity in multiple ways to\nenable a vast class of computationally powerful models. Electronic\nimplementation of such stochastic networks is currently limited to addition of\nalgorithmic noise to digital machines which is inherently inefficient; albeit\nrecent efforts to harness physical noise in devices for stochasticity have\nshown promise. To succeed in fabricating electronic neuromorphic networks we\nneed experimental evidence of devices with measurable and controllable\nstochasticity which is complemented with the development of reliable\nstatistical models of such observed stochasticity. Current research literature\nhas sparse evidence of the former and a complete lack of the latter. This\nmotivates the current article where we demonstrate a stochastic neuron using an\ninsulator-metal-transition (IMT) device, based on electrically induced\nphase-transition, in series with a tunable resistance. We show that an IMT\nneuron has dynamics similar to a piecewise linear FitzHugh-Nagumo (FHN) neuron\nand incorporates all characteristics of a spiking neuron in the device\nphenomena. We experimentally demonstrate spontaneous stochastic spiking along\nwith electrically controllable firing probabilities using Vanadium Dioxide\n(VO$_2$) based IMT neurons which show a sigmoid-like transfer function. The\nstochastic spiking is explained by two noise sources - thermal noise and\nthreshold fluctuations, which act as precursors of bifurcation. As such, the\nIMT neuron is modeled as an Ornstein-Uhlenbeck (OU) process with a fluctuating\nboundary resulting in transfer curves that closely match experiments. As one of\nthe first comprehensive studies of a stochastic neuron hardware and its\nstatistical properties, this article would enable efficient implementation of a\nlarge class of neuro-mimetic networks and algorithms.\n",
        "pdf_link": "http://arxiv.org/pdf/1708.06238v4"
    },
    {
        "title": "Design of Adiabatic MTJ-CMOS Hybrid Circuits",
        "authors": [
            "Fazel Sharifi",
            "Z. M. Saifullah",
            "Abdel-Hameed Badawy"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Low-power designs are a necessity with the increasing demand of portable\ndevices which are battery operated. In many of such devices the operational\nspeed is not as important as battery life. Logic-in-memory structures using\nnano-devices and adiabatic designs are two methods to reduce the static and\ndynamic power consumption respectively. Magnetic tunnel junction (MTJ) is an\nemerging technology which has many advantages when used in logic-in-memory\nstructures in conjunction with CMOS. In this paper, we introduce a novel\nadiabatic hybrid MTJ/CMOS structure which is used to design AND/NAND, XOR/XNOR\nand 1-bit full adder circuits. We simulate the designs using HSPICE with 32nm\nCMOS technology and compared it with a non-adiabatic hybrid MTJ/CMOS circuits.\nThe proposed adiabatic MTJ/CMOS full adder design has more than 7 times lower\npower consumtion compared to the previous MTJ/CMOS full adder.\n",
        "pdf_link": "http://arxiv.org/pdf/1708.07619v1"
    },
    {
        "title": "TraNNsformer: Neural network transformation for memristive crossbar\n  based neuromorphic system design",
        "authors": [
            "Aayush Ankit",
            "Abhronil Sengupta",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Implementation of Neuromorphic Systems using post Complementary\nMetal-Oxide-Semiconductor (CMOS) technology based Memristive Crossbar Array\n(MCA) has emerged as a promising solution to enable low-power acceleration of\nneural networks. However, the recent trend to design Deep Neural Networks\n(DNNs) for achieving human-like cognitive abilities poses significant\nchallenges towards the scalable design of neuromorphic systems (due to the\nincrease in computation/storage demands). Network pruning [7] is a powerful\ntechnique to remove redundant connections for designing optimally connected\n(maximally sparse) DNNs. However, such pruning techniques induce irregular\nconnections that are incoherent to the crossbar structure. Eventually they\nproduce DNNs with highly inefficient hardware realizations (in terms of area\nand energy). In this work, we propose TraNNsformer - an integrated training\nframework that transforms DNNs to enable their efficient realization on\nMCA-based systems. TraNNsformer first prunes the connectivity matrix while\nforming clusters with the remaining connections. Subsequently, it retrains the\nnetwork to fine tune the connections and reinforce the clusters. This is done\niteratively to transform the original connectivity into an optimally pruned and\nmaximally clustered mapping. Without accuracy loss, TraNNsformer reduces the\narea (energy) consumption by 28% - 55% (49% - 67%) with respect to the original\nnetwork. Compared to network pruning, TraNNsformer achieves 28% - 49% (15% -\n29%) area (energy) savings. Furthermore, TraNNsformer is a technology-aware\nframework that allows mapping a given DNN to any MCA size permissible by the\nmemristive technology for reliable operations.\n",
        "pdf_link": "http://arxiv.org/pdf/1708.07949v2"
    },
    {
        "title": "Information Storage and Retrieval using Macromolecules as Storage Media",
        "authors": [
            "M. Mansuripur",
            "P. K. Khulbe",
            "S. M. Kuebler",
            "J. W. Perry",
            "M. S. Giridhar",
            "J. Kevin Erwin",
            "Kibyung Seong",
            "Seth Marder",
            "N. Peyghambarian"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  To store information at extremely high-density and data-rate, we propose to\nadapt, integrate, and extend the techniques developed by chemists and molecular\nbiologists for the purpose of manipulating biological and other macromolecules.\nIn principle, volumetric densities in excess of 10^21 bits/cm^3 can be achieved\nwhen individual molecules having dimensions below a nanometer or so are used to\nencode the 0's and 1's of a binary string of data. In practice, however, given\nthe limitations of electron-beam lithography, thin film deposition and\npatterning technologies, molecular manipulation in submicron dimensions, etc.,\nwe believe that volumetric storage densities on the order of 10^16 bits/cm^3\n(i.e., petabytes per cubic centimeter) should be readily attainable, leaving\nplenty of room for future growth. The unique feature of the proposed new\napproach is its focus on the feasibility of storing bits of information in\nindividual molecules, each only a few angstroms in size.\n",
        "pdf_link": "http://arxiv.org/pdf/1708.08018v1"
    },
    {
        "title": "Biocompatible Writing of Data into DNA",
        "authors": [
            "Gary M. Skinner",
            "Koen Visscher",
            "Masud Mansuripur"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  A simple DNA-based data storage scheme is demonstrated in which information\nis written using \"addressing\" oligonucleotides. In contrast to other methods\nthat allow arbitrary code to be stored, the resulting DNA is suitable for\ndownstream enzymatic and biological processing. This capability is crucial for\nDNA computers, and may allow for a diverse array of computational operations to\nbe carried out using this DNA. Although here we use gel-based methods for\ninformation readout, we also propose more advanced methods involving\nprotein/DNA complexes and atomic force microscopy/nano-pore schemes for data\nreadout.\n",
        "pdf_link": "http://arxiv.org/pdf/1708.08027v2"
    },
    {
        "title": "Relativized Separation of Reversible and Irreversible Space-Time\n  Complexity Classes",
        "authors": [
            "Michael P. Frank",
            "M. Josephine Ammer"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Reversible computing can reduce the energy dissipation of computation, which\ncan improve cost-efficiency in some contexts. But the practical applicability\nof this method depends sensitively on the space and time overhead required by\nreversible algorithms. Time and space complexity classes for reversible\nmachines match conventional ones, but we conjecture that the joint space-time\ncomplexity classes are different, and that a particular reduction by Bennett\nminimizes the space-time product complexity of general reversible computations.\nWe provide an oracle-relativized proof of the separation, and of a lower bound\non space for linear-time reversible simulations. A non-oracle proof applies\nwhen a read-only input is omitted from the space accounting. Both constructions\nmodel one-way function iteration, conjectured to be a problem for which\nBennett's algorithm is optimal.\n",
        "pdf_link": "http://arxiv.org/pdf/1708.08480v1"
    },
    {
        "title": "Cost Modeling and Projection for Stacked Nanowire Fabric",
        "authors": [
            "Naveen Kumar Macha",
            "Mostafizur Rahman"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  To continue scaling beyond 2-D CMOS with 3-D integration, any new 3-D IC\ntechnology has to be comparable or better than 2-D CMOS in terms of\nscalability, enhanced functionality, density, power, performance, cost, and\nreliability. Transistor-level 3-D integration carries the most potential in\nthis regard. Recently, we proposed a stacked horizontal nanowire based\ntransistor-level 3-D integration approach, called SN3D [1][2] that solves\nscaling challenges and achieves tremendous benefits with respect to 2-D CMOS\nwhile keeping manageable thermal profile. In this paper, we present the cost\nanalysis of SN3D and show comparison with 2-D CMOS (2D), conventional TSV based\n3-D (T3D) and Monolithic 3-D integrations (M3D). In our cost model, we capture\nthe implications of manufacturing, circuit density, interconnects, bonding and\nheat in determining die cost, and evaluate how cost scales as transistor count\nincreases. Since SN3D is a new 3-D IC fabric, based on our proposed\nmanufacturing pathway[1] we assumed complexity of fabrication steps as\nproportionality constants in our cost estimation model. Our analysis revealed\n86%, 72% and 74% reduction in area; 55%, 43% and 43% reduction in interconnects\ndistribution and total interconnect length for SN3D, which largely contributed\nto 70%, 67% and 68% reduction in cost in comparison to 2D, T3D and M3D\nrespectively.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.01965v2"
    },
    {
        "title": "A Straightforward Method to Judge the Completeness of a Polymorphic Gate\n  Set",
        "authors": [
            "Zhifang Li",
            "Wenjian Luo",
            "Lihua Yue",
            "Xufa Wang"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Polymorphic circuits are a special kind of circuits which possess some\ndifferent build-in functions and these functions are activated by environment\nparameters, like light and VDD. Some theories have been proposed to guide the\ndesign of polymorphic circuits, including the definition of complete\npolymorphic gate sets and algorithms to judge the completeness of a polymorphic\ngate set.\n  However, the previous algorithms have to enumerate all the polymorphic\nsignals for judging the completeness of a polymorphic gate set, and it is not\neasy to be conducted manually. In this paper, a straightforward method is\nproposed to judge the completeness of a polymorphic gate set. And the\ncorrectness of the straightforward method is proved theoretically. Some\nexamples are given to show that the proposed method could be conducted step by\nstep. Its actual computing cost is usually low, and it is suitable for manual\noperation.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.03065v1"
    },
    {
        "title": "Design Methods for Polymorphic Combinational Logic Circuits based on the\n  Bi_Decomposition Approach",
        "authors": [
            "Zhifang Li",
            "Wenjian Luo",
            "Lihua Yue",
            "Xufa Wang"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Polymorphic circuits are a special kind of digital logic components, which\npossess multiple build-in functions. In different environments, a polymorphic\ncircuit would perform different functions. Evolutionary Algorithms, Binary\nDecision Diagrams (BDD) and the multiplex method have been adopted to design\npolymorphic circuits. However, the evolutionary methods face the scalable\nproblem. The BDD method consumes too much gate resource. The polymorphic\ncircuit built by the multiplex method rarely contains polymorphic gates. In\nthis paper, based on the traditional Bi_Decomposition circuit design approach,\ntwo methods, i.e. the Poly_Bi_Decomposition method and the\nTransformation&Bi_Decomposition method, are proposed for designing polymorphic\ncircuits. The Poly_Bi_Decomposition method can design relatively large and\ngate-efficient polymorphic circuits with a higher percentage of polymorphic\ngates. The Transformation&Bi_Decomposition method can use the traditional\ncircuit design approaches and tools, e.g. Bi_Decomposition, to design\npolymorphic circuits directly. The experimental results show the good\nperformance of the proposed methods.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.03067v1"
    },
    {
        "title": "Charge-based computing with analogue reconfigurable gates",
        "authors": [
            "Alexantrou Serb",
            "Ali Khiat",
            "Themis Prodromakis"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  As the world enters the age of ubiquitous computing, the need for\nreconfigurable hardware operating close to the fundamental limits of energy\nconsumption becomes increasingly pressing. Simultaneously, scaling-driven\nperformance improvements within the framework of traditional analogue and\ndigital design become progressively more restricted by fundamental physical\nconstraints. Thus, a true paradigm shift in electronics design is required for\nfuelling the next big burst in technology. Here we lay the foundations of a new\ndesign paradigm that fuses analogue and digital thinking by combining digital\nelectronics with memristive devices for achieving charge-based computation;\ninformation processing where every dissipated charge counts. This is realised\nby introducing memristive devices into standard logic gates, thus rendering\nthem reconfigurable and able to perform analogue computation at a power cost\nclose to digital. The power of this concept is then showcased by experimentally\ndemonstrating a hardware data clusterer and a fuzzy NAND gate using this\nprinciple.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.04184v1"
    },
    {
        "title": "Flora robotica -- An Architectural System Combining Living Natural\n  Plants and Distributed Robots",
        "authors": [
            "Heiko Hamann",
            "Mohammad Divband Soorati",
            "Mary Katherine Heinrich",
            "Daniel Nicolas Hofstadler",
            "Igor Kuksin",
            "Frank Veenstra",
            "Mostafa Wahby",
            "Stig Anton Nielsen",
            "Sebastian Risi",
            "Tomasz Skrzypczak",
            "Payam Zahadat",
            "Przemyslaw Wojtaszek",
            "Kasper StÃ¸y",
            "Thomas Schmickl",
            "Serge Kernbach",
            "Phil Ayres"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Key to our project flora robotica is the idea of creating a bio-hybrid system\nof tightly coupled natural plants and distributed robots to grow architectural\nartifacts and spaces. Our motivation with this ground research project is to\nlay a principled foundation towards the design and implementation of living\narchitectural systems that provide functionalities beyond those of orthodox\nbuilding practice, such as self-repair, material accumulation and\nself-organization. Plants and robots work together to create a living organism\nthat is inhabited by human beings. User-defined design objectives help to steer\nthe directional growth of the plants, but also the system's interactions with\nits inhabitants determine locations where growth is prohibited or desired\n(e.g., partitions, windows, occupiable space). We report our plant species\nselection process and aspects of living architecture. A leitmotif of our\nproject is the rich concept of braiding: braids are produced by robots from\ncontinuous material and serve as both scaffolds and initial architectural\nartifacts before plants take over and grow the desired architecture. We use\nlight and hormones as attraction stimuli and far-red light as repelling\nstimulus to influence the plants. Applied sensors range from simple proximity\nsensing to detect the presence of plants to sophisticated sensing technology,\nsuch as electrophysiology and measurements of sap flow. We conclude by\ndiscussing our anticipated final demonstrator that integrates key features of\nflora robotica, such as the continuous growth process of architectural\nartifacts and self-repair of living architecture.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.04291v1"
    },
    {
        "title": "Oscillator-based Ising Machine",
        "authors": [
            "Tianshi Wang",
            "Jaijeet Roychowdhury"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Many combinatorial optimization problems can be mapped to finding the ground\nstates of the corresponding Ising Hamiltonians. The physical systems that can\nsolve optimization problems in this way, namely Ising machines, have been\nattracting more and more attention recently. Our work shows that Ising machines\ncan be realized using almost any nonlinear self-sustaining oscillators with\nlogic values encoded in their phases. Many types of such oscillators are\nreadily available for large-scale integration, with potentials in high-speed\nand low-power operation. In this paper, we describe the operation and mechanism\nof oscillator-based Ising machines. The feasibility of our scheme is\ndemonstrated through several examples in simulation and hardware, among which a\nsimulation study reports average solutions exceeding those from state-of-art\nIsing machines on a benchmark combinatorial optimization problem of size 2000.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.08102v2"
    },
    {
        "title": "Towards Hardware Implementation of Double-Layer Perceptron Based on\n  Metal-Oxide Memristive Nanostructures",
        "authors": [
            "A. N. Mikhaylov",
            "O. A. Morozov",
            "P. E. Ovchinnikov",
            "I. N. Antonov",
            "A. I. Belov",
            "D. S. Korolev",
            "M. N. Koryazhkina",
            "A. N. Sharapov",
            "E. G. Gryaznov",
            "O. N. Gorshkov",
            "V. B. Kazantsev"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Construction and training principles have been proposed and tested for an\nartificial neural network based on metal-oxide thin-film nanostructures\npossessing bipolar resistive switching (memristive) effect. Experimental\nelectronic circuit of neural network is implemented as a double-layer\nperceptron with a weight matrix composed of 32 memristive devices. The network\ntraining algorithm takes into account technological variations of the\nparameters of memristive nanostructures. Despite the limited size of weight\nmatrix the developed neural network model is well scalable and capable of\nsolving nonlinear classification problems.\n",
        "pdf_link": "http://arxiv.org/pdf/1711.01041v1"
    },
    {
        "title": "Integrated Nanophotonics Architecture for Residue Number System\n  Arithmetic",
        "authors": [
            "Jiaxin Peng",
            "Shuai Sun",
            "Vikram K. Narayana",
            "Volker J. Sorger",
            "Tarek El-Ghazawi"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Residue number system (RNS) enables dimensionality reduction of an arithmetic\nproblem by representing a large number as a set of smaller integers, where the\nnumber is decomposed by prime number factorization using the moduli as basic\nfunctions. These reduced problem sets can then be processed independently and\nin parallel, thus improving computational efficiency and speed. Here we show an\noptical RNS hardware representation based on integrated nanophotonics. The\ndigit-wise shifting in RNS arithmetic is expressed as spatial routing of an\noptical signal in 2x2 hybrid photonic-plasmonic switches. Here the residue is\nrepresented by spatially shifting the input waveguides relative to the routers\noutputs, where the moduli are represented by the number of waveguides. By\ncascading the photonic 2x2 switches, we design a photonic RNS adder and a\nmultiplier forming an all-to-all sparse directional network. The advantage of\nthis photonic arithmetic processor is the short (10's ps) computational\nexecution time given by the optical propagation delay through the integrated\nnanophotonic router. Furthermore, we show how photonic processing\nin-the-network leverages the natural parallelism of optics such as\nwavelength-division-multiplexing or optical angular momentum in this RNS\nprocessor. A key application for photonic RNS is the functional analysis\nconvolution with widespread usage in numerical linear algebra, computer vision,\nlanguage- image- and signal processing, and neural networks.\n",
        "pdf_link": "http://arxiv.org/pdf/1712.00049v1"
    },
    {
        "title": "Implementation of Multilayer Perceptron Network with Highly Uniform\n  Passive Memristive Crossbar Circuits",
        "authors": [
            "F. Merrikh Bayat",
            "M. Prezioso",
            "B. Chakrabarti",
            "I. Kataeva",
            "D. Strukov"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  The progress in the field of neural computation hinges on the use of hardware\nmore efficient than the conventional microprocessors. Recent works have shown\nthat mixed-signal integrated memristive circuits, especially their passive\n('0T1R') variety, may increase the neuromorphic network performance\ndramatically, leaving far behind their digital counterparts. The major\nobstacle, however, is relatively immature memristor technology so that only\nlimited functionality has been demonstrated to date. Here we experimentally\ndemonstrate operation of one-hidden layer perceptron classifier entirely in the\nmixed-signal integrated hardware, comprised of two passive 20x20 metal-oxide\nmemristive crossbar arrays, board-integrated with discrete CMOS components. The\ndemonstrated multilayer perceptron network, whose complexity is almost 10x\nhigher as compared to previously reported functional neuromorphic classifiers\nbased on passive memristive circuits, achieves classification fidelity within 3\npercent of that obtained in simulations, when using ex-situ training approach.\nThe successful demonstration was facilitated by improvements in fabrication\ntechnology of memristors, specifically by lowering variations in their I-V\ncharacteristics.\n",
        "pdf_link": "http://arxiv.org/pdf/1712.01253v1"
    },
    {
        "title": "Molecular Signal Modeling of a Partially Counting Absorbing Spherical\n  Receiver",
        "authors": [
            "Bayram Cevdet Akdeniz",
            "Nafi Ahmet Turgut",
            "H. Birkan Yilmaz",
            "Chan-Byoung Chae",
            "Tuna Tugcu",
            "Ali Emre Pusane"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  To communicate at the nanoscale, researchers have proposed molecular\ncommunication as an energy-efficient solution. The drawback to this solution is\nthat the histogram of the molecules' hitting times, which constitute the\nmolecular signal at the receiver, has a heavy tail. Reducing the effects of\nthis heavy tail, inter-symbol interference (ISI), has been the focus of most\nprior research. In this paper, a novel way of decreasing the ISI by defining a\ncounting region on the spherical receiver's surface facing towards the\ntransmitter node is proposed. The beneficial effect comes from the fact that\nthe molecules received from the back lobe of the receiver are more likely to be\ncoming through longer paths that contribute to ISI. In order to justify this\nidea, the joint distribution of the arrival molecules with respect to angle and\ntime is derived. Using this distribution, the channel model function is\napproximated for the proposed system, i.e., the partially counting absorbing\nspherical receiver. After validating the channel model function, the\ncharacteristics of the molecular signal are investigated and improved\nperformance is presented. Moreover, the optimal counting region in terms of bit\nerror rate is found analytically.\n",
        "pdf_link": "http://arxiv.org/pdf/1712.07435v1"
    },
    {
        "title": "Principles of Neuromorphic Photonics",
        "authors": [
            "Bhavin J. Shastri",
            "Alexander N. Tait",
            "Thomas Ferreira de Lima",
            "Mitchell A. Nahmias",
            "Hsuan-Tung Peng",
            "Paul R. Prucnal"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  In an age overrun with information, the ability to process reams of data has\nbecome crucial. The demand for data will continue to grow as smart gadgets\nmultiply and become increasingly integrated into our daily lives.\nNext-generation industries in artificial intelligence services and\nhigh-performance computing are so far supported by microelectronic platforms.\nThese data-intensive enterprises rely on continual improvements in hardware.\nTheir prospects are running up against a stark reality: conventional\none-size-fits-all solutions offered by digital electronics can no longer\nsatisfy this need, as Moore's law (exponential hardware scaling),\ninterconnection density, and the von Neumann architecture reach their limits.\n  With its superior speed and reconfigurability, analog photonics can provide\nsome relief to these problems; however, complex applications of analog\nphotonics have remained largely unexplored due to the absence of a robust\nphotonic integration industry. Recently, the landscape for\ncommercially-manufacturable photonic chips has been changing rapidly and now\npromises to achieve economies of scale previously enjoyed solely by\nmicroelectronics.\n  The scientific community has set out to build bridges between the domains of\nphotonic device physics and neural networks, giving rise to the field of\n\\emph{neuromorphic photonics}. This article reviews the recent progress in\nintegrated neuromorphic photonics. We provide an overview of neuromorphic\ncomputing, discuss the associated technology (microelectronic and photonic)\nplatforms and compare their metric performance. We discuss photonic neural\nnetwork approaches and challenges for integrated neuromorphic photonic\nprocessors while providing an in-depth description of photonic neurons and a\ncandidate interconnection architecture. We conclude with a future outlook of\nneuro-inspired photonic processing.\n",
        "pdf_link": "http://arxiv.org/pdf/1801.00016v1"
    },
    {
        "title": "Design Exploration of Hybrid CMOS-OxRAM Deep Generative Architectures",
        "authors": [
            "Vivek Parmar",
            "Manan Suri"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Deep Learning and its applications have gained tremendous interest recently\nin both academia and industry. Restricted Boltzmann Machines (RBMs) offer a key\nmethodology to implement deep learning paradigms. This paper presents a novel\napproach for realizing hybrid CMOS-OxRAM based deep generative models (DGM). In\nour proposed hybrid DGM architectures, HfOx based (filamentary-type switching)\nOxRAM devices are extensively used for realizing multiple computational and\nnon-computational functions such as: (i) Synapses (weights), (ii) internal\nneuron-state storage, (iii) stochastic neuron activation and (iv) programmable\nsignal normalization. To validate the proposed scheme we have simulated two\ndifferent architectures: (i) Deep Belief Network (DBN) and (ii) Stacked\nDenoising Autoencoder for classification and reconstruction of hand-written\ndigits from a reduced MNIST dataset of 6000 images. Contrastive-divergence (CD)\nspecially optimized for OxRAM devices was used to drive the synaptic weight\nupdate mechanism of each layer in the network. Overall learning rule was based\non greedy-layer wise learning with no back propagation which allows the network\nto be trained to a good pre-training stage. Performance of the simulated hybrid\nCMOS-RRAM DGM model matches closely with software based model for a 2-layers\ndeep network. Top-3 test accuracy achieved by the DBN was 95.5%. MSE of the SDA\nnetwork was 0.003, lower than software based approach. Endurance analysis of\nthe simulated architectures show that for 200 epochs of training (single RBM\nlayer), maximum switching events/per OxRAM device was ~ 7000 cycles.\n",
        "pdf_link": "http://arxiv.org/pdf/1801.02003v1"
    },
    {
        "title": "Mechanical Computing Systems Using Only Links and Rotary Joints",
        "authors": [
            "Ralph C. Merkle",
            "Robert A. Freitas Jr.",
            "Tad Hogg",
            "Thomas E. Moore",
            "Matthew S. Moses",
            "James Ryley"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  A new model for mechanical computing is demonstrated that requires only two\nbasic parts: links and rotary joints. These basic parts are combined into two\nmain higher level structures: locks and balances, which suffice to create all\nnecessary combinatorial and sequential logic required for a Turing-complete\ncomputational system. While working systems have yet to be implemented using\nthis new approach, the mechanical simplicity of the systems described may lend\nthemselves better to, e.g., microfabrication, than previous mechanical\ncomputing designs. Additionally, simulations indicate that if molecular-scale\nimplementations could be realized, they would be far more energy-efficient than\nconventional electronic computers.\n",
        "pdf_link": "http://arxiv.org/pdf/1801.03534v2"
    },
    {
        "title": "Graphene-Based terahertz antennas for area-constrained applications",
        "authors": [
            "Sergi Abadal",
            "Seyed E. Hosseininejad",
            "Albert Cabellos-Aparicio",
            "Eduard AlarcÃ³n"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Terahertz technology has made significant advances in the fields of\nspectroscopy, imaging and, more recently, wireless communications. In the\nlatter, the use of this frequency band between 0.1 and 10 THz becomes extremely\nattractive due to the abundance of bandwidth and the potential for low area and\npower footprints, yet challenging given the large propagation losses and the\nlack of mature devices and circuits for terahertz operation. Maturity issues\naside, this combination of features renders terahertz wireless communications\ndesirable for highly integrated applications where area may be a decisive\nmetric.\n",
        "pdf_link": "http://arxiv.org/pdf/1801.03695v1"
    },
    {
        "title": "Terahertz Dielectric Resonator Antenna Coupled to Graphene Plasmonic\n  Dipole",
        "authors": [
            "Seyed E. Hosseininejad",
            "Mohammad Neshat",
            "Reza Faraji-Dana",
            "Sergi Abadal",
            "Max C. Lemme",
            "Peter Haring BolÃ­var",
            "Eduard AlarcÃ³n",
            "Albert Cabellos-Aparicio"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  This paper presents an efficient approach for exciting a dielectric resonator\nantenna (DRA) in the terahertz frequencies by means of a graphene plasmonic\ndipole. Design and analysis are performed in two steps. First, the propagation\nproperties of hybrid plasmonic onedimensional and two-dimensional structures\nare obtained by using transfer matrix theory and the finite-element method. The\ncoupling amount between the plasmonic graphene mode and the dielectric wave\nmode is explored based on different parameters. These results, together with\nDRA and plasmonic antenna theory, are then used to design a DRA antenna that\nsupports the $TE_{y}^{112}$ mode at 2.4 THz and achieves a gain (IEEE) of up to\n7 dBi and a radiation efficiency of up 70%. This gain is 6.5 dB higher than\nthat of the graphene dipole alone and achieved with a moderate area overhead,\ndemonstrating the value of the proposed structure.\n",
        "pdf_link": "http://arxiv.org/pdf/1801.03834v1"
    },
    {
        "title": "Full Wafer Redistribution and Wafer Embedding as Key Technologies for a\n  Multi-Scale Neuromorphic Hardware Cluster",
        "authors": [
            "Kai Zoschke",
            "Maurice GÃ¼ttler",
            "Lars BÃ¶ttcher",
            "Andreas GrÃ¼bl",
            "Dan Husmann",
            "Johannes Schemmel",
            "Karlheinz Meier",
            "Oswin Ehrmann"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Together with the Kirchhoff-Institute for Physics(KIP) the Fraunhofer IZM has\ndeveloped a full wafer redistribution and embedding technology as base for a\nlarge-scale neuromorphic hardware system. The paper will give an overview of\nthe neuromorphic computing platform at the KIP and the associated hardware\nrequirements which drove the described technological developments. In the first\nphase of the project standard redistribution technologies from wafer level\npackaging were adapted to enable a high density reticle-to-reticle routing on\n200mm CMOS wafers. Neighboring reticles were interconnected across the scribe\nlines with an 8{\\mu}m pitch routing based on semi-additive copper\nmetallization. Passivation by photo sensitive benzocyclobutene was used to\nenable a second intra-reticle routing layer. Final IO pads with flash gold were\ngenerated on top of each reticle. With that concept neuromorphic systems based\non full wafers could be assembled and tested. The fabricated high density\ninter-reticle routing revealed a very high yield of larger than 99.9%. In order\nto allow an upscaling of the system size to a large number of wafers with\nfeasible effort a full wafer embedding concept for printed circuit boards was\ndeveloped and proven in the second phase of the project. The wafers were\nthinned to 250{\\mu}m and laminated with additional prepreg layers and copper\nfoils into a core material. After lamination of the PCB panel the reticle IOs\nof the embedded wafer were accessed by micro via drilling, copper\nelectroplating, lithography and subtractive etching of the PCB wiring\nstructure. The created wiring with 50um line width enabled an access of the\nreticle IOs on the embedded wafer as well as a board level routing. The panels\nwith the embedded wafers were subsequently stressed with up to 1000 thermal\ncycles between 0C and 100C and have shown no severe failure formation over the\ncycle time.\n",
        "pdf_link": "http://arxiv.org/pdf/1801.04734v1"
    },
    {
        "title": "Energy-efficient Deployment of Relay Nodes in Wireless Sensor Networks\n  using Evolutionary Techniques",
        "authors": [
            "Babajide O. Ayinde",
            "Hashim A. Hashim"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Random deployment of sensor nodes is susceptible to initial communication\nhole, even when the network is densely populated. However, eliminating holes\nusing structural deployment poses its difficulties. In either case, the\nresulting coverage holes can degrade overall network performance and lifetime.\nMany solutions utilizing Relay Nodes (RNs) have been proposed to alleviate this\nproblem. In this regard, one of the recent solutions proposed using Artificial\nBee Colony (ABC) to deploy RNs. This paper proposes RN deployment using two\nother evolutionary techniques - Gravitational Search Algorithm (GSA) and\nDifferential Evolution (DE) and compares them with existing solution that uses\nABC. These popular optimization tools are deployed to optimize the positions of\nrelay nodes for lifetime maximization. Proposed algorithms guarantee\nsatisfactory RNs utilization while maintaining desired connectivity level. It\nis shown that DE-based deployment improves the network lifetime better than\nother optimization heuristics considered.\n",
        "pdf_link": "http://arxiv.org/pdf/1801.10239v2"
    },
    {
        "title": "Exploiting Spin-Orbit Torque Devices as Reconfigurable Logic for Circuit\n  Obfuscation",
        "authors": [
            "Jianlei Yang",
            "Xueyan Wang",
            "Qiang Zhou",
            "Zhaohao Wang",
            " Hai",
            " Li",
            "Yiran Chen",
            "Weisheng Zhao"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Circuit obfuscation is a frequently used approach to conceal logic\nfunctionalities in order to prevent reverse engineering attacks on fabricated\nchips. Efficient obfuscation implementations are expected with lower design\ncomplexity and overhead but higher attack difficulties. In this paper, an\nemerging obfuscation approach is proposed by leveraging spinorbit torque (SOT)\ndevices based look-up-tables (LUTs) as reconfigurable logic to replace the\ncarefully selected gates. It is essentially impossible to identify the\nobfuscated gate with SOTs inside according to the physical geometry\ncharacteristics because the configured functionalities are represented by\nmagnetization states. Such an obfuscation approach makes the circuit security\nfurther improved with high exponential attack complexities. Experiments on MCNC\nand ISCAS 85/89 benchmark suits show that the proposed approach could reduce\nthe area overheads due to obfuscation by 10% averagely.\n",
        "pdf_link": "http://arxiv.org/pdf/1802.02789v1"
    },
    {
        "title": "Hardware design of LIF with Latency neuron model with memristive STDP\n  synapses",
        "authors": [
            "Simone Acciarito",
            "Gian Carlo Cardarilli",
            "Alessandro Cristini",
            "Luca Di Nunzio",
            "Rocco Fazzolari",
            "Gaurav Mani Khanal",
            "Marco Re",
            "Gianluca Susi"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In this paper, the hardware implementation of a neuromorphic system is\npresented. This system is composed of a Leaky Integrate-and-Fire with Latency\n(LIFL) neuron and a Spike-Timing Dependent Plasticity (STDP) synapse. LIFL\nneuron model allows to encode more information than the common\nIntegrate-and-Fire models, typically considered for neuromorphic\nimplementations. In our system LIFL neuron is implemented using CMOS circuits\nwhile memristor is used for the implementation of the STDP synapse. A\ndescription of the entire circuit is provided. Finally, the capabilities of the\nproposed architecture have been evaluated by simulating a motif composed of\nthree neurons and two synapses. The simulation results confirm the validity of\nthe proposed system and its suitability for the design of more complex spiking\nneural networks\n",
        "pdf_link": "http://arxiv.org/pdf/1804.00149v1"
    },
    {
        "title": "Quantum Algorithm Implementations for Beginners",
        "authors": [
            "Abhijith J.",
            "Adetokunbo Adedoyin",
            "John Ambrosiano",
            "Petr Anisimov",
            "William Casper",
            "Gopinath Chennupati",
            "Carleton Coffrin",
            "Hristo Djidjev",
            "David Gunter",
            "Satish Karra",
            "Nathan Lemons",
            "Shizeng Lin",
            "Alexander Malyzhenkov",
            "David Mascarenas",
            "Susan Mniszewski",
            "Balu Nadiga",
            "Daniel O'Malley",
            "Diane Oyen",
            "Scott Pakin",
            "Lakshman Prasad",
            "Randy Roberts",
            "Phillip Romero",
            "Nandakishore Santhi",
            "Nikolai Sinitsyn",
            "Pieter J. Swart",
            "James G. Wendelberger",
            "Boram Yoon",
            "Richard Zamora",
            "Wei Zhu",
            "Stephan Eidenbenz",
            "Andreas BÃ¤rtschi",
            "Patrick J. Coles",
            "Marc Vuffray",
            "Andrey Y. Lokhov"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  As quantum computers become available to the general public, the need has\narisen to train a cohort of quantum programmers, many of whom have been\ndeveloping classical computer programs for most of their careers. While\ncurrently available quantum computers have less than 100 qubits, quantum\ncomputing hardware is widely expected to grow in terms of qubit count, quality,\nand connectivity. This review aims to explain the principles of quantum\nprogramming, which are quite different from classical programming, with\nstraightforward algebra that makes understanding of the underlying fascinating\nquantum mechanical principles optional. We give an introduction to quantum\ncomputing algorithms and their implementation on real quantum hardware. We\nsurvey 20 different quantum algorithms, attempting to describe each in a\nsuccinct and self-contained fashion. We show how these algorithms can be\nimplemented on IBM's quantum computer, and in each case, we discuss the results\nof the implementation with respect to differences between the simulator and the\nactual hardware runs. This article introduces computer scientists, physicists,\nand engineers to quantum algorithms and provides a blueprint for their\nimplementations.\n",
        "pdf_link": "http://arxiv.org/pdf/1804.03719v3"
    },
    {
        "title": "BioPhysical Modeling, Characterization and Optimization of\n  Electro-Quasistatic Human Body Communication",
        "authors": [
            "Shovan Maity",
            "Mingxuan He",
            "Mayukh Nath",
            "Debayan Das",
            "Baibhab Chatterjee",
            "Shreyas Sen"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Human Body Communication (HBC) has emerged as an alternative to radio wave\ncommunication for connecting low power, miniaturized wearable and implantable\ndevices in, on and around the human body which uses the human body as the\ncommunication channel. Previous studies characterizing the human body channel\nhas reported widely varying channel response much of which has been attributed\nto the variation in measurement setup. This calls for the development of a\nunifying bio physical model of HBC supported by in depth analysis and an\nunderstanding of the effect of excitation, termination modality on HBC\nmeasurements. This paper characterizes the human body channel up to 1MHz\nfrequency to evaluate it as a medium for broadband communication. A lumped bio\nphysical model of HBC is developed, supported by experimental validations that\nprovides insight into some of the key discrepancies found in previous studies.\nVoltage loss measurements are carried out both with an oscilloscope and a\nminiaturized wearable prototype to capture the effects of non common ground.\nResults show that the channel loss is strongly dependent on the termination\nimpedance at the receiver end, with up to 4dB variation in average loss for\ndifferent termination in an oscilloscope and an additional 9 dB channel loss\nwith wearable prototype compared to an oscilloscope measurement. The measured\nchannel response with capacitive termination reduces low frequency loss and\nallows flat band transfer function down to 13 KHz, establishing the human body\nas a broadband communication channel. Analysis of the measured results and the\nsimulation model shows that (1) high impedance (2) capacitive termination\nshould be used at the receiver end for accurate voltage mode loss measurements\nof the HBC channel at low frequencies.\n",
        "pdf_link": "http://arxiv.org/pdf/1805.05200v1"
    },
    {
        "title": "Implementation of Chua's chaotic oscillator with an HP memristor",
        "authors": [
            "Muratkhan Abdirash",
            "Irina Dolzhikova",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  This paper proposes an innovative chaotic circuit based on Chua's oscillator.\nIt combines traditional realization of a non-linear resistor in Chua's chaotic\noscillator with a promising memristive circuitry. This mixed implementation\nconnects old research works that were focused on diodes with relatively new\nresearch papers that are, now, concentrated on memristors. As a result, more\nreliable chaotic circuit with an HP memristor is obtained that could be used as\na source of randomness. Dynamic behavior of the circuit is studied by obtaining\nfft analysis, different chaotic attractors and Lyapunov exponent spectrum. The\nresults show that the addition of a memristor enhances chaotic behavior of the\ncircuit while maintaining the same power dissipation.\n",
        "pdf_link": "http://arxiv.org/pdf/1805.08081v1"
    },
    {
        "title": "Perspectives of Using Oscillators for Computing and Signal Processing",
        "authors": [
            "Gyorgy Csaba",
            "Wolfgang Porod"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  It is an intriguing concept to use oscillators as fundamental building blocks\nof electronic computers. The idea is not new, but is currently subject to\nintense research as a part of the quest for 'beyond Moore' electronic devices.\nIn this paper we give an engineering-minded survey of oscillator-based\ncomputing architectures, with the goal of understanding their promise and\nlimitations for next-generation computing. We will mostly discuss non-Boolean,\nneurally-inspired computing concepts and put the emphasis on hardware and on\ncircuits where the oscillators are realized from emerging, nanoscale building\nblocks. Despite all the promise that oscillatory computing holds, existing\nliterature gives very few clear-cut arguments about the possible benefits of\nusing oscillators in place of other analog nonlinear circuit elements. In this\nsurvey we will argue for finding the rationale of using oscillatory building\nblocks and call for benchmarking studies that compare oscillatory computing\ncircuits to level-based (analog) implementations.\n",
        "pdf_link": "http://arxiv.org/pdf/1805.09056v1"
    },
    {
        "title": "Long short-term memory networks in memristor crossbars",
        "authors": [
            "Can Li",
            "Zhongrui Wang",
            "Mingyi Rao",
            "Daniel Belkin",
            "Wenhao Song",
            "Hao Jiang",
            "Peng Yan",
            "Yunning Li",
            "Peng Lin",
            "Miao Hu",
            "Ning Ge",
            "John Paul Strachan",
            "Mark Barnell",
            "Qing Wu",
            "R. Stanley Williams",
            "J. Joshua Yang",
            "Qiangfei Xia"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Recent breakthroughs in recurrent deep neural networks with long short-term\nmemory (LSTM) units has led to major advances in artificial intelligence.\nState-of-the-art LSTM models with significantly increased complexity and a\nlarge number of parameters, however, have a bottleneck in computing power\nresulting from limited memory capacity and data communication bandwidth. Here\nwe demonstrate experimentally that LSTM can be implemented with a memristor\ncrossbar, which has a small circuit footprint to store a large number of\nparameters and in-memory computing capability that circumvents the 'von Neumann\nbottleneck'. We illustrate the capability of our system by solving real-world\nproblems in regression and classification, which shows that memristor LSTM is a\npromising low-power and low-latency hardware platform for edge inference.\n",
        "pdf_link": "http://arxiv.org/pdf/1805.11801v1"
    },
    {
        "title": "Optimization of Circuits for IBM's five-qubit Quantum Computers",
        "authors": [
            "Gerhard W. Dueck",
            "Anirban Pathak",
            "Md Mazder Rahman",
            "Abhishek Shukla",
            "Anindita Banerjee"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  IBM has made several quantum computers available to researchers around the\nworld via cloud services. Two architectures with five qubits, one with 16, and\none with 20 qubits are available to run experiments. The IBM architectures\nimplement gates from the Clifford+T gate library. However, each architecture\nonly implements a subset of the possible CNOT gates. In this paper, we show how\nClifford+T circuits can efficiently be mapped into the two IBM quantum\ncomputers with 5 qubits. We further present an algorithm and a set of circuit\nidentities that may be used to optimize the Clifford+T circuits in terms of\ngate count and number of levels. It is further shown that the optimized\ncircuits can considerably reduce the gate count and number of levels and thus\nproduce results with better fidelity.\n",
        "pdf_link": "http://arxiv.org/pdf/1810.00129v1"
    },
    {
        "title": "Structured decomposition for reversible Boolean functions",
        "authors": [
            "Jiaqing Jiang",
            "Xiaoming Sun",
            "Yuan Sun",
            "Kewen Wu",
            "Zhiyu Xia"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Reversible Boolean function is a one-to-one function which maps $n$-bit input\nto $n$-bit output. Reversible logic synthesis has been widely studied due to\nits relationship with low-energy computation as well as quantum computation. In\nthis work, we give a structured decomposition for even reversible Boolean\nfunctions (RBF). Specifically, for $n\\geq 6$, any even $n$-bit RBF can be\ndecomposed to $7$ blocks of $(n-1)$-bit RBF, where $7$ is a constant\nindependent of $n$; and the positions of those blocks have large degree of\nfreedom. Moreover, if the $(n-1)$-bit RBFs are required to be even as well, we\nshow for $n\\geq 10$, $n$-bit RBF can be decomposed to $10$ even $(n-1)$-bit\nRBFs. For simplicity, we say our decomposition has block depth $7$ and even\nblock depth $10$.\n  Our result improves Selinger's work in block depth model, by reducing the\nconstant from $9$ to $7$; and from $13$ to $10$ when the blocks are limited to\nbe even. We emphasize that our setting is a bit different from Selinger's. In\nSelinger's constructive proof, each block is one of two specific positions and\nthus the decomposition has an alternating structure. We relax this restriction\nand allow each block to act on arbitrary $(n-1)$ bits. This relaxation keeps\nthe block structure and provides more candidates when choosing positions of\nblocks.\n",
        "pdf_link": "http://arxiv.org/pdf/1810.04279v2"
    },
    {
        "title": "A Time-domain Analog Weighted-sum Calculation Model for Extremely Low\n  Power VLSI Implementation of Multi-layer Neural Networks",
        "authors": [
            "Quan Wang",
            "Hakaru Tamukoh",
            "Takashi Morie"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  A time-domain analog weighted-sum calculation model is proposed based on an\nintegrate-and-fire-type spiking neuron model. The proposed calculation model is\napplied to multi-layer feedforward networks, in which weighted summations with\npositive and negative weights are separately performed in each layer and\nsummation results are then fed into the next layers without their subtraction\noperation. We also propose very large-scale integrated (VLSI) circuits to\nimplement the proposed model. Unlike the conventional analog voltage or current\nmode circuits, the time-domain analog circuits use transient operation in\ncharging/discharging processes to capacitors. Since the circuits can be\ndesigned without operational amplifiers, they can operate with extremely low\npower consumption. However, they have to use very high resistance devices on\nthe order of G$\\rm \\Omega$. We designed a proof-of-concept (PoC) CMOS VLSI chip\nto verify weighted-sum operation with the same weights and evaluated it by\npost-layout circuit simulation using 250-nm fabrication technology. High\nresistance operation was realized by using the subthreshold operation region of\nMOS transistors. Simulation results showed that energy efficiency for the\nweighted-sum calculation was 290~TOPS/W, more than one order of magnitude\nhigher than that in state-of-the-art digital AI processors, even though the\nminimum width of interconnection used in the PoC chip was several times larger\nthan that in such digital processors. If state-of-the-art VLSI technology is\nused to implement the proposed model, an energy efficiency of more than\n1,000~TOPS/W will be possible. For practical applications, development of\nemerging analog memory devices such as ferroelectric-gate FETs is necessary.\n",
        "pdf_link": "http://arxiv.org/pdf/1810.06819v1"
    },
    {
        "title": "The Multi-Scale Impact of the Alzheimer's Disease in the Topology\n  Diversity of Astrocytes Molecular Communications Nanonetworks",
        "authors": [
            "Michael Taynnan Barros",
            "Walisson Silva",
            "Carlos Danilo Miranda Regis"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The Internet of Bio-Nano-Things is a new paradigm that can bring novel\nremotely controlled actuation and sensing techniques inside the human body.\nTowards precise bionano sensing techniques in the brain, we investigate the\nchallenges of modelling spatial distribution of astrocyte networks in\ndeveloping a mathematical framework that lay the groundwork for future\nearly-detection techniques of neurodegenerative disease. In this paper, we\ninvestigate the effect of the $\\beta$-amyloid plaques in astrocytes with the\nAlzheimer's disease. We developed a computation model of healthy and\nAlzheimer's diseases astrocytes networks from the state of the art models and\nresults that account for the intracellular pathways, IP$_3$ dynamics, gap\njunctions, voltage-gated calcium channels and astrocytes volumes. We also\nimplemented different types of astrocytes network topologies including shortcut\nnetworks, regular degree networks, Erd\\\"os R\\'enyi networks and link radius\nnetworks. A proposed multi-scale stochastic computational model captures the\nrelationship between the intracellular and intercellular scales. Lastly, we\ndesigned and evaluated a single-hop communication system with frequency\nmodulation using metrics such as propagation extend, molecular delay and\nchannel gain. The results show that the more unstable but at the same time\nlower level oscillations of Alzheimer's astrocyte networks can create a\nmulti-scale effect on communication between astrocytes with increased molecular\ndelay and lower channel gain compared to healthy astrocytes, with an elevated\nimpact on Erd\\\"os R\\'enyi networks and link radius networks topologies.\n",
        "pdf_link": "http://arxiv.org/pdf/1810.09294v1"
    },
    {
        "title": "Experimental Investigation of Programmed State Stability in OxRAM\n  Resistive Memories",
        "authors": [
            "Georgi Gorine"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Oxide-based Random Access Memory (OxRAM), is part of the larger family of\nResistive RAM (RRAM) memories. Generally OxRAM cells consist of a transition\nmetal oxide (typically HfO2, Ta2O5, TiO2) sandwiched between two metal\nelectrodes (typically TiN, TaN, W but also Pt, Ir). This thesis describes the\nexperimental investigation performed on OxRAM memories during a 6-months\ninternship project at imec research institute (Leuven, Belgium). From previous\nstudies, HfO-based OxRAM memories showed good endurance properties (with more\nthan 10e9 write cycles), low operating current (as low as 10 uA), and very fast\nswitching (programming pulses of 100 ns). However, it has been observed that,\nunder low programming current condition, data stability becomes challenging.\nTherefore, this programming state stability needed further investigation. This\nthesis addresses the problem of state stability, first, by presenting the\nequipment and algorithms used to study OxRAM state loss over short time\nintervals. Secondly, various experiments and tests are performed searching for\na key parameter in order to control memory retention. Finally, this work\ndemonstrates that resistance evolution over time is affected by both a\ndeterminist drift (logarithmically dependent on time) and a random stochastic\nfluctuation component. It also demonstrates that this behavior is intrinsic in\nthe nature of the device itself and does not depend on processing issues or\nvariation in the programming conditions. This experimental study proved the\nintrinsic nature of the program instability phenomena in OxRAM devices, which\nin turns leads to the ineffectiveness of verify algorithm for low current\noperation.\n",
        "pdf_link": "http://arxiv.org/pdf/1810.10528v1"
    },
    {
        "title": "Adaptive motor control and learning in a spiking neural network realised\n  on a mixed-signal neuromorphic processor",
        "authors": [
            "Sebastian Glatz",
            "Julien N. P. Martel",
            "Raphaela Kreiser",
            "Ning Qiao",
            "Yulia Sandamirskaya"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Neuromorphic computing is a new paradigm for design of both the computing\nhardware and algorithms inspired by biological neural networks. The event-based\nnature and the inherent parallelism make neuromorphic computing a promising\nparadigm for building efficient neural network based architectures for control\nof fast and agile robots. In this paper, we present a spiking neural network\narchitecture that uses sensory feedback to control rotational velocity of a\nrobotic vehicle. When the velocity reaches the target value, the mapping from\nthe target velocity of the vehicle to the correct motor command, both\nrepresented in the spiking neural network on the neuromorphic device, is\nautonomously stored on the device using on-chip plastic synaptic weights. We\nvalidate the controller using a wheel motor of a miniature mobile vehicle and\ninertia measurement unit as the sensory feedback and demonstrate online\nlearning of a simple 'inverse model' in a two-layer spiking neural network on\nthe neuromorphic chip. The prototype neuromorphic device that features 256\nspiking neurons allows us to realise a simple proof of concept architecture for\nthe purely neuromorphic motor control and learning. The architecture can be\neasily scaled-up if a larger neuromorphic device is available.\n",
        "pdf_link": "http://arxiv.org/pdf/1810.10801v1"
    },
    {
        "title": "Use of Magnetoresistive Random-Access Memory as Approximate Memory for\n  Training Neural Networks",
        "authors": [
            "Nicolas Locatelli",
            "Adrien F. Vincent",
            "Damien Querlioz"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Hardware neural networks that implement synaptic weights with embedded\nnon-volatile memory, such as spin torque memory (ST-MRAM), are a major lead for\nlow energy artificial intelligence. In this work, we propose an approximate\nstorage approach for their memory. We show that this strategy grants effective\ncontrol of the bit error rate by modulating the programming pulse amplitude or\nduration. Accounting for the devices variability issue, we evaluate energy\nsavings, and show how they translate when training a hardware neural network.\nOn an image recognition example, 74% of programming energy can be saved by\nlosing only 1% on the recognition performance.\n",
        "pdf_link": "http://arxiv.org/pdf/1810.10836v1"
    },
    {
        "title": "Reservoir computing with dipole-coupled nanomagnets",
        "authors": [
            "Hikaru Nomura",
            "Taishi Furuta",
            "Kazuki Tsujimoto",
            "Yuki Kuwabiraki",
            "Ferdinand Peper",
            "Eiiti Tamura",
            "Shinji Miwa",
            "Minori Goto",
            "Ryoichi Nakatani",
            "Yoshishige Suzuki"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The feasibility of reservoir computing based on dipole-coupled nanomagnets is\ndemonstrated using micro-magnetic simulations. The reservoir consists of an\n2x10 array of nanomagnets. The static-magnetization directions of the\nnanomagnets are used as reservoir states. To update these states, we change the\nmagnetization of one nanomagnet according to a single-bit-sequential signal. We\nalso change the uniaxial anisotropy of the other nanomagnets using a\nvoltage-induced magnetic-anisotropy change to enhance information flow,\nstorage, and linear/nonlinear calculations. Binary tasks with AND, OR, and XOR\noperations were performed to evaluate the performance of the magnetic-array\nreservoir. The reservoir-computing output matrix was found to be trainable to\nperform AND, OR, and XOR operations with an input delay of up to three bits.\n",
        "pdf_link": "http://arxiv.org/pdf/1810.13140v2"
    },
    {
        "title": "Memristors for the Curious Outsiders",
        "authors": [
            "Francesco Caravelli",
            "Juan Pablo Carbajal"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  We present both an overview and a perspective of recent experimental advances\nand proposed new approaches to performing computation using memristors. A\nmemristor is a 2-terminal passive component with a dynamic resistance depending\non an internal parameter. We provide an brief historical introduction, as well\nas an overview over the physical mechanism that lead to memristive behavior.\nThis review is meant to guide nonpractitioners in the field of memristive\ncircuits and their connection to machine learning and neural computation.\n",
        "pdf_link": "http://arxiv.org/pdf/1812.03389v1"
    },
    {
        "title": "Real-time Closed Loop Neural Decoding on a Neuromorphic Chip",
        "authors": [
            "Shoeb Shaikh",
            "Rosa So",
            "Tafadzwa Sibindi",
            "Camilo Libedinsky",
            "Arindam Basu"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  This paper presents for the first time a real-time closed loop neuromorphic\ndecoder chip-driven intra-cortical brain machine interface (iBMI) in a\nnon-human primate (NHP) based experimental setup. Decoded results show trial\nsuccess rates and mean times to target comparable to those obtained by\nhand-controlled joystick. Neural control trial success rates of approximately\n96% of those obtained by hand-controlled joystick have been demonstrated. Also,\nneural control has shown mean target reach speeds of approximately 85% of those\nobtained by hand-controlled joystick . These results pave the way for fast and\naccurate, fully implantable neuromorphic neural decoders in iBMIs.\n",
        "pdf_link": "http://arxiv.org/pdf/1812.03991v1"
    },
    {
        "title": "Nanotechnology: The New Features",
        "authors": [
            "Gang Wang"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Nanotechnologies are attracting increasing investments from both governments\nand industries around the world, which offers great opportunities to explore\nthe new emerging nanodevices, such as the Carbon Nanotube and Nanosensors. This\ntechnique exploits the specific properties which arise from structure at a\nscale characterized by the interplay of classical physics and quantum\nmechanics. It is difficult to predict these properties a priori according to\ntraditional technologies. Nanotechnologies will be one of the next promising\ntrends after MOS technologies. However, there has been much hype around\nnanotechnology, both by those who want to promote it and those who have fears\nabout its potentials. This paper gives a deep survey regarding different\naspects of the new nanotechnologies, such as materials, physics, and\nsemiconductors respectively, followed by an introduction of several\nstate-of-the-art nanodevices and then new nanotechnology features. Since little\nresearch has been carried out on the toxicity of manufactured nanoparticles and\nnanotubes, this paper also discusses several problems in the nanotechnology\narea and gives constructive suggestions and predictions.\n",
        "pdf_link": "http://arxiv.org/pdf/1812.04939v1"
    },
    {
        "title": "Towards Experimental P-systems using multivesicular liposomes",
        "authors": [
            "Richard Mayne",
            "Neil Phillips",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  P-systems are abstract computational models inspired by the phospholipid\nbilayer membranes generated by biological cells. Illustrated here is a\nmechanism by which recursive liposome structures (multivesicular liposomes) may\nbe experimentally produced through electroformation of\ndipalmitoylphosphatidylcholine (DOPC) films for use in `real' P-systems. We\nfirst present the electroformation protocol and microscopic characterisation of\nincident liposomes towards estimating the size of computing elements, level of\ninternal compartment recursion, fault tolerance and stability. Following, we\ndemonstrate multiple routes towards embedding symbols, namely modification of\nswelling solutions, passive diffusion and microinjection. Finally, we discuss\nhow computing devices based on P-systems can be produced and their current\nlimitations.\n",
        "pdf_link": "http://arxiv.org/pdf/1812.05476v1"
    },
    {
        "title": "My, and others', spiking memristors are true memristors: a response to\n  R.S. Williams' question at the New Memory Paradigms: Memristive Phenomena and\n  Neuromorphic Applications Faraday Discussion",
        "authors": [
            "Ella M. Gale"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  At the Faraday Discussion, in the paper titled `Neuromorphic computation with\nspiking memristors: habituation, experimental instantiation of logic gates and\na novel sequence-sensitive perceptron model' it was demonstrated that a large\namount of computation could be done in a sequential way using memristor current\nspikes (d.c. response). As these spikes are found in many memristors (possibly\nall), this novel approach could be highly useful for fast and reproducible\nmemristor circuits. However, questions were raised as to whether these spikes\nwere actually due to memristance or merely capacitance in the circuit. In this\nlonger version of the Faraday Discussion response, as much information as is\navailable from both published and unpublished data from my lab is marshalled\ntogether. We find that the devices are likely imperfect memristors with some\ncapacitance, and that the spikes are related to the frequency effect seen in\nmemristor hysteresis curves, thus are an integral part of memristance.\n",
        "pdf_link": "http://arxiv.org/pdf/1812.05976v1"
    },
    {
        "title": "Superconducting Neuromorphic Computing Using Quantum Phase-Slip\n  Junctions",
        "authors": [
            "Ran Cheng",
            "Uday S. Goteti",
            "Michael C. Hamilton"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Superconducting circuits based on quantum phase-slip junctions (QPSJs) can\nconduct quantized charge pulses, which naturally resemble action potentials\ngenerated by biological neurons. A corresponding synaptic circuit, which works\nas a weighted connection between two neurons, can also be realized by circuits\ncomprised of QPSJs and magnetic Josephson junctions (MJJs) as a means of charge\nmodulation for quantized charge propagation. In this paper, we present basic\nneuromorphic components such as neuron and synaptic circuits based on\nsuperconducting QPSJs and MJJs. Using a SPICE model developed for QPSJs, neuron\nand synaptic circuits have been simulated in WRSPICE to demonstrate possible\noperation. We provide estimates for QPSJ energy dissipation and operation speed\nbased on calculations using simple models. The challenges for implementation of\nthis technology are also briefly discussed.\n",
        "pdf_link": "http://arxiv.org/pdf/1812.07503v1"
    },
    {
        "title": "Large-Scale Optical Neural Networks based on Photoelectric\n  Multiplication",
        "authors": [
            "Ryan Hamerly",
            "Liane Bernstein",
            "Alexander Sludds",
            "Marin SoljaÄiÄ",
            "Dirk Englund"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Recent success in deep neural networks has generated strong interest in\nhardware accelerators to improve speed and energy consumption. This paper\npresents a new type of photonic accelerator based on coherent detection that is\nscalable to large ($N \\gtrsim 10^6$) networks and can be operated at high (GHz)\nspeeds and very low (sub-aJ) energies per multiply-and-accumulate (MAC), using\nthe massive spatial multiplexing enabled by standard free-space optical\ncomponents. In contrast to previous approaches, both weights and inputs are\noptically encoded so that the network can be reprogrammed and trained on the\nfly. Simulations of the network using models for digit- and\nimage-classification reveal a \"standard quantum limit\" for optical neural\nnetworks, set by photodetector shot noise. This bound, which can be as low as\n50 zJ/MAC, suggests performance below the thermodynamic (Landauer) limit for\ndigital irreversible computation is theoretically possible in this device. The\nproposed accelerator can implement both fully-connected and convolutional\nnetworks. We also present a scheme for back-propagation and training that can\nbe performed in the same hardware. This architecture will enable a new class of\nultra-low-energy processors for deep learning.\n",
        "pdf_link": "http://arxiv.org/pdf/1812.07614v2"
    },
    {
        "title": "Single Flux Quantum Based Ultrahigh Speed Spiking Neuromorphic Processor\n  Architecture",
        "authors": [
            "Ali Bozbey",
            "Mustafa Altay Karamuftuoglu",
            "Sasan Razmkhah",
            "Murat Ozbayoglu"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Artificial neural networks inspired by brain operations can improve the\npossibilities of solving complex problems more efficiently. Today's computing\nhardware, on the other hand, is mainly based on von Neumann architecture and\nCMOS technology, which is inefficient at implementing neural networks. For the\nfirst time, we propose an ultrahigh speed, spiking neuromorphic processor\narchitecture built upon single flux quantum (SFQ) based artificial neurons\n(JJ-Neuron). Proposed architecture has the potential to provide higher\nperformance and power efficiency over the state of the art including CMOS,\nmemristors and nanophotonics devices. JJ-Neuron has the ultrafast spiking\ncapability, trainability with commodity design software even after fabrication\nand compatibility with commercial CMOS and SFQ foundry services. We\nexperimentally demonstrate the soma part of the JJ-Neuron for various\nactivation functions together with peripheral SFQ logic gates. Then, the neural\nnetwork is trained for the IRIS dataset and we have shown 100% match with the\nresults of the offline training with 1.2x${10}^{10}$ synaptic operations per\nsecond (SOPS) and 8.57x${10}^{11}$ SOPS/W performance and power efficiency,\nrespectively. In addition, scalability for ${10}^{18}$ SOPS and ${10}^{17}$\nSOPS/W is shown which is at least five orders of magnitude more efficient than\nthe state of the art CMOS circuits and one order of magnitude more efficient\nthan estimations of nanophotonics-based architectures.\n",
        "pdf_link": "http://arxiv.org/pdf/1812.10354v3"
    },
    {
        "title": "A caloritronics-based Mott neuristor",
        "authors": [
            "Javier del Valle",
            "Pavel Salev",
            "Yoav Kalcheim",
            "Ivan K. Schuller"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Machine learning imitates the basic features of biological neural networks to\nefficiently perform tasks such as pattern recognition. This has been mostly\nachieved at a software level, and a strong effort is currently being made to\nmimic neurons and synapses with hardware components, an approach known as\nneuromorphic computing. CMOS-based circuits have been used for this purpose,\nbut they are non-scalable, limiting the device density and motivating the\nsearch for neuromorphic materials. While recent advances in resistive switching\nhave provided a path to emulate synapses at the 10 nm scale, a scalable neuron\nanalogue is yet to be found. Here, we show how heat transfer can be utilized to\nmimic neuron functionalities in Mott nanodevices. We use the Joule heating\ncreated by current spikes to trigger the insulator-to-metal transition in a\nbiased VO2 nanogap. We show that thermal dynamics allow the implementation of\nthe basic neuron functionalities: activity, leaky integrate-and-fire,\nvolatility and rate coding. By using local temperature as the internal\nvariable, we avoid the need of external capacitors, which reduces neuristor\nsize by several orders of magnitude. This approach could enable neuromorphic\nhardware to take full advantage of the rapid advances in memristive synapses,\nallowing for much denser and complex neural networks. More generally, we show\nthat heat dissipation is not always an undesirable effect: it can perform\ncomputing tasks if properly engineered.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.01062v1"
    },
    {
        "title": "On Resistive Memories: One Step Row Readout Technique and Sensing\n  Circuitry",
        "authors": [
            "Mohammed E Fouda",
            "Ahmed M. Eltawil",
            "Fadi Kurdahi"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Transistor-based memories are rapidly approaching their maximum density per\nunit area. Resistive crossbar arrays enable denser memory due to the small size\nof switching devices. However, due to the resistive nature of these memories,\nthey suffer from current sneak paths complicating the readout procedure. In\nthis paper, we propose a row readout technique with circuitry that can be used\nto read {selector-less} resistive crossbar based memories. High throughput\nreading and writing techniques are needed to overcome the memory-wall\nbottleneck problem and to enable near memory computing paradigm. The proposed\ntechnique can read the entire row of dense crossbar arrays in one cycle, unlike\npreviously published techniques. The requirements for the readout circuitry are\ndiscussed and satisfied in the proposed circuit. Additionally, an approximated\nexpression for the power consumed while reading the array is derived. A figure\nof merit is defined and used to compare the proposed approach with existing\nreading techniques. Finally, a quantitative analysis of the effect of biasing\nmismatch on the array size is discussed.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.01512v1"
    },
    {
        "title": "BacSoft: A Tool to Archive Data on Bacteria",
        "authors": [
            "Amay Agrawal",
            "Dixita Limbachiya",
            "Ravikumar M.",
            "Taslimarif Saiyed",
            "Manish K. Gupta"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Recently, DNA data storage systems have attracted many researchers worldwide.\nMotivated by the success stories of such systems, in this work we propose a\nsoftware called BacSoft to clone the data in a bacterial plasmid by using the\nconcept of genetic engineering. We consider the encoding schemes such that it\nsatisfies constraints significant for bacterial data storage.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.01902v1"
    },
    {
        "title": "ShiftsReduce: Minimizing Shifts in Racetrack Memory 4.0",
        "authors": [
            "Asif Ali Khan",
            "Fazal Hameed",
            "Robin Blaesing",
            "Stuart Parkin",
            "Jeronimo Castrillon"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Racetrack memories (RMs) have significantly evolved since their conception in\n2008, making them a serious contender in the field of emerging memory\ntechnologies. Despite key technological advancements, the access latency and\nenergy consumption of an RM-based system are still highly influenced by the\nnumber of shift operations. These operations are required to move bits to the\nright positions in the racetracks. This paper presents data placement\ntechniques for RMs that maximize the likelihood that consecutive references\naccess nearby memory locations at runtime thereby minimizing the number of\nshifts. We present an integer linear programming (ILP) formulation for optimal\ndata placement in RMs, and revisit existing offset assignment heuristics,\noriginally proposed for random-access memories. We introduce a novel heuristic\ntailored to a realistic RM and combine it with a genetic search to further\nimprove the solution. We show a reduction in the number of shifts of up to\n52.5%, outperforming the state of the art by up to 16.1%.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.03597v1"
    },
    {
        "title": "Native Chemical Automata and the Thermodynamic Interpretation of Their\n  Experimental Accept/Reject Responses",
        "authors": [
            "Marta Duenas-Diez",
            "Juan Perez-Mercader"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  The theory of computation is based on abstract computing automata which can\nbe classified into a three-class hierarchy: Finite Automata (FA), Push-down\nAutomata (PDA) and the Turing Machines (TM). Each class corresponds to\ngrammar/language classes. The function of the automata consists on recognizing\nwords in a language generated by some grammar and expressed with letters from\nan alphabet. Such automata are, in principle, abstract entities and with\nsuitable combinations of them we can represent any computation, no matter how\ncomplex. Their physical implementations are possible in any information\ncarrying and recognition contexts and media, such as electrons in\nsemiconductors, certain biomolecules in biology or even non-biological\nmolecules. Here we describe and build non-biochemistry (inorganic chemistry)\nexamples of a FA, PDA and TM computations carried out by specific laboratory\nrealizations of the automata. For each of the three realizations we find a\nthermodynamic metric, based on enthalpy for the FA and PDA, and on the Gibbs\nfree energy for the TM, to both assess the results of computation and as a\nfirst step towards quantifying the energetic cost of such computations.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.03827v1"
    },
    {
        "title": "Geometric Tiles and Powers and Limitations of Geometric Hindrance in\n  Self-Assembly",
        "authors": [
            "Daniel Hader",
            "Matthew J. Patitz"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Tile-based self-assembly systems are capable of universal computation and\nalgorithmically-directed growth. Systems capable of such behavior typically\nmake use of \"glue cooperation\" in which the glues on at least $2$ sides of a\ntile must match and bind to those exposed on the perimeter of an assembly for\nthat tile to attach. However, several models have been developed which utilize\n\"weak cooperation\", where only a single glue needs to bind but other\npreventative forces (such as geometric, or steric, hindrance) provide\nadditional selection for which tiles may attach, and where this allows for\nalgorithmic behavior. In this paper we first work in a model where tiles are\nallowed to have geometric bumps and dents on their edges. We show how such\ntiles can simulate systems of square tiles with complex glue functions (using\nasymptotically optimal sizes of bumps and dents), and also how they can\nsimulate weakly cooperative systems in a model which allows for duples (i.e.\ntiles either twice as long or twice as tall as square tiles). We then show that\nwith only weak cooperation via geometric hindrance, no system in any model can\nsimulate even a class of tightly constrained, deterministic cooperative\nsystems, further defining the boundary of what is possible using this tool.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.05774v1"
    },
    {
        "title": "Aircraft Loading Optimization: MemComputing the 5th Airbus Problem",
        "authors": [
            "Fabio L. Traversa"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  On the January 22nd 2019, Airbus launched a quantum computing challenge to\nsolve a set of problems relevant for the aircraft life cycle\n(https://www.airbus.com/newsroom/press-releases/en/2019/01/airbus-launches-quantum-computing-challenge-to-transform-the-aircraft-lifecycle.html).\nThe challenge consists of a set of 5 problems that ranges from design to\ndeployment of aircraft. This work addresses the 5th problem. The formulation\nexploits an Integer programming framework with a linear objective function and\nthe solution relies on the MemComputing paradigm. It is discussed how to use\nMemCPU$^{\\text{TM}}$ software to solve efficiently the proposed problem and\nassess scaling properties, which turns out to be polynomial for meaningful\nsolutions of the problem at hand. Also discussed are possible formulations of\nthe problem utilizing non-linear objective functions, allowing for different\noptimization schemes implementable in modified MemCPU software, potentially\nuseful for field operation purposes.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.08189v2"
    },
    {
        "title": "Design and Evaluation of Self-Assembled Actin-Based Nano-Communication",
        "authors": [
            "Oussama Abderrahmane Dambri",
            "Soumaya Cherkaoui",
            "Biswadeep Chakraborty"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  The tremendous progress in nanotechnology over the last century, makes it\npossible to engineer tiny nanodevices, which they need a nano-communication\nnetwork to interact. Two solutions are proposed in literature to create a\nnano-communication system, either by using the classical electromagnetic\nparadigm with Terahertz band, or using the bio-inspired molecular\ncommunication. However, Terahertz is suffering from molecular absorption and\nscattering losses at nano level, and the achievable throughput of molecular\ncommunication is very low. In this paper, we propose a new solution to\nestablish a wired nano-communication. Self-assembled actin-based is a new\nmethod that takes advantage of actin filaments self-assembly to create a nano\nwire between a transmitter and a receiver, and use electrons as information\ncarriers. VPython framework is used in this paper to perform stochastic\nsimulations of the nano wire formation. The algorithms used for the simulations\nare presented. The stability of the constructed nano wire is analyzed, and the\nerror probability is calculated. Self-assembled actin-based method promises a\nfast and stable nano-communication system with a very high achievable\nthroughput.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.08272v1"
    },
    {
        "title": "Fast learning synapses with molecular spin valves via selective magnetic\n  potentiation",
        "authors": [
            "Alberto Riminucci",
            "Robert Legenstein"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  We studied LSMO/Alq3/AlOx/Co molecular spin valves in view of their use as\nsynapses in neuromorphic computing. In neuromorphic computing, the learning\nability is embodied in specific changes of the synaptic weight. In this\nperspective, the relevant parameter is the conductance of the molecular spin\nvalve, which plays the role of the synaptic weight. In this work we\ndemonstrated that the conductance can be changes by the repeated application of\nvoltage pulses. We studied the parameter space of the pulses in order to\ndetermine the most effective voltage and duration of the pulses. The\nconductance could also be modified by aligning the magnetizations of the\nferromagnetic electrodes parallel or anti parallel to each other. This\nphenomenon, known as magnetoresistance, affects high conductance devices while\nleaving low conductance devices unaffected. We studied how this weight update\nrule affected the speed of reward-based learning in an actor-critic framework,\ncompared to a linear update rule. This nonlinear update performed significantly\nbetter (50 learning trials; Epochs to reach a performance goal of 0.975 was\n896+/-301 in the nonlinear case and 1076+/-484 in the nonlinear case; Welch\nt-test: p<0.05). The linear update resulted in more learning trails with very\nlong convergence times, which was largely absent in the nonlinear update.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.08624v2"
    },
    {
        "title": "Next Steps in Quantum Computing: Computer Science's Role",
        "authors": [
            "Margaret Martonosi",
            "Martin Roetteler"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  The computing ecosystem has always had deep impacts on society and technology\nand profoundly changed our lives in myriads of ways. Despite decades of\nimpressive Moore's Law performance scaling and other growth in the computing\necosystem there are nonetheless still important potential applications of\ncomputing that remain out of reach of current or foreseeable conventional\ncomputer systems. Specifically, there are computational applications whose\ncomplexity scales super-linearly, even exponentially, with the size of their\ninput data such that the computation time or memory requirements for these\nproblems become intractably large to solve for useful data input sizes. Such\nproblems can have memory requirements that exceed what can be built on the most\npowerful supercomputers, and/or runtimes on the order of tens of years or more.\nQuantum computing (QC) is viewed by many as a possible future option for\ntackling these high-complexity or seemingly-intractable problems by\ncomplementing classical computing with a fundamentally different compute\nparadigm.\n  There is a huge gap between the problems for which a quantum computer might\nbe useful and what we can currently build, program, and run. The goal of the QC\nresearch community is to close the gap such that useful algorithms can be run\nin practical amounts of time on reliable real-world QC hardware. In particular,\nthe goal of this Computing Community Consortium (CCC) workshop was to\narticulate the central role that the computer science (CS) research communities\nplays in closing this gap. CS researchers bring invaluable expertise in the\ndesign of programming languages, in techniques for systems building,\nscalability and verification, and in architectural approaches that can bring\npractical QC from the future to the present. This report introduces issues and\nrecommendations across a range of technical and non-technical topic areas.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.10541v1"
    },
    {
        "title": "Network Structure Effects in Reservoir Computers",
        "authors": [
            "Thomas L. Carroll",
            "Louis M. Pecora"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  A reservoir computer is a complex nonlinear dynamical system that has been\nshown to be useful for solving certain problems, such as prediction of chaotic\nsignals, speech recognition or control of robotic systems. Typically a\nreservoir computer is constructed by connecting a large number of nonlinear\nnodes in a network, driving the nodes with an input signal and using the node\noutputs to fit a training signal. In this work, we set up reservoirs where the\nedges (or connections) between all the network nodes are either +1 or 0, and\nproceed to alter the network structure by flipping some of these edges from +1\nto -1. We use this simple network because it turns out to be easy to\ncharacterize; we may use the fraction of edges flipped as a measure of how much\nwe have altered the network. In some cases, the network can be rearranged in a\nfinite number of ways without changing its structure; these rearrangements are\nsymmetries of the network, and the number of symmetries is also useful for\ncharacterizing the network. We find that changing the number of edges flipped\nin the network changes the rank of the covariance of a matrix consisting of the\ntime series from the different nodes in the network, and speculate that this\nrank is important for understanding the reservoir computer performance.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.12487v3"
    },
    {
        "title": "Scaling of Multi-contact Phase Change Device for Toggle Logic Operations",
        "authors": [
            "Raihan Sayeed Khan",
            "Nadim H. Kanan",
            "Jake Scoggin",
            "Helena Silva",
            "Ali Gokirmak"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Scaling of two dimensional six-contact phase change devices that can perform\ntoggle logic operations is analyzed through 2D electrothermal simulations with\ndynamic materials modeling, integrated with CMOS access circuitry. Toggle\nconfigurations are achieved through a combination of isolation of some contacts\nfrom others using amorphous regions and coupling between different regions via\nthermal crosstalk. Use of thermal crosstalk as a coupling mechanism in a\nmulti-contact device in the memory layer allows implementation of analog\nrouting and digital logic operations at a significantly lower transistor count,\nwith the added benefit of non-volatility. Simulation results show approximately\nlinear improvement in peak current and voltage requirements with thickness\nscaling.\n",
        "pdf_link": "http://arxiv.org/pdf/2008.04182v1"
    },
    {
        "title": "PROTEUS: Rule-Based Self-Adaptation in Photonic NoCs for Loss-Aware\n  Co-Management of Laser Power and Performance",
        "authors": [
            "Sairam Sri Vatsavai",
            "Venkata Sai Praneeth Karempudi",
            "Ishan Thakkar"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The performance of on-chip communication in the state-of-the-art multi-core\nprocessors that use the traditional electron-ic NoCs has already become\nseverely energy-constrained. To that end, emerging photonic NoCs (PNoC) are\nseen as a po-tential solution to improve the energy-efficiency (performance per\nwatt) of on-chip communication. However, existing PNoC designs cannot realize\ntheir full potential due to their exces-sive laser power consumption. Prior\nworks that attempt to improve laser power efficiency in PNoCs do not consider\nall key factors that affect the laser power requirement of PNoCs. Therefore,\nthey cannot yield the desired balance between the reduction in laser power,\nachieved performance and energy-efficiency in PNoCs. In this paper, we present\nPROTEUS framework that employs rule-based self-adaptation in PNoCs. Our\napproach not only reduces the laser power consumption, but also minimizes the\naverage packet latency by opportunis-tically increasing the communication data\nrate in PNoCs, and thus, yields the desired balance between the laser power\nre-duction, performance, and energy-efficiency in PNoCs. Our evaluation with\nPARSEC benchmarks shows that our PROTEUS framework can achieve up to 24.5% less\nlaser power consumption, up to 31% less average packet latency, and up to 20%\nless energy-per-bit, compared to another laser power management technique from\nprior work.\n",
        "pdf_link": "http://arxiv.org/pdf/2008.07566v2"
    },
    {
        "title": "Rethinking Non-idealities in Memristive Crossbars for Adversarial\n  Robustness in Neural Networks",
        "authors": [
            "Abhiroop Bhattacharjee",
            "Priyadarshini Panda"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Deep Neural Networks (DNNs) have been shown to be prone to adversarial\nattacks. Memristive crossbars, being able to perform\nMatrix-Vector-Multiplications (MVMs) efficiently, are used to realize DNNs on\nhardware. However, crossbar non-idealities have always been devalued since they\ncause errors in performing MVMs, leading to computational accuracy losses in\nDNNs. Several software-based defenses have been proposed to make DNNs\nadversarially robust. However, no previous work has demonstrated the advantage\nconferred by the crossbar non-idealities in unleashing adversarial robustness.\nWe show that the intrinsic hardware non-idealities yield adversarial robustness\nto the mapped DNNs without any additional optimization. We evaluate the\nadversarial resilience of state-of-the-art DNNs (VGG8 & VGG16 networks) using\nbenchmark datasets (CIFAR-10, CIFAR-100 & Tiny Imagenet) across various\ncrossbar sizes. We find that crossbar non-idealities unleash significantly\ngreater adversarial robustness (>10-20%) in crossbar-mapped DNNs than baseline\nsoftware DNNs. We further assess the performance of our approach with other\nstate-of-the-art efficiency-driven adversarial defenses and find that our\napproach performs significantly well in terms of reducing adversarial loss.\n",
        "pdf_link": "http://arxiv.org/pdf/2008.11298v2"
    },
    {
        "title": "On the Intrinsic Robustness of NVM Crossbars Against Adversarial Attacks",
        "authors": [
            "Deboleena Roy",
            "Indranil Chakraborty",
            "Timur Ibrayev",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The increasing computational demand of Deep Learning has propelled research\nin special-purpose inference accelerators based on emerging non-volatile memory\n(NVM) technologies. Such NVM crossbars promise fast and energy-efficient\nin-situ Matrix Vector Multiplication (MVM) thus alleviating the long-standing\nvon Neuman bottleneck in today's digital hardware. However, the analog nature\nof computing in these crossbars is inherently approximate and results in\ndeviations from ideal output values, which reduces the overall performance of\nDeep Neural Networks (DNNs) under normal circumstances. In this paper, we study\nthe impact of these non-idealities under adversarial circumstances. We show\nthat the non-ideal behavior of analog computing lowers the effectiveness of\nadversarial attacks, in both Black-Box and White-Box attack scenarios. In a\nnon-adaptive attack, where the attacker is unaware of the analog hardware, we\nobserve that analog computing offers a varying degree of intrinsic robustness,\nwith a peak adversarial accuracy improvement of 35.34%, 22.69%, and 9.90% for\nwhite box PGD (epsilon=1/255, iter=30) for CIFAR-10, CIFAR-100, and ImageNet\nrespectively. We also demonstrate \"Hardware-in-Loop\" adaptive attacks that\ncircumvent this robustness by utilizing the knowledge of the NVM model.\n",
        "pdf_link": "http://arxiv.org/pdf/2008.12016v2"
    },
    {
        "title": "Floating-Point Multiplication Using Neuromorphic Computing",
        "authors": [
            "Karn Dubey",
            "Urja Kothari",
            "Shrisha Rao"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Neuromorphic computing describes the use of VLSI systems to mimic\nneuro-biological architectures and is also looked at as a promising alternative\nto the traditional von Neumann architecture. Any new computing architecture\nwould need a system that can perform floating-point arithmetic. In this paper,\nwe describe a neuromorphic system that performs IEEE 754-compliant\nfloating-point multiplication. The complex process of multiplication is divided\ninto smaller sub-tasks performed by components Exponent Adder, Bias Subtractor,\nMantissa Multiplier and Sign OF/UF. We study the effect of the number of\nneurons per bit on accuracy and bit error rate, and estimate the optimal number\nof neurons needed for each component.\n",
        "pdf_link": "http://arxiv.org/pdf/2008.13245v1"
    },
    {
        "title": "Instruction Set Architectures for Quantum Processing Units",
        "authors": [
            "Keith A. Britt",
            "Travis S. Humble"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Progress in quantum computing hardware raises questions about how these\ndevices can be controlled, programmed, and integrated with existing\ncomputational workflows. We briefly describe several prominent quantum\ncomputational models, their associated quantum processing units (QPUs), and the\nadoption of these devices as accelerators within high-performance computing\nsystems. Emphasizing the interface to the QPU, we analyze instruction set\narchitectures based on reduced and complex instruction sets, i.e., RISC and\nCISC architectures. We clarify the role of conventional constraints on memory\naddressing and instruction widths within the quantum computing context.\nFinally, we examine existing quantum computing platforms, including the D-Wave\n2000Q and IBM Quantum Experience, within the context of future ISA development\nand HPC needs.\n",
        "pdf_link": "http://arxiv.org/pdf/1707.06202v1"
    },
    {
        "title": "Technical Report: Artificial DNA - a Concept for Self-Building Embedded\n  Systems",
        "authors": [
            "Uwe Brinkschulte"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  This technical report deals with the concept of an artificial DNA which\ncontains a blueprint of the structure and organization of an embedded system.\nThis blueprint can be used to build up the embedded system in a self-organizing\nmanner at run-time. The report describes in detail the basic principles of the\nthe artificial DNA and its relationship to standard design methods for embedded\nsystems. A prototypic implementation is presented and evaluated. Additionally,\nfuture work is described and a conclusion is given.\n",
        "pdf_link": "http://arxiv.org/pdf/1707.07617v1"
    },
    {
        "title": "Ultra-low-power Wireless Streaming Cameras",
        "authors": [
            "Saman Naderiparizi",
            "Mehrdad Hessar",
            "Vamsi Talla",
            "Shyamnath Gollakota",
            "Joshua R. Smith"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Wireless video streaming has traditionally been considered an extremely\npower-hungry operation. Existing approaches optimize the camera and\ncommunication modules individually to minimize their power consumption.\nHowever, the joint redesign and optimization of wireless communication as well\nas the camera is what that provides more power saving. We present an\nultra-low-power wireless video streaming camera. To achieve this, we present a\nnovel \"analog\" video backscatter technique that feeds analog pixels from the\nphoto-diodes directly to the backscatter hardware, thereby eliminating power\nconsuming hardware components such as ADCs and amplifiers. We prototype our\nwireless camera using off-the-shelf hardware and show that our design can\nstream video at up to 13 FPS and can operate up to a distance of 150 feet from\nthe access point. Our COTS prototype consumes 2.36mW. Finally, to demonstrate\nthe potential of our design, we built two proof-of-concept applications: video\nstreaming for micro-robots and security cameras for face detection.\n",
        "pdf_link": "http://arxiv.org/pdf/1707.08718v1"
    },
    {
        "title": "Optimum multiplexer design in quantum-dot cellular automata",
        "authors": [
            "Esam Alkaldy",
            "Ali H. Majeed",
            "Mohd Shamian Zainal",
            "Danial Md. Nor"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Quantum-dot Cellular Automata (QCA) is one of the most important computing\ntechnologies for the future and will be the alternative candidate for current\nCMOS technology. QCA is attracting a lot of researchers due to many features\nsuch as high speed, small size, and low power consumption. QCA has two main\nbuilding blocks (majority gate and inverter) used for design any Boolean\nfunction. QCA also has an inherent capability that used to design many\nimportant gates such as XOR and Multiplexer in optimal form without following\nany Boolean function. This paper presents a novel design 2:1 QCA-Multiplexer in\ntwo forms. The proposed design is very simple, highly efficient and can be used\nto produce many logical functions. The proposed design output comes from the\ninherent capabilities of quantum technology. New 4:1 QCA-Multiplexer has been\nbuilt using the proposed structure. The output waveforms showed the wonderful\nperformance of the proposed design in terms of the number of cells, area, and\nlatency.\n",
        "pdf_link": "http://arxiv.org/pdf/2002.00360v1"
    },
    {
        "title": "Accelerating Quantum Approximate Optimization Algorithm using Machine\n  Learning",
        "authors": [
            "Mahabubul Alam",
            "Abdullah Ash-Saki",
            "Swaroop Ghosh"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  We propose a machine learning based approach to accelerate quantum\napproximate optimization algorithm (QAOA) implementation which is a promising\nquantum-classical hybrid algorithm to prove the so-called quantum supremacy. In\nQAOA, a parametric quantum circuit and a classical optimizer iterates in a\nclosed loop to solve hard combinatorial optimization problems. The performance\nof QAOA improves with increasing number of stages (depth) in the quantum\ncircuit. However, two new parameters are introduced with each added stage for\nthe classical optimizer increasing the number of optimization loop iterations.\nWe note a correlation among parameters of the lower-depth and the higher-depth\nQAOA implementations and, exploit it by developing a machine learning model to\npredict the gate parameters close to the optimal values. As a result, the\noptimization loop converges in a fewer number of iterations. We choose graph\nMaxCut problem as a prototype to solve using QAOA. We perform a feature\nextraction routine using 100 different QAOA instances and develop a training\ndata-set with 13,860 optimal parameters. We present our analysis for 4 flavors\nof regression models and 4 flavors of classical optimizers. Finally, we show\nthat the proposed approach can curtail the number of optimization iterations by\non average 44.9% (up to 65.7%) from an analysis performed with 264 flavors of\ngraphs.\n",
        "pdf_link": "http://arxiv.org/pdf/2002.01089v2"
    },
    {
        "title": "A Scalable Photonic Computer Solving the Subset Sum Problem",
        "authors": [
            "Xiao-Yun Xu",
            "Xuan-Lun Huang",
            "Zhan-Ming Li",
            "Jun Gao",
            "Zhi-Qiang Jiao",
            "Yao Wang",
            "Ruo-Jing Ren",
            "H. P. Zhang",
            "Xian-Min Jin"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The subset sum problem is a typical NP-complete problem that is hard to solve\nefficiently in time due to the intrinsic superpolynomial-scaling property.\nIncreasing the problem size results in a vast amount of time consuming in\nconventionally available computers. Photons possess the unique features of\nextremely high propagation speed, weak interaction with environment and low\ndetectable energy level, therefore can be a promising candidate to meet the\nchallenge by constructing an a photonic computer computer. However, most of\noptical computing schemes, like Fourier transformation, require very high\noperation precision and are hard to scale up. Here, we present a chip built-in\nphotonic computer to efficiently solve the subset sum problem. We successfully\nmap the problem into a waveguide network in three dimensions by using\nfemtosecond laser direct writing technique. We show that the photons are able\nto sufficiently dissipate into the networks and search all the possible paths\nfor solutions in parallel. In the case of successive primes the proposed\napproach exhibits a dominant superiority in time consumption even compared with\nsupercomputers. Our results confirm the ability of light to realize a\ncomplicated computational function that is intractable with conventional\ncomputers, and suggest the subset sum problem as a good benchmarking platform\nfor the race between photonic and conventional computers on the way towards\n\"photonic supremacy\".\n",
        "pdf_link": "http://arxiv.org/pdf/2002.05108v1"
    },
    {
        "title": "A Depth-Aware Swap Insertion Scheme for the Qubit Mapping Problem",
        "authors": [
            "Chi Zhang",
            "Yanhao Chen",
            "Yuwei Jin",
            "Wonsun Ahn",
            "Youtao Zhang",
            "Eddy Z. Zhang"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The rapid progress of physical implementation of quantum computers paved the\nway of realising the design of tools to help users write quantum programs for\nany given quantum devices. The physical constraints inherent to the current\nNISQ architectures prevent most quantum algorithms from being directly executed\non quantum devices. To enable two-qubit gates in the algorithm, existing works\nfocus on inserting SWAP gates to dynamically remap logical qubits to physical\nqubits. However, their schemes lack the consideration of the depth of generated\nquantum circuits. In this work, we propose a depth-aware SWAP insertion scheme\nfor qubit mapping problem in the NISQ era.\n",
        "pdf_link": "http://arxiv.org/pdf/2002.07289v1"
    },
    {
        "title": "In-materio neuromimetic devices: Dynamics, information processing and\n  pattern recognition",
        "authors": [
            "Dawid Przyczyna",
            "Piotr Zawal",
            "Tomasz Mazur",
            "Pier Luigi Gentili",
            "Konrad SzaciÅowski"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The story of information processing is a story of great success. Todays'\nmicroprocessors are devices of unprecedented complexity and MOSFET transistors\nare considered as the most widely produced artifact in the history of mankind.\nThe current miniaturization of electronic circuits is pushed almost to the\nphysical limit and begins to suffer from various parasitic effects. These facts\nstimulate intense research on neuromimetic devices. This feature article is\ndevoted to various in materio implementation of neuromimetic processes,\nincluding neuronal dynamics, synaptic plasticity, and higher-level signal and\ninformation processing, along with more sophisticated implementations,\nincluding signal processing, speech recognition and data security. Due to vast\nnumber of papers in the field, only a subjective selection of topics is\npresented in this review.\n",
        "pdf_link": "http://arxiv.org/pdf/2002.07712v1"
    },
    {
        "title": "Towards field-programmable photonic gate arrays",
        "authors": [
            "D. Perez-Lopez",
            "A. LÃ³pez-Hernandez",
            "A. Macho",
            "P. Das Mahapatra",
            "J. Capmany"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  We review some of the basic principles, fundamentals, technologies,\narchitectures and recent advances leading to thefor the implementation of Field\nProgrammable Photonic Field Arrays (FPPGAs).\n",
        "pdf_link": "http://arxiv.org/pdf/2002.09681v1"
    },
    {
        "title": "sBSNN: Stochastic-Bits Enabled Binary Spiking Neural Network with\n  On-Chip Learning for Energy Efficient Neuromorphic Computing at the Edge",
        "authors": [
            "Minsuk Koo",
            "Gopalakrishnan Srinivasan",
            "Yong Shim",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  In this work, we propose stochastic Binary Spiking Neural Network (sBSNN)\ncomposed of stochastic spiking neurons and binary synapses (stochastic only\nduring training) that computes probabilistically with one-bit precision for\npower-efficient and memory-compressed neuromorphic computing. We present an\nenergy-efficient implementation of the proposed sBSNN using 'stochastic bit' as\nthe core computational primitive to realize the stochastic neurons and\nsynapses, which are fabricated in 90nm CMOS process, to achieve efficient\non-chip training and inference for image recognition tasks. The measured data\nshows that the 'stochastic bit' can be programmed to mimic spiking neurons, and\nstochastic Spike Timing Dependent Plasticity (or sSTDP) rule for training the\nbinary synaptic weights without expensive random number generators. Our results\nindicate that the proposed sBSNN realization offers possibility of up to 32x\nneuronal and synaptic memory compression compared to full precision (32-bit)\nSNN and energy efficiency of 89.49 TOPS/Watt for two-layer fully-connected SNN.\n",
        "pdf_link": "http://arxiv.org/pdf/2002.11163v1"
    },
    {
        "title": "Synchronous Counter Design Using Novel Level Sensitive T-FF in QCA\n  Technology",
        "authors": [
            "Ali H. Majeed",
            "Esam Alkaldy",
            "Mohd Shamian bin Zainal",
            "andDanial Bin MD Nor"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The quantum-dot cellular automata (QCA) nano-technique has attracted computer\nscientists due to its noticeable features such as low power consumption and\nsmall size. Many papers have been published in the literature about the\nutilization of this technology for de-signing many QCA circuits and for\npresenting logic gates in an optimal structure. The T flip-flop, which is an\nessential part of digital designs, can be used to design synchronous and\nasynchronous counters. This paper presents a novel T flip-flop structure in an\noptimal form. The presented novel gate was used to design an N-bit binary\nsynchronous counter. The QCADesigner software was used to verify the designed\ncircuits and to present the simulation results, while the QCAPro tool was used\nfor the power analysis. The proposed design required minimal power and showed\ngood improvements over previous designs.\n",
        "pdf_link": "http://arxiv.org/pdf/2002.11587v1"
    },
    {
        "title": "Human Brain Mapping based on COLD Signal Hemodynamic Response and\n  Electrical Neuroimaging",
        "authors": [
            "Revati Shriram",
            "M. Sundhararajan",
            "Nivedita Daimiwal"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  To understand Working of Human Brain measurements related to the brain\nfunction are required. These measurements should be possibly non-invasive.\nBrain should be disturbed as less as possible during the measurement.\nIntegration of various modalities plays a vital role in understanding the\ncognitive and the behavioral changes in the human brain. It is an important\nsource of converging evidence about specific aspects of neural functions and\ndysfunctions under certain pathological conditions. Focal changes in cortical\nblood flow are tightly coupled with the changes in neuronal activity. This\nconstitutes the option to map the hemodynamic response and infer principles of\nthe cortical processing, even of complex tasks. The very high temporal\nresolution of EEG and good spatial resolution by NIRS make this concurrent\nmeasurement unique to study the spatio-temporal dynamics of large scale\nneuronal networks in the human brain. Such integration of two techniques will\nhelp to overcome the limitations of a specific method. Such as insensitivity of\nelectroencephalogram (EEG) to unsynchronized neural events or lack of near\ninfrared spectroscopy (NIRS) to low metabolic demand. A combination of EEG and\nNIRS will be more informative than the two separate analyses in both\nmodalities.\n",
        "pdf_link": "http://arxiv.org/pdf/1307.4171v1"
    },
    {
        "title": "Metal-Gated Junctionless Nanowire Transistors",
        "authors": [
            "Mostafizur Rahman",
            "Pritish Narayanan",
            "Csaba Andras Moritz"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Junctionless Nanowire Field-Effect Transistors (JNFETs), where the channel\nregion is uniformly doped without the need for source-channel and drain-channel\njunctions or lateral doping abruptness, are considered an attractive\nalternative to conventional CMOS FETs. Previous theoretical and experimental\nworks [1][2] on JNFETs have considered polysilicon gates and silicon-dioxide\ndielectric. However, with further scaling, JNFETs will suffer from deleterious\neffects of doped polysilicon such as high resistance, additional capacitance\ndue to gate-oxide interface depletion, and incompatibility with high-k\ndielectrics[3][4]. In this paper, novel metal- gated high-k JNFETs are\ninvestigated through detailed process and device simulations. These MJNFETs are\nalso ideally suited for new types of nano-architectures such as N3ASICs [5]\nwhich utilize regular nanowire arrays with limited customization. In such nano-\nsystems, the simplified device geometry in conjunction with a single-type FET\ncircuit style [6] would imply that logic arrays could be patterned out of\npre-doped SOI wafers without the need for any additional ion implantation.\n",
        "pdf_link": "http://arxiv.org/pdf/1404.0296v1"
    },
    {
        "title": "Skybridge: 3-D Integrated Circuit Technology Alternative to CMOS",
        "authors": [
            "Mostafizur Rahman",
            "Santosh Khasanvis",
            "Jiajun Shi",
            "Mingyu Li",
            "Csaba Andras Moritz"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Continuous scaling of CMOS has been the major catalyst in miniaturization of\nintegrated circuits (ICs) and crucial for global socio-economic progress.\nHowever, scaling to sub-20nm technologies is proving to be challenging as\nMOSFETs are reaching their fundamental limits and interconnection bottleneck is\ndominating IC operational power and performance. Migrating to 3-D, as a way to\nadvance scaling, has eluded us due to inherent customization and manufacturing\nrequirements in CMOS that are incompatible with 3-D organization. Partial\nattempts with die-die and layer-layer stacking have their own limitations. We\npropose a 3-D IC fabric technology, Skybridge[TM], which offers paradigm shift\nin technology scaling as well as design. We co-architect Skybridge's core\naspects, from device to circuit style, connectivity, thermal management, and\nmanufacturing pathway in a 3-D fabric-centric manner, building on a uniform 3-D\ntemplate. Our extensive bottom-up simulations, accounting for detailed material\nsystem structures, manufacturing process, device, and circuit parasitics,\ncarried through for several designs including a designed microprocessor, reveal\na 30-60x density, 3.5x performance per watt benefits, and 10X reduction in\ninterconnect lengths vs. scaled 16-nm CMOS. Fabric-level heat extraction\nfeatures are shown to successfully manage IC thermal profiles in 3-D. Skybridge\ncan provide continuous scaling of integrated circuits beyond CMOS in the 21st\ncentury.\n",
        "pdf_link": "http://arxiv.org/pdf/1404.0607v1"
    },
    {
        "title": "Reversible Logic Synthesis with Minimal Usage of Ancilla Bits",
        "authors": [
            "Siyao Xu"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Reversible logic has attracted much research interest over the last few\ndecades, especially due to its application in quantum computing. In the\nconstruction of reversible gates from basic gates, ancilla bits are commonly\nused to remove restrictions on the type of gates that a certain set of basic\ngates generates. With unlimited ancilla bits, many gates (such as Toffoli and\nFredkin) become universal reversible gates. However, ancilla bits can be\nexpensive to implement, thus making the problem of minimizing necessary ancilla\nbits a practical topic.\n  This thesis explores the problem of reversible logic synthesis using a single\nbase gate and a few ancilla bits. Two base gates are discussed: a variation of\nthe 3-bit Toffoli gate and the original 3-bit Fredkin gate. There are three\nmain results associated with these two gates: i) the variated Toffoli gate can\ngenerate all n-bit reversible gates using 1 ancilla bit, ii) the variated\nToffoli can generate all n-bit reversible gates that are even permutations\nusing no ancilla bit, iii) the Fredkin gate can generate all n-bit conservative\nreversible gates using 1 ancilla bit. Prior to this paper, the best known\nresult for general universality requires three basic gates, and the best known\nresult for conservative universality needs 5 ancilla bits. The second result is\ntrivially optimal. For the first and the third result, we explicitly prove\ntheir optimality: the variated Toffoli cannot generate all n-bit reversible\ngates without using any extra input lines, and the Fredkin gate cannot generate\nall n-bit conservative reversible gates without using extra input lines. We\nalso explore a stronger version of the second converse by introducing a new\nconcept called borrowed bits, and prove that the Fredkin gate cannot generate\nall n-bit conservative reversible gates without ancilla bits, even with an\nunlimited number of borrowed bits.\n",
        "pdf_link": "http://arxiv.org/pdf/1506.03777v1"
    },
    {
        "title": "Simultaneously Solving Computational Problems Using an Artificial\n  Chemical Reactor",
        "authors": [
            "Jaderick P. Pabico"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  This paper is centered on using chemical reaction as a computational metaphor\nfor simultaneously solving problems. An artificial chemical reactor that can\nsimultaneously solve instances of three unrelated problems was created. The\nreactor is a distributed stochastic algorithm that simulates a chemical\nuniverse wherein the molecular species are being represented either by a human\ngenomic contig panel, a Hamiltonian cycle, or an aircraft landing schedule. The\nchemical universe is governed by reactions that can alter genomic sequences,\nre-order Hamiltonian cycles, or reschedule an aircraft landing program.\nMolecular masses were considered as measures of goodness of solutions, and\nrepresented radiation hybrid (RH) vector similarities, costs of Hamiltonian\ncycles, and penalty costs for landing an aircraft before and after target\nlanding times. This method, tested by solving in tandem with deterministic\nalgorithms, has been shown to find quality solutions in finding the minima RH\nvector similarities of genomic data, minima costs in Hamiltonian cycles of the\ntraveling salesman, and minima costs for landing aircrafts before or after\ntarget landing times.\n",
        "pdf_link": "http://arxiv.org/pdf/1506.08361v1"
    },
    {
        "title": "Artificial Catalytic Reactions in 2D for Combinatorial Optimization",
        "authors": [
            "Jaderick P. Pabico"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Presented in this paper is a derivation of a 2D catalytic reaction-based\nmodel to solve combinatorial optimization problems (COPs). The simulated\ncatalytic reactions, a computational metaphor, occurs in an artificial chemical\nreactor that finds near-optimal solutions to COPs. The artificial environment\nis governed by catalytic reactions that can alter the structure of artificial\nmolecular elements. Altering the molecular structure means finding new\nsolutions to the COP. The molecular mass of the elements was considered as a\nmeasure of goodness of fit of the solutions. Several data structures and\nmatrices were used to record the directions and locations of the molecules.\nThese provided the model the 2D topology. The Traveling Salesperson Problem\n(TSP) was used as a working example. The performance of the model in finding a\nsolution for the TSP was compared to the performance of a topology-less model.\nExperimental results show that the 2D model performs better than the\ntopology-less one.\n",
        "pdf_link": "http://arxiv.org/pdf/1506.09019v1"
    },
    {
        "title": "Boolean gates on actin filaments",
        "authors": [
            "Stefano Siccardi",
            "Jack A. Tuszynski",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Actin is a globular protein which forms long polar filaments in the\neukaryotic cytoskeleton. Actin networks play a key role in cell mechanics and\ncell motility. They have also been implicated in information transmission and\nprocessing, memory and learning in neuronal cells. The acting filaments have\nbeen shown to support propagation of voltage pulses. Here we apply a coupled\nnonlinear transmission line model of actin filaments to study interactions\nbetween voltage pulses. By assigning a logical {\\sc Truth} to the presence of a\nvoltage pulses in a given location of the actin filament, and {\\sc False} to\nthe pulse's absence we represent digital information transmission along these\nfilaments. When two pulses, representing Boolean values of input variables,\ninteract, then they can facilitate or inhibit further propagation of each\nother. We explore this phenomenon to construct Boolean logical gates and a\none-bit half-adder with interacting voltage pulses. We discuss implications of\nthese findings on cellular process and technological applications.\n",
        "pdf_link": "http://arxiv.org/pdf/1506.09044v1"
    },
    {
        "title": "Hardware Architecture for Large Parallel Array of Random Feature\n  Extractors applied to Image Recognition",
        "authors": [
            "Aakash Patil",
            "Shanlan Shen",
            "Enyi Yao",
            "Arindam Basu"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  We demonstrate a low-power and compact hardware implementation of Random\nFeature Extractor (RFE) core. With complex tasks like Image Recognition\nrequiring a large set of features, we show how weight reuse technique can allow\nto virtually expand the random features available from RFE core. Further, we\nshow how to avoid computation cost wasted for propagating \"incognizant\" or\nredundant random features. For proof of concept, we validated our approach by\nusing our RFE core as the first stage of Extreme Learning Machine (ELM)--a two\nlayer neural network--and were able to achieve $>97\\%$ accuracy on MNIST\ndatabase of handwritten digits. ELM's first stage of RFE is done on an analog\nASIC occupying $5$mm$\\times5$mm area in $0.35\\mu$m CMOS and consuming $5.95$\n$\\mu$J/classify while using $\\approx 5000$ effective hidden neurons. The ELM\nsecond stage consisting of just adders can be implemented as digital circuit\nwith estimated power consumption of $20.9$ nJ/classify. With a total energy\nconsumption of only $5.97$ $\\mu$J/classify, this low-power mixed signal ASIC\ncan act as a co-processor in portable electronic gadgets with cameras.\n",
        "pdf_link": "http://arxiv.org/pdf/1512.07783v1"
    },
    {
        "title": "Improved Leader Election for Self-Organizing Programmable Matter",
        "authors": [
            "Joshua J. Daymude",
            "Robert Gmyr",
            "Andrea W. Richa",
            "Christian Scheideler",
            "Thim Strothmann"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  We consider programmable matter that consists of computationally limited\ndevices (called particles) that are able to self-organize in order to achieve\nsome collective goal without the need for central control or external\nintervention. We use the geometric amoebot model to describe such\nself-organizing particle systems, which defines how particles can actively move\nand communicate with one another. In this paper, we present an efficient\nlocal-control algorithm which solves the leader election problem in O(n)\nasynchronous rounds with high probability, where n is the number of particles\nin the system. Our algorithm relies only on local information --- particles do\nnot have unique identifiers, any knowledge of n, or any sort of global\ncoordinate system --- and requires only constant memory per particle.\n",
        "pdf_link": "http://arxiv.org/pdf/1701.03616v3"
    },
    {
        "title": "An Enhanced Lumped Element Electrical Model of a Double Barrier\n  Memristive Device",
        "authors": [
            "Enver Solan",
            "Sven Dirkmann",
            "Mirko Hansen",
            "Dietmar Schroeder",
            "Hermann Kohlstedt",
            "Martin Ziegler",
            "Thomas Mussenbrock",
            "Karlheinz Ochs"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  The massive parallel approach of neuromorphic circuits leads to effective\nmethods for solving complex problems. It has turned out that resistive\nswitching devices with a continuous resistance range are potential candidates\nfor such applications. These devices are memristive systems - nonlinear\nresistors with memory. They are fabricated in nanotechnology and hence\nparameter spread during fabrication may aggravate reproducible analyses. This\nissue makes simulation models of memristive devices worthwhile.\n  Kinetic Monte-Carlo simulations based on a distributed model of the device\ncan be used to understand the underlying physical and chemical phenomena.\nHowever, such simulations are very time-consuming and neither convenient for\ninvestigations of whole circuits nor for real-time applications, e.g. emulation\npurposes. Instead, a concentrated model of the device can be used for both fast\nsimulations and real-time applications, respectively. We introduce an enhanced\nelectrical model of a valence change mechanism (VCM) based double barrier\nmemristive device (DBMD) with a continuous resistance range. This device\nconsists of an ultra-thin memristive layer sandwiched between a tunnel barrier\nand a Schottky-contact. The introduced model leads to very fast simulations by\nusing usual circuit simulation tools while maintaining physically meaningful\nparameters.\n  Kinetic Monte-Carlo simulations based on a distributed model and experimental\ndata have been utilized as references to verify the concentrated model.\n",
        "pdf_link": "http://arxiv.org/pdf/1701.08068v1"
    },
    {
        "title": "Reservoir Computing Using Non-Uniform Binary Cellular Automata",
        "authors": [
            "Stefano Nichele",
            "Magnus S. Gundersen"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  The Reservoir Computing (RC) paradigm utilizes a dynamical system, i.e., a\nreservoir, and a linear classifier, i.e., a read-out layer, to process data\nfrom sequential classification tasks. In this paper the usage of Cellular\nAutomata (CA) as a reservoir is investigated. The use of CA in RC has been\nshowing promising results. In this paper, selected state-of-the-art experiments\nare reproduced. It is shown that some CA-rules perform better than others, and\nthe reservoir performance is improved by increasing the size of the CA\nreservoir itself. In addition, the usage of parallel loosely coupled\nCA-reservoirs, where each reservoir has a different CA-rule, is investigated.\nThe experiments performed on quasi-uniform CA reservoir provide valuable\ninsights in CA reservoir design. The results herein show that some rules do not\nwork well together, while other combinations work remarkably well. This\nsuggests that non-uniform CA could represent a powerful tool for novel CA\nreservoir implementations.\n",
        "pdf_link": "http://arxiv.org/pdf/1702.03812v1"
    },
    {
        "title": "RESPARC: A Reconfigurable and Energy-Efficient Architecture with\n  Memristive Crossbars for Deep Spiking Neural Networks",
        "authors": [
            "Aayush Ankit",
            "Abhronil Sengupta",
            "Priyadarshini Panda",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Neuromorphic computing using post-CMOS technologies is gaining immense\npopularity due to its promising abilities to address the memory and power\nbottlenecks in von-Neumann computing systems. In this paper, we propose RESPARC\n- a reconfigurable and energy efficient architecture built-on Memristive\nCrossbar Arrays (MCA) for deep Spiking Neural Networks (SNNs). Prior works were\nprimarily focused on device and circuit implementations of SNNs on crossbars.\nRESPARC advances this by proposing a complete system for SNN acceleration and\nits subsequent analysis. RESPARC utilizes the energy-efficiency of MCAs for\ninner-product computation and realizes a hierarchical reconfigurable design to\nincorporate the data-flow patterns in an SNN in a scalable fashion. We evaluate\nthe proposed architecture on different SNNs ranging in complexity from 2k-230k\nneurons and 1.2M-5.5M synapses. Simulation results on these networks show that\ncompared to the baseline digital CMOS architecture, RESPARC achieves 500X (15X)\nefficiency in energy benefits at 300X (60X) higher throughput for multi-layer\nperceptrons (deep convolutional networks). Furthermore, RESPARC is a\ntechnology-aware architecture that maps a given SNN topology to the most\noptimized MCA size for the given crossbar technology.\n",
        "pdf_link": "http://arxiv.org/pdf/1702.06064v1"
    },
    {
        "title": "A Multi-Bit Neuromorphic Weight Cell using Ferroelectric FETs, suitable\n  for SoC Integration",
        "authors": [
            "Borna Obradovic",
            "Titash Rakshit",
            "Ryan Hatcher",
            "Jorge Kittl",
            "Rwik Sengupta",
            "Joon Goo Hong",
            "Mark S. Rodder"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  A multi-bit digital weight cell for high-performance, inference-only\nnon-GPU-like neuromorphic accelerators is presented. The cell is designed with\nsimplicity of peripheral circuitry in mind. Non-volatile storage of weights\nwhich eliminates the need for DRAM access is based on FeFETs and is purely\ndigital. The Multiply-and-Accumulate operation is performed using passive\nresistors, gated by FeFETs. The resulting weight cell offers a high degree of\nlinearity and a large ON/OFF ratio. The key performance tradeoffs are\ninvestigated, and the device requirements are elucidated.\n",
        "pdf_link": "http://arxiv.org/pdf/1710.08034v1"
    },
    {
        "title": "A Memristor-Based Optimization Framework for AI Applications",
        "authors": [
            "Sijia Liu",
            "Yanzhi Wang",
            "Makan Fardad",
            "Pramod K. Varshney"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Memristors have recently received significant attention as ubiquitous\ndevice-level components for building a novel generation of computing systems.\nThese devices have many promising features, such as non-volatility, low power\nconsumption, high density, and excellent scalability. The ability to control\nand modify biasing voltages at the two terminals of memristors make them\npromising candidates to perform matrix-vector multiplications and solve systems\nof linear equations. In this article, we discuss how networks of memristors\narranged in crossbar arrays can be used for efficiently solving optimization\nand machine learning problems. We introduce a new memristor-based optimization\nframework that combines the computational merit of memristor crossbars with the\nadvantages of an operator splitting method, alternating direction method of\nmultipliers (ADMM). Here, ADMM helps in splitting a complex optimization\nproblem into subproblems that involve the solution of systems of linear\nequations. The capability of this framework is shown by applying it to linear\nprogramming, quadratic programming, and sparse optimization. In addition to\nADMM, implementation of a customized power iteration (PI) method for\neigenvalue/eigenvector computation using memristor crossbars is discussed. The\nmemristor-based PI method can further be applied to principal component\nanalysis (PCA). The use of memristor crossbars yields a significant speed-up in\ncomputation, and thus, we believe, has the potential to advance optimization\nand machine learning research in artificial intelligence (AI).\n",
        "pdf_link": "http://arxiv.org/pdf/1710.08882v1"
    },
    {
        "title": "An overview of memristive cryptography",
        "authors": [
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Smaller, smarter and faster edge devices in the Internet of things era\ndemands secure data analysis and transmission under resource constraints of\nhardware architecture. Lightweight cryptography on edge hardware is an emerging\ntopic that is essential to ensure data security in near-sensor computing\nsystems such as mobiles, drones, smart cameras, and wearables. In this article,\nthe current state of memristive cryptography is placed in the context of\nlightweight hardware cryptography. The paper provides a brief overview of the\ntraditional hardware lightweight cryptography and cryptanalysis approaches. The\ncontrast for memristive cryptography with respect to traditional approaches is\nevident through this article, and need to develop a more concrete approach to\ndeveloping memristive cryptanalysis to test memristive cryptographic approaches\nis highlighted.\n",
        "pdf_link": "http://arxiv.org/pdf/1906.00574v1"
    },
    {
        "title": "Inter-Tier Process Variation-Aware Monolithic 3D NoC Architectures",
        "authors": [
            "Shouvik Musavvir",
            "Anwesha Chatterjee",
            "Ryan Gary Kim",
            "Dae Hyun Kim",
            "Partha Pratim Pande"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Monolithic 3D (M3D) technology enables high density integration, performance,\nand energy-efficiency by sequentially stacking tiers on top of each other.\nM3D-based network-on-chip (NoC) architectures can exploit these benefits by\nadopting tier partitioning for intra-router stages. However, conventional\nfabrication methods are infeasible for M3D-enabled designs due to temperature\nrelated issues. This has necessitated lower temperature and\ntemperature-resilient techniques for M3D fabrication, leading to inferior\nperformance of transistors in the top tier and interconnects in the bottom\ntier. The resulting inter-tier process variation leads to performance\ndegradation of M3D-enabled NoCs. In this work, we demonstrate that without\nconsidering inter-tier process variation, an M3D-enabled NoC architecture\noverestimates the energy-delay-product (EDP) on average by 50.8% for a set of\nSPLASH-2 and PARSEC benchmarks. As a countermeasure, we adopt a process\nvariation aware design approach. The proposed design and optimization method\ndistribute the intra-router stages and inter-router links among the tiers to\nmitigate the adverse effects of process variation. Experimental results show\nthat the NoC architecture under consideration improves the EDP by 27.4% on\naverage across all benchmarks compared to the process-oblivious design.\n",
        "pdf_link": "http://arxiv.org/pdf/1906.04293v1"
    },
    {
        "title": "Data Conversion in Area-Constrained Applications: the Wireless\n  Network-on-Chip Case",
        "authors": [
            "Sergi Abadal",
            "Eduard AlarcÃ³n"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Network-on-Chip (NoC) is currently the paradigm of choice to interconnect the\ndifferent components of System-on-Chips (SoCs) or Chip Multiprocessors (CMPs).\nAs the levels of integration continue to grow, however, current NoCs face\nsignificant scalability limitations and have prompted research in novel\ninterconnect technologies. Among these, wireless intra-chip communications have\nbeen under intense scrutiny due to their low latency broadcast and\narchitectural flexibility. Thus far, the practicality of the idea has been\nstudied from the RF front-end and the network interface perspectives, whereas\nlittle to no attention has been placed on another essential component: the data\nconverters. This article aims to fill this gap by providing a comprehensive\nanalysis of the requirements of the scenario, as well as of the current\nperformance and cost trends of Analog-to-Digital Converters (ADCs). Based on\nMurmann's data, we demonstrate that ADCs will not be a roadblock for the\nrealization of wireless intra-chip communications although current designs do\nnot meet their demands fully.\n",
        "pdf_link": "http://arxiv.org/pdf/1906.05351v1"
    },
    {
        "title": "A Low-Power Domino Logic Architecture for Memristor-Based Neuromorphic\n  Computing",
        "authors": [
            "Cory Merkel",
            "Animesh Nikam"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  We propose a domino logic architecture for memristor-based neuromorphic\ncomputing. The design uses the delay of memristor RC circuits to represent\nsynaptic computations and a simple binary neuron activation function.\nSynchronization schemes are proposed for communicating information between\nneural network layers, and a simple linear power model is developed to estimate\nthe design's energy efficiency for a particular network size. Results indicate\nthat the proposed architecture can achieve 0.61 fJ per classification per\ncomponent (neurons and synapses) and outperforms other designs in terms of\nenergy per % accuracy.\n",
        "pdf_link": "http://arxiv.org/pdf/1906.05781v1"
    },
    {
        "title": "Digital Signal Processing for Molecular Communication via Chemical\n  Reactions-based Microfluidic Circuits",
        "authors": [
            "Dadi Bi",
            "Yansha Deng"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Chemical reactions-based microfluidic circuits are expected to provide new\nopportunities to perform signal processing functions over molecular domain. To\nrealize this vision, in this article, we exploit and present the digital signal\nprocessing capabilities of chemical reactions-based microfluidic circuits.\nAiming to facilitate microfluidic circuit design, we describe a microfluidic\ncircuit using a five-level architecture: 1) Molecular Propagation; 2) Chemical\nTransformation; 3) Microfluidic Modules; 4) Microfluidic Logic Gates; and 5)\nMicrofluidic Circuits. We first identify the components at Levels 1 and 2, and\npresent how their combinations can build the basic modules for Level 3. We then\nassemble basic modules to construct five types of logic gate for Level 4,\nincluding AND, NAND, OR, NOR, and XOR gates, which show advantages of\nmicrofluidic circuits in reusability and modularity. Last but not least, we\ndiscuss challenges and potential solutions for designing, building, and testing\nmicrofluidic circuits with complex signal processing functions in Level 5 based\non the digital logic gates at Level 4.\n",
        "pdf_link": "http://arxiv.org/pdf/2009.05009v2"
    },
    {
        "title": "Modeling networks of probabilistic memristors in SPICE",
        "authors": [
            "V. J. Dowling",
            "V. A. Slipko",
            "Y. V. Pershin"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Efficient simulation of probabilistic memristors and their networks requires\nnovel modeling approaches. One major departure from the conventional memristor\nmodeling is based on a master equation for the occupation probabilities of\nnetwork states [arXiv:2003.11011 (2020)]. In the present article, we show how\nto implement such master equations in SPICE - a general-purpose circuit\nsimulation program. In the case studies, we simulate the dynamics of ac-driven\nprobabilistic binary and multi-state memristors, and dc-driven networks of\nprobabilistic binary and multi-state memristors. Our SPICE results are in\nperfect agreement with known analytical solutions. Examples of LTspice codes\nare included.\n",
        "pdf_link": "http://arxiv.org/pdf/2009.05189v1"
    },
    {
        "title": "TIGER: Topology-aware Assignment using Ising machines Application to\n  Classical Algorithm Tasks and Quantum Circuit Gates",
        "authors": [
            "Anastasiia Butko",
            "Ilyas Turimbetov",
            "George Michelogiannakis",
            "David Donofrio",
            "Didem Unat",
            "John Shalf"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Optimally mapping a parallel application to compute and communication\nresources is increasingly important as both system size and heterogeneity\nincrease. A similar mapping problem exists in gate-based quantum computing\nwhere the objective is to map tasks to gates in a topology-aware fashion. This\nis an NP-complete graph isomorphism problem, and existing task assignment\napproaches are either heuristic or based on physical optimization algorithms,\nproviding different speed and solution quality trade-offs. Ising machines such\nas quantum and digital annealers have recently become available and offer an\nalternative hardware solution to solve this type of optimization problems. In\nthis paper, we propose an algorithm that allows solving the topology-aware\nassignment problem using Ising machines. We demonstrate the algorithm on two\nuse cases, i.e. classical task scheduling and quantum circuit gate scheduling.\nTIGER---topology-aware task/gate assignment mapper tool---implements our\nproposed algorithms and automatically integrates them into the quantum software\nenvironment. To address the limitations of physical solver, we propose and\nimplement a domain-specific partition strategy that allows solving larger-scale\nproblems and a weight optimization algorithm that allows tuning Ising model\nparameters to achieve better restuls. We use D-Wave's quantum annealer to\ndemonstrate our algorithm and evaluate the proposed tool flow in terms of\nperformance, partition efficiency, and solution quality. Results show\nsignificant speed-up compared to classical solutions, better scalability, and\nhigher solution quality when using TIGER together with the proposed partition\nmethod. It reduces the data movement cost by 68\\% in average for quantum\ncircuit assignment compared to the IBM QX optimizer.\n",
        "pdf_link": "http://arxiv.org/pdf/2009.10151v1"
    },
    {
        "title": "Design and Evaluation of a Receiver for Wired Nano-Communication\n  Networks",
        "authors": [
            "Oussama Abderrahmane Dambri",
            "Soumaya Cherkaoui"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  In this paper, we propose a bio-inspired receiver, which detects the\nelectrons transmitted through a nanowire, then, it converts the detected\ninformation into a blue light using bioluminescence. Using light allows the\ndesigned receiver to also act as a relay for the nearest gateway\n(photo-detector). We simulate the construction of the nanowire, present its\nelectrical characteristics and calculate its maximum throughput for a better\ndesign of the receiver. The designed receiver contains two parts, a part that\ndetects the transmitted electrons, which we model by using an equivalent\ncircuit, and a part that converts the detected electrons into a blue light. We\nderive the analytical expressions of the equivalent circuit's components, and\nwe calculate the emitted photons for each electrical pulse detected. We also\npropose modulation techniques that guaranty an effective decoding of the\ninformation. We send a binary message and we follow the electron detection\nprocess of the proposed receiver until light emission and we calculate the Bit\nError Rate (BER) to evaluate the performance of the designed receiver. The\nresults of this study show that the designed receiver can accurately detect the\nelectrons sent through a conductive nanowire in wired nano-communication\nnetworks, and that it can also act as a relay for the nearest gateway.\n",
        "pdf_link": "http://arxiv.org/pdf/2009.11805v1"
    },
    {
        "title": "Bio-imitaiton of Mexican migration routes to the USA with slime mould on\n  3D terrains",
        "authors": [
            "Andrew Adamatzky",
            "Genaro J. Martinez"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Plasmodium of Physarum polycephalum is a large single cell visible by unaided\neye. It shows sophisticated behavioural traits in foraging for nutrients and\ndeveloping an optimal transport network of protoplasmic tubes spanning sources\nof nutrients. When placed in an environment with distributed sources of\nnutrients the cell 'computes' an optimal graph spanning the nutrients by\ngrowing a network of protoplasmic tubes. P. polycephalum imitates development\nof man-made transport networks of a country when configuration of nutrients\nrepresents major urban areas. We employ this feature of the slime mould to\nimitate mexican migration to USA. The Mexican migration to USA is the World's\nlargest migration system. We bio-physically imitate the migration using slime\nmould P. polycephalum. In laboratory experiments with 3D Nylon terrains of USA\nwe imitated development of migratory routes from Mexico-USA border to ten urban\nareas with high concentration of Mexican migrants. From results of laboratory\nexperiments we extracted topologies of migratory routes, and highlighted a role\nof elevations in shaping the human movement networks.\n",
        "pdf_link": "http://arxiv.org/pdf/1305.0300v1"
    },
    {
        "title": "Errors and their mitigation at the Kirchhoff-law-Johnson-noise secure\n  key exchange",
        "authors": [
            "Yessica Saez",
            "Laszlo B. Kish"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  A method to quantify the error probability at the Kirchhoff-law-Johnson-noise\n(KLJN) secure key exchange is introduced. The types of errors due to\nstatistical inaccuracies in noise voltage measurements are classified and the\nerror probability is calculated. The most interesting finding is that the error\nprobability decays exponentially with the duration of the time window of single\nbit exchange. The results indicate that it is feasible to have so small error\nprobabilities of the exchanged bits that error correction algorithms are not\nrequired. The results are demonstrated with practical considerations.\n",
        "pdf_link": "http://arxiv.org/pdf/1305.4787v2"
    },
    {
        "title": "Advancing Memristive Analog Neuromorphic Networks: Increasing\n  Complexity, and Coping with Imperfect Hardware Components",
        "authors": [
            "F. Merrikh Bayat",
            "M. Prezioso",
            "B. Chakrabarti",
            "I. Kataeva",
            "D. B. Strukov"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  We experimentally demonstrate classification of 4x4 binary images into 4\nclasses, using a 3-layer mixed-signal neuromorphic network (\"MLP perceptron\"),\nbased on two passive 20x20 memristive crossbar arrays, board-integrated with\ndiscrete CMOS components. The network features 10 hidden-layer and 4\noutput-layer analog CMOS neurons and 428 metal-oxide memristors, i.e. is almost\nan order of magnitude more complex than any previously reported functional\nmemristor circuit. Moreover, the inference operation of this classifier is\nperformed entirely in the integrated hardware. To deal with larger crossbar\narrays, we have developed a semi-automatic approach to their forming and\ntesting, and compared several memristor training schemes for coping with\nimperfect behavior of these devices, as well as with variability of analog CMOS\nneurons. The effectiveness of the proposed schemes for defect and variation\ntolerance was verified experimentally using the implemented network and,\nadditionally, by modeling the operation of a larger network, with 300\nhidden-layer neurons, on the MNIST benchmark. Finally, we propose a simple\nmodification of the implemented memristor-based vector-by-matrix multiplier to\nallow its operation in a wider temperature range.\n",
        "pdf_link": "http://arxiv.org/pdf/1611.04465v1"
    },
    {
        "title": "A Physical Unclonable Function with Redox-based Nanoionic Resistive\n  Memory",
        "authors": [
            "Jeeson Kim",
            "Taimur Ahmed",
            "Hussein Nili",
            "Jiawei Yang",
            "Doo Seok Jeong",
            "Paul Beckett",
            "Sharath Sriram",
            "Damith C. Ranasinghe",
            "Omid Kavehei"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  A unique set of characteristics are packed in emerging nonvolatile\nreduction-oxidation (redox)-based resistive switching memories (ReRAMs) such as\ntheir underlying stochastic switching processes alongside their intrinsic\nhighly nonlinear current-voltage characteristic, which in addition to known\nnano-fabrication process variation make them a promising candidate for the next\ngeneration of low-cost, low-power, tiny and secure Physically Unclonable\nFunctions (PUFs). This paper takes advantage of this otherwise disadvantageous\nReRAM feature using a combination of novel architectural and peripheral\ncircuitry. We present a physical one-way function, nonlinear resistive Physical\nUnclonable Function (nrPUF), potentially applicable in variety of\ncyber-physical security applications given its performance characteristics. We\nexperimentally verified performance of Valency Change Mechanism (VCM)-based\nReRAM in nano-fabricated crossbar arrays across multiple dies and runs. In\naddition to a massive pool of Challenge-Response Pairs (CRPs), using a\ncombination of experimental and simulation, our proposed PUF shows a\nreliability of 98.67%, a uniqueness of 49.85%, a diffuseness of 49.86%, a\nuniformity of 47.28%, and a bit-aliasing of 47.48%.\n",
        "pdf_link": "http://arxiv.org/pdf/1611.04665v1"
    },
    {
        "title": "CoMET: Composite-Input Magnetoelectric-based Logic Technology",
        "authors": [
            "Meghna G. Mankalale",
            "Zhaoxin Liang",
            "Zhengyang Zhao",
            "Chris Kim",
            "Jian-Ping Wang",
            "Sachin S. Sapatnekar"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  This work proposes CoMET, a fast and energy-efficient spintronics device for\nlogic applications. An input voltage is applied to a ferroelectric (FE)\nmaterial, in contact with a composite structure - a ferromagnet (FM) with\nin-plane magnetic anisotropy (IMA) placed on top of an intra-gate FM\ninterconnect with perpendicular magnetic anisotropy (PMA). Through the\nmagnetoelectric (ME) effect, the input voltage nucleates a domain wall (DW) at\nthe input end of the PMA-FM interconnect. An applied current then rapidly\npropagates the DW towards the output FE structure, where the inverse-ME effect\ngenerates an output voltage. This voltage is propagated to the input of the\nnext CoMET device using a novel circuit structure that enables efficient device\ncascading. The material parameters for CoMET are optimized by systematically\nexploring the impact of parameter choices on device performance. Simulations on\na 7nm CoMET device show fast, low-energy operation, with a delay/energy of\n98ps/68aJ for INV and 135ps/85aJ for MAJ3.\n",
        "pdf_link": "http://arxiv.org/pdf/1611.09714v3"
    },
    {
        "title": "Two-Dimensional Oscillatory Neural Network Based on Charge-Density-Wave\n  Devices Operating at Room Temperature",
        "authors": [
            "Alexander Khitun",
            "Guanxiong Liu",
            "Alexander A. Balandin"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  We propose an oscillatory neural network implemented with two-dimensional\ntantalum disulfide devices operating in the change density wave regime at room\ntemperature. An elementary cell of the network consists of two 1T-TaS2 devices\nconnected in series. Such a cell has constant output and oscillatory states.\nAll cells have the same bias voltage. There is constant current flowing through\nthe cell in the constant output mode. The oscillations occur at a certain bias\nvoltage due to the electrical-field driven metal-to-insulator transition owing\nto the changes in the charge density wave phase in the 1T-TaS2 channel. Two\n1T-TaS2 devices oscillate out-of-phase where one of the devices is in the\ninsulator phase while the other one is in the metallic state. The\nnearest-neighbor cells are coupled via graphene transistors. The cells are\nresistively coupled if the graphene transistor is in the On state while they\nare capacitively coupled if the transistor is in the Off state. The operation\nof the oscillatory neural network is simulated numerically for the 30x30 node\nnetwork. The results of our numerical modeling show the formation of artificial\nvortexes and cellular-automata type data processing. The two-dimensional\n1T-TaS2 devices, utilized in the network, offer a unique combination of\nproperties such as scalability, high operational frequency, fast\nsynchronization speed, and radiation hardness, which makes them promising for\nboth consumer electronic and defense applications.\n",
        "pdf_link": "http://arxiv.org/pdf/1612.00028v1"
    },
    {
        "title": "Enabling Bio-Plausible Multi-level STDP using CMOS Neurons with\n  Dendrites and Bistable RRAMs",
        "authors": [
            "Xinyu Wu",
            "Vishal Saxena"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Large-scale integration of emerging nanoscale non-volatile memory devices,\ne.g. resistive random-access memory (RRAM), can enable a new generation of\nneuromorphic computers that can solve a wide range of machine learning\nproblems. Such hybrid CMOS-RRAM neuromorphic architectures will result in\nseveral orders of magnitude reduction in energy consumption at a very small\nform factor, and herald autonomous learning machines capable of self-adapting\nto their environment. However, the progress in this area has been impeded from\nthe realization that the actual memory devices fall well short of their\nexpected behavior. In this work, we discuss the challenges associated with\nthese memory devices and their use in neuromorphic computing circuits, and\npropose pathways to overcome these limitations by introducing 'dendritic\nlearning'.\n",
        "pdf_link": "http://arxiv.org/pdf/1612.01491v2"
    },
    {
        "title": "Non-volatile spin wave majority gate at the nanoscale",
        "authors": [
            "Odysseas Zografos",
            "Sourav Dutta",
            "Mauricio Manfrini",
            "Adrien Vaysset",
            "Bart SorÃ©e",
            "Azad Naeemi",
            "Praveen Raghavan",
            "Rudy Lauwereins",
            "Iuliana P. Radu"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  A spin wave majority fork-like structure with feature size of 40\\,nm, is\npresented and investigated, through micromagnetic simulations. The structure\nconsists of three merging out-of-plane magnetization spin wave buses and four\nmagneto-electric cells serving as three inputs and an output. The information\nof the logic signals is encoded in the phase of the transmitted spin waves and\nsubsequently stored as direction of magnetization of the magneto-electric cells\nupon detection. The minimum dimensions of the structure that produce an\noperational majority gate are identified. For all input combinations, the\ndetection scheme employed manages to capture the majority phase result of the\nspin wave interference and ignore all reflection effects induced by the\ngeometry of the structure.\n",
        "pdf_link": "http://arxiv.org/pdf/1612.02170v1"
    },
    {
        "title": "Memcomputing Numerical Inversion with Self-Organizing Logic Gates",
        "authors": [
            "Haik Manukian",
            "Fabio L. Traversa",
            "Massimiliano Di Ventra"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  We propose to use Digital Memcomputing Machines (DMMs), implemented with\nself-organizing logic gates (SOLGs), to solve the problem of numerical\ninversion. Starting from fixed-point scalar inversion we describe the\ngeneralization to solving linear systems and matrix inversion. This method,\nwhen realized in hardware, will output the result in only one computational\nstep. As an example, we perform simulations of the scalar case using a 5-bit\nlogic circuit made of SOLGs, and show that the circuit successfully performs\nthe inversion. Our method can be extended efficiently to any level of\nprecision, since we prove that producing n-bit precision in the output requires\nextending the circuit by at most n bits. This type of numerical inversion can\nbe implemented by DMM units in hardware, it is scalable, and thus of great\nbenefit to any real-time computing application.\n",
        "pdf_link": "http://arxiv.org/pdf/1612.04316v3"
    },
    {
        "title": "A modified Physarum-inspired model for the user equilibrium traffic\n  assignment problem",
        "authors": [
            "Shuai Xu",
            "Wen Jiang",
            "Yehang Shou"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  The user equilibrium traffic assignment principle is very important in the\ntraffic assignment problem. Mathematical programming models are designed to\nsolve the user equilibrium problem in traditional algorithms. Recently, the\nPhysarum shows the ability to address the user equilibrium and system\noptimization traffic assignment problems. However, the Physarum model are not\nefficient in real traffic networks with two-way traffic characteristics and\nmultiple origin-destination pairs. In this article, a modified\nPhysarum-inspired model for the user equilibrium problem is proposed. By\ndecomposing traffic flux based on origin nodes, the traffic flux from different\norigin-destination pairs can be distinguished in the proposed model. The\nPhysarum can obtain the equilibrium traffic flux when no shorter path can be\ndiscovered between each origin-destination pair. Finally, numerical examples\nuse the Sioux Falls network to demonstrate the rationality and convergence\nproperties of the proposed model.\n",
        "pdf_link": "http://arxiv.org/pdf/1612.06174v1"
    },
    {
        "title": "Experimental prototype of a spin-wave majority gate",
        "authors": [
            "T. Fischer",
            "M. Kewenig",
            "D. A. Bozhko",
            "A. A. Serga",
            "I. I. Syvorotka",
            "F. Ciubotaru",
            "C. Adelmann",
            "B. Hillebrands",
            "A. V. Chumak"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Featuring low heat dissipation, devices based on spin-wave logic gates\npromise to comply with increasing future requirements in information\nprocessing. In this work, we present the experimental realization of a majority\ngate based on the interference of spin waves in an Yttrium-Iron-Garnet-based\nwaveguiding structure. This logic device features a three-input combiner with\nthe logic information encoded in the phase of the spin waves. We show that the\nphase of the output signal represents the majority of the phase of the input\nsignals. A switching time of about 10 ns in the prototype device provides\nevidence for the ability of sub-nanosecond data processing in future\ndown-scaled devices.\n",
        "pdf_link": "http://arxiv.org/pdf/1612.07708v1"
    },
    {
        "title": "An Overview of Mobile Capacitive Touch Technologies Trends",
        "authors": [
            "Li Du"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Touch sensing, as a major human/machine interface, is widely used in various\ncommercial products such as smart watches, mobile phones, tablets and TVs.\nState-of-the-art touch detections are mainly based on mutual capacitive\nsensing, which requires necessary contact-touch, limiting the mobile user\nexperience. Recently, remote gesture sensing is widely reported in both academy\nand industry as it can provide additional user-experience for mobile interface.\nThe capacitive remote gesture sensing is mainly based on detecting\nself-capacitance, achieving high resolution through eliminating the parasitic\nmutual capacitance. In this work, we overview the different generations of\ntouchscreen technology, comparing the touch and remote gesture sensing\ntechnologies difference. In addition, different remote gesture sensing\ntechnologies are also compared. The limitations and potentials of different\ntopologies are discussed and a final conclusion about the technology trends is\nsummarized in the end.\n",
        "pdf_link": "http://arxiv.org/pdf/1612.08227v1"
    },
    {
        "title": "Parallel photonic reservoir computing using frequency multiplexing of\n  neurons",
        "authors": [
            "Akram Akrout",
            "Arno Bouwens",
            "FranÃ§ois Duport",
            "Quentin Vinckier",
            "Marc Haelterman",
            "Serge Massar"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Today's unrelenting increase in demand for information processing creates the\nneed for novel computing concepts. Reservoir computing is such a concept that\nlends itself particularly well to photonic hardware implementations. Over\nrecent years, these hardware implementations have gained maturity and now\nachieve state-of-the-art performance on several benchmark tasks. However,\nimplementations so far are essentially all based on sequential data processing,\nleaving the inherent parallelism of photonics unexploited. Parallel\nimplementations process all neurons simultaneously, and therefore have the\npotential of reducing computation time by a factor equal to the number of\nneurons, compared to sequential architectures. Here, we report a parallel\nreservoir computer that uses frequency domain multiplexing of neuron states. We\nillustrate its performance on standard benchmark tasks such as nonlinear\nchannel equalization, the reproduction of a nonlinear 10th-order system, and\nspeech recognition, obtaining error rates similar to previous optical\nexperiments. The present experiment is thus an important step towards high\nspeed, low footprint, all optical photonic information processing.\n",
        "pdf_link": "http://arxiv.org/pdf/1612.08606v1"
    },
    {
        "title": "Overcoming device unreliability with continuous learning in a population\n  coding based computing system",
        "authors": [
            "Alice Mizrahi",
            "Julie Grollier",
            "Damien Querlioz",
            "M. D. Stiles"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The brain, which uses redundancy and continuous learning to overcome the\nunreliability of its components, provides a promising path to building\ncomputing systems that are robust to the unreliability of their constituent\nnanodevices. In this work, we illustrate this path by a computing system based\non population coding with magnetic tunnel junctions that implement both neurons\nand synaptic weights. We show that equipping such a system with continuous\nlearning enables it to recover from the loss of neurons and makes it possible\nto use unreliable synaptic weights (i.e. low energy barrier magnetic memories).\nThere is a tradeoff between power consumption and precision because low energy\nbarrier memories consume less energy than high barrier ones. For a given\nprecision, there is an optimal number of neurons and an optimal energy barrier\nfor the weights that leads to minimum power consumption.\n",
        "pdf_link": "http://arxiv.org/pdf/1806.00399v1"
    },
    {
        "title": "A Model of an Oscillatory Neural Network with Multilevel Neurons for\n  Pattern Recognition and Computing",
        "authors": [
            "Andrei Velichko",
            "Maksim Belyaev",
            "Petr Boriskov"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The current study uses a novel method of multilevel neurons and high order\nsynchronization effects described by a family of special metrics, for pattern\nrecognition in an oscillatory neural network (ONN). The output oscillator\n(neuron) of the network has multilevel variations in its synchronization value\nwith the reference oscillator, and allows classification of an input pattern\ninto a set of classes. The ONN model is implemented on thermally-coupled\nvanadium dioxide oscillators. The ONN is trained by the simulated annealing\nalgorithm for selection of the network parameters. The results demonstrate that\nONN is capable of classifying 512 visual patterns (as a cell array 3 * 3,\ndistributed by symmetry into 102 classes) into a set of classes with a maximum\nnumber of elements up to fourteen. The classification capability of the network\ndepends on the interior noise level and synchronization effectiveness\nparameter. The model allows for designing multilevel output cascades of neural\nnetworks with high net data throughput. The presented method can be applied in\nONNs with various coupling mechanisms and oscillator topology.\n",
        "pdf_link": "http://arxiv.org/pdf/1806.03079v2"
    },
    {
        "title": "In-Memory and Error-Immune Differential RRAM Implementation of Binarized\n  Deep Neural Networks",
        "authors": [
            "Marc Bocquet",
            "Tifenn Hirztlin",
            "Jacques-Olivier Klein",
            "Etienne Nowak",
            "Elisa Vianello",
            "Jean-Michel Portal",
            "Damien Querlioz"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  RRAM-based in-Memory Computing is an exciting road for implementing highly\nenergy efficient neural networks. This vision is however challenged by RRAM\nvariability, as the efficient implementation of in-memory computing does not\nallow error correction. In this work, we fabricated and tested a differential\nHfO2-based memory structure and its associated sense circuitry, which are ideal\nfor in-memory computing. For the first time, we show that our approach achieves\nthe same reliability benefits as error correction, but without any CMOS\noverhead. We show, also for the first time, that it can naturally implement\nBinarized Deep Neural Networks, a very recent development of Artificial\nIntelligence, with extreme energy efficiency, and that the system is fully\nsatisfactory for image recognition applications. Finally, we evidence how the\nextra reliability provided by the differential memory allows programming the\ndevices in low voltage conditions, where they feature high endurance of\nbillions of cycles.\n",
        "pdf_link": "http://arxiv.org/pdf/1902.02528v1"
    },
    {
        "title": "Applying Multi-qubit Correction to Frustrated Cluster Loops on an\n  Adiabatic Quantum Computer",
        "authors": [
            "John E. Dorband"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  The class of problems represented by frustrated cluster loops, FCL, is a\nrobust set of problems that spans a wide range of computational difficulty and\nthat are easy to determine what their solutions are. Here, we use frustrated\ncluster loops to test the relative performance of the D-Wave without\npost-processing and the D-Wave with multi-qubit correction (MQC)\npost-processing. MQC post-processing has shown itself exceptionally beneficial\nin improving the performance of the D-Wave 2000Q when processing difficult FCL\nproblems.\n",
        "pdf_link": "http://arxiv.org/pdf/1902.05827v1"
    },
    {
        "title": "SPINBIS: Spintronics based Bayesian Inference System with Stochastic\n  Computing",
        "authors": [
            "Xiaotao Jia",
            "Jianlei Yang",
            "Pengcheng Dai",
            "Runze Liu",
            "Yiran Chen",
            "Weisheng Zhao"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Bayesian inference is an effective approach for solving statistical learning\nproblems, especially with uncertainty and incompleteness. However, Bayesian\ninference is a computing-intensive task whose efficiency is physically limited\nby the bottlenecks of conventional computing platforms. In this work, a\nspintronics based stochastic computing approach is proposed for efficient\nBayesian inference. The inherent stochastic switching behaviors of spintronic\ndevices are exploited to build stochastic bitstream generator (SBG) for\nstochastic computing with hybrid CMOS/MTJ circuits design. Aiming to improve\nthe inference efficiency, an SBG sharing strategy is leveraged to reduce the\nrequired SBG array scale by integrating a switch network between SBG array and\nstochastic computing logic. A device-to-architecture level framework is\nproposed to evaluate the performance of spintronics based Bayesian inference\nsystem (SPINBIS). Experimental results on data fusion applications have shown\nthat SPINBIS could improve the energy efficiency about 12X than MTJ-based\napproach with 45% design area overhead and about 26X than FPGA-based approach.\n",
        "pdf_link": "http://arxiv.org/pdf/1902.06886v1"
    },
    {
        "title": "SMART: Secure Magnetoelectric AntifeRromagnet-Based Tamper-Proof\n  Non-Volatile Memory",
        "authors": [
            "Nikhil Rangarajan",
            "Satwik Patnaik",
            "Johann Knechtel",
            "Ozgur Sinanoglu",
            "Shaloo Rakheja"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  The storage industry is moving toward emerging non-volatile memories (NVMs),\nincluding the spin-transfer torque magnetoresistive random-access memory\n(STT-MRAM) and the phase-change memory (PCM), owing to their high density and\nlow-power operation. In this paper, we demonstrate, for the first time, circuit\nmodels and performance benchmarking for the domain wall (DW) reversal-based\nmagnetoelectric-antiferromagnetic random access memory (ME-AFMRAM) at\ncell-level and at array-level. We also provide perspectives for coherent\nrotation-based memory switching with topological insulator-driven anomalous\nHall read-out. In the coherent rotation regime, the ultra-low power\nmagnetoelectric switching coupled with the terahertz-range antiferromagnetic\ndynamics result in substantially lower energy-per-bit and latency metrics for\nthe ME-AFMRAM compared to other NVMs including STTMRAM and PCM. After\ncharacterizing the novel ME-AFMRAM, we leverage its unique properties to build\na dense, on-chip, secure NVM platform, called SMART: A Secure Magnetoelectric\nAntiferromagnet- Based Tamper-Proof Non-Volatile Memory. New NVM technologies\nopen up challenges and opportunities from a data-security perspective. For\nexample, their sensitivity to magnetic fields and temperature fluctuations, and\ntheir data remanence after power-down make NVMs vulnerable to data theft and\ntampering attacks. The proposed SMART memory is not only resilient against data\nconfidentiality attacks seeking to leak sensitive information but also ensures\ndata integrity and prevents Denial-of-Service (DoS) attacks on the memory. It\nis impervious to particular power side-channel (PSC) attacks which exploit\nasymmetric read/write signatures for 0 and 1 logic levels, and photonic\nside-channel attacks which monitor photo-emission signatures from the chip\nbackside.\n",
        "pdf_link": "http://arxiv.org/pdf/1902.07792v2"
    },
    {
        "title": "Comment on \"If it's pinched it's a memristor\" by L. Chua [Semicond. Sci.\n  Technol. 29, 104001 (2014)]",
        "authors": [
            "Y. V. Pershin",
            "M. Di Ventra"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  In his paper \"If it's pinched it's a memristor\" [Semicond. Sci. Technol. 29,\n104001 (2014)] L. Chua claims to extend the notion of memristor to all\ntwo-terminal resistive devices that show a hysteresis loop pinched at the\norigin. He also states that memcapacitors and meminductors can be defined by a\ntrivial replacement of symbols in the memristor relations, and, therefore,\nthere should be a correspondence between the hysteresis curves of different\ntypes of memory elements. This leads the author to the erroneous conclusion\nthat charge-voltage curves of any memcapacitive devices should be pinched at\nthe origin. The purpose of this Comment is to correct the wrong statements in\nChua's paper, as well as to highlight some other inconsistencies in his\nreasoning. We also provide experimental evidence of a memcapacitive device\nshowing non-pinched hysteresis.\n",
        "pdf_link": "http://arxiv.org/pdf/1905.02254v1"
    },
    {
        "title": "Entanglement, and unsorted database search in noise-based logic",
        "authors": [
            "Laszlo B. Kish",
            "Walter Daugherity"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  We explore the collapse of \"wavefunction\" and the measurement of entanglement\nin the superpositions of hyperspace vectors in classical physical\ninstantaneous-noise-based logic (INBL). We find both similarities with and\nmajor differences from the related properties of quantum systems. Two search\nalgorithms utilizing the observed features are introduced. For the first one we\nassume an unsorted names database set up by Alice that is a superposition\n(unknown by Bob) of up to n=2^N strings; those we call names. Bob has access to\nthe superposition wave and to the 2N reference noises of the INBL system of N\nnoise bits. For Bob, to decide if a given name x is included in the\nsuperposition, once the search has begun, it takes N switching operations\nfollowed by a single measurement of the superposition wave. Thus the time and\nhardware complexity of the search algorithm is O[log(n)] which indicates an\nexponential speedup compared to Grover's quantum algorithm in a corresponding\nsetting. An extra advantage is that the error probability of the search is\nzero. Moreover, the scheme can also check the existence of a fraction of a\nstring, or several separate string fractions embedded in an arbitrarily long,\narbitrary string. In the second algorithm, we expand the above scheme to a\nphonebook with n names and s phone numbers. When the names and numbers have the\nsame bit resolution, once the search has begun, the time and hardware\ncomplexity of this search algorithm is O[log(n)]. In the case of one-to-one\ncorrespondence between names and phone numbers (n=s), the algorithm offers\ninverse phonebook search too. The error probability of this search algorithm is\nalso zero.\n",
        "pdf_link": "http://arxiv.org/pdf/1905.03162v3"
    },
    {
        "title": "Current Mode Neuron for the Memristor based synapse",
        "authors": [
            "Harshit Roy",
            "Mrigank Sharad"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Due to many limitations of Von Neumann architecture such as speed, memory\nbandwidth, efficiency of global interconnects and increase in the application\nof artificial neural network, researchers have been pushed to look into\nalternative architectures such as Neuromorphic computing system. Memristors\n(memristive crossbar memory RCM) are used as synapses due to its high packing\ndensity and energy efficiency and CMOS blocks as neurons. The increase in the\nterminal resistance of the RCM can degrade its energy efficiency and bandwidth.\nA more energy efficient current mode neuron has been proposed in this paper\nwhich can operate at lower voltages as compared to conventional voltage mode\nneuron circuit.\n",
        "pdf_link": "http://arxiv.org/pdf/1905.05307v1"
    },
    {
        "title": "Supervised Learning in Spiking Neural Networks with Phase-Change Memory\n  Synapses",
        "authors": [
            "S. R. Nandakumar",
            "Irem Boybat",
            "Manuel Le Gallo",
            "Evangelos Eleftheriou",
            "Abu Sebastian",
            "Bipin Rajendran"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Spiking neural networks (SNN) are artificial computational models that have\nbeen inspired by the brain's ability to naturally encode and process\ninformation in the time domain. The added temporal dimension is believed to\nrender them more computationally efficient than the conventional artificial\nneural networks, though their full computational capabilities are yet to be\nexplored. Recently, computational memory architectures based on non-volatile\nmemory crossbar arrays have shown great promise to implement parallel\ncomputations in artificial and spiking neural networks. In this work, we\nexperimentally demonstrate for the first time, the feasibility to realize\nhigh-performance event-driven in-situ supervised learning systems using\nnanoscale and stochastic phase-change synapses. Our SNN is trained to recognize\naudio signals of alphabets encoded using spikes in the time domain and to\ngenerate spike trains at precise time instances to represent the pixel\nintensities of their corresponding images. Moreover, with a statistical model\ncapturing the experimental behavior of the devices, we investigate\narchitectural and systems-level solutions for improving the training and\ninference performance of our computational memory-based system. Combining the\ncomputational potential of supervised SNNs with the parallel compute power of\ncomputational memory, the work paves the way for next-generation of efficient\nbrain-inspired systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1905.11929v1"
    },
    {
        "title": "Nonvolatile Spintronic Memory Cells for Neural Networks",
        "authors": [
            "Andrew W. Stephan",
            "Qiuwen Lou",
            "Michael Niemier",
            "X. Sharon Hu",
            "Steven J. Koester"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  A new spintronic nonvolatile memory cell analogous to 1T DRAM with\nnon-destructive read is proposed. The cells can be used as neural computing\nunits. A dual-circuit neural network architecture is proposed to leverage these\ndevices against the complex operations involved in convolutional networks.\nSimulations based on HSPICE and Matlab were performed to study the performance\nof this architecture when classifying images as well as the effect of varying\nthe size and stability of the nanomagnets. The spintronic cells outperform a\npurely charge-based implementation of the same network, consuming about 100 pJ\ntotal per image processed.\n",
        "pdf_link": "http://arxiv.org/pdf/1905.12679v1"
    },
    {
        "title": "On Post-Processing the Results of Quantum Optimizers",
        "authors": [
            "Ajinkya Borle",
            "Josh McCarter"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  The use of quantum computing for applications involving optimization has been\nregarded as one of the areas it may prove to be advantageous (against classical\ncomputation). To further improve the quality of the solutions, post-processing\ntechniques are often used on the results of quantum optimization. One such\nrecent approach is the Multi Qubit Correction (MQC) algorithm by Dorband. In\nthis paper, we will discuss and analyze the strengths and weaknesses of this\ntechnique. Then based on our discussion, we perform an experiment on how\npairing heuristics on the input of MQC can affect the results of a quantum\noptimizer and a comparison between MQC and the built-in optimization method\nthat D-wave Systems offers. Among our results, we are able to show that the\nbuilt-in post-processing rarely beats MQC in our tests. We hope that by using\nthe ideas and insights presented in this paper, researchers and developers will\nbe able to make a more informed decision on what kind of post-processing\nmethods to use for their quantum optimization needs.\n",
        "pdf_link": "http://arxiv.org/pdf/1905.13107v2"
    },
    {
        "title": "Spin-Orbit-Torque-based Devices, Circuits and Architectures",
        "authors": [
            "Farshad Moradi",
            "Hooman Farkhani",
            "Behzad Zeinali",
            "Hamdam Ghanatian",
            "Johan Michel Alain Pelloux-Prayer",
            "Tim Boehnert",
            "Mohammad Zahedinejad",
            "Hadi Heidari",
            "Vahid Nabaei",
            "Ricardo Ferreira",
            "Johan Akerman",
            "Jens Kargaard Madsen"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Spintronics, the use of spin of an electron instead of its charge, has\nreceived huge attention from research communities for different applications\nincluding memory, interconnects, logic implementation, neuromorphic computing,\nand many other applications. Here, in this paper, we review the works within\nspintronics, more specifically on spin-orbit torque (SOT) within different\nresearch groups. We also provide researchers an insight into the future\npotentials of the SOT-based designs. This comprehensive review paper covers\ndifferent aspects of SOT-based design from device and circuit to architecture\nlevel as well as more ambitious and futuristic applications of such technology.\n",
        "pdf_link": "http://arxiv.org/pdf/1912.01347v1"
    },
    {
        "title": "Heuristics for Quantum Compiling with a Continuous Gate Set",
        "authors": [
            "Marc Grau Davis",
            "Ethan Smith",
            "Ana Tudor",
            "Koushik Sen",
            "Irfan Siddiqi",
            "Costin Iancu"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  We present an algorithm for compiling arbitrary unitaries into a sequence of\ngates native to a quantum processor. As accurate CNOT gates are hard for the\nforeseeable Noisy- Intermediate-Scale Quantum devices era, our A* inspired\nalgorithm attempts to minimize their count, while accounting for connectivity.\nWe discuss the search strategy together with metrics to expand the solution\nfrontier. For a workload of circuits with complexity appropriate for the NISQ\nera, we produce solutions well within the best upper bounds published in\nliterature and match or exceed hand tuned implementations, as well as other\nexisting synthesis alternatives. In particular, when comparing against\nstate-of-the-art available synthesis packages we show 2.4x average (up to 5.3x)\nreduction in CNOT count. We also show how to re-target the algorithm for a\ndifferent chip topology and native gate set, while obtaining similar quality\nresults. We believe that empirical tools like ours can facilitate algorithmic\nexploration, gate set discovery for quantum processor designers, as well as\nproviding useful optimization blocks within the quantum compilation tool-chain.\n",
        "pdf_link": "http://arxiv.org/pdf/1912.02727v1"
    },
    {
        "title": "Towards An Implementation of the Subset-sum Problem on the IBM Quantum\n  Experience",
        "authors": [
            "David Gunter",
            "Toks Adedoyin"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  In seeking out an algorithm to test out the capability of the IBM Quantum\nExperience quantum computer, we were given a review paper covering various\nalgorithms for solving the subset-sum problem, including both classical and\nquantum algorithms. The paper went on to present a novel algorithm that beat\nthe previous best algorithm known at the time. The complex nature of the\nalgorithm made it difficult to see a path for implementation on the Quantum\nExperience machine and the exponential cost - only slightly better than the\nbest classical algorithm - left us looking for a different approach for solving\nthis problem. We present here a new quantum algorithm for solving the\nsubset-sum problem that for many cases should lead to O(poly(n))-time to\nsolution. The work is reminiscent of the verification procedure used in a\npolynomial-time algorithm for the quantum Arthur-Merlin games presented\nelsewhere, where the use of a quantum binary search to find a maximum\neigenvalue in the final output stage has been adapted to the subset-sum problem\nas in another paper.\n",
        "pdf_link": "http://arxiv.org/pdf/1912.03254v1"
    },
    {
        "title": "Exploiting Dual-Gate Ambipolar CNFETs for Scalable Machine Learning\n  Classification",
        "authors": [
            "Farid Kenarangi",
            "Xuan Hu",
            "Yihan Liu",
            "Jean Anne C. Incorvia",
            "Joseph S. Friedman",
            "Inna Partin-Vaisband"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Ambipolar carbon nanotube based field-effect transistors (AP-CNFETs) exhibit\nunique electrical characteristics, such as tri-state operation and\nbi-directionality, enabling systems with complex and reconfigurable computing.\nIn this paper, AP-CNFETs are used to design a mixed-signal machine learning\n(ML) classifier. The classifier is designed in SPICE with feature size of 15 nm\nand operates at 250 MHz. The system is demonstrated based on MNIST digit\ndataset, yielding 90% accuracy and no accuracy degradation as compared with the\nclassification of this dataset in Python. The system also exhibits lower power\nconsumption and smaller physical size as compared with the state-of-the-art\nCMOS and memristor based mixed-signal classifiers.\n",
        "pdf_link": "http://arxiv.org/pdf/1912.04068v1"
    },
    {
        "title": "Erase-hidden and Drivability-improved Magnetic Non-Volatile Flip-Flops\n  with NAND-SPIN Devices",
        "authors": [
            "Ziyi Wang",
            "Zhaohao Wang",
            "Yansong Xu",
            "Bi Wu",
            "Weisheng Zhao"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Non-volatile flip-flops (NVFFs) using power gating techniques promise to\novercome the soaring leakage power consumption issue with the scaling of CMOS\ntechnology. Magnetic tunnel junction (MTJ) is a good candidate for constructing\nthe NVFF thanks to its low power, high speed, good CMOS compatibility, etc. In\nthis paper, we propose a novel magnetic NVFF based on an emerging memory device\ncalled NAND-SPIN. The data writing of NAND-SPIN is achieved by successively\napplying two unidirectional currents, which respectively generate the spin\norbit torque (SOT) and spin transfer torque (STT) for erase and programming\noperations. This characteristic allows us to design an erase-hidden and\ndrivability-improved magnetic NVFF. Furthermore, more design flexibility could\nbe obtained since the backup operation of the proposed NVFF is not limited by\nthe inherent slave latch. Simulation results show that our proposed NVFF\nachieves performance improvement in terms of power, delay and area, compared\nwith conventional slave-latch-driven SOT-NVFF designs.\n",
        "pdf_link": "http://arxiv.org/pdf/1912.06986v2"
    },
    {
        "title": "Valley-Coupled-Spintronic Non-Volatile Memories with Compute-In-Memory\n  Support",
        "authors": [
            "Sandeep Thirumala",
            "Yi-Tse Hung",
            "Shubham Jain",
            "Arnab Raha",
            "Niharika Thakuria",
            "Vijay Raghunathan",
            "Anand Raghunathan",
            "Zhihong Chen",
            "Sumeet Gupta"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  In this work, we propose valley-coupled spin-hall memories (VSH-MRAMs) based\non monolayer WSe2. The key features of the proposed memories are (a) the\nability to switch magnets with perpendicular magnetic anisotropy (PMA) via VSH\neffect and (b) an integrated gate that can modulate the charge/spin current\n(IC/IS) flow. The former attribute results in high energy efficiency (compared\nto the Giant-Spin Hall (GSH) effect-based devices with in-plane magnetic\nanisotropy (IMA) magnets). The latter feature leads to a compact access\ntransistor-less memory array design. We experimentally measure the gate\ncontrollability of the current as well as the nonlocal resistance associated\nwith VSH effect. Based on the measured data, we develop a simulation framework\n(using physical equations) to propose and analyze single-ended and differential\nVSH effect based magnetic memories (VSH-MRAM and DVSH-MRAM, respectively). At\nthe array level, the proposed VSH/DVSH-MRAMs achieve 50%/ 11% lower write time,\n59%/ 67% lower write energy and 35%/ 41% lower read energy at iso-sense margin,\ncompared to single ended/differential (GSH/DGSH)-MRAMs. System level evaluation\nin the context of general purpose processor and intermittently-powered system\nshows up to 3.14X and 1.98X better energy efficiency for the proposed\n(D)VSH-MRAMs over (D)GSH-MRAMs respectively. Further, the differential sensing\nof the proposed DVSH-MRAM leads to natural and simultaneous in-memory\ncomputation of bit-wise AND and NOR logic functions. Using this feature, we\ndesign a computation-in-memory (CiM) architecture that performs Boolean logic\nand addition (ADD) with a single array access. System analysis performed by\nintegrating our DVSH-MRAM: CiM in the Nios II processor across various\napplication benchmarks shows up to 2.66X total energy savings, compared to\nDGSH-MRAM: CiM.\n",
        "pdf_link": "http://arxiv.org/pdf/1912.07821v1"
    },
    {
        "title": "Defects Mitigation in Resistive Crossbars for Analog Vector Matrix\n  Multiplication",
        "authors": [
            "Fan Zhang",
            "Miao Hu"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  With storage and computation happening at the same place, computing in\nresistive crossbars minimizes data movement and avoids the memory bottleneck\nissue. It leads to ultra-high energy efficiency for data-intensive\napplications. However, defects in crossbars severely affect computing accuracy.\nExisting solutions, including re-training with defects and redundant designs,\nbut they have limitations in practical implementations. In this work, we\nintroduce row shuffling and output compensation to mitigate defects without\nre-training or redundant resistive crossbars. We also analyzed the coupling\neffects of defects and circuit parasitics. Moreover, We study different\ncombinations of methods to achieve the best trade-off between cost and\nperformance. Our proposed methods could rescue up to 10% of defects in\nResNet-20 application without performance degradation.\n",
        "pdf_link": "http://arxiv.org/pdf/1912.07829v1"
    },
    {
        "title": "Mitigate Parasitic Resistance in Resistive Crossbar-based Convolutional\n  Neural Networks",
        "authors": [
            "Fan Zhang",
            "Miao Hu"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Traditional computing hardware often encounters on-chip memory bottleneck on\nlarge scale Convolution Neural Networks (CNN) applications. With its unique\nin-memory computing feature, resistive crossbar-based computing attracts\nresearchers' attention as a promising solution to the memory bottleneck issue\nin von Neumann architectures. However, the parasitic resistances in the\ncrossbar deviate its behavior from the ideal weighted summation operation. In\nlarge-scale implementations, the impact of parasitic resistances must be\ncarefully considered and mitigated to ensure circuits' functionality. In this\nwork, we implemented and simulated CNNs on resistive crossbar circuits with\nconsideration of parasitic resistances. Moreover, we carried out a new mapping\nscheme for high utilization of crossbar arrays on convolution, and a mitigation\nalgorithm to mitigate parasitic resistances in CNN applications. The mitigation\nalgorithm considers parasitic resistances as well as data/kernel patterns of\neach layer to minimize the computing error in crossbar-based convolutions of\nCNNs. We demonstrated the proposed methods with implementations of a 4-layer\nCNN on MNIST and ResNet(20, 32, and 56) on CIFAR-10. Simulation results show\nthe proposed methods well mitigate the parasitic resistances in crossbars. With\nour methods, modern CNNs on crossbars can preserve ideal(software) level\nclassification accuracy with 6-bit ADCs and DACs implementation.\n",
        "pdf_link": "http://arxiv.org/pdf/1912.08716v1"
    },
    {
        "title": "NbO2-based memristive neurons for burst-based perceptron",
        "authors": [
            "Yeheng Bo",
            "Peng Zhang",
            "Ziqing Luo",
            "Shuai Li",
            "Juan Song",
            "Xinjun Liu"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Neuromorphic computing using spike-based learning has broad prospects in\nreducing computing power. Memristive neurons composed with two locally active\nmemristors have been used to mimic the dynamical behaviors of biological\nneurons. In this work, the dynamic operating conditions of NbO2-based\nmemristive neurons and their transformation boundaries between the spiking and\nthe bursting are comprehensively investigated. Furthermore, the underlying\nmechanism of bursting is analyzed and the controllability of the number of\nspikes during each burst period is demonstrated. Finally, pattern\nclassification and information transmitting in a perceptron neural network by\nusing the number of spikes per bursting period to encode information is\nproposed. The results show a promising approach for the practical\nimplementation of neuristor in spiking neural networks.\n",
        "pdf_link": "http://arxiv.org/pdf/2001.05663v2"
    },
    {
        "title": "A back-end, CMOS compatible ferroelectric Field Effect Transistor for\n  synaptic weights",
        "authors": [
            "Mattia Halter",
            "Laura BÃ©gon-Lours",
            "Valeria Bragaglia",
            "Marilyne Sousa",
            "Bert Jan Offrein",
            "Stefan Abel",
            "Mathieu Luisier",
            "Jean Fompeyriney"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Neuromorphic computing architectures enable the dense co-location of memory\nand processing elements within a single circuit. This co-location removes the\ncommunication bottleneck of transferring data between separate memory and\ncomputing units as in standard von Neuman architectures for data-critical\napplications including machine learning. The essential building blocks of\nneuromorphic systems are non-volatile synaptic elements such as memristors. Key\nmemristor properties include a suitable non-volatile resistance range,\ncontinuous linear resistance modulation and symmetric switching. In this work,\nwe demonstrate voltage-controlled, symmetric and analog potentiation and\ndepression of a ferroelectric Hf$_{57}$Zr$_{43}$O$_{2}$ (HZO) field effect\ntransistor (FeFET) with good linearity. Our FeFET operates with a low writing\nenergy (fJ) and fast programming time (40 ns). Retention measurements have been\ndone over 4-bits depth with low noise (1%) in the tungsten oxide (WO$_{x}$)\nread out channel. By adjusting the channel thickness from 15nm to 8nm, the\non/off ratio of the FeFET can be engineered from 1% to 200% with an\non-resistance ideally >100 kOhm, depending on the channel geometry. The device\nconcept is using earth-abundant materials, and is compatible with a back end of\nline (BEOL) integration into complementary metal-oxidesemiconductor (CMOS)\nprocesses. It has therefore a great potential for the fabrication of high\ndensity, large-scale integrated arrays of artificial analog synapses.\n",
        "pdf_link": "http://arxiv.org/pdf/2001.06475v1"
    },
    {
        "title": "Memristor Hardware-Friendly Reinforcement Learning",
        "authors": [
            "Nan Wu",
            "Adrien Vincent",
            "Dmitri Strukov",
            "Yuan Xie"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Recently, significant progress has been made in solving sophisticated\nproblems among various domains by using reinforcement learning (RL), which\nallows machines or agents to learn from interactions with environments rather\nthan explicit supervision. As the end of Moore's law seems to be imminent,\nemerging technologies that enable high performance neuromorphic hardware\nsystems are attracting increasing attention. Namely, neuromorphic architectures\nthat leverage memristors, the programmable and nonvolatile two-terminal\ndevices, as synaptic weights in hardware neural networks, are candidates of\nchoice to realize such highly energy-efficient and complex nervous systems.\nHowever, one of the challenges for memristive hardware with integrated learning\ncapabilities is prohibitively large number of write cycles that might be\nrequired during learning process, and this situation is even exacerbated under\nRL situations. In this work we propose a memristive neuromorphic hardware\nimplementation for the actor-critic algorithm in RL. By introducing a two-fold\ntraining procedure (i.e., ex-situ pre-training and in-situ re-training) and\nseveral training techniques, the number of weight updates can be significantly\nreduced and thus it will be suitable for efficient in-situ learning\nimplementations. As a case study, we consider the task of balancing an inverted\npendulum, a classical problem in both RL and control theory. We believe that\nthis study shows the promise of using memristor-based hardware neural networks\nfor handling complex tasks through in-situ reinforcement learning.\n",
        "pdf_link": "http://arxiv.org/pdf/2001.06930v1"
    },
    {
        "title": "Electrically-Tunable Stochasticity for Spin-based Neuromorphic Circuits:\n  Self-Adjusting to Variation",
        "authors": [
            "Hossein Pourmeidani",
            "Punyashloka Debashis",
            "Zhihong Chen",
            "Ronald F. DeMara",
            "Ramtin Zand"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Energy-efficient methods are addressed for leveraging low energy barrier\nnanomagnetic devices within neuromorphic architectures. Using a\nMagnetoresistive Random Access Memory (MRAM) probabilistic device (p-bit) as\nthe basis of neuronal structures in Deep Belief Networks (DBNs), the impact of\nreducing the Magnetic Tunnel Junction's (MTJ's) energy barrier is assessed and\noptimized for the resulting stochasticity present in the learning system. This\ncan mitigate the process variation sensitivity of stochastic DBNs which\nencounter a sharp drop-off when energy barriers exceed near-zero kT. As\nevaluated for the MNIST dataset for energy barriers at near-zero kT to 2.0 kT\nin increments of 0.5 kT, it is shown that the stability factor changes by 5\norders of magnitude. The self-compensating circuit developed herein provides a\ncompact, and low complexity approach to mitigating process variation impacts\ntowards practical implementation and fabrication.\n",
        "pdf_link": "http://arxiv.org/pdf/2005.00923v1"
    },
    {
        "title": "Microfluidic QCSK Transmitter and Receiver Design for Molecular\n  Communication",
        "authors": [
            "Dadi Bi",
            "Yansha Deng"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The design of components with molecular communication (MC) functionalities\ncan bring an opportunity to enable some emerging applications in fields from\npersonal healthcare to modern industry. In this paper, we propose the designs\nof the microfluidic transmitter and receiver with quadruple concentration shift\nkeying (QCSK) modulation and demodulation functionalities. To do so, we first\npresent an AND gate design, and then apply it to the QCSK transmitter and\nreceiver design. The QCSK transmitter is capable of modulating two input\nsignals to four different concentration levels, and the QCSK receiver can\ndemodulate a received signal to two outputs. More importantly, we also\nestablish a mathematical framework to theoretically characterize our proposed\nmicrofluidic circuits. Based on this, we first derive the output concentration\ndistribution of our proposed AND gate design, and provide the insight into the\nselection of design parameters to ensure an exhibition of desired behaviour. We\nfurther derive the output concentration distributions of the QCSK transmitter\nand receiver. Simulation results obtained in COMSOL Multiphysics not only show\nthe desired behaviour of all the proposed microfluidic circuits, but also\ndemonstrate the accuracy of the proposed mathematical framework.\n",
        "pdf_link": "http://arxiv.org/pdf/2005.01353v2"
    },
    {
        "title": "Compact Device Models for FinFET and Beyond",
        "authors": [
            "Darsen D. Lu",
            "Mohan V. Dunga",
            "Ali M. Niknejad",
            "Chenming Hu",
            "Fu-Xiang Liang",
            "Wei-Chen Hung",
            "Jia-Wei Lee",
            "Chun-Hsiang Hsu",
            "Meng-Hsueh Chiang"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Compact device models play a significant role in connecting device technology\nand circuit design. BSIM-CMG and BSIM-IMG are industry standard compact models\nsuited for the FinFET and UTBB technologies, respectively. Its surface\npotential based modeling framework and symmetry preserving properties make them\nsuitable for both analog/RF and digital design. In the era of artificial\nintelligence / deep learning, compact models further enhanced our ability to\nexplore RRAM and other NVM-based neuromorphic circuits. We have demonstrated\nsimulation of RRAM neuromorphic circuits with Verilog-A based compact model at\nNCKU. Further abstraction with macromodels is performed to enable larger scale\nmachine learning simulation.\n",
        "pdf_link": "http://arxiv.org/pdf/2005.02580v1"
    },
    {
        "title": "Quantum Annealing-Based Software Components: An Experimental Case Study\n  with SAT Solving",
        "authors": [
            "Tom KrÃ¼ger",
            "Wolfgang Mauerer"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Quantum computers have the potential of solving problems more efficiently\nthan classical computers. While first commercial prototypes have become\navailable, the performance of such machines in practical application is still\nsubject to exploration. Quantum computers will not entirely replace classical\nmachines, but serve as accelerators for specific problems. This necessitates\nintegrating quantum computational primitives into existing applications.\n  In this paper, we perform a case study on how to augment existing software\nwith quantum computational primitives for the Boolean satisfiability problem\n(SAT) implemented using a quantum annealer (QA). We discuss relevant quality\nmeasures for quantum components, and show that mathematically equivalent, but\nstructurally different ways of transforming SAT to a QA can lead to substantial\ndifferences regarding these qualities. We argue that engineers need to be aware\nthat (and which) details, although they may be less relevant in traditional\nsoftware engineering, require considerable attention in quantum computing.\n",
        "pdf_link": "http://arxiv.org/pdf/2005.05465v1"
    },
    {
        "title": "scadnano: A browser-based, scriptable tool for designing DNA\n  nanostructures",
        "authors": [
            "David Doty",
            "Benjamin L Lee",
            "Tristan StÃ©rin"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  We introduce $\\textit{scadnano}$ (https://scadnano.org) (short for\n\"scriptable cadnano\"), a computational tool for designing synthetic DNA\nstructures. Its design is based heavily on cadnano, the most widely-used\nsoftware for designing DNA origami, with three main differences:\n  1. scadnano runs entirely in the browser, with $\\textit{no software\ninstallation}$ required.\n  2. scadnano designs, while they can be edited manually, can also be created\nand edited by a $\\textit{well-documented Python scripting library}$, to help\nautomate tedious tasks.\n  3. The scadnano file format is $\\textit{easily human-readable}$. This goal is\nclosely aligned with the scripting library, intended to be helpful when\ndebugging scripts or interfacing with other software. The format is also\nsomewhat more expressive than that of cadnano, able to describe a broader range\nof DNA structures than just DNA origami.\n",
        "pdf_link": "http://arxiv.org/pdf/2005.11841v3"
    },
    {
        "title": "A Physical Channel Model for Wired Nano-Communication Networks",
        "authors": [
            "Oussama Abderrahmane Dambri",
            "Soumaya Cherkaoui"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  In this paper, we propose a new end-to-end system for wired\nnano-communication networks using a self-assembled polymer. The self-assembly\nof a polymer creates a channel between the transmitter and the receiver in the\nform of a conductive nanowire that uses electrons as carriers of information.\nWe derive the channel's analytical model and its master equation to study the\ndynamic process of the polymer self-assembly. We validate the analytical model\nwith numerical and Monte-Carlo simulations. Then, we approximate the master\nequation by a one-dimensional Fokker-Planck equation and we solve this equation\nanalytically and numerically. We formulate the expressions of the polymer\nelongation rate, its diffusion coefficient and the nullcline to study the\ndistribution and the stability of the self-assembled nanowire. This study shows\npromising results for realizing stable polymer-based wired nanonetworks that\ncan achieve high throughput.\n",
        "pdf_link": "http://arxiv.org/pdf/2005.12328v1"
    },
    {
        "title": "Molecular MUX-Based Physical Unclonable Functions",
        "authors": [
            "Lulu Ge",
            "Keshab K. Parhi"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Physical unclonable functions (PUFs) are small circuits that are widely used\nas hardware security primitives for authentication. These circuits can generate\nunique signatures because of the inherent randomness in manufacturing and\nprocess variations. This paper introduces molecular PUFs based on multiplexer\n(MUX) PUFs using dual-rail representation. It may be noted that molecular PUFs\nhave not been presented before. Each molecular multiplexer is synthesized using\n16 molecular reactions. The intrinsic variations of the rate constants of the\nmolecular reactions are assumed to provide inherent randomness necessary for\nuniqueness of PUFs. Based on Gaussian distribution of the rate constants of the\nreactions, this paper simulates intra-chip and inter-chip variations of linear\nmolecular MUX PUFs containing 8, 16, 32 and 64 stages. These variations are,\nrespectively, used to compute reliability and uniqueness. It is shown that, for\nthe rate constants used in this paper, although 8-state molecular MUX PUFs are\nnot useful as PUFs, PUFs containing 16 or higher stages are useful as molecular\nPUFs. Like electronic PUFs, increasing the number of stages increases\nuniqueness and reliability of the PUFs\n",
        "pdf_link": "http://arxiv.org/pdf/2005.13610v1"
    },
    {
        "title": "Pattern Denoising in Molecular Associative Memory using Pairwise Markov\n  Random Field Models",
        "authors": [
            "Dharani Punithan",
            "Byoung-Tak Zhang"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  We propose an in silico molecular associative memory model for pattern\nlearning, storage and denoising using Pairwise Markov Random Field (PMRF)\nmodel. Our PMRF-based molecular associative memory model extracts locally\ndistributed features from the exposed examples, learns and stores the patterns\nin the molecular associative memory and denoises the given noisy patterns via\nDNA computation based operations. Thus, our computational molecular model\ndemonstrates the functionalities of content-addressability of human memory. Our\nmolecular simulation results show that the averaged mean squared error between\nthe learned and denoised patterns are low (< 0.014) up to 30% of noise.\n",
        "pdf_link": "http://arxiv.org/pdf/2005.13780v4"
    },
    {
        "title": "Boolean logic gate design principles in unconventional computers: an NMR\n  case study",
        "authors": [
            "Matthias Bechmann",
            "Angelika Sebald",
            "Susan Stepney"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  We present a general method for analysing novel computational substrates to\ndetermine which of their parameters can be manipulated to exhibit the complete\nset of 2-input boolean logical operations. We demonstrate this approach with an\nNMR-based case study, showing which NMR parameters can be used to perform\nboolean logic.\n",
        "pdf_link": "http://arxiv.org/pdf/1109.0918v1"
    },
    {
        "title": "A Study of Computer-Based Simulations for Nano-Systems and their types",
        "authors": [
            "Tamal Sarkar",
            "Samir Chandra Das",
            "Ardhendu Mandal"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  In most of the cases, the experimental study of Nanotechnology involves high\ncost for Laboratory set-up and the experimentation processes were also slow.\nSo, one cannot rely on experimental nanotechnology alone. As such, the\nComputer-Based molecular simulations and modeling are one of the foundations of\ncomputational nanotechnology. The computer based modeling and simulations were\nalso referred as computational experimentations. In real experiments, the\ninvestigator doesn't have full control over the experiment. But, in\nComputational experimentation the investigator have full control over the\nexperiment. The accuracy of such Computational nano-technology based experiment\ngenerally depends on the accuracy of the following things: Intermolecular\ninteraction, Numerical models and Simulation schemes used. Once the accuracy of\nthe Computational Scheme is guaranteed one can use that to investigate various\nnonlinear interactions whose results are completely unexpected and unforeseen.\nApart from it, numerical modeling and computer based simulations also help to\nunderstand the theoretical part of the nano-science involved in the\nnano-system. They allow us to develop useful analytic and predictive models. In\nthis paper, a brief study of Computer-Based- Simulation techniques as well as\nsome Experimental result obtained using it were given.\n",
        "pdf_link": "http://arxiv.org/pdf/1109.1653v1"
    },
    {
        "title": "Simulation and Optimization of MQW based optical modulator for on chip\n  optical interconnect",
        "authors": [
            "Sumita Mishra",
            "Naresh K. Chaudhary",
            "Kalyan Singh"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  Optical interconnects are foreseen as a potential solution to improve the\nperformance of data transmission in high speed integrated circuits since\nelectrical interconnects operating at high bit rates have several limitations\nwhich creates a bottleneck at the interconnect level. The objective of the work\nis to model and then simulate the MQWM based optical interconnect transmitter.\nThe power output of the simulated modulator is then optimized with respect to\nvarious parameters namely contrast ratio, insertion loss and bias current. The\nmethodology presented here is suitable for investigation of both analog and\ndigital modulation performance but it primarily deals with digital modulation.\nWe have not included the effect of carrier charge density in multiple quantum\nwell simulation.\n",
        "pdf_link": "http://arxiv.org/pdf/1109.6550v1"
    },
    {
        "title": "Non-deterministic self-assembly of two tile types on a lattice",
        "authors": [
            "S. Tesoro",
            "S. E. Ahnert"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Self-assembly is ubiquitous in nature, particularly in biology, where it\nunderlies the formation of protein quaternary structure and protein\naggregation. Quaternary structure assembles deterministically and performs a\nwide range of important functions in the cell, whereas protein aggregation is\nthe hallmark of a number of diseases and represents a non-deterministic\nself-assembly process. Here we build on previous work on a lattice model of\ndeterministic self-assembly to investigate non-deterministic self-assembly of\nsingle lattice tiles and mixtures of two tiles at varying relative\nconcentrations. Despite limiting the simplicity of the model to two interface\ntypes, which results in 13 topologically distinct single tiles and 106\ntopologically distinct sets of two tiles, we observe a wide variety of\nconcentration-dependent behaviours. Several two-tile sets display critical\nbehaviours in form of a sharp transition from bound to unbound structures as\nthe relative concentration of one tile to another increases. Other sets exhibit\ngradual monotonic changes in structural density, or non-monotonic changes,\nwhile again others show no concentration dependence at all. We catalogue this\nextensive range of behaviours and present a model that provides a reasonably\ngood estimate of the critical concentrations for a subset of the critical\ntransitions. In addition we show that the structures resulting from these tile\nsets are fractal, with one of two different fractal dimensions.\n",
        "pdf_link": "http://arxiv.org/pdf/1511.01892v2"
    },
    {
        "title": "Drawing from hats by noise-based logic",
        "authors": [
            "Bruce Zhang",
            "Laszlo B. Kish",
            "Claes-Goran Granqvist"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  We utilize the asymmetric random telegraph wave-based instantaneous\nnoise-base logic scheme to represent the problem of drawing numbers from a hat,\nand we consider two identical hats with the first 2^N integer numbers. In the\nfirst problem, Alice secretly draws an arbitrary number from one of the hats,\nand Bob must find out which hat is missing a number. In the second problem,\nAlice removes a known number from one of the hats and another known number from\nthe other hat, and Bob must identify these hats. We show that, when the\npreparation of the hats with the numbers is accounted for, the noise-based\nlogic scheme always provides an exponential speed-up and/or it requires\nexponentially smaller computational complexity than deterministic alternatives.\nBoth the stochasticity and the ability to superpose numbers are essential\ncomponents of the exponential improvement.\n",
        "pdf_link": "http://arxiv.org/pdf/1511.03552v3"
    },
    {
        "title": "High-Performance Computing with Quantum Processing Units",
        "authors": [
            "Keith A. Britt",
            "Travis S. Humble"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  The prospects of quantum computing have driven efforts to realize fully\nfunctional quantum processing units (QPUs). Recent success in developing\nproof-of-principle QPUs has prompted the question of how to integrate these\nemerging processors into modern high-performance computing (HPC) systems. We\nexamine how QPUs can be integrated into current and future HPC system\narchitectures by accounting for functional and physical design requirements. We\nidentify two integration pathways that are differentiated by infrastructure\nconstraints on the QPU and the use cases expected for the HPC system. This\nincludes a tight integration that assumes infrastructure bottlenecks can be\novercome as well as a loose integration that assumes they cannot. We find that\nthe performance of both approaches is likely to depend on the quantum\ninterconnect that serves to entangle multiple QPUs. We also identify several\nchallenges in assessing QPU performance for HPC, and we consider new metrics\nthat capture the interplay between system architecture and the quantum\nparallelism underlying computational performance.\n",
        "pdf_link": "http://arxiv.org/pdf/1511.04386v1"
    },
    {
        "title": "Synchronization of two memristive coupled van der Pol oscillators",
        "authors": [
            "M. Ignatov",
            "M. Hansen",
            "M. Ziegler",
            "H. Kohlstedt"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  The objective of this paper is to explore the possibility to couple two van\nder Pol (vdP) oscillators via a resistance-capacitance (RC) network comprising\na Ag-TiOx-Al memristive device. The coupling was mediated by connecting the\ngate terminals of two programmable unijunction transistors (PUTs) through the\nnetwork. In the high resistance state (HRS) the memresistance was in the order\nof MOhm leading to two independent selfsustained oscillators characterized by\nthe different frequencies f1 and f2 and no phase relation between the\noscillations. After a few cycles and in dependency of the mediated pulse\namplitude the memristive device switched to the low resistance state (LRS) and\na frequency adaptation and phase locking was observed. The experimental results\nare underlined by theoretically considering a system of two coupled vdP\nequations. The presented neuromorphic circuitry conveys two essentials\nprinciple of interacting neuronal ensembles: synchronization and memory. The\nexperiment may path the way to larger neuromorphic networks in which the\ncoupling parameters can vary in time and strength and are realized by\nmemristive devices.\n",
        "pdf_link": "http://arxiv.org/pdf/1511.06363v1"
    },
    {
        "title": "Energy Efficient and High Performance Current-Mode Neural Network\n  Circuit using Memristors and Digitally Assisted Analog CMOS Neurons",
        "authors": [
            "Aranya Goswamy",
            "Sagar Kumashi",
            "Vikash Sehwag",
            "Siddharth Kumar Singh",
            "Manny Jain",
            "Kaushik Roy",
            "Mrigank Sharad"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Emerging nano-scale programmable Resistive-RAM (RRAM) has been identified as\na promising technology for implementing brain-inspired computing hardware.\nSeveral neural network architectures, that essentially involve computation of\nscalar products between input data vectors and stored network weights can be\nefficiently implemented using high density cross-bar arrays of RRAM integrated\nwith CMOS. In such a design, the CMOS interface may be responsible for\nproviding input excitations and for processing the RRAM output. In order to\nachieve high energy efficiency along with high integration density in RRAM\nbased neuromorphic hardware, the design of RRAM-CMOS interface can therefore\nplay a major role. In this work we propose design of high performance, current\nmode CMOS interface for RRAM based neural network design. The use of current\nmode excitation for input interface and design of digitally assisted\ncurrent-mode CMOS neuron circuit for the output interface is presented. The\nproposed technique achieve 10x energy as well as performance improvement over\nconventional approaches employed in literature. Network level simulations show\nthat the proposed scheme can achieve 2 orders of magnitude lower energy\ndissipation as compared to a digital ASIC implementation of a feed-forward\nneural network.\n",
        "pdf_link": "http://arxiv.org/pdf/1511.09085v2"
    },
    {
        "title": "Excitable London: Street map analysis with Oregonator model",
        "authors": [
            "Andrew Adamatzky",
            "Neil Phillips",
            "Roshan Weerasekera",
            "Michail-Antisthenis Tsompanas",
            "Georgios Ch. Sirakoulis"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  We explore geometry of London's streets using computational mode of an\nexcitable chemical system, Belousov-Zhabotinsky (BZ) medium. We virtually fill\nin the streets with a BZ medium and study propagation of excitation waves for a\nrange of excitability parameters, gradual transition from excitable to\nsub-excitable to non-excitable. We demonstrate a pruning strategy adopted by\nthe medium with decreasing excitability when wider and ballistically\nappropriate streets are selected. We explain mechanics of streets selection and\npruning. The results of the paper will be used in future studies of studying\ndynamics of cities with living excitable substrates.\n",
        "pdf_link": "http://arxiv.org/pdf/1803.01632v2"
    },
    {
        "title": "A case for multiple and parallel RRAMs as synaptic model for training\n  SNNs",
        "authors": [
            "Aditya Shukla",
            "Sidharth Prasad",
            "Sandip Lashkare",
            "Udayan Ganguly"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  To enable a dense integration of model synapses in a spiking neural networks\nhardware, various nano-scale devices are being considered. Such a device,\nbesides exhibiting spike-time dependent plasticity (STDP), needs to be highly\nscalable, have a large endurance and require low energy for transitioning\nbetween states. In this work, we first introduce and empirically determine two\nnew specifications for an synapse in SNNs: number of conductance levels per\nsynapse and maximum learning-rate. To the best of our knowledge, there are no\nRRAMs that meet the latter specification. As a solution, we propose the use of\nmultiple PCMO-RRAMs in parallel within a synapse. While synaptic reading, all\nPCMO-RRAMs are simultaneously read and for each synaptic conductance-change\nevent, the mechanism for conductance STDP is initiated for only one RRAM,\nrandomly picked from the set. Second, to validate our solution, we\nexperimentally demonstrate STDP of conductance of a PCMO-RRAM and then show\nthat due to a large learning-rate, a single PCMO-RRAM fails to model a synapse\nin the training of an SNN. As anticipated, network training improves as more\nPCMO-RRAMs are added to the synapse. Fourth, we discuss the\ncircuit-requirements for implementing such a scheme, to conclude that the\nrequirements are within bounds. Thus, our work presents specifications for\nsynaptic devices in trainable SNNs, indicates the shortcomings of state-of-art\nsynaptic contenders, and provides a solution to extrinsically meet the\nspecifications and discusses the peripheral circuitry that implements the\nsolution.\n",
        "pdf_link": "http://arxiv.org/pdf/1803.04773v1"
    },
    {
        "title": "Reversible Gates in Emerging Quantum-dot Cellular Automata Technology:\n  An Innovative Approach to Design and Simulation",
        "authors": [
            "Moein Sarvaghad-Moghaddam",
            "Ali A. Orouji",
            "Zeinab Ramezani",
            "Iraj Sadegh Amiri",
            "Alireza Mahdavi Nejad"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Power dissipation is known as the most notable limiting factor in all\nnano-electronic design techniques including Quantum-dot Cellular Automata\n(QCA). The familiar reversible computing approach is used as a reasonably\nreliable solution, mitigating power dissipation. This study presents, a\ncomprehensive multi-objective method for designing R-Fs in emerging QCA\ntechnology. The results are investigated in both logical and layout levels, in\ndetail. The results verify that the approach offered in this study has\nadvantage over the most efficient approaches available in the literature by\nfar. This comparison can be made on various parameters ranging from area,\ncomplexity (cell amount), delay (clocking zones), and to even logical levels\nincluding levels, Control inputs, the number of majority and NOT gates.\n",
        "pdf_link": "http://arxiv.org/pdf/1803.11017v2"
    },
    {
        "title": "Direction of Arrival Estimation for Nanoscale Sensor Networks",
        "authors": [
            "Shree M. Prasad",
            "Trilochan Panigrahi",
            "Mahbub Hassan"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Nanoscale wireless sensor networks (NWSNs) could be within reach soon using\ngraphene-based antennas, which resonate in 0.1-10 terahertz band. To conserve\nthe limited energy available at nanoscale, it is expected that NWSNs will\ncommunicate using extremely short pulses on the order of femtoseconds. Accurate\nestimation of direction of arrival (DOA) for such terahertz pulses will help\nrealize many useful applications for NWSNs. In this paper, using the well-known\nMUltiple SIgnal Classification (MUSIC) algorithm, we study DOA estimation for\nNWSNs for different energy levels, distances, pulse shapes, and frequencies.\nOur analyses reveal that the best DOA estimation is achieved with the first\norder Gaussian pulses, which emit their peak energy at 6 THz. Based on Monte\nCarlo simulations, we demonstrate that MUSIC algorithm is capable of estimating\nDOA with root mean square error less than one degree from a distance of around\n6 meter for pulse energy as little as 1 atto Joule.\n",
        "pdf_link": "http://arxiv.org/pdf/1807.04435v1"
    },
    {
        "title": "Hierarchical Growth is Necessary and (Sometimes) Sufficient to\n  Self-Assemble Discrete Self-Similar Fractals",
        "authors": [
            "Jacob Hendricks",
            "Joseph Opseth",
            "Matthew Patitz",
            "Scott Summers"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In this paper, we prove that in the abstract Tile Assembly Model (aTAM), an\naccretion-based model which only allows for a single tile to attach to a\ngrowing assembly at each step, there are no tile assembly systems capable of\nself-assembling the discrete self-similar fractals known as the \"H\" and \"U\"\nfractals. We then show that in a related model which allows for hierarchical\nself-assembly, the 2-Handed Assembly Model (2HAM), there does exist a tile\nassembly systems which self-assembles the \"U\" fractal and conjecture that the\nsame holds for the \"H\" fractal. This is the first example of discrete self\nsimilar fractals which self-assemble in the 2HAM but not in the aTAM, providing\na direct comparison of the models and greater understanding of the power of\nhierarchical assembly.\n",
        "pdf_link": "http://arxiv.org/pdf/1807.04831v2"
    },
    {
        "title": "Hardware Optimizations of Dense Binary Hyperdimensional Computing:\n  Rematerialization of Hypervectors, Binarized Bundling, and Combinational\n  Associative Memory",
        "authors": [
            "Manuel Schmuck",
            "Luca Benini",
            "Abbas Rahimi"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Brain-inspired hyperdimensional (HD) computing models neural activity\npatterns of the very size of the brain's circuits with points of a\nhyperdimensional space, that is, with hypervectors. Hypervectors are\n$D$-dimensional (pseudo)random vectors with independent and identically\ndistributed (i.i.d.) components constituting ultra-wide holographic words: $D =\n10,000$ bits, for instance. At its very core, HD computing manipulates a set of\nseed hypervectors to build composite hypervectors representing objects of\ninterest. It demands memory optimizations with simple operations for an e cient\nhardware realization. In this paper, we propose hardware techniques for\noptimizations of HD computing, in a synthesizable VHDL library, to enable\nco-located implementation of both learning and classification tasks on only a\nsmall portion of Xilinx(R) UltraScale(TM) FPGAs: (1) We propose simple logical\noperations to rematerialize the hypervectors on the fly rather than loading\nthem from memory. These operations massively reduce the memory footprint by\ndirectly computing the composite hypervectors whose individual seed\nhypervectors do not need to be stored in memory. (2) Bundling a series of\nhypervectors over time requires a multibit counter per every hypervector\ncomponent. We instead propose a binarized back-to-back bundling without\nrequiring any counters. This truly enables on-chip learning with minimal\nresources as every hypervector component remains binary over the course of\ntraining to avoid otherwise multibit component. (3) For every classification\nevent, an associative memory is in charge of finding the closest match between\na set of learned hypervectors and a query hypervector by using a distance\nmetric. This operator is proportional to [...]\n",
        "pdf_link": "http://arxiv.org/pdf/1807.08583v2"
    },
    {
        "title": "Improving Noise Tolerance of Mixed-Signal Neural Networks",
        "authors": [
            "Michael Klachko",
            "Mohammad Reza Mahmoodi",
            "Dmitri B. Strukov"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Mixed-signal hardware accelerators for deep learning achieve orders of\nmagnitude better power efficiency than their digital counterparts. In the\nultra-low power consumption regime, limited signal precision inherent to analog\ncomputation becomes a challenge. We perform a case study of a 6-layer\nconvolutional neural network running on a mixed-signal accelerator and evaluate\nits sensitivity to hardware specific noise. We apply various methods to improve\nnoise robustness of the network and demonstrate an effective way to optimize\nuseful signal ranges through adaptive signal clipping. The resulting model is\nrobust enough to achieve 80.2% classification accuracy on CIFAR-10 dataset with\njust 1.4 mW power budget, while 6 mW budget allows us to achieve 87.1%\naccuracy, which is within 1% of the software baseline. For comparison, the\nunoptimized version of the same model achieves only 67.7% accuracy at 1.4 mW\nand 78.6% at 6 mW.\n",
        "pdf_link": "http://arxiv.org/pdf/1904.01705v1"
    },
    {
        "title": "Low Power Artificial Neural Network Architecture",
        "authors": [
            "Krishna Prasad Gnawali",
            "Seyed Nima Mozaffari",
            "Spyros Tragoudas"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Recent artificial neural network architectures improve performance and power\ndissipation by leveraging resistive devices to store and multiply synaptic\nweights with input data. Negative and positive synaptic weights are stored on\nthe memristors of a reconfigurable crossbar array (MCA). Existing MCA-based\nneural network architectures use high power consuming voltage converters or\noperational amplifiers to generate the total synaptic current through each\ncolumn of the crossbar array. This paper presents a low power MCA-based\nfeedforward neural network architecture that uses a spintronic device per pair\nof columns to generate the synaptic current for each neuron. It is shown\nexperimentally that the proposed architecture dissipates significantly less\npower compared to existing feedforward memristive neural network architectures.\n",
        "pdf_link": "http://arxiv.org/pdf/1904.02183v1"
    },
    {
        "title": "Study of Decoherence in Quantum Computers: A Circuit-Design Perspective",
        "authors": [
            "Abdullah Ash Saki",
            "Mahabubul Alam",
            "Swaroop Ghosh"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Decoherence of quantum states is a major hurdle towards scalable and reliable\nquantum computing. Lower decoherence (i.e., higher fidelity) can alleviate the\nerror correction overhead and obviate the need for energy-intensive noise\nreduction techniques e.g., cryogenic cooling. In this paper, we performed a\nnoise-induced decoherence analysis of single and multi-qubit quantum gates\nusing physics-based simulations. The analysis indicates that (i) decoherence\ndepends on the input state and the gate type. Larger number of $|1\\rangle$\nstates worsen the decoherence; (ii) amplitude damping is more detrimental than\nphase damping; (iii) shorter depth implementation of a quantum function can\nachieve lower decoherence. Simulations indicate 20\\% improvement in the\nfidelity of a quantum adder when realized using lower depth topology. The\ninsights developed in this paper can be exploited by the circuit designer to\nchoose the right gates and logic implementation to optimize the system-level\nfidelity.\n",
        "pdf_link": "http://arxiv.org/pdf/1904.04323v1"
    },
    {
        "title": "On interplay between excitability and geometry",
        "authors": [
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  A commonly accepted feature of an excitable medium is that a local excitation\nleads to a propagation of circular or spiral excitation wave-fronts. This is\nindeed the case in fully excitable medium. However, with a decrease of an\nexcitability localised wave-fragments emerge and propagate ballistically. Using\nFitzhHugh-Nagumo model we numerically study how excitation wave-fronts behave\nin a geometrically constrained medium and how the wave-fronts explore a random\nplanar graph. We uncover how excitability controls propagation of excitation in\nangled branches, influences arrest of excitation entering a sudden expansion,\nand determines patterns of traversing of a random planar graph by an excitation\nwaves.\n",
        "pdf_link": "http://arxiv.org/pdf/1904.06526v1"
    },
    {
        "title": "New techniques for fault-tolerant decomposition of Multi-Controlled\n  Toffoli gate",
        "authors": [
            "Laxmidhar Biswal",
            "Debjyoti Bhattacharjee",
            "Anupam Chattopadhyay",
            "Hafizur Rahaman"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Physical implementation of scalable quantum architectures faces an immense\nchallenge in form of fragile quantum states. To overcome it, quantum\narchitectures with fault tolerance is desirable. This is achieved currently by\nusing surface code along with a transversal gate set. This dictates the need\nfor decomposition of universal Multi Control Toffoli~(MCT) gates using a\ntransversal gate set. Additionally, the transversal non-Clifford phase gate\nincurs high latency which makes it an important factor to consider during\ndecomposition.Besides, the decomposition of large Multi-control Toffoli~(MCT)\ngate without ancilla presents an additional hurdle. In this manuscript, we\naddress both of these issues by introducing Clifford+$Z_N$ gate library. We\npresent an ancilla free decomposition of MCT gates with linear phase depth and\nquadratic phase count. Furthermore, we provide a technique for decomposition of\nMCT gates in unit phase depth using the Clifford+$Z_N$ library, albeit at the\ncost of ancillary lines and quadratic phase count.\n",
        "pdf_link": "http://arxiv.org/pdf/1904.06920v2"
    },
    {
        "title": "Transient dynamics of pulse-driven memristors in the presence of a\n  stable fixed point",
        "authors": [
            "V. A. Slipko",
            "Y. V. Pershin"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Some memristors are quite interesting from the point of view of dynamical\nsystems. When driven by narrow pulses of alternating polarities, their dynamics\nhas a stable fixed point, which may be useful for future applications. We study\nthe transient dynamics of two types of memristors characterized by a stable\nfixed point using a time-averaged evolution equation. Time-averaged\ntrajectories of the Biolek window function memristor and resistor-threshold\ntype memristor circuit (an effective memristor) are determined analytically,\nand the times of relaxation to the stable fixed point are found. Our analytical\nresults are in perfect agreement with the results of numerical simulations.\n",
        "pdf_link": "http://arxiv.org/pdf/1904.08142v1"
    },
    {
        "title": "IRC: Cross-layer design exploration of Intermittent Robust Computation\n  units for IoTs",
        "authors": [
            "Arman Roohi",
            "Ronald F DeMara"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Energy-harvesting-powered computing offers intriguing and vast opportunities\nto dramatically transform the landscape of the Internet of Things (IoT) devices\nby utilizing ambient sources of energy to achieve battery-free computing. In\norder to operate within the restricted energy capacity and intermittency\nprofile, it is proposed to innovate Intermittent Robust Computation (IRC) Unit\nas a new duty-cycle-variable computing approach leveraging the non-volatility\ninherent in spin-based switching devices. The foundations of IRC will be\nadvanced from the device-level upwards, by extending a Spin Hall Effect\nMagnetic Tunnel Junction (SHE-MTJ) device. The device will then be used to\nrealize SHE-MTJ Majority/Polymorphic Gate (MG/PG) logic approaches and\nlibraries. Then a Logic-Embedded Flip-Flop (LE-FF) is developed to realize\nrudimentary Boolean logic functions along with an inherent state-holding\ncapability within a compact footprint. Finally, the NV-Clustering synthesis\nprocedure and corresponding tool module are proposed to instantiate the LE-FF\nlibrary cells within conventional Register Transfer Language (RTL)\nspecifications. This selectively clusters together logic and NV state-holding\nfunctionality, based on energy and area minimization criteria. It also realizes\nmiddleware-coherent, intermittent computation without checkpointing,\nmicro-tasking, or software bloat and energy overheads vital to IoT. Simulation\nresults for various benchmark circuits including ISCAS-89 validate\nfunctionality and power dissipation, area, and delay benefits.\n",
        "pdf_link": "http://arxiv.org/pdf/1904.10564v1"
    },
    {
        "title": "Neuromorphic Computing through Time-Multiplexing with a Spin-Torque\n  Nano-Oscillator",
        "authors": [
            "M. Riou",
            "F. Abreu Araujo",
            "J. Torrejon",
            "S. Tsunegi",
            "G. Khalsa",
            "D. Querlioz",
            "P. Bortolotti",
            "V. Cros",
            "K. Yakushiji",
            "A. Fukushima",
            "H. Kubota",
            "S. Yuasa",
            "M. D. Stiles",
            "J. Grollier"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Fabricating powerful neuromorphic chips the size of a thumb requires\nminiaturizing their basic units: synapses and neurons. The challenge for\nneurons is to scale them down to submicrometer diameters while maintaining the\nproperties that allow for reliable information processing: high signal to noise\nratio, endurance, stability, reproducibility. In this work, we show that\ncompact spin-torque nano-oscillators can naturally implement such neurons, and\nquantify their ability to realize an actual cognitive task. In particular, we\nshow that they can naturally implement reservoir computing with high\nperformance and detail the recipes for this capability.\n",
        "pdf_link": "http://arxiv.org/pdf/1904.11236v1"
    },
    {
        "title": "Knapsack Problem variants of QAOA for battery revenue optimisation",
        "authors": [
            "Pierre Dupuy de la Grand'rive",
            "Jean-Francois Hullo"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  We implement two Quantum Approximate Optimisation Algorithm (QAOA) variants\nfor a battery revenue optimisation problem, equivalent to the weakly NP-hard\nKnapsack Problem. Both approaches investigate how to tackle constrained\nproblems with QAOA. A first 'constrained' approach introduces a quadratic\npenalty to enforce the constraint to be respected strictly and reformulates the\nproblem into an Ising Problem. However, simulations on IBM's simulator\nhighlight non-convergent results for intermediate depth ($ p\\leq 50$). A second\n'relaxed' approach applies the QAOA with a non-Ising target function to compute\na linear penalty, running in time $O(p(\\log_2 n)^3)$ and needing $O(n \\log n)$\nqubits. Simulations reveal an exponential improvement over the number of depth\nlevels and obtain approximations about $0.95$ of the optimum with shallow depth\n($p \\leq 10$).\n",
        "pdf_link": "http://arxiv.org/pdf/1908.02210v2"
    },
    {
        "title": "Chemical Reactions-Based Microfluidic Transmitter and Receiver for\n  Molecular Communication",
        "authors": [
            "Dadi Bi",
            "Yansha Deng",
            "Massimiliano Pierobon",
            "Arumugam Nallanathan"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  The design of communication systems capable of processing and exchanging\ninformation through molecules and chemical processes is a rapidly growing\ninterdisciplinary field, which holds the promise to revolutionize how we\nrealize computing and communication devices. While molecular communication (MC)\ntheory has had major developments in recent years, more practical aspects in\ndesigning components capable of MC functionalities remain less explored.\nMotivated by this, we design a microfluidic MC system with a microfluidic MC\ntransmitter and a microfluidic MC receiver based on chemical reactions.\nConsidering existing MC literature on information transmission via molecular\npulse modulation, the proposed microfluidic MC transmitter is capable of\ngenerating continuously predefined pulse-shaped molecular concentrations upon\nrectangular triggering signals using chemical reactions inspired by how cells\ngenerate pulse-shaped molecular signals in biology. We further design a\nmicrofluidic MC receiver capable of demodulating a received signal to a\nrectangular output signal using a thresholding reaction and an amplifying\nreaction. Our chemical reactions-based microfluidic molecular communication\nsystem is reproducible and well-designed, and more importantly, it overcomes\nthe slow-speed, unreliability, and non-scalability of biological processes in\ncells. To reveal design insights, we also derive the theoretical signal\nresponses for our designed microfluidic transmitter and receiver, which further\nfacilitate the transmitter design optimization. Our theoretical results are\nvalidated via simulations performed through the COMSOL Multiphysics finite\nelement solver. We demonstrate the predefined nature of the generated pulse and\nthe demodulated rectangular signal together with their dependence on design\nparameters.\n",
        "pdf_link": "http://arxiv.org/pdf/1908.03441v1"
    },
    {
        "title": "Implementing Binarized Neural Networks with Magnetoresistive RAM without\n  Error Correction",
        "authors": [
            "Tifenn Hirtzlin",
            "Bogdan Penkovsky",
            "Jacques-Olivier Klein",
            "Nicolas Locatelli",
            "Adrien F. Vincent",
            "Marc Bocquet",
            "Jean-Michel Portal",
            "Damien Querlioz"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  One of the most exciting applications of Spin Torque Magnetoresistive Random\nAccess Memory (ST-MRAM) is the in-memory implementation of deep neural\nnetworks, which could allow improving the energy efficiency of Artificial\nIntelligence by orders of magnitude with regards to its implementation on\ncomputers and graphics cards. In particular, ST-MRAM could be ideal for\nimplementing Binarized Neural Networks (BNNs), a type of deep neural networks\ndiscovered in 2016, which can achieve state-of-the-art performance with a\nhighly reduced memory footprint with regards to conventional artificial\nintelligence approaches. The challenge of ST-MRAM, however, is that it is prone\nto write errors and usually requires the use of error correction. In this work,\nwe show that these bit errors can be tolerated by BNNs to an outstanding level,\nbased on examples of image recognition tasks (MNIST, CIFAR-10 and ImageNet):\nbit error rates of ST-MRAM up to 0.1% have little impact on recognition\naccuracy. The requirements for ST-MRAM are therefore considerably relaxed for\nBNNs with regards to traditional applications. By consequence, we show that for\nBNNs, ST-MRAMs can be programmed with weak (low-energy) programming conditions,\nwithout error correcting codes. We show that this result can allow the use of\nlow energy and low area ST-MRAM cells, and show that the energy savings at the\nsystem level can reach a factor two.\n",
        "pdf_link": "http://arxiv.org/pdf/1908.04085v1"
    },
    {
        "title": "Improved circuits for a biologically-inspired random pulse computer",
        "authors": [
            "Mario StipÄeviÄ",
            "Mateja BateliÄ"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  We present improved circuits intended for building a universal computer based\non Random Pulse Computing (RPC) paradigm, a biologically-inspired way of\ncomputation in which variable is represented by a frequency of a Random Pulse\nTrain (RPT) rather than a logic state. The RPC we mention here is also known as\n\"stochastic unipolar computation\" in newer literature. Unlike in previous art,\nwhere randomness is obtained from electronics noise or a pseudorandom shift\nregister while processing circuitry is deterministic, in our approach both\nvariable generation and signal processing rely on the random flip-flop (RFF)\nwhose randomness is derived from a fundamentally random quantum process. This\noffers advantage in better precision and faster calculation.\n",
        "pdf_link": "http://arxiv.org/pdf/1908.04779v4"
    },
    {
        "title": "Covert Computation in Self-Assembled Circuits",
        "authors": [
            "Angel A. Cantu",
            "Austin Luchsinger",
            "Robert Schweller",
            "Tim Wylie"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Traditionally, computation within self-assembly models is hard to conceal\nbecause the self-assembly process generates a crystalline assembly whose\ncomputational history is inherently part of the structure itself. With no way\nto remove information from the computation, this computational model offers a\nunique problem: how can computational input and computation be hidden while\nstill computing and reporting the final output? Designing such systems is\ninherently motivated by privacy concerns in biomedical computing and\napplications in cryptography.\n  In this paper we propose the problem of performing ``covert computation''\nwithin tile self-assembly that seeks to design self-assembly systems that\n``conceal'' both the input and computational history of performed computations.\nWe achieve these results within the growth-only restricted abstract Tile\nAssembly Model (aTAM) with positive and negative interactions. We show that\ngeneral-case covert computation is possible by implementing a set of basic\ncovert logic gates capable of simulating any circuit (functionally complete).\nTo further motivate the study of covert computation, we apply our new framework\nto resolve an outstanding complexity question; we use our covert circuitry to\nshow that the unique assembly verification problem within the growth-only aTAM\nwith negative interactions is coNP-complete.\n",
        "pdf_link": "http://arxiv.org/pdf/1908.06068v2"
    },
    {
        "title": "Neuromorphic Electronic Systems for Reservoir Computing",
        "authors": [
            "Fatemeh Hadaeghi"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  This chapter provides a comprehensive survey of the researches and\nmotivations for hardware implementation of reservoir computing (RC) on\nneuromorphic electronic systems. Due to its computational efficiency and the\nfact that training amounts to a simple linear regression, both spiking and\nnon-spiking implementations of reservoir computing on neuromorphic hardware\nhave been developed. Here, a review of these experimental studies is provided\nto illustrate the progress in this area and to address the technical challenges\nwhich arise from this specific hardware implementation. Moreover, to deal with\nchallenges of computation on such unconventional substrates, several lines of\npotential solutions are presented based on advances in other computational\napproaches in machine learning. Keywords: Analog Microchips, FPGA, Memristors,\nNeuromorphic Architectures, Reservoir Computing\n",
        "pdf_link": "http://arxiv.org/pdf/1908.09572v2"
    },
    {
        "title": "Population-Induced Phase Transitions and the Verification of Chemical\n  Reaction Networks",
        "authors": [
            "James I. Lathrop",
            "Jack H. Lutz",
            "Robyn R. Lutz",
            "Hugh D. Potter",
            "Matthew R. Riley"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  We show that very simple molecular systems, modeled as chemical reaction\nnetworks, can have behaviors that exhibit dramatic phase transitions at certain\npopulation thresholds. Moreover, the magnitudes of these thresholds can thwart\nattempts to use simulation, model checking, or approximation by differential\nequations to formally verify the behaviors of such systems at realistic\npopulations. We show how formal theorem provers can successfully verify some\nsuch systems at populations where other verification methods fail.\n",
        "pdf_link": "http://arxiv.org/pdf/1909.05390v2"
    },
    {
        "title": "High-Throughput In-Memory Computing for Binary Deep Neural Networks with\n  Monolithically Integrated RRAM and 90nm CMOS",
        "authors": [
            "Shihui Yin",
            "Xiaoyu Sun",
            "Shimeng Yu",
            "Jae-sun Seo"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Deep learning hardware designs have been bottlenecked by conventional\nmemories such as SRAM due to density, leakage and parallel computing\nchallenges. Resistive devices can address the density and volatility issues,\nbut have been limited by peripheral circuit integration. In this work, we\ndemonstrate a scalable RRAM based in-memory computing design, termed XNOR-RRAM,\nwhich is fabricated in a 90nm CMOS technology with monolithic integration of\nRRAM devices between metal 1 and 2. We integrated a 128x64 RRAM array with CMOS\nperipheral circuits including row/column decoders and flash analog-to-digital\nconverters (ADCs), which collectively become a core component for scalable\nRRAM-based in-memory computing towards large deep neural networks (DNNs). To\nmaximize the parallelism of in-memory computing, we assert all 128 wordlines of\nthe RRAM array simultaneously, perform analog computing along the bitlines, and\ndigitize the bitline voltages using ADCs. The resistance distribution of low\nresistance states is tightened by write-verify scheme, and the ADC offset is\ncalibrated. Prototype chip measurements show that the proposed design achieves\nhigh binary DNN accuracy of 98.5% for MNIST and 83.5% for CIFAR-10 datasets,\nrespectively, with energy efficiency of 24 TOPS/W and 158 GOPS throughput. This\nrepresents 5.6X, 3.2X, 14.1X improvements in throughput, energy-delay product\n(EDP), and energy-delay-squared product (ED2P), respectively, compared to the\nstate-of-the-art literature. The proposed XNOR-RRAM can enable intelligent\nfunctionalities for area-/energy-constrained edge computing devices.\n",
        "pdf_link": "http://arxiv.org/pdf/1909.07514v1"
    },
    {
        "title": "Control of criticality and computation in spiking neuromorphic networks\n  with plasticity",
        "authors": [
            "Benjamin Cramer",
            "David StÃ¶ckel",
            "Markus Kreft",
            "Michael Wibral",
            "Johannes Schemmel",
            "Karlheinz Meier",
            "Viola Priesemann"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  The critical state is assumed to be optimal for any computation in recurrent\nneural networks, because criticality maximizes a number of abstract\ncomputational properties. We challenge this assumption by evaluating the\nperformance of a spiking recurrent neural network on a set of tasks of varying\ncomplexity at - and away from critical network dynamics. To that end, we\ndeveloped a spiking network with synaptic plasticity on a neuromorphic chip. We\nshow that the distance to criticality can be easily adapted by changing the\ninput strength, and then demonstrate a clear relation between criticality,\ntask-performance and information-theoretic fingerprint. Whereas the\ninformation-theoretic measures all show that network capacity is maximal at\ncriticality, this is not the case for performance on specific tasks: Only the\ncomplex, memory-intensive tasks profit from criticality, whereas the simple\ntasks suffer from it. Thereby, we challenge the general assumption that\ncriticality would be beneficial for any task, and provide instead an\nunderstanding of how the collective network state should be tuned to task\nrequirement to achieve optimal performance.\n",
        "pdf_link": "http://arxiv.org/pdf/1909.08418v2"
    },
    {
        "title": "Real-Time Cortical Simulation on Neuromorphic Hardware",
        "authors": [
            "Oliver Rhodes",
            "Luca Peres",
            "Andrew G. D. Rowley",
            "Andrew Gait",
            "Luis A. Plana",
            "Christian Brenninkmeijer",
            "Steve B. Furber"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Real-time simulation of a large-scale biologically representative spiking\nneural network is presented, through the use of a heterogeneous parallelisation\nscheme and SpiNNaker neuromorphic hardware. A published cortical microcircuit\nmodel is used as a benchmark test case, representing approx. 1 square mm of\nearly sensory cortex, containing 77k neurons and 0.3 billion synapses. This is\nthe first true real-time simulation of this model, with 10 s of biological\nsimulation time executed in 10 s wall-clock time. This surpasses best published\nefforts on HPC neural simulators (3x slowdown) and GPUs running optimised SNN\nlibraries (2x slowdown). Furthermore, the presented approach indicates that\nreal-time processing can be maintained with increasing SNN size, breaking the\ncommunication barrier incurred by traditional computing machinery. Model\nresults are compared to an established HPC simulator baseline to verify\nsimulation correctness, comparing well across a range of statistical measures.\nEnergy to solution, and energy per synaptic event are also reported,\ndemonstrating that the relatively low-tech SpiNNaker processors achieve a 10x\nreduction in energy relative to modern HPC systems, and comparable energy\nconsumption to modern GPUs. Finally, system robustness is demonstrated through\nmultiple 12 h simulations of the cortical microcircuit, each simulating 12 h of\nbiological time, and demonstrating the potential of neuromorphic hardware as a\nneuroscience research tool for studying complex spiking neural networks over\nextended time periods.\n",
        "pdf_link": "http://arxiv.org/pdf/1909.08665v1"
    },
    {
        "title": "Experimental Demonstration of Probabilistic Spin Logic by Magnetic\n  Tunnel Junctions",
        "authors": [
            "Yang Lv",
            "Robert P. Bloom",
            "Jian-Ping Wang"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  The recently proposed probabilistic spin logic presents promising solutions\nto novel computing applications. Multiple cases of implementations, including\ninvertible logic gate, have been studied numerically by simulations. Here we\nreport an experimental demonstration of a magnetic tunnel junction-based\nhardware implementation of probabilistic spin logic.\n",
        "pdf_link": "http://arxiv.org/pdf/1909.09240v1"
    },
    {
        "title": "K-Means Clustering on Noisy Intermediate Scale Quantum Computers",
        "authors": [
            "Sumsam Ullah Khan",
            "Ahsan Javed Awan",
            "Gemma Vall-Llosera"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Real-time clustering of big performance data generated by the\ntelecommunication networks requires domain-specific high performance compute\ninfrastructure to detect anomalies. In this paper, we evaluate noisy\nintermediate-scale quantum (NISQ) computers characterized by low decoherence\ntimes, for K-means clustering and propose three strategies to generate\nshorter-depth quantum circuits needed to overcome the limitation of NISQ\ncomputers. The strategies are based on exploiting; i) quantum interference, ii)\nnegative rotations and iii) destructive interference. By comparing our\nimplementations on IBMQX2 machine for representative data sets, we show that\nNISQ computers can solve the K-means clustering problem with the same level of\naccuracy as that of classical computers.\n",
        "pdf_link": "http://arxiv.org/pdf/1909.12183v1"
    },
    {
        "title": "Comment on \"$Î¦$ memristor: Real memristor found\" by F. Z. Wang, L.\n  Li, L. Shi, H. Wu, and L. O. Chua [J. Appl. Phys. 125, 054504 (2019)]",
        "authors": [
            "Y. V. Pershin",
            "M. Di Ventra"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Wang et al. claim [J. Appl. Phys. 125, 054504 (2019)] that a current-carrying\nwire interacting with a magnetic core represents a memristor. Here, we\ndemonstrate that this claim is false. We first show that such memristor\n\"discovery\" is based on incorrect physics, which does not even capture basic\nproperties of magnetic core materials, such as their magnetic hysteresis.\nMoreover, the predictions of Wang et al.'s model contradict the experimental\ncurves presented in their paper. Additionally, the theoretical pinched\nhysteresis loops presented by Wang et al. can not be reproduced if their model\nis used, and there are serious flaws in their \"negative memristor\" emulator\ndesign. Finally, a simple gedanken experiment shows that the proposed\n$\\Phi$-memristor would fail the memristor test we recently suggested in J.\nPhys. D: Appl. Phys. 52, 01LT01 (2019). The device \"discovered\" by Wang et al.\nis just an inductor with memory.\n",
        "pdf_link": "http://arxiv.org/pdf/1909.12464v2"
    },
    {
        "title": "A Framework to Explore Workload-Specific Performance and Lifetime\n  Trade-offs in Neuromorphic Computing",
        "authors": [
            "Adarsha Balaji",
            "Shihao Song",
            "Anup Das",
            "Nikil Dutt",
            "Jeff Krichmar",
            "Nagarajan Kandasamy",
            "Francky Catthoor"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Neuromorphic hardware with non-volatile memory (NVM) can implement machine\nlearning workload in an energy-efficient manner. Unfortunately, certain NVMs\nsuch as phase change memory (PCM) require high voltages for correct operation.\nThese voltages are supplied from an on-chip charge pump. If the charge pump is\nactivated too frequently, its internal CMOS devices do not recover from stress,\naccelerating their aging and leading to negative bias temperature instability\n(NBTI) generated defects. Forcefully discharging the stressed charge pump can\nlower the aging rate of its CMOS devices, but makes the neuromorphic hardware\nunavailable to perform computations while its charge pump is being discharged.\nThis negatively impacts performance such as latency and accuracy of the machine\nlearning workload being executed. In this paper, we propose a novel framework\nto exploit workload-specific performance and lifetime trade-offs in\nneuromorphic computing. Our framework first extracts the precise times at which\na charge pump in the hardware is activated to support neural computations\nwithin a workload. This timing information is then used with a characterized\nNBTI reliability model to estimate the charge pump's aging during the workload\nexecution. We use our framework to evaluate workload-specific performance and\nreliability impacts of using 1) different SNN mapping strategies and 2)\ndifferent charge pump discharge strategies. We show that our framework can be\nused by system designers to explore performance and reliability trade-offs\nearly in the design of neuromorphic hardware such that appropriate\nreliability-oriented design margins can be set.\n",
        "pdf_link": "http://arxiv.org/pdf/1911.00548v1"
    },
    {
        "title": "The non-capacitor model of leaky integrate-and-fire $VO_2$ neuron with\n  the thermal mechanism of the membrane potential",
        "authors": [
            "A. A. Velichko",
            "M. A. Belyaev",
            "D. V. Ryabokon",
            "S. D. Khanin"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  The study presents a numerical model of leaky integrate-and-fire neuron\ncreated on the basis of $VO_2$ switch. The analogue of the membrane potential\nin the model is the temperature of the switch channel, and the action potential\nfrom neighbouring neurons propagates along the substrate in the form of thermal\npulses. We simulated the operation of three neurons and demonstrated that the\ntotal effect happens due to interference of thermal waves in the region of the\nneuron switching channel. The thermal mechanism of the threshold function\noperates due to the effect of electrical switching, and the magnitude\n(temperature) of the threshold can vary by external voltage. The neuron circuit\ndoes not contain capacitor, making it possible to produce a network with a high\ndensity of components, and has the potential for 3D integration due to the\nthermal mechanism of neurons interaction.\n",
        "pdf_link": "http://arxiv.org/pdf/1911.02547v1"
    },
    {
        "title": "Training DNA Perceptrons via Fractional Coding",
        "authors": [
            "Xingyi Liu",
            "Keshab K. Parhi"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  This paper describes a novel approach to synthesize molecular reactions to\ntrain a perceptron, i.e., a single-layered neural network, with sigmoidal\nactivation function. The approach is based on fractional coding where a\nvariable is represented by two molecules. The synergy between fractional coding\nin molecular computing and stochastic logic implementations in electronic\ncomputing is key to translating known stochastic logic circuits to molecular\ncomputing. In prior work, a DNA perceptron with bipolar inputs and unipolar\noutput was proposed for inference. The focus of this paper is on synthesis of\nmolecular reactions for training of the DNA perceptron. A new molecular scaler\nthat performs multiplication by a factor greater than 1 is proposed based on\nfractional coding. The training of the perceptron proposed in this paper is\nbased on a modified backpropagation equation as the exact equation cannot be\neasily mapped to molecular reactions using fractional coding.\n",
        "pdf_link": "http://arxiv.org/pdf/1911.07110v2"
    },
    {
        "title": "Exploiting Oxide Based Resistive RAM Variability for Bayesian Neural\n  Network Hardware Design",
        "authors": [
            "Akul Malhotra",
            "Sen Lu",
            "Kezhou Yang",
            "Abhronil Sengupta"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Uncertainty plays a key role in real-time machine learning. As a significant\nshift from standard deep networks, which does not consider any uncertainty\nformulation during its training or inference, Bayesian deep networks are being\ncurrently investigated where the network is envisaged as an ensemble of\nplausible models learnt by the Bayes' formulation in response to uncertainties\nin sensory data. Bayesian deep networks consider each synaptic weight as a\nsample drawn from a probability distribution with learnt mean and variance.\nThis paper elaborates on a hardware design that exploits cycle-to-cycle\nvariability of oxide based Resistive Random Access Memories (RRAMs) as a means\nto realize such a probabilistic sampling function, instead of viewing it as a\ndisadvantage.\n",
        "pdf_link": "http://arxiv.org/pdf/1911.08555v5"
    },
    {
        "title": "Adaptive Non-Uniform Compressive Sensing using SOT-MRAM Multibit\n  Crossbar Arrays",
        "authors": [
            "Soheil Salehi",
            "Ronald F. DeMara"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  A Compressive Sensing (CS) approach is applied to utilize intrinsic\ncomputation capabilities of Spin-Orbit Torque Magnetic Random Access Memory\n(SOT-MRAM) devices for IoT applications wherein lifetime energy, device area,\nand manufacturing costs are highly-constrained while the sensing environment\nvaries rapidly. In this manuscript, we propose the Adaptive Compressed-sampling\nvia Multibit Crossbar Array (ACMCA) approach to intelligently generate the CS\nmeasurement matrix using a multibit SOT-MRAM crossbar array. SPICE circuit and\nMATLAB algorithm simulation results indicate that ACMCA reduces reconstruction\nTime-Averaged Normalized Mean Squared Error (TNMSE) by 5dB on average while\nproviding up to 160$\\mu$m$^2$ area reduction compared to a similar previous\ndesign presented in the literature while incurring a negligible increase in the\nenergy consumption of generating the CS measurement matrix.\n",
        "pdf_link": "http://arxiv.org/pdf/1911.08633v3"
    },
    {
        "title": "Toward a Wired Ad Hoc Nanonetwork",
        "authors": [
            "Oussama Abderrahmane Dambri",
            "Soumaya Cherkaoui"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Nanomachines promise to enable new medical applications, including drug\ndelivery and real time chemical reactions' detection inside the human body.\nSuch complex tasks need cooperation between nanomachines using a communication\nnetwork. Wireless Ad hoc networks, using molecular or electromagnetic-based\ncommunication have been proposed in the literature to create flexible\nnanonetworks between nanomachines. In this paper, we propose a Wired Ad hoc\nNanoNETwork (WANNET) model design using actin-based nano-communication. In the\nproposed model, actin filaments self-assembly and disassembly is used to create\nflexible nanowires between nanomachines, and electrons are used as carriers of\ninformation. We give a general overview of the application layer, Medium Access\nControl (MAC) layer and a physical layer of the model. We also detail the\nanalytical model of the physical layer using actin nanowire equivalent\ncircuits, and we present an estimation of the circuit component's values.\nNumerical results of the derived model are provided in terms of attenuation,\nphase and delay as a function of the frequency and distances between\nnanomachines. The maximum throughput of the actin-based nanowire is also\nprovided, and a comparison between the maximum throughput of the proposed\nWANNET, vs other proposed approaches is presented. The obtained results prove\nthat the proposed wired ad hoc nanonetwork can give a very high achievable\nthroughput with a smaller delay compared to other proposed wireless molecular\ncommunication networks.\n",
        "pdf_link": "http://arxiv.org/pdf/1911.08674v2"
    },
    {
        "title": "Representable Matrices: Enabling High Accuracy Analog Computation for\n  Inference of DNNs using Memristors",
        "authors": [
            "Baogang Zhang",
            "Necati Uysal",
            "Deliang Fan",
            "Rickard Ewetz"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Analog computing based on memristor technology is a promising solution to\naccelerating the inference phase of deep neural networks (DNNs). A fundamental\nproblem is to map an arbitrary matrix to a memristor crossbar array (MCA) while\nmaximizing the resulting computational accuracy. The state-of-the-art mapping\ntechnique is based on a heuristic that only guarantees to produce the correct\noutput for two input vectors. In this paper, a technique that aims to produce\nthe correct output for every input vector is proposed, which involves\nspecifying the memristor conductance values and a scaling factor realized by\nthe peripheral circuitry. The key insight of the paper is that the conductance\nmatrix realized by an MCA is only required to be proportional to the target\nmatrix. The selection of the scaling factor between the two regulates the\nutilization of the programmable memristor conductance range and the\nrepresentability of the target matrix. Consequently, the scaling factor is set\nto balance precision and value range errors. Moreover, a technique of\nconverting conductance values into state variables and vice versa is proposed\nto handle memristors with non-ideal device characteristics. Compared with the\nstate-of-the-art technique, the proposed mapping results in 4X-9X smaller\nerrors. The improvements translate into that the classification accuracy of a\nseven-layer convolutional neural network (CNN) on CIFAR-10 is improved from\n20.5% to 71.8%.\n",
        "pdf_link": "http://arxiv.org/pdf/1911.12352v1"
    },
    {
        "title": "Error-mitigated data-driven circuit learning on noisy quantum hardware",
        "authors": [
            "Kathleen E. Hamilton",
            "Raphael C. Pooser"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Application-inspired benchmarks measure how well a quantum device performs\nmeaningful calculations. In the case of parameterized circuit training, the\ncomputational task is the preparation of a target quantum state via\noptimization over a loss landscape. This is complicated by various sources of\nnoise, fixed hardware connectivity, and for generative modeling, the choice of\ntarget distribution. Gradient-based training has become a useful benchmarking\ntask for noisy intermediate scale quantum computers because of the additional\nrequirement that the optimization step uses the quantum device to estimate the\nloss function gradient. In this work we use gradient-based data-driven circuit\nlearning to benchmark the performance of several superconducting platform\ndevices and present results that show how error mitigation can improve the\ntraining of quantum circuit Born machines with $28$ tunable parameters.\n",
        "pdf_link": "http://arxiv.org/pdf/1911.13289v1"
    },
    {
        "title": "SOT-MRAM based Sigmoidal Neuron for Neuromorphic Architectures",
        "authors": [
            "Brendan Reidy",
            "Ramtin Zand"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  In this paper, the intrinsic physical characteristics of spin-orbit torque\n(SOT) magnetoresistive random-access memory (MRAM) devices are leveraged to\nrealize sigmoidal neurons in neuromorphic architectures. Performance\ncomparisons with the previous power- and area-efficient sigmoidal neuron\ncircuits exhibit 74x and 12x reduction in power-area-product values for the\nproposed SOT-MRAM based neuron. To verify the functionally of the proposed\nneuron within larger scale designs, we have implemented a circuit realization\nof a 784x16x10 SOT-MRAM based multiplayer perceptron (MLP) for MNIST pattern\nrecognition application using SPICE circuit simulation tool. The results\nobtained exhibit that the proposed SOT-MRAM based MLP can achieve accuracies\ncomparable to an ideal binarized MLP architecture implemented on GPU, while\nrealizing orders of magnitude increase in processing speed.\n",
        "pdf_link": "http://arxiv.org/pdf/2006.01238v1"
    },
    {
        "title": "Hardware Security in Spin-Based Computing-In-Memory: Analysis, Exploits,\n  and Mitigation Techniques",
        "authors": [
            "Xueyan Wang",
            "Jianlei Yang",
            "Yinglin Zhao",
            "Xiaotao Jia",
            "Gang Qu",
            "Weisheng Zhao"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Computing-in-memory (CIM) is proposed to alleviate the processor-memory data\ntransfer bottleneck in traditional Von-Neumann architectures, and\nspintronics-based magnetic memory has demonstrated many facilitation in\nimplementing CIM paradigm. Since hardware security has become one of the major\nconcerns in circuit designs, this paper, for the first time, investigates\nspin-based computing-in-memory (SpinCIM) from a security perspective. We focus\non two fundamental questions: 1) how the new SpinCIM computing paradigm can be\nexploited to enhance hardware security? 2) what security concerns has this new\nSpinCIM computing paradigm incurred?\n",
        "pdf_link": "http://arxiv.org/pdf/2006.01425v1"
    },
    {
        "title": "Methodology for Realizing VMM with Binary RRAM Arrays: Experimental\n  Demonstration of Binarized-ADALINE Using OxRAM Crossbar",
        "authors": [
            "Sandeep Kaur Kingra",
            "Vivek Parmar",
            "Shubham Negi",
            "Sufyan Khan",
            "Boris Hudec",
            "Tuo-Hung Hou",
            "Manan Suri"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  In this paper, we present an efficient hardware mapping methodology for\nrealizing vector matrix multiplication (VMM) on resistive memory (RRAM) arrays.\nUsing the proposed VMM computation technique, we experimentally demonstrate a\nbinarized-ADALINE (Adaptive Linear) classifier on an OxRAM crossbar. An 8x8\nOxRAM crossbar with Ni/3-nm HfO2/7 nm Al-doped-TiO2/TiN device stack is used.\nWeight training for the binarized-ADALINE classifier is performed ex-situ on\nUCI cancer dataset. Post weight generation the OxRAM array is carefully\nprogrammed to binary weight-states using the proposed weight mapping technique\non a custom-built testbench. Our VMM powered binarized-ADALINE network achieves\na classification accuracy of 78% in simulation and 67% in experiments.\nExperimental accuracy was found to drop mainly due to crossbar inherent\nsneak-path issues and RRAM device programming variability.\n",
        "pdf_link": "http://arxiv.org/pdf/2006.05657v1"
    },
    {
        "title": "A Design Methodology for Post-Moore's Law Accelerators: The Case of a\n  Photonic Neuromorphic Processor",
        "authors": [
            "Armin Mehrabian",
            "Volker J. Sorger",
            "Tarek El-Ghazawi"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Over the past decade alternative technologies have gained momentum as\nconventional digital electronics continue to approach their limitations, due to\nthe end of Moore's Law and Dennard Scaling. At the same time, we are facing new\napplication challenges such as those due to the enormous increase in data. The\nattention, has therefore, shifted from homogeneous computing to specialized\nheterogeneous solutions. As an example, brain-inspired computing has re-emerged\nas a viable solution for many applications. Such new processors, however, have\nwidened the abstraction gamut from device level to applications. Therefore,\nefficient abstractions that can provide vertical design-flow tools for such\ntechnologies became critical. Photonics in general, and neuromorphic photonics\nin particular, are among the promising alternatives to electronics. While the\narsenal of device level toolbox for photonics, and high-level neural network\nplatforms are rapidly expanding, there has not been much work to bridge this\ngap. Here, we present a design methodology to mitigate this problem by\nextending high-level hardware-agnostic neural network design tools with\nfunctional and performance models of photonic components. In this paper we\ndetail this tool and methodology by using design examples and associated\nresults. We show that adopting this approach enables designers to efficiently\nnavigate the design space and devise hardware-aware systems with alternative\ntechnologies.\n",
        "pdf_link": "http://arxiv.org/pdf/2006.08533v1"
    },
    {
        "title": "Quantum simulation and circuit design for solving multidimensional\n  Poisson equations",
        "authors": [
            "Michael Holzmann",
            "Harald Koestler"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Many methods solve Poisson equations by using grid techniques which\ndiscretize the problem in each dimension. Most of these algorithms are subject\nto the curse of dimensionality, so that they need exponential runtime. In the\npaper \"Quantum algorithm and circuit design solving the Poisson equation\" a\nquantum algorithm is shown running in polylog time to produce a quantum state\nrepresenting the solution of the Poisson equation. In this paper a quantum\nsimulation of an extended circuit design based on this algorithm is made on a\nclassical computer. Our purpose is to test an efficient circuit design which\ncan break the curse of dimensionality on a quantum computer. Due to the\nexponential rise of the Hilbert space this design is optimized on a small\nnumber of qubits. We use Microsoft's Quantum Development Kit and its simulator\nof an ideal quantum computer to validate the correctness of this algorithm.\n",
        "pdf_link": "http://arxiv.org/pdf/2006.09127v1"
    },
    {
        "title": "Colour-Specific Microfluidic Droplet Detection for Molecular\n  Communication",
        "authors": [
            "Max Bartunik",
            "Marco Fleischer",
            "Werner Haselmayr",
            "Jens Kirchner"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Droplet-based microfluidic systems are a promising platform forlab-on-a-chip\n(LoC) applications. These systems can also be used toenhance LoC applications\nwith integrated droplet control information or for data transmission scenarios\nin the context of molecular communication. For both use-cases the detection and\ncharacterisation of droplets in small microfluidic channels is crucial. So far,\nonly complex lab setups with restricted capabilities have been presented as\ndetection devices. We present a new low-cost and portable droplet detector. The\ndevice is used to confidently distinguish between individual droplets in a\ndroplet-based microfluidic system. Using on-off keying a 16-bit sequence is\nsuccessfully transmittedfor the first time with such a setup. Furthermore, the\ndevices capabilities to characterise droplets regarding colour and size are\ndemonstrated. Such an application of a spectral sensor in a microfluidic system\npresents new possibilities, such as colour-coded data transmission or analysis\nof droplet content.\n",
        "pdf_link": "http://arxiv.org/pdf/2006.09774v2"
    },
    {
        "title": "End-to-End Memristive HTM System for Pattern Recognition and Sequence\n  Prediction",
        "authors": [
            "Abdullah M. Zyarah",
            "Kevin Gomez",
            "Dhireesha Kudithipudi"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Neuromorphic systems that learn and predict from streaming inputs hold\nsignificant promise in pervasive edge computing and its applications. In this\npaper, a neuromorphic system that processes spatio-temporal information on the\nedge is proposed. Algorithmically, the system is based on hierarchical temporal\nmemory that inherently offers online learning, resiliency, and fault tolerance.\nArchitecturally, it is a full custom mixed-signal design with an underlying\ndigital communication scheme and analog computational modules. Therefore, the\nproposed system features reconfigurability, real-time processing, low power\nconsumption, and low-latency processing. The proposed architecture is\nbenchmarked to predict on real-world streaming data. The network's mean\nabsolute percentage error on the mixed-signal system is 1.129X lower compared\nto its baseline algorithm model. This reduction can be attributed to device\nnon-idealities and probabilistic formation of synaptic connections. We\ndemonstrate that the combined effect of Hebbian learning and network sparsity\nalso plays a major role in extending the overall network lifespan. We also\nillustrate that the system offers 3.46X reduction in latency and 77.02X\nreduction in power consumption when compared to a custom CMOS digital design\nimplemented at the same technology node. By employing specific low power\ntechniques, such as clock gating, we observe 161.37X reduction in power\nconsumption.\n",
        "pdf_link": "http://arxiv.org/pdf/2006.11958v1"
    },
    {
        "title": "Developing of a photonic hardware platform for brain-inspired computing\n  based on $5\\times5$ VCSEL arrays",
        "authors": [
            "T. Heuser",
            "M. PflÃ¼ger",
            "I. Fischer",
            "J. A. Lott",
            "D. Brunner",
            "S. Reitzenstein"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Brain-inspired computing concepts like artificial neural networks have become\npromising alternatives to classical von Neumann computer architectures.\nPhotonic neural networks target the realizations of neurons, network\nconnections and potentially learning in photonic substrates. Here, we report\nthe development of a nanophotonic hardware platform of fast and\nenergy-efficient photonic neurons via arrays of high-quality vertical cavity\nsurface emitting lasers (VCSELs). The developed $5\\times5$ VCSEL arrays provide\nhigh optical injection locking efficiency through homogeneous fabrication\ncombined with individual control over the laser wavelengths. Injection locking\nis crucial for the reliable processing of information in VCSEL-based photonic\nneurons, and we demonstrate the suitability of the VCSEL arrays by injection\nlocking measurements and current-induced spectral fine-tuning. We find that our\ninvestigated array can readily be tuned to the required spectral homogeneity,\nand as such show that VCSEL arrays based on our technology can act as highly\nenergy efficient and ultra-fast photonic neurons for next generation photonic\nneural networks. Combined with fully parallel photonic networks our substrates\nare promising for ultra-fast operation reaching 10s of GHz bandwidths, and we\nshow that a nonlinear transformation based on our lasers will consume only\nabout 100 fJ per VCSEL, which is highly competitive, compared to other\nplatforms.\n",
        "pdf_link": "http://arxiv.org/pdf/2006.13933v1"
    },
    {
        "title": "Graphene-based Nanoscale Molecular Communication Receiver: Fabrication\n  and Microfluidic Analysis",
        "authors": [
            "Murat Kuscu",
            "Hamideh Ramezani",
            "Ergin Dinc",
            "Shahab Akhavan",
            "Ozgur B. Akan"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Bio-inspired molecular communications (MC), where molecules are used to\ntransfer information, is the most promising technique to realise the Internet\nof Nano Things (IoNT), thanks to its inherent biocompatibility,\nenergy-efficiency, and reliability in physiologically-relevant environments.\nDespite a substantial body of theoretical work concerning MC, the lack of\npractical micro/nanoscale MC devices and MC testbeds has led researchers to\nmake overly simplifying assumptions about the implications of the channel\nconditions and the physical architectures of the practical transceivers in\ndeveloping theoretical models and devising communication methods for MC. On the\nother hand, MC imposes unique challenges resulting from the highly complex,\nnonlinear, time-varying channel properties that cannot be always tackled by\nconventional information and communication tools and technologies (ICT). As a\nresult, the reliability of the existing MC methods, which are mostly adopted\nfrom electromagnetic communications and not validated with practical testbeds,\nis highly questionable. As the first step to remove this discrepancy, in this\nstudy, we report on the fabrication of a nanoscale MC receiver based on\ngraphene field-effect transistor biosensors. We perform its ICT\ncharacterisation in a custom-designed microfluidic MC system with the\ninformation encoded into the concentration of single-stranded DNA molecules.\nThis experimental platform is the first practical implementation of a\nmicro/nanoscale MC system with nanoscale MC receivers, and can serve as a\ntestbed for developing realistic MC methods and IoNT applications.\n",
        "pdf_link": "http://arxiv.org/pdf/2006.15470v2"
    },
    {
        "title": "Hybrid Quantum Computing -- Tabu Search Algorithm for Partitioning\n  Problems: preliminary study on the Traveling Salesman Problem",
        "authors": [
            "Eneko Osaba",
            "Esther Villar-Rodriguez",
            "Izaskun Oregi",
            "Aitor Moreno-Fernandez-de-Leceta"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Quantum Computing is considered as the next frontier in computing, and it is\nattracting a lot of attention from the current scientific community. This kind\nof computation provides to researchers with a revolutionary paradigm for\naddressing complex optimization problems, offering a significant speed\nadvantage and an efficient search ability. Anyway, Quantum Computing is still\nin an incipient stage of development. For this reason, present architectures\nshow certain limitations, which have motivated the carrying out of this paper.\nIn this paper, we introduce a novel solving scheme coined as hybrid Quantum\nComputing - Tabu Search Algorithm. Main pillars of operation of the proposed\nmethod are a greater control over the access to quantum resources, and a\nconsiderable reduction of non-profitable accesses. To assess the quality of our\nmethod, we have used 7 different Traveling Salesman Problem instances as\nbenchmarking set. The obtained outcomes support the preliminary conclusion that\nour algorithm is an approach which offers promising results for solving\npartitioning problems while it drastically reduces the access to quantum\ncomputing resources. We also contribute to the field of Transfer Optimization\nby developing an evolutionary multiform multitasking algorithm as\ninitialization method.\n",
        "pdf_link": "http://arxiv.org/pdf/2012.04984v2"
    },
    {
        "title": "Sorting in Memristive Memory",
        "authors": [
            "Mohsen Riahi Alam",
            "M. Hassan Najafi",
            "Nima TaheriNejad"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Sorting is needed in many application domains. The data is read from memory\nand sent to a general purpose processor or application specific hardware for\nsorting. The sorted data is then written back to the memory. Reading/writing\ndata from/to memory and transferring data between memory and processing unit\nincur a large latency and energy overhead. In this work, we develop, to the\nbest of our knowledge, the first architectures for in-memory sorting of data.\nWe propose two architectures. The first architecture is applicable to the\nconventional format of representing data, weighted binary radix. The second\narchitecture is proposed for the developing unary processing systems where data\nis encoded as uniform unary bitstreams. The two architectures have different\nadvantages and disadvantages, making one or the other more suitable for a\nspecific application. However, the common property of both is a significant\nreduction in the processing time compared to prior sorting designs. Our\nevaluations show on average 37x and 138x energy reduction for binary and unary\ndesigns, respectively, as compared to conventional CMOS off-memory sorting\nsystems.\n",
        "pdf_link": "http://arxiv.org/pdf/2012.09918v3"
    },
    {
        "title": "Coupled oscillator networks for von Neumann and non von Neumann\n  computing",
        "authors": [
            "Michele Bonnin",
            "Fabio Lorenzo Traversa",
            "Fabrizio Bonani"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The frenetic growth of the need for computation performance and efficiency,\nalong with the intrinsic limitations of the current main solutions, is pushing\nthe scientific community towards unconventional, and sometimes even exotic,\nalternatives to the standard computing architectures. In this work we provide a\npanorama of the most relevant alternatives, both according and not the von\nNeumann architecture, highlighting which of the classical challenges, such as\nenergy efficiency and/or computational complexity, they are trying to tackle.\nWe focus on the alternatives based on networks of weakly coupled oscillators.\nThis unconventional approach, already introduced by Goto and Von Neumann in the\n50s, is recently regaining interest with potential applications to both von\nNeumann and non von Neumann type of computing. In this contribution, we present\na general framework based on the phase equation we derive from the description\nof nonlinear weakly coupled oscillators especially useful for computing\napplications. We then use this formalism to design and prove the working\nprinciple and stability assessment of Boolean gates such as NOT and MAJORITY,\nthat can be potentially employed as building blocks for both von Neumann and\nnon-von Neumann architectures.\n",
        "pdf_link": "http://arxiv.org/pdf/2012.12386v1"
    },
    {
        "title": "Graphene oxide based synaptic memristor device for neuromorphic\n  computing",
        "authors": [
            "Dwipak Prasad Sahu",
            "Prabana Jetty",
            "S. Narayana Jammalamadaka"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Brain-inspired neuromorphic computing which consist neurons and synapses,\nwith an ability to perform complex information processing has unfolded a new\nparadigm of computing to overcome the von Neumann bottleneck. Electronic\nsynaptic memristor devices which can compete with the biological synapses are\nindeed significant for neuromorphic computing. In this work, we demonstrate our\nefforts to develop and realize the graphene oxide (GO) based memristor device\nas a synaptic device, which mimic as a biological synapse. Indeed, this device\nexhibits the essential synaptic learning behavior including analog memory\ncharacteristics, potentiation and depression. Furthermore,\nspike-timing-dependent-plasticity learning rule is mimicked by engineering the\npre- and post-synaptic spikes. In addition, non-volatile properties such as\nendurance, retentivity, multilevel switching of the device are explored. These\nresults suggest that Ag/GO/FTO memristor device would indeed be a potential\ncandidate for future neuromorphic computing applications.\n  Keywords: RRAM, Graphene oxide, neuromorphic computing, synaptic device,\npotentiation, depression\n",
        "pdf_link": "http://arxiv.org/pdf/2012.13556v1"
    },
    {
        "title": "Optical Stochastic Computing Architectures Using Photonic Crystal\n  Nanocavities",
        "authors": [
            "Hassnaa El-Derhalli",
            "Lea Constans",
            "Sebastien Le Beux",
            "Alfredo De Rossi",
            "Fabrice Raineri",
            "Sofiene Tahar"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Stochastic computing allows a drastic reduction in hardware complexity using\nserial processing of bit streams. While the induced high computing latency can\nbe overcome using integrated optics technology, the design of realistic optical\nstochastic computing architectures calls for energy efficient switching\ndevices. Photonics Crystal (PhC) nanocavities are $\\mu m^2$ scale devices\noffering 100fJ switching operation under picoseconds-scale switching speed.\nFabrication process allows controlling the Quality factor of each nanocavity\nresonance, leading to opportunities to implement architectures involving\ncascaded gates and multi-wavelength signaling. In this report, we investigate\nthe design of cascaded gates architecture using nanocavities in the context of\nstochastic computing. We propose a transmission model considering key\nnanocavity device parameters, such as Quality factors, resonance wavelength and\nswitching efficiency. The model is calibrated with experimental measurements.\nWe propose the design of XOR gate and multiplexer. We illustrate the use of the\ngates to design an edge detection filter. System-level exploration of laser\npower, bit-stream length and bit-error rate is carried out for the processing\nof gray-scale images. The results show that the proposed architecture leads to\n8.5nJ/pixel energy consumption and 512ns/pixel processing time.\n",
        "pdf_link": "http://arxiv.org/pdf/2102.02064v1"
    },
    {
        "title": "Multi-state MRAM cells for hardware neuromorphic computing",
        "authors": [
            "Piotr Rzeszut",
            "Jakub ChÄciÅski",
            "Ireneusz Brzozowski",
            "SÅawomir ZiÄtek",
            "Witold SkowroÅski",
            "Tomasz Stobiecki"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Magnetic tunnel junctions (MTJ) have been successfully applied in various\nsensing application and digital information storage technologies. Currently, a\nnumber of new potential applications of MTJs are being actively studied,\nincluding high-frequency electronics, energy harvesting or random number\ngenerators. Recently, MTJs have been also proposed in designs of a new\nplatforms for unconventional or bio-inspired computing. In the present work, it\nis shown that serially connected MTJs forming a multi-state memory cell can be\nused in a hardware implementation of a neural computing device. A behavioral\nmodel of the multi-cell is proposed based on the experimentally determined MTJ\nparameters. The main purpose of the mutli-cell is the formation of the\nquantized weights of the network, which can be programmed using the proposed\nelectronic circuit. Mutli-cells are connected to CMOS-based summing amplifier\nand sigmoid function generator, forming an artificial neuron. The operation of\nthe designed network is tested using a recognition of the hand-written digits\nin 20x20 pixel matrix and shows detection ratio comparable to the software\nalgorithm, using the weight stored in a multi-cell consisting of four MTJs or\nmore.\n",
        "pdf_link": "http://arxiv.org/pdf/2102.03415v1"
    },
    {
        "title": "Free-space optical neural network based on thermal atomic nonlinearity",
        "authors": [
            "Albert Ryou",
            "James Whitehead",
            "Maksym Zhelyeznyakov",
            "Paul Anderson",
            "Cem Keskin",
            "Michal Bajcsy",
            "Arka Majumdar"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  As artificial neural networks (ANNs) continue to make strides in wide-ranging\nand diverse fields of technology, the search for more efficient hardware\nimplementations beyond conventional electronics is gaining traction. In\nparticular, optical implementations potentially offer extraordinary gains in\nterms of speed and reduced energy consumption due to intrinsic parallelism of\nfree-space optics. At the same time, a physical nonlinearity, a crucial\ningredient of an ANN, is not easy to realize in free-space optics, which\nrestricts the potential of this platform. This problem is further exacerbated\nby the need to perform the nonlinear activation also in parallel for each data\npoint to preserve the benefit of linear free-space optics. Here, we present a\nfree-space optical ANN with diffraction-based linear weight summation and\nnonlinear activation enabled by the saturable absorption of thermal atoms. We\ndemonstrate, via both simulation and experiment, image classification of\nhandwritten digits using only a single layer and observed 6-percent improvement\nin classification accuracy due to the optical nonlinearity compared to a linear\nmodel. Our platform preserves the massive parallelism of free-space optics even\nwith physical nonlinearity, and thus opens the way for novel designs and wider\ndeployment of optical ANNs.\n",
        "pdf_link": "http://arxiv.org/pdf/2102.04464v1"
    },
    {
        "title": "Towards Memristive Deep Learning Systems for Real-time Mobile Epileptic\n  Seizure Prediction",
        "authors": [
            "Corey Lammie",
            "Wei Xiang",
            "Mostafa Rahimi Azghadi"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The unpredictability of seizures continues to distress many people with\ndrug-resistant epilepsy. On account of recent technological advances,\nconsiderable efforts have been made using different hardware technologies to\nrealize smart devices for the real-time detection and prediction of seizures.\nIn this paper, we investigate the feasibility of using Memristive Deep Learning\nSystems (MDLSs) to perform real-time epileptic seizure prediction on the edge.\nUsing the MemTorch simulation framework and the Children's Hospital Boston\n(CHB)-Massachusetts Institute of Technology (MIT) dataset we determine the\nperformance of various simulated MDLS configurations. An average sensitivity of\n77.4% and a Area Under the Receiver Operating Characteristic Curve (AUROC) of\n0.85 are reported for the optimal configuration that can process\nElectroencephalogram (EEG) spectrograms with 7,680 samples in 1.408ms while\nconsuming 0.0133W and occupying an area of 0.1269mm$^2$ in a 65nm Complementary\nMetal-Oxide-Semiconductor (CMOS) process.\n",
        "pdf_link": "http://arxiv.org/pdf/2102.08555v1"
    },
    {
        "title": "Photonic Convolution Neural Network Based on Interleaved Time-Wavelength\n  Modulation",
        "authors": [
            "Yue Jiang",
            "Wenjia Zhang",
            "Fan Yang",
            "Zuyuan He"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Convolution neural network (CNN), as one of the most powerful and popular\ntechnologies, has achieved remarkable progress for image and video\nclassification since its invention in 1989. However, with the high definition\nvideo-data explosion, convolution layers in the CNN architecture will occupy a\ngreat amount of computing time and memory resources due to high computation\ncomplexity of matrix multiply accumulate operation. In this paper, a novel\nintegrated photonic CNN is proposed based on double correlation operations\nthrough interleaved time-wavelength modulation. Micro-ring based\nmulti-wavelength manipulation and single dispersion medium are utilized to\nrealize convolution operation and replace the conventional optical delay lines.\n200 images are tested in MNIST datasets with accuracy of 85.5% in our photonic\nCNN versus 86.5% in 64-bit computer.We also analyze the computing error of\nphotonic CNN caused by various micro-ring parameters, operation baud rates and\nthe characteristics of micro-ring weighting bank. Furthermore, a tensor\nprocessing unit based on 4x4 mesh with 1.2 TOPS (operation per second when 100%\nutilization) computing capability at 20G baud rate is proposed and analyzed to\nform a paralleled photonic CNN.\n",
        "pdf_link": "http://arxiv.org/pdf/2102.09561v1"
    },
    {
        "title": "Large-scale Quantum Approximate Optimization via Divide-and-Conquer",
        "authors": [
            "Junde Li",
            "Mahabubul Alam",
            "Swaroop Ghosh"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Quantum Approximate Optimization Algorithm (QAOA) is a promising hybrid\nquantum-classical algorithm for solving combinatorial optimization problems.\nHowever, it cannot overcome qubit limitation for large-scale problems.\nFurthermore, the execution time of QAOA scales exponentially with the problem\nsize. We propose a Divide-and-Conquer QAOA (DC-QAOA) to address the above\nchallenges for graph maximum cut (MaxCut) problem. The algorithm works by\nrecursively partitioning a larger graph into smaller ones whose MaxCut\nsolutions are obtained with small-size NISQ computers. The overall solution is\nretrieved from the sub-solutions by applying the combination policy of quantum\nstate reconstruction. Multiple partitioning and reconstruction methods are\nproposed/ compared. DC-QAOA achieves 97.14% approximation ratio (20.32% higher\nthan classical counterpart), and 94.79% expectation value (15.80% higher than\nquantum annealing). DC-QAOA also reduces the time complexity of conventional\nQAOA from exponential to quadratic.\n",
        "pdf_link": "http://arxiv.org/pdf/2102.13288v1"
    },
    {
        "title": "Experimental Body-input Three-stage DC offset Calibration Scheme for\n  Memristive Crossbar",
        "authors": [
            "Charanraj Mohan",
            "L. A. CamuÃ±as-Mesa",
            "Elisa Vianello",
            "Carlo Reita",
            "JosÃ© M. de la Rosa",
            "Teresa Serrano-Gotarredona",
            "BernabÃ© Linares-Barranco"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Reading several ReRAMs simultaneously in a neuromorphic circuit increases\npower consumption and limits scalability. Applying small inference read pulses\nis a vain attempt when offset voltages of the read-out circuit are decisively\nmore. This paper presents an experimental validation of a three-stage\ncalibration scheme to calibrate the DC offset voltage across the rows of the\nmemristive crossbar. The proposed method is based on biasing the body terminal\nof one of the differential pair MOSFETs of the buffer through a series of\ncascaded resistor banks arranged in three stages: coarse, fine and finer\nstages. The circuit is designed in a 130 nm CMOS technology, where the\nOxRAM-based binary memristors are built on top of it. A dedicated PCB and other\nauxiliary boards have been designed for testing the chip. Experimental results\nvalidate the presented approach, which is only limited by mismatch and\nelectrical noise.\n",
        "pdf_link": "http://arxiv.org/pdf/2103.02651v1"
    },
    {
        "title": "Hardware error correction for programmable photonics",
        "authors": [
            "Saumil Bandyopadhyay",
            "Ryan Hamerly",
            "Dirk Englund"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Programmable photonic circuits of reconfigurable interferometers can be used\nto implement arbitrary operations on optical modes, facilitating a flexible\nplatform for accelerating tasks in quantum simulation, signal processing, and\nartificial intelligence. A major obstacle to scaling up these systems is static\nfabrication error, where small component errors within each device accrue to\nproduce significant errors within the circuit computation. Mitigating this\nerror usually requires numerical optimization dependent on real-time feedback\nfrom the circuit, which can greatly limit the scalability of the hardware. Here\nwe present a deterministic approach to correcting circuit errors by locally\ncorrecting hardware errors within individual optical gates. We apply our\napproach to simulations of large scale optical neural networks and infinite\nimpulse response filters implemented in programmable photonics, finding that\nthey remain resilient to component error well beyond modern day process\ntolerances. Our results highlight a new avenue for scaling up programmable\nphotonics to hundreds of modes within current day fabrication processes.\n",
        "pdf_link": "http://arxiv.org/pdf/2103.04993v1"
    },
    {
        "title": "High speed and reconfigurable optronic neural network with digital\n  nonlinear activation",
        "authors": [
            "Qiuhao Wu",
            "Jia Liu",
            "Xiubao Sui",
            "Liping Wang",
            "Qian Chen"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  With its unique parallel processing capability, optical neural network has\nshown low-power consumption in image recognition and speech processing. At\npresent, the manufacturing technology of programmable photonic chip is not\nmature, and the realization of optical neural network in free-space is still a\nhot spot of intelligent optical computing. In this article, based on MNIST\ndatasets and 4f system, three-layer optical neural networks are constructed,\nwhose recognition accuracy can reach 93.66%. Our network is programmable, high\nspeed, reconfigurable and is better than the existing free-space optical neural\nnetwork in terms of spatial complexity.\n",
        "pdf_link": "http://arxiv.org/pdf/2103.07862v2"
    },
    {
        "title": "Towards 6G Holographic Localization: Enabling Technologies and\n  Perspectives",
        "authors": [
            "Ahmed Elzanaty",
            "Anna Guerra",
            "Francesco Guidi",
            "Davide Dardari",
            "Mohamed-Slim Alouini"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  In the last years, we have experienced the evolution of wireless localization\nfrom being a simple add-on feature for enabling specific applications to become\nan essential characteristic of wireless cellular networks, as for\nsixth-generation (6G) cellular networks. This paper illustrates the importance\nof radio localization and its role in all the cellular generations, from\nfirst-generation (1G) to 6G. Also, it speculates about the idea of holographic\nlocalization where the characteristics of electromagnetic (EM) waves, including\nthe spherical wavefront in the near-field, are fully controlled and exploited\nto achieve better wireless localization. Along this line, we briefly overview\npossible technologies, such as large intelligent surfaces, and challenges to\nrealize holographic localization. To corroborate our vision, we also include a\nnumerical example that confirms the potentialities of holographic localization.\n",
        "pdf_link": "http://arxiv.org/pdf/2103.12415v2"
    },
    {
        "title": "QPack: Quantum Approximate Optimization Algorithms as universal\n  benchmark for quantum computers",
        "authors": [
            "Koen Mesman",
            "Zaid Al-Ars",
            "Matthias MÃ¶ller"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  In this paper, we present QPack, a universal benchmark for Noisy\nIntermediate-Scale Quantum (NISQ) computers based on Quantum Approximate\nOptimization Algorithms (QAOA). Unlike other evaluation metrics in the field,\nthis benchmark evaluates not only one, but multiple important aspects of\nquantum computing hardware: the maximum problem size a quantum computer can\nsolve, the required runtime, as well as the achieved accuracy. The applications\nMaxCut, dominating set and traveling salesman are included to provide variation\nin resource requirements. This will allow for a diverse benchmark that promotes\noptimal design considerations, avoiding hardware implementations for specific\napplications. We also discuss the design aspects that are taken in\nconsideration for the QPack benchmark, with critical quantum benchmark\nrequirements in mind. An implementation is presented, providing practical\nmetrics. QPack is presented as a hardware agnostic benchmark by making use of\nthe XACC library. We demonstrate the application of the benchmark on various\nIBM machines, as well as a range of simulators.\n",
        "pdf_link": "http://arxiv.org/pdf/2103.17193v3"
    },
    {
        "title": "Quantum Circuit Resizing",
        "authors": [
            "Movahhed Sadeghi",
            "Soheil Khadirsharbiyani",
            "Mahmut Taylan Kandemir"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Existing quantum systems provide very limited physical qubit counts, trying\nto execute a quantum algorithm/circuit on them that have a higher number of\nlogical qubits than physically available lead to a compile-time error. Given\nthat it is unrealistic to expect existing quantum systems to provide, in near\nfuture, sufficient number of qubits that can accommodate large circuit, there\nis a pressing need to explore strategies that can somehow execute large\ncircuits on small systems. In this paper, first, we perform an analysis to\nidentify the qubits that are most suitable for circuit resizing. Our results\nreveal that, in most quantum programs, there exist qubits that can be reused\nmid-program to serially/sequentially execute the circuit employing fewer\nqubits. Motivated by this observation, we design, implement and evaluate a\ncompiler-based approach that i) identifies the qubits that can be most\nbeneficial for serial circuit execution; ii) selects those qubits to reuse at\neach step of execution for size minimization of the circuit; and iii) minimizes\nMiddle Measurement (MM) delays due to impractical implementation of shots to\nimprove the circuit reliability. Furthermore, since our approach intends to\nexecute the circuits sequentially, the crosstalk errors can also be optimized\nas a result of the reduced number of concurrent gates. The experimental results\nindicate that our proposed approach can (i) execute large circuits that\ninitially cannot fit into small circuits, on small quantum hardware, and (ii)\ncan significantly improve the PST of the results by 2.1X when both original and\nour serialized programs can fit into the target quantum hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/2301.00720v1"
    },
    {
        "title": "20736-node Weighted Max-Cut Problem Solving by Quadrature Photonic\n  Spatial Ising Machine",
        "authors": [
            "Xin Ye",
            "Wenjia Zhang",
            "Shaomeng Wang",
            "Xiaoxuan Yang",
            "Zuyuan He"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  To tackle challenging combinatorial optimization problems, analog computing\nmachines based on the nature-inspired Ising model are attracting increasing\nattentions in order to disruptively overcome the impending limitations on\nconventional electronic computers. Photonic spatial Ising machine has become an\nunique and primitive solution with all-to-all connections to solve large-scale\nMax-cut problems. However, spin configuration and flipping requires two\nindependent sets of spatial light modulators (SLMs) for amplitude and phase\nmodulation, which will lead to tremendous engineering difficulty of optical\nalignment and coupling. We report a novel quadrature photonic spatial-Euler\nIsing machine to realize large-scale and flexible spin-interaction\nconfiguration and spin-flip in a single spatial light modulator, and develop a\nnoise enhancement approach by adding digital white noise onto detected optical\nsignals. We experimentally show that such proposal accelerates solving\n(un)weighted, (non)fully connected, 20736-node Max-cut problems, which offers\nobvious advantages over simulation and heuristic algorithm results in digital\ncomputers.\n",
        "pdf_link": "http://arxiv.org/pdf/2301.04651v2"
    },
    {
        "title": "Roadmap for Unconventional Computing with Nanotechnology",
        "authors": [
            "Giovanni Finocchio",
            "Jean Anne C. Incorvia",
            "Joseph S. Friedman",
            "Qu Yang",
            "Anna Giordano",
            "Julie Grollier",
            "Hyunsoo Yang",
            "Florin Ciubotaru",
            "Andrii Chumak",
            "Azad J. Naeemi",
            "Sorin D. Cotofana",
            "Riccardo Tomasello",
            "Christos Panagopoulos",
            "Mario Carpentieri",
            "Peng Lin",
            "Gang Pan",
            "J. Joshua Yang",
            "Aida Todri-Sanial",
            "Gabriele Boschetto",
            "Kremena Makasheva",
            "Vinod K. Sangwan",
            "Amit Ranjan Trivedi",
            "Mark C. Hersam",
            "Kerem Y. Camsari",
            "Peter L. McMahon",
            "Supriyo Datta",
            "Belita Koiller",
            "Gabriel H. Aguilar",
            "Guilherme P. TemporÃ£o",
            "Davi R. Rodrigues",
            "Satoshi Sunada",
            "Karin Everschor-Sitte",
            "Kosuke Tatsumura",
            "Hayato Goto",
            "Vito Puliafito",
            "Johan Ãkerman",
            "Hiroki Takesue",
            "Massimiliano Di Ventra",
            "Yuriy V. Pershin",
            "Saibal Mukhopadhyay",
            "Kaushik Roy",
            "I-Ting Wang",
            "Wang Kang",
            "Yao Zhu",
            "Brajesh Kumar Kaushik",
            "Jennifer Hasler",
            "Samiran Ganguly",
            "Avik W. Ghosh",
            "William Levy",
            "Vwani Roychowdhury",
            "Supriyo Bandyopadhyay"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  In the \"Beyond Moore's Law\" era, with increasing edge intelligence,\ndomain-specific computing embracing unconventional approaches will become\nincreasingly prevalent. At the same time, adopting a variety of\nnanotechnologies will offer benefits in energy cost, computational speed,\nreduced footprint, cyber resilience, and processing power. The time is ripe for\na roadmap for unconventional computing with nanotechnologies to guide future\nresearch, and this collection aims to fill that need. The authors provide a\ncomprehensive roadmap for neuromorphic computing using electron spins,\nmemristive devices, two-dimensional nanomaterials, nanomagnets, and various\ndynamical systems. They also address other paradigms such as Ising machines,\nBayesian inference engines, probabilistic computing with p-bits, processing in\nmemory, quantum memories and algorithms, computing with skyrmions and spin\nwaves, and brain-inspired computing for incremental learning and\nproblem-solving in severely resource-constrained environments. These approaches\nhave advantages over traditional Boolean computing based on von Neumann\narchitecture. As the computational requirements for artificial intelligence\ngrow 50 times faster than Moore's Law for electronics, more unconventional\napproaches to computing and signal processing will appear on the horizon, and\nthis roadmap will help identify future needs and challenges. In a very fertile\nfield, experts in the field aim to present some of the dominant and most\npromising technologies for unconventional computing that will be around for\nsome time to come. Within a holistic approach, the goal is to provide pathways\nfor solidifying the field and guiding future impactful discoveries.\n",
        "pdf_link": "http://arxiv.org/pdf/2301.06727v2"
    },
    {
        "title": "Non-Hermitian Physics-Inspired Voltage-Controlled Oscillators with\n  Resistive Tuning",
        "authors": [
            "Weidong Cao",
            "Hua Wang",
            "Xuan Zhang"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  This paper presents a non-Hermitian physics-inspired voltage-controlled\noscillator (VCO) topology, which is termed parity-time-symmetric topology. The\nVCO consists of two coupled inductor-capacitor (LC) cores with a balanced gain\nand loss profile. Due to the interplay between the gain/loss and their\ncoupling, an extra degree of freedom is enabled via resistive tuning, which can\nenhance the frequency tuning range (FTR) beyond the bounds of conventional\ncapacitive or inductive tuning. A silicon prototype is implemented in a\nstandard 130 nm bulk CMOS process with a core area of 0.15mm^2. Experimental\nresults show that it achieves a 3.1x FTR improvement and 30% phase noise\nreduction of the baseline VCO with the same amount of capacitive tuning\nability.\n",
        "pdf_link": "http://arxiv.org/pdf/2301.12101v1"
    },
    {
        "title": "A Polymorphic Electro-Optic Logic Gate for High-Speed Reconfigurable\n  Computing Circuits",
        "authors": [
            "Venkata Sai Praneeth Karempudi",
            "Sairam Sri Vatsavai",
            "Ishan Thakkar",
            "Jeffrey Todd Hastings"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  In the wake of dwindling Moore's law, integrated electro-optic (E-O)\ncomputing circuits have shown revolutionary potential to provide progressively\nfaster and more efficient hardware for computing. The E-O circuits for\ncomputing from the literature can operate with minimal latency at high\nbit-rates. However, they face shortcomings due to their operand handling\ncomplexity, non-amortizable high area and static power overheads, and general\nunsuitability for large-scale integration on reticle-limited chips. To\nalleviate these shortcomings, in this paper, we present a microring resonator\n(MRR) based polymorphic E-O logic gate (MRR-PEOLG) that can be dynamically\nprogrammed to implement different logic functions at different times. Our\nMRR-PEOLG can provide compactness and polymorphism to E-O circuits, to\nconsequently improve their operand handling and amortization of area and static\npower overheads. We model our MRR-PEOLG using photonics foundry-validated tools\nto perform frequency and time-domain analysis of its polymorphic logic\nfunctions. Our evaluation shows that the use of our MRR-PEOLG in two E-O\ncircuits from prior works can reduce their area-energy-delay product by up to\n82.6$\\times$. A tutorial on the modeling and simulation of our MRR-PEOLG, along\nwith related codes and files, is available on\nhttps://github.com/uky-UCAT/MRR-PEOLG.\n",
        "pdf_link": "http://arxiv.org/pdf/2301.13626v1"
    },
    {
        "title": "Iterative configuration of programmable unitary converter based on few\n  layer redundant multi-plane light conversion",
        "authors": [
            "Yoshitaka Taguchi",
            "Yunzhuo Wang",
            "Ryota Tanomura",
            "Takuo Tanemura",
            "Yasuyuki Ozeki"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Programmable unitary photonic devices are emerging as promising tools to\nimplement unitary transformation for quantum information processing, machine\nlearning, and optical communication. These devices typically use a rectangular\nmesh of Mach-Zehnder interferometers (MZIs), which has a clear mathematical\nstructure and can be configured deterministically. However, this mesh\narchitecture is sensitive to fabrication errors, and the correction techniques\nare still under investigation. In contrast, the multi-plane light conversion\n(MPLC) architecture is more robust against fabrication errors, but a\ndeterministic method for configuring the converter has not yet been developed\ndue to its complex mathematical structure. In this work, we propose a fast\niterative configuration method for MPLC, following the mathematical review of\nthe matrix distance and proposal of a new norm. We show through numerical\nsimulations that adding a few redundant layers significantly improves the\nconvergence of the MPLC architecture, making it a practical and attractive\noption. We also consider the effects of finite resolution and crosstalk in\nphase shifters in our simulations. In addition, we propose a phase-insensitive\ndistance suited for applications using only intensity detections. Our method\ndemonstrates orders of magnitude better accuracy and a 20-fold speed-up\ncompared to previous approaches.\n",
        "pdf_link": "http://arxiv.org/pdf/2301.13658v2"
    },
    {
        "title": "A Novel Methodology for Thermal Aware Silicon Area Estimation for 2D &\n  3D MPSoCs",
        "authors": [
            "Ramya Menon C.",
            "Vinod Pangracious"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  In a multiprocessor system on chip (MPSoC) IC the processor is one of the\nhighest heat dissipating devices. The temperature generated in an IC may vary\nwith floor plan of the chip. This paper proposes an integration and thermal\nanalysis methodology to extract the peak temperature and temperature\ndistribution of 2-dimensional and 3-dimensional multiprocessor system-on-chip.\nAs we know the peak temperature of chip increases in 3-dimensional structures\ncompared to 2-dimensional ones due to the reduced space in intra-layer and\ninter-layer components. In sub-nanometre scale technologies, it is inevitable\nto analysis the heat developed in individual chip to extract the temperature\ndistribution of the entire chip. With the technology scaling in new generation\nICs more and more components are integrated to a smaller area. Along with the\nother parameters threshold voltage is also scaled down which results in\nexponential increase in leakage current. This has resulted in rise in hotspot\ntemperature value due to increase in leakage power. In this paper, we have\nanalysed the temperature developed in an IC with four identical processors at\n2.4 GHz in different floorplans. The analysis has been done for both 2D and 3D\narrangements. In the 3D arrangement, a three layered structure has been\nconsidered with two Silicon layers and a thermal interface material (TIM) in\nbetween them. Based on experimental results the paper proposes a methodology to\nreduce the peak temperature developed in 2D and 3D integrated circuits .\n",
        "pdf_link": "http://arxiv.org/pdf/1201.3332v1"
    },
    {
        "title": "Towards plant wires",
        "authors": [
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  In experimental laboratory studies we evaluate a possibility of making\nelectrical wires from living plants. In scoping experiments we use lettuce\nseedlings as a prototype model of a plant wire. We approximate an electrical\npotential transfer function by applying direct current voltage to the lettuce\nseedlings and recording output voltage. We analyse oscillation frequencies of\nthe output potential and assess noise immunity of the plant wires. Our findings\nwill be used in future designs of self-growing wetware circuits and devices,\nand integration of plant-based electronic components into future and emergent\nbio-hybrid systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1401.4396v1"
    },
    {
        "title": "Design and Construction of a Brain-Like Computer: A New Class of\n  Frequency-Fractal Computing Using Wireless Communication in a Supramolecular\n  Organic, Inorganic System",
        "authors": [
            "Subrata Ghosh",
            "Krishna Aswani",
            "Surabhi Singh",
            "Satyajit Sahu",
            "Daisuke Fujita",
            "Anirban Bandyopadhyay"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Here, we introduce a new class of computer which does not use any circuit or\nlogic gate. In fact, no program needs to be written: it learns by itself and\nwrites its own program to solve a problem. Godels incompleteness argument is\nexplored here to devise an engine where an astronomically large number of\nIfThen arguments are allowed to grow by self assembly, based on the basic set\nof arguments written in the system, thus, we explore the beyond Turing path of\ncomputing but following a fundamentally different route adopted in the last\nhalf a century old non Turing adventures. Our hardware is a multilayered seed\nstructure. If we open the largest seed, which is the final hardware, we find\nseveral computing seed structures inside, if we take any of them and open,\nthere are several computing seeds inside. We design and synthesize the smallest\nseed, the entire multilayered architecture grows by itself. The electromagnetic\nresonance band of each seed looks similar, but the seeds of any layer shares a\ncommon region in its resonance band with inner and upper layer, hence a chain\nof resonance bands is formed (frequency fractal) connecting the smallest to the\nlargest seed (hence the name invincible rhythm or Ajeya Chhandam in Sanskrit).\n",
        "pdf_link": "http://arxiv.org/pdf/1401.7411v1"
    },
    {
        "title": "Decomposition of Diagonal Hermitian Quantum Gates Using\n  Multiple-Controlled Pauli Z Gates",
        "authors": [
            "Mahboobeh Houshmand",
            "Morteza Saheb Zamani",
            "Mehdi Sedighi",
            "Mona Arabzadeh"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Quantum logic decomposition refers to decomposing a given quantum gate to a\nset of physically implementable gates. An approach has been presented to\ndecompose arbitrary diagonal quantum gates to a set of multiplexed-rotation\ngates around z axis. In this paper, a special class of diagonal quantum gates,\nnamely diagonal Hermitian quantum gates, is considered and a new perspective to\nthe decomposition problem with respect to decomposing these gates is presented.\nIt is first shown that these gates can be decomposed to a set that solely\nconsists of multiple-controlled Z gates. Then a binary representation for the\ndiagonal Hermitian gates is introduced. It is shown that the binary\nrepresentations of multiple-controlled Z gates form a basis for the vector\nspace that is produced by the binary representations of all diagonal Hermitian\nquantum gates. Moreover, the problem of decomposing a given diagonal Hermitian\ngate is mapped to the problem of writing its binary representation in the\nspecific basis mentioned above. Moreover, CZ gate is suggested to be the\ntwo-qubit gate in the decomposition library, instead of previously used CNOT\ngate. Experimental results show that the proposed approach can lead to circuits\nwith lower costs in comparison with the previous ones.\n",
        "pdf_link": "http://arxiv.org/pdf/1405.6741v1"
    },
    {
        "title": "A framework for reversible circuit complexity",
        "authors": [
            "Mathias Soeken",
            "Nabila Abdessaied",
            "Rolf Drechsler"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Reversible single-target gates are a generalization of Toffoli gates which\nare a helpful formal representation for the description of synthesis algorithms\nbut are too general for an actual implementation based on some technology.\nThere is an exponential lower bound on the number of Toffoli gates required to\nimplement any reversible function, however, there is also a linear upper bound\non the number of single-target gates which can be proven using a constructive\nproof based on a former presented synthesis algorithm. Since single-target\ngates can be mapped to a cascade of Toffoli gates, this synthesis algorithm\nprovides an interesting framework for reversible circuit complexity. The paper\nmotivates this framework and illustrates first possible applications based on\nit.\n",
        "pdf_link": "http://arxiv.org/pdf/1407.5878v1"
    },
    {
        "title": "Redesigning Commercial Floating-Gate Memory for Analog Computing\n  Applications",
        "authors": [
            "F. Merrikh Bayat",
            "X. Guo",
            "H. A. Ommani",
            "N. Do",
            "K. K. Likharev",
            "D. B. Strukov"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  We have modified a commercial NOR flash memory array to enable high-precision\ntuning of individual floating-gate cells for analog computing applications. The\nmodified array area per cell in a 180 nm process is about 1.5 um^2. While this\narea is approximately twice the original cell size, it is still at least an\norder of magnitude smaller than in the state-of-the-art analog circuit\nimplementations. The new memory cell arrays have been successfully tested, in\nparticular confirming that each cell may be automatically tuned, with ~1%\nprecision, to any desired subthreshold readout current value within an almost\nthree-orders-of-magnitude dynamic range, even using an unoptimized tuning\nalgorithm. Preliminary results for a four-quadrant vector-by-matrix multiplier,\nimplemented with the modified memory array gate-coupled with additional\nperipheral floating-gate transistors, show highly linear transfer\ncharacteristics over a broad range of input currents.\n",
        "pdf_link": "http://arxiv.org/pdf/1410.4781v1"
    },
    {
        "title": "Actin automata with memory",
        "authors": [
            "Ramon Alonso-Sanz",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Actin is a globular protein which forms long polar filaments in eukaryotic.\nThe actin filaments play roles of cytoskeleton, motility units , information\nprocessing and learning. We model actin filament as a double chain of finite\nstate machines, nodes, which take states `0' and `1'. The states are\nabstractions of absence and presence of a sub-threshold charge on an actin\nunits corresponding to the nodes. All nodes update their state in parallel in\ndiscrete time. A node updates its current state depending on states of two\nclosest neighbours in the node chain and two closest neighbours in the\ncomplementary chain. Previous models of actin automata considered momentary\nstate transitions of nodes. We enrich the actin automata model by assuming that\nstates of nodes depends not only on the current states of neighbouring node but\nalso on their past states. Thus, we assess the effect of memory of past states\non the dynamics of acting automata. We demonstrate in computational experiments\nthat memory slows down propagation of perturbations, decrease entropy of\nspace-time patterns generated, transforms travelling localisations to\nstationary oscillators, and stationary oscillations to still patterns.\n",
        "pdf_link": "http://arxiv.org/pdf/1601.00455v1"
    },
    {
        "title": "Universal Coating for Programmable Matter",
        "authors": [
            "Zahra Derakhshandeh",
            "Robert Gmyr",
            "Andrea W. Richa",
            "Christian Scheideler",
            "Thim Strothmann"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  The idea behind universal coating is to have a thin layer of a specific\nsubstance covering an object of any shape so that one can measure a certain\ncondition (like temperature or cracks) at any spot on the surface of the object\nwithout requiring direct access to that spot. We study the universal coating\nproblem in the context of self-organizing programmable matter consisting of\nsimple computational elements, called particles, that can establish and release\nbonds and can actively move in a self-organized way. Based on that matter, we\npresent a worst-case work-optimal universal coating algorithm that uniformly\ncoats any object of arbitrary shape and size that allows a uniform coating. Our\nparticles are anonymous, do not have any global information, have constant-size\nmemory, and utilize only local interactions.\n",
        "pdf_link": "http://arxiv.org/pdf/1601.01008v1"
    },
    {
        "title": "Towards Programmable Network Dynamics: A Chemistry-Inspired Abstraction\n  for Hardware Design",
        "authors": [
            "Massimo Monti",
            "Manolis Sifalakis",
            "Christian F. Tschudin",
            "Marco Luise"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Chemical algorithms are statistical algorithms described and represented as\nchemical reaction networks. They are particularly attractive for traffic\nshaping and general control of network dynamics; they are analytically\ntractable, they reinforce a strict state-to-dynamics relationship, they have\nconfigurable stability properties, and they are directly implemented in\nstate-space using a high-level (graphical) representation.\n  In this paper, we present a direct implementation of chemical algorithms on\nFPGA hardware. Besides substantially improving performance, we have achieved\nhardware-level programmability and re-configurability of these algorithms at\nruntime (not interrupting servicing) and in realtime (with sub-second latency).\nThis opens an interesting perspective for expanding the currently limited scope\nof software defined networking and network virtualisation solutions, to include\nprogrammable control of network dynamics.\n",
        "pdf_link": "http://arxiv.org/pdf/1601.05356v1"
    },
    {
        "title": "Unconditionally secure credit/debit card chip scheme and physical\n  unclonable function",
        "authors": [
            "Laszlo Bela Kish",
            "Kamran Entesari",
            "Claes-Goran Granqvist",
            "Chiman Kwan"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  The statistical-physics-based Kirchhoff-law-Johnson-noise (KLJN) key exchange\noffers a new and simple unclonable system for credit/debit card chip\nauthentication and payment. The key exchange, the authentication and the\ncommunication are unconditionally secure so that neither mathematics- nor\nstatistics-based attacks are able to crack the scheme. The ohmic connection and\nthe short wiring lengths between the chips in the card and the terminal\nconstitute an ideal setting for the KLJN protocol, and even its simplest\nversions offer unprecedented security and privacy for credit/debit card chips\nand applications of physical unclonable functions.\n",
        "pdf_link": "http://arxiv.org/pdf/1605.02355v2"
    },
    {
        "title": "Well-Posed Models of Memristive Devices",
        "authors": [
            "Tianshi Wang",
            "Jaijeet Roychowdhury"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Existing compact models for memristive devices (including RRAM and CBRAM) all\nsuffer from issues related to mathematical ill-posedness and/or improper\nimplementation. This limits their value for simulation and design and in some\ncases, results in qualitatively unphysical predictions. We identify the causes\nof ill-posedness in these models. We then show how memristive devices in\ngeneral can be modelled using only continuous/smooth primitives in such a way\nthat they always respect physical bounds for filament length and also feature\nwell-defined and correct DC behaviour. We show how to express these models\nproperly in languages like Verilog-A and ModSpec (MATLAB). We apply these\nmethods to correct previously published RRAM and memristor models and make them\nwell posed. The result is a collection of memristor models that may be dubbed\n\"simulation-ready\", i.e., that feature the right physical characteristics and\nare suitable for robust and consistent simulation in DC, AC, transient, etc.,\nanalyses. We provide implementations of these models in both ModSpec/MATLAB and\nVerilog-A.\n",
        "pdf_link": "http://arxiv.org/pdf/1605.04897v1"
    },
    {
        "title": "Optimizing Teleportation Cost in Distributed Quantum Circuits",
        "authors": [
            "Mariam Zomorodi-Moghadam",
            "Monireh Houshmand",
            "Mahboobeh Houshmand"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  The presented work provides a procedure for optimizing the communication cost\nof a distributed quantum circuit (DQC) in terms of the number of qubit\nteleportations. Because of technology limitations which do not allow large\nquantum computers to work as a single processing element, distributed quantum\ncomputation is an appropriate solution to overcome this difficulty. Previous\nstudies have applied ad-hoc solutions to distribute a quantum system for\nspecial cases and applications. In this study, a general approach is proposed\nto optimize the number of teleportations for a DQC consisting of two spatially\nseparated and long-distance quantum subsystems. To this end, different\nconfigurations of locations for executing gates whose qubits are in distinct\nsubsystems are considered and for each of these configurations, the proposed\nalgorithm is run to find the minimum number of required teleportations.\nFinally, the configuration which leads to the minimum number of teleportations\nis reported. The proposed method can be used as an automated procedure to find\nthe configuration with the optimal communication cost for the DQC.\n",
        "pdf_link": "http://arxiv.org/pdf/1605.07935v1"
    },
    {
        "title": "Wireless Optogenetic Nanonetworks: Device Model and Charging Protocols",
        "authors": [
            "Stefanus A. Wirdatmadja",
            "Michael Taynnan Barros",
            "Yevgeni Koucheryavy",
            "Josep Miquel Jornet",
            "Sasitharan Balasubramaniam"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  In recent years, numerous research efforts have been dedicated towards\ndeveloping efficient implantable devices for brain stimulation. However, there\nare limitations and challenges with the current technologies. Firstly, the\nstimulation of neurons currently is possible through implantable electrodes but\nlimited to a population of neurons. Secondly, a major hurdle lies in developing\nminiature devices that can last for a lifetime in the patient's brain. In\nparallel, Optogenetics has emerged proposing the stimulation of neurons using\nlight by means of optical fibers inserted through the skull. Many challenges\nare thus introduced in terms of suitability to patient's lifestyle and\nbiocompatibility. We have recently proposed the concept of wireless optogenetic\nnanonetworking devices (WiOptND), addressing these long-term deployment\nproblems, and at the same time targeting single neuron stimulation [1]. The\nWiOptND is equipped with a miniature LED that is able to stimulate a\ngenetically engineered neuron while harvesting energy from ultrasonic\nvibrations. This paper investigates how light propagates in the brain tissue,\nand based on the power required to emit sufficient intensity for stimulation,\nan energy harvesting circuitry is designed. A number of charging protocols are\nalso proposed to maximize energy efficiency while ensuring minimum number of\nneural spike misfirings. These protocols include the Charge and Fire, the\nPredictive Sliding Detection Window, and its variant Markov-Chain based\nTime-Delay Patterns. Simulation results show the drop of stimulation ratio for\n25% and more stable trend in its efficiency ratio are exhibited on Markov-Chain\nbased Time-Delay Patterns compared to Change and Fire. The results show the\nfeasibility of utilizing WiOptND for long-term implants, and a new direction\ntowards precise stimulation of neurons in the cortical columns of the brain.\n",
        "pdf_link": "http://arxiv.org/pdf/1706.06495v1"
    },
    {
        "title": "Analog CMOS-based Resistive Processing Unit for Deep Neural Network\n  Training",
        "authors": [
            "Seyoung Kim",
            "Tayfun Gokmen",
            "Hyung-Min Lee",
            "Wilfried E. Haensch"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Recently we have shown that an architecture based on resistive processing\nunit (RPU) devices has potential to achieve significant acceleration in deep\nneural network (DNN) training compared to today's software-based DNN\nimplementations running on CPU/GPU. However, currently available device\ncandidates based on non-volatile memory technologies do not satisfy all the\nrequirements to realize the RPU concept. Here, we propose an analog CMOS-based\nRPU design (CMOS RPU) which can store and process data locally and can be\noperated in a massively parallel manner. We analyze various properties of the\nCMOS RPU to evaluate the functionality and feasibility for acceleration of DNN\ntraining.\n",
        "pdf_link": "http://arxiv.org/pdf/1706.06620v1"
    },
    {
        "title": "Memristor-based Synaptic Sampling Machines",
        "authors": [
            "Irina Dolzhikova",
            "Khaled Salama",
            "Vipin Kizheppatt",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Synaptic Sampling Machine (SSM) is a type of neural network model that\nconsiders biological unreliability of the synapses. We propose the circuit\ndesign of the SSM neural network which is realized through the memristive-CMOS\ncrossbar structure with the synaptic sampling cell (SSC) being used as a basic\nstochastic unit. The increase in the edge computing devices in the Internet of\nthings era, drives the need for hardware acceleration for data processing and\ncomputing. The computational considerations of the processing speed and\npossibility for the real-time realization pushes the synaptic sampling\nalgorithm that demonstrated promising results on software for hardware\nimplementation.\n",
        "pdf_link": "http://arxiv.org/pdf/1808.00679v1"
    },
    {
        "title": "Applications of molecular communications to medicine: a survey",
        "authors": [
            "Luca Felicetti",
            "Mauro Femminella",
            "Gianluca Reali",
            "Pietro LiÃ²"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In recent years, progresses in nanotechnology have established the\nfoundations for implementing nanomachines capable of carrying out simple but\nsignificant tasks. Under this stimulus, researchers have been proposing various\nsolutions for realizing nanoscale communications, considering both\nelectromagnetic and biological communications. Their aim is to extend the\ncapabilities of nanodevices, so as to enable the execution of more complex\ntasks by means of mutual coordination, achievable through communications.\nHowever, although most of these proposals show how devices can communicate at\nthe nanoscales, they leave in the background specific applications of these new\ntechnologies. Thus, this paper shows an overview of the actual and potential\napplications that can rely on a specific class of such communications\ntechniques, commonly referred to as molecular communications. In particular, we\nfocus on health-related applications. This decision is due to the rapidly\nincreasing interests of research communities and companies to minimally\ninvasive, biocompatible, and targeted health-care solutions. Molecular\ncommunication techniques have actually the potentials of becoming the main\ntechnology for implementing advanced medical solution. Hence, in this paper we\nprovide a taxonomy of potential applications, illustrate them in some details,\nalong with the existing open challenges for them to be actually deployed, and\ndraw future perspectives.\n",
        "pdf_link": "http://arxiv.org/pdf/1808.04242v1"
    },
    {
        "title": "Magnetic Nanoparticle Based Molecular Communication in Microfluidic\n  Environments",
        "authors": [
            "Wayan Wicke",
            "Arman Ahmadzadeh",
            "Vahid Jamali",
            "Harald Unterweger",
            "Christoph Alexiou",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The possibility to guide and control magnetic nanoparticles in a non-invasive\nmanner has spawned various applications in biotechnology such as targeted drug\ndelivery and sensing of biological substances. These applications are\nfacilitated by the engineering of the size, selective chemical reactivity, and\ngeneral chemical composition of the employed particles. Motivated by their\nwidespread use and favorable properties, in this paper, we provide a\ntheoretical study of the potential benefits of magnetic nanoparticles for the\ndesign of molecular communication systems. In particular, we consider magnetic\nnanoparticle based communication in a microfluidic channel where an external\nmagnetic field is employed to attract the information-carrying particles to the\nreceiver. We show that the particle transport affected by Brownian motion,\nfluid flow, and an external magnetic field can be mathematically modeled as\ndiffusion with drift. Thereby, we reveal that the key parameters determining\nthe magnetic force are the particle size and the magnetic field gradient.\nMoreover, we derive an analytical expression for the channel impulse response,\nwhich is used to evaluate the potential gain in the expected number of observed\nnanoparticles due to the magnetic field. Furthermore, adopting the symbol error\nrate as performance metric, we show that using magnetic nanoparticles can\nenable reliable communication in the presence of disruptive fluid flow.\nNumerical results obtained by particle-based simulation validate the accuracy\nof the derived analytical expressions.\n",
        "pdf_link": "http://arxiv.org/pdf/1808.05147v2"
    },
    {
        "title": "Memristor - The fictional circuit element",
        "authors": [
            "Isaac Abraham"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The memory resistor abbreviated memristor was a harmless postulate in 1971.\nIn the decade since 2008, a device claiming to be the missing memristor is on\nthe prowl, seeking recognition as a fundamental circuit element, sometimes\nwanting electronics textbooks to be rewritten, always promising remarkable\ndigital, analog and neuromorphic computing possibilities. A systematic\ndiscussion about the fundamental nature of the device is almost universally\nabsent. This report investigates the assertion that the memristor is a\nfundamental passive circuit element, from the perspective that electrical\nengineering is the science of charge management. With a periodic table of\nfundamental elements, we demonstrate that there can only be three fundamental\npassive circuit elements. The ideal memristor is shown to be an unphysical\nactive device. A vacancy transport model further reveals that a physically\nrealizable memristor is a nonlinear composition of two resistors with active\nhysteresis.\n",
        "pdf_link": "http://arxiv.org/pdf/1808.05982v1"
    },
    {
        "title": "High-Accuracy and Fault Tolerant Stochastic Inner Product Design",
        "authors": [
            "Werner Haselmayr",
            "Daniel Wiesinger",
            "Michael Lunglmayr"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In this work, we present a novel inner product design for stochastic\ncomputing. Stochastic computing is an emerging computing technique, that\nencodes a number in the probability of observing a one in a random bit stream.\nThis leads to reduced hardware costs and high error tolerance. The proposed\ninner product design is based on a two-line bipolar encoding format and applies\nsequential processing of the input in a central accumulation unit. Sequential\nprocessing significantly increases the computation accuracy, since it allows\nfor preliminary cancelation of carry bits. Moreover, the central accumulation\nunit gives a much better scalability compared to conventional adder tree\napproaches. We show that the proposed inner product design outperforms\nstate-of-the-art designs in terms of hardware costs for high accuracy\nrequirements and fault tolerance.\n",
        "pdf_link": "http://arxiv.org/pdf/1808.06500v2"
    },
    {
        "title": "Driven tabu search: a quantum inherent optimisation",
        "authors": [
            "Carla Silva",
            "InÃªs Dutra",
            "Marcus S. Dahlem"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Quantum computers are different from binary digital electronic computers\nbased on transistors. Common digital computing encodes the data into binary\ndigits (bits), each of which is always in one of two definite states (0 or 1),\nquantum computation uses quantum bits (qubits). A circuit-based qubit quantum\ncomputer exists and is available for experiments via cloud, the IBM quantum\nexperience project. We implemented a Quantum Tabu Search in order to obtain a\nquantum combinatorial optimisation, suggesting that an\nentanglement-metaheuristic can display optimal solutions and accelerate the\noptimisation process by using entangled states. We show by building optimal\ncoupling maps that the distribution of our results gave similar shape as shown\nprevious results in an existing teleport circuit. Our research aims to find\nwhich graph of coupling better matches a quantum circuit.\n",
        "pdf_link": "http://arxiv.org/pdf/1808.08429v1"
    },
    {
        "title": "Learning in Memristive Neural Network Architectures using Analog\n  Backpropagation Circuits",
        "authors": [
            "Olga Krestinskaya",
            "Khaled Nabil Salama",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The on-chip implementation of learning algorithms would speed-up the training\nof neural networks in crossbar arrays. The circuit level design and\nimplementation of backpropagation algorithm using gradient descent operation\nfor neural network architectures is an open problem. In this paper, we proposed\nthe analog backpropagation learning circuits for various memristive learning\narchitectures, such as Deep Neural Network (DNN), Binary Neural Network (BNN),\nMultiple Neural Network (MNN), Hierarchical Temporal Memory (HTM) and\nLong-Short Term Memory (LSTM). The circuit design and verification is done\nusing TSMC 180nm CMOS process models, and TiO2 based memristor models. The\napplication level validations of the system are done using XOR problem, MNIST\ncharacter and Yale face image databases\n",
        "pdf_link": "http://arxiv.org/pdf/1808.10631v1"
    },
    {
        "title": "Programmable Memristive Threshold Logic Gate Array",
        "authors": [
            "Olga Krestinskaya",
            "Akshay Kumar Maan",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  This paper proposes the implementation of programmable threshold logic gate\n(TLG) crossbar array based on modified TLG cells for high speed processing and\ncomputation. The proposed TLG array operation does not depend on input signal\nand time pulses, comparing to the existing architectures. The circuit is\nimplemented using TSMC $180nm$ CMOS technology. The on-chip area and power\ndissipation of the simulated $3\\times 4$ TLG array is $1463 \\mu m^2$ and $425\n\\mu W$, respectively.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.00419v1"
    },
    {
        "title": "Tackling the Qubit Mapping Problem for NISQ-Era Quantum Devices",
        "authors": [
            "Gushu Li",
            "Yufei Ding",
            "Yuan Xie"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Due to little consideration in the hardware constraints, e.g., limited\nconnections between physical qubits to enable two-qubit gates, most quantum\nalgorithms cannot be directly executed on the Noisy Intermediate-Scale Quantum\n(NISQ) devices. Dynamically remapping logical qubits to physical qubits in the\ncompiler is needed to enable the two-qubit gates in the algorithm, which\nintroduces additional operations and inevitably reduces the fidelity of the\nalgorithm. Previous solutions in finding such remapping suffer from high\ncomplexity, poor initial mapping quality, and limited flexibility and\ncontrollability.\n  To address these drawbacks mentioned above, this paper proposes a SWAP-based\nBidiREctional heuristic search algorithm SABRE, which is applicable to NISQ\ndevices with arbitrary connections between qubits. By optimizing every search\nattempt,globally optimizing the initial mapping using a novel reverse traversal\ntechnique, introducing the decay effect to enable the trade-off between the\ndepth and the number of gates of the entire algorithm, SABRE outperforms the\nbest known algorithm with exponential speedup and comparable or better results\non various benchmarks.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.02573v2"
    },
    {
        "title": "p-Bits for Probabilistic Spin Logic",
        "authors": [
            "Kerem Y. Camsari",
            "Brian M. Sutton",
            "Supriyo Datta"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  We introduce the concept of a probabilistic or p-bit, intermediate between\nthe standard bits of digital electronics and the emerging q-bits of quantum\ncomputing. We show that low barrier magnets or LBM's provide a natural physical\nrepresentation for p-bits and can be built either from perpendicular magnets\n(PMA) designed to be close to the in-plane transition or from circular in-plane\nmagnets (IMA). Magnetic tunnel junctions (MTJ) built using LBM's as free layers\ncan be combined with standard NMOS transistors to provide three-terminal\nbuilding blocks for large scale probabilistic circuits that can be designed to\nperform useful functions. Interestingly, this three-terminal unit looks just\nlike the 1T/MTJ device used in embedded MRAM technology, with only one\ndifference: the use of an LBM for the MTJ free layer. We hope that the concept\nof p-bits and p-circuits will help open up new application spaces for this\nemerging technology. However, a p-bit need not involve an MTJ, any fluctuating\nresistor could be combined with a transistor to implement it, while completely\ndigital implementations using conventional CMOS technology are also possible.\nThe p-bit also provides a conceptual bridge between two active but disjoint\nfields of research, namely stochastic machine learning and quantum computing.\nFirst, there are the applications that are based on the similarity of a p-bit\nto the binary stochastic neuron (BSN), a well-known concept in machine\nlearning. Three-terminal p-bits could provide an efficient hardware accelerator\nfor the BSN. Second, there are the applications that are based on the p-bit\nbeing like a poor man's q-bit. Initial demonstrations based on full SPICE\nsimulations show that several optimization problems including quantum annealing\nare amenable to p-bit implementations which can be scaled up at room\ntemperature using existing technology.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.04028v2"
    },
    {
        "title": "High-Accuracy Inference in Neuromorphic Circuits using Hardware-Aware\n  Training",
        "authors": [
            "Borna Obradovic",
            "Titash Rakshit",
            "Ryan Hatcher",
            "Jorge A. Kittl",
            "Mark S. Rodder"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Neuromorphic Multiply-And-Accumulate (MAC) circuits utilizing synaptic weight\nelements based on SRAM or novel Non-Volatile Memories (NVMs) provide a\npromising approach for highly efficient hardware representations of neural\nnetworks. NVM density and robustness requirements suggest that off-line\ntraining is the right choice for \"edge\" devices, since the requirements for\nsynapse precision are much less stringent. However, off-line training using\nideal mathematical weights and activations can result in significant loss of\ninference accuracy when applied to non-ideal hardware. Non-idealities such as\nmulti-bit quantization of weights and activations, non-linearity of weights,\nfinite max/min ratios of NVM elements, and asymmetry of positive and negative\nweight components all result in degraded inference accuracy. In this work, it\nis demonstrated that non-ideal Multi-Layer Perceptron (MLP) architectures using\nlow bitwidth weights and activations can be trained with negligible loss of\ninference accuracy relative to their Floating Point-trained counterparts using\na proposed off-line, continuously differentiable HW-aware training algorithm.\nThe proposed algorithm is applicable to a wide range of hardware models, and\nuses only standard neural network training methods. The algorithm is\ndemonstrated on the MNIST and EMNIST datasets, using standard MLPs.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.04982v1"
    },
    {
        "title": "Biological plausibility and stochasticity in scalable VO2 active\n  memristor neurons",
        "authors": [
            "Wei Yi",
            "Kenneth K. Tsang",
            "Stephen K. Lam",
            "Xiwei Bai",
            "Jack A. Crowell",
            "Elias A. Flores"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Neuromorphic networks of artificial neurons and synapses can solve\ncomputational hard problems with energy efficiencies unattainable for von\nNeumann architectures. For image processing, silicon neuromorphic processors\noutperform graphic processing units (GPUs) in energy efficiency by a large\nmargin, but they deliver much lower chip-scale throughput. The\nperformance-efficiency dilemma for silicon processors may not be overcome by\nMoore's law scaling of complementary metal-oxide-semiconductor (CMOS)\nfield-effect transistors. Scalable and biomimetic active memristor neurons and\npassive memristor synapses form a self-sufficient basis for a transistorless\nneural network. However, previous demonstrations of memristor neurons only\nshowed simple integrate-and-fire (I&F) behaviors and did not reveal the rich\ndynamics and computational complexity of biological neurons. Here we show that\nneurons built with nanoscale vanadium dioxide active memristors possess all\nthree classes of excitability and most of the known biological neuronal\ndynamics, and are intrinsically stochastic. With the favorable size and power\nscaling, there is a path toward an all-memristor neuromorphic cortical\ncomputer.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.07867v1"
    },
    {
        "title": "Internet of NanoThings: Concepts and Applications",
        "authors": [
            "Ebtesam Almazrouei",
            "Raed M. Shubair",
            "Fabrice Saffre"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  This chapter focuses on Internet of Things from the nanoscale point of view.\nThe chapter starts with section 1 which provides an introduction of nanothings\nand nanotechnologies. The nanoscale communication paradigms and the different\napproaches are discussed for nanodevices development. Nanodevice\ncharacteristics are discussed and the architecture of wireless nanodevices are\noutlined. Section 2 describes Internet of NanoThing(IoNT), its network\narchitecture, and the challenges of nanoscale communication which is essential\nfor enabling IoNT. Section 3 gives some practical applications of IoNT. The\ninternet of Bio-NanoThing (IoBNT) and relevant biomedical applications are\ndiscussed. Other Applications such as military, industrial, and environmental\napplications are also outlined.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.08914v1"
    },
    {
        "title": "Wafer Quality Inspection using Memristive LSTM, ANN, DNN and HTM",
        "authors": [
            "Kazybek Adam",
            "Kamilya Smagulova",
            "Olga Krestinskaya",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The automated wafer inspection and quality control is a complex and\ntime-consuming task, which can speed up using neuromorphic memristive\narchitectures, as a separate inspection device or integrating directly into\nsensors. This paper presents the performance analysis and comparison of\ndifferent neuromorphic architectures for patterned wafer quality inspection and\nclassification. The application of non-volatile memristive devices in these\narchitectures ensures low power consumption, small on-chip area scalability. We\ndemonstrate that Long-Short Term Memory (LSTM) outperforms other architectures\nfor the same number of training iterations, and has relatively low on-chip area\nand power consumption.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.10438v1"
    },
    {
        "title": "Supervised learning of an opto-magnetic neural network with ultrashort\n  laser pulses",
        "authors": [
            "A. Chakravarty",
            "J. H. Mentink",
            "C. S. Davies",
            "K. T. Yamada",
            "A. V. Kimel",
            "Th. Rasing"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The explosive growth of data and its related energy consumption is pushing\nthe need to develop energy-efficient brain-inspired schemes and materials for\ndata processing and storage. Here, we demonstrate experimentally that Co/Pt\nfilms can be used as artificial synapses by manipulating their magnetization\nstate using circularly-polarized ultrashort optical pulses at room temperature.\nWe also show an efficient implementation of supervised perceptron learning on\nan opto-magnetic neural network, built from such magnetic synapses.\nImportantly, we demonstrate that the optimization of synaptic weights can be\nachieved using a global feedback mechanism, such that the learning does not\nrely on external storage or additional optimization schemes. These results\nsuggest there is high potential for realizing artificial neural networks using\noptically-controlled magnetization in technologically relevant materials, that\ncan learn not only fast but also energy-efficient.\n",
        "pdf_link": "http://arxiv.org/pdf/1811.01375v2"
    },
    {
        "title": "SkyLogic - A proposal for a skyrmion logic device",
        "authors": [
            "Meghna G. Mankalale",
            "Zhengyang Zhao",
            "Jian-Ping Wang",
            "Sachin S. Sapatnekar"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  This work proposes a novel logic device (SkyLogic) based on skyrmions, which\nare magnetic vortex-like structures that have low depinning current density and\nare robust to defects. A charge current sent through a polarizer ferromagnet\n(P-FM) nucleates a skyrmion at the input end of an intra-gate FM interconnect\nwith perpendicular magnetic anisotropy (PMA-FM). The output end of the PMA--FM\nforms the free layer of an MTJ stack. A spin Hall metal (SHM) is placed beneath\nthe PMA-FM. The skyrmion is propagated to the output end of the PMA-FM by\npassing a charge current through the SHM. The resistance of the MTJ stack is\nlow (high) when a skyrmion is present (absent) in the free layer, thereby\nrealizing an inverter. A framework is developed to analyze the performance of\nthe SkyLogic device. A circuit-level technique is developed that counters the\ntransverse displacement of skyrmion in the PMA-FM and allows use of high\ncurrent densities for fast propagation. The design space exploration of the\nPMA-FM material parameters is performed to obtain an optimal design point. At\nthe optimal point, we obtain an inverter delay of 434 ps with a switching\nenergy of 7.1 fJ.\n",
        "pdf_link": "http://arxiv.org/pdf/1811.02016v1"
    },
    {
        "title": "Solving SAT and MaxSAT with a Quantum Annealer: Foundations, Encodings,\n  and Preliminary Results",
        "authors": [
            "Zhengbing Bian",
            "Fabian Chudak",
            "William Macready",
            "Aidan Roy",
            "Roberto Sebastiani",
            "Stefano Varotti"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Quantum annealers (QAs) are specialized quantum computers that minimize\nobjective functions over discrete variables by physically exploiting quantum\neffects. Current QA platforms allow for the optimization of quadratic\nobjectives defined over binary variables (qubits), also known as Ising\nproblems. In the last decade, QA systems as implemented by D-Wave have scaled\nwith Moore-like growth. Current architectures provide 2048 sparsely-connected\nqubits, and continued exponential growth is anticipated, together with\nincreased connectivity. We explore the feasibility of such architectures for\nsolving SAT and MaxSAT problems as QA systems scale. We develop techniques for\neffectively encoding SAT -and, with some limitations, MaxSAT- into Ising\nproblems compatible with sparse QA architectures. We provide the theoretical\nfoundations for this mapping, and present encoding techniques that combine\noffline Satisfiability and Optimization Modulo Theories with on-the-fly\nplacement and routing. Preliminary empirical tests on a current generation\n2048-qubit D-Wave system support the feasibility of the approach for certain\nSAT and MaxSAT problems.\n",
        "pdf_link": "http://arxiv.org/pdf/1811.02524v1"
    },
    {
        "title": "Molecular computers",
        "authors": [
            "Marius Buliga"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  We propose the chemlambda artificial chemistry, whose behavior strongly\nsuggests that real molecules which embed Interaction Nets patterns and real\nchemical reactions which resemble Interaction Nets graph rewrites could be a\nrealistic path towards molecular computers, in the sense explained in the\narticle.\n",
        "pdf_link": "http://arxiv.org/pdf/1811.04960v1"
    },
    {
        "title": "A Hardware Friendly Unsupervised Memristive Neural Network with Weight\n  Sharing Mechanism",
        "authors": [
            "Zhiri Tang",
            "Ruohua Zhu",
            "Peng Lin",
            "Jin He",
            "Hao Wang",
            "Qijun Huang",
            "Sheng Chang",
            "Qiming Ma"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Memristive neural networks (MNNs), which use memristors as neurons or\nsynapses, have become a hot research topic recently. However, most memristors\nare not compatible with mainstream integrated circuit technology and their\nstabilities in large-scale are not very well so far. In this paper, a hardware\nfriendly MNN circuit is introduced, in which the memristive characteristics are\nimplemented by digital integrated circuit. Through this method, spike timing\ndependent plasticity (STDP) and unsupervised learning are realized. A weight\nsharing mechanism is proposed to bridge the gap of network scale and hardware\nresource. Experiment results show the hardware resource is significantly saved\nwith it, maintaining good recognition accuracy and high speed. Moreover, the\ntendency of resource increase is slower than the expansion of network scale,\nwhich infers our method's potential on large scale neuromorphic network's\nrealization.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.00100v1"
    },
    {
        "title": "3DCAM: A Low Overhead Crosstalk Avoidance Mechanism for TSV-Based 3D ICs",
        "authors": [
            "Reza Mirosanlou",
            "Mohammadkazem Taram",
            "Zahra Shirmohammadi",
            "Seyed-Ghassem Miremadi"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Three Dimensional Integrated Circuits (3D IC) offer lower power consumption,\nhigher performance, higher bandwidth, and scalability over the conventional two\ndimensional ICs. Through-Silicon Via (TSV) is one of the fabrication mechanisms\nthat connects stacked dies to each other. The large size of TSVs and the\nproximity between them lead to undesirable coupling capacitance. This\ninterference causes mutual influences between adjacent TSVs and produces\ncrosstalk noise. Furthermore, this effect threats the reliability of data\nduring traversal between layers. This paper proposes a mechanism that\nefficiently reduces crosstalk noise between TSVs with lower area overhead as\ncompared to previous works. This mechanism revolves around the fact that\nretaining TSV value in current state can reduce coupling in some cases. To\nevaluate the mechanism, gem5 simulator is used for data extraction and several\nbenchmarks are taken from the SPEC2006 suite. The simulation results show that\nthe proposed mechanism reduces crosstalk noise with only 30% imposed TSV\noverhead while delay decreased up to 25.7% as compared to a recent related\nwork.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.00568v1"
    },
    {
        "title": "SFQmap: A Technology Mapping Tool for Single Flux Quantum Logic Circuits",
        "authors": [
            "Ghasem Pasandi",
            "Alireza Shafaei",
            "Massoud Pedram"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Single flux quantum (SFQ) logic is a promising candidate to replace the CMOS\nlogic for high speed and low power applications due to its superiority in\nproviding high performance and energy efficient circuits. However, developing\neffective Electronic Design Automation (EDA) tools, which cater to special\ncharacteristics and requirements of SFQ circuits such as depth minimization and\npath balancing, are essential to automate the whole process of designing large\nSFQ circuits. In this paper, a novel technology mapping tool, called SFQmap, is\npresented, which provides optimization methods for minimizing first the circuit\ndepth and path balancing overhead and then the worst-case stage delay of mapped\nSFQ circuits. Compared with the state-of-the-art technology mappers, SFQmap\nreduces the depth and path balancing overhead by an average of 14% and 31%,\nrespectively.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.00894v1"
    },
    {
        "title": "BioSEAL: In-Memory Biological Sequence Alignment Accelerator for\n  Large-Scale Genomic Data",
        "authors": [
            "Roman Kaplan",
            "Leonid Yavits",
            "Ran Ginosar"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Genome sequences contain hundreds of millions of DNA base pairs. Finding the\ndegree of similarity between two genomes requires executing a compute-intensive\ndynamic programming algorithm, such as Smith-Waterman. Traditional von Neumann\narchitectures have limited parallelism and cannot provide an efficient solution\nfor large-scale genomic data. Approximate heuristic methods (e.g. BLAST) are\ncommonly used. However, they are suboptimal and still compute-intensive. In\nthis work, we present BioSEAL, a Biological SEquence ALignment accelerator.\nBioSEAL is a massively parallel non-von Neumann processing-in-memory\narchitecture for large-scale DNA and protein sequence alignment. BioSEAL is\nbased on resistive content addressable memory, capable of energy-efficient and\nhigh-performance associative processing. We present an associative processing\nalgorithm for entire database sequence alignment on BioSEAL and compare its\nperformance and power consumption with state-of-art solutions. We show that\nBioSEAL can achieve up to 57x speedup and 156x better energy efficiency,\ncompared with existing solutions for genome sequence alignment and protein\nsequence database search.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.05959v1"
    },
    {
        "title": "Physical reservoir computing built by spintronic devices for temporal\n  information processing",
        "authors": [
            "Wencong Jiang",
            "Lina Chen",
            "Kaiyuan Zhou",
            "Liyuan Li",
            "Qingwei Fu",
            "Youwei Du",
            "Ronghua Liu"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Spintronic nanodevices have ultrafast nonlinear dynamic and recurrence\nbehaviors on a nanosecond scale that promises to enable spintronic reservoir\ncomputing (RC) system. Here two physical RC systems based on a single magnetic\nskyrmion memristor (MSM) and 24 spin-torque nano-oscillators (STNOs) were\nproposed and modeled to process image classification task and nonlinear dynamic\nsystem prediction, respectively. Based on our micromagnetic simulation results\non the nonlinear responses of MSM and STNO with current pulses stimulation, the\nhandwritten digits recognition task domesticates that an RC system using one\nsingle MSM has the outstanding performance on image classification. In\naddition, the complex unknown nonlinear dynamic problems can also be well\nsolved by a physical RC system consisted of 24 STNOs confirmed in a\nsecond-order nonlinear dynamic system and NARMA10 tasks. The capability of both\nhigh accuracy and fast information processing promises to enable one type of\nbrain-like chip based on spintronics for various artificial intelligence tasks.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.07879v2"
    },
    {
        "title": "Hybrid 2D/3D photonic integration for non-planar circuit topologies",
        "authors": [
            "Aleksandar Nesic",
            "Matthias Blaicher",
            "Tobias Hoose",
            "Andreas Hofmann",
            "Matthias Lauermann",
            "Yasar Kutuvantavida",
            "Martin NÃ¶llenburg",
            "Sebastian Randel",
            "Wolfgang Freude",
            "Christian Koos"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Complex photonic integrated circuits (PIC) may have strongly non-planar\ntopologies that require waveguide crossings (WGX) when realized in single-layer\nintegration platforms. The number of WGX increases rapidly with the complexity\nof the circuit, in particular when it comes to highly interconnected optical\nswitch topologies. Here, we present a concept for WGX-free PIC that rely on\n3D-printed freeform waveguide overpasses (WOP). We experimentally demonstrate\nthe viability of our approach using the example of a $4 \\times 4$\nswitch-and-select (SAS) circuit realized on the silicon photonic platform. We\nfurther present a comprehensive graph-theoretical analysis of different $n\n\\times n$ SAS circuit topologies. We find that for increasing port counts $n$\nof the SAS circuit, the number of WGX increases with $n^4$, whereas the number\nof WOP increases only in proportion to $n^2$.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.08309v1"
    },
    {
        "title": "FPSA: A Full System Stack Solution for Reconfigurable ReRAM-based NN\n  Accelerator Architecture",
        "authors": [
            "Yu Ji",
            "Youyang Zhang",
            "Xinfeng Xie",
            "Shuangchen Li",
            "Peiqi Wang",
            "Xing Hu",
            "Youhui Zhang",
            "Yuan Xie"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Neural Network (NN) accelerators with emerging ReRAM (resistive random access\nmemory) technologies have been investigated as one of the promising solutions\nto address the \\textit{memory wall} challenge, due to the unique capability of\n\\textit{processing-in-memory} within ReRAM-crossbar-based processing elements\n(PEs). However, the high efficiency and high density advantages of ReRAM have\nnot been fully utilized due to the huge communication demands among PEs and the\noverhead of peripheral circuits.\n  In this paper, we propose a full system stack solution, composed of a\nreconfigurable architecture design, Field Programmable Synapse Array (FPSA) and\nits software system including neural synthesizer, temporal-to-spatial mapper,\nand placement & routing. We highly leverage the software system to make the\nhardware design compact and efficient. To satisfy the high-performance\ncommunication demand, we optimize it with a reconfigurable routing architecture\nand the placement & routing tool. To improve the computational density, we\ngreatly simplify the PE circuit with the spiking schema and then adopt neural\nsynthesizer to enable the high density computation-resources to support\ndifferent kinds of NN operations. In addition, we provide spiking memory blocks\n(SMBs) and configurable logic blocks (CLBs) in hardware and leverage the\ntemporal-to-spatial mapper to utilize them to balance the storage and\ncomputation requirements of NN. Owing to the end-to-end software system, we can\nefficiently deploy existing deep neural networks to FPSA. Evaluations show\nthat, compared to one of state-of-the-art ReRAM-based NN accelerators, PRIME,\nthe computational density of FPSA improves by 31x; for representative NNs, its\ninference performance can achieve up to 1000x speedup.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.09904v1"
    },
    {
        "title": "Physical Foundations of Landauer's Principle",
        "authors": [
            "Michael P. Frank"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  We review the physical foundations of Landauer's Principle, which relates the\nloss of information from a computational process to an increase in\nthermodynamic entropy. Despite the long history of the Principle, its\nfundamental rationale and proper interpretation remain frequently\nmisunderstood. Contrary to some misinterpretations of the Principle, the mere\ntransfer of entropy between computational and non-computational subsystems can\noccur in a thermodynamically reversible way without increasing total entropy.\nHowever, Landauer's Principle is not about general entropy transfers; rather,\nit more specifically concerns the ejection of (all or part of) some correlated\ninformation from a controlled, digital form (e.g., a computed bit) to an\nuncontrolled, non-computational form, i.e., as part of a thermal environment.\nAny uncontrolled thermal system will, by definition, continually re-randomize\nthe physical information in its thermal state, from our perspective as\nobservers who cannot predict the exact dynamical evolution of the microstates\nof such environments. Thus, any correlations involving information that is\nejected into and subsequently thermalized by the environment will be lost from\nour perspective, resulting directly in an irreversible increase in total\nentropy. Avoiding the ejection and thermalization of correlated computational\ninformation motivates the reversible computing paradigm, although the\nrequirements for computations to be thermodynamically reversible are less\nrestrictive than frequently described, particularly in the case of stochastic\ncomputational operations. There are interesting possibilities for the design of\ncomputational processes that utilize stochastic, many-to-one computational\noperations while nevertheless avoiding net entropy increase that remain to be\nfully explored.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.10327v1"
    },
    {
        "title": "PUMA: A Programmable Ultra-efficient Memristor-based Accelerator for\n  Machine Learning Inference",
        "authors": [
            "Aayush Ankit",
            "Izzat El Hajj",
            "Sai Rahul Chalamalasetti",
            "Geoffrey Ndu",
            "Martin Foltin",
            "R. Stanley Williams",
            "Paolo Faraboschi",
            "Wen-mei Hwu",
            "John Paul Strachan",
            "Kaushik Roy",
            "Dejan S Milojicic"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Memristor crossbars are circuits capable of performing analog matrix-vector\nmultiplications, overcoming the fundamental energy efficiency limitations of\ndigital logic. They have been shown to be effective in special-purpose\naccelerators for a limited set of neural network applications.\n  We present the Programmable Ultra-efficient Memristor-based Accelerator\n(PUMA) which enhances memristor crossbars with general purpose execution units\nto enable the acceleration of a wide variety of Machine Learning (ML) inference\nworkloads. PUMA's microarchitecture techniques exposed through a specialized\nInstruction Set Architecture (ISA) retain the efficiency of in-memory computing\nand analog circuitry, without compromising programmability.\n  We also present the PUMA compiler which translates high-level code to PUMA\nISA. The compiler partitions the computational graph and optimizes instruction\nscheduling and register allocation to generate code for large and complex\nworkloads to run on thousands of spatial cores.\n  We have developed a detailed architecture simulator that incorporates the\nfunctionality, timing, and power models of PUMA's components to evaluate\nperformance and energy consumption. A PUMA accelerator running at 1 GHz can\nreach area and power efficiency of $577~GOPS/s/mm^2$ and $837~GOPS/s/W$,\nrespectively. Our evaluation of diverse ML applications from image recognition,\nmachine translation, and language modelling (5M-800M synapses) shows that PUMA\nachieves up to $2,446\\times$ energy and $66\\times$ latency improvement for\ninference compared to state-of-the-art GPUs. Compared to an\napplication-specific memristor-based accelerator, PUMA incurs small energy\noverheads at similar inference latency and added programmability.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.10351v2"
    },
    {
        "title": "Using Floating Gate Memory to Train Ideal Accuracy Neural Networks",
        "authors": [
            "Sapan Agarwal",
            "Diana Garland",
            "John Niroula",
            "Robin B",
            " Jacobs-Gedrim",
            "Alex Hsia",
            "Michael S. Van Heukelom",
            "Elliot Fuller",
            "Bruce Draper",
            "Matthew J. Marinella"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Floating gate SONOS (Silicon-Oxygen-Nitrogen-Oxygen-Silicon) transistors can\nbe used to train neural networks to ideal accuracies that match those of\nfloating point digital weights on the MNIST dataset when using multiple devices\nto represent a weight or within 1% of ideal accuracy when using a single\ndevice. This is enabled by operating devices in the subthreshold regime, where\nthey exhibit symmetric write nonlinearities. A neural training accelerator core\nbased on SONOS with a single device per weight would increase energy efficiency\nby 120X, operate 2.1X faster and require 5X lower area than an optimized SRAM\nbased ASIC.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.10570v2"
    },
    {
        "title": "A QUBO Model for Gaussian Process Variance Reduction",
        "authors": [
            "Lorenzo Bottarelli",
            "Alessandro Farinelli"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Gaussian Processes are used in many applications to model spatial phenomena.\nWithin this context, a key issue is to decide the set of locations where to\ntake measurements so as to obtain a better approximation of the underlying\nfunction. Current state of the art techniques select such set to minimize the\nposterior variance of the Gaussian process. We explore the feasibility of\nsolving this problem by proposing a novel Quadratic Unconstrained Binary\nOptimization (QUBO) model. In recent years this QUBO formulation has gained\nincreasing attention since it represents the input for the specialized quantum\nannealer D-Wave machines. Hence, our contribution takes an important first step\ntowards the sampling optimization of Gaussian processes in the context of\nquantum computation. Results of our empirical evaluation shows that the optimum\nof the QUBO objective function we derived represents a good solution for the\nabove mentioned problem. In fact we are able to obtain comparable and in some\ncases better results than the widely used submodular technique.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.10982v1"
    },
    {
        "title": "Composable Rate-Independent Computation in Continuous Chemical Reaction\n  Networks",
        "authors": [
            "Cameron Chalk",
            "Niels Kornerup",
            "Wyatt Reeves",
            "David Soloveichik"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Biological regulatory networks depend upon chemical interactions to process\ninformation. Engineering such molecular computing systems is a major challenge\nfor synthetic biology and related fields. The chemical reaction network (CRN)\nmodel idealizes chemical interactions, allowing rigorous reasoning about the\ncomputational power of chemical kinetics. Here we focus on function computation\nwith CRNs, where we think of the initial concentrations of some species as the\ninput and the equilibrium concentration of another species as the output.\nSpecifically, we are concerned with CRNs that are rate-independent (the\ncomputation must be correct independent of the reaction rate law) and\ncomposable ($f\\circ g$ can be computed by concatenating the CRNs computing $f$\nand $g$). Rate independence and composability are important engineering\ndesiderata, permitting implementations that violate mass-action kinetics, or\neven \"well-mixedness\", and allowing the systematic construction of complex\ncomputation via modular design. We show that to construct composable\nrate-independent CRNs, it is necessary and sufficient to ensure that the output\nspecies of a module is not a reactant in any reaction within the module. We\nthen exactly characterize the functions computable by such CRNs as\nsuperadditive, positive-continuous, and piecewise rational linear. Thus\ncomposability severely limits rate-independent computation unless more\nsophisticated input/output encodings are used.\n",
        "pdf_link": "http://arxiv.org/pdf/1907.00053v3"
    },
    {
        "title": "RED: A ReRAM-based Deconvolution Accelerator",
        "authors": [
            "Zichen Fan",
            "Ziru Li",
            "Bing Li",
            "Yiran Chen",
            " Hai",
            " Li"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Deconvolution has been widespread in neural networks. For example, it is\nessential for performing unsupervised learning in generative adversarial\nnetworks or constructing fully convolutional networks for semantic\nsegmentation. Resistive RAM (ReRAM)-based processing-in-memory architecture has\nbeen widely explored in accelerating convolutional computation and demonstrates\ngood performance. Performing deconvolution on existing ReRAM-based accelerator\ndesigns, however, suffers from long latency and high energy consumption because\ndeconvolutional computation includes not only convolution but also extra add-on\noperations. To realize the more efficient execution for deconvolution, we\nanalyze its computation requirement and propose a ReRAM-based accelerator\ndesign, namely, RED. More specific, RED integrates two orthogonal methods, the\npixel-wise mapping scheme for reducing redundancy caused by zero-inserting\noperations and the zero-skipping data flow for increasing the computation\nparallelism and therefore improving performance. Experimental evaluations show\nthat compared to the state-of-the-art ReRAM-based accelerator, RED can speed up\noperation 3.69x~1.15x and reduce 8%~88.36% energy consumption.\n",
        "pdf_link": "http://arxiv.org/pdf/1907.02987v1"
    },
    {
        "title": "Benchmarking Physical Performance of Neural Inference Circuits",
        "authors": [
            "Dmitri E. Nikonov",
            "Ian A. Young"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Numerous neural network circuits and architectures are presently under active\nresearch for application to artificial intelligence and machine learning. Their\nphysical performance metrics (area, time, energy) are estimated. Various types\nof neural networks (artificial, cellular, spiking, and oscillator) are\nimplemented with multiple CMOS and beyond-CMOS (spintronic, ferroelectric,\nresistive memory) devices. A consistent and transparent methodology is proposed\nand used to benchmark this comprehensive set of options across several\napplication cases. Promising architecture/device combinations are identified.\n",
        "pdf_link": "http://arxiv.org/pdf/1907.05748v1"
    },
    {
        "title": "Analog content addressable memories with memristors",
        "authors": [
            "Can Li",
            "Catherine E. Graves",
            "Xia Sheng",
            "Darrin Miller",
            "Martin Foltin",
            "Giacomo Pedretti",
            "John Paul Strachan"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  A content-addressable-memory compares an input search word against all rows\nof stored words in an array in a highly parallel manner. While supplying a very\npowerful functionality for many applications in pattern matching and search, it\nsuffers from large area, cost and power consumption, limiting its use. Past\nimprovements have been realized by using memristors to replace the\nstatic-random-access-memory cell in conventional designs, but employ similar\nschemes based only on binary or ternary states for storage and search.\n  We propose a new analog content-addressable-memory concept and circuit to\novercome these limitations by utilizing the analog conductance tunability of\nmemristors. Our analog content-addressable-memory stores data within the\nprogrammable conductance and can take as input either analog or digital search\nvalues. Experimental demonstrations, scaled simulations and analysis show that\nour analog content-addressable-memory can reduce area and power consumption,\nwhich enables the acceleration of existing applications, but also new computing\napplication areas.\n",
        "pdf_link": "http://arxiv.org/pdf/1907.08177v2"
    },
    {
        "title": "Fundamental aspects of noise in analog-hardware neural networks",
        "authors": [
            "Nadezhda Semenova",
            "Xavier Porte",
            "Louis Andreoli",
            "Maxime Jacquot",
            "Laurent Larger",
            "Daniel Brunner"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  We study and analyze the fundamental aspects of noise propagation in\nrecurrent as well as deep, multi-layer networks. The main focus of our study\nare neural networks in analogue hardware, yet the methodology provides insight\nfor networks in general. The system under study consists of noisy linear nodes,\nand we investigate the signal-to-noise ratio at the network's outputs which is\nthe upper limit to such a system's computing accuracy. We consider additive and\nmultiplicative noise which can be purely local as well as correlated across\npopulations of neurons. This covers the chief internal-perturbations of\nhardware networks and noise amplitudes were obtained from a physically\nimplemented recurrent neural network and therefore correspond to a real-world\nsystem. Analytic solutions agree exceptionally well with numerical data,\nenabling clear identification of the most critical components and aspects for\nnoise management. Focusing on linear nodes isolates the impact of network\nconnections and allows us to derive strategies for mitigating noise. Our work\nis the starting point in addressing this aspect of analogue neural networks,\nand our results identify notoriously sensitive points while simultaneously\nhighlighting the robustness of such computational systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1907.09002v1"
    },
    {
        "title": "Performance and Comparisons of STDP based and Non-STDP based Memristive\n  Neural Networks on Hardware",
        "authors": [
            "Zhiri Tang"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  With the development of research on memristor, memristive neural networks\n(MNNs) have become a hot research topic recently. Because memristor can mimic\nthe spike timing-dependent plasticity (STDP), the research on STDP based MNNs\nis rapidly increasing. However, although state-of-the-art works on STDP based\nMNNs have many applications such as pattern recognition, STDP mechanism brings\nrelatively complex hardware framework and low processing speed, which block\nMNNs' hardware realization. A non-STDP based unsupervised MNN is constructed in\nthis paper. Through the comparison with STDP method on the basis of two common\nstructures including feedforward and crossbar, non-STDP based MNNs not only\nremain the same advantages as STDP based MNNs including high accuracy and\nconvergence speed in pattern recognition, but also better hardware performance\nas few hardware resources and higher processing speed. By virtue of the\ncombination of memristive character and simple mechanism, non-STDP based MNNs\nhave better hardware compatibility, which may give a new viewpoint for\nmemristive neural networks' engineering applications.\n",
        "pdf_link": "http://arxiv.org/pdf/1907.09126v4"
    },
    {
        "title": "Zero-shifting Technique for Deep Neural Network Training on Resistive\n  Cross-point Arrays",
        "authors": [
            "Hyungjun Kim",
            "Malte Rasch",
            "Tayfun Gokmen",
            "Takashi Ando",
            "Hiroyuki Miyazoe",
            "Jae-Joon Kim",
            "John Rozen",
            "Seyoung Kim"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  A resistive memory device-based computing architecture is one of the\npromising platforms for energy-efficient Deep Neural Network (DNN) training\naccelerators. The key technical challenge in realizing such accelerators is to\naccumulate the gradient information without a bias. Unlike the digital numbers\nin software which can be assigned and accessed with desired accuracy, numbers\nstored in resistive memory devices can only be manipulated following the\nphysics of the device, which can significantly limit the training performance.\nTherefore, additional techniques and algorithm-level remedies are required to\nachieve the best possible performance in resistive memory device-based\naccelerators. In this paper, we analyze asymmetric conductance modulation\ncharacteristics in RRAM by Soft-bound synapse model and present an in-depth\nanalysis on the relationship between device characteristics and DNN model\naccuracy using a 3-layer DNN trained on the MNIST dataset. We show that the\nimbalance between up and down update leads to a poor network performance. We\nintroduce a concept of symmetry point and propose a zero-shifting technique\nwhich can compensate imbalance by programming the reference device and changing\nthe zero value point of the weight. By using this zero-shifting method, we show\nthat network performance dramatically improves for imbalanced synapse devices.\n",
        "pdf_link": "http://arxiv.org/pdf/1907.10228v2"
    },
    {
        "title": "Liquid metal solves maze",
        "authors": [
            "Andrew Adamatzky",
            "Alessandro Chiolerio",
            "Konrad SzaciÅowski"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  A room temperature liquid metal features a melting point around room\ntemperature. We use liquid metal gallium due to its non-toxicity. A physical\nmaze is a connected set of Euclidean domains separated by impassable walls. We\ndemonstrate that a maze filled with sodium hydroxide solution is solved by a\ngallium droplet when direct current is applied between start and destination\nloci. During the maze solving the droplet stays compact due to its large\nsurface tension, navigates along lines of the highest electrical current\ndensity due its high electrical conductivity, and goes around corners of the\nmaze's corridors due to its high conformability. The droplet maze solver has a\nlong life-time due to the negligible vapour tension of liquid gallium and its\ncorrosion resistance and its operation enables computational schemes based on\nliquid state devices.\n",
        "pdf_link": "http://arxiv.org/pdf/1907.11385v1"
    },
    {
        "title": "Generalized DC loop current attack against the KLJN secure key exchange\n  scheme",
        "authors": [
            "Mutaz Y. Melhem",
            "Laszlo B. Kish"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  A new attack against the Kirchhoff Law Johnson Noise (KLJN) secure key\ndistribution system is studied with unknown parasitic DC voltage sources at\nboth Alices and Bobs ends. This paper is the generalization of our earlier\ninvestigation with a single end parasitic source. Under the assumption that Eve\ndoes not know the values of the parasitic sources, a new attack, utilizing the\ncurrent generated by the parasitic dc voltage sources, is introduced. The\nattack is mathematically analyzed and demonstrated by computer simulations.\nSimple defense methods against the attack are shown. The earlier defense method\nbased solely on the comparison of current/voltage data at Alice's and Bob's\nterminals is useless here since the wire currents and voltages are equal at\nboth ends. However, the more expensive version of the earlier defense method,\nwhich is based on in situ system simulation and comparison with measurements,\nworks efficiently.\n",
        "pdf_link": "http://arxiv.org/pdf/1910.00974v1"
    },
    {
        "title": "Metastability-Resilient Synchronization FIFO for SFQ Logic",
        "authors": [
            "Gourav Datta",
            "Haolin Cong",
            "Souvik Kundu",
            "Peter A. Beerel"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Digital single-flux quantum (SFQ) technology promises to meet the demands of\nultra low power and high speed computing needed for future exascale\nsupercomputing systems. The combination of ultra high clock frequencies,\ngate-level pipelines, and numerous sources of variability in SFQ circuits,\nhowever, make low-skew global clock distribution a challenge. This motivates\nthe support of multiple independent clock domains and related clock domain\ncrossing circuits that enable reliable communication across domains. Existing\nJ-SIM simulation models indicate that setup violations can cause clock-to-Q\nincreases of up to 100%. This paper first shows that naive SFQ clock domain\ncrossing (CDC) first-in-first-out buffers (FIFOs) are vulnerable to these delay\nincreases, motivating the need for more robust CDC FIFOs. Inspired by CMOS\nmulti-flip-flop asynchronous FIFO synchronizers, we then propose a novel 1-bit\nmetastability-resilient SFQ CDC FIFO that simulations show delivers over a 1000\nreduction in logical error rate at 30 GHz. Moreover, for a 10-stage FIFO, the\nJosephson junction (JJ) area of our proposed design is only 7.5% larger than\nthe non-resilient counterpart. Finally, we propose design guidelines that\ndefine the minimal FIFO depth subject to both throughput and burstiness\nconstraints.\n",
        "pdf_link": "http://arxiv.org/pdf/1910.04907v2"
    },
    {
        "title": "Molecular and DNA Artificial Neural Networks via Fractional Coding",
        "authors": [
            "Xingyi Liu",
            "Keshab K. Parhi"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  This paper considers implementation of artificial neural networks (ANNs)\nusing molecular computing and DNA based on fractional coding. Prior work had\naddressed molecular two-layer ANNs with binary inputs and arbitrary weights. In\nprior work using fractional coding, a simple molecular perceptron that computes\nsigmoid of scaled weighted sum of the inputs was presented where the inputs and\nthe weights lie between [-1, 1]. Even for computing the perceptron, the prior\napproach suffers from two major limitations. First, it cannot compute the\nsigmoid of the weighted sum, but only the sigmoid of the scaled weighted sum.\nSecond, many machine learning applications require the coefficients to be\narbitrarily positive and negative numbers that are not bounded between [-1, 1];\nsuch numbers cannot be handled by the prior perceptron using fractional coding.\nThis paper makes four contributions. First molecular perceptrons that can\nhandle arbitrary weights and can compute sigmoid of the weighted sums are\npresented. Thus, these molecular perceptrons are ideal for regression\napplications and multi-layer ANNs. A new molecular divider is introduced and is\nused to compute sigmoid(ax) where a > 1. Second, based on fractional coding, a\nmolecular artificial neural network (ANN) with one hidden layer is presented.\nThird, a trained ANN classifier with one hidden layer from seizure prediction\napplication from electroencephalogram is mapped to molecular reactions and DNA\nand their performances are presented. Fourth, molecular activation functions\nfor rectified linear unit (ReLU) and softmax are also presented.\n",
        "pdf_link": "http://arxiv.org/pdf/1910.05643v3"
    },
    {
        "title": "Kernel computations from large-scale random features obtained by Optical\n  Processing Units",
        "authors": [
            "Ruben Ohana",
            "Jonas Wacker",
            "Jonathan Dong",
            "SÃ©bastien Marmin",
            "Florent Krzakala",
            "Maurizio Filippone",
            "Laurent Daudet"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Approximating kernel functions with random features (RFs)has been a\nsuccessful application of random projections for nonparametric estimation.\nHowever, performing random projections presents computational challenges for\nlarge-scale problems. Recently, a new optical hardware called Optical\nProcessing Unit (OPU) has been developed for fast and energy-efficient\ncomputation of large-scale RFs in the analog domain. More specifically, the OPU\nperforms the multiplication of input vectors by a large random matrix with\ncomplex-valued i.i.d. Gaussian entries, followed by the application of an\nelement-wise squared absolute value operation - this last nonlinearity being\nintrinsic to the sensing process. In this paper, we show that this operation\nresults in a dot-product kernel that has connections to the polynomial kernel,\nand we extend this computation to arbitrary powers of the feature map.\nExperiments demonstrate that the OPU kernel and its RF approximation achieve\ncompetitive performance in applications using kernel ridge regression and\ntransfer learning for image classification. Crucially, thanks to the use of the\nOPU, these results are obtained with time and energy savings.\n",
        "pdf_link": "http://arxiv.org/pdf/1910.09880v2"
    },
    {
        "title": "Channel Impulse Analysis of Light Propagation for Point-to-point Nano\n  Communications through Cortical Neurons",
        "authors": [
            "Stefanus Wirdatmadja",
            "Josep Miquel Jornet",
            "Yevgeni Koucheryavy",
            "Sasitharan Balasubramaniam"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Recent Brain-Machine Interfaces have shifted towards miniature devices that\nare constructed from nanoscale components. While these devices can be implanted\ninto the brain, their functionalities can be limited, and will require\ncommunication and networking to enable cooperation. One form of communication\nfor neuron stimulation is the use of light. A number of considerations needs to\nbe taken into account for the propagation and this includes diffraction,\nscattering, absorption, as well as attenuation. These properties are not only\naffected by the medium, but also by the cell's geometric shape. These factor\naffects both the direction and amplitude of the light wave. This paper analyzes\nthe propagation path loss and geometrical gain, channel impulse and frequency\nresponse for light propagation along the neural tissue. The total attenuation\ndepends on the propagation medium loss and geometrical gain, and the channel\nresponse is highly dependent on the quantity of cells along the path.\nAdditionally, the optical properties of the medium also impacts on the time\ndelay at the receiver and the width the location of the detectors. Based on the\nnumerical analysis, spherical cells attenuate approximately 20% of the\ntransmitted power, which is less than the fusiform and pyramidal cells (35% and\n65%, respectively).\n",
        "pdf_link": "http://arxiv.org/pdf/1910.13201v2"
    },
    {
        "title": "Laser Induced Speckle as a Foundation for Physical Security and Optical\n  Computing",
        "authors": [
            "Charis Mesaritakis",
            "Marialena Akriotou",
            "Dimitris Syvridis"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  We present a photonic system that exploits the speckle generated by the\ninteraction of a laser source and a semitransparent scattering medium, in our\ncase a large-core optical fiber, as a physical root of trust for cryptographic\napplications, while the same configuration can act as a high-rate machine\nlearning paradigm.\n",
        "pdf_link": "http://arxiv.org/pdf/2003.01718v1"
    },
    {
        "title": "Deep Learning in Memristive Nanowire Networks",
        "authors": [
            "Jack D. Kendall",
            "Ross D. Pantone",
            "Juan C. Nino"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Analog crossbar architectures for accelerating neural network training and\ninference have made tremendous progress over the past several years. These\narchitectures are ideal for dense layers with fewer than roughly a thousand\nneurons. However, for large sparse layers, crossbar architectures are highly\ninefficient. A new hardware architecture, dubbed the MN3 (Memristive Nanowire\nNeural Network), was recently described as an efficient architecture for\nsimulating very wide, sparse neural network layers, on the order of millions of\nneurons per layer. The MN3 utilizes a high-density memristive nanowire mesh to\nefficiently connect large numbers of silicon neurons with modifiable weights.\nHere, in order to explore the MN3's ability to function as a deep neural\nnetwork, we describe one algorithm for training deep MN3 models and benchmark\nsimulations of the architecture on two deep learning tasks. We utilize a simple\npiecewise linear memristor model, since we seek to demonstrate that training\nis, in principle, possible for randomized nanowire architectures. In future\nwork, we intend on utilizing more realistic memristor models, and we will adapt\nthe presented algorithm appropriately. We show that the MN3 is capable of\nperforming composition, gradient propagation, and weight updates, which\ntogether allow it to function as a deep neural network. We show that a\nsimulated multilayer perceptron (MLP), built from MN3 networks, can obtain a\n1.61% error rate on the popular MNIST dataset, comparable to equivalently sized\nsoftware-based network. This work represents, to the authors' knowledge, the\nfirst randomized nanowire architecture capable of reproducing the\nbackpropagation algorithm.\n",
        "pdf_link": "http://arxiv.org/pdf/2003.02642v1"
    },
    {
        "title": "Physics for Neuromorphic Computing",
        "authors": [
            "Danijela Markovic",
            "Alice Mizrahi",
            "Damien Querlioz",
            "Julie Grollier"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Neuromorphic computing takes inspiration from the brain to create energy\nefficient hardware for information processing, capable of highly sophisticated\ntasks. In this article, we make the case that building this new hardware\nnecessitates reinventing electronics. We show that research in physics and\nmaterial science will be key to create artificial nano-neurons and synapses, to\nconnect them together in huge numbers, to organize them in complex systems, and\nto compute with them efficiently. We describe how some researchers choose to\ntake inspiration from artificial intelligence to move forward in this\ndirection, whereas others prefer taking inspiration from neuroscience, and we\nhighlight recent striking results obtained with these two approaches. Finally,\nwe discuss the challenges and perspectives in neuromorphic physics, which\ninclude developing the algorithms and the hardware hand in hand, making\nsignificant advances with small toy systems, as well as building large scale\nnetworks.\n",
        "pdf_link": "http://arxiv.org/pdf/2003.04711v1"
    },
    {
        "title": "SIMBA: A Skyrmionic In-Memory Binary Neural Network Accelerator",
        "authors": [
            "Venkata Pavan Kumar Miriyala",
            "Kale Rahul Vishwanath",
            "Xuanyao Fong"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Magnetic skyrmions are emerging as potential candidates for next generation\nnon-volatile memories. In this paper, we propose an in-memory binary neural\nnetwork (BNN) accelerator based on the non-volatile skyrmionic memory, which we\ncall as SIMBA. SIMBA consumes 26.7 mJ of energy and 2.7 ms of latency when\nrunning an inference on a VGG-like BNN. Furthermore, we demonstrate\nimprovements in the performance of SIMBA by optimizing material parameters such\nas saturation magnetization, anisotropic energy and damping ratio. Finally, we\nshow that the inference accuracy of BNNs is robust against the possible\nstochastic behavior of SIMBA (88.5% +/- 1%).\n",
        "pdf_link": "http://arxiv.org/pdf/2003.05132v1"
    },
    {
        "title": "DNN+NeuroSim V2.0: An End-to-End Benchmarking Framework for\n  Compute-in-Memory Accelerators for On-chip Training",
        "authors": [
            "Xiaochen Peng",
            "Shanshi Huang",
            "Hongwu Jiang",
            "Anni Lu",
            "Shimeng Yu"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  DNN+NeuroSim is an integrated framework to benchmark compute-in-memory (CIM)\naccelerators for deep neural networks, with hierarchical design options from\ndevice-level, to circuit-level and up to algorithm-level. A python wrapper is\ndeveloped to interface NeuroSim with a popular machine learning platform:\nPytorch, to support flexible network structures. The framework provides\nautomatic algorithm-to-hardware mapping, and evaluates chip-level area, energy\nefficiency and throughput for training or inference, as well as\ntraining/inference accuracy with hardware constraints. Our prior work\n(DNN+NeuroSim V1.1) was developed to estimate the impact of reliability in\nsynaptic devices, and analog-to-digital converter (ADC) quantization loss on\nthe accuracy and hardware performance of inference engines. In this work, we\nfurther investigated the impact of the analog emerging non-volatile memory\nnon-ideal device properties for on-chip training. By introducing the\nnonlinearity, asymmetry, device-to-device and cycle-to-cycle variation of\nweight update into the python wrapper, and peripheral circuits for error/weight\ngradient computation in NeuroSim core, we benchmarked CIM accelerators based on\nstate-of-the-art SRAM and eNVM devices for VGG-8 on CIFAR-10 dataset, revealing\nthe crucial specs of synaptic devices for on-chip training. The proposed\nDNN+NeuroSim V2.0 framework is available on GitHub.\n",
        "pdf_link": "http://arxiv.org/pdf/2003.06471v1"
    },
    {
        "title": "Computational universality of fungal sandpile automata",
        "authors": [
            "Eric Goles",
            "Michail-Antisthenis Tsompanas",
            "Andrew Adamatzky",
            "Martin Tegelaar",
            "Han A. B. Wosten",
            "Genaro J. Martinez"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Hyphae within the mycelia of the ascomycetous fungi are compartmentalised by\nsepta. Each septum has a pore that allows for inter-compartmental and\ninter-hyphal streaming of cytosol and even organelles. The compartments,\nhowever, have special organelles, Woronin bodies, that can plug the pores. When\nthe pores are blocked, no flow of cytoplasm takes place. Inspired by the\ncontrollable compartmentalisation within the mycelium of the ascomycetous fungi\nwe designed two-dimensional fungal automata. A fungal automaton is a cellular\nautomaton where communication between neighbouring cells can be blocked on\ndemand. We demonstrate computational universality of the fungal automata by\nimplementing sandpile cellular automata circuits there. We reduce the Monotone\nCircuit Value Problem to the Fungal Automaton Prediction Problem. We construct\nfamilies of wires, cross-overs and gates to prove that the fungal automata are\nP-complete.\n",
        "pdf_link": "http://arxiv.org/pdf/2003.08681v1"
    },
    {
        "title": "Design and Simulation of Memristor-Based Artificial Neural Network for\n  Bidirectional Adaptive Neural Interface",
        "authors": [
            "Sergey Shchanikov",
            "Anton Zuev",
            "Ilya Bordanov",
            "Sergey Danilin",
            "Dmitry Korolev",
            "Alexey Belov",
            "Yana Pigareva",
            "Alexey Pimashkin",
            "Alexey Mikhaylov",
            "Victor Kazantsev"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  This article proposes a general approach to the simulation and design of a\nmultilayer perceptron (MLP) network on the basis of cross-bar arrays of\nmetal-oxide memristive devices. The proposed approach uses the ANNM theory,\ntolerance theory, simulation methodology and experiment design. The tolerances\nanalysis and synthesis process is performed for the ANNM hardware\nimplementation on the basis of two arrays of memristive microdevices in the\noriginal 16x16 cross-bar topology being a component of bidirectional adaptive\nneural interface for automatic registration and stimulation of bioelectrical\nactivity of a living neuronal culture used in robotics control system. The ANNM\nis trained for solving a nonlinear classification problem of stable information\ncharacteristics registered in the culture grown on a multi-electrode array.\nMemristive devices are fabricated on the basis of a newly engineered\nAu/Ta/ZrO2(Y)/Ta2O5/TiN/Ti multilayer structure, which contains self-organized\ninterface oxide layers, nanocrystals and is specially developed to obtain\nrobust resistive switching with low variation of parameters. An array of\nmemristive devices is mounted into a standard metal-ceramic package and can be\neasily integrated into the neurointerface circuit. Memristive devices\ndemonstrate bipolar switching of anionic type between the high-resistance state\nand low-resistance state and can be programmed to set the intermediate\nresistive states with a desired accuracy. The ANNM tuning, testing and control\nare implemented by the FPGA-based control subsystem. All developed models and\nalgorithms are implemented as Python-based software.\n",
        "pdf_link": "http://arxiv.org/pdf/2004.00154v1"
    },
    {
        "title": "How to Compute Using Quantum Walks",
        "authors": [
            "Viv Kendon"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Quantum walks are widely and successfully used to model diverse physical\nprocesses. This leads to computation of the models, to explore their\nproperties. Quantum walks have also been shown to be universal for quantum\ncomputing. This is a more subtle result than is often appreciated, since it\napplies to computations run on qubit-based quantum computers in the single\nwalker case, and physical quantum walks in the multi-walker case (quantum\ncellular automata). Nonetheless, quantum walks are powerful tools for quantum\ncomputing when correctly applied. In this paper, I explain the relationship\nbetween quantum walks as models and quantum walks as computational tools, and\ngive some examples of their application in both contexts.\n",
        "pdf_link": "http://arxiv.org/pdf/2004.01329v1"
    },
    {
        "title": "A Noise Filter for Dynamic Vision Sensors using Self-adjusting Threshold",
        "authors": [
            "Shasha Guo",
            "Ziyang Kang",
            "Lei Wang",
            "Limeng Zhang",
            "Xiaofan Chen",
            "Shiming Li",
            "Weixia Xu"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Neuromorphic event-based dynamic vision sensors (DVS) have much faster\nsampling rates and a higher dynamic range than frame-based imagers. However,\nthey are sensitive to background activity (BA) events which are unwanted. we\npropose a new criterion with little computation overhead for defining real\nevents and BA events by utilizing the global space and time information rather\nthan the local information by Gaussian convolution, which can be also used as a\nfilter. We denote the filter as GF. We demonstrate GF on three datasets, each\nrecorded by a different DVS with different output size. The experimental\nresults show that our filter produces the clearest frames compared with\nbaseline filters and run fast.\n",
        "pdf_link": "http://arxiv.org/pdf/2004.04079v2"
    },
    {
        "title": "FPGA Based Emulation Environment for Neuromorphic Architectures",
        "authors": [
            "Spencer Valancius",
            "Edward Richter",
            "Ruben Purdy",
            "Kris Rockowitz",
            "Michael Inouye",
            "Joshua Mack",
            "Nirmal Kumbhare",
            "Kaitlin Fair",
            "John Mixter",
            "Ali Akoglu"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Neuromorphic architectures such as IBM's TrueNorth and Intel's Loihi have\nbeen introduced as platforms for energy efficient spiking neural network\nexecution. However, there is no framework that allows for rapidly experimenting\nwith neuromorphic architectures and studying the trade space on hardware\nperformance and network accuracy. Fundamentally, this creates a barrier to\nentry for hardware designers looking to explore neuromorphic architectures. In\nthis paper we present an open-source FPGA based emulation environment for\nneuromorphic computing research. We prototype IBM's TrueNorth architecture as a\nreference design and discuss FPGA specific design decisions made when\nimplementing and integrating it's core components. We conduct resource\nutilization analysis and realize a streaming-enabled TrueNorth architecture on\nthe Zynq UltraScale+ MPSoC. We then perform functional verification by\nimplementing networks for MNIST dataset and vector matrix multiplication (VMM)\nin our emulation environment and present an accuracy-based comparison based on\nthe same networks generated using IBM's Compass simulation environment. We\ndemonstrate the utility of our emulation environment for hardware designers and\napplication engineers by altering the neuron behavior for VMM mapping, which\nis, to the best of our knowledge, not feasible with any other tool including\nIBM's Compass environment. The proposed parameterized and configurable\nemulation platform serves as a basis for expanding its features to support\nemerging architectures, studying hypothetical neuromorphic architectures, or\nrapidly converging to hardware configuration through incremental changes based\non bottlenecks as they become apparent during application mapping process.\n",
        "pdf_link": "http://arxiv.org/pdf/2004.06061v1"
    },
    {
        "title": "A Device Non-Ideality Resilient Approach for Mapping Neural Networks to\n  Crossbar Arrays",
        "authors": [
            "Arman Kazemi",
            "Cristobal Alessandri",
            "Alan C. Seabaugh",
            "X. Sharon Hu",
            "Michael Niemier",
            "Siddharth Joshi"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  We propose a technology-independent method, referred to as adjacent\nconnection matrix (ACM), to efficiently map signed weight matrices to\nnon-negative crossbar arrays. When compared to same-hardware-overhead mapping\nmethods, using ACM leads to improvements of up to 20% in training accuracy for\nResNet-20 with the CIFAR-10 dataset when training with 5-bit precision crossbar\narrays or lower. When compared with strategies that use two elements to\nrepresent a weight, ACM achieves comparable training accuracies, while also\noffering area and read energy reductions of 2.3x and 7x, respectively. ACM also\nhas a mild regularization effect that improves inference accuracy in crossbar\narrays without any retraining or costly device/variation-aware training.\n",
        "pdf_link": "http://arxiv.org/pdf/2004.06094v1"
    },
    {
        "title": "Quantum circuit synthesis using Householder transformations",
        "authors": [
            "TimothÃ©e Goubault de BrugiÃ¨re",
            "Marc Baboulin",
            "BenoÃ®t Valiron",
            "Cyril Allouche"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The synthesis of a quantum circuit consists in decomposing a unitary matrix\ninto a series of elementary operations. In this paper, we propose a circuit\nsynthesis method based on the QR factorization via Householder transformations.\nWe provide a two-step algorithm: during the first step we exploit the specific\nstructure of a quantum operator to compute its QR factorization, then the\nfactorized matrix is used to produce a quantum circuit. We analyze several\ncosts (circuit size and computational time) and compare them to existing\ntechniques from the literature. For a final quantum circuit twice as large as\nthe one obtained by the best existing method, we accelerate the computation by\norders of magnitude.\n",
        "pdf_link": "http://arxiv.org/pdf/2004.07710v1"
    },
    {
        "title": "Synthesizing quantum circuits via numerical optimization",
        "authors": [
            "TimothÃ©e Goubault de BrugiÃ¨re",
            "Marc Baboulin",
            "BenoÃ®t Valiron",
            "Cyril Allouche"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  We provide a simple framework for the synthesis of quantum circuits based on\na numerical optimization algorithm. This algorithm is used in the context of\nthe trapped-ions technology. We derive theoretical lower bounds for the number\nof quantum gates required to implement any quantum algorithm. Then we present\nnumerical experiments with random quantum operators where we compute the\noptimal parameters of the circuits and we illustrate the correctness of the\ntheoretical lower bounds. We finally discuss the scalability of the method with\nthe number of qubits.\n",
        "pdf_link": "http://arxiv.org/pdf/2004.07714v1"
    },
    {
        "title": "Wireless Power Transmitter Deployment for Balancing Fairness and\n  Charging Service Quality",
        "authors": [
            "Mingqing Liu",
            "Gang Wang",
            "Georgios B. Giannakis",
            "Mingliang Xiong",
            "Qingwen Liu",
            "Hao Deng"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Wireless Energy Transfer (WET) has recently emerged as an appealing solution\nfor power supplying mobile / Internet of Things (IoT) devices. As an enabling\nWET technology, Resonant Beam Charging (RBC) is well-documented for its\nlong-range, high-power, and safe \"WiFi-like\" mobile power supply. To provide\nhigh-quality wireless charging services for multi-user in a given region, we\nformulate a deployment problem of multiple RBC transmitters for balancing the\ncharging fairness and quality of charging service. Based on the RBC\ntransmitter's coverage model and receiver's charging / discharging model, a\nGenetic Algorithm (GA)-based and a Particle Swarm Optimization (PSO)-based\nscheme are put forth to resolve the above issue. Moreover, we present a\nscheduling method to evaluate the performance of the proposed algorithms.\nNumerical results corroborate that the optimized deployment schemes outperform\nuniform and random deployment in 10%-20% charging efficiency improvement.\n",
        "pdf_link": "http://arxiv.org/pdf/2004.08520v1"
    },
    {
        "title": "Memristors -- from In-memory computing, Deep Learning Acceleration,\n  Spiking Neural Networks, to the Future of Neuromorphic and Bio-inspired\n  Computing",
        "authors": [
            "Adnan Mehonic",
            "Abu Sebastian",
            "Bipin Rajendran",
            "Osvaldo Simeone",
            "Eleni Vasilaki",
            "Anthony J. Kenyon"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Machine learning, particularly in the form of deep learning, has driven most\nof the recent fundamental developments in artificial intelligence. Deep\nlearning is based on computational models that are, to a certain extent,\nbio-inspired, as they rely on networks of connected simple computing units\noperating in parallel. Deep learning has been successfully applied in areas\nsuch as object/pattern recognition, speech and natural language processing,\nself-driving vehicles, intelligent self-diagnostics tools, autonomous robots,\nknowledgeable personal assistants, and monitoring. These successes have been\nmostly supported by three factors: availability of vast amounts of data,\ncontinuous growth in computing power, and algorithmic innovations. The\napproaching demise of Moore's law, and the consequent expected modest\nimprovements in computing power that can be achieved by scaling, raise the\nquestion of whether the described progress will be slowed or halted due to\nhardware limitations. This paper reviews the case for a novel beyond CMOS\nhardware technology, memristors, as a potential solution for the implementation\nof power-efficient in-memory computing, deep learning accelerators, and spiking\nneural networks. Central themes are the reliance on non-von-Neumann computing\narchitectures and the need for developing tailored learning and inference\nalgorithms. To argue that lessons from biology can be useful in providing\ndirections for further progress in artificial intelligence, we briefly discuss\nan example based reservoir computing. We conclude the review by speculating on\nthe big picture view of future neuromorphic and brain-inspired computing\nsystems.\n",
        "pdf_link": "http://arxiv.org/pdf/2004.14942v1"
    },
    {
        "title": "Emulation of Astrocyte Induced Neural Phase Synchrony in Spin-Orbit\n  Torque Oscillator Neurons",
        "authors": [
            "Umang Garg",
            "Kezhou Yang",
            "Abhronil Sengupta"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Astrocytes play a central role in inducing concerted phase synchronized\nneural-wave patterns inside the brain. In this article, we demonstrate that\ninjected radio-frequency signal in underlying heavy metal layer of spin-orbit\ntorque oscillator neurons mimic the neuron phase synchronization effect\nrealized by glial cells. Potential application of such phase coupling effects\nis illustrated in the context of a temporal \"binding problem\". We also present\nthe design of a coupled neuron-synapse-astrocyte network enabled by compact\nneuromimetic devices by combining the concepts of local spike-timing dependent\nplasticity and astrocyte induced neural phase synchrony.\n",
        "pdf_link": "http://arxiv.org/pdf/2007.00776v6"
    },
    {
        "title": "Threshold Logic with Current-Driven Magnetic Domain Walls",
        "authors": [
            "Xuan Hu",
            "Brighton A. Hill",
            "Felipe Garcia-Sanchez",
            "Joseph S. Friedman"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The recent demonstration of current-driven magnetic domain wall logic [Z. Luo\net al., Nature 579:214] was based on a three-input logic gate that was\nidentified as a reconfigurable NAND/NOR function. We reinterpret this logic\ngate as a minority gate within the context of threshold logic, enabling a\ndomain wall threshold logic paradigm in which the device count can be reduced\nby 80%. Furthermore, by extending the logic gate to more than three inputs of\nnon-equal weight, an 87% reduction in device count can be achieved.\n",
        "pdf_link": "http://arxiv.org/pdf/2007.00815v3"
    },
    {
        "title": "Transfer Function Models for Cylindrical MC Channels with Diffusion and\n  Laminar Flow",
        "authors": [
            "Maximilian SchÃ¤fer",
            "Wayan Wicke",
            "Lukas Brand",
            "Rudolf Rabenstein",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The analysis and design of advection-diffusion based molecular communication\n(MC) systems in cylindrical environments is of particular interest for\napplications such as micro-fluidics and targeted drug delivery in blood\nvessels. Therefore, the accurate modeling of the corresponding MC channel is of\nhigh importance. The propagation of particles in these systems is caused by a\ncombination of diffusion and flow with a parabolic velocity profile, i.e.,\nlaminar flow. The propagation characteristics of the particles can be\ncategorized into three different regimes: The flow dominant regime where the\ninfluence of diffusion on the particle transport is negligible, the dispersive\nregime where diffusion has a much stronger impact than flow, and the mixed\nregime where both effects are important. For the limiting regimes, i.e., the\nflow dominant and dispersive regimes, there are well-known solutions and\napproximations for particle transport. In contrast, there is no general\nanalytical solution for the mixed regime, and instead, approximations,\nnumerical techniques, and particle based simulations have been employed. In\nthis paper, we develop a general model for the advection-diffusion problem in\ncylindrical environments which provides an analytical solution applicable in\nall regimes. The modeling procedure is based on a transfer function approach\nand the main focus lies on the incorporation of laminar flow into the\nanalytical model. The properties of the proposed model are analyzed by\nnumerical evaluation for different scenarios including the uniform and point\nrelease of particles. We provide a comparison with particle based simulations\nand the well-known solutions for the limiting regimes to demonstrate the\nvalidity of the proposed analytical model.\n",
        "pdf_link": "http://arxiv.org/pdf/2007.01799v1"
    },
    {
        "title": "Novel Memory Structures in QCA Nano Technology",
        "authors": [
            "Ali H. Majeed",
            "Esam Alkaldy",
            "Mohd S. Zainal",
            "Danial MD. Nor"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Quantum-dot Cellular Automata (QCA) is a new emerging technology for\ndesigning electronic circuits in nanoscale. QCA technology comes to overcome\nthe CMOS limitation and to be a good alternative as it can work in\nultra-high-speed. QCA brought researchers attention due to many features such\nas low power consumption, small feature size in addition to high frequency.\nDesigning circuits in QCA technology with minimum costs such as cells count and\nthe area is very important. This paper presents novel structures of D-latch and\nD-Flip Flop with the lower area and cell count. The proposed Flip-Flop has SET\nand RESET ability. The proposed latch and Flip-Flop have lower complexity\ncompared with counterparts in terms of cell counts by 32% and 26% respectively.\nThe proposed circuits are designed and simulated in QCADesigner software.\n",
        "pdf_link": "http://arxiv.org/pdf/2007.01954v1"
    },
    {
        "title": "Building Reservoir Computing Hardware Using Low Energy-Barrier Magnetics",
        "authors": [
            "Samiran Ganguly",
            "Avik W. Ghosh"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Biologically inspired recurrent neural networks, such as reservoir computers\nare of interest in designing spatio-temporal data processors from a hardware\npoint of view due to the simple learning scheme and deep connections to Kalman\nfilters. In this work we discuss using in-depth simulation studies a way to\nconstruct hardware reservoir computers using an analog stochastic neuron cell\nbuilt from a low energy-barrier magnet based magnetic tunnel junction and a few\ntransistors. This allows us to implement a physical embodiment of the\nmathematical model of reservoir computers. Compact implementation of reservoir\ncomputers using such devices may enable building compact, energy-efficient\nsignal processors for standalone or in-situ machine cognition in edge devices.\n",
        "pdf_link": "http://arxiv.org/pdf/2007.02766v1"
    },
    {
        "title": "2D Qubit Placement of Quantum Circuits using LONGPATH",
        "authors": [
            "Mrityunjay Ghosh",
            "Nivedita Dey",
            "Debdeep Mitra",
            "Amlan Chakrabarti"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  In order to achieve speedup over conventional classical computing for finding\nsolution of computationally hard problems, quantum computing was introduced.\nQuantum algorithms can be simulated in a pseudo quantum environment, but\nimplementation involves realization of quantum circuits through physical\nsynthesis of quantum gates. This requires decomposition of complex quantum\ngates into a cascade of simple one qubit and two qubit gates. The\nmethodological framework for physical synthesis imposes a constraint regarding\nplacement of operands (qubits) and operators. If physical qubits can be placed\non a grid, where each node of the grid represents a qubit then quantum gates\ncan only be operated on adjacent qubits, otherwise SWAP gates must be inserted\nto convert non-Linear Nearest Neighbor architecture to Linear Nearest Neighbor\narchitecture. Insertion of SWAP gates should be made optimal to reduce\ncumulative cost of physical implementation. A schedule layout generation is\nrequired for placement and routing apriori to actual implementation. In this\npaper, two algorithms are proposed to optimize the number of SWAP gates in any\narbitrary quantum circuit. The first algorithm is intended to start with\ngeneration of an interaction graph followed by finding the longest path\nstarting from the node with maximum degree. The second algorithm optimizes the\nnumber of SWAP gates between any pair of non-neighbouring qubits. Our proposed\napproach has a significant reduction in number of SWAP gates in 1D and 2D NTC\narchitecture.\n",
        "pdf_link": "http://arxiv.org/pdf/2007.06804v1"
    },
    {
        "title": "SHE-MTJ Circuits for Convolutional Neural Networks",
        "authors": [
            "Andrew W. Stephan",
            "Steven J. Koester"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  We report the performance characteristics of a notional Convolutional Neural\nNetwork based on the previously-proposed Multiply-Accumulate-Activate-Pool set,\nan MTJ-based spintronic circuit made to compute multiple neural functionalities\nin parallel. A study of image classification with the MNIST handwritten digits\ndataset using this network is provided via simulation. The effect of changing\nthe weight representation precision, the severity of device process variation\nwithin the MAAP sets and the computational redundancy are provided. The\nemulated network achieves between 90 and 95\\% image classification accuracy at\na cost of ~100 nJ per image.\n",
        "pdf_link": "http://arxiv.org/pdf/2007.08437v1"
    },
    {
        "title": "Procedural generation using quantum computation",
        "authors": [
            "James R. Wootton"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Quantum computation is an emerging technology that promises to be a powerful\ntool in many areas. Though some years likely still remain until significant\nquantum advantage is demonstrated, the development of the technology has led to\na range of valuable resources. These include publicly available prototype\nquantum hardware, advanced simulators for small quantum programs and\nprogramming frameworks to test and develop quantum software. In this\nprovocation paper we seek to demonstrate that these resources are sufficient to\nprovide the first useful results in the field of procedural generation. This is\ndone by introducing a proof-of-principle method: a quantum generalization of a\nblurring process, in which quantum interference is used to provide a unique\neffect. Through this we hope to show that further developments in the\ntechnology are not required before it becomes useful for procedural generation.\nRather, fruitful experimentation with this new technology can begin now.\n",
        "pdf_link": "http://arxiv.org/pdf/2007.11510v1"
    },
    {
        "title": "Linear Delay-cell Design for Low-energy Delay Multiplication and\n  Accumulation",
        "authors": [
            "Aditya Shukla"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  A practical deep neural network's (DNN) evaluation involves thousands of\nmultiply-and-accumulate (MAC) operations. To extend DNN's superior inference\ncapabilities to energy constrained devices, architectures and circuits that\nminimize energy-per-MAC must be developed. In this respect, analog delay-based\nMAC is advantageous due to reasons both extrinsic and intrinsic to the MAC\nimplementation - (1) lower fixed-point precision requirement for a DNN's\nevaluation, (2) better dynamic range than charge-based accumulation, for\nsmaller technology nodes, and (3) simpler analog-digital interfacing.\nImplementing DNNs using delay-based MAC requires mixed-signal delay multipliers\nthat accept digitally stored weights and analog voltages as arguments. To this\nend, a novel, linearly tune-able delay-cell is proposed, wherein, the delay is\nrealized using an inverted MOS capacitor's (C*) steady discharge from a\nlinearly input-voltage dependent initial charge. The cell is analytically\nmodeled, constraints for its functional validity are determined, and\njitter-models are developed. Multiple cells with scaled delays, corresponding\nto each bit of the digital argument, must be cascaded to form the multiplier.\nTo realize such bit-wise delay-scaling of the cells, a biasing circuit is\nproposed that generates sub-threshold gate-voltages to scale C*'s discharging\nrate, and thus area-expensive transistor width-scaling is avoided. For 130nm\nCMOS technology, the theoretical constraints and limits on jitter are used to\nfind the optimal design-point and quantify the jitter versus\nbits-per-multiplier trade-off. Schematic-level simulations show a worst-case\nenergy-consumption close to the state-of-art, and thus, feasibility of the\ncell.\n",
        "pdf_link": "http://arxiv.org/pdf/2007.13895v3"
    },
    {
        "title": "Implementing efficient balanced networks with mixed-signal spike-based\n  learning circuits",
        "authors": [
            "Julian BÃ¼chel",
            "Jonathan Kakon",
            "Michel Perez",
            "Giacomo Indiveri"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Efficient Balanced Networks (EBNs) are networks of spiking neurons in which\nexcitatory and inhibitory synaptic currents are balanced on a short timescale,\nleading to desirable coding properties such as high encoding precision, low\nfiring rates, and distributed information representation. It is for these\nbenefits that it would be desirable to implement such networks in low-power\nneuromorphic processors. However, the degree of device mismatch in analog\nmixed-signal neuromorphic circuits renders the use of pre-trained EBNs\nchallenging, if not impossible. To overcome this issue, we developed a novel\nlocal learning rule suitable for on-chip implementation that drives a randomly\nconnected network of spiking neurons into a tightly balanced regime. Here we\npresent the integrated circuits that implement this rule and demonstrate their\nexpected behaviour in low-level circuit simulations. Our proposed method paves\nthe way towards a system-level implementation of tightly balanced networks on\nanalog mixed-signal neuromorphic hardware. Thanks to their coding properties\nand sparse activity, neuromorphic electronic EBNs will be ideally suited for\nextreme-edge computing applications that require low-latency, ultra-low power\nconsumption and which cannot rely on cloud computing for data processing.\n",
        "pdf_link": "http://arxiv.org/pdf/2010.14353v2"
    },
    {
        "title": "Quantum Computing: A Taxonomy, Systematic Review and Future Directions",
        "authors": [
            "Sukhpal Singh Gill",
            "Adarsh Kumar",
            "Harvinder Singh",
            "Manmeet Singh",
            "Kamalpreet Kaur",
            "Muhammad Usman",
            "Rajkumar Buyya"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Quantum computing is an emerging paradigm with the potential to offer\nsignificant computational advantage over conventional classical computing by\nexploiting quantum-mechanical principles such as entanglement and\nsuperposition. It is anticipated that this computational advantage of quantum\ncomputing will help to solve many complex and computationally intractable\nproblems in several areas such as drug design, data science, clean energy,\nfinance, industrial chemical development, secure communications, and quantum\nchemistry. In recent years, tremendous progress in both quantum hardware\ndevelopment and quantum software/algorithm have brought quantum computing much\ncloser to reality. Indeed, the demonstration of quantum supremacy marks a\nsignificant milestone in the Noisy Intermediate Scale Quantum (NISQ) era - the\nnext logical step being the quantum advantage whereby quantum computers solve a\nreal-world problem much more efficiently than classical computing. As the\nquantum devices are expected to steadily scale up in the next few years,\nquantum decoherence and qubit interconnectivity are two of the major challenges\nto achieve quantum advantage in the NISQ era. Quantum computing is a highly\ntopical and fast-moving field of research with significant ongoing progress in\nall facets. This article presents a comprehensive review of quantum computing\nliterature, and taxonomy of quantum computing. Further, the proposed taxonomy\nis used to map various related studies to identify the research gaps. A\ndetailed overview of quantum software tools and technologies, post-quantum\ncryptography and quantum computer hardware development to document the current\nstate-of-the-art in the respective areas. We finish the article by highlighting\nvarious open challenges and promising future directions for research.\n",
        "pdf_link": "http://arxiv.org/pdf/2010.15559v4"
    },
    {
        "title": "Graphene-based Wireless Agile Interconnects for Massive Heterogeneous\n  Multi-chip Processors",
        "authors": [
            "Sergi Abadal",
            "Robert Guirado",
            "Hamidreza Taghvaee",
            "Akshay Jain",
            "Elana Pereira de Santana",
            "Peter Haring BolÃ­var",
            "Mohamed Saeed",
            "Renato Negra",
            "Zhenxing Wang",
            "Kun-Ta Wang",
            "Max C. Lemme",
            "Joshua Klein",
            "Marina Zapater",
            "Alexandre Levisse",
            "David Atienza",
            "Davide Rossi",
            "Francesco Conti",
            "Martino Dazzi",
            "Geethan Karunaratne",
            "Irem Boybat",
            "Abu Sebastian"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The main design principles in computer architecture have recently shifted\nfrom a monolithic scaling-driven approach to the development of heterogeneous\narchitectures that tightly co-integrate multiple specialized processor and\nmemory chiplets. In such data-hungry multi-chip architectures, current\nNetworks-in-Package (NiPs) may not be enough to cater to their heterogeneous\nand fast-changing communication demands. This position paper makes the case for\nwireless in-package nanonetworking as the enabler of efficient and versatile\nwired-wireless interconnect fabrics for massive heterogeneous processors. To\nthat end, the use of graphene-based antennas and transceivers with unique\nfrequency-beam reconfigurability in the terahertz band is proposed. The\nfeasibility of such a nanonetworking vision and the main research challenges\ntowards its realization are analyzed from the technological, communications,\nand computer architecture perspectives.\n",
        "pdf_link": "http://arxiv.org/pdf/2011.04107v3"
    },
    {
        "title": "Principles of Stochastic Computing: Fundamental Concepts and\n  Applications",
        "authors": [
            "S. Rahimi Kari"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The semiconductor and IC industry is facing the issue of high energy\nconsumption. In modern days computers and processing systems are designed based\non the Turing machine and Von Neumann's architecture. This architecture mainly\nfocused on designing systems based on deterministic behaviors. To tackle energy\nconsumption and reliability in systems, Stochastic Computing was introduced. In\nthis research, we aim to review and study the principles behind stochastic\ncomputing and its implementation techniques. By utilizing stochastic computing,\nwe can achieve higher energy efficiency and smaller area sizes in terms of\ndesigning arithmetic units. Also, we aim to popularize the affiliation of\nStochastic systems in designing futuristic BLSI and Neuromorphic systems.\n",
        "pdf_link": "http://arxiv.org/pdf/2011.05153v1"
    },
    {
        "title": "Thermoformed Circuit Boards: Fabrication of highly conductive freeform\n  3D printed circuit boards with heat bending",
        "authors": [
            "Freddie Hong",
            "Connor Myant",
            "David Boyle"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Fabricating 3D printed electronics using desktop printers has become more\naccessible with recent developments in conductive thermoplastic filaments.\nBecause of their high resistance and difficulties in printing traces in\nvertical directions, most applications are restricted to capacitive sensing. In\nthis paper, we introduce Thermoformed Circuit Board (TCB), a novel approach\nthat employs the thermoformability of the 3D printed plastics to construct\nvarious double-sided, rigid and highly conductive freeform circuit boards that\ncan withstand high current applications through copper electroplating. To\nillustrate the capability of the TCB, we showcase a range of examples with\nvarious shapes, electrical characteristics and interaction mechanisms. We also\ndemonstrate a new design tool extension to an existing CAD environment that\nallows users to parametrically draw the substrate and conductive trace, and\nexport 3D printable files. TCB is an inexpensive and highly accessible\nfabrication technique intended to broaden HCI researcher participation.\n",
        "pdf_link": "http://arxiv.org/pdf/2011.06473v2"
    },
    {
        "title": "In-Memory Nearest Neighbor Search with FeFET Multi-Bit\n  Content-Addressable Memories",
        "authors": [
            "Arman Kazemi",
            "Mohammad Mehdi Sharifi",
            "Ann Franchesca Laguna",
            "Franz MÃ¼ller",
            "Ramin Rajaei",
            "Ricardo Olivo",
            "Thomas KÃ¤mpfe",
            "Michael Niemier",
            "X. Sharon Hu"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Nearest neighbor (NN) search is an essential operation in many applications,\nsuch as one/few-shot learning and image classification. As such, fast and\nlow-energy hardware support for accurate NN search is highly desirable. Ternary\ncontent-addressable memories (TCAMs) have been proposed to accelerate NN search\nfor few-shot learning tasks by implementing $L_\\infty$ and Hamming distance\nmetrics, but they cannot achieve software-comparable accuracies. This paper\nproposes a novel distance function that can be natively evaluated with\nmulti-bit content-addressable memories (MCAMs) based on ferroelectric FETs\n(FeFETs) to perform a single-step, in-memory NN search. Moreover, this approach\nachieves accuracies comparable to floating-point precision implementations in\nsoftware for NN classification and one/few-shot learning tasks. As an example,\nthe proposed method achieves a 98.34% accuracy for a 5-way, 5-shot\nclassification task for the Omniglot dataset (only 0.8% lower than\nsoftware-based implementations) with a 3-bit MCAM. This represents a 13%\naccuracy improvement over state-of-the-art TCAM-based implementations at\niso-energy and iso-delay. The presented distance function is resilient to the\neffects of FeFET device-to-device variations. Furthermore, this work\nexperimentally demonstrates a 2-bit implementation of FeFET MCAM using AND\narrays from GLOBALFOUNDRIES to further validate proof of concept.\n",
        "pdf_link": "http://arxiv.org/pdf/2011.07095v1"
    },
    {
        "title": "Learning by mistakes in memristor networks",
        "authors": [
            "Juan Pablo Carbajal",
            "Daniel Alejandro Martin",
            "Dante Renato Chialvo"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Recent results in adaptive matter revived the interest in the implementation\nof novel devices able to perform brain-like operations. Here we introduce a\ntraining algorithm for a memristor network which is inspired in previous work\non biological learning. Robust results are obtained from computer simulations\nof a network of voltage controlled memristive devices. Its implementation in\nhardware is straightforward, being scalable and requiring very little\nperipheral computation overhead.\n",
        "pdf_link": "http://arxiv.org/pdf/2011.07201v2"
    },
    {
        "title": "Channel Tiling for Improved Performance and Accuracy of Optical Neural\n  Network Accelerators",
        "authors": [
            "Shurui Li",
            "Mario Miscuglio",
            "Volker J. Sorger",
            "Puneet Gupta"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Low latency, high throughput inference on Convolution Neural Networks (CNNs)\nremains a challenge, especially for applications requiring large input or large\nkernel sizes. 4F optics provides a solution to accelerate CNNs by converting\nconvolutions into Fourier-domain point-wise multiplications that are\ncomputationally 'free' in optical domain. However, existing 4F CNN systems\nsuffer from the all-positive sensor readout issue which makes the\nimplementation of a multi-channel, multi-layer CNN not scalable or even\nimpractical. In this paper we propose a simple channel tiling scheme for 4F CNN\nsystems that utilizes the high resolution of 4F system to perform channel\nsummation inherently in optical domain before sensor detection, so the outputs\nof different channels can be correctly accumulated. Compared to state of the\nart, channel tiling gives similar accuracy, significantly better robustness to\nsensing quantization (33\\% improvement in required sensing precision) error and\nnoise (10dB reduction in tolerable sensing noise), 0.5X total filters required,\n10-50X+ throughput improvement and as much as 3X reduction in required output\ncamera resolution/bandwidth. Not requiring any additional optical hardware, the\nproposed channel tiling approach addresses an important throughput and\nprecision bottleneck of high-speed, massively-parallel optical 4F computing\nsystems.\n",
        "pdf_link": "http://arxiv.org/pdf/2011.07391v2"
    },
    {
        "title": "Quantitative Evaluation of Hardware Binary Stochastic Neurons",
        "authors": [
            "Orchi Hassan",
            "Supriyo Datta",
            "Kerem Y. Camsari"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Recently there has been increasing activity to build dedicated Ising Machines\nto accelerate the solution of combinatorial optimization problems by expressing\nthese problems as a ground-state search of the Ising model. A common theme of\nsuch Ising Machines is to tailor the physics of underlying hardware to the\nmathematics of the Ising model to improve some aspect of performance that is\nmeasured in speed to solution, energy consumption per solution or area\nfootprint of the adopted hardware. One such approach to build an Ising spin, or\na binary stochastic neuron (BSN), is a compact mixed-signal unit based on a\nlow-barrier nanomagnet based design that uses a single magnetic tunnel junction\n(MTJ) and three transistors (3T-1MTJ) where the MTJ functions as a stochastic\nresistor (1SR). Such a compact unit can drastically reduce the area footprint\nof BSNs while promising massive scalability by leveraging the existing Magnetic\nRAM (MRAM) technology that has integrated 1T-1MTJ cells in ~Gbit densities. The\n3T-1SR design however can be realized using different materials or devices that\nprovide naturally fluctuating resistances. Extending previous work, we evaluate\nhardware BSNs from this general perspective by classifying necessary and\nsufficient conditions to design a fast and energy-efficient BSN that can be\nused in scaled Ising Machine implementations. We connect our device analysis to\nsystems-level metrics by emphasizing hardware-independent figures-of-merit such\nas flips per second and dissipated energy per random bit that can be used to\nclassify any Ising Machine.\n",
        "pdf_link": "http://arxiv.org/pdf/2101.00147v2"
    },
    {
        "title": "A Survey on Silicon Photonics for Deep Learning",
        "authors": [
            "Febin P Sunny",
            "Ebadollah Taheri",
            "Mahdi Nikdast",
            "Sudeep Pasricha"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Deep learning has led to unprecedented successes in solving some very\ndifficult problems in domains such as computer vision, natural language\nprocessing, and general pattern recognition. These achievements are the\nculmination of decades-long research into better training techniques and deeper\nneural network models, as well as improvements in hardware platforms that are\nused to train and execute the deep neural network models. Many\napplication-specific integrated circuit (ASIC) hardware accelerators for deep\nlearning have garnered interest in recent years due to their improved\nperformance and energy-efficiency over conventional CPU and GPU architectures.\nHowever, these accelerators are constrained by fundamental bottlenecks due to\n1) the slowdown in CMOS scaling, which has limited computational and\nperformance-per-watt capabilities of emerging electronic processors, and 2) the\nuse of metallic interconnects for data movement, which do not scale well and\nare a major cause of bandwidth, latency, and energy inefficiencies in almost\nevery contemporary processor. Silicon photonics has emerged as a promising\nCMOS-compatible alternative to realize a new generation of deep learning\naccelerators that can use light for both communication and computation. This\narticle surveys the landscape of silicon photonics to accelerate deep learning,\nwith a coverage of developments across design abstractions in a bottom-up\nmanner, to convey both the capabilities and limitations of the silicon\nphotonics paradigm in the context of deep learning acceleration.\n",
        "pdf_link": "http://arxiv.org/pdf/2101.01751v2"
    },
    {
        "title": "Toward Location-aware In-body Terahertz Nanonetworks with Energy\n  Harvesting",
        "authors": [
            "Filip Lemic",
            "Sergi Abadal",
            "Aleksandar Stevanovic",
            "Eduard AlarcÃ³n",
            "Jeroen Famaey"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Nanoscale wireless networks are expected to revolutionize a variety of\ndomains, with significant advances conceivable in in-body healthcare. In\nhealthcare, these nanonetworks will consist of energy-harvesting nanodevices\npassively flowing through the bloodstream, taking actions at certain locations,\nand communicating results to more powerful Body Area Network (BAN) nodes.\nAssuming such a setup and electromagnetic nanocommunication in the Terahertz\n(THz) frequencies, we propose a network architecture that can support\nfine-grained localization of the energy-harvesting in-body nanonodes, as well\nas their two-way communication with the outside world. The main novelties of\nour proposal lie in the introduction of location-aware and Wake-up Radio\n(WuR)-based wireless nanocommunication paradigms, as well as Software-Defined\nMetamaterials (SDMs), to THz-operating energy-harvesting in-body nanonetworks.\nWe argue that, on a high level, the proposed architecture can handle (and\nactually benefits from) a large number of nanonodes, while simultaneously\ndealing with a short range of THz in-body propagation and highly constrained\nnanonodes.\n",
        "pdf_link": "http://arxiv.org/pdf/2101.01952v2"
    },
    {
        "title": "The Granularity Gap Problem: A Hurdle for Applying Approximate Memory to\n  Complex Data Layout",
        "authors": [
            "Soramichi Akiyama",
            "Ryota Shioya"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The main memory access latency has not much improved for more than two\ndecades while the CPU performance had been exponentially increasing until\nrecently. Approximate memory is a technique to reduce the DRAM access latency\nin return of losing data integrity. It is beneficial for applications that are\nrobust to noisy input and intermediate data such as artificial intelligence,\nmultimedia processing, and graph processing. To obtain reasonable outputs from\napplications on approximate memory, it is crucial to protect critical data\nwhile accelerating accesses to non-critical data. We refer the minimum size of\na continuous memory region that the same error rate is applied in approximate\nmemory to as the approximation granularity. A fundamental limitation of\napproximate memory is that the approximation granularity is as large as a few\nkilo bytes. However, applications may have critical and non-critical data\ninterleaved with smaller granularity. For example, a data structure for graph\nnodes can have pointers (critical) to neighboring nodes and its score\n(non-critical, depending on the use-case). This data structure cannot be\ndirectly mapped to approximate memory due to the gap between the approximation\ngranularity and the granularity of data criticality. We refer to this issue as\nthe granularity gap problem. In this paper, we first show that many\napplications potentially suffer from this problem. Then we propose a framework\nto quantitatively evaluate the performance overhead of a possible method to\navoid this problem using known techniques. The evaluation results show that the\nperformance overhead is non-negligible compared to expected benefit from\napproximate memory, suggesting that the granularity gap problem is a\nsignificant concern.\n",
        "pdf_link": "http://arxiv.org/pdf/2101.10605v1"
    },
    {
        "title": "Theory of heterogeneous circuits with stochastic memristive devices",
        "authors": [
            "V. A. Slipko",
            "Y. V. Pershin"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  We introduce an approach based on the Chapman-Kolmogorov equation to model\nheterogeneous stochastic circuits, namely, the circuits combining binary or\nmulti-state stochastic memristive devices and continuum reactive components\n(capacitors and/or inductors). Such circuits are described in terms of\noccupation probabilities of memristive states that are functions of reactive\nvariables. As an illustrative example, the series circuit of a binary memristor\nand capacitor is considered in detail. Some analytical solutions are found. Our\nwork offers a novel analytical/numerical tool for modeling complex stochastic\nnetworks, which may find a broad range of applications.\n",
        "pdf_link": "http://arxiv.org/pdf/2101.12144v2"
    },
    {
        "title": "A QUBO Algorithm to Compute Eigenvectors of Symmetric Matrices",
        "authors": [
            "Benjamin Krakoff",
            "Susan M. Mniszewski",
            "Christian F. A. Negre"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  We describe an algorithm to compute the extremal eigenvalues and\ncorresponding eigenvectors of a symmetric matrix by solving a sequence of\nQuadratic Binary Optimization problems. This algorithm is robust across many\ndifferent classes of symmetric matrices, can compute the eigenvector/eigenvalue\npair to essentially arbitrary precision, and with minor modifications can also\nsolve the generalized eigenvalue problem. Performance is analyzed on small\nrandom matrices and selected larger matrices from practical applications.\n",
        "pdf_link": "http://arxiv.org/pdf/2104.11311v1"
    },
    {
        "title": "Open-Source Memory Compiler for Automatic RRAM Generation and\n  Verification",
        "authors": [
            "Dimitrios Antoniadis",
            "Peilong Feng",
            "Andrea Mifsud",
            "Timothy G. Constandinou"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The lack of open-source memory compilers in academia typically causes\nsignificant delays in research and design implementations. This paper presents\nan open-source memory compiler that is directly integrated within the Cadence\nVirtuoso environment using physical verification tools provided by Mentor\nGraphics (Calibre). It facilitates the entire memory generation process from\nnetlist generation to layout implementation, and physical implementation\nverification. To the best of our knowledge, this is the first open-source\nmemory compiler that has been developed specifically to automate Resistive\nRandom Access Memory (RRAM) generation. RRAM holds the promise of achieving\nhigh speed, high density and non-volatility. A novel RRAM architecture,\nadditionally is proposed, and a number of generated RRAM arrays are evaluated\nto identify their worst case control line parasitics and worst case settling\ntime across the memristors of their cells. The total capacitance of lines SEL,\nN and P is 5.83 fF/cell, 3.31 fF/cell and 2.48 fF/cell respectively, while the\ntotal calculated resistance for SEL is 1.28 Ohm/cell and 0.14 Ohm/cell for both\nN and P lines.\n",
        "pdf_link": "http://arxiv.org/pdf/2104.14885v1"
    },
    {
        "title": "A numerical exploration of signal detector arrangement in a spin-wave\n  reservoir computing device",
        "authors": [
            "Takehiro Ichimura",
            "Ryosho Nakane",
            "Gouhei Tanaka",
            "Akira Hirose"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  This paper studies numerically how the signal detector arrangement influences\nthe performance of reservoir computing using spin waves excited in a\nferrimagnetic garnet film. This investigation is essentially important since\nthe input information is not only conveyed but also transformed by the spin\nwaves into high-dimensional information space when the waves propagate in the\nfilm in a spatially distributed manner. This spatiotemporal dynamics realizes a\nrich reservoir-computational functionality. First, we simulate spin waves in a\nrectangular garnet film with two input electrodes to obtain spatial\ndistributions of the reservoir states in response to input signals, which are\nrepresented as spin vectors and used for a machine-learning waveform\nclassification task. The detected reservoir states are combined through readout\nconnection weights to generate a final output. We visualize the spatial\ndistribution of the weights after training to discuss the number and positions\nof the output electrodes by arranging them at grid points, equiangularly\ncircular points or at random. We evaluate the classification accuracy by\nchanging the number of the output electrodes, and find that a high accuracy\n($>$ 90\\%) is achieved with only several tens of output electrodes regardless\nof grid, circular or random arrangement. These results suggest that the spin\nwaves possess sufficiently complex and rich dynamics for this type of tasks.\nThen we investigate in which area useful information is distributed more by\narranging the electrodes locally on the chip. Finally, we show that this device\nhas generalization ability for input wave-signal frequency in a certain\nfrequency range. These results will lead to practical design of spin-wave\nreservoir devices for low-power intelligent computing in the near future.\n",
        "pdf_link": "http://arxiv.org/pdf/2104.14915v1"
    },
    {
        "title": "Self-Replication via Tile Self-Assembly",
        "authors": [
            "Andrew Alseth",
            "Daniel Hader",
            "Matthew J. Patitz"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  In this paper we present a model containing modifications to the\nSignal-passing Tile Assembly Model (STAM), a tile-based self-assembly model\nwhose tiles are capable of activating and deactivating glues based on the\nbinding of other glues. These modifications consist of an extension to 3D, the\nability of tiles to form \"flexible\" bonds that allow bound tiles to rotate\nrelative to each other, and allowing tiles of multiple shapes within the same\nsystem. We call this new model the STAM*, and we present a series of\nconstructions within it that are capable of self-replicating behavior. Namely,\nthe input seed assemblies to our STAM* systems can encode either \"genomes\"\nspecifying the instructions for building a target shape, or can be copies of\nthe target shape with instructions built in. A universal tile set exists for\nany target shape (at scale factor 2), and from a genome assembly creates\ninfinite copies of the genome as well as the target shape. An input target\nstructure, on the other hand, can be \"deconstructed\" by the universal tile set\nto form a genome encoding it, which will then replicate and also initiate the\ngrowth of copies of assemblies of the target shape. Since the lengths of the\ngenomes for these constructions are proportional to the number of points in the\ntarget shape, we also present a replicator which utilizes hierarchical\nself-assembly to greatly reduce the size of the genomes required. The main\ngoals of this work are to examine minimal requirements of self-assembling\nsystems capable of self-replicating behavior, with the aim of better\nunderstanding self-replication in nature as well as understanding the\ncomplexity of mimicking it.\n",
        "pdf_link": "http://arxiv.org/pdf/2105.02914v3"
    },
    {
        "title": "Analog Neural Computing with Super-resolution Memristor Crossbars",
        "authors": [
            "A. P. James",
            "L. O. Chua"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Memristor crossbar arrays are used in a wide range of in-memory and\nneuromorphic computing applications. However, memristor devices suffer from\nnon-idealities that result in the variability of conductive states, making\nprogramming them to a desired analog conductance value extremely difficult as\nthe device ages. In theory, memristors can be a nonlinear programmable analog\nresistor with memory properties that can take infinite resistive states. In\npractice, such memristors are hard to make, and in a crossbar, it is confined\nto a limited set of stable conductance values. The number of conductance levels\navailable for a node in the crossbar is defined as the crossbar's resolution.\nThis paper presents a technique to improve the resolution by building a\nsuper-resolution memristor crossbar with nodes having multiple memristors to\ngenerate r-simplicial sequence of unique conductance values. The wider the\nrange and number of conductance values, the higher the crossbar's resolution.\nThis is particularly useful in building analog neural network (ANN) layers,\nwhich are proven to be one of the go-to approaches for forming a neural network\nlayer in implementing neuromorphic computations.\n",
        "pdf_link": "http://arxiv.org/pdf/2105.04614v1"
    },
    {
        "title": "Statistical Temperature Coefficient Distribution in Analog RRAM Array:\n  Impact on Neuromorphic System and Mitigation Method",
        "authors": [
            "Heng Xu",
            "Yue Sun",
            "Yangyang Zhu",
            "Xiaohu Wang",
            "Guoxuan Qin"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Emerging analog resistive random access memory (RRAM) based on HfOx is an\nattractive device for non-von Neumann neuromorphic computing systems. The\ndifferences in temperature dependent conductance drift among cells hamper\ncomputing accuracy, characterized by the statistical distribution of\ntemperature coefficient(T{\\alpha}). A compact model was presented in order to\ninvestigate the statistical distribution of T{\\alpha} under different\nresistance states. Based on this model, the physical mechanism of thermal\ninstability of cells with a positive T{\\alpha} was elucidated. Furthermore,\nthis model can also effectively evaluate the impact of conductance distribution\nof different levels under various temperatures in artificial neural networks\n(ANN). An approach incorporating the optimized conductance range selection and\nthe current compensation scheme was proposed to reduce the impacts of the\ndistribution of T{\\alpha}. The simulation results showed that recognition\naccuracy was improved from 79.8% to 89.6% for the application of MNIST\nhandwriting digits classification with a two-layer perceptron at 400K after\nadopting the proposed optimization method.\n",
        "pdf_link": "http://arxiv.org/pdf/2105.05534v1"
    },
    {
        "title": "Optical neuromorphic processing at Tera-OP/s speeds based on Kerr\n  soliton crystal microcombs",
        "authors": [
            "Mengxi Tan",
            "Xingyuan Xu",
            "David J. Moss"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Convolutional neural networks (CNNs), inspired by biological visual cortex\nsystems, are a powerful category of artificial neural networks that can extract\nthe hierarchical features of raw data to greatly reduce the network parametric\ncomplexity and enhance the predicting accuracy. They are of significant\ninterest for machine learning tasks such as computer vision, speech\nrecognition, playing board games and medical diagnosis. Optical neural networks\noffer the promise of dramatically accelerating computing speed to overcome the\ninherent bandwidth bottleneck of electronics. Here, we demonstrate a universal\noptical vector convolutional accelerator operating beyond 10 TeraOPS (TOPS:\noperations per second), generating convolutions of images of 250,000 pixels\nwith 8 bit resolution for 10 kernels simultaneously, enough for facial image\nrecognition. We then use the same hardware to sequentially form a deep optical\nCNN with ten output neurons, achieving successful recognition of full 10 digits\nwith 900 pixel handwritten digit images with 88% accuracy. Our results are\nbased on simultaneously interleaving temporal, wavelength and spatial\ndimensions enabled by an integrated microcomb source. This approach is scalable\nand trainable to much more complex networks for demanding applications such as\nunmanned vehicle and real time video recognition.\n",
        "pdf_link": "http://arxiv.org/pdf/2105.06296v1"
    },
    {
        "title": "Simulating 3-symbol Turing machines with SIMD||DNA",
        "authors": [
            "David Doty",
            "Aaron Ong"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  SIMD||DNA is a model of DNA strand displacement allowing parallel in-memory\ncomputation on DNA storage. We show how to simulate an arbitrary 3-symbol\nspace-bounded Turing machine with a SIMD||DNA program, giving a more direct and\nefficient route to general-purpose information manipulation on DNA storage than\nthe Rule 110 simulation of [Wang, Chalk, Soloveichik, DNA 2019]. We also\ndevelop software that can simulate SIMD||DNA programs and produce SVG figures.\n",
        "pdf_link": "http://arxiv.org/pdf/2105.08559v5"
    },
    {
        "title": "Quadrature Photonic Spatial Ising Machine",
        "authors": [
            "Wenchen Sun",
            "Wenjia Zhang",
            "Yuanyuan Liu",
            "Qingwen Liu",
            "Zuyuan He"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The mining in physics and biology for accelerating the hardcore algorithm to\nsolve non-deterministic polynomial (NP) hard problems has inspired a great\namount of special-purpose ma-chine models. Ising machine has become an\nefficient solver for various combinatorial optimizationproblems. As a computing\naccelerator, large-scale photonic spatial Ising machine have great advan-tages\nand potentials due to excellent scalability and compact system. However,\ncurrent fundamentallimitation of photonic spatial Ising machine is the\nconfiguration flexibility of problem implementationin the accelerator model.\nArbitrary spin interactions is highly desired for solving various NP\nhardproblems. Moreover, the absence of external magnetic field in the proposed\nphotonic Ising machinewill further narrow the freedom to map the optimization\napplications. In this paper, we propose anovel quadrature photonic spatial\nIsing machine to break through the limitation of photonic Isingaccelerator by\nsynchronous phase manipulation in two and three sections. Max-cut problem\nsolutionwith graph order of 100 and density from 0.5 to 1 is experimentally\ndemonstrated after almost 100iterations. We derive and verify using simulation\nthe solution for Max-cut problem with more than1600 nodes and the system\ntolerance for light misalignment. Moreover, vertex cover problem, modeled as an\nIsing model with external magnetic field, has been successfully implemented to\nachievethe optimal solution. Our work suggests flexible problem solution by\nlarge-scale photonic spatialIsing machine.\n",
        "pdf_link": "http://arxiv.org/pdf/2105.09307v1"
    },
    {
        "title": "Prospects and applications of photonic neural networks",
        "authors": [
            "Chaoran Huang",
            "Volker J. Sorger",
            "Mario Miscuglio",
            "Mohammed Al-Qadasi",
            "Avilash Mukherjee",
            "Sudip Shekhar",
            "Lukas Chrostowski",
            "Lutz Lampe",
            "Mitchell Nichols",
            "Mable P. Fok",
            "Daniel Brunner",
            "Alexander N. Tait",
            "Thomas Ferreira de Lima",
            "Bicky A. Marquez",
            "Paul R. Prucnal",
            "Bhavin J. Shastri"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Neural networks have enabled applications in artificial intelligence through\nmachine learning, and neuromorphic computing. Software implementations of\nneural networks on conventional computers that have separate memory and\nprocessor (and that operate sequentially) are limited in speed and energy\nefficiency. Neuromorphic engineering aims to build processors in which hardware\nmimics neurons and synapses in the brain for distributed and parallel\nprocessing. Neuromorphic engineering enabled by photonics (optical physics) can\noffer sub-nanosecond latencies and high bandwidth with low energies to extend\nthe domain of artificial intelligence and neuromorphic computing applications\nto machine learning acceleration, nonlinear programming, intelligent signal\nprocessing, etc. Photonic neural networks have been demonstrated on integrated\nplatforms and free-space optics depending on the class of applications being\ntargeted. Here, we discuss the prospects and demonstrated applications of these\nphotonic neural networks.\n",
        "pdf_link": "http://arxiv.org/pdf/2105.09943v1"
    },
    {
        "title": "Reservoir Computing based on Mutually Injected Phase Modulated\n  Semiconductor Lasers as a monolithic integrated hardware accelerator",
        "authors": [
            "Kostas Sozos",
            "Charis Mesaritakis",
            "Adonis Bogris"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  In this paper we propose and numerically study a neuromorphic computing\nscheme that applies delay-based reservoir computing in a laser system\nconsisting of two mutually coupled phase modulated lasers. The scheme can be\nmonolithic integrated in a straightforward manner and alleviates the need for\nexternal optical injection, as the data can be directly applied on the on-chip\nphase modulator placed between the two lasers. The scheme also offers the\nbenefit of increasing the nodes compared to a reservoir computing system using\neither one laser under feedback or laser under feedback and optical injection.\nNumerical simulations assess the performance of the integrated reservoir\ncomputing system in dispersion compensation tasks in short-reach optical\ncommunication systems. We numerically demonstrate that the proposed platform\ncan recover severely distorted 25 Gbaud PAM-4 signals for transmission\ndistances exceeding 50km and outperform other competing delay-based reservoir\ncomputing systems relying on optical feedback. The proposed scheme, thanks to\nits compactness and simplicity, can play the role of a monolithic integrated\nhardware accelerator in a wide range of application requiring high speed real\ntime processing.\n",
        "pdf_link": "http://arxiv.org/pdf/2105.11972v2"
    },
    {
        "title": "Optical coherent dot-product chip for sophisticated deep learning\n  regression",
        "authors": [
            "Shaofu Xu",
            "Jing Wang",
            "Haowen Shu",
            "Zhike Zhang",
            "Sicheng Yi",
            "Bowen Bai",
            "Xingjun Wang",
            "Jianguo Liu",
            "Weiwen Zou"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Optical implementations of neural networks (ONNs) herald the next-generation\nhigh-speed and energy-efficient deep learning computing by harnessing the\ntechnical advantages of large bandwidth and high parallelism of optics.\nHowever, due to the problems of incomplete numerical domain, limited hardware\nscale, or inadequate numerical accuracy, the majority of existing ONNs were\nstudied for basic classification tasks. Given that regression is a fundamental\nform of deep learning and accounts for a large part of current artificial\nintelligence applications, it is necessary to master deep learning regression\nfor further development and deployment of ONNs. Here, we demonstrate a\nsilicon-based optical coherent dot-product chip (OCDC) capable of completing\ndeep learning regression tasks. The OCDC adopts optical fields to carry out\noperations in complete real-value domain instead of in only positive domain.\nVia reusing, a single chip conducts matrix multiplications and convolutions in\nneural networks of any complexity. Also, hardware deviations are compensated\nvia in-situ backpropagation control provided the simplicity of chip\narchitecture. Therefore, the OCDC meets the requirements for sophisticated\nregression tasks and we successfully demonstrate a representative neural\nnetwork, the AUTOMAP (a cutting-edge neural network model for image\nreconstruction). The quality of reconstructed images by the OCDC and a 32-bit\ndigital computer is comparable. To the best of our knowledge, there is no\nprecedent of performing such state-of-the-art regression tasks on ONN chip. It\nis anticipated that the OCDC can promote novel accomplishment of ONNs in modern\nAI applications including autonomous driving, natural language processing, and\nscientific study.\n",
        "pdf_link": "http://arxiv.org/pdf/2105.12122v3"
    },
    {
        "title": "Photonic extreme learning machine by free-space optical propagation",
        "authors": [
            "Davide Pierangeli",
            "Giulia Marcucci",
            "Claudio Conti"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Photonic brain-inspired platforms are emerging as novel analog computing\ndevices, enabling fast and energy-efficient operations for machine learning.\nThese artificial neural networks generally require tailored optical elements,\nsuch as integrated photonic circuits, engineered diffractive layers,\nnanophotonic materials, or time-delay schemes, which are challenging to train\nor stabilize. Here we present a neuromorphic photonic scheme - photonic extreme\nlearning machines - that can be implemented simply by using an optical encoder\nand coherent wave propagation in free space. We realize the concept through\nspatial light modulation of a laser beam, with the far field that acts as\nfeature mapping space. We experimentally demonstrated learning from data on\nvarious classification and regression tasks, achieving accuracies comparable to\ndigital extreme learning machines. Our findings point out an optical machine\nlearning device that is easy-to-train, energetically efficient, scalable and\nfabrication-constraint free. The scheme can be generalized to a plethora of\nphotonic systems, opening the route to real-time neuromorphic processing of\noptical data.\n",
        "pdf_link": "http://arxiv.org/pdf/2105.12123v1"
    },
    {
        "title": "Realization of all logic gates and memory latch in the SC-CNN cell of\n  the simple nonlinear MLC circuit",
        "authors": [
            "P. Ashokkumar",
            "M. Sathish Aravindh",
            "A. Venkatesan",
            "M. Lakshmanan"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  We investigate the State-Controlled Cellular Neural Network (SC-CNN)\nframework of Murali-Lakshmanan-Chua (MLC) circuit system subjected to two\nlogical signals. By exploiting the attractors generated by this circuit in\ndifferent regions of phase-space, we show that the nonlinear circuit is capable\nof producing all the logic gates, namely OR, AND, NOR, NAND, Ex-OR and Ex-NOR\ngates available in digital systems. Further the circuit system emulates\nthree-input gates and Set-Reset flip-flop logic as well. Moreover, all these\nlogical elements and flip-flop are found to be tolerant to noise. These\nphenomena are also experimentally demonstrated. Thus our investigation to\nrealize all logic gates and memory latch in a nonlinear circuit system paves\nthe way to replace or complement the existing technology with a limited number\nof hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/2105.14233v1"
    },
    {
        "title": "Review Of Integrated Photonic Elastic WDM Switches For Data Centers",
        "authors": [
            "Akhilesh S P Khope",
            "Anirban Samanta",
            "Xian Xiao",
            "Ben Yoo",
            "John E Bowers"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  In this review paper, we present an elaborate discussion on wavelength\nselective switches and their demonstrations. We also review packaging and\nelectronic photonic integration of switches; a topic neglected in other review\npapers. We also cover wavelength locking which is paramount in switching\nnetworks with many tunable filters.\n",
        "pdf_link": "http://arxiv.org/pdf/2105.14934v1"
    },
    {
        "title": "Si microring resonator crossbar array for on-chip inference and training\n  of optical neural network",
        "authors": [
            "Shuhei Ohno",
            "Kasidit Toprasertpong",
            "Shinichi Takagi",
            "Mitsuru Takenaka"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Deep learning is one of the most advancing technologies in various fields.\nFacing the limits of the current electronics platform, optical neural networks\n(ONNs) based on Si programmable photonic integrated circuits (PICs) have\nattracted considerable attention as a novel deep learning scheme with\noptical-domain matrix-vector multiplication (MVM). However, most of the\nproposed Si programmable PICs for ONNs have several drawbacks such as low\nscalability, high power consumption, and lack of frameworks for training. To\naddress these issues, we have proposed a microring resonator (MRR) crossbar\narray as a Si programmable PIC for an ONN. In this article, we present a\nprototype of a fully integrated 4 ${\\rm \\times}$ 4 MRR crossbar array and\ndemonstrated a simple MVM and classification task. Moreover, we propose on-chip\nbackpropagation using the transpose matrix operation of the MRR crossbar array,\nenabling the on-chip training of the ONN. The proposed ONN scheme can establish\na scalable, power-efficient deep learning accelerator for applications in both\ninference and training tasks.\n",
        "pdf_link": "http://arxiv.org/pdf/2106.04351v2"
    },
    {
        "title": "Stability of Self-Configuring Large Multiport Interferometers",
        "authors": [
            "Ryan Hamerly",
            "Saumil Bandyopadhyay",
            "Dirk Englund"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Realistic multiport interferometers (beamsplitter meshes) are sensitive to\ncomponent imperfections, and this sensitivity increases with size.\nSelf-configuration techniques can be employed to correct these imperfections,\nbut not all techniques are equal. This paper highlights the importance of\nalgorithmic stability in self-configuration. Naive approaches based on\nsequentially setting matrix elements are unstable and perform poorly for large\nmeshes, while techniques based on power ratios perform well in all cases, even\nin the presence of large errors. Based on this insight, we propose a\nself-configuration scheme for triangular meshes that requires only external\ndetectors and works without prior knowledge of the component imperfections.\nThis scheme extends to the rectangular mesh by adding a single array of\ndetectors along the diagonal.\n",
        "pdf_link": "http://arxiv.org/pdf/2106.04363v2"
    },
    {
        "title": "A photonic complex perceptron for ultrafast data processing",
        "authors": [
            "Mattia Mancinelli",
            "Davide Bazzanella",
            "Paolo Bettotti",
            "Lorenzo Pavesi"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  In photonic neural network a key building block is the perceptron. Here, we\ndescribe and demonstrate a complex-valued photonic perceptron that combines\ntime and space multiplexing in a fully passive silicon photonics integrated\ncircuit. An input time dependent bit sequence is broadcasted into a few delay\nlines where the relative phases are trained by particle swarm algorithms toward\nthe given task. Since only the phases of the propagating optical modes are\ntrained, signal attenuation in the perceptron due to amplitude modulation is\navoided. The perceptron performs binary pattern recognition and few bit delayed\nXOR operations up to 16 Gbps (limited by the used electronics) with Bit Error\nRates as low as $10^{-6}$. The perceptron is fully integrated, silicon based,\nscalable, and can be used as a building block in large neural networks.\n",
        "pdf_link": "http://arxiv.org/pdf/2106.11050v1"
    },
    {
        "title": "Consideration of the Need for Quantum Grid Computing",
        "authors": [
            "Dominic Rosch-Grace",
            "Jeremy Straub"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Quantum computing is poised to dramatically change the computational\nlandscape, worldwide. Quantum computers can solve complex problems that are, at\nleast in some cases, beyond the ability of even advanced future classical-style\ncomputers. In addition to being able to solve these classical\ncomputer-unsolvable problems, quantum computers have demonstrated a capability\nto solve some problems (such as prime factoring) much more efficiently than\nclassical computing. This will create problems for encryption techniques, which\ndepend on the difficulty of factoring for their security. Security, scientific,\nand other applications will require access to quantum computing resources to\naccess their unique capabilities, speed and economic (aggregate computing time\ncost) benefits. Many scientific applications, as well as numerous other ones,\nuse grid computing to provide benefits such as scalability and resource access.\nAs these applications may benefit from quantum capabilities - and some future\napplications may require quantum capabilities - identifying how to integrate\nquantum computing systems into grid computing environments is critical. This\npaper discusses the benefits of grid-connected quantum computers and what is\nrequired to achieve this.\n",
        "pdf_link": "http://arxiv.org/pdf/2106.11341v1"
    },
    {
        "title": "Single-chip photonic deep neural network for instantaneous image\n  classification",
        "authors": [
            "Farshid Ashtiani",
            "Alexander J. Geers",
            "Firooz Aflatouni"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Deep neural networks with applications from computer vision and image\nprocessing to medical diagnosis are commonly implemented using clock-based\nprocessors, where computation speed is limited by the clock frequency and the\nmemory access time. Advances in photonic integrated circuits have enabled\nresearch in photonic computation, where, despite excellent features such as\nfast linear computation, no integrated photonic deep network has been\ndemonstrated to date due to the lack of scalable nonlinear functionality and\nthe loss of photonic devices, making scalability to a large number of layers\nchallenging. Here we report the first integrated end-to-end photonic deep\nneural network (PDNN) that performs instantaneous image classification through\ndirect processing of optical waves. Images are formed on the input pixels and\noptical waves are coupled into nanophotonic waveguides and processed as the\nlight propagates through layers of neurons on-chip. Each neuron generates an\noptical output from input optical signals, where linear computation is\nperformed optically and the nonlinear activation function is realised\nopto-electronically. The output of a laser coupled into the chip is uniformly\ndistributed among all neurons within the network providing the same per-neuron\nsupply light. Thus, all neurons have the same optical output range enabling\nscalability to deep networks with large number of layers. The PDNN chip is used\nfor 2- and 4-class classification of handwritten letters achieving accuracies\nof higher than 93.7% and 90.3%, respectively, with a computation time less than\none clock cycle of state-of-the-art digital computation platforms. Direct\nclock-less processing of optical data eliminates photo-detection, A/D\nconversion, and the requirement for a large memory module, enabling\nsignificantly faster and more energy-efficient neural networks for the next\ngenerations of deep learning systems.\n",
        "pdf_link": "http://arxiv.org/pdf/2106.11747v1"
    },
    {
        "title": "Fully CMOS-compatible passive TiO2-based memristor crossbars for\n  in-memory computing",
        "authors": [
            "Abdelouadoud El Mesoudy",
            "GwÃ©naÃ«lle Lamri",
            "RaphaÃ«l Dawant",
            "Javier Arias-Zapata",
            "Pierre Gliech",
            "Yann Beilliard",
            "Serge Ecoffey",
            "Andreas Ruediger",
            "Fabien Alibart",
            "Dominique Drouin"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Brain-inspired computing and neuromorphic hardware are promising approaches\nthat offer great potential to overcome limitations faced by current computing\nparadigms based on traditional von-Neumann architecture. In this regard,\ninterest in developing memristor crossbar arrays has increased due to their\nability to natively perform in-memory computing and fundamental synaptic\noperations required for neural network implementation. For optimal efficiency,\ncrossbar-based circuits need to be compatible with fabrication processes and\nmaterials of industrial CMOS technologies. Herein, we report a complete\nCMOS-compatible fabrication process of TiO2-based passive memristor crossbars\nwith 700 nm wide electrodes. We show successful bottom electrode fabrication by\na damascene process, resulting in an optimised topography and a surface\nroughness as low as 1.1 nm. DC sweeps and voltage pulse programming yield\nstatistical results related to synaptic-like multilevel switching. Both\ncycle-to-cycle and device-to-device variability are investigated. Analogue\nprogramming of the conductance using sequences of 200 ns voltage pulses suggest\nthat the fabricated memories have a multilevel capacity of at least 3 bits due\nto the cycle-to-cycle reproducibility.\n",
        "pdf_link": "http://arxiv.org/pdf/2106.11808v3"
    },
    {
        "title": "MIMHD: Accurate and Efficient Hyperdimensional Inference Using Multi-Bit\n  In-Memory Computing",
        "authors": [
            "Arman Kazemi",
            "Mohammad Mehdi Sharifi",
            "Zhuowen Zou",
            "Michael Niemier",
            "X. Sharon Hu",
            "Mohsen Imani"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Hyperdimensional Computing (HDC) is an emerging computational framework that\nmimics important brain functions by operating over high-dimensional vectors,\ncalled hypervectors (HVs). In-memory computing implementations of HDC are\ndesirable since they can significantly reduce data transfer overheads. All\nexisting in-memory HDC platforms consider binary HVs where each dimension is\nrepresented with a single bit. However, utilizing multi-bit HVs allows HDC to\nachieve acceptable accuracies in lower dimensions which in turn leads to higher\nenergy efficiencies. Thus, we propose a highly accurate and efficient multi-bit\nin-memory HDC inference platform called MIMHD. MIMHD supports multi-bit\noperations using ferroelectric field-effect transistor (FeFET) crossbar arrays\nfor multiply-and-add and FeFET multi-bit content-addressable memories for\nassociative search. We also introduce a novel hardware-aware retraining\nframework (HWART) that trains the HDC model to learn to work with MIMHD. For\nsix popular datasets and 4000 dimension HVs, MIMHD using 3-bit (2-bit)\nprecision HVs achieves (i) average accuracies of 92.6% (88.9%) which is 8.5%\n(4.8%) higher than binary implementations; (ii) 84.1x (78.6x) energy\nimprovement over a GPU, and (iii) 38.4x (34.3x) speedup over a GPU,\nrespectively. The 3-bit $\\times$ is 4.3x and 13x faster and more\nenergy-efficient than binary HDC accelerators while achieving similar\naccuracies.\n",
        "pdf_link": "http://arxiv.org/pdf/2106.12029v1"
    },
    {
        "title": "Considerations for neuromorphic supercomputing in semiconducting and\n  superconducting optoelectronic hardware",
        "authors": [
            "Bryce A. Primavera",
            "Jeffrey M. Shainline"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Any large-scale spiking neuromorphic system striving for complexity at the\nlevel of the human brain and beyond will need to be co-optimized for\ncommunication and computation. Such reasoning leads to the proposal for\noptoelectronic neuromorphic platforms that leverage the complementary\nproperties of optics and electronics. Starting from the conjecture that future\nlarge-scale neuromorphic systems will utilize integrated photonics and fiber\noptics for communication in conjunction with analog electronics for\ncomputation, we consider two possible paths towards achieving this vision. The\nfirst is a semiconductor platform based on analog CMOS circuits and\nwaveguide-integrated photodiodes. The second is a superconducting approach that\nutilizes Josephson junctions and waveguide-integrated superconducting\nsingle-photon detectors. We discuss available devices, assess scaling\npotential, and provide a list of key metrics and demonstrations for each\nplatform. Both platforms hold potential, but their development will diverge in\nimportant respects. Semiconductor systems benefit from a robust fabrication\necosystem and can build on extensive progress made in purely electronic\nneuromorphic computing but will require III-V light source integration with\nelectronics at an unprecedented scale, further advances in ultra-low\ncapacitance photodiodes, and success from emerging memory technologies.\nSuperconducting systems place near theoretically minimum burdens on light\nsources (a tremendous boon to one of the most speculative aspects of either\nplatform) and provide new opportunities for integrated, high-endurance synaptic\nmemory. However, superconducting optoelectronic systems will also contend with\ninterfacing low-voltage electronic circuits to semiconductor light sources, the\nserial biasing of superconducting devices on an unprecedented scale, a less\nmature fabrication ecosystem, and cryogenic infrastructure.\n",
        "pdf_link": "http://arxiv.org/pdf/2106.14803v1"
    },
    {
        "title": "Chalcogenide optomemristors for multi-factor neuromorphic computation",
        "authors": [
            "Syed Ghazi Sarwat",
            "Timoleon Moraitis",
            "C David Wright",
            "Harish Bhaskaran"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Neural processing on devices and circuits is fast becoming a popular approach\nto emulate biological neural networks. Elaborate CMOS and memristive\ntechnologies have been employed to achieve this, including chalcogenide-based\nin-memory computing concepts. Here we show that nano-scaled films of\nchalcogenide semiconductors can serve as building-blocks for novel types of\nneural computations where their tunable electronic and optical properties are\njointly exploited. We demonstrate that ultrathin photoactive cavities of\nGe-doped Selenide can emulate the computationally powerful non-linear\noperations of three-factor neo-Hebbian plasticity and the shunting inhibition.\nWe apply this property to solve a maze game through reinforcement learning, as\nwell as a single-neuron solution to the XOR, which is a linearly inseparable\nproblem with point-neurons. Our results point to a new breed of memristors with\nbroad implications for neuromorphic computing.\n",
        "pdf_link": "http://arxiv.org/pdf/2107.00915v1"
    },
    {
        "title": "Solving the subset sum problem with a nonideal biological computer",
        "authors": [
            "Michael Konopik",
            "Till Korten",
            "Heiner Linke",
            "Eric Lutz"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  We consider the solution of the subset sum problem based on a parallel\ncomputer consisting of self-propelled biological agents moving in a\nnanostructured network that encodes the NP-complete task in its geometry. We\ndevelop an approximate analytical method to analyze the effects of small errors\nin the nonideal junctions composing the computing network by using a Gaussian\nconfidence interval approximation of the multinomial distribution. We\nconcretely evaluate the probability distribution for error-induced paths and\ndetermine the minimal number of agents required to obtain a proper solution. We\nfinally validate our theoretical results with exact numerical simulations of\nthe subset sum problem for different set sizes and error probabilities.\n",
        "pdf_link": "http://arxiv.org/pdf/2107.01069v1"
    },
    {
        "title": "Ferroelectric Tunneling Junctions for Edge Computing",
        "authors": [
            "Erika Covi",
            "Quang T. Duong",
            "Suzanne Lancaster",
            "Viktor Havel",
            "Jean Coignus",
            "Justine Barbot",
            "Ole Richter",
            "Philip Klein",
            "Elisabetta Chicca",
            "Laurent Grenouillet",
            "Athanasios Dimoulas",
            "Thomas Mikolajick",
            "Stefan Slesazeck"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Ferroelectric tunneling junctions (FTJ) are considered to be the\nintrinsically most energy efficient memristors. In this work, specific\nelectrical features of ferroelectric hafnium-zirconium oxide based FTJ devices\nare investigated. Moreover, the impact on the design of FTJ-based circuits for\nedge computing applications is discussed by means of two example circuits.\n",
        "pdf_link": "http://arxiv.org/pdf/2107.01853v1"
    },
    {
        "title": "A Serverless Cloud Integration For Quantum Computing",
        "authors": [
            "M. Grossi",
            "L. Crippa",
            "A. Aita",
            "G. Bartoli",
            "V. Sammarco",
            "E. Picca",
            "N. Said",
            "F. Tramonto",
            "F. Mattei"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Starting from the idea of Quantum Computing which is a concept that dates\nback to 80s, we come to the present day where we can perform calculations on\nreal quantum computers. This sudden development of technology opens up new\nscenarios that quickly lead to the desire and the real possibility of\nintegrating this technology into current software architectures. The usage of\nframeworks that allow computation to be performed directly on quantum hardware\nposes a series of challenges. This document describes a an architectural\nframework that addresses the problems of integrating an API exposed Quantum\nprovider in an existing Enterprise architecture and it provides a minimum\nviable product (MVP) solution that really merges classical quantum computers on\na basic scenario with reusable code on GitHub repository. The solution\nleverages a web-based frontend where user can build and select applications/use\ncases and simply execute it without any further complication. Every triggered\nrun leverages on multiple backend options, that include a scheduler managing\nthe queuing mechanism to correctly schedule jobs and final results retrieval.\nThe proposed solution uses the up-to-date cloud native technologies (e.g. Cloud\nFunctions, Containers, Microservices) and serves as a general framework to\ndevelop multiple applications on the same infrastructure.\n",
        "pdf_link": "http://arxiv.org/pdf/2107.02007v1"
    },
    {
        "title": "Photonic Extreme Learning Machine based on frequency multiplexing",
        "authors": [
            "Alessandro Lupo",
            "Lorenz Butschek",
            "Serge Massar"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The optical domain is a promising field for physical implementation of neural\nnetworks, due to the speed and parallelism of optics. Extreme Learning Machines\n(ELMs) are feed-forward neural networks in which only output weights are\ntrained, while internal connections are randomly selected and left untrained.\nHere we report on a photonic ELM based on a frequency-multiplexed fiber setup.\nMultiplication by output weights can be performed either offline on a computer,\nor optically by a programmable spectral filter. We present both numerical\nsimulations and experimental results on classification tasks and a nonlinear\nchannel equalization task.\n",
        "pdf_link": "http://arxiv.org/pdf/2107.04585v1"
    },
    {
        "title": "Nonlinear photonic dynamical systems for unconventional computing",
        "authors": [
            "Daniel Brunner",
            "Laurent Larger",
            "Miguel C. Soriano"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Driven by the remarkable breakthroughs during the past decade, photonics\nneural networks have experienced a revival. Here, we provide a general overview\nof progress over the past decade, and sketch a roadmap of important future\ndevelopments. We focus on photonic implementations of the reservoir computing\nmachine learning paradigm, which offers a conceptually simple approach that is\namenable to hardware implementations. In particular, we provide an overview of\nphotonic reservoir computing implemented via either spatio temporal or delay\ndynamical systems. Going beyond reservoir computing, we discuss recent advances\nand future challenges of photonic implementations of deep neural networks, of\nthe quest for learning methods that are hardware-friendly as well as realizing\nautonomous photonic neural networks, i.e. with minimal digital electronic\nauxiliary hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/2107.08874v1"
    },
    {
        "title": "Adiabatic quantum-flux-parametron with delay-line clocking: logic gate\n  demonstration and phase skipping operation",
        "authors": [
            "Taiki Yamae",
            "Naoki Takeuchi",
            "Nobuyuki Yoshikawa"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Adiabatic quantum-flux-parametron (AQFP) logic is an energy-efficient\nsuperconductor logic family. The latency of AQFP circuits is relatively long\ncompared to that of other superconductor logic families and thus such circuits\nrequire low-latency clocking schemes. In a previous study, we proposed a\nlow-latency clocking scheme called delay-line clocking, in which the latency\nfor each logic operation is determined by the propagation delay of the\nexcitation current, and demonstrated a simple AQFP buffer chain that adopts\ndelay-line clocking. However, it is unclear whether more complex AQFP circuits\ncan adopt delay-line clocking. In the present study, we demonstrate AQFP logic\ngates (AND and XOR gates) that use delay-line clocking as a step towards\nimplementing large-scale AQFP circuits with delay-line clocking. AND and XOR\ngates with a latency of approximately 20 ps per gate are shown to operate at up\nto 5 and 4 GHz, respectively, in experiments. We also demonstrate that\ndelay-line clocking enables phase skipping operation, in which some of the AQFP\nbuffers for phase synchronization are removed to reduce the junction count and\nenergy dissipation. The results indicate that delay-line clocking can enable\nlow-latency, low-energy, large-scale AQFP circuits.\n",
        "pdf_link": "http://arxiv.org/pdf/2107.12020v2"
    },
    {
        "title": "Sample Preparation Meets Farey Sequence: A New Design Technique for\n  Free-Flowing Microfluidic Networks",
        "authors": [
            "Tapalina Banerjee",
            "Sudip Poddar",
            "Tsung-Yi Ho",
            "Bhargab B. Bhattacharya"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Design of microfluidic biochips has led to newer challenges to the EDA\ncommunity due to the availability of various flow-based architectures and the\nneed for catering to diverse applications such as sample preparation,\npersonalized medicine, point-of-care diagnostics, and drug design. The ongoing\nCovid-19 pandemic has increased the demand for low-cost diagnostic lab-on-chips\nmanifold. Sample preparation (dilution or mixing of biochemical fluids) is an\nindispensable step of any biochemical experiment including sensitive detection\nand successful assay execution downstream. Although for valve-based\nmicrofluidic biochips various design automation tools are currently available,\nthey are expensive, and prone to various manufacturing and operational defects.\nAdditionally, many problems are left open in the domain of free-flowing\nbiochips, where only a single layer of flow-channels is used for fluid-flow\ndevoid of any kind of control layer/valves. In this work, we present a\nmethodology for designing a free-flowing biochip that is capable of performing\nfluid dilution according to users requirement. The proposed algorithm for\nsample preparation utilizes the Farey-sequence arithmetic of fractions that are\nused to represent the concentration factor of the target fluid. We also present\nthe detailed layout design of a free-flowing microfluidic architecture that\nemulates the dilution algorithm. The network is simulated using COMSOL\nmulti-physics software accounting for relevant hydrodynamic parameters.\nExperiments on various test-cases support the efficacy of the proposed design\nin terms of accuracy, convergence time, reactant cost, and simplicity of the\nfluidic network compared to prior art.\n",
        "pdf_link": "http://arxiv.org/pdf/2107.12463v1"
    },
    {
        "title": "Rate-Independent Computation in Continuous Chemical Reaction Networks",
        "authors": [
            "Ho-Lin Chen",
            "David Doty",
            "Wyatt Reeves",
            "David Soloveichik"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Coupled chemical interactions in a well-mixed solution are commonly\nformalized as chemical reaction networks (CRNs). However, despite the\nwidespread use of CRNs in the natural sciences, the range of computational\nbehaviors exhibited by CRNs is not well understood. Here we study the following\nproblem: what functions $f:\\mathbb{R}^k \\to \\mathbb{R}$ can be computed by a\nCRN, in which the CRN eventually produces the correct amount of the \"output\"\nmolecule, no matter the rate at which reactions proceed? This captures a\npreviously unexplored, but very natural class of computations: for example, the\nreaction $X_1 + X_2 \\to Y$ can be thought to compute the function $y =\n\\min(x_1, x_2)$. Such a CRN is robust in the sense that it is correct no matter\nthe kinetic model of chemistry, so long as it respects the stoichiometric\nconstraints.\n  We develop a reachability relation based on \"what could happen\" if reaction\nrates can vary arbitrarily over time. We define *stable computation*\nanalogously to probability 1 computation in distributed computing, and connect\nit with a seemingly stronger notion of rate-independent computation based on\nconvergence under a wide class of generalized rate laws. We also consider the\n\"dual-rail representation\" that can represent negative values as the difference\nof two concentrations and allows the composition of CRN modules. We prove that\na function is rate-independently computable if and only if it is piecewise\nlinear (with rational coefficients) and continuous (dual-rail representation),\nor non-negative with discontinuities occurring only when some inputs switch\nfrom zero to positive (direct representation). The many contexts where\ncontinuous piecewise linear functions are powerful targets for implementation,\ncombined with the systematic construction we develop for computing these\nfunctions, demonstrate the potential of rate-independent chemical computation.\n",
        "pdf_link": "http://arxiv.org/pdf/2107.13681v3"
    },
    {
        "title": "ReCo1: A Fault resilient technique of Correlation Sensitive Stochastic\n  Designs",
        "authors": [
            "Shyamali Mitra",
            "Sayantan Banerjee",
            "Mrinal Kanti Naskar"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  In stochastic circuits, major sources of error are correlation errors, soft\nerrors and random fluctuation errors that affect the accuracy and reliability\nof the circuit. The soft error has the effect of changing the correlation\nstatus and in turn changes the probability of numbers leading to the erroneous\noutput. This has serious impact on security and medical systems where highly\naccurate systems are required. We tackle this problem by introducing the\nfault-tolerant technique of correlation-sensitive stochastic logic circuits. We\ndevelop a framework of Remodelling Correlation(ReCo) for Stochastic Logic\nElements; AND, XOR and OR for reliable operation. We present two variants of\nReCo models in combinational circuits with contradictory requirements by\nstating two interesting case studies. The proposed technique selects logic\nelements and places correction blocks based on a priority-based rule that helps\nto converge to the desired MSE quickly requiring less hardware area. It is\nshown that this technique does not alter the reliability of the overall\ncircuit. To demonstrate the practical effectiveness of the proposed framework,\ncontrast stretch operation on a standard image in a noisy environment is\nstudied. A high structural similarity index measure of 92.80 is observed for\nthe output image with the proposed approach compared to the image (with error)\n66.43.\n",
        "pdf_link": "http://arxiv.org/pdf/2107.13827v1"
    },
    {
        "title": "Intrinsic Spike Timing Dependent Plasticity in Stochastic Magnetic\n  Tunnel Junctions Mediated by Heat Dynamics",
        "authors": [
            "Humberto Inzunza Velarde",
            "Jheel Nagaria",
            "Zihan Yin",
            "Ajey Jacob",
            "Akhilesh Jaiswal"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The quest for highly efficient cognitive computing has led to extensive\nresearch interest for the field of neuromorphic computing. Neuromorphic\ncomputing aims to mimic the behavior of biological neurons and synapses using\nsolid-state devices and circuits. Among various approaches, emerging\nnon-volatile memory technologies are of special interest for mimicking\nneuro-synaptic behavior. These devices allow the mapping of the rich dynamics\nof biological neurons and synapses onto their intrinsic device physics. In this\nletter, we focus on Spike Timing Dependent Plasticity (STDP) behavior of\nbiological synapses and propose a method to implement the STDP behavior in\nMagnetic Tunnel Junction (MTJ) devices. Specifically, we exploit the\ntime-dependent heat dynamics and the response of an MTJ to the instantaneous\ntemperature to imitate the STDP behavior. Our simulations, based on a\nmacro-spin model for magnetization dynamics, show that, STDP can be imitated in\nstochastic magnetic tunnel junctions by applying simple voltage waveforms as\nthe spiking response of pre- and post-neurons across an MTJ device.\n",
        "pdf_link": "http://arxiv.org/pdf/2108.12684v1"
    },
    {
        "title": "NVMExplorer: A Framework for Cross-Stack Comparisons of Embedded\n  Non-Volatile Memories",
        "authors": [
            "Lillian Pentecost",
            "Alexander Hankin",
            "Marco Donato",
            "Mark Hempstead",
            "Gu-Yeon Wei",
            "David Brooks"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Repeated off-chip memory accesses to DRAM drive up operating power for\ndata-intensive applications, and SRAM technology scaling and leakage power\nlimits the efficiency of embedded memories. Future on-chip storage will need\nhigher density and energy efficiency, and the actively expanding field of\nemerging, embeddable non-volatile memory (eNVM) technologies is providing many\npotential candidates to satisfy this need. Each technology proposal presents\ndistinct trade-offs in terms of density, read, write, and reliability\ncharacteristics, and we present a comprehensive framework for navigating and\nquantifying these design trade-offs alongside realistic system constraints and\napplication-level impacts. This work evaluates eNVM-based storage for a range\nof application and system contexts including machine learning on the edge,\ngraph analytics, and general purpose cache hierarchy, in addition to describing\na freely available (http://nvmexplorer.seas.harvard.edu/) set of tools for\napplication experts, system designers, and device experts to better understand,\ncompare, and quantify the next generation of embedded memory solutions.\n",
        "pdf_link": "http://arxiv.org/pdf/2109.01188v2"
    },
    {
        "title": "Accelerating Variational Quantum Algorithms Using Circuit Concurrency",
        "authors": [
            "Salonik Resch",
            "Anthony Gutierrez",
            "Joon Suk Huh",
            "Srikant Bharadwaj",
            "Yasuko Eckert",
            "Gabriel Loh",
            "Mark Oskin",
            "Swamit Tannu"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Variational quantum algorithms (VQAs) provide a promising approach to achieve\nquantum advantage in the noisy intermediate-scale quantum era. In this era,\nquantum computers experience high error rates and quantum error detection and\ncorrection is not feasible. VQAs can utilize noisy qubits in tandem with\nclassical optimization algorithms to solve hard problems. However, VQAs are\nstill slow relative to their classical counterparts. Hence, improving the\nperformance of VQAs will be necessary to make them competitive. While VQAs are\nexpected perform better as the problem sizes increase, increasing their\nperformance will make them a viable option sooner. In this work we show that\ncircuit-level concurrency provides a means to increase the performance of\nvariational quantum algorithms on noisy quantum computers. This involves\nmapping multiple instances of the same circuit (program) onto the quantum\ncomputer at the same time, which allows multiple samples in a variational\nquantum algorithm to be gathered in parallel for each training iteration. We\ndemonstrate that this technique provides a linear increase in training speed\nwhen increasing the number of concurrently running quantum circuits.\nFurthermore, even with pessimistic error rates concurrent quantum circuit\nsampling can speed up the quantum approximate optimization algorithm by up to\n20x with low mapping and run time overhead.\n",
        "pdf_link": "http://arxiv.org/pdf/2109.01714v1"
    },
    {
        "title": "A review of Quantum Neural Networks: Methods, Models, Dilemma",
        "authors": [
            "Renxin Zhao",
            "Shi Wang"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The rapid development of quantum computer hardware has laid the hardware\nfoundation for the realization of QNN. Due to quantum properties, QNN shows\nhigher storage capacity and computational efficiency compared to its classical\ncounterparts. This article will review the development of QNN in the past six\nyears from three parts: implementation methods, quantum circuit models, and\ndifficulties faced. Among them, the first part, the implementation method,\nmainly refers to some underlying algorithms and theoretical frameworks for\nconstructing QNN models, such as VQA. The second part introduces several\nquantum circuit models of QNN, including QBM, QCVNN and so on. The third part\ndescribes some of the main difficult problems currently encountered. In short,\nthis field is still in the exploratory stage, full of magic and practical\nsignificance.\n",
        "pdf_link": "http://arxiv.org/pdf/2109.01840v1"
    },
    {
        "title": "An Intelligent Material with Chemical Pathway Networks",
        "authors": [
            "Li Lin",
            "Michael Keidar"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  A new type of material with embedded intelligence, namely 'intelligent\nplasma', is introduced. Such new material exhibits programmable chemical\npathway networks resembling artificial neural networks. As a Markov process of\nchemistry, the chemical pathway network can be customized and thus the\nintelligent plasmas can be programmed to make their own decisions to react to\nthe dynamic external and internal conditions. It finally can accomplish complex\nmissions without any external controls from the humans while relying on its\npreprogrammed chemical network topology before the mission. To that end, only\nbasic data input and readings are required without any external controls during\nthe mission. The approach to 'if' conditions and 'while' loops of the\nprogrammable intelligent plasmas are also discussed with examples of\napplications including automatic workflows, and signal processing.\n",
        "pdf_link": "http://arxiv.org/pdf/2109.02735v1"
    },
    {
        "title": "Physics-AI Symbiosis",
        "authors": [
            "Bahram Jalali",
            "Achuta Kadambi",
            "Vwani Roychowdhury"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The phenomenal success of physics in explaining nature and designing hardware\nis predicated on efficient computational models. A universal codebook of\nphysical laws defines the computational rules and a physical system is an\ninteracting ensemble governed by these rules. Led by deep neural networks,\nartificial intelligence (AI) has introduced an alternate end-to-end data-driven\ncomputational framework, with astonishing performance gains in image\nclassification and speech recognition and fueling hopes for a novel approach to\ndiscovering physics itself. These gains, however, come at the expense of\ninterpretability and also computational efficiency; a trend that is on a\ncollision course with the expected end of semiconductor scaling known as the\nMoore's Law. With focus on photonic applications, this paper argues how an\nemerging symbiosis of physics and artificial intelligence can overcome such\nformidable challenges, thereby not only extending the latter's spectacular rise\nbut also transforming the direction of physical science.\n",
        "pdf_link": "http://arxiv.org/pdf/2109.05959v1"
    },
    {
        "title": "Optimal Qubit Mapping with Simultaneous Gate Absorption",
        "authors": [
            "Bochen Tan",
            "Jason Cong"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Before quantum error correction (QEC) is achieved, quantum computers focus on\nnoisy intermediate-scale quantum (NISQ) applications. Compared to the\nwell-known quantum algorithms requiring QEC, like Shor's or Grover's algorithm,\nNISQ applications have different structures and properties to exploit in\ncompilation. A key step in compilation is mapping the qubits in the program to\nphysical qubits on a given quantum computer, which has been shown to be an\nNP-hard problem. In this paper, we present OLSQ-GA, an optimal qubit mapper\nwith a key feature of simultaneous SWAP gate absorption during qubit mapping,\nwhich we show to be a very effective optimization technique for NISQ\napplications. For the class of quantum approximate optimization algorithm\n(QAOA), an important NISQ application, OLSQ-GA reduces depth by up to 50.0% and\nSWAP count by 100% compared to other state-of-the-art methods, which translates\nto 55.9% fidelity improvement. The solution optimality of OLSQ-GA is achieved\nby the exact SMT formulation. For better scalability, we augment our approach\nwith additional constraints in the form of initial mapping or alternating\nmatching, which speeds up OLSQ-GA by up to 272X with no or little loss of\noptimality.\n",
        "pdf_link": "http://arxiv.org/pdf/2109.06445v1"
    },
    {
        "title": "A Fast Method for Steady-State Memristor Crossbar Array Circuit\n  Simulation",
        "authors": [
            "Rui Xie",
            "Mingyang Song",
            "Junzhuo Zhou",
            "Jie Mei",
            "Quan Chen"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  In this work we propose an effective preconditioning technique to accelerate\nthe steady-state simulation of large-scale memristor crossbar arrays (MCAs). We\nexploit the structural regularity of MCAs to develop a specially-crafted\npreconditioner that can be efficiently evaluated utilizing tensor products and\nblock matrix inversion. Numerical experiments demonstrate the efficacy of the\nproposed technique compared to mainstream preconditioners.\n",
        "pdf_link": "http://arxiv.org/pdf/2109.07929v1"
    },
    {
        "title": "Scaling Up Silicon Photonic-based Accelerators: Challenges and\n  Opportunities",
        "authors": [
            "M. A. Al-Qadasi",
            "L. Chrostowski",
            "B. J. Shastri",
            "S. Shekhar"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Digital accelerators in the latest generation of CMOS processes support\nmultiply and accumulate (MAC) operations at energy efficiencies spanning\n10-to-100~fJ/Op. But the operating speed for such MAC operations are often\nlimited to a few hundreds of MHz. Optical or optoelectronic MAC operations on\ntoday's SOI-based silicon photonic integrated circuit platforms can be realized\nat a speed of tens of GHz, leading to much lower latency and higher throughput.\nIn this paper, we study the energy efficiency of integrated silicon photonic\nMAC circuits based on Mach-Zehnder modulators and microring resonators. We\ndescribe the bounds on energy efficiency and scaling limits for NxN optical\nnetworks with today's technology, based on the optical and electrical link\nbudget. We also describe research directions that can overcome the current\nlimitations.\n",
        "pdf_link": "http://arxiv.org/pdf/2109.08025v4"
    },
    {
        "title": "An Oscillator-based MaxSAT solver",
        "authors": [
            "Mohammad Khairul Bashar",
            "Jaykumar Vaidya",
            "Antik Mallick",
            "R S Surya Kanthi",
            "Shamiul Alam",
            "Nazmul Amin",
            "Chonghan Lee",
            "Feng Shi",
            "Ahmedullah Aziz",
            "Vijaykrishnan Narayanan",
            "Nikhil Shukla"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The quest to solve hard combinatorial optimization problems efficiently --\nstill a longstanding challenge for traditional digital computers -- has\ninspired the exploration of many alternate computing models and platforms. As a\ncase in point, oscillator networks offer a potentially promising energy\nefficient and scalable option. However, prior oscillator-based combinatorial\noptimization solvers have primarily focused on quadratic combinatorial\noptimization problems that consider only pairwise interaction among the\noscillators. In this work, we propose a new computational model based on the\nmaximum entropy production (MEP) principle that exploits higher order\ninteractions among the oscillators, and demonstrate its application in solving\nthe non-quadratic maximum satisfiability (MaxSAT) problem. We demonstrate that\nthe solution to the MaxSAT problem can be directly mapped to the entropy\nproduction rate in the oscillator network, and subsequently, propose an\narea-efficient hardware implementation that leverages Compute-in-Memory (CiM)\nprimitives. Using experiments along with analytical and circuit simulations, we\nelucidate the performance of the proposed approach in computing high-quality\noptimal / near-optimal solutions to the MaxSAT problem. Our work not only\nreveals how oscillators can solve non-quadratic combinatorial optimization\nproblems such as MaxSAT but also extends the application of this dynamical\nsystem-based approach to a broader class of problems that can be easily\ndecomposed to the MaxSAT solution.\n",
        "pdf_link": "http://arxiv.org/pdf/2109.09897v1"
    },
    {
        "title": "Comb-based photonic neural population for parallel and nonlinear\n  processing",
        "authors": [
            "Bowen Ma",
            "Junfeng Zhang",
            "Weiwen Zou"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  It is believed that neural information representation and processing relies\non the neural population instead of a single neuron. In neuromorphic photonics,\nphotonic neurons in the form of nonlinear responses have been extensively\nstudied in single devices and temporal nodes. However, to construct a photonic\nneural population (PNP), the process of scaling up and massive interconnections\nremain challenging considering the physical complexity and response latency.\nHere, we propose a comb-based PNP interconnected by carrier coupling with\nsuperior scalability. Two unique properties of neural population are\ntheoretically and experimentally demonstrated in the comb-based PNP, including\nnonlinear response curves and population activities coding. A classification\ntask of three input patterns with dual radio-frequency (RF) tones is\nsuccessfully implemented in a real-time manner, which manifests the comb-based\nPNP can make effective use of the ultra-broad bandwidth of photonics for\nparallel and nonlinear processing.\n",
        "pdf_link": "http://arxiv.org/pdf/2109.12418v1"
    },
    {
        "title": "A Chemical Master Equation Model for Synaptic Molecular Communication",
        "authors": [
            "Sebastian Lotter",
            "Maximilian SchÃ¤fer",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  In synaptic molecular communication, the activation of postsynaptic receptors\nby neurotransmitters (NTs) is governed by a stochastic reaction-diffusion\nprocess and, hence, inherently random. It is currently not fully understood how\nthis randomness impacts downstream signaling in the target cell and,\nultimately, neural computation and learning. The statistical characterization\nof the reaction-diffusion process is difficult because the reversible\nbi-molecular reaction of NTs and receptors renders the system nonlinear.\nConsequently, existing models for the receptor occupancy in the synaptic cleft\nrely on simplifying assumptions and approximations which limit their practical\napplicability. In this work, we propose a novel statistical model for the\nreaction-diffusion process governing synaptic signal transmission in terms of\nthe chemical master equation (CME). We show how to compute the CME efficiently\nand verify the accuracy of the obtained results with stochastic particle-based\ncomputer simulations (PBSs). Furthermore, we compare the proposed model to two\nbenchmark models proposed in the literature and show that it provides more\naccurate results when compared to PBSs. Finally, the proposed model is used to\nstudy the impact of the system parameters on the statistical dependence between\nbinding events of NTs and receptors. In summary, the proposed model provides a\nstep forward towards a complete statistical characterization of synaptic signal\ntransmission.\n",
        "pdf_link": "http://arxiv.org/pdf/2109.14986v2"
    },
    {
        "title": "Enhanced Multigradient Dilution Preparation",
        "authors": [
            "Meenakshi Sanyal",
            "Somenath Chakraborty"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Abstract: In our paper the new algorithm enhanced multi gradient Dilution\nPreparation (EMDP) is discussed. This new algorithm is reported with a lab on\nchip or digital Microfluidic biochip to operate multiple operation on a tiny\nchip. We can use Digital Microfluidic biochip to operate multiple operation on\na tiny chip. Samples are very costly which are used in any Biochemical\nlaboratory Protocols. For the case of fast and high throughput application, It\nis essential to minimize the cost of operations and the time of operations and\nthat is why one of the most challenging and important phase is sample\npreparation. In our proposed algorithm, we have hide to reduce sample droplets\nand waste droplets and for this purpose waste recycling is used, when different\nseries of multi gradient targets concentration factors (CFS) are generated. We\nhave compared our proposed algorithm with recent dilution techniques such as\nMTC, REMIA, and WARA. For the storage of intermediate droplets which, and\ngenerated during this process, on chip storage space 0(n) is needed. Key words:\nDigital microfluidic Biochip, Drug discovery, sample preparation, Electro\nwetting.\n",
        "pdf_link": "http://arxiv.org/pdf/2110.00232v1"
    },
    {
        "title": "Terahertz Wireless Communications in Space",
        "authors": [
            "Meltem Civas",
            "Ozgur B. Akan"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The New Space Era has increased communication traffic in space by new space\nmissions led by public space agencies and private companies. Mars colonization\nis also targeted by crewed missions in the near future. Due to increasing space\ntraffic near Earth and Mars, the bandwidth is getting congested. Moreover, the\ndownlink performance of the current missions is not satisfactory in terms of\ndelay and data rate. Therefore, to meet the increasing demand in space links,\nTerahertz band (0.1-10 THz) wireless communications are proposed in this study.\nIn line with this, we discuss the major challenges that the realization of THz\nband space links pose and possible solutions. Moreover, we simulate Mars-space\nTHz links for the case of a clear Mars atmosphere, and a heavy dust storm to\nshow that even in the worst conditions, a large bandwidth is available for Mars\ncommunication traffic.\n",
        "pdf_link": "http://arxiv.org/pdf/2110.00781v1"
    },
    {
        "title": "A spatial-photonic Ising machine to solve the two-way\n  number-partitioning problem",
        "authors": [
            "Vikram Ramesh",
            "Vighnesh Natarajan",
            "Anil Prabhakar"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  We evaluate the performance of different algorithms in minimizing the\nHamiltonian of a spatial-photonic Ising machine (SPIM). We then encode the\nnumber-partitioning problem on the SPIM and adiabatically arrive at good\nsolutions for the problem for over 16000 spins, with a time complexity that\nonly scales linearly with problem size. Finally, we benchmark our machine\nperformance against the classical solver, Gurobi, and also a D-Wave 5000+\nquantum annealer. With just one spatial light modulator, and and adiabatic\nevolution scheme for the phase, our results surpass current state-of-the-art\nSPIMs. We reduce hardware costs, and can solve larger problems more\nefficiently.\n",
        "pdf_link": "http://arxiv.org/pdf/2110.01616v1"
    },
    {
        "title": "Ultrafast Neuromorphic Photonic Image Processing with a VCSEL Neuron",
        "authors": [
            "Joshua Robertson",
            "Paul Kirkland",
            "Juan Arturo Alanis",
            "MatÄj Hejda",
            "JuliÃ¡n Bueno",
            "Gaetano Di Caterina",
            "Antonio Hurtado"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The ever-increasing demand for Artificial Intelligence (AI) systems is\nunderlining a significant requirement for new, AI-optimised hardware.\nNeuromorphic (brain-like) processors are one highly-promising solution, with\nphotonic-enabled realizations receiving increasing attention. Among these,\napproaches based upon Vertical Cavity Surface Emitting Lasers (VCSELs) are\nattracting interest given their favourable attributes and mature technology.\nHere, we demonstrate a hardware-friendly neuromorphic photonic spike processor,\nusing a single VCSEL, for all-optical image edge-feature detection. This\nexploits the ability of a VCSEL-based photonic neuron to integrate\ntemporally-encoded pixel data at high speed; and fire fast (100ps-long) optical\nspikes upon detecting desired image features. Furthermore, the photonic system\nis combined with a software-implemented spiking neural network yielding a full\nplatform for complex image classification tasks. This work therefore highlights\nthe potentials of VCSEL-based platforms for novel, ultrafast, all-optical\nneuromorphic processors interfacing with current computation and communication\nsystems for use in future light-enabled AI and computer vision functionalities.\n",
        "pdf_link": "http://arxiv.org/pdf/2110.01617v1"
    },
    {
        "title": "CNFET-based design of efficient ternary half adder and 1-trit multiplier\n  circuits using dynamic logic",
        "authors": [
            "Farzin Mahboob-Sardroudi",
            "Mehdi Habibi",
            "Mohammad-Hossein Moaiyeri"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  This paper presents a ternary half adder and a 1-trit multiplier using carbon\nnanotube transistors. The proposed circuits are designed using pass transistor\nlogic and dynamic logic. Ternary logic uses less connections than binary logic,\nand less voltage changes are required for the same amount of data transmission.\nCarbon nanotube transistors have advantages over MOSFETs, such as the same\nmobility for electrons and holes, the ability to adjust the threshold voltage\nby changing the nanotube diameter, and less leakage power. The proposed half\nadder has lower power consumption, delay, and fewer transistors compared to\nrecent ternary half adders that use similar design methods. The proposed 1-trit\nmultiplier also has a lower delay than other designs. Moreover, these\nadvantages are achieved over a wide supply voltage range, operating\ntemperatures, and output loads. The design is also more robust to process\nvariations than the nearest design in terms of PDP.\n",
        "pdf_link": "http://arxiv.org/pdf/2110.02223v1"
    },
    {
        "title": "Deep Random Forest with Ferroelectric Analog Content Addressable Memory",
        "authors": [
            "Xunzhao Yin",
            "Franz MÃ¼ller",
            "Ann Franchesca Laguna",
            "Chao Li",
            "Wenwen Ye",
            "Qingrong Huang",
            "Qinming Zhang",
            "Zhiguo Shi",
            "Maximilian Lederer",
            "Nellie Laleni",
            "Shan Deng",
            "Zijian Zhao",
            "Michael Niemier",
            "Xiaobo Sharon Hu",
            "Cheng Zhuo",
            "Thomas KÃ¤mpfe",
            "Kai Ni"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Deep random forest (DRF), which incorporates the core features of deep\nlearning and random forest (RF), exhibits comparable classification accuracy,\ninterpretability, and low memory and computational overhead when compared with\ndeep neural networks (DNNs) in various information processing tasks for edge\nintelligence. However, the development of efficient hardware to accelerate DRF\nis lagging behind its DNN counterparts. The key for hardware acceleration of\nDRF lies in efficiently realizing the branch-split operation at decision nodes\nwhen traversing a decision tree. In this work, we propose to implement DRF\nthrough simple associative searches realized with ferroelectric analog content\naddressable memory (ACAM). Utilizing only two ferroelectric field effect\ntransistors (FeFETs), the ultra-compact ACAM cell can perform a branch-split\noperation with an energy-efficient associative search by storing the decision\nboundaries as the analog polarization states in an FeFET. The DRF accelerator\narchitecture and the corresponding mapping of the DRF model to the ACAM arrays\nare presented. The functionality, characteristics, and scalability of the FeFET\nACAM based DRF and its robustness against FeFET device non-idealities are\nvalidated both in experiments and simulations. Evaluation results show that the\nFeFET ACAM DRF accelerator exhibits 10^6x/16x and 10^6x/2.5x improvements in\nterms of energy and latency when compared with other deep random forest\nhardware implementations on the state-of-the-art CPU/ReRAM, respectively.\n",
        "pdf_link": "http://arxiv.org/pdf/2110.02495v1"
    },
    {
        "title": "Hardware Functional Obfuscation With Ferroelectric Active Interconnects",
        "authors": [
            "Tonggunag Yu",
            "Yixin Xu",
            "Shan Deng",
            "Zijian Zhao",
            "Nicolas Jao",
            "You Sung Kim",
            "Stefan Duenkel",
            "Sven Beyer",
            "Kai Ni",
            "Sumitha George",
            "Vijaykrishnan Narayanan"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Camouflaging gate techniques are typically used in hardware security to\nprevent reverse engineering. Layout level camouflaging by adding dummy contacts\nensures some level of protection against extracting the correct netlist.\nThreshold voltage manipulation for multi-functional logic with identical\nlayouts has also been introduced for functional obfuscation. All these\ntechniques are implemented at the expense of circuit-complexity and with\nsignificant area, energy, and delay penalty. In this paper, we propose an\nefficient hardware encryption technique with minimal complexity and overheads\nbased on ferroelectric field-effect transistor (FeFET) active interconnects.\nThe active interconnect provides run-time reconfigurable inverter-buffer logic\nby utilizing the threshold voltage programmability of the FeFETs. Our method\nutilizes only two FeFETs and an inverter to realize the masking function\ncompared to recent reconfigurable logic gate implementations using several\nFeFETs and complex differential logic. We fabricate the proposed circuit and\ndemonstrate the functionality. Judicious placement of the proposed logic in the\nIC makes it acts as a hardware encryption key and enables encoding and decoding\nof the functional output without affecting the critical path timing delay.\nAlso, we achieve comparable encryption probability with a limited number of\nencryption units. In addition, we show a peripheral programming scheme for\nreconfigurable logic by reusing the existing scan chain logic, hence obviating\nthe need for specialized programming logic and circuitry for keybit\ndistribution. Our analysis shows an average encryption probability of 97.43%\nwith an increase of 2.24%/ 3.67% delay for the most critical path/ sum of 100\ncritical paths delay for ISCAS85 benchmarks.\n",
        "pdf_link": "http://arxiv.org/pdf/2110.03855v2"
    },
    {
        "title": "Bridging the Band Gap: What Device Physicists Need to Know About Machine\n  Learning",
        "authors": [
            "Nathaniel Tye",
            "Stephan Hofmann",
            "Phillip Stanley-Marbell"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  This article surveys the landscape of semiconductor materials and devices\nresearch for the acceleration of machine learning (ML) algorithms. We observe a\ndisconnect between the semiconductor and device physics and engineering\ncommunities, and the digital logic and computer hardware architecture\ncommunities. The article first provides an overview of the principles of\ncomputational complexity and fundamental physical limits to computing and their\nrelation to physical systems. The article then provides an introduction to ML\nby presenting three key components of ML systems: representation, evaluation,\nand optimisation. The article then discusses and provides examples of the\napplication of emerging technologies from the demiconductor and device physics\ndomains as solutions to computational problems, alongside a brief overview of\nemerging devices for computing applications. The article then reviews the\nlandscape of ML accelerators, comparing fixed-function and reprogrammable\ndigital logic with novel devices such as memristors, resistive memories,\nmagnetic memories, and probabilistic bits. We observe broadly lower performance\nof ML accelerators based on novel devices and materials when compared to those\nbased on digital complimentary metal-oxide semiconductor (CMOS) technology,\nparticularly in the MNIST optical character recognition task, a common ML\nbenchmark, and also highlight the lack of a trend of progress in approaches\nbased on novel materials and devices. Lastly, the article proposes figures of\nmerit for meaningful evaluation and comparison of different ML implementations\nin the hope of fostering a dialogue between the materials science, device\nphysics, digital logic, and computer architecture communities by providing a\ncommon frame of reference for their work.\n",
        "pdf_link": "http://arxiv.org/pdf/2110.05910v2"
    },
    {
        "title": "Controller-based Energy-Aware Wireless Sensor Network Routing using\n  Quantum Algorithms",
        "authors": [
            "Jie Chen",
            "Prasanna Date",
            "Nicholas Chancellor",
            "Mohammed Atiquzzaman",
            "Cormac Sreenan"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Energy efficient routing in wireless sensor networks has attracted attention\nfrom researchers in both academia and industry, most recently motivated by the\nopportunity to use SDN (software defined network)-inspired approaches. These\nproblems are NP-hard, with algorithms needing computation time which scales\nfaster than polynomial in the problem size. Consequently, heuristic algorithms\nare used in practice, which are unable to guarantee optimally. In this short\npaper, we show proof-of-principle for the use of a quantum annealing processor\ninstead of a classical processor, to find optimal or near-optimal solutions\nvery quickly. Our preliminary results for small networks show that this\napproach using quantum computing has great promise and may open the door for\nother significant improvements in the efficacy of network algorithms.\n",
        "pdf_link": "http://arxiv.org/pdf/2110.06321v1"
    },
    {
        "title": "Design Technology Co-Optimization for Neuromorphic Computing",
        "authors": [
            "Ankita Paul",
            "Shihao Song",
            "Anup Das"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  We present a design-technology tradeoff analysis in implementing\nmachine-learning inference on the processing cores of a Non-Volatile Memory\n(NVM)-based many-core neuromorphic hardware. Through detailed circuit-level\nsimulations for scaled process technology nodes, we show the negative impact of\ndesign scaling on read endurance of NVMs, which directly impacts their\ninference lifetime. At a finer granularity, the inference lifetime of a core\ndepends on 1) the resistance state of synaptic weights programmed on the core\n(design) and 2) the voltage variation inside the core that is introduced by the\nparasitic components on current paths (technology). We show that such design\nand technology characteristics can be incorporated in a design flow to\nsignificantly improve the inference lifetime.\n",
        "pdf_link": "http://arxiv.org/pdf/2110.08131v1"
    },
    {
        "title": "A Broad-Spectrum Diffractive Network via Ensemble Learning",
        "authors": [
            "Jiashuo Shi",
            "Yingshi Chen",
            "Xinyu Zhang"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  We proposed a broad-spectrum diffractive deep neural network (BS-D2NN)\nframework, which incorporates multi-wavelength channels of input lightfields\nand performs a parallel phase-only modulation utilizing a layered passive mask\narchitecture. A complementary multi-channel base learner cluster is formed in a\nhomogeneous ensemble framework based on the diffractive dispersion during\nlightwave modulation. In addition, both the optical Sum operation and the\nHybrid (optical-electronic) Maxout operation are performed for motivating the\nBS-D2NN to learn and construct a mapping between input lightfields and truth\nlabels under heterochromatic ambient lighting. The BS-D2NN can be trained using\ndeep learning algorithms so as to perform a kind of wavelength-insensitive\nhigh-accuracy object classification.\n",
        "pdf_link": "http://arxiv.org/pdf/2110.08267v1"
    },
    {
        "title": "Stochastic behaviour of an interface-based memristive device",
        "authors": [
            "Sahitya Yarragolla",
            "Torben Hemke",
            "Jan Trieschmann",
            "Finn Zahari",
            "Hermann Kohlstedt",
            "Thomas Mussenbrock"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  A large number of simulation models have been proposed over the years to\nmimic the electrical behaviour of memristive devices. The models are based\neither on sophisticated mathematical formulations that do not account for\nphysical and chemical processes responsible for the actual switching dynamics\nor on multi-physical spatially resolved approaches that include the inherent\nstochastic behaviour of real-world memristive devices but are computationally\nvery expensive. In contrast to the available models, we present a\ncomputationally inexpensive and robust spatially 1D model for simulating\ninterface-type memristive devices. The model efficiently incorporates the\nstochastic behaviour observed in experiments and can be easily transferred to\ncircuit simulation frameworks. The ion transport, responsible for the resistive\nswitching behaviour, is modelled using the kinetic Cloud-In-a-Cell scheme. The\ncalculated current-voltage characteristics obtained using the proposed model\nshow excellent agreement with the experimental findings.\n",
        "pdf_link": "http://arxiv.org/pdf/2111.00591v1"
    },
    {
        "title": "A Comprehensive Survey on Nanophotonics Neural Networks",
        "authors": [
            "Konstantinos Demertzis",
            "Georgios Papadopoulos",
            "Lazaros Iliadis",
            "Lykourgos Magafas"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  In the last years, materializations of neuromorphic circuits based on\nnanophotonic arrangements have been proposed, which contain complete optical\ncircuits, laser, photodetectors, photonic crystals, optical fibers, flat\nwaveguides, and other passive optical elements of nanostructured materials,\nwhich eliminate the time of simultaneous processing of big groups of data,\ntaking advantage of the quantum perspective and thus highly increasing the\npotentials of contemporary intelligent computational systems. This article is\nan effort to record and study the research that has been conducted concerning\nthe methods of development and materi-alization of neuromorphic circuits of\nNeural Networks of nanophotonic arrangements. In particular, an investigative\nstudy of the methods of developing nanophotonic neuromorphic processors, their\noriginality in neuronic architectural structure, their training methods and\ntheir optimization has been realized along with the study of special issues\nsuch as optical activation functions and cost functions.\n",
        "pdf_link": "http://arxiv.org/pdf/2111.01550v1"
    },
    {
        "title": "String Abstractions for Qubit Mapping",
        "authors": [
            "Blake Gerard",
            "Martin Kong"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  One of the key compilation steps in Quantum Computing (QC) is to determine an\ninitial logical to physical mapping of the qubits used in a quantum circuit.\nThe impact of the starting qubit layout can vastly affect later scheduling and\nplacement decisions of QASM operations, yielding higher values on critical\nperformance metrics (gate count and circuit depth) as a result of quantum\ncompilers introducing SWAP operations to meet the underlying physical\nneighboring and connectivity constraints of the quantum device.\n  In this paper we introduce a novel qubit mapping approach, string-based qubit\nmapping. The key insight is to prioritize the mapping of logical qubits that\nappear in longest repeating non-overlapping substrings of qubit pairs accessed.\nThis mapping method is complemented by allocating qubits according to their\nglobal frequency usage. We evaluate and compare our new mapping scheme against\ntwo quantum compilers (QISKIT and TKET) and two device topologies, the IBM\nManhattan (65 qubits) and the IBM Kolkata (27 qubits). Our results demonstrate\nthat combining both mapping mechanisms often achieve better results than either\none individually, allowing us to best QISKIT and TKET baselines, yielding\nbetween 13% and 17% average improvement in several group sizes, up to 32%\ncircuit depth reduction and 63% gate volume improvement.\n",
        "pdf_link": "http://arxiv.org/pdf/2111.03716v1"
    },
    {
        "title": "TMS-Crossbars with Tactile Sensing",
        "authors": [
            "R. Chithra",
            "A. R. Aswani",
            "A. P. James"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The first stage of tactile sensing is data acquisition using tactile sensors\nand the sensed data is transmitted to the central unit for neuromorphic\ncomputing. The memristive crossbars were proposed to use as synapses in\nneuromorphic computing but device intelligence at the sensor level are not\ninvestigated in literature. We propose the concept of Transistor Memristor\nSensor (TMS)-crossbar by including sensor to memristor crossbar array\nconfiguration in the input layer of the neural network architecture. 2 possible\ncell configurations of TMS crossbar arrays: 1 Transistor 1 Memristor 1 Sensor\n(1T1M1S) and 2 Transistor 1 Memristor 1 Sensor (2T1M1S) are presented. We\nverified the proposed TMS-crossbar in the practical design of analog neural\nnetworks based Braille character recognition system. The proposed design is\nverified with SPICE simulations using circuit equivalent of FLX-A501 force\nsensor, TiO$_2$ memristors and low power 22nm high-k CMOS transistors. The\nproposed analog neuromorphic computing system presents a scalable solution and\nis possible to encode 125 symbols with good accuracy in comparison with other\nBraille character recognition systems in the literature. The benefits of analog\nimplementation of the TMS crossbar arrays is substantiated with results of\naccuracy, area and power requirements in comparison with the binary\ncounterparts.\n",
        "pdf_link": "http://arxiv.org/pdf/2111.07280v1"
    },
    {
        "title": "Multiset Signal Processing and Electronics",
        "authors": [
            "Luciano da F. Costa"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Multisets are an intuitive extension of the traditional concept of sets that\nallow repetition of elements, with the number of times each element appears\nbeing understood as the respective multiplicity. Recent generalizations of\nmultisets to real-valued functions, accounting for possibly negative values,\nhave paved the way to a number of interesting implications and applications,\nincluding respective implementations as electronic systems. The basic multiset\noperations include the set complementation (sign change), intersection (minimum\nbetween two values), union (maximum between two values), difference and sum\n(identical to the algebraic counterparts). When applied to functions or\nsignals, the sign and conjoint sign functions are also required. Given that\nsignals are functions, it becomes possible to effectively translate the\nmultiset and multifunction operations to analog electronics, which is the\nobjective of the present work. It is proposed that effective multiset\noperations capable of high performance self and cross-correlation can be\nobtained with relative simplicity in either discrete or integrated circuits.\nThe problem of switching noise is also briefly discussed. The present results\nhave great potential for applications and related developments in analog and\ndigital electronics, as well as for pattern recognition, signal processing, and\ndeep learning.\n",
        "pdf_link": "http://arxiv.org/pdf/2111.08514v1"
    },
    {
        "title": "Alternative Paradigms of Computation",
        "authors": [
            "William Gasarch",
            "Nathan Hayes",
            "Emily Kaplitz",
            "William Regli"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  With Moore's law coming to a close it is useful to look at other forms of\ncomputer hardware. In this paper we survey what is known about several modes of\ncomputation: Neuromorphic, Custom Logic, Quantum, Optical, Spintronics,\nReversible, Many-Valued Logic, Chemical, DNA, Neurological, Fluidic, Amorphous,\nThermodynamic, Peptide, and Membrane. For each of these modes of computing we\ndiscuss pros, cons, current work, and metrics. After surveying these\nalternative modes of computation we discuss two aread where they may useful:\ndata analytics and graph processing.\n",
        "pdf_link": "http://arxiv.org/pdf/2111.08916v1"
    },
    {
        "title": "Novel Concepts for Organic Transistors: Physics, Device Design, and\n  Applications",
        "authors": [
            "Hans Kleemann"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Beyond conventional organic thin-film transistors, this thesis explores\npossible paths for the fourth wave of organic electronics. In this context,\nmixed ionic-electronic conductors and organic electro-chemical transistors\n(OECTs) are identified as highly promising approaches for electronic\nbio-interfaces enabling ultra-sensitive detection of biological signals.\nFurthermore, these systems show fundamental properties of biological synapses,\nnamely the synaptic plasticity, which renders the possibility to build\nbrain-inspired, neuromorphic networks enabling highly efficient computing. In\nparticular, the combination of OECTs acting as sensor units and self-learning\nneural networks at once enables the development of intelligent tags for medical\napplications. Overall, this thesis adds substantially new insight into the\nfield of organic electronics and draws a vision towards further research and\napplications. The advancements in the field of vertical organic transistors\nopen new perspectives for the implementation of organic transistors in\nhigh-resolution AMOLED displays or radio-frequency identification tags.\nFurthermore, the exploration of OECTs for neuromorphic computing will create a\nwhole new research field across the disciplines of physics, material, and\ncomputer science.\n",
        "pdf_link": "http://arxiv.org/pdf/2111.09430v1"
    },
    {
        "title": "Cryogenic Memory Technologies",
        "authors": [
            "Shamiul Alam",
            "Md Shafayat Hossain",
            "Srivatsa Rangachar Srinivasa",
            "Ahmedullah Aziz"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The surging interest in quantum computing, space electronics, and\nsuperconducting circuits has led to new developments in cryogenic data storage\ntechnology. Quantum computers promise to far extend our processing capabilities\nand may allow solving currently intractable computational challenges. Even with\nthe advent of the quantum computing era, ultra-fast and energy-efficient\nclassical computing systems are still in high demand. One of the classical\nplatforms that can achieve this dream combination is superconducting single\nflux quantum (SFQ) electronics. A major roadblock towards implementing scalable\nquantum computers and practical SFQ circuits is the lack of suitable and\ncompatible cryogenic memory that can operate at 4 Kelvin (or lower)\ntemperature. Cryogenic memory is also critically important in space-based\napplications. A multitude of device technologies have already been explored to\nfind suitable candidates for cryogenic data storage. Here, we review the\nexisting and emerging variants of cryogenic memory technologies. To ensure an\norganized discussion, we categorize the family of cryogenic memory platforms\ninto three types: superconducting, non-superconducting, and hybrid. We\nscrutinize the challenges associated with these technologies and discuss their\nfuture prospects.\n",
        "pdf_link": "http://arxiv.org/pdf/2111.09436v2"
    },
    {
        "title": "Simulation platform for pattern recognition based on reservoir computing\n  with memristor networks",
        "authors": [
            "Gouhei Tanaka",
            "Ryosho Nakane"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Memristive systems and devices are potentially available for implementing\nreservoir computing (RC) systems applied to pattern recognition. However, the\ncomputational ability of memristive RC systems depends on intertwined factors\nsuch as system architectures and physical properties of memristive elements,\nwhich complicates identifying the key factor for system performance. Here we\ndevelop a simulation platform for RC with memristor device networks, which\nenables testing different system designs for performance improvement. Numerical\nsimulations show that the memristor-network-based RC systems can yield high\ncomputational performance comparable to that of state-of-the-art methods in\nthree time series classification tasks. We demonstrate that the excellent and\nrobust computation under device-to-device variability can be achieved by\nappropriately setting network structures, nonlinearity of memristors, and\npre/post-processing, which increases the potential for reliable computation\nwith unreliable component devices. Our results contribute to an establishment\nof a design guide for memristive reservoirs toward a realization of\nenergy-efficient machine learning hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.00248v2"
    },
    {
        "title": "CHAMP: Coherent Hardware-Aware Magnitude Pruning of Integrated Photonic\n  Neural Networks",
        "authors": [
            "Sanmitra Banerjee",
            "Mahdi Nikdast",
            "Sudeep Pasricha",
            "Krishnendu Chakrabarty"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  We propose a novel hardware-aware magnitude pruning technique for coherent\nphotonic neural networks. The proposed technique can prune 99.45% of network\nparameters and reduce the static power consumption by 98.23% with a negligible\naccuracy loss.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.06098v1"
    },
    {
        "title": "Photonic neuromorphic computing using vertical cavity semiconductor\n  lasers",
        "authors": [
            "Anas Skalli",
            "Joshua Robertson",
            "Dafydd Owen-Newns",
            "Matej Hejda",
            "Xavier Porte",
            "Stephan Reitzenstein",
            "Antonio Hurtado",
            "D. Brunner"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Photonic realizations of neural network computing hardware are a promising\napproach to enable future scalability of neuromorphic computing. In this review\nwe provide an overview on vertical-cavity surface-emitting lasers (VCSELs) and\nhow these high-performance electro-optical components either implement or are\ncombined with additional photonic hardware to demonstrate points (i-iii). In\nthe neurmorphic photonics' context, VCSELs are of exceptional interest as they\nare compatible with CMOS fabrication, readily achieve 30\\% wall-plug efficiency\nand >30~GHz modulation bandwidth and hence are highly energy efficient and\nultra-fast. Crucially, they react highly nonlinear to optical injection as well\nas to electrical modulation, making them highly suitable as all-optical as well\nas electro-optical photonic neurons. Their optical cavities are\nwavelength-limited, and standard semiconductor growth and lithography enables\nnon-classical cavity configurations and geometries. This enables excitable\nVCSELs (i.e. spiking VCSELs) to finely control their temporal and spatial\ncoherence, to unlock Terahertz bandwidths through spin-flip effects, and even\nto leverage cavity quantum electrodynamics to further boost their efficiency.\nFinally, as VCSEL arrays they are compatible with standard 2D photonic\nintegration, but their emission vertical to the substrate makes them ideally\nsuited for scalable integrated networks leveraging 3D photonic waveguides.\nHere, we discuss the implementation of spatially as well as temporally\nmultiplexed VCSEL neural networks and reservoirs, computation on the basis of\nexcitable VCSELs as photonic spiking neurons, as well as concepts and advances\nin the fabrication of VCSELs and microlasers.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.08086v1"
    },
    {
        "title": "ADEPT: Automatic Differentiable DEsign of Photonic Tensor Cores",
        "authors": [
            "Jiaqi Gu",
            "Hanqing Zhu",
            "Chenghao Feng",
            "Zixuan Jiang",
            "Mingjie Liu",
            "Shuhan Zhang",
            "Ray T. Chen",
            "David Z. Pan"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Photonic tensor cores (PTCs) are essential building blocks for optical\nartificial intelligence (AI) accelerators based on programmable photonic\nintegrated circuits. PTCs can achieve ultra-fast and efficient tensor\noperations for neural network (NN) acceleration. Current PTC designs are either\nmanually constructed or based on matrix decomposition theory, which lacks the\nadaptability to meet various hardware constraints and device specifications. To\nour best knowledge, automatic PTC design methodology is still unexplored. It\nwill be promising to move beyond the manual design paradigm and \"nurture\"\nphotonic neurocomputing with AI and design automation. Therefore, in this work,\nfor the first time, we propose a fully differentiable framework, dubbed ADEPT,\nthat can efficiently search PTC designs adaptive to various circuit footprint\nconstraints and foundry PDKs. Extensive experiments show superior flexibility\nand effectiveness of the proposed ADEPT framework to explore a large PTC design\nspace. On various NN models and benchmarks, our searched PTC topology\noutperforms prior manually-designed structures with competitive matrix\nrepresentability, 2-30x higher footprint compactness, and better noise\nrobustness, demonstrating a new paradigm in photonic neural chip design. The\ncode of ADEPT is available at https://github.com/JeremieMelo/ADEPT using the\nhttps://github.com/JeremieMelo/pytorch-onn (TorchONN) library.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.08703v2"
    },
    {
        "title": "DeFT: A Deadlock-Free and Fault-Tolerant Routing Algorithm for 2.5D\n  Chiplet Networks",
        "authors": [
            "Ebadollah Taheri",
            "Sudeep Pasricha",
            "Mahdi Nikdast"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  By interconnecting smaller chiplets through an interposer, 2.5D integration\noffers a cost-effective and high-yield solution to implement large-scale\nmodular systems. Nevertheless, the underlying network is prone to deadlock,\ndespite deadlock-free chiplets, and to different faults on the vertical links\nused for connecting the chiplets to the interposer. Unfortunately, existing\nfault-tolerant routing techniques proposed for 2D and 3D on-chip networks\ncannot be applied to chiplet networks. To address these problems, this paper\npresents the first deadlock-free and fault-tolerant routing algorithm, called\nDeFT, for 2.5D integrated chiplet systems. DeFT improves the redundancy in\nvertical-link selection to tolerate faults in vertical links while considering\nnetwork congestion. Moreover, DeFT can tolerate different vertical-link-fault\nscenarios while accounting for vertical-link utilization. Compared to the\nstate-of-the-art routing algorithms in 2.5D chiplet systems, our simulation\nresults show that DeFT improves network reachability by up to 75% with a fault\nrate of up to 25% and reduces the network latency by up to 40% for\nmulti-application execution scenarios with less than 2% area overhead.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.09234v1"
    },
    {
        "title": "High-order tensor flow processing using integrated photonic circuits",
        "authors": [
            "Shaofu Xu",
            "Jing Wang",
            "Sicheng Yi",
            "Weiwen Zou"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Tensor analytics lays mathematical basis for the prosperous promotion of\nmultiway signal processing. To increase computing throughput, mainstream\nprocessors transform tensor convolutions to matrix multiplications to enhance\nparallelism of computing. However, such order-reducing transformation produces\ndata duplicates and consumes additional memory. Here, we demonstrate an\nintegrated photonic tensor flow processor without tensor-matrix transformation,\nwhich outputs the convolved tensor as the input tensor 'flows' through the\nprocessor. The hybrid manipulation of optical dimensions of wavelength, time,\nand space enables the direct representation and processing of high-order\ntensors in optical domain. In the proof-of-concept experiment, processing of\nmulti-channel images and videos is accomplished at the frequency of 20 GHz. A\nconvolutional neural network is demonstrated on the processor, which achieves\nan accuracy of 97.9 percent on action recognition.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.12322v1"
    },
    {
        "title": "Pneumatic Computers for Embedded Control of Microfluidics",
        "authors": [
            "Siavash Ahrar",
            "Manasi Raje",
            "Irene C. Lee",
            "Elliot E. Hui"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Alternative computing approaches that interface readily with physical systems\nare well suited for embedded control of those systems. We demonstrate finite\nstate machines implemented as pneumatic circuits of microfluidic valves, and we\nemploy these controllers to direct microfluidic liquid handling procedures such\nas serial dilution on the same chip. These monolithic integrated systems\nrequire only power to be supplied externally, in the form of a vacuum source.\nUser input can be provided directly to the chip by covering pneumatic ports\nwith a finger. State machines with up to four bits of state memory are\ndemonstrated, and next-state combinational logic can be fully reprogrammed by\nchanging the hole-punch pattern on a membrane in the chip. These pneumatic\ncomputers demonstrate a new framework for the embedded control of physical\nsystems.\n",
        "pdf_link": "http://arxiv.org/pdf/2201.09755v1"
    },
    {
        "title": "Analytic and SPICE modeling of stochastic ReRAM circuits",
        "authors": [
            "V. J. Dowling",
            "V. A. Slipko",
            "Y. V. Pershin"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The modeling of conventional (deterministic) electronic circuits - ones\nconsisting of transistors, resistors, capacitors, inductors, and other\ntraditional electronic components - is a well-established subject. The\ncycle-to-cycle variability of emerging electronic devices, in particular,\ncertain ReRAM cells, has led to the concept of stochastic circuits.\nUnfortunately, even in relatively simple cases, the direct transient analysis\nof stochastic circuits is computationally demanding and potentially\nimpractical, if possible at all. An important development in this area has been\nthe application of a master equation that is easily implemented in SPICE. In\nthis conference paper, we briefly review the master equation approach and\npresent an improved implementation of this approach in SPICE. Moreover, we find\nan attractor state in a periodically driven memristive circuit - a stochastic\ncounterpart of deterministic memristor attractors.\n",
        "pdf_link": "http://arxiv.org/pdf/2201.10121v1"
    },
    {
        "title": "Quantum Remote Entanglement for Medium-Free Secure Communication?",
        "authors": [
            "Wesley Joon-Wie Tann"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Present-day quantum communication predominantly depends on trusted relays\n(e.g., quantum repeaters, low-Earth-orbit satellite) connected by optical fiber\ncables to transmit information. However, recent evidence supports a decades-old\nconcept that quantum entanglement, harnessed by current quantum communication\nsystems, does not necessarily rely on a physical relay medium. In modern\nquantum communication networks, this trusted relay infrastructure is (1)\nsusceptible to security attacks, (2) limited by the channel capacity, (3)\nsubject to decoherence loss, and (4) expensive to set up. The instantaneous and\nfaster-than-light activities of quantum entanglement occurring in quantum\ncommunication have suggested guidance by some non-locality nature. On the\ncontrary, neither ground nor space-relays have shown or been demonstrated to\nembody it. It is proposed in this paper that the non-locality nature of quantum\ntheory governs quantum entanglement; elementary particles, components of a\nuniversal quantum body, can achieve remote entanglement regardless of a\nphysical medium or spatial proximity. Evidence and theory supporting remote\nentanglement in superconducting quantum systems (entanglement fidelities for\ncommunication in particular) are presented. One such particle, the photon,\nrepresenting a basic unit of quantum information, qubit $|\\psi\\rangle = \\alpha\n|0\\rangle + \\beta |1\\rangle$, consists of real continuous values in complex\nnumbers $(\\alpha, \\beta)$ with infinite precision. These values $(\\alpha,\n\\beta)$ can account for the distinctiveness of qubits and result in an identity\n$QuID$ that possibly supports remote entanglement. New approaches to\nmedium-free secure quantum communication are suggested by running simulations\nand actual quantum computations on a quantum circuit.\n",
        "pdf_link": "http://arxiv.org/pdf/2202.00830v1"
    },
    {
        "title": "Physical based compact model of Y-Flash memristor for neuromorphic\n  computation",
        "authors": [
            "Wei Wang",
            "Loai Danial",
            "Eric Herbelin",
            "Barak Hoffer",
            "Batel Oved",
            "Tzofnat Greenberg-Toledo",
            "Evgeny Pikhay",
            "Yakov Roizin",
            "Shahar Kvatinsky"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Y-Flash memristors utilize the mature technology of single polysilicon\nfloating gate non-volatile memories (NVM). It can be operated in a two-terminal\nconfiguration similar to the other emerging memristive devices, i.e., resistive\nrandom-access memory (RRAM), phase-change memory (PCM), etc. Fabricated in\nproduction complementary metal-oxide-semiconductor (CMOS) technology, Y-Flash\nmemristors allow excellent repro-ducibility reflected in high neuromorphic\nproducts yields. Working in the subthreshold region, the device can be\nprogrammed to a large number of fine-tuned intermediate states in an analog\nfashion and allows low readout currents (1 nA ~ 5 $\\mu$ A). However, currently,\nthere are no accurate models to describe the dynamic switching in this type of\nmemristive device and account for multiple operational configurations. In this\npaper, we provide a physical-based compact model that describes Y-Flash\nmemristor performance both in DC and AC regimes, and consistently describes the\ndynamic program and erase operations. The model is integrated into the\ncommercial circuit design tools and is ready to be used in applications related\nto neuromorphic computation.\n",
        "pdf_link": "http://arxiv.org/pdf/2202.10228v1"
    },
    {
        "title": "Internet of Nano, Bio-Nano, Biodegradable and Ingestible Things: A\n  Survey",
        "authors": [
            "Seyda Senturk",
            "Ibrahim Kok",
            "Fatmana Senturk"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  In recent years, advances in biotechnology, nanotechnology and materials\nscience have led to development of revolutionizing applications in Internet of\nThings (IoT). In particular, the interconnection of nanomaterials, nanoimplants\nand nanobiosensors with existing IoT networks have inspired the concepts of\nInternet of Nano Things (IoNT), Internet of Bio-Nano Things (IoBNT), Internet\nof Biodegradable Things (IoBDT) and Internet of Ingestible Things (IoIT). To\ndate, although there are several survey papers that addressed these concepts\nseparately, there is no current survey covering all studies in IoNT, IoBNT,\nIoBDT and IoIT. Therefore, in this paper, we provide a complete overview of all\nrecent work in these four areas. Furthermore, we emphasize the research\nchallenges, potential applications, and open research areas.\n",
        "pdf_link": "http://arxiv.org/pdf/2202.12409v1"
    },
    {
        "title": "Combinatorial logic devices based on a multi-path active ring circuit",
        "authors": [
            "Alexander Khitun",
            "Michael Balinskiy"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  In this work, we describe a logic device in which an act of computation is\nassociated with finding a path connecting input and output ports. The device is\nbased on an active ring circuit comprising electric and magnetic parts. The\nelectric part includes an amplifier, a phase shifter, and an attenuator. The\nmagnetic part is a multi-port magnetic matrix comprising delay lines and\nfrequency filters. Signals propagating on different paths may accumulate\ndifferent phase shifts. Auto-oscillations occur in the circuit when the\nmagnetic and electric parts match each other to meet the resonance amplitude\nand phase conditions. The system naturally searches for a resonance path that\ndepends on the position of the electric phase shifter and amplification level.\nThe path is detected by the set of power sensors. The proposed logic device can\nbe used for solving a variety of computational problems. We present the results\nof numerical modeling illustrating prime factorization and finding the shortest\npath connected selected points on the mesh.\n",
        "pdf_link": "http://arxiv.org/pdf/2202.13982v1"
    },
    {
        "title": "Piezoelectric Strain FET (PeFET) based Non-Volatile Memories",
        "authors": [
            "Niharika Thakuria",
            "Reena Elangovan",
            "Anand Raghunathan",
            "Sumeet K. Gupta"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  We propose non-volatile memory (NVM) designs based on Piezoelectric Strain\nFET (PeFET) utilizing a piezoelectric/ferroelectric (PE/FE such as PZT) coupled\nwith 2D Transition Metal Dichalcogenide (2D-TMD such as MoS2) transistor. The\nproposed NVMs store bit information in the form of polarization (P) of the\nFE/PE, use electric-field driven P-switching for write and employ\npiezoelectricity induced dynamic bandgap modulation of 2D-TMD channel for bit\nsensing. We analyze PeFET with COMSOL based 3D modeling showing that the\ncircuit-driven optimization of PeFET geometry is essential to achieve effective\nhammer-and-nail effect and adequate bandgap modulation for NVM read. Our\nresults show that distinguishability of binary states to up to 11X is achieved\nin PeFETs.We propose various flavors of PeFET NVMs, namely (a) high density\n(HD) NVM featuring a compact access-transistor-less bit-cell, (b) 1T-1PeFET NVM\nwith segmented architecture, targeted for optimized write energy and latency\nand (c) cross-coupled (CC) NVM offering a trade-off between area and\nlatency.PeFET NVMs offer up to 7X smaller cell area, 66% lower write energy,\n87% lower read energy and 44% faster read compared to 2D-FET SRAM. This comes\nat the cost of high write latency in PeFET NVMs, which can be minimized by\nvirtue of optimized PE geometry.\n",
        "pdf_link": "http://arxiv.org/pdf/2203.00064v2"
    },
    {
        "title": "In-memory Associative Processors: Tutorial, Potential, and Challenges",
        "authors": [
            "Mohammed E. Fouda",
            "Hasan Erdem Yantir",
            "Ahmed M. Eltawil",
            "Fadi Kurdahi"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  In-memory computing is an emerging computing paradigm that overcomes the\nlimitations of exiting Von-Neumann computing architectures such as the\nmemory-wall bottleneck. In such paradigm, the computations are performed\ndirectly on the data stored in the memory, which highly reduces the\nmemory-processor communications during computation. Hence, significant speedup\nand energy savings could be achieved especially with data-intensive\napplications. Associative processors (APs) were proposed in the seventies and\nrecently were revived thanks to the high-density memories. In this tutorial\nbrief, we overview the functionalities and recent trends of APs in addition to\nthe implementation of each content-addressable memory with different\ntechnologies. The AP operations and runtime complexity are also summarized. We\nalso explain and explore the possible applications that can benefit from APs.\nFinally, the AP limitations, challenges, and future directions are discussed.\n",
        "pdf_link": "http://arxiv.org/pdf/2203.00662v2"
    },
    {
        "title": "Delocalized Photonic Deep Learning on the Internet's Edge",
        "authors": [
            "Alexander Sludds",
            "Saumil Bandyopadhyay",
            "Zaijun Chen",
            "Zhizhen Zhong",
            "Jared Cochrane",
            "Liane Bernstein",
            "Darius Bunandar",
            "P. Ben Dixon",
            "Scott A. Hamilton",
            "Matthew Streshinsky",
            "Ari Novack",
            "Tom Baehr-Jones",
            "Michael Hochberg",
            "Manya Ghobadi",
            "Ryan Hamerly",
            "Dirk Englund"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Advances in deep neural networks (DNNs) are transforming science and\ntechnology. However, the increasing computational demands of the most powerful\nDNNs limit deployment on low-power devices, such as smartphones and sensors --\nand this trend is accelerated by the simultaneous move towards\nInternet-of-Things (IoT) devices. Numerous efforts are underway to lower power\nconsumption, but a fundamental bottleneck remains due to energy consumption in\nmatrix algebra, even for analog approaches including neuromorphic, analog\nmemory and photonic meshes. Here we introduce and demonstrate a new approach\nthat sharply reduces energy required for matrix algebra by doing away with\nweight memory access on edge devices, enabling orders of magnitude energy and\nlatency reduction. At the core of our approach is a new concept that\ndecentralizes the DNN for delocalized, optically accelerated matrix algebra on\nedge devices. Using a silicon photonic smart transceiver, we demonstrate\nexperimentally that this scheme, termed Netcast, dramatically reduces energy\nconsumption. We demonstrate operation in a photon-starved environment with 40\naJ/multiply of optical energy for 98.8% accurate image recognition and <1\nphoton/multiply using single photon detectors. Furthermore, we show realistic\ndeployment of our system, classifying images with 3 THz of bandwidth over 86 km\nof deployed optical fiber in a Boston-area fiber network. Our approach enables\ncomputing on a new generation of edge devices with speeds comparable to modern\ndigital electronics and power consumption that is orders of magnitude lower.\n",
        "pdf_link": "http://arxiv.org/pdf/2203.05466v2"
    },
    {
        "title": "Physics-aware Complex-valued Adversarial Machine Learning in\n  Reconfigurable Diffractive All-optical Neural Network",
        "authors": [
            "Ruiyang Chen",
            "Yingjie Li",
            "Minhan Lou",
            "Jichao Fan",
            "Yingheng Tang",
            "Berardi Sensale-Rodriguez",
            "Cunxi Yu",
            "Weilu Gao"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Diffractive optical neural networks have shown promising advantages over\nelectronic circuits for accelerating modern machine learning (ML) algorithms.\nHowever, it is challenging to achieve fully programmable all-optical\nimplementation and rapid hardware deployment. Furthermore, understanding the\nthreat of adversarial ML in such system becomes crucial for real-world\napplications, which remains unexplored. Here, we demonstrate a large-scale,\ncost-effective, complex-valued, and reconfigurable diffractive all-optical\nneural networks system in the visible range based on cascaded transmissive\ntwisted nematic liquid crystal spatial light modulators. With the assist of\ncategorical reparameterization, we create a physics-aware training framework\nfor the fast and accurate deployment of computer-trained models onto optical\nhardware. Furthermore, we theoretically analyze and experimentally demonstrate\nphysics-aware adversarial attacks onto the system, which are generated from a\ncomplex-valued gradient-based algorithm. The detailed adversarial robustness\ncomparison with conventional multiple layer perceptrons and convolutional\nneural networks features a distinct statistical adversarial property in\ndiffractive optical neural networks. Our full stack of software and hardware\nprovides new opportunities of employing diffractive optics in a variety of ML\ntasks and enabling the research on optical adversarial ML.\n",
        "pdf_link": "http://arxiv.org/pdf/2203.06055v1"
    },
    {
        "title": "Device-system Co-design of Photonic Neuromorphic Processor using\n  Reinforcement Learning",
        "authors": [
            "Yingheng Tang",
            "Princess Tara Zamani",
            "Ruiyang Chen",
            "Jianzhu Ma",
            "Minghao Qi",
            "Cunxi Yu",
            "Weilu Gao"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The incorporation of high-performance optoelectronic devices into photonic\nneuromorphic processors can substantially accelerate computationally intensive\noperations in machine learning (ML) algorithms. However, the conventional\ndevice design wisdom is disconnected with system optimization. We report a\ndevice-system co-design methodology to optimize a free-space optical general\nmatrix multiplication (GEMM) hardware accelerator by engineering a spatially\nreconfigurable array made from chalcogenide phase change materials. With a\nhighly-parallelized hardware emulator constructed based on experimental\ninformation, we demonstrate the design of unit device by optimizing GEMM\ncalculation accuracy via reinforcement learning, including deep Q-learning\nneural network, Bayesian optimization, and their cascaded approach, which show\na clear correlation between system performance metrics and physical device\nspecifications. Furthermore, we employ physics-aware training approaches to\ndeploy optimized hardware to the tasks of image classification, materials\ndiscovery, and a closed-loop design of optical ML accelerators. The\ndemonstrated framework offers insights into the co-design of optoelectronic\ndevices and systems with reduced human-supervision and domain-knowledge\nbarriers.\n",
        "pdf_link": "http://arxiv.org/pdf/2203.06061v1"
    },
    {
        "title": "A Microring as a Reservoir Computing Node: Memory/Nonlinear Tasks and\n  Effect of Input Non-ideality",
        "authors": [
            "Davide Bazzanella",
            "Stefano Biasi",
            "Mattia Mancinelli",
            "Lorenzo Pavesi"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The nonlinear response of an optical microresonator is used in a time\nmultiplexed reservoir computing neural network. Within a virtual node approach\ncombined with an offline training through ridge regression, we solved linear\nand nonlinear logic operations. We analyzed the nonlinearity of the\nmicroresonator as a memory between bits and/or as a neural activation function.\nThis is made possible by controlling both the distance between bits subject to\nthe logical operation and the number of bits supplied to the ridge regression.\nWe show that the optical microresonator exhibits up to two bits of memory in\nlinear tasks and that it allows solving nonlinear tasks providing both memory\nand nonlinearity. Finally, we demonstrate that the virtual node approach always\nrequires a comparison of the reservoir's performance with the results obtained\nby applying the same training process on the input signal.\n",
        "pdf_link": "http://arxiv.org/pdf/2203.07045v1"
    },
    {
        "title": "QuFI: a Quantum Fault Injector to Measure the Reliability of Qubits and\n  Quantum Circuits",
        "authors": [
            "Daniel Oliveira",
            "Edoardo Giusto",
            "Emanuele Dri",
            "Nadir Casciola",
            "Betis Baheri",
            "Qiang Guan",
            "Bartolomeo Montrucchio",
            "Paolo Rech"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Quantum computing is a new technology that is expected to revolutionize the\ncomputation paradigm in the next few years. Qubits exploit the quantum physics\nproprieties to increase the parallelism and speed of computation.\nUnfortunately, besides being intrinsically noisy, qubits have also been shown\nto be highly susceptible to external sources of faults, such as ionizing\nradiation. The latest discoveries highlight a much higher radiation sensitivity\nof qubits than traditional transistors and identify a much more complex fault\nmodel than bit-flip. We propose a framework to identify the quantum circuits\nsensitivity to radiation-induced faults and the probability for a fault in a\nqubit to propagate to the output. Based on the latest studies and radiation\nexperiments performed on real quantum machines, we model the transient faults\nin a qubit as a phase shift with a parametrized magnitude. Additionally, our\nframework can inject multiple qubit faults, tuning the phase shift magnitude\nbased on the proximity of the qubit to the particle strike location. As we show\nin the paper, the proposed fault injector is highly flexible, and it can be\nused on both quantum circuit simulators and real quantum machines. We report\nthe finding of more than 285M injections on the Qiskit simulator and 53K\ninjections on real IBM machines. We consider three quantum algorithms and\nidentify the faults and qubits that are more likely to impact the output. We\nalso consider the fault propagation dependence on the circuit scale, showing\nthat the reliability profile for some quantum algorithms is scale-dependent,\nwith increased impact from radiation-induced faults as we increase the number\nof qubits. Finally, we also consider multi qubits faults, showing that they are\nmuch more critical than single faults. The fault injector and the data\npresented in this paper are available in a public repository to allow further\nanalysis.\n",
        "pdf_link": "http://arxiv.org/pdf/2203.07183v1"
    },
    {
        "title": "An Ultra-Compact Single FeFET Binary and Multi-Bit Associative Search\n  Engine",
        "authors": [
            "Xunzhao Yin",
            "Franz MÃ¼ller",
            "Qingrong Huang",
            "Chao Li",
            "Mohsen Imani",
            "Zeyu Yang",
            "Jiahao Cai",
            "Maximilian Lederer",
            "Ricardo Olivo",
            "Nellie Laleni",
            "Shan Deng",
            "Zijian Zhao",
            "Cheng Zhuo",
            "Thomas KÃ¤mpfe",
            "Kai Ni"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Content addressable memory (CAM) is widely used in associative search tasks\nfor its highly parallel pattern matching capability. To accommodate the\nincreasingly complex and data-intensive pattern matching tasks, it is critical\nto keep improving the CAM density to enhance the performance and area\nefficiency. In this work, we demonstrate: i) a novel ultra-compact 1FeFET CAM\ndesign that enables parallel associative search and in-memory hamming distance\ncalculation; ii) a multi-bit CAM for exact search using the same CAM cell; iii)\ncompact device designs that integrate the series resistor current limiter into\nthe intrinsic FeFET structure to turn the 1FeFET1R into an effective 1FeFET\ncell; iv) a successful 2-step search operation and a sufficient sensing margin\nof the proposed binary and multi-bit 1FeFET1R CAM array with sizes of practical\ninterests in both experiments and simulations, given the existing unoptimized\nFeFET device variation; v) 89.9x speedup and 66.5x energy efficiency\nimprovement over the state-of-the art alignment tools on GPU in accelerating\ngenome pattern matching applications through the hyperdimensional computing\nparadigm.\n",
        "pdf_link": "http://arxiv.org/pdf/2203.07948v1"
    },
    {
        "title": "Pinning Fault Mode Modeling for DWM Shifting",
        "authors": [
            "Kawsher Roxy",
            "Stephen Longofono",
            "Sebastien Olliver",
            "Sanjukta Bhanja",
            "Alex K. Jones"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Extreme scaling for purposes of achieving higher density and lower energy\ncontinues to increase the probability of memory faults. For domain wall (DW)\nmemories, misalignment faults arise when aligning domains with access points. A\npreviously understudied type of shifting fault, a pinning fault may occur due\nto non-uniform pinning potential distribution caused by notches with\nfabrication imperfections. This non-uniformity can pin a wall during\ncurrent-induced DW motion. This paper provides a model of geometric variations\nvarying width, depth, and curvature variations of a notch, their impacts on the\ncritical shift current, and a study of the resulting impact on fault rates of\nDW memory systems. An increase in the effective critical shift current due to\n5% variation predicts a pinning fault rate on the order of $10^{-8}$ per shift,\nwhich results in a mean-time-to-failure of circa 2s for a DW memory system.\n",
        "pdf_link": "http://arxiv.org/pdf/2203.08303v1"
    },
    {
        "title": "Neuromorphic metamaterials for mechanosensing and perceptual associative\n  learning",
        "authors": [
            "Katherine S. Riley",
            "Subhadeep Koner",
            "Juan C. Osorio",
            "Yongchao Yu",
            "Harith Morgan",
            "Janav P. Udani",
            "Stephen A. Sarles",
            "Andres F. Arrieta"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Physical systems exhibiting neuromechanical functions promise to enable\nstructures with directly encoded autonomy and intelligence. We report on a\nclass of neuromorphic metamaterials embodying bioinspired mechanosensing,\nmemory, and learning functionalities obtained by leveraging mechanical\ninstabilities and flexible memristive materials. Our prototype system comprises\na multistable metamaterial whose bistable units filter, amplify, and transduce\nexternal mechanical inputs over large areas into simple electrical signals\nusing piezoresistivity. We record these mechanically transduced signals using\nnon-volatile flexible memristors that remember sequences of mechanical inputs,\nproviding a means to store spatially distributed mechanical signals in\nmeasurable material states. The accumulated memristance changes resulting from\nthe sequential mechanical inputs allow us to physically encode a Hopfield\nnetwork into our neuromorphic metamaterials. This physical network learns a\nseries of external spatially distributed input patterns. Crucially, the learned\npatterns input into our neuromorphic metamaterials can be retrieved from the\nfinal accumulated state of our memristors. Therefore, our system exhibits the\nability to learn without supervised training and retain spatially distributed\ninputs with minimal external overhead. Our system's embodied mechanosensing,\nmemory, and learning capabilities establish an avenue for synthetic\nneuromorphic metamaterials enabling the learning of touch-like sensations\ncovering large areas for robotics, autonomous systems, wearables, and morphing\nstructures.\n",
        "pdf_link": "http://arxiv.org/pdf/2203.10171v1"
    },
    {
        "title": "Analog Programmable-Photonic Computation",
        "authors": [
            "AndrÃ©s Macho-Ortiz",
            "Daniel PÃ©rez-LÃ³pez",
            "JosÃ© AzaÃ±a",
            "JosÃ© Capmany"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Digital electronics is a technological cornerstone in our modern society\nwhich has covered the increasing demand in computing power during the last\ndecades thanks to a periodic doubling of transistor density and power\nefficiency in integrated circuits. Currently, such scaling laws are reaching\ntheir fundamental limits, leading to the emergence of a large gamut of\napplications that cannot be supported by digital electronics, specifically,\nthose that involve real time analog multi-data processing, e.g., medical\ndiagnostic imaging, robotic control and remote sensing, among others. In this\nscenario, an analog computing approach implemented in a real-time\nreconfigurable non-electronic hardware such as programmable integrated\nphotonics (PIP) can be more efficient than digital electronics to perform these\nemerging applications. However, actual analog computing models such as quantum\nand neuromorphic computation were not conceived to extract the benefits of PIP\ntechnology (and integrated photonics in general). Here, we present the\nfoundations of a new computation theory, termed Analog Programmable-Photonic\nComputation (APC), explicitly designed to unleash the full potential of PIP.\nInterestingly, APC enables overcoming basic theoretical and technological\nlimitations of existing computational models, can be implemented in other\ntechnologies (e.g. in electronics, acoustics or using metamaterials) and,\nconsequently, exhibits the potential to spark a ground-breaking impact on our\ninformation society.\n",
        "pdf_link": "http://arxiv.org/pdf/2203.14118v1"
    },
    {
        "title": "Bayesian Photonic Accelerators for Energy Efficient and Noise Robust\n  Neural Processing",
        "authors": [
            "George Sarantoglou",
            "Adonis Bogris",
            "Charis Mesaritakis",
            "Sergios Theodoridis"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Artificial neural networks are efficient computing platforms inspired by the\nbrain. Such platforms can tackle a vast area of real-life tasks ranging from\nimage processing to language translation. Silicon photonic integrated chips\n(PICs), by employing coherent interactions in Mach-Zehnder interferometers, are\npromising accelerators offering record low power consumption and ultra-fast\nmatrix multiplication. Such photonic accelerators, however, suffer from phase\nuncertainty due to fabrication errors and crosstalk effects that inhibit the\ndevelopment of high-density implementations. In this work, we present a\nBayesian learning framework for such photonic accelerators. In addition to the\nconventional log-likelihood optimization path, two novel training schemes are\nderived, namely a regularized version and a fully Bayesian learning scheme.\nThey are applied on a photonic neural network with 512 phase shifters targeting\nthe MNIST dataset. The new schemes, when combined with a pre-characterization\nstage that provides the passive offsets, are able to dramatically decrease the\noperational power of the PIC beyond 70%, with just a slight loss in\nclassification accuracy. The full Bayesian scheme, apart from this energy\nreduction, returns information with respect to the sensitivity of the phase\nshifters. This information is used to de-activate 31% of the phase actuators\nand, thus, significantly simplify the driving system.\n",
        "pdf_link": "http://arxiv.org/pdf/2203.15806v2"
    },
    {
        "title": "Temperature-Aware Monolithic 3D DNN Accelerators for Biomedical\n  Applications",
        "authors": [
            "Prachi Shukla",
            "Vasilis F. Pavlidis",
            "Emre Salman",
            "Ayse K. Coskun"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  In this paper, we focus on temperature-aware Monolithic 3D (Mono3D) deep\nneural network (DNN) inference accelerators for biomedical applications. We\ndevelop an optimizer that tunes aspect ratios and footprint of the accelerator\nunder user-defined performance and thermal constraints, and generates\nnear-optimal configurations. Using the proposed Mono3D optimizer, we\ndemonstrate up to 61% improvement in energy efficiency for biomedical\napplications over a performance-optimized accelerator.\n",
        "pdf_link": "http://arxiv.org/pdf/2203.15874v1"
    },
    {
        "title": "STeP-CiM: Strain-enabled Ternary Precision Computation-in-Memory based\n  on Non-Volatile 2D Piezoelectric Transistors",
        "authors": [
            "Niharika Thakuria",
            "Reena Elangovan",
            "Sandeep K Thirumala",
            "Anand Raghunathan",
            "Sumeet K. Gupta"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  We propose 2D Piezoelectric FET (PeFET) based compute-enabled non-volatile\nmemory for ternary deep neural networks (DNNs). PeFETs consist of a material\nwith ferroelectric and piezoelectric properties coupled with Transition Metal\nDichalcogenide channel. We utilize (a) ferroelectricity to store binary bits\n(0/1) in the form of polarization (-P/+P) and (b) polarization dependent\npiezoelectricity to read the stored state by means of strain-induced bandgap\nchange in Transition Metal Dichalcogenide channel. The unique read mechanism of\nPeFETs enables us to expand the traditional association of +P (-P) with low\n(high) resistance states to their dual high (low) resistance depending on read\nvoltage. Specifically, we demonstrate that +P (-P) stored in PeFETs can be\ndynamically configured in (a) a low (high) resistance state for positive read\nvoltages and (b) their dual high (low) resistance states for negative read\nvoltages, without afflicting a read disturb. Such a feature, which we name as\nPolarization Preserved Piezoelectric Effect Reversal with Dual Voltage Polarity\n(PiER), is unique to PeFETs and has not been shown in hitherto explored\nmemories. We leverage PiER to propose a Strain-enabled Ternary Precision\nComputation-in-Memory (STeP-CiM) cell with capabilities of computing the scalar\nproduct of the stored weight and input, both of which are represented with\nsigned ternary precision. Further, using multi word-line assertion of STeP-CiM\ncells, we achieve massively parallel computation of dot products of signed\nternary inputs and weights. Our array level analysis shows 91% lower delay and\nimprovements of 15% and 91% in energy for in-memory multiply-and-accumulate\noperations compared to near-memory design approaches based on SRAM and PeFET\nrespectively. STeP-CiM exhibits upto 8.91x improvement in performance and 6.07x\naverage improvement in energy over SRAM/PeFET based near-memory design.\n",
        "pdf_link": "http://arxiv.org/pdf/2203.16416v1"
    },
    {
        "title": "Perfectly Perform Machine Learning Task with Imperfect Optical Hardware\n  Accelerator",
        "authors": [
            "Jichao Fan",
            "Yingheng Tang",
            "Weilu Gao"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Optical architectures have been emerging as an energy-efficient and\nhigh-throughput hardware platform to accelerate computationally intensive\ngeneral matrix-matrix multiplications (GEMMs) in modern machine learning (ML)\nalgorithms. However, the inevitable imperfection and non-uniformity in\nlarge-scale optoelectronic devices prevent the scalable deployment of optical\narchitectures, particularly those with innovative nano-devices. Here, we report\nan optical ML hardware to accelerate GEMM operations based on cascaded spatial\nlight modulators and present a calibration procedure that enables accurate\ncalculations despite the non-uniformity and imperfection in devices and system.\nWe further characterize the hardware calculation accuracy under different\nconfigurations of electrical-optical interfaces. Finally, we deploy the\ndeveloped optical hardware and calibration procedure to perform a ML task of\npredicting the intersubband plasmon frequency in single-wall carbon nanotubes.\nThe obtained prediction accuracy from the optical hardware agrees well with\nthat obtained using a general purpose electronic graphic process unit.\n",
        "pdf_link": "http://arxiv.org/pdf/2203.16603v1"
    },
    {
        "title": "Biocomputing Model Using Tripartite Synapses Provides Reliable Neuronal\n  Logic Gating with Spike Pattern Diversity",
        "authors": [
            "Giulio Basso",
            "Michael Taynnan Barros"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Biocomputing technologies exploit biological communication mechanisms\ninvolving cell-cell signal propagation to perform computations. Researchers\nrecently worked toward realising logic gates made by neurons to develop novel\ndevices such as organic neuroprostheses or brain implants made by cells, herein\ntermed living implants. Several challenges arise from this approach, mainly\nassociated with the stochastic nature and noise of neuronal communication.\nSince astrocytes play a crucial role in the regulation of neurons activity,\nthere is a possibility whereby astrocytes can be engineered to control synapses\nfavouring reliable biocomputing. This work proposes a mathematical model of\nneuronal logic gates involving neurons and astrocytes, realising OR and AND\ngating. We use a shallow coupling of both the Izhikevich and Postnov models to\ncharacterise gating responses with spike pattern variability and astrocyte\nsynaptic regulation. Logic operation error ratio and accuracy assess the AND\nand OR gates' performances at different synaptic Gaussian noise levels. Our\nresults demonstrate that the astrocyte regulating activity can effectively be\nused as a denoising mechanism, paving the way for highly reliable biocomputing\nimplementations.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.00506v3"
    },
    {
        "title": "Equivalence of coupled parametric oscillator dynamics to Lagrange\n  multiplier primal-dual optimization",
        "authors": [
            "Sri Krishna Vadlamani",
            "Tianyao Patrick Xiao",
            "Eli Yablonovitch"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  There has been a recent surge of interest in physics-based solvers for\ncombinatorial optimization problems. We present a dynamical solver for the\nIsing problem that is comprised of a network of coupled parametric oscillators\nand show that it implements Lagrange multiplier constrained optimization. We\nshow that the pump depletion effect, which is intrinsic to parametric\noscillators, enforces binary constraints and enables the system's continuous\nanalog variables to converge to the optimal binary solutions to the\noptimization problem. Moreover, there is an exact correspondence between the\nequations of motion for the coupled oscillators and the update rules in the\nprimal-dual method of Lagrange multipliers. Though our analysis is performed\nusing electrical LC oscillators, it can be generalized to any system of coupled\nparametric oscillators. We simulate the dynamics of the coupled oscillator\nsystem and demonstrate that the performance of the solver on a set of benchmark\nproblems is comparable to the best-known results obtained by digital algorithms\nin the literature.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.02472v1"
    },
    {
        "title": "Scandium Nitride as a Gateway III-Nitride Semiconductor for\n  Optoelectronic Artificial Synaptic Devices",
        "authors": [
            "Dheemahi Rao",
            "Bivas Saha"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Traditional computation based on von Neumann architecture is limited by the\ntime and energy consumption due to data transfer between the storage and the\nprocessing units. The von Neumann architecture is also inefficient in solving\nunstructured, probabilistic, and real-time problems. To address these\nchallenges, a new brain-inspired neuromorphic computational architecture is\nrequired. Due to absence of resistance-capacitance (RC) delay, high bandwidth\nand low power consumption, optoelectronic artificial synaptic devices are\nhighly attractive. Yet stable, scalable, and\ncomplementary-metal-oxide-semiconductor (CMOS)-compatible synapses have not\nbeen demonstrated. In this work, persistence in the photoconductivity of\nundoped and magnesium-doped scandium nitride (ScN) is equated to the inhibitory\nand excitatory synaptic plasticity of the biological synapses responsible for\nmemory and learning. Primary functionalities of a biological synapse like\nshort-term memory (STM), long-term memory (LTM), the transition from\nSTM-to-LTM, learning and forgetting, frequency-selective optical filtering,\nfrequency-dependent potentiation and depression, Hebbian learning, and logic\ngate operations are demonstrated.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.02799v1"
    },
    {
        "title": "Reconstructing Bayesian Networks on a Quantum Annealer",
        "authors": [
            "Enrico Zardini",
            "Massimo Rizzoli",
            "Sebastiano Dissegna",
            "Enrico Blanzieri",
            "Davide Pastorello"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Bayesian networks are widely used probabilistic graphical models, whose\nstructure is hard to learn starting from the generated data. O'Gorman et al.\nhave proposed an algorithm to encode this task, i.e., the Bayesian network\nstructure learning (BSNL), into a form that can be solved through quantum\nannealing, but they have not provided an experimental evaluation of it. In this\npaper, we present (i) an implementation in Python of O'Gorman's algorithm, (ii)\na divide et impera approach that allows addressing BNSL problems of larger\nsizes in order to overcome the limitations imposed by the current\narchitectures, and (iii) their empirical evaluation. Specifically, several\nproblems with an increasing number of variables have been used in the\nexperiments. The results have shown the effectiveness of O'Gorman's formulation\nfor BNSL instances of small sizes, and the superiority of the divide et impera\napproach on the direct execution of O'Gorman's algorithm.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.03526v1"
    },
    {
        "title": "LoCI: An Analysis of the Impact of Optical Loss and Crosstalk Noise in\n  Integrated Silicon-Photonic Neural Networks",
        "authors": [
            "Amin Shafiee",
            "Sanmitra Banerjee",
            "Krishnendu Chakrabarty",
            "Sudeep Pasricha",
            "Mahdi Nikdast"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Compared to electronic accelerators, integrated silicon-photonic neural\nnetworks (SP-NNs) promise higher speed and energy efficiency for emerging\nartificial-intelligence applications. However, a hitherto overlooked problem in\nSP-NNs is that the underlying silicon photonic devices suffer from intrinsic\noptical loss and crosstalk noise, the impact of which accumulates as the\nnetwork scales up. Leveraging precise device-level models, this paper presents\nthe first comprehensive and systematic optical loss and crosstalk modeling\nframework for SP-NNs. For an SP-NN case study with two hidden layers and 1380\ntunable parameters, we show a catastrophic 84% drop in inferencing accuracy due\nto optical loss and crosstalk noise.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.03835v1"
    },
    {
        "title": "Automated Atomic Silicon Quantum Dot Circuit Design via Deep\n  Reinforcement Learning",
        "authors": [
            "Robert Lupoiu",
            "Samuel S. H. Ng",
            "Jonathan A. Fan",
            "Konrad Walus"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Robust automated design tools are crucial for the proliferation of any\ncomputing technology. We introduce the first automated design tool for the\nsilicon dangling bond quantum dot computing technology, which is an extremely\nversatile and flexible single-atom computing circuitry framework. The automated\ndesigner is capable of navigating the complex, hyperdimensional design spaces\nof arbitrarily sized design areas and truth tables by employing a tabula rasa\ndouble-deep Q-learning reinforcement learning algorithm. Robust policy\nconvergence is demonstrated for a wide range of two-input, one-output logic\ncircuits and a two-input, two-output half-adder, designed with an order of\nmagnitude fewer SiDBs in several orders of magnitude less time than the only\nother half-adder demonstrated in the literature. We anticipate that\nreinforcement learning-based automated design tools will accelerate the\ndevelopment of the SiDB quantum dot computing technology, leading to its\neventual adoption in specialized computing hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.06288v1"
    },
    {
        "title": "Efficient Deep Neural Network Accelerator Using Controlled Ferroelectric\n  Domain Dynamics",
        "authors": [
            "Sayani Majumdar"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The current work reports an efficient deep neural network (DNN) accelerator\nwhere synaptic weight elements are controlled by ferroelectric domain dynamics.\nAn integrated device-to-algorithm framework for benchmarking novel synaptic\ndevices is used. In P(VDF-TrFE) based ferroelectric tunnel junctions, analog\nconductance states are measured using a custom pulsing protocol and associated\ncustom circuits and array architectures for DNN training is simulated. Our\nresults show precise control of polarization switching dynamics in\nmulti-domain, polycrystalline ferroelectric thin films can produce considerable\nweight update linearity in metal-ferroelectric-semiconductor (MFS) tunnel\njunctions. Ultrafast switching and low junction current in these devices offer\nextremely energy efficient operation. Through an integrated platform of\nhardware development, characterization and modelling, we predict the available\nconductance range where linearity is expected under identical potentiating and\ndepressing pulses for efficient DNN training and inference tasks. As an\nexample, an analog crossbar based DNN accelerator with MFS junctions as\nsynaptic weight elements showed ~ 93% training accuracy on large MNIST\nhandwritten digit dataset while for cropped images, a 95% accuracy is achieved.\nOne observed challenge is rather limited dynamic conductance range while\noperating under identical potentiating and depressing pulses below 1V.\nInvestigation is underway for improving the dynamic conductance range without\nlosing the weight update linearity.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.06386v4"
    },
    {
        "title": "Supplementation of deep neural networks with simplified physics-based\n  features to increase model prediction accuracy",
        "authors": [
            "Nicholus R. Clinkinbeard",
            "Nicole N. Hashemi"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  To improve predictive models for STEM applications, supplemental\nphysics-based features computed from input parameters are introduced into\nsingle and multiple layers of a deep neural network (DNN). While many studies\nfocus on informing DNNs with physics through differential equations or\nnumerical simulation, much may be gained through integration of simplified\nrelationships. To evaluate this hypothesis, a number of thin rectangular plates\nsimply-supported on all edges are simulated for five materials. With plate\ndimensions and material properties as input features and fundamental natural\nfrequency as the sole output, predictive performance of a purely data-driven\nDNN-based model is compared with models using additional inputs computed from\nsimplified physical relationships among baseline parameters, namely plate\nweight, modulus of rigidity, and shear modulus. To better understand the\nbenefit to model accuracy, these additional features are injected into various\nsingle and multiple DNN layers, and trained with four different dataset sizes.\nWhen these physics-enhanced models are evaluated against independent data of\nthe same materials and similar dimensions to the training sets, supplementation\nwith simplified physics-based parameters provides little reduction in\nprediction error over the baseline for models trained with dataset sizes of 60\nand greater, although small improvement from 19.3% to 16.1% occurs when trained\nwith a sparse size of 30. Conversely, notable accuracy gains occur when the\nindependent test data is of material and dimensions not conforming to the\ntraining set. Specifically, when physics-enhanced data is injected into\nmultiple DNN layers, reductions in error from 33.2% to 19.6%, 34.9% to 19.9%,\n35.8% to 22.4%, and 43.0% to 28.4% are achieved for training dataset sizes of\n261, 117, 60, and 30, respectively, demonstrating attainment of a degree of\ngeneralizability.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.06764v1"
    },
    {
        "title": "Hardware-algorithm collaborative computing with photonic spiking neuron\n  chip based on integrated Fabry-PÃ©rot laser with saturable absorber",
        "authors": [
            "Shuiying Xiang",
            "Yuechun Shi",
            "Xingxing Guo",
            "Yahui Zhang",
            "Hongji Wang",
            "Dianzhuang Zheng",
            "Ziwei Song",
            "Yanan Han",
            "Shuang Gao",
            "Shihao Zhao",
            "Biling Gu",
            "Hailing Wang",
            "Xiaojun Zhu",
            "Lianping Hou",
            "Xiangfei Chen",
            "Wanhua Zheng",
            "Xiaohua Ma",
            "Yue Hao"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Photonic neuromorphic computing has emerged as a promising avenue toward\nbuilding a low-latency and energy-efficient non-von-Neuman computing system.\nPhotonic spiking neural network (PSNN) exploits brain-like spatiotemporal\nprocessing to realize high-performance neuromorphic computing. However, the\nnonlinear computation of PSNN remains a significant challenging. Here, we\nproposed and fabricated a photonic spiking neuron chip based on an integrated\nFabry-P\\'erot laser with a saturable absorber (FP-SA) for the first time. The\nnonlinear neuron-like dynamics including temporal integration, threshold and\nspike generation, refractory period, and cascadability were experimentally\ndemonstrated, which offers an indispensable fundamental building block to\nconstruct the PSNN hardware. Furthermore, we proposed time-multiplexed spike\nencoding to realize functional PSNN far beyond the hardware integration scale\nlimit. PSNNs with single/cascaded photonic spiking neurons were experimentally\ndemonstrated to realize hardware-algorithm collaborative computing, showing\ncapability in performing classification tasks with supervised learning\nalgorithm, which paves the way for multi-layer PSNN for solving complex tasks.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.08362v1"
    },
    {
        "title": "Evolving Programmable Computational Metamaterials",
        "authors": [
            "Atoosa Parsa",
            "Dong Wang",
            "Corey S. O'Hern",
            "Mark D. Shattuck",
            "Rebecca Kramer-Bottiglio",
            "Josh Bongard"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Granular metamaterials are a promising choice for the realization of\nmechanical computing devices. As preliminary evidence of this, we demonstrate\nhere how to embed Boolean logic gates (AND and XOR) into a granular\nmetamaterial by evolving where particular grains are placed in the material.\nOur results confirm the existence of gradients of increasing \"AND-ness\" and\n\"XOR-ness\" within the space of possible materials that can be followed by\nevolutionary search. We measure the computational functionality of a material\nby probing how it transforms bits encoded as vibrations with zero or non-zero\namplitude. We compared the evolution of materials built from mass-contrasting\nparticles and materials built from stiffness-contrasting particles, and found\nthat the latter were more evolvable. We believe this work may pave the way\ntoward evolutionary design of increasingly sophisticated, programmable, and\ncomputationally dense metamaterials with certain advantages over more\ntraditional computational substrates.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.08651v2"
    },
    {
        "title": "Characterization and Optimization of Integrated Silicon-Photonic Neural\n  Networks under Fabrication-Process Variations",
        "authors": [
            "Asif Mirza",
            "Amin Shafiee",
            "Sanmitra Banerjee",
            "Krishnendu Chakrabarty",
            "Sudeep Pasricha",
            "Mahdi Nikdast"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Silicon-photonic neural networks (SPNNs) have emerged as promising successors\nto electronic artificial intelligence (AI) accelerators by offering orders of\nmagnitude lower latency and higher energy efficiency. Nevertheless, the\nunderlying silicon photonic devices in SPNNs are sensitive to inevitable\nfabrication-process variations (FPVs) stemming from optical lithography\nimperfections. Consequently, the inferencing accuracy in an SPNN can be highly\nimpacted by FPVs -- e.g., can drop to below 10% -- the impact of which is yet\nto be fully studied. In this paper, we, for the first time, model and explore\nthe impact of FPVs in the waveguide width and silicon-on-insulator (SOI)\nthickness in coherent SPNNs that use Mach-Zehnder Interferometers (MZIs).\nLeveraging such models, we propose a novel variation-aware, design-time\noptimization solution to improve MZI tolerance to different FPVs in SPNNs.\nSimulation results for two example SPNNs of different scales under realistic\nand correlated FPVs indicate that the optimized MZIs can improve the\ninferencing accuracy by up to 93.95% for the MNIST handwritten digit dataset --\nconsidered as an example in this paper -- which corresponds to a <0.5% accuracy\nloss compared to the variation-free case. The proposed one-time optimization\nmethod imposes low area overhead, and hence is applicable even to\nresource-constrained designs\n",
        "pdf_link": "http://arxiv.org/pdf/2204.09153v1"
    },
    {
        "title": "MRAM-based Analog Sigmoid Function for In-memory Computing",
        "authors": [
            "Md Hasibul Amin",
            "Mohammed Elbtity",
            "Mohammadreza Mohammadi",
            "Ramtin Zand"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  We propose an analog implementation of the transcendental activation function\nleveraging two spin-orbit torque magnetoresistive random-access memory\n(SOT-MRAM) devices and a CMOS inverter. The proposed analog neuron circuit\nconsumes 1.8-27x less power, and occupies 2.5-4931x smaller area, compared to\nthe state-of-the-art analog and digital implementations. Moreover, the\ndeveloped neuron can be readily integrated with memristive crossbars without\nrequiring any intermediate signal conversion units. The architecture-level\nanalyses show that a fully-analog in-memory computing (IMC) circuit that use\nour SOT-MRAM neuron along with an SOT-MRAM based crossbar can achieve more than\n1.1x, 12x, and 13.3x reduction in power, latency, and energy, respectively,\ncompared to a mixed-signal implementation with analog memristive crossbars and\ndigital neurons. Finally, through cross-layer analyses, we provide a guide on\nhow varying the device-level parameters in our neuron can affect the accuracy\nof multilayer perceptron (MLP) for MNIST classification.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.09918v1"
    },
    {
        "title": "Pattern recognition with neuromorphic computing using magnetic-field\n  induced dynamics of skyrmions",
        "authors": [
            "Tomoyuki Yokouchi",
            "Satoshi Sugimoto",
            "Bivas Rana",
            "Shinichiro Seki",
            "Naoki Ogawa",
            "Yuki Shiomi",
            "Shinya Kasai",
            "Yoshichika Otani"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Nonlinear phenomena in physical systems can be used for brain-inspired\ncomputing with low energy consumption. Response from the dynamics of a\ntopological spin structure called skyrmion is one of the candidates for such a\nneuromorphic computing. However, its ability has not been well explored\nexperimentally. Here, we experimentally demonstrate neuromorphic computing\nusing nonlinear response originating from magnetic-field induced dynamics of\nskyrmions. We designed a simple-structured skyrmion-based neuromorphic device\nand succeeded in handwritten digit recognition with the accuracy as large as\n94.7 % and waveform recognition. Notably, there exists a positive correlation\nbetween the recognition accuracy and the number of skyrmions in the devices.\nThe large degree of freedoms of skyrmion systems, such as the position and the\nsize, originate the more complex nonlinear mapping and the larger output\ndimension, and thus high accuracy. Our results provide a guideline for\ndeveloping energy-saving and high-performance skyrmion neuromorphic computing\ndevices.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.13260v1"
    },
    {
        "title": "FPIRM: Floating-point Processing in Racetrack Memories",
        "authors": [
            "SÃ©bastien Ollivier",
            "Xinyi Zhang",
            "Yue Tang",
            "Chayanika Choudhuri",
            "Jingtong Hu",
            "Alex K. Jones"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Convolutional neural networks (CNN) have become a ubiquitous algorithm with\ngrowing applications in mobile and edge settings. We describe a\ncompute-in-memory (CIM) technique called FPIRM using Racetrack Memory (RM) to\naccelerate CNNs for edge systems. Using transverse read, a technique that can\ndetermine the number of '1's multiple adjacent domains, FPIRM can efficiently\nimplement multi-operand bulk-bitwise and addition computations, and two-operand\nmultiplication. We discuss how FPIRM can implement both variable precision\ninteger and floating point arithmetic. This allows both CNN inference and\non-device training without expensive data movement to the cloud. Based on these\nfunctions we demonstrate implementation of several CNNs with back propagation\nusing RM CIM and compare these to state-of-the-art implementations of CIM\ninference and training in Field-Programmable Gate Arrays. During training FPIRM\nimproves by 2$\\times$ the efficiency, by reducing the energy consumption by at\nleast 27% and increasing the throughput by at least 18% against FPGA.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.13788v2"
    },
    {
        "title": "DNA Pre-alignment Filter using Processing Near Racetrack Memory",
        "authors": [
            "Fazal Hameed",
            "Asif Ali Khan",
            "Sebastien Ollivier",
            "Alex K. Jones",
            "Jeronimo Castrillon"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Recent DNA pre-alignment filter designs employ DRAM for storing the reference\ngenome and its associated meta-data. However, DRAM incurs increasingly high\nenergy consumption background and refresh energy as devices scale. To overcome\nthis problem, this paper explores a design with racetrack memory (RTM)--an\nemerging non-volatile memory that promises higher storage density, faster\naccess latency, and lower energy consumption. Multi-bit storage cells in RTM\nare inherently sequential and thus require data placement strategies to\nmitigate the performance and energy impacts of shifting during data accesses.\nWe propose a near-memory pre-alignment filter with a novel data mapping and\nseveral shift reduction strategies designed explicitly for RTM. On a set of\nfour input genomes from the 1000 Genome Project, our approach improves\nperformance and energy efficiency by 68% and 52%, respectively, compared to the\nstate of the art proposed DRAM-based architecture.\n",
        "pdf_link": "http://arxiv.org/pdf/2205.02046v1"
    },
    {
        "title": "Implementation and Empirical Evaluation of a Quantum Machine Learning\n  Pipeline for Local Classification",
        "authors": [
            "Enrico Zardini",
            "Enrico Blanzieri",
            "Davide Pastorello"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  In the current era, quantum resources are extremely limited, and this makes\ndifficult the usage of quantum machine learning (QML) models. Concerning the\nsupervised tasks, a viable approach is the introduction of a quantum locality\ntechnique, which allows the models to focus only on the neighborhood of the\nconsidered element. A well-known locality technique is the k-nearest neighbors\n(k-NN) algorithm, of which several quantum variants have been proposed.\nNevertheless, they have not been employed yet as a preliminary step of other\nQML models, whereas the classical counterpart has already proven successful. In\nthis paper, we present (i) an implementation in Python of a QML pipeline for\nlocal classification, and (ii) its extensive empirical evaluation.\nSpecifically, the quantum pipeline, developed using Qiskit, consists of a\nquantum k-NN and a quantum binary classifier. The results have shown the\nquantum pipeline's equivalence (in terms of accuracy) to its classical\ncounterpart in the ideal case, the validity of locality's application to the\nQML realm, but also the strong sensitivity of the chosen quantum k-NN to\nprobability fluctuations and the better performance of classical baseline\nmethods like the random forest.\n",
        "pdf_link": "http://arxiv.org/pdf/2205.05333v1"
    },
    {
        "title": "Tutorial: Analog Matrix Computing (AMC) with Crosspoint Resistive Memory\n  Arrays",
        "authors": [
            "Zhong Sun",
            "Daniele Ielmini"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Matrix computation is ubiquitous in modern scientific and engineering fields.\nDue to the high computational complexity in conventional digital computers,\nmatrix computation represents a heavy workload in many data-intensive\napplications, e.g., machine learning, scientific computing, and wireless\ncommunications. For fast, efficient matrix computations, analog computing with\nresistive memory arrays has been proven to be a promising solution. In this\nTutorial, we present analog matrix computing (AMC) circuits based on crosspoint\nresistive memory arrays. AMC circuits are able to carry out basic matrix\ncomputations, including matrix multiplication, matrix inversion, pseudoinverse\nand eigenvector computation, all with one single operation. We describe the\nmain design principles of the AMC circuits, such as local/global or\nnegative/positive feedback configurations, with/without external inputs.\nMapping strategies for matrices containing negative values will be presented.\nThe underlying requirements for circuit stability will be described via the\ntransfer function analysis, which also defines time complexity of the circuits\ntowards steady-state results. Lastly, typical applications, challenges, and\nfuture trends of AMC circuits will be discussed.\n",
        "pdf_link": "http://arxiv.org/pdf/2205.05853v1"
    },
    {
        "title": "Massively Scalable Wavelength Diverse Integrated Photonic Linear Neuron",
        "authors": [
            "Matthew van Niekerk",
            "Anthony Rizzo",
            "Hector Rubio Rivera",
            "Gerald Leake",
            "Daniel Coleman",
            "Christopher Tison",
            "Michael Fanto",
            "Keren Bergman",
            "Stefan Preble"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  As computing resource demands continue to escalate in the face of big data,\ncloud-connectivity and the internet of things, it has become imperative to\ndevelop new low-power, scalable architectures. Neuromorphic photonics, or\nphotonic neural networks, have become a feasible solution for the physical\nimplementation of efficient algorithms directly on-chip. This application is\nprimarily due to the linear nature of light and the scalability of silicon\nphotonics, specifically leveraging the wide-scale complementary\nmetal-oxide-semiconductor (CMOS) manufacturing infrastructure used to fabricate\nmicroelectronics chips. Current neuromorphic photonic implementations stem from\ntwo paradigms: wavelength coherent and incoherent. Here, we introduce a novel\narchitecture that supports coherent and incoherent operation to increase the\ncapability and capacity of photonic neural networks with a dramatic reduction\nin footprint compared to previous demonstrations. As a proof-of-principle, we\nexperimentally demonstrate simple addition and subtraction operations on a\nfoundry-fabricated silicon photonic chip. Additionally, we experimentally\nvalidate an on-chip network to predict the logical 2-bit gates AND, OR, and XOR\nto accuracies of $96.8\\%, 99\\%,$ and $98.5\\%$, respectively. This architecture\nis compatible with highly wavelength parallel sources, enabling massively\nscalable photonic neural networks.\n",
        "pdf_link": "http://arxiv.org/pdf/2205.06180v2"
    },
    {
        "title": "A BenchCouncil View on Benchmarking Emerging and Future Computing",
        "authors": [
            "Jianfeng Zhan"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The measurable properties of the artifacts or objects in the computer,\nmanagement, or finance disciplines are extrinsic, not inherent -- dependent on\ntheir problem definitions and solution instantiations. Only after the\ninstantiation can the solutions to the problem be measured. The processes of\ndefinition, instantiation, and measurement are entangled, and they have complex\nmutual influences. Meanwhile, the technology inertia brings instantiation bias\n-- trapped into a subspace or even a point at a high-dimension solution space.\nThese daunting challenges, which emerging computing aggravates, make metrology\ncan not work for benchmark communities. It is pressing to establish independent\nbenchmark science and engineering.\n  This article presents a unifying benchmark definition, a conceptual\nframework, and a traceable and supervised learning-based benchmarking\nmethodology, laying the foundation for benchmark science and engineering. I\nalso discuss BenchCouncil's plans for emerging and future computing. The\nongoing projects include defining the challenges of intelligence, instinct,\nquantum computers, Metaverse, planet-scale computers, and reformulating data\ncenters, artificial intelligence for science, and CPU benchmark suites. Also,\nBenchCouncil will collaborate with ComputerCouncil on open-source computer\nsystems for planet-scale computing, AI for science systems, and Metaverse.\n",
        "pdf_link": "http://arxiv.org/pdf/2205.07769v1"
    },
    {
        "title": "Addressable Superconductor Integrated Circuit Memory from Delay Lines",
        "authors": [
            "Jennifer Volk",
            "Alex Wynn",
            "Timothy Sherwood",
            "Georgios Tzimpragos"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Recent advances in logic schemes and fabrication processes have renewed\ninterest in using superconductor electronics for energy-efficient computing and\nquantum control processors. However, scalable superconducting memory still\nposes a challenge. To address this issue, we present an alternative to\napproaches that solely emphasize storage cell miniaturization by exploiting the\nminimal attenuation and dispersion properties of superconducting passive\ntransmission lines to develop a delay-line memory system. This fully\nsuperconducting design operates at speeds between 20 GHz and 100 GHz, with\n$\\pm$24\\% and $\\pm$13\\% bias margins, respectively, and demonstrates data\ndensities in the 10s of Mbit/cm$^2$ with the MIT Lincoln Laboratory SC2\nfabrication process. Additionally, the circulating nature of this design allows\nfor minimal control circuitry, eliminates the need for data splitting and\nmerging, and enables inexpensive implementations of sequential access and\ncontent-addressable memories. Further advances in fabrication processes suggest\ndata densities of 100s of Mbit/cm$^2$ and beyond\n",
        "pdf_link": "http://arxiv.org/pdf/2205.08016v3"
    },
    {
        "title": "Smart Material Implication Using Spin-Transfer Torque Magnetic Tunnel\n  Junctions for Logic-in-Memory Computing",
        "authors": [
            "Raffaele De Rose",
            "Tommaso Zanotti",
            "Francesco Maria Puglisi",
            "Felice Crupi",
            "Paolo Pavan",
            "Marco Lanuzza"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Smart material implication (SIMPLY) logic has been recently proposed for the\ndesign of energy-efficient Logic-in-Memory (LIM) architectures based on\nnon-volatile resistive memory devices. The SIMPLY logic is enabled by adding a\ncomparator to the conventional IMPLY scheme. This allows performing a\npreliminary READ operation and hence the SET operation only in the case it is\nactually required. This work explores the SIMPLY logic scheme using nanoscale\nspin-transfer torque magnetic tunnel junction (STT-MTJ) devices. The\nperformance of the STT-MTJ based SIMPLY architecture is analyzed by varying the\nload resistor and applied voltages to implement both READ and SET operations,\nwhile also investigating the effect of temperature on circuit operation.\nObtained results show an existing tradeoff between error rate and energy\nconsumption, which can be effectively managed by properly setting the values of\nload resistor and applied voltages. In addition, our analysis proves that\ntracking the temperature dependence of the MTJ properties through a\nproportional to absolute temperature (PTAT) reference voltage at the input of\nthe comparator is beneficial to mitigate the reliability degradation under\ntemperature variations.\n",
        "pdf_link": "http://arxiv.org/pdf/2205.09388v1"
    },
    {
        "title": "A Hybrid Josephson Transmission Line and Passive Transmission Line\n  Routing Framework for Single Flux Quantum Logic",
        "authors": [
            "Shucheng Yang",
            "Xiaoping Gao",
            "Ruoting Yang",
            "Jie Ren",
            "Zhen Wang"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The Single Flux Quantum (SFQ) logic family is a novel digital logic as it\nprovides ultra-fast and energy-efficient circuits. For large-scale SFQ circuit\ndesign, specialized electronic design automation (EDA) tools are required due\nto the differences in logic type, timing constraints and circuit architecture,\nin contrast to the CMOS logic. In order to improve the overall performance of\nan SFQ circuit, an efficient routing algorithm should be applied during the\nlayout design to perform accurate timing adjustment for fixing hold violations\nand optimizing critical paths. Thus, a hybrid Josephson transmission line and\npassive transmission line routing framework is proposed. It consists of four\nmain modules and an exploration of the potential timing performance based on\nthe given layout placement. The proposed routing tool is demonstrated on seven\ntestbench circuits. The obtained results demonstrate that the operating\nfrequency is greatly improved, and all the hold violations are eliminated for\neach circuit.\n",
        "pdf_link": "http://arxiv.org/pdf/2205.13707v1"
    },
    {
        "title": "Scalable almost-linear dynamical Ising machines",
        "authors": [
            "Aditya Shukla",
            "Mikhail Erementchouk",
            "Pinaki Mazumder"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The past decade has seen the emergence of Ising machines targeting hard\ncombinatorial optimization problems by minimizing the Ising Hamiltonian with\nspins represented by continuous dynamical variables. However, capabilities of\nthese machines at larger scales are yet to be fully explored. We investigate an\nIsing machine based on a network of almost-linearly coupled analog spins. We\nshow that such networks leverage the computational resource similar to that of\nthe semidefinite positive relaxation of the Ising model. We estimate the\nexpected performance of the almost-linear machine and benchmark it on a set of\n{0,1}-weighted graphs. We show that the running time of the investigated\nmachine scales polynomially (linearly with the number of edges in the\nconnectivity graph). As an example of the physical realization of the machine,\nwe present a CMOS-compatible implementation comprising an array of vertices\nefficiently storing the continuous spins on charged capacitors and\ncommunicating externally via analog current.\n",
        "pdf_link": "http://arxiv.org/pdf/2205.14760v1"
    },
    {
        "title": "Intelligent optoelectronic processor for orbital angular momentum\n  spectrum measurement",
        "authors": [
            "Hao Wang",
            "Ziyu Zhan",
            "Futai Hu",
            "Yuan Meng",
            "Zeqi Liu",
            "Xing Fu",
            "Qiang Liu"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Orbital angular momentum (OAM) detection underpins almost all aspects of\nvortex beams' advances such as communication and quantum analogy. Conventional\nschemes are frustrated by low speed, complicated system, limited detection\nrange. Here, we devise an intelligent processor composed of photonic and\nelectronic neurons for OAM spectrum measurement in a fast, accurate and direct\nmanner. Specifically, optical layers extract invisible topological charge\ninformation from incoming light and a shallow electronic layer predicts the\nexact spectrum. The integration of optical-computing promises us a compact\nsingle-shot system with high speed and energy efficiency, neither necessitating\nreference wave nor repetitive steps. Importantly, our processor is endowed with\nsalient generalization ability and robustness against diverse structured light\nand adverse effects. We further raise a universal model interpretation paradigm\nto reveal the underlying physical mechanisms in the hybrid processor, as\ndistinct from conventional 'black-box' networks. Such interpretation algorithm\ncan improve the detection efficiency. We also complete the theory of\noptoelectronic network enabling its efficient training. This work not only\ncontributes to the explorations on OAM physics and applications, and also\nbroadly inspires the advanced links between intelligent computing and physical\neffects.\n",
        "pdf_link": "http://arxiv.org/pdf/2205.15045v2"
    },
    {
        "title": "QMLP: An Error-Tolerant Nonlinear Quantum MLP Architecture using\n  Parameterized Two-Qubit Gates",
        "authors": [
            "Cheng Chu",
            "Nai-Hui Chia",
            "Lei Jiang",
            "Fan Chen"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Despite potential quantum supremacy, state-of-the-art quantum neural networks\n(QNNs) suffer from low inference accuracy. First, the current Noisy\nIntermediate-Scale Quantum (NISQ) devices with high error rates of 0.001 to\n0.01 significantly degrade the accuracy of a QNN. Second, although recently\nproposed Re-Uploading Units (RUUs) introduce some non-linearity into the QNN\ncircuits, the theory behind it is not fully understood. Furthermore, previous\nRUUs that repeatedly upload original data can only provide marginal accuracy\nimprovements. Third, current QNN circuit ansatz uses fixed two-qubit gates to\nenforce maximum entanglement capability, making task-specific entanglement\ntuning impossible, resulting in poor overall performance. In this paper, we\npropose a Quantum Multilayer Perceptron (QMLP) architecture featured by\nerror-tolerant input embedding, rich nonlinearity, and enhanced variational\ncircuit ansatz with parameterized two-qubit entangling gates. Compared to prior\narts, QMLP increases the inference accuracy on the 10-class MNIST dataset by\n10% with 2 times fewer quantum gates and 3 times reduced parameters. Our source\ncode is available and can be found in [1]\n",
        "pdf_link": "http://arxiv.org/pdf/2206.01345v1"
    },
    {
        "title": "Distribution of Quantum Circuits Over General Quantum Networks",
        "authors": [
            "Ranjani G Sundaram",
            "Himanshu Gupta",
            "C. R. Ramakrishnan"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Near-term quantum computers can hold only a small number of qubits. One way\nto facilitate large-scale quantum computations is through a distributed network\nof quantum computers. In this work, we consider the problem of distributing\nquantum programs represented as quantum circuits across a quantum network of\nheterogeneous quantum computers, in a way that minimizes the overall\ncommunication cost required to execute the distributed circuit. We consider two\nways of communicating: cat-entanglement that creates linked copies of qubits\nacross pairs of computers, and teleportation. The heterogeneous computers\nimpose constraints on cat-entanglement and teleportation operations that can be\nchosen by an algorithm. We first focus on a special case that only allows\ncat-entanglements and not teleportations for communication. We provide a\ntwo-step heuristic for solving this specialized setting: (i) finding an\nassignment of qubits to computers using Tabu search, and (ii) using an\niterative greedy algorithm designed for a constrained version of the set cover\nproblem to determine cat-entanglement operations required to execute gates\nlocally.\n  For the general case, which allows both forms of communication, we propose\ntwo algorithms that subdivide the quantum circuit into several portions and\napply the heuristic for the specialized setting on each portion. Teleportations\nare then used to stitch together the solutions for each portion. Finally, we\nsimulate our algorithms on a wide range of randomly generated quantum networks\nand circuits, and study the properties of their results with respect to several\nvarying parameters.\n",
        "pdf_link": "http://arxiv.org/pdf/2206.06437v1"
    },
    {
        "title": "A Co-design view of Compute in-Memory with Non-Volatile Elements for\n  Neural Networks",
        "authors": [
            "Wilfried Haensch",
            "Anand Raghunathan",
            "Kaushik Roy",
            "Bhaswar Chakrabarti",
            "Charudatta M. Phatak",
            "Cheng Wang",
            "Supratik Guha"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Deep Learning neural networks are pervasive, but traditional computer\narchitectures are reaching the limits of being able to efficiently execute them\nfor the large workloads of today. They are limited by the von Neumann\nbottleneck: the high cost in energy and latency incurred in moving data between\nmemory and the compute engine. Today, special CMOS designs address this\nbottleneck. The next generation of computing hardware will need to eliminate or\ndramatically mitigate this bottleneck. We discuss how compute-in-memory can\nplay an important part in this development. Here, a non-volatile memory based\ncross-bar architecture forms the heart of an engine that uses an analog process\nto parallelize the matrix vector multiplication operation, repeatedly used in\nall neural network workloads. The cross-bar architecture, at times referred to\nas a neuromorphic approach, can be a key hardware element in future computing\nmachines. In the first part of this review we take a co-design view of the\ndesign constraints and the demands it places on the new materials and memory\ndevices that anchor the cross-bar architecture. In the second part, we review\nwhat is knows about the different new non-volatile memory materials and devices\nsuited for compute in-memory, and discuss the outlook and challenges.\n",
        "pdf_link": "http://arxiv.org/pdf/2206.08735v1"
    },
    {
        "title": "Quantum gene regulatory networks",
        "authors": [
            "Cristhian Roman-Vicharra",
            "James J. Cai"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  In this work, we present a quantum circuit model for inferring gene\nregulatory networks (GRNs). The model is based on the idea of using qubit-qubit\nentanglement to simulate interactions between genes. We provide preliminary\nresults that suggest our quantum GRN modeling method is competitive and\nwarrants further investigation. Specifically, we present the results derived\nfrom the single-cell transcriptomic data of human cell lines, focusing on genes\nin involving innate immunity regulation. We demonstrate that our quantum\ncircuit model can be used to predict the presence or absence of regulatory\ninteractions between genes and estimate the strength and direction of the\ninteractions, setting the stage for further investigations on how quantum\ncomputing finds applications in data-driven life sciences and, more\nimportantly, to invite exploration of quantum algorithm design that takes\nadvantage of the single-cell data. The application of quantum computing on\nsingle-cell transcriptomic data likewise contributes to a novel understanding\nof GRNs, given that the relationship between fully interconnected genes can be\napproached more effectively by quantum modeling than by statistical\ncorrelations.\n",
        "pdf_link": "http://arxiv.org/pdf/2206.15362v2"
    },
    {
        "title": "ScaleQC: A Scalable Framework for Hybrid Computation on Quantum and\n  Classical Processors",
        "authors": [
            "Wei Tang",
            "Margaret Martonosi"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Quantum processing unit (QPU) has to satisfy highly demanding quantity and\nquality requirements on its qubits to produce accurate results for problems at\nuseful scales. Furthermore, classical simulations of quantum circuits generally\ndo not scale. Instead, quantum circuit cutting techniques cut and distribute a\nlarge quantum circuit into multiple smaller subcircuits feasible for less\npowerful QPUs. However, the classical post-processing incurred from the cutting\nintroduces runtime and memory bottlenecks. Our tool, called ScaleQC, addresses\nthe bottlenecks by developing novel algorithmic techniques including (1) a\nquantum states merging framework that quickly locates the solution states of\nlarge quantum circuits; (2) an automatic solver that cuts complex quantum\ncircuits to fit on less powerful QPUs; and (3) a tensor network based\npost-processing that minimizes the classical overhead. Our experiments\ndemonstrate both QPU requirement advantages over the purely quantum platforms,\nand runtime advantages over the purely classical platforms for benchmarks up to\n1000 qubits.\n",
        "pdf_link": "http://arxiv.org/pdf/2207.00933v1"
    },
    {
        "title": "Netcast: Low-Power Edge Computing with WDM-defined Optical Neural\n  Networks",
        "authors": [
            "Ryan Hamerly",
            "Alexander Sludds",
            "Saumil Bandyopadhyay",
            "Zaijun Chen",
            "Zhizhen Zhong",
            "Liane Bernstein",
            "Dirk Englund"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  This paper analyzes the performance and energy efficiency of Netcast, a\nrecently proposed optical neural-network architecture designed for edge\ncomputing. Netcast performs deep neural network inference by dividing the\ncomputational task into two steps, which are split between the server and\n(edge) client: (1) the server employs a wavelength-multiplexed modulator array\nto encode the network's weights onto an optical signal in an analog\ntime-frequency basis, and (2) the client obtains the desired matrix-vector\nproduct through modulation and time-integrated detection. The simultaneous use\nof wavelength multiplexing, broadband modulation, and integration detection\nallows large neural networks to be run at the client by effectively pushing the\nenergy and memory requirements back to the server. The performance and energy\nefficiency are fundamentally limited by crosstalk and detector noise,\nrespectively. We derive analytic expressions for these limits and perform\nnumerical simulations to verify these bounds.\n",
        "pdf_link": "http://arxiv.org/pdf/2207.01777v1"
    },
    {
        "title": "Edge-Of-Chaos Learning Achieved by Ion-Electron Coupled Dynamics in an\n  Ion-Gating Reservoir",
        "authors": [
            "Daiki Nishioka",
            "Takashi Tsuchiya",
            "Wataru Namiki",
            "Makoto Takayanagi",
            "Masataka Imura",
            "Yasuo Koide",
            "Tohru Higuchi",
            "Kazuya Terabe"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Physical reservoir computing has recently been attracting attention for its\nability to significantly reduce the computational resources required to process\ntime-series data. However, the physical reservoirs that have been reported to\ndate have had insufficient expression power, and most of them have a large\nvolume, which makes their practical application difficult. Herein we describe\nthe development of a Li+-electrolyte based ion-gating reservoir (IGR), with\nion-electron coupled dynamics, for use in high performance physical reservoir\ncomputing. A variety of synaptic responses were obtained in response to past\nexperience, which responses were stored as transient charge density patterns in\nan electric double layer, at the Li+-electrolyte/diamond interface.\nPerformance, which was tested using a nonlinear autoregressive moving-average\n(NARMA) task, was found to be excellent, with a NMSE of 0.023 for NARMA2, which\nis the highest for any physical reservoir reported to date. The maximum\nLyapunov exponent of the IGR was 0.0083: the edge of chaos state enabling the\nbest computational capacity. The IGR described herein opens the way for\nhigh-performance and integrated neural network devices.\n",
        "pdf_link": "http://arxiv.org/pdf/2207.02573v1"
    },
    {
        "title": "Experimental Demonstration of High-Performance Physical Reservoir\n  Computing with Nonlinear Interfered Spin Wave Multi-Detection",
        "authors": [
            "Wataru Namiki",
            "Daiki Nishioka",
            "Yu Yamaguchi",
            "Takashi Tsuchiya",
            "Tohru Higuchi",
            "Kazuya Terabe"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Physical reservoir computing, which is a promising method for the\nimplementation of highly efficient artificial intelligence devices, requires a\nphysical system with nonlinearity, fading memory, and the ability to map in\nhigh dimensions. Although it is expected that spin wave interference can\nperform as highly efficient reservoir computing in some micromagnetic\nsimulations, there has been no experimental verification to date. Herein, we\ndemonstrate reservoir computing that utilizes multidetected nonlinear spin wave\ninterference in an yttrium iron garnet single crystal. The subject computing\nsystem achieved excellent performance when used for hand-written digit\nrecognition, second-order nonlinear dynamical tasks, and nonlinear\nautoregressive moving average (NARMA). It is of particular note that normalized\nmean square errors (NMSEs) for NARMA2 and second-order nonlinear dynamical\ntasks were 1.81x10-2 and 8.37x10-5, respectively, which are the lowest figures\nfor any experimental physical reservoir so far reported. Said high performance\nwas achieved with higher nonlinearity and the large memory capacity of\ninterfered spin wave multi-detection.\n",
        "pdf_link": "http://arxiv.org/pdf/2207.03216v1"
    },
    {
        "title": "On-demand Photonic Ising Machine with Simplified Hamiltonian Calculation\n  by Phase encoding and Intensity Detection",
        "authors": [
            "Jiayi Ouyang",
            "Yuxuan Liao",
            "Zhiyao Ma",
            "Deyang Kong",
            "Xue Feng",
            "Xiang Zhang",
            "Xiaowen Dong",
            "Kaiyu Cui",
            "Fang Liu",
            "Wei Zhang",
            "Yidong Huang"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The photonic Ising machine is a new paradigm of optical computing that takes\nadvantage of the unique properties of light wave propagation, parallel\nprocessing, and low-loss transmission. Thus, the process of solving\ncombinatorial optimization problems can be accelerated through\nphotonic/optoelectronic devices, but implementing photonic Ising machines that\ncan solve arbitrary large-scale Ising problems with fast speed remains\nchallenging. In this work, we have proposed and demonstrated the Phase Encoding\nand Intensity Detection Ising Annealer (PEIDIA) capable of solving arbitrary\nIsing problems on demand. The PEIDIA employs the heuristic algorithm and\nrequires only one step of optical linear transformation with simplified\nHamiltonian calculation by encoding the Ising spins on the phase term of the\noptical field and performing intensity detection during the solving process. As\na proof of principle, several 20 and 30-spin Ising problems have been solved\nwith high ground state probability (>0.97/0.85 for the 20/30-spin Ising model).\n",
        "pdf_link": "http://arxiv.org/pdf/2207.05072v6"
    },
    {
        "title": "Deep Learning with Coherent VCSEL Neural Networks",
        "authors": [
            "Zaijun Chen",
            "Alexander Sludds",
            "Ronald Davis",
            "Ian Christen",
            "Liane Bernstein",
            "Tobias Heuser",
            "Niels Heermeier",
            "James A. Lott",
            "Stephan Reitzenstein",
            "Ryan Hamerly",
            "Dirk Englund"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Deep neural networks (DNNs) are reshaping the field of information\nprocessing. With their exponential growth challenging existing electronic\nhardware, optical neural networks (ONNs) are emerging to process DNN tasks in\nthe optical domain with high clock rates, parallelism and low-loss data\ntransmission. However, to explore the potential of ONNs, it is necessary to\ninvestigate the full-system performance incorporating the major DNN elements,\nincluding matrix algebra and nonlinear activation. Existing challenges to ONNs\nare high energy consumption due to low electro-optic (EO) conversion\nefficiency, low compute density due to large device footprint and channel\ncrosstalk, and long latency due to the lack of inline nonlinearity. Here we\nexperimentally demonstrate an ONN system that simultaneously overcomes all\nthese challenges. We exploit neuron encoding with volume-manufactured\nmicron-scale vertical-cavity surface-emitting laser (VCSEL) transmitter arrays\nthat exhibit high EO conversion (<5 attojoule/symbol with $V_\\pi$=4 mV), high\noperation bandwidth (up to 25 GS/s), and compact footprint (<0.01 mm$^2$ per\ndevice). Photoelectric multiplication allows low-energy matrix operations at\nthe shot-noise quantum limit. Homodyne detection-based nonlinearity enables\nnonlinear activation with instantaneous response. The full-system energy\nefficiency and compute density reach 7 femtojoules per operation (fJ/OP) and 25\nTeraOP/(mm$^2\\cdot$ s), both representing a >100-fold improvement over\nstate-of-the-art digital computers, with substantially several more orders of\nmagnitude for future improvement. Beyond neural network inference, its feature\nof rapid weight updating is crucial for training deep learning models. Our\ntechnique opens an avenue to large-scale optoelectronic processors to\naccelerate machine learning tasks from data centers to decentralized edge\ndevices.\n",
        "pdf_link": "http://arxiv.org/pdf/2207.05329v1"
    },
    {
        "title": "Case study on quantum convolutional neural network scalability",
        "authors": [
            "Marina O. Lisnichenko",
            "Stanislav I. Protasov"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  One of the crucial tasks in computer science is the processing time reduction\nof various data types, i.e., images, which is important for different fields --\nfrom medicine and logistics to virtual shopping. Compared to classical\ncomputers, quantum computers are capable of parallel data processing, which\nreduces the data processing time. This quality of quantum computers inspired\nintensive research of the potential of quantum technologies applicability to\nreal-life tasks. Some progress has already revealed on a smaller volumes of the\ninput data. In this research effort, I aimed to increase the amount of input\ndata (I used images from 2 x 2 to 8 x 8), while reducing the processing time,\nby way of skipping intermediate measurement steps. The hypothesis was that, for\nincreased input data, the omitting of intermediate measurement steps after each\nquantum convolution layer will improve output metric results and accelerate\ndata processing. To test the hypothesis, I performed experiments to chose the\nbest activation function and its derivative in each network. The hypothesis was\npartly confirmed in terms of output mean squared error (MSE) -- it dropped from\n0.25 in the result of classical convolutional neural network (CNN) training to\n0.23 in the result of quantum convolutional neural network (QCNN) training. In\nterms of the training time, however, which was 1.5 minutes for CNN and 4 hours\n37 minutes in the least lengthy training iteration, the hypothesis was\nrejected.\n",
        "pdf_link": "http://arxiv.org/pdf/2207.07160v1"
    },
    {
        "title": "A Multiscale Simulation Approach for Germanium-Hole-Based Quantum\n  Processor",
        "authors": [
            "Tong Wu",
            "Jing Guo"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  A multiscale simulation method is developed to model a quantum dot (QD) array\nof germanium (Ge) holes for quantum computing. Guided by three-dimensional\nnumerical quantum device simulations of QD structures, an analytical model of\nthe tunnel coupling between the neighboring hole QDs is obtained. Two-qubit\nentangling quantum gate operations and quantum circuit characteristics of the\nQD array processor are then modeled. Device analysis of two-qubit Ge hole\nquantum gates demonstrates faster gate speed, smaller process variability, and\nless stringent requirement of feature size, compared to its silicon\ncounterpart. The multiscale simulation method allows assessment of the quantum\nprocessor circuit performance from a bottom-up, physics-informed perspective.\nApplication of the simulation method to the Ge QD array processor indicates its\npromising potential for preparing high-fidelity ansatz states in quantum\nchemistry simulations.\n",
        "pdf_link": "http://arxiv.org/pdf/2207.11525v1"
    },
    {
        "title": "The Rise of Quantum Internet Computing",
        "authors": [
            "Seng W. Loke"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  This article highlights quantum Internet computing as referring to\ndistributed quantum computing over the quantum Internet, analogous to\n(classical) Internet computing involving (classical) distributed computing over\nthe (classical) Internet. Relevant to quantum Internet computing would be areas\nof study such as quantum protocols for distributed nodes using quantum\ninformation for computations, quantum cloud computing, delegated verifiable\nblind or private computing, non-local gates, and distributed quantum\napplications, over Internet-scale distances.\n",
        "pdf_link": "http://arxiv.org/pdf/2208.00733v1"
    },
    {
        "title": "iOCR: Informed Optical Character Recognition for Election Ballot Tallies",
        "authors": [
            "Kenneth U. Oyibo",
            "Jean D. Louis",
            "Juan E. Gilbert"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The purpose of this study is to explore the performance of Informed OCR or\niOCR. iOCR was developed with a spell correction algorithm to fix errors\nintroduced by conventional OCR for vote tabulation. The results found that the\niOCR system outperforms conventional OCR techniques.\n",
        "pdf_link": "http://arxiv.org/pdf/2208.00865v1"
    },
    {
        "title": "Single chip photonic deep neural network with accelerated training",
        "authors": [
            "Saumil Bandyopadhyay",
            "Alexander Sludds",
            "Stefan Krastanov",
            "Ryan Hamerly",
            "Nicholas Harris",
            "Darius Bunandar",
            "Matthew Streshinsky",
            "Michael Hochberg",
            "Dirk Englund"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  As deep neural networks (DNNs) revolutionize machine learning, energy\nconsumption and throughput are emerging as fundamental limitations of CMOS\nelectronics. This has motivated a search for new hardware architectures\noptimized for artificial intelligence, such as electronic systolic arrays,\nmemristor crossbar arrays, and optical accelerators. Optical systems can\nperform linear matrix operations at exceptionally high rate and efficiency,\nmotivating recent demonstrations of low latency linear algebra and optical\nenergy consumption below a photon per multiply-accumulate operation. However,\ndemonstrating systems that co-integrate both linear and nonlinear processing\nunits in a single chip remains a central challenge. Here we introduce such a\nsystem in a scalable photonic integrated circuit (PIC), enabled by several key\nadvances: (i) high-bandwidth and low-power programmable nonlinear optical\nfunction units (NOFUs); (ii) coherent matrix multiplication units (CMXUs); and\n(iii) in situ training with optical acceleration. We experimentally demonstrate\nthis fully-integrated coherent optical neural network (FICONN) architecture for\na 3-layer DNN comprising 12 NOFUs and three CMXUs operating in the telecom\nC-band. Using in situ training on a vowel classification task, the FICONN\nachieves 92.7% accuracy on a test set, which is identical to the accuracy\nobtained on a digital computer with the same number of weights. This work lends\nexperimental evidence to theoretical proposals for in situ training, unlocking\norders of magnitude improvements in the throughput of training data. Moreover,\nthe FICONN opens the path to inference at nanosecond latency and femtojoule per\noperation energy efficiency.\n",
        "pdf_link": "http://arxiv.org/pdf/2208.01623v1"
    },
    {
        "title": "Fully-Binarized, Parallel, RRAM-based Computing Primitive for In-Memory\n  Similarity Search",
        "authors": [
            "Sandeep Kaur Kingra",
            "Vivek Parmar",
            "Deepak Verma",
            "Alessandro Bricalli",
            "Giuseppe Piccolboni",
            "Gabriel Molas",
            "Amir Regev",
            "Manan Suri"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  In this work, we propose a fully-binarized XOR-based IMSS (In-Memory\nSimilarity Search) using RRAM (Resistive Random Access Memory) arrays. XOR\n(Exclusive OR) operation is realized using 2T-2R bitcells arranged along the\ncolumn in an array. This enables simultaneous match operation across multiple\nstored data vectors by performing analog column-wise XOR operation and\nsummation to compute HD (Hamming Distance). The proposed scheme is\nexperimentally validated on fabricated RRAM arrays. Full-system validation is\nperformed through SPICE simulations using open source Skywater 130 nm CMOS PDK\ndemonstrating energy of 17 fJ per XOR operation using the proposed bitcell with\na full-system power dissipation of 145 $\\mu$W. Using projected estimations at\nadvanced nodes (28 nm) energy savings of $\\approx$1.5$\\times$ compared to the\nstate-of-the-art can be observed for a fixed workload. Application-level\nvalidation is performed on HSI (Hyper-Spectral Image) pixel classification task\nusing the Salinas dataset demonstrating an accuracy of 90%.\n",
        "pdf_link": "http://arxiv.org/pdf/2208.02651v2"
    },
    {
        "title": "Implementation of fast ICA using memristor crossbar arrays for blind\n  image source separations",
        "authors": [
            "Pavan Kumar Reddy Boppidi",
            "Victor Jeffry Louis",
            "Arvind Subramaniam",
            "Rajesh K. Tripathy",
            "Souri Banerjee",
            "Souvik Kundu"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Independent component analysis is an unsupervised learning approach for\ncomputing the independent components (ICs) from the multivariate signals or\ndata matrix. The ICs are evaluated based on the multiplication of the weight\nmatrix with the multivariate data matrix. This study proposes a novel memristor\ncrossbar array for the implementation of both ACY ICA and Fast ICA for blind\nsource separation. The data input was applied in the form of pulse width\nmodulated voltages to the crossbar array and the weight of the implemented\nneural network is stored in the memristor. The output charges from the\nmemristor columns are used to calculate the weight update, which is executed\nthrough the voltages kept higher than the memristor Set/Reset voltages. In\norder to demonstrate its potential application, the proposed memristor crossbar\narrays based fast ICA architecture is employed for image source separation\nproblem. The experimental results demonstrate that the proposed approach is\nvery effective to separate image sources, and also the contrast of the images\nare improved with an improvement factor in terms of percentage of structural\nsimilarity as 67.27% when compared with the software-based implementation of\nconventional ACY ICA and Fast ICA algorithms.\n",
        "pdf_link": "http://arxiv.org/pdf/2208.04317v1"
    },
    {
        "title": "Programming Nonlinear Propagation for Efficient Optical Learning\n  Machines",
        "authors": [
            "Ilker Oguz",
            "Jih-Liang Hsieh",
            "Niyazi Ulas Dinc",
            "UÄur TeÄin",
            "Mustafa Yildirim",
            "Carlo Gigli",
            "Christophe Moser",
            "Demetri Psaltis"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The ever-increasing demand for processing data with larger machine learning\nmodels requires more efficient hardware solutions due to limitations such as\npower dissipation and scalability. Optics is a promising contender for\nproviding lower power computation since light propagation through a\nnon-absorbing medium is a lossless operation. However, to carry out useful and\nefficient computations with light, generating and controlling nonlinearity\noptically is a necessity that is still elusive. Multimode fibers (MMF) have\nbeen shown that they can provide nonlinear effects with microwatts of average\npower while maintaining parallelism and low loss. In this work, we propose an\noptical neural network architecture, which performs nonlinear optical\ncomputation by controlling the propagation of ultrashort pulses in MMF by\nwavefront shaping. With a surrogate model, optimal sets of parameters are found\nto program this optical computer for different tasks with minimal utilization\nof an electronic computer. We show a remarkable decrease of 97% in the number\nof model parameters, which leads to an overall 99% digital operation reduction\ncompared to an equivalently performing digital neural network. We further\ndemonstrate that a fully optical implementation can also be performed with\ncompetitive accuracies.\n",
        "pdf_link": "http://arxiv.org/pdf/2208.04951v1"
    },
    {
        "title": "GHz Rate Neuromorphic Photonic Spiking Neural Network with a Single\n  Vertical-Cavity Surface-Emitting Laser (VCSEL)",
        "authors": [
            "Dafydd Owen-Newns",
            "Joshua Robertson",
            "Matej Hejda",
            "Antonio Hurtado"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Vertical-Cavity Surface-Emitting Lasers (VCSELs) are highly promising devices\nfor the construction of neuromorphic photonic information processing systems,\ndue to their numerous desirable properties such as low power consumption, high\nmodulation speed, compactness, and ease of manufacturing. Of particular\ninterest is the ability of VCSELs to exhibit neural-like spiking responses,\nmuch like biological neurons, but at ultrafast sub-nanosecond rates; thus\noffering great prospects for high-speed light-enabled neuromorphic\n(spike-based) processors. Recent works have shown the use the spiking dynamics\nin VCSELs for pattern recognition and image processing problems such as image\ndata encoding and edge-feature detection. Additionally, VCSELs have also been\nused recently as nonlinear elements in photonic reservoir computing (RC)\nimplementations, yielding excellent state of the art operation. This work\nintroduces and experimentally demonstrates for the first time the new concept\nof a Ghz-rate photonic spiking neural network (SNN) built with a single VCSEL\nneuron. The reported system effectively implements a photonic VCSEL-based\nspiking reservoir computer, and demonstrates its successful application to a\ncomplex nonlinear classification task. Importantly, the proposed system\nbenefits from a highly hardware-friendly, inexpensive realization (built with a\nsingle VCSEL and off-the-shelf fibre-optic components), for high-speed\n(GHz-rate inputs) and low-power (sub-mW optical input power) photonic\noperation. These results open new pathways towards future neuromorphic photonic\nspike-based information processing systems based upon VCSELs (or other laser\ntypes) for novel ultrafast machine learning and AI hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/2208.06347v1"
    },
    {
        "title": "Fuse and Mix: MACAM-Enabled Analog Activation for Energy-Efficient\n  Neural Acceleration",
        "authors": [
            "Hanqing Zhu",
            "Keren Zhu",
            "Jiaqi Gu",
            "Harrison Jin",
            "Ray Chen",
            "Jean Anne Incorvia",
            "David Z. Pan"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Analog computing has been recognized as a promising low-power alternative to\ndigital counterparts for neural network acceleration. However, conventional\nanalog computing is mainly in a mixed-signal manner. Tedious analog/digital\n(A/D) conversion cost significantly limits the overall system's energy\nefficiency. In this work, we devise an efficient analog activation unit with\nmagnetic tunnel junction (MTJ)-based analog content-addressable memory (MACAM),\nsimultaneously realizing nonlinear activation and A/D conversion in a fused\nfashion. To compensate for the nascent and therefore currently limited\nrepresentation capability of MACAM, we propose to mix our analog activation\nunit with digital activation dataflow. A fully differential framework,\nSuperMixer, is developed to search for an optimized activation workload\nassignment, adaptive to various activation energy constraints. The\neffectiveness of our proposed methods is evaluated on a silicon photonic\naccelerator. Compared to standard activation implementation, our mixed\nactivation system with the searched assignment can achieve competitive accuracy\nwith $>$60% energy saving on A/D conversion and activation.\n",
        "pdf_link": "http://arxiv.org/pdf/2208.08099v1"
    },
    {
        "title": "Memristive Computing for Efficient Inference on Resource Constrained\n  Devices",
        "authors": [
            "Venkatesh Rammamoorthy",
            "Geng Zhao",
            "Bharathi Reddy",
            "Ming-Yang Lin"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The advent of deep learning has resulted in a number of applications which\nhave transformed the landscape of the research area in which it has been\napplied. However, with an increase in popularity, the complexity of classical\ndeep neural networks has increased over the years. As a result, this has leads\nto considerable problems during deployment on devices with space and time\nconstraints. In this work, we perform a review of the present advancements in\nnon-volatile memory and how the use of resistive RAM memory, particularly\nmemristors, can help to progress the state of research in deep learning. In\nother words, we wish to present an ideology that advances in the field of\nmemristive technology can greatly influence and impact deep learning inference\non edge devices.\n",
        "pdf_link": "http://arxiv.org/pdf/2208.10490v1"
    },
    {
        "title": "Large-scale photonic natural language processing",
        "authors": [
            "Carlo Michele Valensise",
            "Ivana Grecco",
            "Davide Pierangeli",
            "Claudio Conti"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Modern machine learning applications require huge artificial networks\ndemanding in computational power and memory. Light-based platforms promise\nultra-fast and energy-efficient hardware, which may help in realizing\nnext-generation data processing devices. However, current photonic networks are\nlimited by the number of input-output nodes that can be processed in a single\nshot. This restricted network capacity prevents their application to relevant\nlarge-scale problems such as natural language processing. Here, we realize a\nphotonic processor with a capacity exceeding $1.5 \\times 10^{10}$ optical\nnodes, more than one order of magnitude larger than any previous\nimplementation, which enables photonic large-scale text encoding and\nclassification. By exploiting the full three-dimensional structure of the\noptical field propagating in free space, we overcome the interpolation\nthreshold and reach the over-parametrized region of machine learning, a\ncondition that allows high-performance natural language processing with a\nminimal fraction of training points. Our results provide a novel solution to\nscale-up light-driven computing and open the route to photonic language\nprocessing.\n",
        "pdf_link": "http://arxiv.org/pdf/2208.13649v1"
    },
    {
        "title": "Automatic Synthesis of Light Processing Functions for Programmable\n  Photonics: Theory and Realization",
        "authors": [
            "Zhengqi Gao",
            "Xiangfeng Chen",
            "Zhengxing Zhang",
            "Uttara Chakraborty",
            "Wim Bogaerts",
            "Duane S. Boning"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Linear light processing functions (e.g., routing, splitting, filtering) are\nkey functions requiring configuration to implement on a programmable photonic\nintegrated circuit (PPIC). In recirculating waveguide meshes (which include\nloop-backs), this is usually done manually. Some previous results describe\nexplorations to perform this task automatically, but their efficiency or\napplicability is still limited. In this paper, we propose an efficient method\nthat can automatically realize configurations for many light processing\nfunctions on a square-mesh PPIC. At its heart is an automatic differentiation\nsubroutine built upon analytical expressions of scattering matrices, that\nenables gradient descent optimization for functional circuit synthesis. Similar\nto the state-of-the-art synthesis techniques, our method can realize\nconfigurations for a wide range of light processing functions, and multiple\nfunctions on the same PPIC simultaneously. However, we do not need to separate\nthe functions spatially into different subdomains of the mesh, and the\nresulting optimum can have multiple functions using the same part of the mesh.\nFurthermore, compared to non-gradient or numerical differentiation based\nmethods, our proposed approach achieves 3x time reduction in computational\ncost.\n",
        "pdf_link": "http://arxiv.org/pdf/2208.14453v2"
    },
    {
        "title": "A Homogeneous Processing Fabric for Matrix-Vector Multiplication and\n  Associative Search Using Ferroelectric Time-Domain Compute-in-Memory",
        "authors": [
            "Xunzhao Yin",
            "Qingrong Huang",
            "Franz MÃ¼ller",
            "Shan Deng",
            "Alptekin Vardar",
            "Sourav De",
            "Zhouhang Jiang",
            "Mohsen Imani",
            "Cheng Zhuo",
            "Thomas KÃ¤mpfe",
            "Kai Ni"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  In this work, we propose a ferroelectric FET(FeFET) time-domain\ncompute-in-memory (TD-CiM) array as a homogeneous processing fabric for binary\nmultiplication-accumulation (MAC) and content addressable memory (CAM). We\ndemonstrate that: i) the XOR(XNOR)/AND logic function can be realized using a\nsingle cell composed of 2FeFETs connected in series; ii) a two-phase\ncomputation in an inverter chain with each stage featuring the XOR/AND cell to\ncontrol the associated capacitor loading and the computation results of binary\nMAC and CAM are reflected in the chain output signal delay, illustrating full\ndigital compatibility; iii) comprehensive theoretical and experimental\nvalidation of the proposed 2FeFET cell and inverter delay chains and their\nrobustness against FeFET variation; iv) the homogeneous processing fabric is\napplied in hyperdimensional computing to show dynamic and fine-grain resource\nallocation to accommodate different tasks requiring varying demands over the\nbinary MAC and CAM resources.\n",
        "pdf_link": "http://arxiv.org/pdf/2209.11971v1"
    },
    {
        "title": "Transferable Learning on Analog Hardware",
        "authors": [
            "Sri Krishna Vadlamani",
            "Dirk Englund",
            "Ryan Hamerly"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  While analog neural network (NN) accelerators promise massive energy and time\nsavings, an important challenge is to make them robust to static fabrication\nerror. Present-day training methods for programmable photonic interferometer\ncircuits, a leading analog NN platform, do not produce networks that perform\nwell in the presence of static hardware errors. Moreover, existing hardware\nerror correction techniques either require individual re-training of every\nanalog NN (which is impractical in an edge setting with millions of devices),\nplace stringent demands on component quality, or introduce hardware overhead.\nWe solve all three problems by introducing one-time error-aware training\ntechniques that produce robust NNs that match the performance of ideal hardware\nand can be exactly transferred to arbitrary highly faulty photonic NNs with\nhardware errors up to 5x larger than present-day fabrication tolerances.\n",
        "pdf_link": "http://arxiv.org/pdf/2210.06632v1"
    },
    {
        "title": "Learning in colloids: Synapse-like ZnO + DMSO colloid",
        "authors": [
            "Noushin Raeisi Kheirabadi",
            "Alessandro Chioleriob",
            "Neil Phillipsa",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Colloids submitted to electrical stimuli exhibit a reconfiguration that could\nbe used to store information and, potentially, compute. We investigated\nlearnign, memorization, and time and stimulation's voltage dependence of\nconductive network formation in a colloidal suspension of ZnO nanoparticles in\nDMSO. Relations between critical resistance and stimulation time were\nreconstructed. The critical voltage, i.e. the stimulation voltage necessary for\ndropping the resistance, was shown to decrease in response to an increase in\nstimulation time.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.00419v1"
    },
    {
        "title": "Integrated Photonic Tensor Processing Unit for a Matrix Multiply: a\n  Review",
        "authors": [
            "Nicola Peserico",
            "Bhavin J. Shastri",
            "Volker J. Sorger"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The explosion of artificial intelligence and machine-learning algorithms,\nconnected to the exponential growth of the exchanged data, is driving a search\nfor novel application-specific hardware accelerators. Among the many, the\nphotonics field appears to be in the perfect spotlight for this global data\nexplosion, thanks to its almost infinite bandwidth capacity associated with\nlimited energy consumption. In this review, we will overview the major\nadvantages that photonics has over electronics for hardware accelerators,\nfollowed by a comparison between the major architectures implemented on\nPhotonics Integrated Circuits (PIC) for both the linear and nonlinear parts of\nNeural Networks. By the end, we will highlight the main driving forces for the\nnext generation of photonic accelerators, as well as the main limits that must\nbe overcome.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.01476v1"
    },
    {
        "title": "An Open Platform for Simulating the Physical Layer of 6G Communication\n  Systems with Multiple Intelligent Surfaces",
        "authors": [
            "Alexandros Papadopoulos",
            "Antonios Lalas",
            "Konstantinos Votis",
            "Dimitrios Tyrovolas",
            "George K. Karagiannidis",
            "Sotiris Ioannidis",
            "Christos Liaskos"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Reconfigurable Intelligent Surfaces (RIS) constitute a promising technology\nthat could fulfill the extreme performance and capacity needs of the upcoming\n6G wireless networks, by offering software-defined control over wireless\npropagation phenomena. Despite the existence of many theoretical models\ndescribing various aspects of RIS from the signal processing perspective (e.g.,\nchannel fading models), there is no open platform to simulate and study their\nactual physical-layer behavior, especially in the multi-RIS case. In this\npaper, we develop an open simulation platform, aimed at modeling the\nphysical-layer electromagnetic coupling and propagation between RIS pairs. We\npresent the platform by initially designing a basic unit cell, and then\nproceeding to progressively model and simulate multiple and larger RISs. The\nplatform can be used for producing verifiable stochastic models for wireless\ncommunication in multi-RIS deployments, such as vehicle-to-everything (V2X)\ncommunications in autonomous vehicles and cybersecurity schemes, while its code\nis freely available to the public.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.01659v1"
    },
    {
        "title": "A Ferroelectric Tunnel Junction-based Integrate-and-Fire Neuron",
        "authors": [
            "Paolo Gibertini",
            "Luca Fehlings",
            "Suzanne Lancaster",
            "Quang Duong",
            "Thomas Mikolajick",
            "Catherine Dubourdieu",
            "Stefan Slesazeck",
            "Erika Covi",
            "Veeresh Deshpande"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Event-based neuromorphic systems provide a low-power solution by using\nartificial neurons and synapses to process data asynchronously in the form of\nspikes. Ferroelectric Tunnel Junctions (FTJs) are ultra low-power memory\ndevices and are well-suited to be integrated in these systems. Here, we present\na hybrid FTJ-CMOS Integrate-and-Fire neuron which constitutes a fundamental\nbuilding block for new-generation neuromorphic networks for edge computing. We\ndemonstrate electrically tunable neural dynamics achievable by tuning the\nswitching of the FTJ device.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.02598v1"
    },
    {
        "title": "The Need for Seed (in the abstract Tile Assembly Model)",
        "authors": [
            "Andrew Alseth",
            "Matthew J. Patitz"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  In the abstract Tile Assembly Model (aTAM) square tiles self-assemble,\nautonomously binding via glues on their edges, to form structures. Algorithmic\naTAM systems can be designed in which the patterns of tile attachments are\nforced to follow the execution of targeted algorithms. Such systems have been\nproven to be computationally universal as well as intrinsically universal (IU),\na notion borrowed and adapted from cellular automata showing that a single tile\nset exists which is capable of simulating all aTAM systems (FOCS 2012). The\ninput to an algorithmic aTAM system can be provided in a variety of ways, with\na common method being via the \"seed\" assembly, which is a pre-formed assembly\nfrom which all growth propagates. In this paper we present a series of results\nwhich investigate the the trade-offs of using seeds consisting of a single\ntile, versus those containing multiple tiles. We show that arbitrary systems\nwith multi-tile seeds cannot be converted to functionally equivalent systems\nwith single-tile seeds without using a scale factor > 1. We prove tight bounds\non the scale factor required, and also present a construction which uses a\nlarge scale factor but an optimal number of unique tile types. That\nconstruction is then used to develop a construction that performs simultaneous\nsimulation of all aTAM systems in parallel, as well as to display a connection\nto other tile-based self-assembly models via the notion of intrinsic\nuniversality.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.03877v2"
    },
    {
        "title": "Multiple-Valued Logic Circuit Design and Data Transmission Intended for\n  Embedded Systems",
        "authors": [
            "Ramzi A. Jaber",
            "Lina Nimri",
            "Ali M. Haidar"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  This thesis proposes novel ternary circuits aiming to reduce energy to\npreserve battery consumption. The proposed designs include eight ternary logic\ngates, three ternary combinational circuits, and six Ternary Arithmetic Logic\nUnits. This thesis applies the best tradeoff between reducing the number of\nused transistors, utilizing energy efficient transistor arrangements such as\ntransmission gates, and applying the dual supply voltages to achieve its\nobjective. The proposed designs are compared to the latest ternary circuits\nusing the HSPICE simulator for different supply voltages, different\ntemperatures, and different frequencies. Simulations are performed to prove the\nefficiency of the proposed designs. The results demonstrate the advantage of\nthe proposed designs with a reduction of over 73 percent in terms of transistor\ncount for the THA and over 88 percent in energy consumption for the STI, TNAND,\nTDecoder, TMUX, THA, and TMUL, respectively. Moreover, the noise immunity curve\nand Monte Carlo analysis for major process variations, TOX, CNT Diameter, CNT\nCount, and Channel length, were studied.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.04542v1"
    },
    {
        "title": "Robust Quantum Circuit for Clique Problem with Intermediate Qudits",
        "authors": [
            "Arpita Sanyal",
            "Amit Saha",
            "Banani Saha",
            "Amlan Chakrabarti"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Clique problem has a wide range of applications due to its pattern matching\nability. There are various formulation of clique problem like $k$-clique\nproblem, maximum clique problem, etc. The $k$-Clique problem, determines\nwhether an arbitrary network has a clique or not whereas maximum clique problem\nfinds the largest clique in a graph. It is already exhibited in the literature\nthat the $k$-clique or maximum clique problem (NP-problem) can be solved in an\nasymptotically faster manner by using quantum algorithms as compared to the\nconventional computing. Quantum computing with higher dimensions is gaining\npopularity due to its large storage capacity and computation power. In this\narticle, we have shown an improved quantum circuit implementation for the\n$k$-clique problem and maximum clique problem (MCP) with the help of\nhigher-dimensional intermediate temporary qudits for the first time to the best\nof our knowledge. The cost of state-of-the-art quantum circuit for $k$-clique\nproblem is colossal due to a huge number of $n$-qubit Toffoli gates. We have\nexhibited an improved cost and depth over the circuit by applying a generalized\n$n$-qubit Toffoli gate decomposition with intermediate ququarts (4-dimensional\nqudits).\n",
        "pdf_link": "http://arxiv.org/pdf/2211.07947v1"
    },
    {
        "title": "An Integrated Optical Circuit Architecture for Inverse-Designed Silicon\n  Photonic Components",
        "authors": [
            "Richard Soref",
            "Dusan Gostimirovic"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  In this work, we demonstrate a compact toolkit of inverse-designed\ntopologically optimized silicon-photonic devices that are arranged in a\nplug-and-play fashion to realize many different photonic integrated circuits,\nboth passive and active, each with a small footprint. The silicon-on-insulator\n1550-nm toolkit contains a 2x2 3dB splitter-combiner, a 2x2 waveguide crossover\nand a 2x2 all-forward add-drop resonator. The resonator can become a 2x2\nelectro-optical crossbar switch by means of the thermo-optical effect or\nphase-change cladding or free-carrier injection. For each of the ten circuits\ndemonstrated in this work, the toolkit of photonic devices enables the compact\ncircuit to achieve low insertion loss and low crosstalk. By adopting the\nsophisticated inverse-design approach, the design structure, shape, and sizing\nof each individual device can be made more flexible to better suit the\narchitecture of the greater circuit. For a compact architecture, we present a\nunified, parallel waveguide circuit framework into which the devices are\ndesigned to fit seamlessly, thus enabling low-complexity circuit design.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.09257v1"
    },
    {
        "title": "Photonic Spiking Neural Networks with Highly Efficient Training\n  Protocols for Ultrafast Neuromorphic Computing Systems",
        "authors": [
            "Dafydd Owen-Newns",
            "Joshua Robertson",
            "Matej Hejda",
            "Antonio Hurtado"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Photonic technologies offer great prospects for novel ultrafast,\nenergy-efficient and hardware-friendly neuromorphic (brain-like) computing\nplatforms. Moreover, neuromorphic photonic approaches based upon ubiquitous,\ntechnology-mature and low-cost Vertical-Cavity Surface Emitting Lasers (VCSELs)\n(devices found in fibre-optic transmitters, mobile phones, automotive sensors,\netc.) are of particular interest. Given VCSELs have shown the ability to\nrealise neuronal optical spiking responses (at ultrafast GHz rates), their use\nfor spike-based information processing systems has been proposed. In this work,\nSpiking Neural Network (SNN) operation, based on a hardware-friendly photonic\nsystem of just one Vertical Cavity Surface Emitting Laser (VCSEL), is reported\nalongside a novel binary weight 'significance' training scheme that fully\ncapitalises on the discrete nature of the optical spikes used by the SNN to\nprocess input information. The VCSEL-based photonic SNN is tested with a highly\ncomplex, multivariate, classification task (MADELON) before performance is\ncompared using a traditional least-squares training method and the alternative\nnovel binary weighting scheme. Excellent classification accuracies of >94% are\nreached by both training methods, exceeding the benchmark performance of the\ndataset in a fraction of processing time. The newly reported training scheme\nalso dramatically reduces training set size requirements as well as the number\nof trained nodes (<1% of the total network node count). This VCSEL-based\nphotonic SNN, in combination with the reported 'significance' weighting scheme,\ntherefore grants ultrafast spike-based optical processing with highly reduced\ntraining requirements and hardware complexity for potential application in\nfuture neuromorphic systems and artificial intelligence applications.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.12239v1"
    },
    {
        "title": "Electrical Tunable Spintronic Neuron with Trainable Activation Function",
        "authors": [
            "Yue Xin",
            "Kang Zhou",
            "Xuanyao Fong",
            "Yumeng Yang",
            "Shenghua Gao",
            "Zhifeng Zhu"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Spintronic devices have been widely studied for the hardware realization of\nartificial neurons. The stochastic switching of magnetic tunnel junction driven\nby the spin torque is commonly used to produce the sigmoid activation function.\nHowever, the shape of the activation function in previous studies is fixed\nduring the training of neural network. This restricts the updating of weights\nand results in a limited performance. In this work, we exploit the physics\nbehind the spin torque induced magnetization switching to enable the dynamic\nchange of the activation function during the training process. Specifically,\nthe pulse width and magnetic anisotropy can be electrically controlled to\nchange the slope of activation function, which enables a faster or slower\nchange of output required by the backpropagation algorithm. This is also\nsimilar to the idea of batch normalization that is widely used in the machine\nlearning. Thus, this work demonstrates that the algorithms are no longer\nlimited to the software implementation. They can in fact be realized by the\nspintronic hardware using a single device. Finally, we show that the accuracy\nof hand-written digit recognition can be improved from 88% to 91.3% by using\nthese trainable spintronic neurons without introducing additional energy\nconsumption. Our proposals can stimulate the hardware realization of spintronic\nneural networks.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.13391v1"
    },
    {
        "title": "Device Modeling Bias in ReRAM-based Neural Network Simulations",
        "authors": [
            "Osama Yousuf",
            "Imtiaz Hossen",
            "Matthew W. Daniels",
            "Martin Lueker-Boden",
            "Andrew Dienstfrey",
            "Gina C. Adam"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Data-driven modeling approaches such as jump tables are promising techniques\nto model populations of resistive random-access memory (ReRAM) or other\nemerging memory devices for hardware neural network simulations. As these\ntables rely on data interpolation, this work explores the open questions about\ntheir fidelity in relation to the stochastic device behavior they model. We\nstudy how various jump table device models impact the attained network\nperformance estimates, a concept we define as modeling bias. Two methods of\njump table device modeling, binning and Optuna-optimized binning, are explored\nusing synthetic data with known distributions for benchmarking purposes, as\nwell as experimental data obtained from TiOx ReRAM devices. Results on a\nmulti-layer perceptron trained on MNIST show that device models based on\nbinning can behave unpredictably particularly at low number of points in the\ndevice dataset, sometimes over-promising, sometimes under-promising target\nnetwork accuracy. This paper also proposes device level metrics that indicate\nsimilar trends with the modeling bias metric at the network level. The proposed\napproach opens the possibility for future investigations into statistical\ndevice models with better performance, as well as experimentally verified\nmodeling bias in different in-memory computing and neural network\narchitectures.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.15925v1"
    },
    {
        "title": "Reminding Forgetful Organic Neuromorphic Device Networks",
        "authors": [
            "Daniel Felder",
            "Katerina Muche",
            "John Linkhorst",
            "Matthias Wessling"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Organic neuromorphic device networks can accelerate neural network algorithms\nand directly integrate with microfluidic systems or living tissues. Proposed\ndevices based on the bio-compatible conductive polymer PEDOT:PSS have shown\nhigh switching speeds and low energy demand. However, as electrochemical\nsystems, they are prone to self-discharge through parasitic electrochemical\nreactions. Therefore, the network's synapses forget their trained conductance\nstates over time. This work integrates single-device high-resolution charge\ntransport models to simulate neuromorphic device networks and analyze the\nimpact of self-discharge on network performance. Simulation of a single-layer\nnine-pixel image classification network reveals no significant impact of\nself-discharge on training efficiency. And, even though the network's weights\ndrift significantly during self-discharge, its predictions remain 100\\%\naccurate for over ten hours. On the other hand, a multi-layer network for the\napproximation of the circle function is shown to degrade significantly over\ntwenty minutes with a final mean-squared-error loss of 0.4. We propose to\ncounter the effect by periodically reminding the network based on a map between\na synapse's current state, the time since the last reminder, and the weight\ndrift. We show that this method with a map obtained through validated\nsimulations can reduce the effective loss to below 0.1 even with worst-case\nassumptions. Finally, while the training of this network is affected by\nself-discharge, a good classification is still obtained. Electrochemical\norganic neuromorphic devices have not been integrated into larger device\nnetworks. This work predicts their behavior under nonideal conditions,\nmitigates the worst-case effects of parasitic self-discharge, and opens the\npath toward implementing fast and efficient neural networks on organic\nneuromorphic hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/2212.04747v1"
    },
    {
        "title": "Towards practical Quantum Credit Risk Analysis",
        "authors": [
            "Emanuele Dri",
            "Edoardo Giusto",
            "Antonello Aita",
            "Bartolomeo Montrucchio"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  In recent years, a CRA (Credit Risk Analysis) quantum algorithm with a\nquadratic speedup over classical analogous methods has been introduced. We\npropose a new variant of this quantum algorithm with the intent of overcoming\nsome of the most significant limitations (according to business domain experts)\nof this approach. In particular, we describe a method to implement a more\nrealistic and complex risk model for the default probability of each\nportfolio's asset, capable of taking into account multiple systemic risk\nfactors. In addition, we present a solution to increase the flexibility of one\nof the model's inputs, the Loss Given Default, removing the constraint to use\ninteger values. This specific improvement addresses the need to use real data\ncoming from the financial sector in order to establish fair benchmarking\nprotocols. Although these enhancements come at a cost in terms of circuit depth\nand width, they nevertheless show a path towards a more realistic software\nsolution. Recent progress in quantum technology shows that eventually, the\nincrease in the number and reliability of qubits will allow for useful results\nand meaningful scales for the financial sector, also on real quantum hardware,\npaving the way for a concrete quantum advantage in the field. The paper also\ndescribes experiments conducted on simulators to test the circuit proposed and\ncontains an assessment of the scalability of the approach presented.\n",
        "pdf_link": "http://arxiv.org/pdf/2212.07125v2"
    },
    {
        "title": "The Internet of Bio-Nano Things in Blood Vessels: System Design and\n  Prototypes",
        "authors": [
            "Changmin Lee",
            "Bon-Hong Koo",
            "Chan-Byoung Chae",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  In this paper, we investigate the Internet of Bio-Nano Things (IoBNT) which\nrelates to networks formed by molecular communications. By providing a means of\ncommunication through the ubiquitously connected blood vessels (arteries,\nveins, and capillaries), molecular communication-based IoBNT enables a host of\nnew eHealth applications. For example, an organ monitoring sensor can transfer\ninternal body signals through the IoBNT for health monitoring applications. We\nempirically show that blood vessel channels introduce a new set of challenges\nfor the design of molecular communication systems in comparison to free-space\nchannels. We then propose cylindrical duct channel models and discuss the\ncorresponding system designs conforming to the channel characteristics.\nFurthermore, based on prototype implementations, we confirm that molecular\ncommunication techniques can be utilized for composing the IoBNT. We believe\nthat the promising results presented in this work, together with the rich\nresearch challenges that lie ahead, are strong indicators that IoBNT with\nmolecular communications can drive novel applications for emerging eHealth\nsystems.\n",
        "pdf_link": "http://arxiv.org/pdf/2212.10926v1"
    },
    {
        "title": "Quantum Annealing Learning Search Implementations",
        "authors": [
            "Andrea Bonomi",
            "Thomas De Min",
            "Enrico Zardini",
            "Enrico Blanzieri",
            "Valter Cavecchia",
            "Davide Pastorello"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  This paper presents the details and testing of two implementations (in C++\nand Python) of the hybrid quantum-classical algorithm Quantum Annealing\nLearning Search (QALS) on a D-Wave quantum annealer. QALS was proposed in 2019\nas a novel technique to solve general QUBO problems that cannot be directly\nrepresented into the hardware architecture of a D-Wave machine. Repeated calls\nto the quantum machine within a classical iterative structure and a related\nconvergence proof originate a learning mechanism to find an encoding of a given\nproblem into the quantum architecture. The present work considers the Number\nPartitioning Problem (NPP) and the Travelling Salesman Problem (TSP) for the\ntesting of QALS. The results turn out to be quite unexpected, with QALS not\nbeing able to perform as well as the other considered methods, especially in\nNPP, where classical methods outperform quantum annealing in general.\nNevertheless, looking at the TSP tests, QALS has fulfilled its primary goal,\ni.e., processing QUBO problems not directly mappable to the QPU topology.\n",
        "pdf_link": "http://arxiv.org/pdf/2212.11132v1"
    },
    {
        "title": "Realizing Molecular Machine Learning through Communications for\n  Biological AI: Future Directions and Challenges",
        "authors": [
            "Sasitharan Balasubramaniam",
            "Samitha Somathilaka",
            "Sehee Sun",
            "Adrian Ratwatte",
            "Massimiliano Pierobon"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Artificial Intelligence (AI) and Machine Learning (ML) are weaving their way\ninto the fabric of society, where they are playing a crucial role in numerous\nfacets of our lives. As we witness the increased deployment of AI and ML in\nvarious types of devices, we benefit from their use into energy-efficient\nalgorithms for low powered devices. In this paper, we investigate a scale and\nmedium that is far smaller than conventional devices as we move towards\nmolecular systems that can be utilized to perform machine learning functions,\ni.e., Molecular Machine Learning (MML). Fundamental to the operation of MML is\nthe transport, processing, and interpretation of information propagated by\nmolecules through chemical reactions. We begin by reviewing the current\napproaches that have been developed for MML, before we move towards potential\nnew directions that rely on gene regulatory networks inside biological\norganisms as well as their population interactions to create neural networks.\nWe then investigate mechanisms for training machine learning structures in\nbiological cells based on calcium signaling and demonstrate their application\nto build an Analog to Digital Converter (ADC). Lastly, we look at potential\nfuture directions as well as challenges that this area could solve.\n",
        "pdf_link": "http://arxiv.org/pdf/2212.11910v1"
    },
    {
        "title": "Building Intelligence in the Mechanical Domain -- Harvesting the\n  Reservoir Computing Power in Origami to Achieve Information Perception Tasks",
        "authors": [
            "Jun Wang",
            "Suyi Li"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  In this paper, we experimentally examine the cognitive capability of a\nsimple, paper-based Miura-ori -- using the physical reservoir computing\nframework -- to achieve different information perception tasks. The body\ndynamics of Miura-ori (aka. its vertices displacements), which is excited by a\nsimple harmonic base excitation, can be exploited as the reservoir computing\nresource. By recording these dynamics with a high-resolution camera and image\nprocessing program and then using linear regression for training, we show that\nthe origami reservoir has sufficient computing capacity to estimate the weight\nand position of a payload. It can also recognize the input frequency and\nmagnitude patterns. Furthermore, multitasking is achievable by simultaneously\napplying two targeted functions to the same reservoir state matrix. Therefore,\nwe demonstrate that Miura-ori can assess the dynamic interactions between its\nbody and ambient environment to extract meaningful information -- an\nintelligent behavior in the mechanical domain. Given that Miura-ori has been\nwidely used to construct deployable structures, lightweight materials, and\ncompliant robots, enabling such information perception tasks can add a new\ndimension to the functionality of such a versatile structure.\n",
        "pdf_link": "http://arxiv.org/pdf/2302.05517v1"
    },
    {
        "title": "Diffusive Molecular Communication with a Spheroidal Receiver for\n  Organ-on-Chip Systems",
        "authors": [
            "Hamidreza Arjmandi",
            "Mohamad Zoofaghari",
            "Mitra Rezaei",
            "Kajsa Kanebratt",
            "Liisa Vilen",
            "David Janzen",
            "Peter Gennemark",
            "Adam Noel"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Realistic models of the components and processes are required for molecular\ncommunication (MC) systems. In this paper, a spheroidal receiver structure is\nproposed for MC that is inspired by the 3D cell cultures known as spheroids\nbeing widely used in organ-on-chip systems. A simple diffusive MC system is\nconsidered where the spheroidal receiver and a point source transmitter are in\nan unbounded fluid environment. The spheroidal receiver is modeled as a porous\nmedium for diffusive signaling molecules, then its boundary conditions and\neffective diffusion coefficient are characterized. It is revealed that the\nspheroid amplifies the diffusion signal, but also disperses the signal which\nreduces the information communication rate. Furthermore, we analytically\nformulate and derive the concentration Green's function inside and outside the\nspheroid in terms of infinite series-forms that are confirmed by a\nparticle-based simulator (PBS).\n",
        "pdf_link": "http://arxiv.org/pdf/2302.09265v1"
    },
    {
        "title": "Nonlinear response of Silicon Photonics microresonators for reservoir\n  computing neural network",
        "authors": [
            "Emiliano Staffoli",
            "Davide Bazzanella",
            "Stefano Biasi",
            "Giovanni Donati",
            "Mattia Mancinelli",
            "Paolo Bettotti",
            "Lorenzo Pavesi"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Nowadays, Information Photonics is extensively studied and sees applications\nin many fields. The interest in this breakthrough technology is mainly\nstimulated by the possibility of achieving real-time data processing for\nhigh-bandwidth applications, still implemented through small-footprint devices\nthat would allow for breaking the limit imposed by Moore's law. One potential\nbreakthrough implementation of information photonics is via integrated photonic\ncircuits. Within this approach, the most suitable computational scheme is\nachieved by integrated photonic neural networks. In this chapter, we provide a\nreview of one possible way to implement a neural network by using silicon\nphotonics. Specifically, we review the work we performed at the Nanoscience\nLaboratory of the University of Trento. We present methodologies, results, and\nfuture challenges about a delayed complex perceptron for fast data processing,\na microring resonator exploiting nonlinear dynamics for a reservoir computing\napproach, and a microring resonator with the addition of a feedback delay loop\nfor time series processing.\n",
        "pdf_link": "http://arxiv.org/pdf/2302.10203v1"
    },
    {
        "title": "Novel Efficient Scalable QCA XOR and Full Adder Designs",
        "authors": [
            "Behrouz Safaiezadeh",
            "Majid Haghparast",
            "Lauri Kettunen"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Circuit design based on Quantum-dots Cellular Automata technology offers\npower-efficiency and nano-size circuits. It is an attractive alternative to\nCMOS technology. The XOR gate is a widely used building element in arithmetic\ncircuits. An efficient XOR gate in QCA computational circuits can significantly\nimprove efficiency. This paper proposes two different approaches for designing\n3-input QCA XOR gates with 10 and 8 cells. They require two clock phases to\ncreate output. They have efficient and scalable structures. To demonstrate the\nfunctionality of these structures, we design QCA full adders using the\nsuggested gates and compare the results with existing designs. The proposed QCA\nfull adder has only 12 cells and is the best compared to all the existing\ncounterparts. We simulated and verified the proposed structures. We proved the\nfunctionality of the proposed QCA full adder and the suggested QCA XOR\nstructures. Additionally, QCAPro is used to estimate the energy dissipation of\nthe proposed XOR and Full-adder. The results demonstrated that the proposed\ndesigns have the desired performance based on the number of cells, occupied\narea, and latency.\n",
        "pdf_link": "http://arxiv.org/pdf/2302.13946v1"
    },
    {
        "title": "Perspective on unconventional computing using magnetic skyrmions",
        "authors": [
            "Oscar Lee",
            "Robin Msiska",
            "Maarten A. Brems",
            "Mathias Klaui",
            "Hidekazu Kurebayashi",
            "Karin Everschor-Sitte"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Learning and pattern recognition inevitably requires memory of previous\nevents, a feature that conventional CMOS hardware needs to artificially\nsimulate. Dynamical systems naturally provide the memory, complexity, and\nnonlinearity needed for a plethora of different unconventional computing\napproaches. In this perspective article, we focus on the unconventional\ncomputing concept of reservoir computing and provide an overview of key\nphysical reservoir works reported. We focus on the promising platform of\nmagnetic structures and, in particular, skyrmions, which potentially allow for\nlow-power applications. Moreover, we discuss skyrmion-based implementations of\nBrownian computing, which has recently been combined with reservoir computing.\nThis computing paradigm leverages the thermal fluctuations present in many\nskyrmion systems. Finally, we provide an outlook on the most important\nchallenges in this field.\n",
        "pdf_link": "http://arxiv.org/pdf/2303.00708v2"
    },
    {
        "title": "High-throughput optical neural networks based on temporal computing",
        "authors": [
            "Shuang Zheng",
            "Jiawei Zhang",
            "Weifeng Zhang"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  An emerging generative artificial intelligence (AI) based on neural networks\nstarts to grow in popularity with a revolutionizing capability of creating new\nand original content. As giant generative models with millions to billions of\nparameters are developed, trained and maintained, a massive and\nenergy-efficient computing power is highly required. However, conventional\ndigital computers are struggling to keep up with the pace of the generative\nmodel improvements. In this paper, we propose and demonstrate high-throughput\noptical neural networks based on temporal computing. The core weighted\nsummation operation is realized with the use of high-speed electro-optic\nmodulation and low-speed balanced photodetection. The input data and weight are\nencoded in a time sequence separately and loaded on an optical signal via two\nelectro-optic modulators sequentially. By precisely controlling the\nsynchronization time of the data and weight loading, the matrix multiplication\nis performed. Followed by a balanced photodetector, the summation is conducted,\nthanks to the electron accumulation of the inherent electronic integrator\ncircuit of the low-speed photodetector. Thus, the linear weighted summation\noperation is implemented based on temporal computing in the optical domain.\nWith the proposed optical linear weighted summation, a fully-connected neural\nnetwork and convolutional neural network are realized. Thanks to the high-speed\nfeature of temporal computing, a high data throughput of the optical neural\nnetwork is experimentally demonstrated, and the weighting coefficients can be\nspecified on demand, which enables a strong programmability of the optical\nneural network. By leveraging wavelength multiplexing technology, a scalable\noptical neural network could be created with a massive computing power and\nstrong reconfigurability, which holds great potential for future giant AI\napplications.\n",
        "pdf_link": "http://arxiv.org/pdf/2303.01287v2"
    },
    {
        "title": "Addressing the programming challenges of practical interferometric mesh\n  based optical processors",
        "authors": [
            "Kaveh Rahbardar Mojaver",
            "Bokun Zhao",
            "Edward Leung",
            "S. Mohammad Reza Safaee",
            "Odile Liboiron-Ladouceur"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  We demonstrate a novel mesh of Mach-Zehnder interferometers (MZIs) for\nprogrammable optical processors. The proposed mesh, referred to as Bokun mesh,\nis an architecture that merges the attributes of the prior topologies Diamond\nand Clements. Similar to Diamond, Bokun provides diagonal paths passing through\nevery individual MZI enabling direct phase monitoring. However, unlike Diamond\nand similar to Clements, Bokun maintains a minimum optical depth leading to\nbetter scalability. Providing the monitoring option, Bokun's programming is\nfaster improving the total energy efficiency of the processor. The performance\nof Bokun mesh enabled by an optimal optical depth is also more resilient to the\nloss and fabrication imperfections compared to architectures with longer depth\nsuch as Reck and Diamond. Employing an efficient programming scheme, the\nproposed architecture improves energy efficiency by 83% maintaining the same\ncomputation accuracy for weight matrix changes at 2 kHz.\n",
        "pdf_link": "http://arxiv.org/pdf/2303.04151v1"
    },
    {
        "title": "From Clean Room to Machine Room: Commissioning of the First-Generation\n  BrainScaleS Wafer-Scale Neuromorphic System",
        "authors": [
            "Hartmut Schmidt",
            "JosÃ© Montes",
            "Andreas GrÃ¼bl",
            "Maurice GÃ¼ttler",
            "Dan Husmann",
            "Joscha Ilmberger",
            "Jakob Kaiser",
            "Christian Mauch",
            "Eric MÃ¼ller",
            "Lars Sterzenbach",
            "Johannes Schemmel",
            "Sebastian Schmitt"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The first-generation of BrainScaleS, also referred to as BrainScaleS-1, is a\nneuromorphic system for emulating large-scale networks of spiking neurons.\nFollowing a \"physical modeling\" principle, its VLSI circuits are designed to\nemulate the dynamics of biological examples: analog circuits implement neurons\nand synapses with time constants that arise from their electronic components'\nintrinsic properties. It operates in continuous time, with dynamics typically\nmatching an acceleration factor of 10000 compared to the biological regime. A\nfault-tolerant design allows it to achieve wafer-scale integration despite\nunavoidable analog variability and component failures. In this paper, we\npresent the commissioning process of a BrainScaleS-1 wafer module, providing a\nshort description of the system's physical components, illustrating the steps\ntaken during its assembly and the measures taken to operate it. Furthermore, we\nreflect on the system's development process and the lessons learned to conclude\nwith a demonstration of its functionality by emulating a wafer-scale\nsynchronous firing chain, the largest spiking network emulation ran with analog\ncomponents and individual synapses to date.\n",
        "pdf_link": "http://arxiv.org/pdf/2303.12359v1"
    },
    {
        "title": "Design Space Exploration for PCM-based Photonic Memory",
        "authors": [
            "Amin Shafiee",
            "Benoit Charbonnier",
            "Sudeep Pasricha",
            "Mahdi Nikdast"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The integration of silicon photonics (SiPh) and phase change materials (PCMs)\nhas created a unique opportunity to realize adaptable and reconfigurable\nphotonic systems. In particular, the nonvolatile programmability in PCMs has\nmade them a promising candidate for implementing optical memory systems. In\nthis paper, we describe the design of an optical memory cell based on PCMs\nwhile exploring the design space of the cell in terms of PCM material choice\n(e.g., GST, GSST, Sb2Se3), cell bit capacity, latency, and power consumption.\nLeveraging this design-space exploration for the design of efficient optical\nmemory cells, we present the design and implementation of an optical memory\narray and explore its scalability and power consumption when using different\noptical memory cells. We also identify performance bottlenecks that need to be\nalleviated to further scale optical memory arrays with competitive latency and\nenergy consumption, compared to their electronic counterparts.\n",
        "pdf_link": "http://arxiv.org/pdf/2303.15721v1"
    },
    {
        "title": "Deep Photonic Networks with Arbitrary and Broadband Functionality",
        "authors": [
            "Ali Najjar Amiri",
            "Aycan Deniz Vit",
            "Kazim Gorgulu",
            "Emir Salih Magden"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Growing application space in optical communications, computing, and sensing\ncontinues to drive the need for high-performance integrated photonic\ncomponents. Designing these on-chip systems with complex and\napplication-specific functionality requires beyond what is possible with\nphysical intuition, for which machine learning-based design methods have\nrecently become popular. However, as the expensive computational requirements\nfor physically accurate device simulations last a critical challenge, these\nmethods typically remain limited in scalability and the optical design degrees\nof freedom they can provide for application-specific and arbitrary photonic\nintegrated circuits. Here, we introduce a highly-scalable, physics-informed\nframework for the design of on-chip optical systems with arbitrary\nfunctionality based on a deep photonic network of custom-designed Mach-Zehnder\ninterferometers. Using this framework, we design ultra-broadband power\nsplitters and a spectral duplexer, each in less than two minutes, and\ndemonstrate state-of-the-art experimental performance with less than 0.66 dB\ninsertion loss and over 120 nm of 1-dB bandwidth for all devices. Our presented\nframework provides an essential tool with a tractable path towards the\nsystematic design of large-scale photonic systems with custom and broadband\npower, phase, and dispersion profiles for use in multi-band optical\napplications including high-throughput communications, quantum information\nprocessing, and medical/biological sensing.\n",
        "pdf_link": "http://arxiv.org/pdf/2304.04776v1"
    },
    {
        "title": "Gate Camouflaging Using Reconfigurable ISFET-Based Threshold Voltage\n  Defined Logic",
        "authors": [
            "Elmira Moussavi",
            "Animesh Singh",
            "Dominik Sisejkovic",
            "Aravind Padma Kumar",
            "Daniyar Kizatov",
            "Sven Ingebrandt",
            "Rainer Leupers",
            "Vivek Pachauri",
            "Farhad Merchant"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Most chip designers outsource the manufacturing of their integrated circuits\n(ICs) to external foundries due to the exorbitant cost and complexity of the\nprocess. This involvement of untrustworthy, external entities opens the door to\nmajor security threats, such as reverse engineering (RE). RE can reveal the\nphysical structure and functionality of intellectual property (IP) and ICs,\nleading to IP theft, counterfeiting, and other misuses. The concept of the\nthreshold voltage-defined (TVD) logic family is a potential mechanism to\nobfuscate and protect the design and prevent RE. However, it addresses\npost-fabrication RE issues, and it has been shown that dopant profiling\ntechniques can be used to determine the threshold voltage of the transistor and\nbreak the obfuscation. In this work, we propose a novel TVD modulation with\nion-sensitive field-effect transistors (ISFETs) to protect the IC from RE and\nIP piracy. Compared to the conventional TVD logic family, ISFET-TVD allows\npost-manufacture programming. The ISFET-TVD logic gate can be reconfigured\nafter fabrication, maintaining an exact schematic architecture with an\nidentical layout for all types of logic gates, and thus overcoming the\nshortcomings of the classic TVD. The threshold voltage of the ISFETs can be\nadjusted after fabrication by changing the ion concentration of the material in\ncontact with the ion-sensitive gate of the transistor, depending on the Boolean\nfunctionality. The ISFET is CMOS compatible, and therefore implemented on 45 nm\nCMOS technology for demonstration.\n",
        "pdf_link": "http://arxiv.org/pdf/2304.05686v1"
    },
    {
        "title": "Schottky Barrier MOSFET Enabled Ultra-Low Power Real-Time Neuron for\n  Neuromorphic Computing",
        "authors": [
            "Shubham Patil",
            "Jayatika Sakhuja",
            "Ajay Kumar Singh",
            "Anmol Biswas",
            "Vivek Saraswat",
            "Sandeep Kumar",
            "Sandip Lashkare",
            "Udayan Ganguly"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Energy-efficient real-time synapses and neurons are essential to enable\nlarge-scale neuromorphic computing. In this paper, we propose and demonstrate\nthe Schottky-Barrier MOSFET-based ultra-low power voltage-controlled current\nsource to enable real-time neurons for neuromorphic computing. Schottky-Barrier\nMOSFET is fabricated on a Silicon-on-insulator platform with polycrystalline\nSilicon as the channel and Nickel/Platinum as the source/drain. The Poly-Si and\nNickel make the back-to-back Schottky junction enabling ultra-low ON current\nrequired for energy-efficient neurons.\n",
        "pdf_link": "http://arxiv.org/pdf/2304.08504v1"
    },
    {
        "title": "Electromechanical memcapacitive neurons for energy-efficient spiking\n  neural networks",
        "authors": [
            "Zixi Zhang",
            "Yuriy V. Pershin",
            "Ivar Martin"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  In this article, we introduce a new nanoscale electromechanical device -- a\nleaky memcapacitor -- and show that it may be useful for the hardware\nimplementation of spiking neurons. The leaky memcapacitor is a movable-plate\ncapacitor that becomes quite conductive when the plates come close to each\nother. The equivalent circuit of the leaky memcapacitor involves a\nmemcapacitive and memristive system connected in parallel. In the leaky\nmemcapacitor, the resistance and capacitance depend on the same internal state\nvariable, which is the displacement of the movable plate. We have performed a\ncomprehensive analysis showing that several spiking types observed in\nbiological neurons can be implemented with the leaky memcapacitor. Significant\nattention is paid to the dynamic properties of the model. As in leaky\nmemcapacitors the capacitive and leaking resistive functionalities are\nimplemented naturally within the same device structure, their use will simplify\nthe creation of spiking neural networks.\n",
        "pdf_link": "http://arxiv.org/pdf/2304.10899v1"
    },
    {
        "title": "Analog Feedback-Controlled Memristor programming Circuit for analog\n  Content Addressable Memory",
        "authors": [
            "Jiaao Yu",
            "Paul-Philipp Manea",
            "Sara Ameli",
            "Mohammad Hizzani",
            "Amro Eldebiky",
            "John Paul Strachan"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Recent breakthroughs in associative memories suggest that silicon memories\nare coming closer to human memories, especially for memristive Content\nAddressable Memories (CAMs) which are capable to read and write in analog\nvalues. However, the Program-Verify algorithm, the state-of-the-art memristor\nprogramming algorithm, requires frequent switching between verifying and\nprogramming memristor conductance, which brings many defects such as high\ndynamic power and long programming time. Here, we propose an analog\nfeedback-controlled memristor programming circuit that makes use of a novel\nlook-up table-based (LUT-based) programming algorithm. With the proposed\nalgorithm, the programming and the verification of a memristor can be performed\nin a single-direction sequential process. Besides, we also integrated a single\nproposed programming circuit with eight analog CAM (aCAM) cells to build an\naCAM array. We present SPICE simulations on TSMC 28nm process. The theoretical\nanalysis shows that 1. A memristor conductance within an aCAM cell can be\nconverted to an output boundary voltage in aCAM searching operations and 2. An\noutput boundary voltage in aCAM searching operations can be converted to a\nprogramming data line voltage in aCAM programming operations. The simulation\nresults of the proposed programming circuit prove the theoretical analysis and\nthus verify the feasibility to program memristors without frequently switching\nbetween verifying and programming the conductance. Besides, the simulation\nresults of the proposed aCAM array show that the proposed programming circuit\ncan be integrated into a large array architecture.\n",
        "pdf_link": "http://arxiv.org/pdf/2304.11030v1"
    },
    {
        "title": "Ternary Instantaneous Noise-based Logic",
        "authors": [
            "Laszlo B. Kish"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  One of the possible representations of three-valued instantaneous noise-based\nlogic is proposed. The third value is an uncertain bit value, which can be\nuseful in artificial intelligence applications. There is a forth value, too,\nthat can represent a non-existing bit (vacuum-state) that is the same (1\nnumeric value) for all bits, however that is a squeezed state common for all\nbits. Some logic gates are explored. A ternary Universe has a significant\nadvantage compared to the standard binary one: its amplitude is never zero\nduring any clock period. All the known binary logic gates work for the binary\nbit values in the same way as earlier therefore the former binary algorithms\ncan be run in the ternary system with no change and without the problems posed\nby zero values of the Universe.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.00984v2"
    },
    {
        "title": "Special Session: Neuromorphic hardware design and reliability from\n  traditional CMOS to emerging technologies",
        "authors": [
            "Fabio Pavanello",
            "Elena Ioana Vatajelu",
            "Alberto Bosio",
            "Thomas Van Vaerenbergh",
            "Peter Bienstman",
            "Benoit Charbonnier",
            "Alessio Carpegna",
            "Stefano Di Carlo",
            "Alessandro Savino"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The field of neuromorphic computing has been rapidly evolving in recent\nyears, with an increasing focus on hardware design and reliability. This\nspecial session paper provides an overview of the recent developments in\nneuromorphic computing, focusing on hardware design and reliability. We first\nreview the traditional CMOS-based approaches to neuromorphic hardware design\nand identify the challenges related to scalability, latency, and power\nconsumption. We then investigate alternative approaches based on emerging\ntechnologies, specifically integrated photonics approaches within the NEUROPULS\nproject. Finally, we examine the impact of device variability and aging on the\nreliability of neuromorphic hardware and present techniques for mitigating\nthese effects. This review is intended to serve as a valuable resource for\nresearchers and practitioners in neuromorphic computing.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.01818v1"
    },
    {
        "title": "An array of microresonators as a Photonic Extreme Learning Machine",
        "authors": [
            "Stefano Biasi",
            "Riccardo Franchi",
            "Lorenzo Cerini",
            "Lorenzo Pavesi"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Machine learning technologies have found fertile ground in optics due to its\npromising features based on speed and parallelism. Feed-forward neural networks\nare one of the most widely used machine learning algorithms due to their\nsimplicity and universal approximation capability. However, the typical\ntraining procedure, where all weights are optimized, can be time and energy\nconsuming. An alternative approach is the Extreme Learning Machine, a\nfeed-forward neural network in which only the output weights are trained, while\nthe internal connections are random. Here we present an experimental\nimplementation of a photonic extreme learning machine (PELM) in an integrated\nsilicon chip. The PELM is based on the processing of the image of the scattered\nlight by an array of 18 gratings coupled to microresonators. Light propagation\nin the microresonator array is a linear process while light detection by the\nvideo camera is a nonlinear process. Training is done offline by analyzing the\nrecorded scattered light image with a linear classifier. We provide a\nproof-of-concept demonstration of the PELM by solving both binary and analog\ntasks, and show how the performance depends on the number of microresonators\nused in the readout procedure.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.03066v2"
    },
    {
        "title": "A quantum k-nearest neighbors algorithm based on the Euclidean distance\n  estimation",
        "authors": [
            "Enrico Zardini",
            "Enrico Blanzieri",
            "Davide Pastorello"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The k-nearest neighbors (k-NN) is a basic machine learning (ML) algorithm,\nand several quantum versions of it, employing different distance metrics, have\nbeen presented in the last few years. Although the Euclidean distance is one of\nthe most widely used distance metrics in ML, it has not received much\nconsideration in the development of these quantum variants. In this article, a\nnovel quantum k-NN algorithm based on the Euclidean distance is introduced.\nSpecifically, the algorithm is characterised by a quantum encoding requiring a\nlow number of qubits and a simple quantum circuit not involving oracles,\naspects that favor its realization. In addition to the mathematical formulation\nand some complexity observations, a detailed empirical evaluation with\nsimulations is presented. In particular, the results have shown the correctness\nof the formulation, a drop in the performance of the algorithm when the number\nof measurements is limited, the competitiveness with respect to some classical\nbaseline methods in the ideal case, and the possibility of improving the\nperformance by increasing the number of measurements.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.04287v1"
    },
    {
        "title": "Scalable orthogonal delay-division multiplexed OEO artificial neural\n  network trained for TI-ADC equalization",
        "authors": [
            "Andrea Zazzi",
            "Arka Dipta Das",
            "Lukas HÃ¼ssen",
            "Renato Negra",
            "Jeremy Witzens"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  We propose a new signaling scheme for on-chip optical-electrical-optical\nartificial neural networks that utilizes orthogonal delay-division multiplexing\nand pilot-tone based self-homodyne detection. This scheme offers a more\nefficient scaling of the optical power budget with increasing network\ncomplexity. Our simulations, based on a 220 nm SOI silicon photonics\ntechnology, suggest that the network can support 31 x 31 neurons, with 961\nlinks and freely programmable weights, using a single 500 mW optical comb and\nan SNR of 21.3 dB per neuron. Moreover, it features a low sensitivity to\ntemperature fluctuations, ensuring that it can be operated outside of a\nlaboratory environment. We demonstrate the network's effectiveness in nonlinear\nequalization tasks by training it to equalize a time-interleaved ADC\narchitecture, achieving an ENOB over 4 over the entire 75 GHz ADC bandwidth. We\nanticipate that this network architecture will enable broadband and low latency\nnonlinear signal processing in practical settings such as ultra-broadband data\nconverters and real-time control systems.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.06040v2"
    },
    {
        "title": "Self-contained relaxation-based dynamical Ising machines",
        "authors": [
            "Mikhail Erementchouk",
            "Aditya Shukla",
            "Pinaki Mazumder"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Dynamical Ising machines are based on continuous dynamical systems evolving\nfrom a generic initial state to a state strongly related to the ground state of\nthe classical Ising model on a graph. Reaching the ground state is equivalent\nto finding the maximum (weighted) cut of the graph, which presents the Ising\nmachines as an alternative way to solving and investigating NP-complete\nproblems. Among the dynamical models, relaxation-based models are distinguished\nby their relations with guarantees of performance achieved in time scaling\npolynomially with the problem size. However, the terminal states of such\nmachines are essentially non-binary, necessitating special post-processing\nrelying on disparate computing. We show that an Ising machine implementing a\nspecial continuous dynamical system (called the V${}_2$ model) solves the\nrounding problem dynamically. We prove that the V${}_2$ model, starting from an\narbitrary non-binary state, terminates in a state that trivially rounds to a\nbinary state with the cut at least as big as obtained by optimal rounding of\nthe initial state. Besides showing that relaxation-based dynamical Ising\nmachines can be made self-contained, this result presents a non-Boolean\nrealization of solving a non-trivial information processing task on Ising\nmachines. Moreover, we prove that if the initial state of the V${}_2$-machine\nis a random limited amplitude perturbation of a binary state, the machine\nprogresses to a state with at least as high cut as that of the initial binary\nstate. Since the probability of improving the cut is finite, this shows that\nthe V${}_2$-machine with random agitations converges to a maximum cut state\nalmost surely.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.06414v2"
    },
    {
        "title": "Dendritic Computation through Exploiting Resistive Memory as both Delays\n  and Weights",
        "authors": [
            "Melika Payvand",
            "Simone D'Agostino",
            "Filippo Moro",
            "Yigit Demirag",
            "Giacomo Indiveri",
            "Elisa Vianello"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Biological neurons can detect complex spatio-temporal features in spiking\npatterns via their synapses spread across across their dendritic branches. This\nis achieved by modulating the efficacy of the individual synapses, and by\nexploiting the temporal delays of their response to input spikes, depending on\ntheir position on the dendrite. Inspired by this mechanism, we propose a\nneuromorphic hardware architecture equipped with multiscale dendrites, each of\nwhich has synapses with tunable weight and delay elements. Weights and delays\nare both implemented using Resistive Random Access Memory (RRAM). We exploit\nthe variability in the high resistance state of RRAM to implement a\ndistribution of delays in the millisecond range for enabling spatio-temporal\ndetection of sensory signals. We demonstrate the validity of the approach\nfollowed with a RRAM-aware simulation of a heartbeat anomaly detection task. In\nparticular we show that, by incorporating delays directly into the network, the\nnetwork's power and memory footprint can be reduced by up to 100x compared to\nequivalent state-of-the-art spiking recurrent networks with no delays.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.06941v2"
    },
    {
        "title": "Universal Mechanical Polycomputation in Granular Matter",
        "authors": [
            "Atoosa Parsa",
            "Sven Witthaus",
            "Nidhi Pashine",
            "Corey S. O'Hern",
            "Rebecca Kramer-Bottiglio",
            "Josh Bongard"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Unconventional computing devices are increasingly of interest as they can\noperate in environments hostile to silicon-based electronics, or compute in\nways that traditional electronics cannot. Mechanical computers, wherein\ninformation processing is a material property emerging from the interaction of\ncomponents with the environment, are one such class of devices. This\ninformation processing can be manifested in various physical substrates, one of\nwhich is granular matter. In a granular assembly, vibration can be treated as\nthe information-bearing mode. This can be exploited to realize \"polycomputing\":\nmaterials can be evolved such that a single grain within them can report the\nresult of multiple logical operations simultaneously at different frequencies,\nwithout recourse to quantum effects. Here, we demonstrate the evolution of a\nmaterial in which one grain acts simultaneously as two different NAND gates at\ntwo different frequencies. NAND gates are of interest as any logical operations\ncan be built from them. Moreover, they are nonlinear thus demonstrating a step\ntoward general-purpose, computationally dense mechanical computers.\nPolycomputation was found to be distributed across each evolved material,\nsuggesting the material's robustness. With recent advances in material\nsciences, hardware realization of these materials may eventually provide\ndevices that challenge the computational density of traditional computers.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.17872v1"
    },
    {
        "title": "Synthetic Aperture Radar Image Segmentation with Quantum Annealing",
        "authors": [
            "Timothe Presles",
            "Cyrille Enderli",
            "Gilles Burel",
            "El Houssain Baghious"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  In image processing, image segmentation is the process of partitioning a\ndigital image into multiple image segment. Among state-of-the-art methods,\nMarkov Random Fields (MRF) can be used to model dependencies between pixels,\nand achieve a segmentation by minimizing an associated cost function.\nCurrently, finding the optimal set of segments for a given image modeled as a\nMRF appears to be NP-hard. In this paper, we aim to take advantage of the\nexponential scalability of quantum computing to speed up the segmentation of\nSynthetic Aperture Radar images. For that purpose, we propose an hybrid quantum\nannealing classical optimization Expectation Maximization algorithm to obtain\noptimal sets of segments. After proposing suitable formulations, we discuss the\nperformances and the scalability of our approach on the D-Wave quantum\ncomputer. We also propose a short study of optimal computation parameters to\nenlighten the limits and potential of the adiabatic quantum computation to\nsolve large instances of combinatorial optimization problems.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.17954v2"
    },
    {
        "title": "I/O-efficient iterative matrix inversion with photonic integrated\n  circuits",
        "authors": [
            "Minjia Chen",
            "Yizhi Wang",
            "Chunhui Yao",
            "Adrian Wonfor",
            "Shuai Yang",
            "Richard Penty",
            "Qixiang Cheng"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Photonic integrated circuits have been extensively explored for optical\nprocessing with the aim of breaking the speed bottleneck of digital\nelectronics. However, the input/output (IO) bottleneck remains one of the key\nbarriers. Here we report a novel photonic iterative processor (PIP) for\nmatrix-inversion-intensive applications. The direct reuse of inputted data in\nthe optical domain unlocks the potential to break the IO bottleneck. We\ndemonstrate notable IO advantages with a lossless PIP for real-valued matrix\ninversion and integral-differential equation solving, as well as a coherent PIP\nwith optical loops integrated on-chip, enabling complex-valued computation and\na net inversion time of 1.2 ns. Furthermore, we estimate at least an order of\nmagnitude enhancement in IO efficiency of a PIP over photonic single-pass\nprocessors and the state-of-the-art electronic processors for reservoir\ntraining tasks and MIMO precoding tasks, indicating the huge potential of PIP\ntechnology in practical applications.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.18548v3"
    },
    {
        "title": "Quantum Circuit Optimization of Arithmetic circuits using ZX Calculus",
        "authors": [
            "Aravind Joshi",
            "Akshara Kairali",
            "Renju Raju",
            "Adithya Athreya",
            "Reena Monica P",
            "Sanjay Vishwakarma",
            "Srinjoy Ganguly"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Quantum computing is an emerging technology in which quantum mechanical\nproperties are suitably utilized to perform certain compute-intensive\noperations faster than classical computers. Quantum algorithms are designed as\na combination of quantum circuits that each require a large number of quantum\ngates, which is a challenge considering the limited number of qubit resources\navailable in quantum computing systems. Our work proposes a technique to\noptimize quantum arithmetic algorithms by reducing the hardware resources and\nthe number of qubits based on ZX calculus. We have utilised ZX calculus rewrite\nrules for the optimization of fault-tolerant quantum multiplier circuits where\nwe are able to achieve a significant reduction in the number of ancilla bits\nand T-gates as compared to the originally required numbers to achieve\nfault-tolerance. Our work is the first step in the series of arithmetic circuit\noptimization using graphical rewrite tools and it paves the way for advancing\nthe optimization of various complex quantum circuits and establishing the\npotential for new applications of the same.\n",
        "pdf_link": "http://arxiv.org/pdf/2306.02264v1"
    },
    {
        "title": "A Reference-less Slope Detection Technique in 65nm for Robust Sensing of\n  1T1R Arrays",
        "authors": [
            "Seyedhamidreza Motaman",
            "Swaroop Ghosh",
            "Jae-Won Jang",
            "Anirudh Iyengar",
            "Rekha Govindaraj",
            "Zakir Khondker"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Spin-Torque-Transfer RAM (STTRAM) is a promising technology however process\nvariation poses serious challenge to sensing. To eliminate bit-to-bit process\nvariation we propose a reference-less, destructive slope detection technique\nwhich exploits the MTJ switching from high to low state to detect memory state.\nA proof-of-concept fabricated test-chip using 96kb mimicked STTRAM bits in 65nm\ntechnology shows that slope sensing reduces failure rate by 120X in 2.5K-5K\narray@TMR=100% and 162X in 2.5K-5K@TMR=80% array compared to conventional\nvoltage sensing.\n",
        "pdf_link": "http://arxiv.org/pdf/2306.03972v1"
    },
    {
        "title": "General Spatial Photonic Ising Machine Based on Interaction Matrix\n  Eigendecomposition Method",
        "authors": [
            "Shaomeng Wang",
            "Wenjia Zhang",
            "Xin Ye",
            "Zuyuan He"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The spatial photonic Ising machine has achieved remarkable advancements in\nsolving combinatorial optimization problems. However, it still remains a huge\nchallenge to flexibly mapping an arbitrary problem to Ising model. In this\npaper, we propose a general spatial photonic Ising machine based on interaction\nmatrix eigendecomposition method. Arbitrary interaction matrix can be\nconfigured in the two-dimensional Fourier transformation based spatial photonic\nIsing model by using values generated by matrix eigendecomposition. The error\nin the structural representation of the Hamiltonian decreases substantially\nwith the growing number of eigenvalues utilized to form the Ising machine. In\ncombination with the optimization algorithm, as low as 65% of the eigenvalues\nis required by intensity modulation to guarantee the best probability of\noptimal solution for a 20-vertex graph Max-cut problem, and this probability\ndecreases to below 20% for zero best chance. Our work provides a viable\napproach for spatial photonic Ising machines to solve arbitrary combinatorial\noptimization problems with the help of multi-dimensional optical property.\n",
        "pdf_link": "http://arxiv.org/pdf/2306.10076v2"
    },
    {
        "title": "Provable Routing Analysis of Programmable Photonics",
        "authors": [
            "Zhengqi Gao",
            "Xiangfeng Chen",
            "Zhengxing Zhang",
            "Chih-Yu Lai",
            "Uttara Chakraborty",
            "Wim Bogaerts",
            "Duane S. Boning"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Programmable photonic integrated circuits (PPICs) are an emerging technology\nrecently proposed as an alternative to custom-designed application-specific\nintegrated photonics. Light routing is one of the most important functions that\nneed to be realized on a PPIC. Previous literature has investigated the light\nrouting problem from an algorithmic or experimental perspective, e.g., adopting\ngraph theory to route an optical signal. In this paper, we also focus on the\nlight routing problem, but from a complementary and theoretical perspective, to\nanswer questions about what is possible to be routed. Specifically, we\ndemonstrate that not all path lengths (defined as the number of tunable basic\nunits that an optical signal traverses) can be realized on a square-mesh PPIC,\nand a rigorous realizability condition is proposed and proved. We further\nconsider multi-path routing, where we provide an analytical expression on path\nlength sum, upper bounds on path length mean/variance, and the maximum number\nof realizable paths. All of our conclusions are proven mathematically.\nIllustrative potential optical applications using our observations are also\npresented.\n",
        "pdf_link": "http://arxiv.org/pdf/2306.12607v1"
    },
    {
        "title": "Logical circuits in colloids",
        "authors": [
            "Nic Roberts",
            "Noushin Raeisi Kheirabadi",
            "Michail-Antisthenis Tsompanas",
            "Alessandro Chiolerio",
            "Marco Crepaldi",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Colloid-based computing devices offer remarkable fault tolerance and\nadaptability to varying environmental conditions due to their amorphous\nstructure. An intriguing observation is that a colloidal suspension of ZnO\nnanoparticles in DMSO exhibits reconfiguration when exposed to electrical\nstimulation and produces spikes of electrical potential in response. This study\npresents a novel laboratory prototype of a ZnO colloidal computer, showcasing\nits capability to implement various Boolean functions featuring two, four, and\neight inputs. During our experiments, we input binary strings into the colloid\nmixture, where a logical ``True\" state is represented by an impulse of an\nelectrical potential. In contrast, the absence of the electrical impulse\ndenotes a logical ``False\" state. The electrical responses of the colloid\nmixture are recorded, allowing us to extract truth tables from the recordings.\nThrough this methodological approach, we demonstrate the successful\nimplementation of a wide range of logical functions using colloidal mixtures.\nWe provide detailed distributions of the logical functions discovered and offer\nspeculation on the potential impacts of our findings on future and emerging\nunconventional computing technologies. This research highlights the exciting\npossibilities of colloid-based computing and paves the way for further\nadvancements.\n",
        "pdf_link": "http://arxiv.org/pdf/2307.02664v1"
    },
    {
        "title": "Real-time Trading System based on Selections of Potentially Profitable,\n  Uncorrelated, and Balanced Stocks by NP-hard Combinatorial Optimization",
        "authors": [
            "Kosuke Tatsumura",
            "Ryo Hidaka",
            "Jun Nakayama",
            "Tomoya Kashimata",
            "Masaya Yamasaki"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Financial portfolio construction problems are often formulated as quadratic\nand discrete (combinatorial) optimization that belong to the nondeterministic\npolynomial time (NP)-hard class in computational complexity theory. Ising\nmachines are hardware devices that work in quantum-mechanical/quantum-inspired\nprinciples for quickly solving NP-hard optimization problems, which potentially\nenable making trading decisions based on NP-hard optimization in the time\nconstraints for high-speed trading strategies. Here we report a real-time stock\ntrading system that determines long(buying)/short(selling) positions through\nNP-hard portfolio optimization for improving the Sharpe ratio using an embedded\nIsing machine based on a quantum-inspired algorithm called simulated\nbifurcation. The Ising machine selects a balanced (delta-neutral) group of\nstocks from an $N$-stock universe according to an objective function involving\nmaximizing instantaneous expected returns defined as deviations from\nvolume-weighted average prices and minimizing the summation of statistical\ncorrelation factors (for diversification). It has been demonstrated in the\nTokyo Stock Exchange that the trading strategy based on NP-hard portfolio\noptimization for $N$=128 is executable with the FPGA (field-programmable gate\narray)-based trading system with a response latency of 164 $\\mu$s.\n",
        "pdf_link": "http://arxiv.org/pdf/2307.06339v1"
    },
    {
        "title": "An Exploration of the Impact of Mapping Style and Device Roadmap on\n  Simulated ReRAM Architectures for Neuromorphic Computing",
        "authors": [
            "Enrico F. Persico"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  This paper investigates the relationship between mapping style and device\nroadmap in Resistive Random Access Memory (ReRAM) architectures for\nneuromorphic computing. The study leverages simulations using DNN+NeuroSim to\nevaluate the impact of different parameters on chip performance, including\nlatency, energy consumption, and overall system efficiency. The results\ndemonstrate that novel mapping techniques and a high-performance (HP) device\nroadmap are optimal if energy and speed considerations are weighted equally.\nThis is because as the study demonstrates, HP devices provide a latency cut\nthat outsizes the energy cost. Additionally, adopting novel mapping in the\ndevice cuts latency by nearly 30% while being slightly more energy efficient.\nThe findings highlight the importance of considering mapping style and device\nroadmap in optimizing ReRAM architectures for neuromorphic computing, which may\ncontribute to advancing the practical implementation of ReRAM in computational\nsystems.\n",
        "pdf_link": "http://arxiv.org/pdf/2307.07056v1"
    },
    {
        "title": "Scaling Limits of Memristor-Based Routers for Asynchronous Neuromorphic\n  Systems",
        "authors": [
            "Junren Chen",
            "Siyao Yang",
            "Huaqiang Wu",
            "Giacomo Indiveri",
            "Melika Payvand"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Multi-core neuromorphic systems typically use on-chip routers to transmit\nspikes among cores. These routers require significant memory resources and\nconsume a large part of the overall system's energy budget. A promising\nalternative approach to using standard CMOS and SRAM-based routers is to\nexploit the features of memristive crossbar arrays and use them as programmable\nswitch-matrices that route spikes. However, the scaling of these crossbar\narrays presents physical challenges, such as \"IR drop\" on the metal lines due\nto the parasitic resistance, and leakage current accumulation on multiple\nactive memristors in their \"off\" state. While reliability challenges of this\ntype have been extensively studied in synchronous systems for compute-in-memory\nmatrix-vector multiplication (MVM) accelerators and storage class memory,\nlittle effort has been devoted so far to characterizing the scaling limits of\nmemristor-based crossbar routers. Here, we study the challenges of memristive\ncrossbar arrays, when used as routing channels to transmit spikes in\nasynchronous Spiking Neural Network (SNN) hardware. We validate our analytical\nfindings with experimental results obtained from a 4K-ReRAM chip which\ndemonstrates its functionality as a routing crossbar. We determine the\nfunctionality bounds on the routing due to the IR drop and leak problem, based\non theoretical modeling, circuit simulations for a 22nm FDSOI technology, and\nexperimental measurements. This work highlights the limitations of this\napproach and provides useful guidelines for engineering the memristor device\nproperties in memristive crossbar routers for multi-core asynchronous\nneuromorphic systems.\n",
        "pdf_link": "http://arxiv.org/pdf/2307.08116v2"
    },
    {
        "title": "Using the IBM Analog In-Memory Hardware Acceleration Kit for Neural\n  Network Training and Inference",
        "authors": [
            "Manuel Le Gallo",
            "Corey Lammie",
            "Julian Buechel",
            "Fabio Carta",
            "Omobayode Fagbohungbe",
            "Charles Mackin",
            "Hsinyu Tsai",
            "Vijay Narayanan",
            "Abu Sebastian",
            "Kaoutar El Maghraoui",
            "Malte J. Rasch"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Analog In-Memory Computing (AIMC) is a promising approach to reduce the\nlatency and energy consumption of Deep Neural Network (DNN) inference and\ntraining. However, the noisy and non-linear device characteristics, and the\nnon-ideal peripheral circuitry in AIMC chips, require adapting DNNs to be\ndeployed on such hardware to achieve equivalent accuracy to digital computing.\nIn this tutorial, we provide a deep dive into how such adaptations can be\nachieved and evaluated using the recently released IBM Analog Hardware\nAcceleration Kit (AIHWKit), freely available at https://github.com/IBM/aihwkit.\nThe AIHWKit is a Python library that simulates inference and training of DNNs\nusing AIMC. We present an in-depth description of the AIHWKit design,\nfunctionality, and best practices to properly perform inference and training.\nWe also present an overview of the Analog AI Cloud Composer, a platform that\nprovides the benefits of using the AIHWKit simulation in a fully managed cloud\nsetting along with physical AIMC hardware access, freely available at\nhttps://aihw-composer.draco.res.ibm.com. Finally, we show examples on how users\ncan expand and customize AIHWKit for their own needs. This tutorial is\naccompanied by comprehensive Jupyter Notebook code examples that can be run\nusing AIHWKit, which can be downloaded from\nhttps://github.com/IBM/aihwkit/tree/master/notebooks/tutorial.\n",
        "pdf_link": "http://arxiv.org/pdf/2307.09357v2"
    },
    {
        "title": "Towards fully integrated photonic backpropagation training and inference\n  using on-chip nonlinear activation and gradient functions",
        "authors": [
            "Farshid Ashtiani",
            "Mohamad Hossein Idjadi"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Gradient descent-based backpropagation training is widely used in many neural\nnetwork systems. However, photonic implementation of such method is not\nstraightforward mainly since having both the nonlinear activation function and\nits gradient using standard integrated photonic components is challenging.\nHere, we demonstrate the realization of two commonly used neural nonlinear\nactivation functions and their gradients on a silicon photonic platform. Our\nmethod leverages the nonlinear electro-optic response of a micro-disk\nmodulator. As a proof of concept, the experimental results are incorporated\ninto a neural network simulation platform to classify MNIST handwritten digits\ndataset where we classification accuracies of more than 97\\% are achieved that\nare on par with those of ideal nonlinearities and gradients.\n",
        "pdf_link": "http://arxiv.org/pdf/2307.10179v1"
    },
    {
        "title": "Reconfigurable cascaded thermal neuristors for neuromorphic computing",
        "authors": [
            "Erbin Qiu",
            "Yuan-Hang Zhang",
            "Massimiliano Di Ventra",
            "Ivan K. Schuller"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  While the complementary metal-oxide semiconductor (CMOS) technology is the\nmainstream for the hardware implementation of neural networks, we explore an\nalternative route based on a new class of spiking oscillators we call thermal\nneuristors, which operate and interact solely via thermal processes. Utilizing\nthe insulator-to-metal transition in vanadium dioxide, we demonstrate a wide\nvariety of reconfigurable electrical dynamics mirroring biological neurons.\nNotably, inhibitory functionality is achieved just in a single oxide device,\nand cascaded information flow is realized exclusively through thermal\ninteractions. To elucidate the underlying mechanisms of the neuristors, a\ndetailed theoretical model is developed, which accurately reflects the\nexperimental results. This study establishes the foundation for scalable and\nenergy-efficient thermal neural networks, fostering progress in brain-inspired\ncomputing.\n",
        "pdf_link": "http://arxiv.org/pdf/2307.11256v2"
    },
    {
        "title": "SPICE Modeling of Memcomputing Logic Gates",
        "authors": [
            "Y. V. Pershin"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Memcomputing logic gates generalize the traditional Boolean logic gates for\noperation in the reverse direction. According to the literature, this\nfunctionality enables the efficient solution of computationally-intensive\nproblems including factorization and NP-complete problems. To approach the\ndeployment of memcomputing gates in hardware, this paper introduces SPICE\nmodels of memcomputing logic gates following their original definition. Using\nthese models, we demonstrate the behavior of single gates as well as small\nself-organizing circuits. We also correct some inconsistencies in the prior\nliterature. Importantly, the correct schematics of dynamic correction module is\nreported here for the first time. Our work makes memcomputing more accessible\nto those who are interested in this emerging computing technology.\n",
        "pdf_link": "http://arxiv.org/pdf/2307.14505v1"
    },
    {
        "title": "Artificial Intelligence for Molecular Communication",
        "authors": [
            "Max Bartunik",
            "Jens Kirchner",
            "Oliver Keszocze"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Molecular communication is a novel approach for data transmission between\nminiaturized devices, especially in contexts where electrical signals are to be\navoided. The communication is based on sending molecules (or other particles)\nat nano scale through channel instead sending electrons over a wire. Molecular\ncommunication devices have a large potential in medical applications as they\noffer an alternative to antenna-based transmission systems that may not be\napplicable due to size, temperature, or radiation constraints. The\ncommunication is achieved by transforming a digital signal into concentrations\nof molecules. These molecules are then detected at the other end of the\ncommunication channel and transformed back into a digital signal. Accurately\nmodeling the transmission channel is often not possible which may be due to a\nlack of data or time-varying parameters of the channel (e. g., the movements of\na person wearing a medical device). This makes demodulation of the signal very\ndifficult. Many approaches for demodulation have been discussed with one\nparticular approach having tremendous success: artificial neural networks.\nThese networks imitate the decision process in the human brain and are capable\nof reliably classifying noisy input data. Training such a network relies on a\nlarge set of training data. As molecular communication as a technology is still\nin its early development phase, this data is not always readily available. We\ndiscuss neural network-based demodulation approaches relying on synthetic data\nbased on theoretical channel models as well as works using actual measurements\nproduced by a prototype test bed. In this work, we give a general overview over\nthe field molecular communication, discuss the challenges in the demodulations\nprocess of transmitted signals, and present approaches to these challenges that\nare based on artificial neural networks.\n",
        "pdf_link": "http://arxiv.org/pdf/2308.02812v1"
    },
    {
        "title": "Hardware Architecture for a Quantum Computer Trusted Execution\n  Environment",
        "authors": [
            "Theodoros Trochatos",
            "Chuanqi Xu",
            "Sanjay Deshpande",
            "Yao Lu",
            "Yongshan Ding",
            "Jakub Szefer"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The cloud-based environments in which today's and future quantum computers\nwill operate, raise concerns about the security and privacy of user's\nintellectual property. Quantum circuits submitted to cloud-based quantum\ncomputer providers represent sensitive or proprietary algorithms developed by\nusers that need protection. Further, input data is hard-coded into the\ncircuits, and leakage of the circuits can expose users' data. To help protect\nusers' circuits and data from possibly malicious quantum computer cloud\nproviders, this work presented the first hardware architecture for a trusted\nexecution environment for quantum computers. To protect the user's circuits and\ndata, the quantum computer control pulses are obfuscated with decoy control\npulses. While digital data can be encrypted, analog control pulses cannot and\nthis paper proposed the novel decoy pulse approach to obfuscate the analog\ncontrol pulses. The proposed decoy pulses can easily be added to the software\nby users. Meanwhile, the hardware components of the architecture proposed in\nthis paper take care of eliminating, i.e. attenuating, the decoy pulses inside\nthe superconducting quantum computer's dilution refrigerator before they reach\nthe qubits. The hardware architecture also contains tamper-resistant features\nto protect the trusted hardware and users' information. The work leverages a\nnew metric of variational distance to analyze the impact and scalability of\nhardware protection. The variational distance of the circuits protected with\nour scheme, compared to unprotected circuits, is in the range of only $0.16$ to\n$0.26$. This work demonstrates that protection from possibly malicious cloud\nproviders is feasible and all the hardware components needed for the proposed\narchitecture are available today.\n",
        "pdf_link": "http://arxiv.org/pdf/2308.03897v1"
    },
    {
        "title": "Comprehensive Benchmarking of Binary Neural Networks on NVM Crossbar\n  Architectures",
        "authors": [
            "Ruirong Huang",
            "Zichao Yue",
            "Caroline Huang",
            "Janarbek Matai",
            "Zhiru Zhang"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Non-volatile memory (NVM) crossbars have been identified as a promising\ntechnology, for accelerating important machine learning operations, with\nmatrix-vector multiplication being a key example. Binary neural networks (BNNs)\nare especially well-suited for use with NVM crossbars due to their use of a\nlow-bitwidth representation for both activations and weights. However, the\naggressive quantization of BNNs can result in suboptimal accuracy, and the\nanalog effects of NVM crossbars can further degrade the accuracy during\ninference.\n  This paper presents a comprehensive study that benchmarks BNNs trained and\nvalidated on ImageNet and deployed on NeuroSim, a simulator for\nNVM-crossbar-based PIM architecture. Our study analyzes the impact of various\nparameters, such as input precision and ADC resolution, on both the accuracy of\nthe inference and the hardware performance metrics. We have found that an ADC\nresolution of 8-bit with an input precision of 4-bit achieves near-optimal\naccuracy compared to the original BNNs. In addition, we have identified\nbottleneck components in the PIM architecture that affect area, latency, and\nenergy consumption, and we demonstrate the impact that different BNN layers\nhave on hardware performance.\n",
        "pdf_link": "http://arxiv.org/pdf/2308.06227v1"
    },
    {
        "title": "Redundancy-free integrated optical convolver for optical neural networks\n  based on arrayed waveguide grating",
        "authors": [
            "Shiji Zhang",
            "Haojun Zhou",
            "Bo Wu",
            "Xueyi Jiang",
            "Dingshan Gao",
            "Jing Xu",
            "Jianji Dong",
            "Xinliang Zhang"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Optical neural networks (ONNs) have gained significant attention due to their\npotential for high-speed and energy-efficient computation in artificial\nintelligence. The implementation of optical convolutions plays a vital role in\nONNs, as they are fundamental operations within neural network architectures.\nHowever, state-of-the-art convolution architectures often suffer from redundant\ninputs, leading to substantial resource waste. Here, we propose an integrated\noptical convolution architecture that leverages the inherent routing principles\nof arrayed waveguide grating (AWG) to execute the sliding of convolution kernel\nand summation of results. M*N multiply-accumulate (MAC) operations are\nfacilitated by M+N units within a single clock cycle, thus eliminating the\nredundancy. In the experiment, we achieved 5-bit precision and 91.9% accuracy\nin the handwritten digit recognition task confirming the reliability of our\napproach. Its redundancy-free architecture, low power consumption, high compute\ndensity (8.53 teraOP mm^-2 s^-1) and scalability make it a valuable\ncontribution to the field of optical neural networks, thereby paving the way\nfor future advancements in high-performance computing and artificial\nintelligence applications.\n",
        "pdf_link": "http://arxiv.org/pdf/2308.08236v2"
    },
    {
        "title": "Eight-input optical programmable logic array enabled by parallel\n  spectrum modulation",
        "authors": [
            "Wenkai Zhang",
            "Bo Wu",
            "Junwei Cheng",
            "Hailong Zhou",
            "Jianji Dong",
            "Dongmei Huang",
            "P. K. A. Wai",
            "Xinliang Zhang"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Despite over 40 years' development of optical logic computing, the studies\nhave been still struggling to support more than four operands, since the high\nparallelism of light has not been fully leveraged blocked by the optical\nnonlinearity and redundant input modulation in existing methods. Here, we\npropose a scalable multi-input optical programmable logic array (PLA) with\nminimal logical input, enabled by parallel spectrum modulation. By making full\nuse of the wavelength resource, an eight-input PLA is experimentally\ndemonstrated, and there are 2^256 possible combinations of generated logic\ngates. Various complex logic fuctions, such as 8-256 decoder, 4-bit comparator,\nadder and multiplier are experimentally demonstrated via leveraging the PLA.\nThe scale of PLA can be further extended by fully using the dimensions of\nwavelength and space. As an example, a nine-input PLA is implemented to realize\nthe two-dimensional optical cellular automaton for the first time and perform\nConway's Game of Life to simulate the evolutionary process of cells. Our work\nsignificantly alleviates the challenge of extensibility of optical logic\ndevices, opening up new avenues for future large-scale, high-speed and\nenergy-efficient optical digital computing.\n",
        "pdf_link": "http://arxiv.org/pdf/2308.12318v1"
    },
    {
        "title": "MemSPICE: Automated Simulation and Energy Estimation Framework for\n  MAGIC-Based Logic-in-Memory",
        "authors": [
            "Simranjeet Singh",
            "Chandan Kumar Jha",
            "Ankit Bende",
            "Vikas Rana",
            "Sachin Patkar",
            "Rolf Drechsler",
            "Farhad Merchant"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Existing logic-in-memory (LiM) research is limited to generating mappings and\nmicro-operations. In this paper, we present~\\emph{MemSPICE}, a novel framework\nthat addresses this gap by automatically generating both the netlist and\ntestbench needed to evaluate the LiM on a memristive crossbar. MemSPICE goes\nbeyond conventional approaches by providing energy estimation scripts to\ncalculate the precise energy consumption of the testbench at the SPICE level.\nWe propose an automated framework that utilizes the mapping obtained from the\nSIMPLER tool to perform accurate energy estimation through SPICE simulations.\nTo the best of our knowledge, no existing framework is capable of generating a\nSPICE netlist from a hardware description language. By offering a comprehensive\nsolution for SPICE-based netlist generation, testbench creation, and accurate\nenergy estimation, MemSPICE empowers researchers and engineers working on\nmemristor-based LiM to enhance their understanding and optimization of energy\nusage in these systems. Finally, we tested the circuits from the ISCAS'85\nbenchmark on MemSPICE and conducted a detailed energy analysis.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.04868v1"
    },
    {
        "title": "P2LSG: Powers-of-2 Low-Discrepancy Sequence Generator for Stochastic\n  Computing",
        "authors": [
            "Mehran Shoushtari Moghadam",
            "Sercan Aygun",
            "Mohsen Riahi Alam",
            "M. Hassan Najafi"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Stochastic Computing (SC) is an unconventional computing paradigm processing\ndata in the form of random bit-streams. The accuracy and energy efficiency of\nSC systems highly depend on the stochastic number generator (SNG) unit that\nconverts the data from conventional binary to stochastic bit-streams. Recent\nwork has shown significant improvement in the efficiency of SC systems by\nemploying low-discrepancy (LD) sequences such as Sobol and Halton sequences in\nthe SNG unit. Still, the usage of many well-known random sequences for SC\nremains unexplored. This work studies some new random sequences for potential\napplication in SC. Our design space exploration proposes a promising random\nnumber generator for accurate and energy-efficient SC. We propose P2LSG, a\nlow-cost and energy-efficient Low-discrepancy Sequence Generator derived from\nPowers-of-2 VDC (Van der Corput) sequences. We evaluate the performance of our\nnovel bit-stream generator for two SC image and video processing case studies:\nimage scaling and scene merging. For the scene merging task, we propose a novel\nSC design for the first time. Our experimental results show higher accuracy and\nlower hardware cost and energy consumption compared to the state-of-the-art.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.05235v2"
    },
    {
        "title": "Compact and Low-Loss PCM-based Silicon Photonic MZIs for Photonic Neural\n  Networks",
        "authors": [
            "Amin Shafiee",
            "Sanmitra Banerjee",
            "Benoit Charbonnier",
            "Sudeep Pasricha",
            "Mahdi Nikdast"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  We present an optimized Mach-Zehnder Interferometer (MZI) with phase change\nmaterials for photonic neural networks (PNNs). With 0.2 dB loss, -38 dB\ncrosstalk, and length of 52 micrometer, the designed MZI significantly improves\nthe scalability and accuracy of PNNs under loss and crosstalk.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.06579v1"
    },
    {
        "title": "Scalable Multiuser Immersive Communications with Multi-numerology and\n  Mini-slot",
        "authors": [
            "Ming Hu",
            "Jiazhi Peng",
            "Lifeng Wang",
            "Kai-Kit Wong"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  This paper studies multiuser immersive communications networks in which\ndifferent user equipment may demand various extended reality (XR) services. In\nsuch heterogeneous networks, time-frequency resource allocation needs to be\nmore adaptive since XR services are usually multi-modal and latency-sensitive.\nTo this end, we develop a scalable time-frequency resource allocation method\nbased on multi-numerology and mini-slot. To appropriately determining the\ndiscrete parameters of multi-numerology and mini-slot for multiuser immersive\ncommunications, the proposed method first presents a novel flexible\ntime-frequency resource block configuration, then it leverages the deep\nreinforcement learning to maximize the total quality-of-experience (QoE) under\ndifferent users' QoE constraints. The results confirm the efficiency and\nscalability of the proposed time-frequency resource allocation method.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.08906v2"
    },
    {
        "title": "QuBEC: Boosting Equivalence Checking for Quantum Circuits with QEC\n  Embedding",
        "authors": [
            "Chao Lu",
            "Navnil Choudhury",
            "Utsav Banerjee",
            "Abdullah Ash Saki",
            "Kanad Basu"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Quantum computing has proven to be capable of accelerating many algorithms by\nperforming tasks that classical computers cannot. Currently, Noisy Intermediate\nScale Quantum (NISQ) machines struggle from scalability and noise issues to\nrender a commercial quantum computer. However, the physical and software\nimprovements of a quantum computer can efficiently control quantum gate noise.\nAs the complexity of quantum algorithms and implementation increases, software\ncontrol of quantum circuits may lead to a more intricate design. Consequently,\nthe verification of quantum circuits becomes crucial in ensuring the\ncorrectness of the compilation, along with other processes, including quantum\nerror correction and assertions, that can increase the fidelity of quantum\ncircuits. In this paper, we propose a Decision Diagram-based quantum\nequivalence checking approach, QuBEC, that requires less latency compared to\nexisting techniques, while accounting for circuits with quantum error\ncorrection redundancy. Our proposed methodology reduces verification time on\ncertain benchmark circuits by up to $271.49 \\times$, while the number of\nDecision Diagram nodes required is reduced by up to $798.31 \\times$, compared\nto state-of-the-art strategies. The proposed QuBEC framework can contribute to\nthe advancement of quantum computing by enabling faster and more efficient\nverification of quantum circuits, paving the way for the development of larger\nand more complex quantum algorithms.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.10728v1"
    },
    {
        "title": "Design of a Superconducting Multiflux Non-Destructive Readout Memory\n  Unit",
        "authors": [
            "Beyza Zeynep Ucpinar",
            "Yasemin Kopur",
            "Mustafa Altay Karamuftuoglu",
            "Sasan Razmkhah",
            "Massoud Pedram"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Due to low power consumption and high-speed performance, superconductor\ncircuit technology has emerged as an attractive and compelling post-CMOS\ntechnology candidate. However, the design of dense memory circuits presents a\nsignificant challenge, especially for tasks that demand substantial memory\nresources. While superconductor memory cells offer impressive speed, their\nlimited density is the primary yet-to-be-solved challenge. This study tackles\nthis challenge head-on by introducing a novel design for a Non-Destructive\nReadout (NDRO) memory unit with single or multi-fluxon storage capabilities\nwithin the same circuit architecture. Notably, single storage demonstrates a\ncritical margin exceeding 20\\%, and multi-fluxon storage demonstrates 64\\%,\nensuring reliable and robust operation even in the face of process variations.\nThese memory units exhibit high clock frequencies of 10GHz. The proposed\ncircuits offer compelling characteristics, including rapid data propagation and\nminimal data refreshment requirements, while effectively addressing the density\nconcerns associated with superconductor memory, doubling the memory capacity\nwhile maintaining the high throughput speed.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.14613v2"
    },
    {
        "title": "Behaviors of QCA Inverter due to Cell Displacement and Temperature\n  Variation",
        "authors": [
            "Angshuman Khan",
            "Surajit Sur",
            "Chiradeep Mukherjee",
            "Aninda Sankar Sukla",
            "Ratna Chakrabarty"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Quantum dot Cellular Automata (QCA) is the emerging area in the field of\nnanotechnology. Inverter is a fundamental logic primitive in QCA. Molecular,\nsemiconductor, magnetic, and metallic QCA are main methodology in the\nfabrication of quantum cell. While all types of QCA work on room temperature,\nmetallic one is not suitable in normal temperature. So temperature plays a\nsignificant role in QCA circuit. In this paper, the effect of temperature in\ntwo-cell conventional inverter and recently proposed three-cell high polarized\ninverter has been discussed. The polarization and Kink energy of QCA circuit is\ninfluenced due to the change of distance between two cells. This paper clearly\nmentioned the variation of polarization and kink energy of QCA inverter due to\ncell displacement. Finally this paper makes a comparison between the\nconventional two-cell inverter and recently proposed three-cell inverter. The\nsimulation tool QCADesigner has been used to study the effects of QCA\n",
        "pdf_link": "http://arxiv.org/pdf/2310.09734v1"
    },
    {
        "title": "Neuromorphic weighted sum with magnetic skyrmions",
        "authors": [
            "Tristan da CÃ¢mara Santa Clara Gomes",
            "Yanis Sassi",
            "DÃ©dalo Sanz-HernÃ¡ndez",
            "Sachin Krishnia",
            "Sophie Collin",
            "Marie-Blandine Martin",
            "Pierre Seneor",
            "Vincent Cros",
            "Julie Grollier",
            "Nicolas Reyren"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Integrating magnetic skyrmion properties into neuromorphic computing promises\nadvancements in hardware efficiency and computational power. However, a\nscalable implementation of the weighted sum of neuron signals, a core operation\nin neural networks, has yet to be demonstrated. In this study, we exploit the\nnon-volatile and particle-like characteristics of magnetic skyrmions, akin to\nsynaptic vesicles and neurotransmitters, to perform this weighted sum operation\nin a compact, biologically-inspired manner. To this aim, skyrmions are\nelectrically generated in numbers proportional to the input with an efficiency\ngiven by a non-volatile weight. These chiral particles are then directed using\nlocalized current injections to a location where their presence is quantified\nthrough non-perturbative electrical measurements. Our experimental\ndemonstration, currently with two inputs, can be scaled to accommodate multiple\ninputs and outputs using a crossbar array design, potentially nearing the\nenergy efficiency observed in biological systems.\n",
        "pdf_link": "http://arxiv.org/pdf/2310.16909v1"
    },
    {
        "title": "Memristor-based hardware and algorithms for higher-order Hopfield\n  optimization solver outperforming quadratic Ising machines",
        "authors": [
            "Mohammad Hizzani",
            "Arne Heittmann",
            "George Hutchinson",
            "Dmitrii Dobrynin",
            "Thomas Van Vaerenbergh",
            "Tinish Bhattacharya",
            "Adrien Renaudineau",
            "Dmitri Strukov",
            "John Paul Strachan"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Ising solvers offer a promising physics-based approach to tackle the\nchallenging class of combinatorial optimization problems. However, typical\nsolvers operate in a quadratic energy space, having only pair-wise coupling\nelements which already dominate area and energy. We show that such\nquadratization can cause severe problems: increased dimensionality, a rugged\nsearch landscape, and misalignment with the original objective function. Here,\nwe design and quantify a higher-order Hopfield optimization solver, with 28nm\nCMOS technology and memristive couplings for lower area and energy\ncomputations. We combine algorithmic and circuit analysis to show quantitative\nadvantages over quadratic Ising Machines (IM)s, yielding 48x and 72x reduction\nin time-to-solution (TTS) and energy-to-solution (ETS) respectively for Boolean\nsatisfiability problems of 150 variables, with favorable scaling.\n",
        "pdf_link": "http://arxiv.org/pdf/2311.01171v1"
    },
    {
        "title": "Static Virus Spread Algorithm for DNA Sequence Design",
        "authors": [
            "Yao Yao",
            "Xun Zhang",
            "Xin Liu",
            "Yuan Liu",
            "Xiaokang Zhang",
            "Qiang Zhang"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  DNA is not only the genetic material of life, but also a favorable material\nfor a new computing model. Various research works based on DNA computing have\nbeen carried out in recent years. DNA sequence design is the foundation of such\nresearch. The sequence quality directly affects the universality, robustness,\nand stability of DNA computing. How to design DNA sequences depends on the\nbiological properties and target requirements, which is a typical combinatorial\noptimization problem. In this paper, in order to design DNA sequences with\nhigh-quality, we propose a novel meta-heuristic evolutionary algorithm, termed\nthe static virus spread algorithm (SVS). Through this algorithm, we focus on\nthe constraints of universal DNA sequence design and produce a large number of\nDNA sequences with non-complementarity and small difference in melting\ntemperature as the objectives, and fully considering the balanced proportion of\nthe four bases. The computer simulation and polyacrylamide gel electrophoresis\nexperiments show that the high-quality DNA sequences designed by this algorithm\nare effective, which is expected to provide a convenient tool for sequence\npreparation before DNA biochemical operations.\n",
        "pdf_link": "http://arxiv.org/pdf/2311.02120v1"
    },
    {
        "title": "A Nonlinear Analysis Software Toolkit for Biomechanical Data",
        "authors": [
            "Shifat Sarwar",
            "Aaron Likens",
            "Nick Stergiou",
            "Spyridon Mastorakis"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  In this paper, we present a nonlinear analysis software toolkit, which can\nhelp in biomechanical gait data analysis by implementing various nonlinear\nstatistical analysis algorithms. The toolkit is proposed to tackle the need for\nan easy-to-use and friendly analyzer for gait data where algorithms seem\ncomplex to implement in software and execute. With the availability of our\ntoolkit, people without programming knowledge can run the analysis to receive\nhuman gait data analysis results. Our toolkit includes the implementation of\nseveral nonlinear analysis algorithms, while it is also possible for users with\nprogramming experience to expand its scope by implementing and adding more\nalgorithms to the toolkit. Currently, the toolkit supports MatLab bindings\nwhile being developed in Python. The toolkit can seamlessly run as a background\nprocess to analyze hundreds of different gait data and produce analysis\noutcomes and figures that illustrate these results.\n",
        "pdf_link": "http://arxiv.org/pdf/2311.06723v1"
    },
    {
        "title": "Ensembles of Quantum Classifiers",
        "authors": [
            "Emiliano Tolotti",
            "Enrico Zardini",
            "Enrico Blanzieri",
            "Davide Pastorello"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  In the current era, known as Noisy Intermediate-Scale Quantum (NISQ),\nencoding large amounts of data in the quantum devices is challenging and the\nimpact of noise significantly affects the quality of the obtained results. A\nviable approach for the execution of quantum classification algorithms is the\nintroduction of a well-known machine learning paradigm, namely, the ensemble\nmethods. Indeed, the ensembles combine multiple internal classifiers, which are\ncharacterized by compact sizes due to the smaller data subsets used for\ntraining, to achieve more accurate and robust prediction performance. In this\nway, it is possible to reduce the qubits requirements with respect to a single\nlarger classifier while achieving comparable or improved performance. In this\nwork, we present an implementation and an extensive empirical evaluation of\nensembles of quantum classifiers for binary classification, with the purpose of\nproviding insights into their effectiveness, limitations, and potential for\nenhancing the performance of basic quantum models. In particular, three\nclassical ensemble methods and three quantum classifiers have been taken into\naccount here. Hence, the scheme that has been implemented (in Python) has a\nhybrid nature. The results (obtained on real-world datasets) have shown an\naccuracy advantage for the ensemble techniques with respect to the single\nquantum classifiers, and also an improvement in robustness. In fact, the\nensembles have turned out to be able to mitigate both unsuitable data\nnormalizations and repeated measurement inaccuracies, making quantum\nclassifiers more stable.\n",
        "pdf_link": "http://arxiv.org/pdf/2311.09750v1"
    },
    {
        "title": "Application of Reconfigurable All-Optical Activation Unit based on\n  Optical Injection into Bistable Fabry-PÃ©rot Laser in Multilayer\n  Perceptron Neural Networks",
        "authors": [
            "Jasna V. Crnjanski",
            "Isidora TeofiloviÄ",
            "Marko M. KrstiÄ",
            "Dejan M. GvozdiÄ"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  In this paper we theoretically investigate application of a bistable\nFabry-P\\'{e}rot semiconductor laser under optical-injection as all-optical\nactivation unit for multilayer perceptron optical neural networks. The proposed\ndevice is programmed to provide reconfigurable sigmoid-like activation\nfunctions with adjustable thresholds and saturation points and benchmarked on\nmachine learning image recognition problems. Due to the reconfigurability of\nthe activation unit, the accuracy can be increased by up to 2% simply by\nadjusting the control parameter of the activation unit to suit the specific\nproblem. For a simple two-layer perceptron neural network, we achieve inference\naccuracies of up to 95% and 85%, for the MNIST and Fashion-MNIST datasets,\nrespectively.\n",
        "pdf_link": "http://arxiv.org/pdf/2311.14748v1"
    },
    {
        "title": "Performance Analysis of Multi-Angle QAOA for p > 1",
        "authors": [
            "Igor Gaidai",
            "Rebekah Herrman"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  In this paper we consider the scalability of Multi-Angle QAOA with respect to\nthe number of QAOA layers. We found that MA-QAOA is able to significantly\nreduce the depth of QAOA circuits, by a factor of up to 4 for the considered\ndata sets. However, MA-QAOA is not optimal for minimization of the total QPU\ntime. Different optimization initialization strategies are considered and\ncompared for both QAOA and MA-QAOA. Among them, a new initialization strategy\nis suggested for MA-QAOA that is able to consistently and significantly\noutperform random initialization used in the previous studies.\n",
        "pdf_link": "http://arxiv.org/pdf/2312.00200v2"
    },
    {
        "title": "Scaling-up Memristor Monte Carlo with magnetic domain-wall physics",
        "authors": [
            "Thomas Dalgaty",
            "Shogo Yamada",
            "Anca Molnos",
            "Eiji Kawasaki",
            "Thomas Mesquida",
            "FranÃ§ois Rummens",
            "Tatsuo Shibata",
            "Yukihiro Urakawa",
            "Yukio Terasaki",
            "Tomoyuki Sasaki",
            "Marc Duranton"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  By exploiting the intrinsic random nature of nanoscale devices, Memristor\nMonte Carlo (MMC) is a promising enabler of edge learning systems. However, due\nto multiple algorithmic and device-level limitations, existing demonstrations\nhave been restricted to very small neural network models and datasets. We\ndiscuss these limitations, and describe how they can be overcome, by mapping\nthe stochastic gradient Langevin dynamics (SGLD) algorithm onto the physics of\nmagnetic domain-wall Memristors to scale-up MMC models by five orders of\nmagnitude. We propose the push-pull pulse programming method that realises SGLD\nin-physics, and use it to train a domain-wall based ResNet18 on the CIFAR-10\ndataset. On this task, we observe no performance degradation relative to a\nfloating point model down to an update precision of between 6 and 7-bits,\nindicating we have made a step towards a large-scale edge learning system\nleveraging noisy analogue devices.\n",
        "pdf_link": "http://arxiv.org/pdf/2312.02771v1"
    },
    {
        "title": "How To Program Your Own Quantum Computer or QUBE: QUantum computing for\n  BEginners",
        "authors": [
            "Martin N. P. Nilsson"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Do you think you need to know quantum physics to understand how a quantum\ncomputer works? Nope, no worries there. You don't need a deep dive into physics\nor mathematics, just a bit of familiarity with vectors and matrix\nmultiplication. That's really it. A good handle on Python programming and a few\nnumpy functions will do the trick, specifically reshape(), kron(), matmul(),\nswapaxes(), linalg.norm(), and random.choice(). In fact, an appendix shows that\ntwelve lines of Python code suffice to define a complete simulator.\n  The whole point of this article is to give you an informal, brief, hopefully\ndigestible and educational description of how you can easily implement your own\nquantum computer simulator. It's not about `Yet Another Quantum Computer\nSimulator' (YAQCS?), which are a dime a dozen, but about how to build your own.\nAnd, honestly, there's probably no better way to learn how a quantum computer\nworks!\n",
        "pdf_link": "http://arxiv.org/pdf/2312.06624v1"
    },
    {
        "title": "DenRAM: Neuromorphic Dendritic Architecture with RRAM for Efficient\n  Temporal Processing with Delays",
        "authors": [
            "Simone DAgostino",
            "Filippo Moro",
            "Tristan Torchet",
            "Yigit Demirag",
            "Laurent Grenouillet",
            "Giacomo Indiveri",
            "Elisa Vianello",
            "Melika Payvand"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  An increasing number of neuroscience studies are highlighting the importance\nof spatial dendritic branching in pyramidal neurons in the brain for supporting\nnon-linear computation through localized synaptic integration. In particular,\ndendritic branches play a key role in temporal signal processing and feature\ndetection, using coincidence detection (CD) mechanisms, made possible by the\npresence of synaptic delays that align temporally disparate inputs for\neffective integration. Computational studies on spiking neural networks further\nhighlight the significance of delays for CD operations, enabling\nspatio-temporal pattern recognition within feed-forward neural networks without\nthe need for recurrent architectures. In this work, we present DenRAM, the\nfirst realization of a spiking neural network with analog dendritic circuits,\nintegrated into a 130nm technology node coupled with resistive memory (RRAM)\ntechnology. DenRAM's dendritic circuits use the RRAM devices to implement both\ndelays and synaptic weights in the network. By configuring the RRAM devices to\nreproduce bio-realistic timescales, and through exploiting their heterogeneity,\nwe experimentally demonstrate DenRAM's capability to replicate synaptic delay\nprofiles, and efficiently implement CD for spatio-temporal pattern recognition.\nTo validate the architecture, we conduct comprehensive system-level simulations\non two representative temporal benchmarks, highlighting DenRAM's resilience to\nanalog hardware noise, and its superior accuracy compared to recurrent\narchitectures with an equivalent number of parameters. DenRAM not only brings\nrich temporal processing capabilities to neuromorphic architectures, but also\nreduces the memory footprint of edge devices, provides high accuracy on\ntemporal benchmarks, and represents a significant step-forward in low-power\nreal-time signal processing technologies.\n",
        "pdf_link": "http://arxiv.org/pdf/2312.08960v1"
    },
    {
        "title": "Stochastic models of memristive behavior",
        "authors": [
            "P. F. Gora",
            "Ewa Gudowska-Nowak"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Under normal operations, memristive devices undergo variability in time and\nspace and have internal dynamics. Interplay of memory and stochastic signal\nprocessing in memristive devices makes them candidates for performing\nbio-inspired tasks of information transduction and transformation, where\nintrinsic random behavior can be harnessed for high performance of circuits\nbuilt up of individual memory storing elements. The paper discusses models of\nsingle memristive devices exhibiting both - dynamic hysteresis and Stochastic\nResonance, addressing also the cooperative effect of correlated noises acting\non the system and occurrence of dirty hysteretic rounding.\n",
        "pdf_link": "http://arxiv.org/pdf/2312.15212v2"
    },
    {
        "title": "Attention-Enhanced Reservoir Computing",
        "authors": [
            "Felix KÃ¶ster",
            "Kazutaka Kanno",
            "Jun Ohkubo",
            "Atsushi Uchida"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Photonic reservoir computing has been successfully utilized in time-series\nprediction as the need for hardware implementations has increased. Prediction\nof chaotic time series remains a significant challenge, an area where the\nconventional reservoir computing framework encounters limitations of prediction\naccuracy. We introduce an attention mechanism to the reservoir computing model\nin the output stage. This attention layer is designed to prioritize distinct\nfeatures and temporal sequences, thereby substantially enhancing the prediction\naccuracy. Our results show that a photonic reservoir computer enhanced with the\nattention mechanism exhibits improved prediction capabilities for smaller\nreservoirs. These advancements highlight the transformative possibilities of\nreservoir computing for practical applications where accurate prediction of\nchaotic time series is crucial.\n",
        "pdf_link": "http://arxiv.org/pdf/2312.16503v2"
    },
    {
        "title": "Reconfigurable Frequency Multipliers Based on Complementary\n  Ferroelectric Transistors",
        "authors": [
            "Haotian Xu",
            "Jianyi Yang",
            "Cheng Zhuo",
            "Thomas KÃ¤mpfe",
            "Kai Ni",
            "Xunzhao Yin"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Frequency multipliers, a class of essential electronic components, play a\npivotal role in contemporary signal processing and communication systems. They\nserve as crucial building blocks for generating high-frequency signals by\nmultiplying the frequency of an input signal. However, traditional frequency\nmultipliers that rely on nonlinear devices often require energy- and\narea-consuming filtering and amplification circuits, and emerging designs based\non an ambipolar ferroelectric transistor require costly non-trivial\ncharacteristic tuning or complex technology process. In this paper, we show\nthat a pair of standard ferroelectric field effect transistors (FeFETs) can be\nused to build compact frequency multipliers without aforementioned technology\nissues. By leveraging the tunable parabolic shape of the 2FeFET structures'\ntransfer characteristics, we propose four reconfigurable frequency multipliers,\nwhich can switch between signal transmission and frequency doubling.\nFurthermore, based on the 2FeFET structures, we propose four frequency\nmultipliers that realize triple, quadruple frequency modes, elucidating a\nscalable methodology to generate more multiplication harmonics of the input\nfrequency. Performance metrics such as maximum operating frequency, power,\netc., are evaluated and compared with existing works. We also implement a\npractical case of frequency modulation scheme based on the proposed\nreconfigurable multipliers without additional devices. Our work provides a\nnovel path of scalable and reconfigurable frequency multiplier designs based on\ndevices that have characteristics similar to FeFETs, and show that FeFETs are a\npromising candidate for signal processing and communication systems in terms of\nmaximum operating frequency and power.\n",
        "pdf_link": "http://arxiv.org/pdf/2312.17444v1"
    },
    {
        "title": "Hiding Information for Secure and Covert Data Storage in Commercial\n  ReRAM Chips",
        "authors": [
            "Farah Ferdaus",
            "B. M. S. Bahar Talukder",
            "Md Tauhidur Rahman"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This article introduces a novel, low-cost technique for hiding data in\ncommercially available resistive-RAM (ReRAM) chips. The data is kept hidden in\nReRAM cells by manipulating its analog physical properties through switching\n($\\textit{set/reset}$) operations. This hidden data, later, is retrieved by\nsensing the changes in cells' physical properties (i.e., $\\textit{set/reset}$\ntime of the memory cells). The proposed system-level hiding technique does not\naffect the normal memory operations and does not require any hardware\nmodifications. Furthermore, the proposed hiding approach is robust against\ntemperature variations and the aging of the devices through normal read/write\noperation. The silicon results show that our proposed data hiding technique is\nacceptably fast with ${\\sim}0.4bit/min$ of encoding and ${\\sim}15.625bits/s$ of\nretrieval rates, and the hidden message is unrecoverable without the knowledge\nof the secret key, which is used to enhance the security of hidden information.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.04411v1"
    },
    {
        "title": "Photonics for Sustainable Computing",
        "authors": [
            "Farbin Fayza",
            "Satyavolu Papa Rao",
            "Darius Bunandar",
            "Udit Gupta",
            "Ajay Joshi"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Photonic integrated circuits are finding use in a variety of applications\nincluding optical transceivers, LIDAR, bio-sensing, photonic quantum computing,\nand Machine Learning (ML). In particular, with the exponentially increasing\nsizes of ML models, photonics-based accelerators are getting special attention\nas a sustainable solution because they can perform ML inferences with multiple\norders of magnitude higher energy efficiency than CMOS-based accelerators.\nHowever, recent studies have shown that hardware manufacturing and\ninfrastructure contribute significantly to the carbon footprint of computing\ndevices, even surpassing the emissions generated during their use. For example,\nthe manufacturing process accounts for 74% of the total carbon emissions from\nApple in 2019. This prompts us to ask -- if we consider both the embodied\n(manufacturing) and operational carbon cost of photonics, is it indeed a viable\navenue for a sustainable future? So, in this paper, we build a carbon footprint\nmodel for photonic chips and investigate the sustainability of photonics-based\naccelerators by conducting a case study on ADEPT, a photonics-based accelerator\nfor deep neural network inference. Our analysis shows that photonics can reduce\nboth operational and embodied carbon footprints with its high energy efficiency\nand at least 4$\\times$ less fabrication carbon cost per unit area than 28 nm\nCMOS.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.05121v1"
    },
    {
        "title": "Hybrid Quantum Solvers in Production: how to succeed in the NISQ era?",
        "authors": [
            "Eneko Osaba",
            "Esther Villar-Rodriguez",
            "Aitor Gomez-Tejedor",
            "Izaskun Oregi"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Hybrid quantum computing is considered the present and the future within the\nfield of quantum computing. Far from being a passing fad, this trend cannot be\nconsidered just a stopgap to address the limitations of NISQ-era devices. The\nfoundations linking both computing paradigms will remain robust over time. The\ncontribution of this work is twofold: first, we describe and categorize some of\nthe most frequently used hybrid solvers, resorting to two different taxonomies\nrecently published in the literature. Secondly, we put a special focus on two\nsolvers that are currently deployed in real production and that have\ndemonstrated to be near the real industry. These solvers are the\nLeapHybridBQMSampler contained in D-Wave's Hybrid Solver Service and\nQuantagonia's Hybrid Solver. We analyze the performance of both methods using\nas benchmarks four combinatorial optimization problems.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.10302v8"
    },
    {
        "title": "Depth-Optimal Addressing of 2D Qubit Array with 1D Controls Based on\n  Exact Binary Matrix Factorization",
        "authors": [
            "Daniel Bochen Tan",
            "Shuohao Ping",
            "Jason Cong"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Reducing control complexity is essential for achieving large-scale quantum\ncomputing. However, reducing control knobs may compromise the ability to\nindependently address each qubit. Recent progress in neutral atom-based\nplatforms suggests that rectangular (row-column) addressing may strike a\nbalance between control granularity and flexibility for 2D qubit arrays. This\nscheme allows addressing qubits on the intersections of a set of rows and\ncolumns each time. While quadratically reducing controls, it may necessitate\nmore depth. We formulate the depth-optimal rectangular addressing problem as\nexact binary matrix factorization, an NP-hard problem also appearing in\ncommunication complexity and combinatorial optimization. We introduce a\nsatisfiability modulo theories-based solver for this problem, and a heuristic,\nrow packing, performing close to the optimal solver on various benchmarks.\nFurthermore, we discuss rectangular addressing in the context of fault-tolerant\nquantum computing, leveraging a natural two-level structure.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.13807v2"
    },
    {
        "title": "Programmable biomolecule-mediated processors",
        "authors": [
            "Jian-Jun Shu",
            "Zi Hian Tan",
            "Qi-Wen Wang",
            "Kian-Yan Yong"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Programmable biomolecule-mediated computing is a new computing paradigm as\ncompared to contemporary electronic computing. It employs nucleic acids and\nanalogous biomolecular structures as information-storing and -processing\nsubstrates to tackle computational problems. It is of great significance to\ninvestigate the various issues of programmable biomolecule-mediated processors\nthat are capable of automatically processing, storing, and displaying\ninformation. This Perspective provides several conceptual designs of\nprogrammable biomolecule-mediated processors and provides some insights into\npotential future research directions for programmable biomolecule-mediated\nprocessors.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.15669v1"
    },
    {
        "title": "Symmetric silicon microring resonator optical crossbar array for\n  accelerated inference and training in deep learning",
        "authors": [
            "Rui Tang",
            "Shuhei Ohno",
            "Ken Tanizawa",
            "Kazuhiro Ikeda",
            "Makoto Okano",
            "Kasidit Toprasertpong",
            "Shinichi Takagi",
            "Mitsuru Takenaka"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Photonic integrated circuits are emerging as a promising platform for\naccelerating matrix multiplications in deep learning, leveraging the inherent\nparallel nature of light. Although various schemes have been proposed and\ndemonstrated to realize such photonic matrix accelerators, the in-situ training\nof artificial neural networks using photonic accelerators remains challenging\ndue to the difficulty of direct on-chip backpropagation on a photonic chip. In\nthis work, we propose a silicon microring resonator (MRR) optical crossbar\narray with a symmetric structure that allows for simple on-chip\nbackpropagation, potentially enabling the acceleration of both the inference\nand training phases of deep learning. We demonstrate a $4 \\times 4$ circuit on\na Si-on-insulator (SOI) platform and use it to perform inference tasks of a\nsimple neural network for classifying Iris flowers, achieving a classification\naccuracy of 93.3%. Subsequently, we train the neural network using simulated\non-chip backpropagation and achieve an accuracy of 91.1% in the same inference\ntask after training. Furthermore, we simulate a convolutional neural network\n(CNN) for handwritten digit recognition, using a $9 \\times 9$ MRR crossbar\narray to perform the convolution operations. This work contributes to the\nrealization of compact and energy-efficient photonic accelerators for deep\nlearning.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.16072v3"
    },
    {
        "title": "Computing High-Degree Polynomial Gradients in Memory",
        "authors": [
            "T. Bhattacharya",
            "G. H. Hutchinson",
            "G. Pedretti",
            "X. Sheng",
            "J. Ignowski",
            "T. Van Vaerenbergh",
            "R. Beausoleil",
            "J. P. Strachan",
            "D. B. Strukov"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Specialized function gradient computing hardware could greatly improve the\nperformance of state-of-the-art optimization algorithms, e.g., based on\ngradient descent or conjugate gradient methods that are at the core of control,\nmachine learning, and operations research applications. Prior work on such\nhardware, performed in the context of the Ising Machines and related concepts,\nis limited to quadratic polynomials and not scalable to commonly used\nhigher-order functions. Here, we propose a novel approach for massively\nparallel gradient calculations of high-degree polynomials, which is conducive\nto efficient mixed-signal in-memory computing circuit implementations and whose\narea complexity scales linearly with the number of variables and terms in the\nfunction and, most importantly, independent of its degree. Two flavors of such\nan approach are proposed. The first is limited to binary-variable polynomials\ntypical in combinatorial optimization problems, while the second type is\nbroader at the cost of a more complex periphery. To validate the former\napproach, we experimentally demonstrated solving a small-scale third-order\nBoolean satisfiability problem based on integrated metal-oxide memristor\ncrossbar circuits, one of the most prospective in-memory computing device\ntechnologies, with a competitive heuristics algorithm. Simulation results for\nlarger-scale, more practical problems show orders of magnitude improvements in\nthe area, and related advantages in speed and energy efficiency compared to the\nstate-of-the-art. We discuss how our work could enable even higher-performance\nsystems after co-designing algorithms to exploit massively parallel gradient\ncomputation.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.16204v1"
    },
    {
        "title": "Error detection using pneumatic logic",
        "authors": [
            "Shane Hoang",
            "Mabel Shehada",
            "Zinal Patel",
            "Minh-Huy Tran",
            "Konstantinos Karydis",
            "Philip Brisk",
            "William H. Grover"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Pneumatic systems are common in manufacturing, healthcare, transportation,\nrobotics, and many other fields. Failures in these systems can have very\nserious consequences, particularly if they go undetected. In this work, we\npresent an air-powered error detector device that can detect and respond to\nfailures in pneumatically actuated systems. The device contains 21 monolithic\nmembrane valves that act like transistors in a pneumatic logic \"circuit\" that\nuses vacuum to represent TRUE and atmospheric pressure as FALSE. Three\npneumatic exclusive-OR (XOR) gates are used to calculate the parity bit\ncorresponding to the values of several control bits. If the calculated value of\nthe parity bit differs from the expected value, then an error (like a leak or a\nblocked air line) has been detected and the device outputs a pneumatic error\nsignal which can in turn be used to alert a user, shut down the system, or take\nsome other action. As a proof-of-concept, we used our pneumatic error detector\nto monitor the operation of a medical device, an intermittent pneumatic\ncompression (IPC) device commonly used to prevent the formation of\nlife-threatening blood clots in the wearer's legs. Experiments confirm that\nwhen the IPC device was damaged, the pneumatic error detector immediately\nrecognized the error (a leak) and alerted the wearer using sound. By providing\na simple and low-cost way to add fault detection to pneumatic actuation systems\nwithout using sensors, our pneumatic error detector can promote safety and\nreliability across the wide range of pneumatic systems.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.16500v1"
    },
    {
        "title": "Hypermultiplexed Integrated-Photonics-based Tensor Optical Processor",
        "authors": [
            "Shaoyuan Ou",
            "Kaiwen Xue",
            "Lian Zhou",
            "Chun-ho Lee",
            "Alexander Sludds",
            "Ryan Hamerly",
            "Ke Zhang",
            "Hanke Feng",
            "Reshma Kopparapu",
            "Eric Zhong",
            "Cheng Wang",
            "Dirk Englund",
            "Mengjie Yu",
            "Zaijun Chen"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The escalating data volume and complexity resulting from the rapid expansion\nof artificial intelligence (AI), internet of things (IoT) and 5G/6G mobile\nnetworks is creating an urgent need for energy-efficient, scalable computing\nhardware. Here we demonstrate a hypermultiplexed integratedphotonics-based\ntensor optical processor (HITOP) that can perform trillions of operations per\nsecond (TOPS) at the energy efficiency of 40 TOPS/W. Space-time-wavelength\nthree-dimensional (3D) optical parallelism enables O($N^{2}$) operations per\nclock-cycle using O($N$) modulator devices. The system is built with\nwafer-fabricated III/V micron-scale lasers and high-speed thin-film\nLithium-Niobate electro-optics for encoding at 10s femtojoule/symbol. Lasing\nthreshold incorporates analog inline rectifier (ReLu) nonlinearity for\nlow-latency activation. The system scalability is verified with machine\nlearning models of 405,000 parameters. A combination of high clockrates,\nenergy-efficient processing and programmability unlocks the potential of light\nfor large-scale AI accelerators in applications ranging from training of large\nAI models to real-time decision making in edge deployment.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.18050v4"
    },
    {
        "title": "Low-power scalable multilayer optoelectronic neural networks enabled\n  with incoherent light",
        "authors": [
            "Alexander Song",
            "Sai Nikhilesh Murty Kottapalli",
            "Rahul Goyal",
            "Bernhard SchÃ¶lkopf",
            "Peer Fischer"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Optical approaches have made great strides towards the goal of high-speed,\nenergy-efficient computing necessary for modern deep learning and AI\napplications. Read-in and read-out of data, however, limit the overall\nperformance of existing approaches. This study introduces a multilayer\noptoelectronic computing framework that alternates between optical and\noptoelectronic layers to implement matrix-vector multiplications and rectified\nlinear functions, respectively. Our framework is designed for real-time,\nparallelized operations, leveraging 2D arrays of LEDs and photodetectors\nconnected via independent analog electronics. We experimentally demonstrate\nthis approach using a system with a three-layer network with two hidden layers\nand operate it to recognize images from the MNIST database with a recognition\naccuracy of 92% and classify classes from a nonlinear spiral data with 86%\naccuracy. By implementing multiple layers of a deep neural network\nsimultaneously, our approach significantly reduces the number of read-ins and\nread-outs required and paves the way for scalable optical accelerators\nrequiring ultra low energy.\n",
        "pdf_link": "http://arxiv.org/pdf/2402.01988v1"
    },
    {
        "title": "Computing with Clocks",
        "authors": [
            "Jonathan Edwards",
            "Alex Yakovlev",
            "Simon O'Keefe"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Clocks are a central part of many computing paradigms, and are mainly used to\nsynchronise the delicate operation of switching, necessary to drive modern\ncomputational processes. Unfortunately, this synchronisation process is\nreaching a natural ``apocalypse''. No longer can clock scaling be used as a\nblunt tool to accelerate computation, we are up against the natural limits of\nswitching and synchronisation across large processors. Therefore, we need to\nrethink how time is utilised in computation, using it more naturally in the\nrole of representing data. This can be achieved by using a time interval\ndelineated by discrete start and end events, and by re-casting computational\noperations into the time domain. With this, computer systems can be developed\nthat are naturally scaleable in time and space, and can use ambient time\nreferences built to the best effort of the available technology.\n  Our ambition is to better manage the energy/computation time trade-off, and\nto explicitly embed the resolution of the data in the time domain. We aim to\nrecast calculations into the ``for free'' format that time offers, and in\naddition, perform these calculations at the highest clock or oscillator\nresolution possible.\n",
        "pdf_link": "http://arxiv.org/pdf/2402.03109v1"
    },
    {
        "title": "Nonlinear behavior of memristive devices for hardware security\n  primitives and neuromorphic computing systems",
        "authors": [
            "Sahitya Yarragolla",
            "Torben Hemke",
            "Fares Jalled",
            "Tobias Gergs",
            "Jan Trieschmann",
            "Tolga Arul",
            "Thomas Mussenbrock"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Nonlinearity is a crucial characteristic for implementing hardware security\nprimitives or neuromorphic computing systems. The main feature of all\nmemristive devices is this nonlinear behavior observed in their current-voltage\ncharacteristics. To comprehend the nonlinear behavior, we have to understand\nthe coexistence of resistive, capacitive, and inertia (virtual inductive)\neffects in these devices. These effects originate from corresponding physical\nand chemical processes in memristive devices. A physics-inspired compact model\nis employed to model and simulate interface-type RRAMs such as\nAu/BiFeO$_{3}$/Pt/Ti, Au/Nb$_{\\rm x}$O$_{\\rm y}$/Al$_{2}$O$_{3}$/Nb, while\naccounting for the modeling of capacitive and inertia effects. The simulated\ncurrent-voltage characteristics align well with experimental data and\naccurately capture the non-zero crossing hysteresis generated by capacitive and\ninductive effects. This study examines the response of two devices to\nincreasing frequencies, revealing a shift in their nonlinear behavior\ncharacterized by a reduced hysteresis range and increased chaotic behavior, as\nobserved through internal state attractors. Fourier series analysis utilizing a\nsinusoidal input voltage of varying amplitudes and frequencies indicates\nharmonics or frequency components that considerably influence the functioning\nof RRAMs. Moreover, we propose and demonstrate the use of the frequency spectra\nas one of the fingerprints for memristive devices.\n",
        "pdf_link": "http://arxiv.org/pdf/2402.04848v2"
    },
    {
        "title": "Odor Perceptual Shift Keying (OPSK) for Odor-Based Molecular\n  Communication",
        "authors": [
            "Fatih E. Bilgen",
            "Ahmet B. Kilic",
            "Ozgur B. Akan"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Molecular communication (MC) has promising potential and a wide range of\napplications. However, odor-based communication which is common in nature, has\nnot been sufficiently examined within the context of MC, yet. In this paper, we\nintroduce a novel approach for implementing odor-based MC systems. We propose a\nnew modulation scheme called Odor Perceptual Shift Keying (OPSK), which encodes\ninformation by shifting the perceptual values of odor molecules in\npleasantness, intensity and edibility dimensions. We construct a system which\ntransmits OPSK modulated signals between a transmitter and receiver. We conduct\nanalyses on the system parameters to simulate performance metrics such as\nsymbol error rate (SER) and symbol rate (SR). Our analyses indicate that OPSK\nhas a potential for realizing odor-based MC systems. We find that under certain\nconditions, reliable odor-based MC systems can be implemented using OPSK across\na variety of distance ranges from millimeters up to kilometers. Additionally,\nwe introduce adaptive symbol transmission to our system for input symbol\nsequences featuring symbols that occur with unequal probabilities. We further\ndemonstrate that the proposed algorithm at the transmitter side can achieve\nextended operation times.\n",
        "pdf_link": "http://arxiv.org/pdf/2402.11346v1"
    },
    {
        "title": "Pseudo-Random Generator based on a Photonic Neuromorphic Physical\n  Unclonable Function",
        "authors": [
            "Dimitris Dermanis",
            "Panagiotis Rizomiliotis",
            "Adonis Bogris",
            "Charis Mesaritakis"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In this work we provide numerical results concerning a silicon-on-insulator\nphotonic neuromorphic circuit configured as a physical unclonable function. The\nproposed scheme is enhanced with the capability to be operated as an\nunconventional deterministic pseudo-random number generator, suitable for\ncryptographic applications that alleviates the need for key storage in\nnon-volatile digital media. The proposed photonic neuromorphic scheme is able\nto offer NIST test compatible numbers with an extremely low false\npositive/negative probability below 10-14. The proposed scheme offers\nmulti-functional capabilities due to the fact that it can be simultaneously\nused as an integrated photonic accelerator for machine-learning applications\nand as a hardware root of trust.\n",
        "pdf_link": "http://arxiv.org/pdf/2402.14876v1"
    },
    {
        "title": "Demonstration of 3 V Programmable Josephson Junction Arrays Using\n  Non-Integer-Multiple Logic",
        "authors": [
            "Wenhui Cao",
            "Erkun Yang",
            "Jinjin Li",
            "Guanhua She",
            "Yuan Zhong",
            "Qing Zhong",
            "Da Xu",
            "Xueshen Wang",
            "Xiaolong Xu",
            "Shijian Wang",
            "Jian Chen"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This article demonstrates a new kind of programmable logic for the\nrepresentation of an integer that can be used for the programmable Josephson\nvoltage standard. It can enable the numbers of junctions in most bits to be\nvariable integer values, which is different from normal binary logic or ternary\nlogic. Consequently, missing junctions due to superconducting short circuits\ncan be tolerated under this logic. This logic can also have nearly the same\nsegmentation efficiency as ternary logic. The completeness of the sequences\nusing this logic is proven by the recursive method in mathematics in this\npaper. After that, a new algorithm for the representation of integers is\npresented according to the proven process, and an analysis of the number of\nfault-tolerant junctions for each bit is provided. Although the first and\nsecond bits are not tolerant to missing junctions, bits beyond these can\ntolerate one to hundreds of missing junctions. Due to the non-fixed multiples\nbetween the bits of the sequence, this logic is called non-integer-multiple\nlogic. Finally, the design and fabrication of a 3 V programmable Josephson\njunction array using this logic are described, and the measurements and\nanalysis of the characteristic parameters are presented.\n",
        "pdf_link": "http://arxiv.org/pdf/2402.16072v2"
    },
    {
        "title": "An All-Optical General-Purpose CPU and Optical Computer Architecture",
        "authors": [
            "Michael Kissner",
            "Leonardo Del Bino",
            "Felix PÃ¤sler",
            "Peter Caruana",
            "George Ghalanos"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Energy efficiency of electronic digital processors is primarily limited by\nthe energy consumption of electronic communication and interconnects. The\nindustry is almost unanimously pushing towards replacing both long-haul, as\nwell as local chip interconnects, using optics to drastically increase\nefficiency. In this paper, we explore what comes after the successful migration\nto optical interconnects, as with this inefficiency solved, the main source of\nenergy consumption will be electronic digital computing, memory and\nelectro-optical conversion. Our approach attempts to address all these issues\nby introducing efficient all-optical digital computing and memory, which in\nturn eliminates the need for electro-optical conversions. Here, we demonstrate\nfor the first time a scheme to enable general purpose digital data processing\nin an integrated form and present our photonic integrated circuit (PIC)\nimplementation. For this demonstration we implemented a URISC architecture\ncapable of running any classical piece of software all-optically and present a\ncomprehensive architectural framework for all-optical computing to go beyond.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.00045v2"
    },
    {
        "title": "Acceleration of digital memcomputing by jumps",
        "authors": [
            "Yuriy V. Pershin"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In this article, we present the potential benefits of incorporating jumps\ninto the dynamics of digital memcomputing machines (DMMs), which have been\ndeveloped to address complex optimization problems. We illustrate the potential\nspeed improvement of a DMM solver with jumps over an unmodified DMM solver by\nsolving Boolean satisfiability (SAT) problems of different complicatedness. Our\nfindings suggest that jumps can modify scaling exponents and improve solving\ntimes by up to 75 %. Interestingly, the advantages of jumps can be seen in\ncases where the size of the jump is so large that otherwise the continuous\ndynamics of voltage variables becomes almost binary.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.01627v1"
    },
    {
        "title": "5 Year Update to the Next Steps in Quantum Computing",
        "authors": [
            "Kenneth Brown",
            "Fred Chong",
            "Kaitlin N. Smith",
            "Tom Conte",
            "Austin Adams",
            "Aniket Dalvi",
            "Christopher Kang",
            "Josh Viszlai"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  It has been 5 years since the Computing Community Consortium (CCC) Workshop\non Next Steps in Quantum Computing, and significant progress has been made in\nclosing the gap between useful quantum algorithms and quantum hardware. Yet\nmuch remains to be done, in particular in terms of mitigating errors and moving\ntowards error-corrected machines. As we begin to transition from the\nNoisy-Intermediate Scale Quantum (NISQ) era to a future of fault-tolerant\nmachines, now is an opportune time to reflect on how to apply what we have\nlearned thus far and what research needs to be done to realize computational\nadvantage with quantum machines.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.08780v1"
    },
    {
        "title": "NN-Defined Modulator: Reconfigurable and Portable Software Modulator on\n  IoT Gateways",
        "authors": [
            "Jiazhao Wang",
            "Wenchao Jiang",
            "Ruofeng Liu",
            "Bin Hu",
            "Demin Gao",
            "Shuai Wang"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  A physical-layer modulator is a vital component for an IoT gateway to map the\nsymbols to signals. However, due to the soldered hardware chipsets on the\ngateway's motherboards or the diverse toolkits on different platforms for the\nsoftware radio, the existing solutions either have limited extensibility or are\nplatform-specific. Such limitation is hard to ignore when modulation schemes\nand hardware platforms have become extremely diverse. This paper presents a new\nparadigm of using neural networks as an abstraction layer for physical layer\nmodulators in IoT gateway devices, referred to as NN-defined modulators. Our\napproach addresses the challenges of extensibility and portability for multiple\ntechnologies on various hardware platforms. The proposed NN-defined modulator\nuses a model-driven methodology rooted in solid mathematical foundations while\nhaving native support for hardware acceleration and portability to\nheterogeneous platforms. We conduct the evaluation of NN-defined modulators on\ndifferent platforms, including Nvidia Jetson Nano and Raspberry Pi. Evaluations\ndemonstrate that our NN-defined modulator effectively operates as conventional\nmodulators and provides significant efficiency gains (up to $4.7\\times$ on\nNvidia Jetson Nano and $1.1\\times$ on Raspberry Pi), indicating high\nportability. Furthermore, we show the real-world applications using our\nNN-defined modulators to generate ZigBee and WiFi packets, which are compliant\nwith commodity TI CC2650 (ZigBee) and Intel AX201 (WiFi NIC), respectively.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.09861v1"
    },
    {
        "title": "Forging the Industrial Metaverse -- Where Industry 5.0, Augmented and\n  Mixed Reality, IIoT, Opportunistic Edge Computing and Digital Twins Meet",
        "authors": [
            "Tiago M. FernÃ¡ndez-CaramÃ©s",
            "Paula Fraga-Lamas"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The Metaverse is a concept that proposes to immerse users into real-time\nrendered 3D content virtual worlds delivered through Extended Reality (XR)\ndevices like Augmented and Mixed Reality (AR/MR) smart glasses and Virtual\nReality (VR) headsets. When the Metaverse concept is applied to industrial\nenvironments, it is called Industrial Metaverse, a hybrid world where\nindustrial operators work by using some of the latest technologies. Currently,\nsuch technologies are related to the ones fostered by Industry 4.0, which is\nevolving towards Industry 5.0, a paradigm that enhances Industry 4.0 by\ncreating a sustainable and resilient world of industrial human-centric\napplications. The Industrial Metaverse can benefit from Industry 5.0, since it\nimplies making use of dynamic and up-to-date content, as well as fast\nhuman-to-machine interactions. To enable such enhancements, this article\nproposes the concept of Meta-Operator: an Industry 5.0 worker that interacts\nwith Industrial Metaverse applications and with his/her surroundings through\nadvanced XR devices. This article provides a description of the technologies\nthat support Meta-Operators: the main components of the Industrial Metaverse,\nthe latest XR technologies and the use of Opportunistic Edge Computing\ncommunications (to interact with surrounding IoT/IioT devices). Moreover, this\npaper analyzes how to create the next generation of Industrial Metaverse\napplications based on Industry 5.0, including the integration of AR/MR devices\nwith IoT/IIoT solutions, the development of advanced communications or the\ncreation of shared experiences. Finally, this article provides a list of\npotential Industry 5.0 applications for the Industrial Metaverse and analyzes\nthe main challenges and research lines. Thus, this article provides useful\nguidelines for the researchers that will create the next generation of\napplications for the Industrial Metaverse.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.11312v1"
    },
    {
        "title": "Pruning for Improved ADC Efficiency in Crossbar-based Analog In-memory\n  Accelerators",
        "authors": [
            "Timur Ibrayev",
            "Isha Garg",
            "Indranil Chakraborty",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Deep learning has proved successful in many applications but suffers from\nhigh computational demands and requires custom accelerators for deployment.\nCrossbar-based analog in-memory architectures are attractive for acceleration\nof deep neural networks (DNN), due to their high data reuse and high efficiency\nenabled by combining storage and computation in memory. However, they require\nanalog-to-digital converters (ADCs) to communicate crossbar outputs. ADCs\nconsume a significant portion of energy and area of every crossbar processing\nunit, thus diminishing the potential efficiency benefits. Pruning is a\nwell-studied technique to improve the efficiency of DNNs but requires\nmodifications to be effective for crossbars. In this paper, we motivate\ncrossbar-attuned pruning to target ADC-specific inefficiencies. This is\nachieved by identifying three key properties (dubbed D.U.B.) that induce\nsparsity that can be utilized to reduce ADC energy without sacrificing\naccuracy. The first property ensures that sparsity translates effectively to\nhardware efficiency by restricting sparsity levels to Discrete powers of 2. The\nother 2 properties encourage columns in the same crossbar to achieve both\nUnstructured and Balanced sparsity in order to amortize the accuracy drop. The\ndesired D.U.B. sparsity is then achieved by regularizing the variance of\n$L_{0}$ norms of neighboring columns within the same crossbar. Our proposed\nimplementation allows it to be directly used in end-to-end gradient-based\ntraining. We apply the proposed algorithm to convolutional layers of VGG11 and\nResNet18 models, trained on CIFAR-10 and ImageNet datasets, and achieve up to\n7.13x and 1.27x improvement, respectively, in ADC energy with less than 1% drop\nin accuracy.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.13082v1"
    },
    {
        "title": "Solving a Real-World Package Delivery Routing Problem Using Quantum\n  Annealers",
        "authors": [
            "Eneko Osaba",
            "Esther Villar-Rodriguez",
            "AntÃ³n Asla"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Research focused on the conjunction between quantum computing and routing\nproblems has been very prolific in recent years. Most of the works revolve\naround classical problems such as the Traveling Salesman Problem or the Vehicle\nRouting Problem. The real-world applicability of these problems is dependent on\nthe objectives and constraints considered. Anyway, it is undeniable that it is\noften difficult to translate complex requirements into these classical\nformulations.The main objective of this research is to present a solving scheme\nfor dealing with realistic instances while maintaining all the characteristics\nand restrictions of the original real-world problem. Thus, a quantum-classical\nstrategy has been developed, coined Q4RPD, that considers a set of real\nconstraints such as a heterogeneous fleet of vehicles, priority deliveries, and\ncapacities characterized by two values: weight and dimensions of the packages.\nQ4RPD resorts to the Leap Constrained Quadratic Model Hybrid Solver of D-Wave.\nTo demonstrate the application of Q4RPD, an experimentation composed of six\ndifferent instances has been conducted, aiming to serve as illustrative\nexamples.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.15114v3"
    },
    {
        "title": "Cross-layer Modeling and Design of Content Addressable Memories in\n  Advanced Technology Nodes for Similarity Search",
        "authors": [
            "Siri Narla",
            "Piyush Kumar",
            "Mohammad Adnaan",
            "Azad Naeemi"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In this paper we present a comprehensive design and benchmarking study of\nContent Addressable Memory (CAM) at the 7nm technology node in the context of\nsimilarity search applications. We design CAM cells based on SRAM, spin-orbit\ntorque, and ferroelectric field effect transistor devices and from their\nlayouts extract cell parasitics using state of the art EDA tools. These\nparasitics are used to develop SPICE netlists to model search operations. We\nuse a CAM-based dataset search and a sequential recommendation system to\nhighlight the application-level performance degradation due to interconnect\nparasitics. We propose and evaluate two solutions to mitigate interconnect\neffects.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.15328v1"
    },
    {
        "title": "qIoV: A Quantum-Driven Internet-of-Vehicles-Based Approach for\n  Environmental Monitoring and Rapid Response Systems",
        "authors": [
            "Ankur Nahar",
            "Koustav Kumar Mondal",
            "Debasis Das",
            "Rajkumar Buyya"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This research addresses the critical necessity for advanced rapid response\noperations in managing a spectrum of environmental hazards. We propose a novel\nframework, qIoV that integrates quantum computing with the Internet-of-Vehicles\n(IoV) to leverage the computational efficiency, parallelism, and entanglement\nproperties of quantum mechanics. Our approach involves the use of environmental\nsensors mounted on vehicles for precise air quality assessment. These sensors\nare designed to be highly sensitive and accurate, leveraging the principles of\nquantum mechanics to detect and measure environmental parameters. A salient\nfeature of our proposal is the Quantum Mesh Network Fabric (QMF), a system\ndesigned to dynamically adjust the quantum network topology in accordance with\nvehicular movements. This capability is critical to maintaining the integrity\nof quantum states against environmental and vehicular disturbances, thereby\nensuring reliable data transmission and processing. Moreover, our methodology\nis further augmented by the incorporation of a variational quantum classifier\n(VQC) with advanced quantum entanglement techniques. This integration offers a\nsignificant reduction in latency for hazard alert transmission, thus enabling\nexpedited communication of crucial data to emergency response teams and the\npublic. Our study on the IBM OpenQSAM 3 platform, utilizing a 127 Qubit system,\nrevealed significant advancements in pair plot analysis, achieving over 90% in\nprecision, recall, and F1-Score metrics and an 83% increase in the speed of\ntoxic gas detection compared to conventional methods.Additionally, theoretical\nanalyses validate the efficiency of quantum rotation, teleportation protocols,\nand the fidelity of quantum entanglement, further underscoring the potential of\nquantum computing in enhancing analytical performance.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.18622v1"
    },
    {
        "title": "Mitigating Transient Bullwhip Effects Under Imperfect Demand Forecasts",
        "authors": [
            "Sarah H. Q. Li",
            "Florian DÃ¶rfler"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Motivated by how forecast errors exacerbate order fluctuations in supply\nchains, we leverage robust feedback controller synthesis to characterize,\ncompute, and minimize the worst-case order fluctuation experienced by an\nindividual supply chain vendor. Assuming bounded forecast errors and demand\nfluctuations, we model forecast error and demand fluctuations as inputs to\nlinear inventory dynamics, and use the $\\ell_\\infty$ gain to define a transient\nBullwhip measure. In contrast to the existing Bullwhip measure, the transient\nBullwhip measure explicitly depends on the forecast error. This enables us to\nseparately quantify the transient Bullwhip measure's sensitivity to forecast\nerror and demand fluctuations. To compute the controller that minimizes the\nworst-case peak gain, we formulate an optimization problem with bilinear matrix\ninequalities and show that it is equivalent to minimizing a quasi-convex\nfunction on a bounded domain. We simulate our model for vendors with non-zero\nperishable rates and order backlogging rates, and prove that the transient\nBullwhip measure can be bounded by a monotonic quasi-convex function whose\ndependency on the product backlog rate and perishing rate is verified in\nsimulation.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.01090v2"
    },
    {
        "title": "Reduction of Joule Losses in Memristive Switching Using Optimal Control",
        "authors": [
            "Valeriy A. Slipko",
            "Yuriy V. Pershin"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This study investigates strategies for minimizing Joule losses in resistive\nrandom access memory (ReRAM) cells, which are also referred to as memristive\ndevices. Typically, the structure of ReRAM cells involves a nanoscale layer of\nresistance-switching material sandwiched between two metal electrodes. The\nbasic question that we ask is what is the optimal driving protocol to switch a\nmemristive device from one state to another. In the case of ideal memristors,\nin the most basic scenario, the optimal protocol is determined by solving a\nvariational problem without constraints with the help of the Euler-Lagrange\nequation. In the case of memristive systems, for the same situation, the\noptimal protocol is found using the method of Lagrange multipliers. We\ndemonstrate the advantages of our approaches through specific examples and\ncompare our results with those of switching with constant voltage or current.\nOur findings suggest that voltage or current control can be used to reduce\nJoule losses in emerging memory devices.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.01507v5"
    },
    {
        "title": "Memory Sharing with CXL: Hardware and Software Design Approaches",
        "authors": [
            "Sunita Jain",
            "Nagaradhesh Yeleswarapu",
            "Hasan Al Maruf",
            "Rita Gupta"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Compute Express Link (CXL) is a rapidly emerging coherent interconnect\nstandard that provides opportunities for memory pooling and sharing. Memory\nsharing is a well-established software feature that improves memory utilization\nby avoiding unnecessary data movement. In this paper, we discuss multiple\napproaches to enable memory sharing with different generations of CXL protocol\n(i.e., CXL 2.0 and CXL 3.0) considering the challenges with each of the\narchitectures from the device hardware and software viewpoint.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.03245v1"
    },
    {
        "title": "Fork is All You Need in Heterogeneous Systems",
        "authors": [
            "Zixuan Wang",
            "Jishen Zhao"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  We present a unified programming model for heterogeneous computing systems.\nSuch systems integrate multiple computing accelerators and memory units to\ndeliver higher performance than CPU-centric systems. Although heterogeneous\nsystems have been adopted by modern workloads such as machine learning,\nprogramming remains a critical limiting factor. Conventional heterogeneous\nprogramming techniques either impose heavy modifications to the code base or\nrequire rewriting the program in a different language. Such programming\ncomplexity stems from the lack of a unified abstraction layer for computing and\ndata exchange, which forces each programming model to define its abstractions.\nHowever, with the emerging cache-coherent interconnections such as Compute\nExpress Link, we see an opportunity to standardize such architecture\nheterogeneity and provide a unified programming model. We present CodeFlow, a\nlanguage runtime system for heterogeneous computing. CodeFlow abstracts\narchitecture computation in programming language runtime and utilizes CXL as a\nunified data exchange protocol. Workloads written in high-level languages such\nas C++ and Rust can be compiled to CodeFlow, which schedules different parts of\nthe workload to suitable accelerators without requiring the developer to\nimplement code or call APIs for specific accelerators. CodeFlow reduces\nprogrammers' effort in utilizing heterogeneous systems and improves workload\nperformance.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.05085v2"
    },
    {
        "title": "Intelligent Reflecting Surface Aided Target Localization With Unknown\n  Transceiver-IRS Channel State Information",
        "authors": [
            "Taotao Ji",
            "Meng Hua",
            "Xuanhong Yan",
            "Chunguo Li",
            "Yongming Huang",
            "Luxi Yang"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Integrating wireless sensing capabilities into base stations (BSs) has become\na widespread trend in the future beyond fifth-generation (B5G)/sixth-generation\n(6G) wireless networks. In this paper, we investigate intelligent reflecting\nsurface (IRS) enabled wireless localization, in which an IRS is deployed to\nassist a BS in locating a target in its non-line-of-sight (NLoS) region. In\nparticular, we consider the case where the BS-IRS channel state information\n(CSI) is unknown. Specifically, we first propose a separate BS-IRS channel\nestimation scheme in which the BS operates in full-duplex mode (FDM), i.e., a\nportion of the BS antennas send downlink pilot signals to the IRS, while the\nremaining BS antennas receive the uplink pilot signals reflected by the IRS.\nHowever, we can only obtain an incomplete BS-IRS channel matrix based on our\ndeveloped iterative coordinate descent-based channel estimation algorithm due\nto the \"sign ambiguity issue\". Then, we employ the multiple hypotheses testing\nframework to perform target localization based on the incomplete estimated\nchannel, in which the probability of each hypothesis is updated using Bayesian\ninference at each cycle. Moreover, we formulate a joint BS transmit waveform\nand IRS phase shifts optimization problem to improve the target localization\nperformance by maximizing the weighted sum distance between each two\nhypotheses. However, the objective function is essentially a quartic function\nof the IRS phase shift vector, thus motivating us to resort to the\npenalty-based method to tackle this challenge. Simulation results validate the\neffectiveness of our proposed target localization scheme and show that the\nscheme's performance can be further improved by finely designing the BS\ntransmit waveform and IRS phase shifts intending to maximize the weighted sum\ndistance between different hypotheses.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.05149v1"
    },
    {
        "title": "Scaling to 32 GPUs on a Novel Composable System Architecture",
        "authors": [
            "John Ihnotic"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The development of composable systems architecture marks a significant shift\nin resource allocation and utilization within data centers. This paper presents\na composable architecture scaling up to 32 GPUs on a single node, addressing\nthe technical challenges encountered and the innovative solutions implemented.\nThis design introduces a flexible and dynamic resource distribution mechanism,\nparticularly for GPUs, enabling tailored allocation to meet varying node\ndemands. The architecture's dynamic nature allows for the flexible assignment\nand reassignment of hardware resources, such as GPUs, to different nodes as\nrequired, offering unprecedented capability and flexibility.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.06467v1"
    },
    {
        "title": "Late Breaking Results: Fast System Technology Co-Optimization Framework\n  for Emerging Technology Based on Graph Neural Networks",
        "authors": [
            "Tianliang Ma",
            "Guangxi Fan",
            "Xuguang Sun",
            "Zhihui Deng",
            "Kainlu Low",
            "Leilai Shao"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This paper proposes a fast system technology co-optimization (STCO) framework\nthat optimizes power, performance, and area (PPA) for next-generation IC\ndesign, addressing the challenges and opportunities presented by novel\nmaterials and device architectures. We focus on accelerating the technology\nlevel of STCO using AI techniques, by employing graph neural network\n(GNN)-based approaches for both TCAD simulation and cell library\ncharacterization, which are interconnected through a unified compact model,\ncollectively achieving over a 100X speedup over traditional methods. These\nadvancements enable comprehensive STCO iterations with runtime speedups ranging\nfrom 1.9X to 14.1X and supports both emerging and traditional technologies.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.06939v4"
    },
    {
        "title": "Paving the Way to Hybrid Quantum-Classical Scientific Workflows",
        "authors": [
            "Sandeep Suresh Cranganore",
            "Vincenzo De Maio",
            "Ivona Brandic",
            "Ewa Deelman"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The increasing growth of data volume, and the consequent explosion in demand\nfor computational power, are affecting scientific computing, as shown by the\nrise of extreme data scientific workflows. As the need for computing power\nincreases, quantum computing has been proposed as a way to deliver it. It may\nprovide significant theoretical speedups for many scientific applications\n(i.e., molecular dynamics, quantum chemistry, combinatorial optimization, and\nmachine learning). Therefore, integrating quantum computers into the computing\ncontinuum constitutes a promising way to speed up scientific computation.\nHowever, the scientific computing community still lacks the necessary tools and\nexpertise to fully harness the power of quantum computers in the execution of\ncomplex applications such as scientific workflows. In this work, we describe\nthe main characteristics of quantum computing and its main benefits for\nscientific applications, then we formalize hybrid quantum-classic workflows,\nexplore how to identify quantum components and map them onto resources. We\ndemonstrate concepts on a real use case and define a software architecture for\na hybrid workflow management system.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.10389v1"
    },
    {
        "title": "Towards scalable cryogenic quantum dot biasing using memristor-based DC\n  sources",
        "authors": [
            "Pierre-Antoine Mouny",
            "RaphaÃ«l Dawant",
            "Patrick Dufour",
            "Matthieu Valdenaire",
            "Serge Ecoffey",
            "Michel Pioro-LadriÃ¨re",
            "Yann Beillard",
            "Dominique Drouin"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Cryogenic memristor-based DC sources offer a promising avenue for in situ\nbiasing of quantum dot arrays. In this study, we present experimental results\nand discuss the scaling potential for such DC sources. We first demonstrate the\noperation of a commercial discrete operational amplifier down to 1.2K which is\nused on the DC source prototype. Then, the tunability of the memristor-based DC\nsource is validated by performing several 250mV-DC sweeps with a resolution of\n10mV at room temperature and at 1.2K. Additionally, the DC source prototype\nexhibits a limited output drift of $\\approx1\\mathrm{\\mu Vs^{-1}}$ at 1.2K. This\nshowcases the potential of memristor-based DC sources for quantum dot biasing.\nLimitations in power consumption and voltage resolution using discrete\ncomponents highlight the need for a fully integrated and scalable complementary\nmetal-oxide-semiconductor-based (CMOS-based) approach. To address this, we\npropose to monolithically co-integrate emerging non-volatile memories (eNVMs)\nand 65nm CMOS circuitry. Simulations reveal a reduction in power consumption,\ndown to $\\mathrm{10\\mu W}$ per DC source and in footprint. This allows for the\nintegration of up to one million eNVM-based DC sources at the 4.2K stage of a\ndilution fridge, paving the way for near term large-scale quantum computing\napplications.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.10694v1"
    },
    {
        "title": "[DC] bRight XR: How to train designers to keep on the bright side?",
        "authors": [
            "Romain Rouyer",
            "David Bourguignon",
            "StÃ©phanie Fleck"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This research project aims to promote ethical principles among designers\nengaged in adaptive-XR by providing tools for self-assessment. We introduce a\nDesign-Based Research (DBR) methodology to build bRight-XR, a framework\nincluding a heuristic evaluation matrix and based on learning theory.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.11142v1"
    },
    {
        "title": "Quantum Cloud Computing: A Review, Open Problems, and Future Directions",
        "authors": [
            "Hoa T. Nguyen",
            "Prabhakar Krishnan",
            "Dilip Krishnaswamy",
            "Muhammad Usman",
            "Rajkumar Buyya"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Quantum cloud computing is an emerging paradigm of computing that empowers\nquantum applications and their deployment on quantum computing resources\nwithout the need for a specialized environment to host and operate physical\nquantum computers. This paper reviews recent advances, identifies open\nproblems, and proposes future directions in quantum cloud computing. It\ndiscusses the state-of-the-art quantum cloud advances, including the various\ncloud-based models, platforms, and recently developed technologies and software\nuse cases. Furthermore, it discusses different aspects of the quantum cloud,\nincluding resource management, quantum serverless, security, and privacy\nproblems. Finally, the paper examines open problems and proposes the future\ndirections of quantum cloud computing, including potential opportunities and\nongoing research in this emerging field.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.11420v1"
    },
    {
        "title": "Simulating Cloud Environments of Connected Vehicles for Anomaly\n  Detection",
        "authors": [
            "M. WeiÃ",
            "J. StÃ¼mpfle",
            "F. Dettinger",
            "N. Jazdi",
            "M. Weyrich"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The emergence of connected vehicles is driven by increasing customer and\nregulatory demands. To meet these, more complex software applications, some of\nwhich require service-based cloud and edge backends, are developed. When new\nsoftware is deployed however, the high complexity and interdependencies between\ncomponents can lead to unforeseen side effects in other system parts. As such,\nit becomes more challenging to recognize whether deviations to the intended\nsystem behavior are occurring, ultimately resulting in higher monitoring\nefforts and slower responses to errors. To overcome this problem, a simulation\nof the cloud environment running in parallel to the system is proposed. This\napproach enables the live comparison between simulated and real cloud behavior.\nTherefore, a concept is developed mirroring the existing cloud system into a\nsimulation. To collect the necessary data, an observability platform is\npresented, capturing telemetry and architecture information. Subsequently, a\nsimulation environment is designed that converts the architecture into a\nsimulation model and simulates its dynamic workload by utilizing captured\ncommunication data. The proposed concept is evaluated in a real-world\napplication scenario for electric vehicle charging: Vehicles can apply for an\nunoccupied charging station at a cloud service backend, the latter which\nmanages all incoming requests and performs the assignment. Benchmarks are\nconducted by comparing the collected telemetry data with the simulated results\nunder different loads and injected faults. The results show that regular cloud\nbehavior is mirrored well by the simulation and that misbehavior due to fault\ninjection is well visible, indicating that simulations are a promising data\nsource for anomaly detection in connected vehicle cloud environments during\noperation.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.11740v1"
    },
    {
        "title": "GPU-RANC: A CUDA Accelerated Simulation Framework for Neuromorphic\n  Architectures",
        "authors": [
            "Sahil Hassan",
            "Michael Inouye",
            "Miguel C. Gonzalez",
            "Ilkin Aliyev",
            "Joshua Mack",
            "Maisha Hafiz",
            "Ali Akoglu"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Open-source simulation tools play a crucial role for neuromorphic application\nengineers and hardware architects to investigate performance bottlenecks and\nexplore design optimizations before committing to silicon. Reconfigurable\nArchitecture for Neuromorphic Computing (RANC) is one such tool that offers\nability to execute pre-trained Spiking Neural Network (SNN) models within a\nunified ecosystem through both software-based simulation and FPGA-based\nemulation. RANC has been utilized by the community with its flexible and highly\nparameterized design to study implementation bottlenecks, tune architectural\nparameters or modify neuron behavior based on application insights and study\nthe trade space on hardware performance and network accuracy. In designing\narchitectures for use in neuromorphic computing, there are an incredibly large\nnumber of configuration parameters such as number and precision of weights per\nneuron, neuron and axon counts per core, network topology, and neuron behavior.\nTo accelerate such studies and provide users with a streamlined productive\ndesign space exploration, in this paper we introduce the GPU-based\nimplementation of RANC. We summarize our parallelization approach and quantify\nthe speedup gains achieved with GPU-based tick-accurate simulations across\nvarious use cases. We demonstrate up to 780 times speedup compared to serial\nversion of the RANC simulator based on a 512 neuromorphic core MNIST inference\napplication. We believe that the RANC ecosystem now provides a much more\nfeasible avenue in the research of exploring different optimizations for\naccelerating SNNs and performing richer studies by enabling rapid convergence\nto optimized neuromorphic architectures.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.16208v1"
    },
    {
        "title": "Scrutinizing Data from Sky: An Examination of Its Veracity in Area Based\n  Traffic Contexts",
        "authors": [
            "Yawar Ali",
            "Krishnan K N",
            "Debashis Ray Sarkar",
            "K. Ramachandra Rao",
            "Niladri Chatterjee",
            "Ashish Bhaskar"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Traffic data collection has been an overwhelming task for researchers as well\nas authorities over the years. With the advancement in technology and\nintroduction of various tools for processing and extracting traffic data the\ntask has been made significantly convenient. Data from Sky (DFS) is one such\ntool, based on image processing and artificial intelligence (AI), that provides\noutput for macroscopic as well as microscopic variables of the traffic streams.\nThe company claims to provide 98 to 100 percent accuracy on the data exported\nusing DFS tool. The tool is widely used in developed countries where the\ntraffic is homogenous and has lane-based movements. In this study, authors have\nchecked the veracity of DFS tool in heterogenous and area-based traffic\nmovement that is prevailing in most developing countries. The validation is\ndone using various methods using Classified Volume Count (CVC), Space Mean\nSpeeds (SMS) of individual vehicle classes and microscopic trajectory of probe\nvehicle to verify DFS claim. The error for CVCs for each vehicle class present\nin the traffic stream is estimated. Mean Absolute Percentage Error (MAPE)\nvalues are calculated for average speeds of each vehicle class between manually\nand DFS extracted space mean speeds (SMSs), and the microscopic trajectories\nare validated using a GPS based tracker put on probe vehicles. The results are\nfairly accurate in the case of data taken from a bird eye view with least\nerrors. The other configurations of data collection have some significant\nerrors, that are majorly caused by the varied traffic composition, the view of\ncamera angle, and the direction of traffic.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.17212v1"
    },
    {
        "title": "Towards Scalable Multi-Chip Wireless Networks with Near-Field Time\n  Reversal",
        "authors": [
            "Ama Bandara",
            "FÃ¡tima RodrÃ­guez-GalÃ¡n",
            "Pau Talarn",
            "Elana Pereira de Santana",
            "Peter Haring BolÃ­var",
            "Eduard AlarcÃ³n",
            "Sergi Abadal"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The concept of Wireless Network-on-Chip (WNoC) has emerged as a potential\nsolution to address the escalating communication demands of modern computing\nsystems due to their low-latency, versatility, and reconfigurability. However,\nfor WNoC to fulfill its potential, it is essential to establish multiple\nhigh-speed wireless links across chips. Unfortunately, the compact and enclosed\nnature of computing packages introduces significant challenges in the form of\nCo-Channel Interference (CCI) and Inter-Symbol Interference (ISI), which not\nonly hinder the deployment of multiple spatial channels but also severely\nrestrict the symbol rate of each individual channel. In this paper, we posit\nthat Time Reversal (TR) could be effective in addressing both impairments in\nthis static scenario thanks to its spatiotemporal focusing capabilities even in\nthe near field. Through comprehensive full-wave simulations and bit error rate\nanalysis in multiple scenarios and at multiple frequency bands, we provide\nevidence that TR can increase the symbol rate by an order of magnitude,\nenabling the deployment of multiple concurrent links and achieving aggregate\nspeeds exceeding 100 Gb/s. Finally, we evaluate the impact of reducing the\nsampling rate of the TR filter on the achievable speeds, paving the way to\npractical TR-based wireless communications at the chip scale.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.17325v1"
    },
    {
        "title": "An Extensive Survey of Digital Image Steganography: State of the Art",
        "authors": [
            "Idakwo M. A.",
            "Muazu M. B.",
            "Adedokun A. E.",
            "Sadiq B. O"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The need to protect sensitive information privacy duringinformation exchange\nover the internet/intranet has led towider adoption of cryptography and\nsteganography. The cryptography approaches convert the information into an\nunreadable format however draws the attention of cryptanalyst owing to the\nuncommon random nature flow of the bytes when viewing the flowing structured\nbytes on a computer. While steganography, in contrast, conceals the very\nexistence of covert communication using digital media. Although any digital\nmedia (text, image, video, audio) can covey the sensitive information, the\nmedia with higher redundant bits are more favorable for embedding the sensitive\ninformation without distorting the media. Digital images are majorly used in\nconveying sensitive information compared to others owing to their higher rate\nof tolerating distortions, highly available, smaller sizes with high redundant\nbits. However, the need for maximizing the redundancy bits for the optimum\nembedding of secret information has been a paramount issue due to the\nimperceptibility prerequisite which deteriorates with an increase in payload\nthus, resulting in a tradeoff. This has limited steganography to only\napplications with lower payload requirements, thus limiting the adoption for\nwider deployment. This paper critically analyzes the current steganographic\ntechniques, recent trends, and challenges.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.19548v1"
    },
    {
        "title": "QSimPy: A Learning-centric Simulation Framework for Quantum Cloud\n  Resource Management",
        "authors": [
            "Hoa T. Nguyen",
            "Muhammad Usman",
            "Rajkumar Buyya"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Quantum cloud computing is an emerging computing paradigm that allows\nseamless access to quantum hardware as cloud-based services. However, effective\nuse of quantum resources is challenging and necessitates robust simulation\nframeworks for effective resource management design and evaluation. To address\nthis need, we proposed QSimPy, a novel discrete-event simulation framework\ndesigned with the main focus of facilitating learning-centric approaches for\nquantum resource management problems in cloud environments. Underpinned by\nextensibility, compatibility, and reusability principles, QSimPy provides a\nlightweight simulation environment based on SimPy, a well-known Python-based\nsimulation engine for modeling dynamics of quantum cloud resources and task\noperations. We integrate the Gymnasium environment into our framework to\nsupport the creation of simulated environments for developing and evaluating\nreinforcement learning-based techniques for optimizing quantum cloud resource\nmanagement. The QSimPy framework encapsulates the operational intricacies of\nquantum cloud environments, supporting research in dynamic task allocation and\noptimization through DRL approaches. We also demonstrate the use of QSimPy in\ndeveloping reinforcement learning policies for quantum task placement problems,\ndemonstrating its potential as a useful framework for future quantum cloud\nresearch.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.01021v1"
    },
    {
        "title": "On User Association in Large-Scale Heterogeneous LEO Satellite Network",
        "authors": [
            "Yuan Guo",
            "Christodoulos Skouroumounis",
            "Symeon Chatzinotas",
            "Ioannis Krikidis"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In this paper, we investigate the performance of large-scale heterogeneous\nlow Earth orbit (LEO) satellite networks in the context of three association\nschemes. In contrast to existing studies, where single-tier LEO satellite-based\nnetwork deployments are considered, the developed framework captures the\nheterogeneous nature of real-world satellite network deployments. More\nspecifically, we propose an analytical framework to evaluate the performance of\nmulti-tier LEO satellite-based networks, where the locations of LEO satellites\nare approximated as points of independent Poisson point processes, with\ndifferent density, transmit power, and altitude. We propose three association\nschemes for the considered network topology based on: 1) the Euclidean\ndistance, 2) the average received power, and 3) a random selection. By using\nstochastic geometry tools, analytical expressions for the association\nprobability, the downlink coverage probability, as well as the spectral\nefficiency are derived for each association scheme, where the interference is\nconsidered. Moreover, we assess the achieved network performance under several\ndifferent fading environments, including low, typical, and severe fading\nconditions, namely non-fading, shadowed-Rician and Rayleigh fading channels,\nrespectively. Our results reveal the impact of fading channels on the coverage\nprobability, and illustrate that the average power-based association scheme\noutperforms in terms of achieved coverage and spectral efficiency performance\nagainst the other two association policies. Furthermore, we highlight the\nimpact of the proposed association schemes and the network topology on the\noptimal number of LEO satellites, providing guidance for the planning of\nmulti-tier LEO satellite-based networks in order to enhance network\nperformance.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.06978v1"
    },
    {
        "title": "Architecture-Level Modeling of Photonic Deep Neural Network Accelerators",
        "authors": [
            "Tanner Andrulis",
            "Gohar Irfan Chaudhry",
            "Vinith M. Suriyakumar",
            "Joel S. Emer",
            "Vivienne Sze"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Photonics is a promising technology to accelerate Deep Neural Networks as it\ncan use optical interconnects to reduce data movement energy and it enables\nlow-energy, high-throughput optical-analog computations. To realize these\nbenefits in a full system (accelerator + DRAM), designers must ensure that the\nbenefits of using the electrical, optical, analog, and digital domains exceed\nthe costs of converting data between domains. Designers must also consider\nsystem-level energy costs such as data fetch from DRAM. Converting data and\naccessing DRAM can consume significant energy, so to evaluate and explore the\nphotonic system space, there is a need for a tool that can model these\nfull-system considerations. In this work, we show that similarities between\nCompute-in-Memory (CiM) and photonics let us use CiM system modeling tools to\naccurately model photonics systems. Bringing modeling tools to photonics\nenables evaluation of photonic research in a full-system context, rapid design\nspace exploration, co-design, and comparison between systems. Using our\nopen-source model, we show that cross-domain conversion and DRAM can consume a\nsignificant portion of photonic system energy. We then demonstrate\noptimizations that reduce conversions and DRAM accesses to improve photonic\nsystem energy efficiency by up to 3x.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.07266v2"
    },
    {
        "title": "Electromagnetic Nanonetworks Beyond 6G: From Wearable and Implantable\n  Networks to On-chip and Quantum Communication",
        "authors": [
            "Sergi Abadal",
            "Chong Han",
            "Vitaly Petrov",
            "Laura Galluccio",
            "Ian F. Akyildiz",
            "Josep M. Jornet"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Emerging from the symbiotic combination of nanotechnology and communications,\nthe field of nanonetworking has come a long way since its inception more than\nfifteen years ago. Significant progress has been achieved in several key\ncommunication technologies as enablers of the paradigm, as well as in the\nmultiple application areas that it opens. In this paper, the focus is placed on\nthe electromagnetic nanonetworking paradigm, providing an overview of the\nadvances made in wireless nanocommunication technology from microwave through\nterahertz to optical bands. The characteristics and potential of the compared\ntechnologies are then confronted with the requirements and challenges of the\nbroad set of nanonetworking applications in the Internet of NanoThings (IoNT)\nand on-chip networks paradigms, including quantum computing applications for\nthe first time. Finally, a selection of cross-cutting issues and possible\ndirections for future work are given, aiming to guide researchers and\npractitioners towards the next generation of electromagnetic nanonetworks.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.07812v1"
    },
    {
        "title": "From Questions to Insightful Answers: Building an Informed Chatbot for\n  University Resources",
        "authors": [
            "Subash Neupane",
            "Elias Hossain",
            "Jason Keith",
            "Himanshu Tripathi",
            "Farbod Ghiasi",
            "Noorbakhsh Amiri Golilarz",
            "Amin Amirlatifi",
            "Sudip Mittal",
            "Shahram Rahimi"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This paper presents BARKPLUG V.2, a Large Language Model (LLM)-based chatbot\nsystem built using Retrieval Augmented Generation (RAG) pipelines to enhance\nthe user experience and access to information within academic settings.The\nobjective of BARKPLUG V.2 is to provide information to users about various\ncampus resources, including academic departments, programs, campus facilities,\nand student resources at a university setting in an interactive fashion. Our\nsystem leverages university data as an external data corpus and ingests it into\nour RAG pipelines for domain-specific question-answering tasks. We evaluate the\neffectiveness of our system in generating accurate and pertinent responses for\nMississippi State University, as a case study, using quantitative measures,\nemploying frameworks such as Retrieval Augmented Generation Assessment(RAGAS).\nFurthermore, we evaluate the usability of this system via subjective\nsatisfaction surveys using the System Usability Scale (SUS). Our system\ndemonstrates impressive quantitative performance, with a mean RAGAS score of\n0.96, and experience, as validated by usability assessments.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.08120v1"
    },
    {
        "title": "Quantum Computing Education for Computer Science Students: Bridging the\n  Gap with Layered Learning and Intuitive Analogies",
        "authors": [
            "Anila Mjeda",
            "Hazel Murray"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Quantum computing presents a transformative potential for the world of\ncomputing. However, integrating this technology into the curriculum for\ncomputer science students who lack prior exposure to quantum mechanics and\nadvanced mathematics remains a challenging task. This paper proposes a\nscaffolded learning approach aimed at equipping computer science students with\nessential quantum principles. By introducing foundational quantum concepts\nthrough relatable analogies and a layered learning approach based on classical\ncomputation, this approach seeks to bridge the gap between classical and\nquantum computing. This differs from previous approaches which build quantum\ncomputing fundamentals from the prerequisite of linear algebra and mathematics.\nThe paper offers a considered set of intuitive analogies for foundation quantum\nconcepts including entanglement, superposition, quantum data structures and\nquantum algorithms. These analogies coupled with a computing-based layered\nlearning approach, lay the groundwork for a comprehensive teaching methodology\ntailored for undergraduate third level computer science students.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.09265v1"
    },
    {
        "title": "Systematic Review on Healthcare Systems Engineering utilizing ChatGPT",
        "authors": [
            "Jungwoo Kim",
            "Ji-Su Lee",
            "Huijae Kim",
            "Taesik Lee"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This paper presents an analytical framework for conducting academic reviews\nin the field of Healthcare Systems Engineering, employing ChatGPT, a\nstate-of-the-art tool among recent language models. We utilized 9,809 abstract\nparagraphs from conference presentations to systematically review the field.\nThe framework comprises distinct analytical processes, each employing tailored\nprompts and the systematic use of the ChatGPT API. Through this framework, we\norganized the target field into 11 topic categories and conducted a\ncomprehensive analysis covering quantitative yearly trends and detailed\nsub-categories. This effort explores the potential for leveraging ChatGPT to\nalleviate the burden of academic reviews. Furthermore, it provides valuable\ninsights into the dynamic landscape of Healthcare Systems Engineering research.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.11817v1"
    },
    {
        "title": "A Reliable Target Evolved Node B Selection Scheme in LTE-Advanced\n  Handover",
        "authors": [
            "Sayan Kumar Ray",
            "NZ Jhanjhi",
            "Akbar Hossain"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The problem of improving the handover performance in Long Term\nEvolution-Advanced (LTE-A) networks has not been fully solved yet.\nTraditionally, the selection of the target Evolved Node B (TeNB) in the\nhandover procedure is based on the signal strength measurements, which may not\nproduce a reliable handover. A reliable handover method may reduce the\ninstances of unstable or frequent handovers that otherwise waste network\nresources. The signal strength measurement process is inherently time consuming\nas the user equipment (UE) has to measure multiple neighboring eNB (NeNB)\nfrequencies in each measurement period. An efficient handover method is\nrequired to improve the overall performance of such systems. In this paper we\npropose a reliable and fast TeNB selection scheme for LTE-A handover. The\nproposed scheme outperforms the existing LTE-A handover methods. The improved\nperformance is achieved by selecting the TeNB based on some three independent\nparameters, namely orientation matching (OM), current load (CL), and the\nreceived signal strengths. An UE essentially measures only the NeNBs\nshortlisted based on OM and CL; thus measurement time is reduced considerably\nleading to a reduction of overall handover time. The performance of the\nproposed scheme is validated by simulation.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.13827v1"
    },
    {
        "title": "Fully parallel implementation of digital memcomputing on FPGA",
        "authors": [
            "Dyk Chung Nguyen",
            "Yuriy V. Pershin"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  We present a fully parallel digital memcomputing solver implemented on a\nfield-programmable gate array (FPGA) board. For this purpose, we have designed\nan FPGA code that solves the ordinary differential equations associated with\ndigital memcomputing in parallel. A feature of the code is the use of only\ninteger-type variables and integer constants to enhance optimization.\nConsequently, each integration step in our solver is executed in 96~ns. This\nmethod was utilized for difficult instances of the Boolean satisfiability (SAT)\nproblem close to a phase transition, involving up to about 150 variables. Our\nresults demonstrate that the parallel implementation reduces the scaling\nexponent by about 1 compared to a sequential C++ code on a standard computer.\nAdditionally, compared to C++ code, we observed a time-to-solution advantage of\nabout three orders of magnitude. Given the limitations of FPGA resources, the\ncurrent implementation of digital memcomputing will be especially useful for\nsolving compact but challenging problems.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.14442v1"
    },
    {
        "title": "Compilation for Dynamically Field-Programmable Qubit Arrays with\n  Efficient and Provably Near-Optimal Scheduling",
        "authors": [
            "Daniel Bochen Tan",
            "Wan-Hsuan Lin",
            "Jason Cong"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Dynamically field-programmable qubit arrays based on neutral atoms feature\nhigh fidelity and highly parallel gates for quantum computing. However, it is\nchallenging for compilers to fully leverage the novel flexibility offered by\nsuch hardware while respecting its various constraints. In this study, we break\ndown the compilation for this architecture into three tasks: scheduling,\nplacement, and routing. We formulate these three problems and present efficient\nsolutions to them. Notably, our scheduling based on graph edge-coloring is\nprovably near-optimal in terms of the number of two-qubit gate stages (at most\none more than the optimum). As a result, our compiler, Enola, reduces this\nnumber of stages by 3.7x and improves the fidelity by 5.9x compared to\nOLSQ-DPQA, the current state of the art. Additionally, Enola is highly\nscalable, e.g., within 30 minutes, it can compile circuits with 10,000 qubits,\na scale sufficient for the current era of quantum computing. Enola is open\nsource at https://github.com/UCLA-VAST/Enola\n",
        "pdf_link": "http://arxiv.org/pdf/2405.15095v2"
    },
    {
        "title": "Kinematic Model of Magnetic Domain Wall Motion for Fast, High-Accuracy\n  Simulations",
        "authors": [
            "Kristi Doleh",
            "Leonard Humphrey",
            "Chandler M. Linseisen",
            "Michael D. Kitcher",
            "Joanna M. Martin",
            "Can Cui",
            "Jean Anne C. Incorvia",
            "Felipe Garcia-Sanchez",
            "Naimul Hassan",
            "Alexander J. Edwards",
            "Joseph S. Friedman"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Domain wall (DW) devices have garnered recent interest for diverse\napplications including memory, logic, and neuromorphic primitives; fast,\naccurate device models are therefore imperative for large-scale system design\nand verification. Extant DW motion models are sub-optimal for large-scale\nsystem design either over-consuming compute resources with physics-heavy\nequations or oversimplifying the physics, drastically reducing model accuracy.\nWe propose a DW model inspired by the phenomenological similarities between\nmotions of a DW and a classical object being acted on by forces like air\nresistance or static friction. Our proposed phenomenological model predicts DW\nmotion within 1.2% on average compared with micromagnetic simulations that are\n400 times slower. Additionally our model is seven times faster than extant\ncollective coordinate models and 14 times more accurate than extant\nhyper-reduced models making it an essential tool for large-scale DW circuit\ndesign and simulation. The model is publicly posted along with scripts that\nautomatically extract model parameters from user-provided simulation or\nexperimental data to extend the model to alternative micromagnetic parameters.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.00225v1"
    },
    {
        "title": "Haptic in-sensor computing device made of carbon\n  nanotube-polydimethylsiloxane nanocomposites",
        "authors": [
            "Kouki Kimizuka",
            "Saman Azhari",
            "Shoshi Tokuno",
            "Ahmet Karacali",
            "Yuki Usami",
            "Shuhei Ikemoto",
            "Hakaru Tamukoh",
            "Hirofumi Tanaka"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The importance of haptic in-sensor computing devices has been increasing. In\nthis study, we successfully fabricated a haptic sensor with a hierarchical\nstructure via the sacrificial template method, using carbon\nnanotubes-polydimethylsiloxane (CNTs-PDMS) nanocomposites for in-sensor\ncomputing applications. The CNTs-PDMS nanocomposite sensors, with different\nsensitivities, were obtained by varying the amount of CNTs. We transformed the\ninput stimuli into higher-dimensional information, enabling a new path for the\nCNTs-PDMS nanocomposite application, which was implemented on a robotic hand as\nan in-sensor computing device by applying a reservoir computing paradigm. The\nnonlinear output data obtained from the sensors were trained using linear\nregression and used to classify nine different objects used in everyday life\nwith an object recognition accuracy of >80 % for each object. This approach\ncould enable tactile sensation in robots while reducing the computational cost.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.03958v1"
    },
    {
        "title": "Energy-Efficient Approximate Full Adders Applying Memristive Serial\n  IMPLY Logic For Image Processing",
        "authors": [
            "Seyed Erfan Fatemieh",
            "Mohammad Reza Reshadinezhad"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Researchers and designers are facing problems with memory and power walls,\nconsidering the pervasiveness of Von-Neumann architecture in the design of\nprocessors and the problems caused by reducing the dimensions of deep\nsub-micron transistors. Memristive Approximate Computing (AC) and In-Memory\nProcessing (IMP) can be promising solutions to these problems. We have tried to\nsolve power and memory wall problems by presenting the implementation algorithm\nof four memristive approximate full adders applying the Material Implication\n(IMPLY) method. The proposed circuits reduce the number of computational steps\nby up to 40% compared to State-of-the-art (SOA). The energy consumption of the\nproposed circuits improves over the previous exact ones by 49%-75% and over the\napproximate full adders by up to 41%. Multiple error evaluation criteria\nevaluate the computational accuracy of the proposed approximate full adders in\nthree scenarios in the 8-bit approximate adder structure. The proposed\napproximate full adders are evaluated in three image processing applications in\nthree scenarios. The results of application-level simulation indicate that the\nfour proposed circuits can be applied in all three scenarios, considering the\nacceptable image quality metrics of the output images (the Peak Signal to Noise\nRatio (PSNR) of the output images is greater than 30 dB).\n",
        "pdf_link": "http://arxiv.org/pdf/2406.05525v1"
    },
    {
        "title": "On the Role of Communications for Space Domain Awareness",
        "authors": [
            "Nathaniel G. Gordon",
            "Nesrine Benchoubane",
            "Gunes Karabulut Kurt",
            "Gregory Falco"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Space Domain Awareness (SDA) has become increasingly vital with the rapid\ngrowth of commercial space activities and the expansion of New Space. This\npaper stresses the necessity of transitioning from centralized to distributed\nSDA architectures. The current architecture predominantly relies on individual\ndownhaul, which we propose to transition to on-orbit distribution. Our results\ndemonstrate that the individual downhaul architecture does not scale\nefficiently with the increasing number of nodes, while on-orbit distribution\noffers significant improvements. By comparing the centralized architecture with\nthe proposed distributed architecture, we highlight the advantages of enhanced\ncoverage and resilience. Our findings show that on-orbit distribution greatly\noutperforms individual downhaul in terms of latency and scalability.\nSpecifically, the latency results for on-orbit distribution are substantially\nlower and more consistent, even as the number of satellites increases. In\naddition, we address the inherent challenges associated with on-orbit\ndistribution architecture, particularly cybersecurity concerns. We focus on\nlink security to ensure the availability and integrity of data transmission in\nthese advanced SDA systems. Future expectations include further refinement of\non-orbit distribution strategies and the development of robust cybersecurity\nmeasures to support the scalability and resilience of SDA systems.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.05582v1"
    },
    {
        "title": "Nanoscale Transmitters Employing Cooperative Transmembrane Transport\n  Proteins for Molecular Communication",
        "authors": [
            "Teena tom Dieck",
            "Lukas Brand",
            "Sebastian Lotter",
            "Kathrin Castiglione",
            "Robert Schober",
            "Maximilian SchÃ¤fer"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This paper introduces a novel optically controllable molecular communication\n(MC) transmitter (TX) design, which is based on a vesicular nanodevice (ND)\nfunctionalized for the release of signaling molecules via transmembrane\nproteins. Due to its optical-to-chemical conversion capability, the ND can be\nused as an externally controllable TX for several MC applications such as bit\ntransmission and targeted drug delivery. The proposed TX design comprises two\ncooperating modules, an energizing module and a release module, and depending\non the specific choices for the modules allows for the release of different\ntypes of signaling molecules. After setting up a general system model for the\nproposed TX design, we conduct a detailed mathematical analysis of a specific\nrealization. In particular, we derive an exact analytical and an approximate\nclosed-form solution for the concentration of the released signaling molecules\nand validate our results by comparison with a numerical solution. Moreover, we\nconsider the impact of a buffering medium, which is typically present in\nexperimental and application environments, in both our analytical and numerical\nanalyses to evaluate the feasibility of our proposed TX design for practical\nchemical implementation. The proposed analytical and closed-form models\nfacilitate system parameter optimization, which can accelerate the experimental\ndevelopment cycle of the proposed ND architecture in the future.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.06147v1"
    },
    {
        "title": "Realizing RF Wavefront Copying with RIS for Future Extended Reality\n  Applications",
        "authors": [
            "Stavros Tsimpoukis",
            "Dimitrios Tyrovolas",
            "Sotiris Ioannidis",
            "Ian F. Akyildiz",
            "George K. Karagiannidis",
            "Christos Liaskos"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Lately a new approach to Extended Reality (XR), denoted as XR-RF, has been\nproposed which is realized by combining Radio Frequency (RF) Imaging and\nprogrammable wireless environments (PWEs). RF Imaging is a technique that aims\nto detect geometric and material features of an object through RF waves. On the\nother hand, the PWE focuses on the the conversion of the wireless RF\npropagation in a controllable, by software, entity through the utilization of\nReconfigurable Intelligent Surfaces (RISs), which can have a controllable\ninteraction with impinging RF waves. In that sense, this dynamic synergy\nleverages the potential of RF Imaging to detect the structure of an object\nthrough RF wavefronts and the PWE's ability to selectively replicate those RF\nwavefronts from one spatial location to wherever an XR-RF mobile user is\npresently located. Then the captured wavefront, through appropriate hardware,\nis mapped to the visual representation of the object through machine learning\nmodels. As a key aspect of the XR-RF's system workflow is the wavefront copying\nmechanism, this work introduces a new PWE configuration algorithm for XR-RF.\nMoreover, it is shown that the waveform replication process inevitably yields\nimprecision in the replication process. After statistical analysis, based on\nsimulation results, it is shown that this imprecision can be effectively\nmodeled by the gamma distribution.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.07165v1"
    },
    {
        "title": "Enhanced In-Flight Connectivity for Urban Air Mobility via LEO Satellite\n  Networks",
        "authors": [
            "Karnika Biswas",
            "Hakim Ghazzai",
            "Abdullah Khanfor",
            "Lokman Sboui"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Urban Air Mobility (UAM) is the envisioned future of inter-city aerial\ntransportation. This paper presents a novel, in-flight connectivity link\nallocation method for UAM, which dynamically switches between terrestrial\ncellular and Low Earth Orbit (LEO) satellite networks based on real-time\nconditions. Our approach prefers cellular networks for cost efficiency,\nswitching to LEO satellites under poor cellular conditions to ensure continuous\nUAM connectivity. By integrating real-time metrics like signal strength,\nnetwork congestion, and flight trajectory into the selection process, our\nalgorithm effectively balances cost, minimum data rate requirements, and\ncontinuity of communication. Numerical results validate minimization of\ndata-loss while ensuring an optimal selection from the set of available\nabove-threshold data rates at every time sample. Furthermore, insights derived\nfrom our study emphasize the importance of hybrid connectivity solutions in\nensuring seamless, uninterrupted communication for future urban aerial\nvehicles.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.07298v1"
    },
    {
        "title": "Mycorrhizal Fungi and Plant Symbiosis for Energy Harvesting in the\n  Internet of Plants",
        "authors": [
            "Fatih E. Bilgen",
            "Ozgur B. Akan"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Biological entities in nature have developed sophisticated communication\nmethods over millennia to facilitate cooperation. Among these entities, plants\nare some of the most intricate communicators. They interact with each other\nthrough various communication modalities, creating networks that enable the\nexchange of information and nutrients. In this paper, we explore this\ncollective behavior and its components. We then introduce the concept of agent\nplants, outlining their architecture and detailing the tasks of each unit.\nAdditionally, we investigate the mycorrhizal fungi-plant symbiosis to extract\nglucose for energy harvesting. We propose an architecture that converts the\nchemical energy stored in these glucose molecules into electrical energy. We\nconduct comprehensive analyses of the proposed architecture to validate its\neffectiveness.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.11174v1"
    },
    {
        "title": "Parameter Training Efficiency Aware Resource Allocation for AIGC in\n  Space-Air-Ground Integrated Networks",
        "authors": [
            "Liangxin Qian",
            "Jun Zhao"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  With the evolution of artificial intelligence-generated content (AIGC)\ntechniques and the development of space-air-ground integrated networks (SAGIN),\nthere will be a growing opportunity to enhance more users' mobile experience\nwith customized AIGC applications. This is made possible through the use of\nparameter-efficient fine-tuning (PEFT) training alongside mobile edge\ncomputing. In this paper, we formulate the optimization problem of maximizing\nthe parameter training efficiency of the SAGIN system over wireless networks\nunder limited resource constraints. We propose the Parameter training\nefficiency Aware Resource Allocation (PARA) technique to jointly optimize user\nassociation, data offloading, and communication and computational resource\nallocation. Solid proofs are presented to solve this difficult sum of ratios\nproblem based on quadratically constrained quadratic programming (QCQP),\nsemidefinite programming (SDP), graph theory, and fractional programming (FP)\ntechniques. Our proposed PARA technique is effective in finding a stationary\npoint of this non-convex problem. The simulation results demonstrate that the\nproposed PARA method outperforms other baselines.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.13602v2"
    },
    {
        "title": "Emerging-properties Mapping Using Spatial Embedding Statistics: EMUSES",
        "authors": [
            "Chris Foulon",
            "Marcela Ovando-Tellez",
            "Lia Talozzi",
            "Maurizio Corbetta",
            "Anna Matsulevits",
            "Michel Thiebaut de Schotten"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Understanding complex phenomena often requires analyzing high-dimensional\ndata to uncover emergent properties that arise from multifactorial\ninteractions. Here, we present EMUSES (Emerging-properties Mapping Using\nSpatial Embedding Statistics), an innovative approach employing Uniform\nManifold Approximation and Projection (UMAP) to create high-dimensional\nembeddings that reveal latent structures within data. EMUSES facilitates the\nexploration and prediction of emergent properties by statistically analyzing\nthese latent spaces. Using three distinct datasets--a handwritten digits\ndataset from the National Institute of Standards and Technology (NIST, E.\nAlpaydin, 1998), the Chicago Face Database (Ma et al., 2015), and brain\ndisconnection data post-stroke (Talozzi et al., 2023)--we demonstrate EMUSES'\neffectiveness in detecting and interpreting emergent properties. Our method not\nonly predicts outcomes with high accuracy but also provides clear\nvisualizations and statistical insights into the underlying interactions within\nthe data. By bridging the gap between predictive accuracy and interpretability,\nEMUSES offers researchers a powerful tool to understand the multifactorial\norigins of complex phenomena.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.14309v1"
    },
    {
        "title": "WAGONN: Weight Bit Agglomeration in Crossbar Arrays for Reduced Impact\n  of Interconnect Resistance on DNN Inference Accuracy",
        "authors": [
            "Jeffry Victor",
            "Dong Eun Kim",
            "Chunguang Wang",
            "Kaushik Roy",
            "Sumeet Gupta"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Deep neural network (DNN) accelerators employing crossbar arrays capable of\nin-memory computing (IMC) are highly promising for neural computing platforms.\nHowever, in deeply scaled technologies, interconnect resistance severely\nimpairs IMC robustness, leading to a drop in the system accuracy. To address\nthis problem, we propose SWANN - a technique based on shuffling weights in\ncrossbar arrays which alleviates the detrimental effect of wire resistance on\nIMC. For 8T-SRAM-based 128x128 crossbar arrays in 7nm technology, SWANN\nenhances the accuracy from 47.78% to 83.5% for ResNet-20/CIFAR-10. We also show\nthat SWANN can be used synergistically with Partial-Word-LineActivation,\nfurther boosting the accuracy. Moreover, we evaluate the implications of SWANN\nfor compact ferroelectric-transistorbased crossbar arrays. SWANN incurs minimal\nhardware overhead, with less than a 1% increase in energy consumption.\nAdditionally, the latency and area overheads of SWANN are ~1% and ~16%,\nrespectively when 1 ADC is utilized per crossbar array.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.14706v2"
    },
    {
        "title": "Soley: Identification and Automated Detection of Logic Vulnerabilities\n  in Ethereum Smart Contracts Using Large Language Models",
        "authors": [
            "Majd Soud",
            "Waltteri Nuutinen",
            "Grischa Liebel"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Modern blockchain, such as Ethereum, supports the deployment and execution of\nso-called smart contracts, autonomous digital programs with significant value\nof cryptocurrency. Executing smart contracts requires gas costs paid by users,\nwhich define the limits of the contract's execution. Logic vulnerabilities in\nsmart contracts can lead to financial losses, and are often the root cause of\nhigh-impact cyberattacks. Our objective is threefold: (i) empirically\ninvestigate logic vulnerabilities in real-world smart contracts extracted from\ncode changes on GitHub, (ii) introduce Soley, an automated method for detecting\nlogic vulnerabilities in smart contracts, leveraging Large Language Models\n(LLMs), and (iii) examine mitigation strategies employed by smart contract\ndevelopers to address these vulnerabilities in real-world scenarios. We\nobtained smart contracts and related code changes from GitHub. To address the\nfirst and third objectives, we qualitatively investigated available logic\nvulnerabilities using an open coding method. We identified these\nvulnerabilities and their mitigation strategies. For the second objective, we\nextracted various logic vulnerabilities, applied preprocessing techniques, and\nimplemented and trained the proposed Soley model. We evaluated Soley along with\nthe performance of various LLMs and compared the results with the\nstate-of-the-art baseline on the task of logic vulnerability detection. From\nour analysis, we identified nine novel logic vulnerabilities, extending\nexisting taxonomies with these vulnerabilities. Furthermore, we introduced\nseveral mitigation strategies extracted from observed developer modifications\nin real-world scenarios. Our Soley method outperforms existing methods in\nautomatically identifying logic vulnerabilities. Interestingly, the efficacy of\nLLMs in this task was evident without requiring extensive feature engineering.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.16244v1"
    },
    {
        "title": "Quantum Serverless Paradigm and Application Development using the QFaaS\n  Framework",
        "authors": [
            "Hoa T. Nguyen",
            "Bui Binh An Pham",
            "Muhammad Usman",
            "Rajkumar Buyya"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Quantum computing has the potential to solve complex problems beyond the\ncapabilities of classical computers. However, its practical use is currently\nlimited due to early-stage quantum software engineering and the constraints of\nNoisy Intermediate-Scale Quantum (NISQ) devices. To address this issue, this\nchapter introduces the concept of serverless quantum computing with examples\nusing QFaaS, a practical Quantum Function-as-a-Service framework. This\nframework utilizes the serverless computing model to simplify quantum\napplication development and deployment by abstracting the complexities of\nquantum hardware and enhancing application portability across different quantum\nsoftware development kits and quantum backends. The chapter provides\ncomprehensive documentation and guidelines for deploying and using QFaaS,\ndetailing the setup, component deployment, and examples of service-oriented\nquantum applications. This framework offers a promising approach to overcoming\ncurrent limitations and advancing the practical software engineering of quantum\ncomputing.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.02828v1"
    },
    {
        "title": "16-channel Photonic Solver for Optimization Problems on a Silicon Chip",
        "authors": [
            "Jiayi Ouyang",
            "Shengping Liu",
            "Ziyue Yang",
            "Wei Wang",
            "Xue Feng",
            "Yongzhuo Li",
            "Yidong Huang"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In this article, we proposed a programmable 16-channel photonic solver for\nquadratic unconstrained binary optimization (QUBO) problems. The solver is\nbased on a hybrid optoelectronic scheme including a photonic chip and the\ncorresponding electronic driving circuit. The photonic chip is fabricated on\nsilicon on insulator (SOI) substrate and integrates high-speed electro-optic\nmodulators, thermo-optic phase shifters and photodetectors to conduct the\n16-dimensional optical vector-matrix multiplication (OVMM). Due to the parallel\nand low latency propagation of lightwave, the calculation of the QUBO cost\nfunction can be accelerated. Besides, the electronic processor is employed to\nrun the heuristic algorithm to search the optimal solution. In the experiment,\ntwo 16-dimensional randomly generated QUBO problems are solved with high\nsuccessful probabilities. To our knowledge, it is the largest scale of\nprogrammable and on-chip photonic solver ever reported. Moreover, the computing\nspeed of the OVMM on photonic chip is ~2 TFLOP/s. It shows the potential of\nfast solving such optimization problems with integrated photonic systems.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.04713v1"
    },
    {
        "title": "A 103-TOPS/mm$^2$ Integrated Photonic Computing Engine Enabling\n  Next-Generation Reservoir Computing",
        "authors": [
            "Dongliang Wang",
            "Yikun Nie",
            "Gaolei Hu",
            "Hon Ki Tsang",
            "Chaoran Huang"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Reservoir computing (RC) is a leading machine learning algorithm for\ninformation processing due to its rich expressiveness. A new RC paradigm has\nrecently emerged, showcasing superior performance and delivering more\ninterpretable results with shorter training data sets and training times,\nrepresenting the next generation of RC computing. This work presents the first\nrealization of a high-speed next-generation RC system on an integrated photonic\nchip. Our experimental results demonstrate state-of-the-art forecasting and\nclassification performances under various machine learning tasks and achieve\nthe fastest speeds of 60 Gbaud and a computing density of 103 tera\noperations/second/mm$^2$ (TOPS/mm$^2$). The passive system, composed of a\nsimple star coupler with on-chip delay lines, offers several advantages over\ntraditional RC systems, including no speed limitations, compact footprint,\nextremely high fabrication error tolerance, fewer metaparameters, and greater\ninterpretability. This work lays the foundation for ultrafast on-chip photonic\nRC, representing significant progress toward developing next-generation\nhigh-speed photonic computing and signal processing.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.05840v1"
    },
    {
        "title": "Power-Area Efficient Serial IMPLY-based 4:2 Compressor Applied in\n  Data-Intensive Applications",
        "authors": [
            "Bahareh Bagheralmoosavi",
            "Seyed Erfan Fatemieh",
            "Mohammad Reza Reshadinezhad",
            "Antonio Rubio"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The data transfer between a processor and memory has become a design\nbottleneck in data-intensive applications. Processing-In-Memory (PIM) is a\npractical approach to overcome the memory wall bottleneck. The 4:2 compressor\nis suitable for implementing the processor's crucial arithmetic circuits,\nincluding multiplier. Some area-efficient memristive structures, like Material\nImplication (IMPLY) in serial architecture, are compatible with the crossbar\narray. This paper proposes a serial memristive IMPLY-based 4:2 compressor,\nwhich is applied to present new 4-bit and 8-bit multipliers. The proposed\ncircuits are evaluated regarding latency, area, and energy consumption.\nCompared to the existing serial compressor, the proposed 4:2 compressor's\nalgorithm improves the area, energy consumption, and speed by 36%, 17%, and\n15%, respectively. The proposed 4-bit and 8-bit multipliers are improved by\n7.3% and 10%, respectively, regarding the latency, and reduced energy\nconsumption by up to 12%, compared to the serial multiplier based on a 4:2\ncompressor with XOR/MUX design.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.09980v1"
    },
    {
        "title": "SuperFlow: A Fully-Customized RTL-to-GDS Design Automation Flow for\n  Adiabatic Quantum-Flux-Parametron Superconducting Circuits",
        "authors": [
            "Yanyue Xie",
            "Peiyan Dong",
            "Geng Yuan",
            "Zhengang Li",
            "Masoud Zabihi",
            "Chao Wu",
            "Sung-En Chang",
            "Xufeng Zhang",
            "Xue Lin",
            "Caiwen Ding",
            "Nobuyuki Yoshikawa",
            "Olivia Chen",
            "Yanzhi Wang"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Superconducting circuits, like Adiabatic Quantum-Flux-Parametron (AQFP),\noffer exceptional energy efficiency but face challenges in physical design due\nto sophisticated spacing and timing constraints. Current design tools often\nneglect the importance of constraint adherence throughout the entire design\nflow. In this paper, we propose SuperFlow, a fully-customized RTL-to-GDS design\nflow tailored for AQFP devices. SuperFlow leverages a synthesis tool based on\nCMOS technology to transform any input RTL netlist to an AQFP-based netlist.\nSubsequently, we devise a novel place-and-route procedure that simultaneously\nconsiders wirelength, timing, and routability for AQFP circuits. The process\nculminates in the generation of the AQFP circuit layout, followed by a Design\nRule Check (DRC) to identify and rectify any layout violations. Our\nexperimental results demonstrate that SuperFlow achieves 12.8% wirelength\nimprovement on average and 12.1% better timing quality compared with previous\nstate-of-the-art placers for AQFP circuits.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.18209v1"
    },
    {
        "title": "To Spike or Not to Spike, that is the Question",
        "authors": [
            "Sanaz Mahmoodi Takaghaj",
            "Jack Sampson"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Neuromorphic computing has recently gained momentum with the emergence of\nvarious neuromorphic processors. As the field advances, there is an increasing\nfocus on developing training methods that can effectively leverage the unique\nproperties of spiking neural networks (SNNs). SNNs emulate the temporal\ndynamics of biological neurons, making them particularly well-suited for\nreal-time, event-driven processing. To fully harness the potential of SNNs\nacross different neuromorphic platforms, effective training methodologies are\nessential. In SNNs, learning rules are based on neurons' spiking behavior, that\nis, if and when spikes are generated due to a neuron's membrane potential\nexceeding that neuron's spiking threshold, and this spike timing encodes vital\ninformation. However, the threshold is generally treated as a hyperparameter,\nand incorrect selection can lead to neurons that do not spike for large\nportions of the training process, hindering the effective rate of learning.\nThis work focuses on the significance of learning neuron thresholds alongside\nweights in SNNs. Our results suggest that promoting threshold from a\nhyperparameter to a trainable parameter effectively addresses the issue of dead\nneurons during training. This leads to a more robust training algorithm,\nresulting in improved convergence, increased test accuracy, and a substantial\nreduction in the number of training epochs required to achieve viable accuracy\non spatiotemporal datasets such as NMNIST, DVS128, and Spiking Heidelberg\nDigits (SHD), with up to 30% training speed-up and up to 2% higher accuracy on\nthese datasets.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.19566v2"
    },
    {
        "title": "Brain-inspired polymer dendrite networks for morphology-dependent\n  computing hardware",
        "authors": [
            "Scholaert Corentin",
            "Coffinier Yannick",
            "Pecqueur SÃ©bastien",
            "Alibart Fabien"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Variability has always been a challenge to mitigate in electronics. This\nespecially holds true for organic semiconductors, where reproducibility and\nlong-term stability concerns hinder industrialization. By relying on a\nbio-inspired computing paradigm, we show that AC-electropolymerization is a\npowerful platform for the development of morphology-dependent computing\nhardware. Our findings reveal that electropolymerized polymer dendrite networks\nexhibit a complex relationship between structure and operation that allows them\nto implement nearly linear to nonlinear functions depending on the complexity\nof their structure. Moreover, dendritic networks can integrate a limitless\nnumber of inputs from their environment, for which their unique morphologies\ninduce specific patterns in the dynamic encoding of the network's output. We\ndemonstrate that this property can be used to our advantage in the context of\nin materio computing to discriminate between different spatiotemporal inputs.\nThese results show how, due to its inherent stochasticity,\nelectropolymerization is a pivotal technique for the bottom-up implementation\nof computationally powerful objects. We anticipate this study will help\nshifting the negative perception of variability in the material science\ncommunity and promote the electropolymerization framework as a foundation for\nthe development of a new generation of hardware defined by its topological\nrichness.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.19847v1"
    },
    {
        "title": "Exploring Liquid Neural Networks on Loihi-2",
        "authors": [
            "Wiktoria Agata Pawlak",
            "Murat Isik",
            "Dexter Le",
            "Ismail Can Dikmen"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This study investigates the realm of liquid neural networks (LNNs) and their\ndeployment on neuromorphic hardware platforms. It provides an in-depth analysis\nof Liquid State Machines (LSMs) and explores the adaptation of LNN\narchitectures to neuromorphic systems, highlighting the theoretical foundations\nand practical applications. We introduce a pioneering approach to image\nclassification on the CIFAR-10 dataset by implementing Liquid Neural Networks\n(LNNs) on state-of-the-art neuromorphic hardware platforms. Our Loihi-2\nASIC-based architecture demonstrates exceptional performance, achieving a\nremarkable accuracy of 91.3% while consuming only 213 microJoules per frame.\nThese results underscore the substantial potential of LNNs for advancing\nneuromorphic computing and establish a new benchmark for the field in terms of\nboth efficiency and accuracy.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.20590v1"
    },
    {
        "title": "CultureVo: The Serious Game of Utilizing Gen AI for Enhancing Cultural\n  Intelligence",
        "authors": [
            "Ajita Agarwala",
            "Anupam Purwar",
            "Viswanadhasai Rao"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  CultureVo, Inc. has developed the Integrated Culture Learning Suite (ICLS) to\ndeliver foundational knowledge of world cultures through a combination of\ninteractive lessons and gamified experiences. This paper explores how\nGenerative AI powered by open source Large Langauge Models are utilized within\nthe ICLS to enhance cultural intelligence. The suite employs Generative AI\ntechniques to automate the assessment of learner knowledge, analyze behavioral\npatterns, and manage interactions with non-player characters using real time\nlearner assessment. Additionally, ICLS provides contextual hint and recommend\ncourse content by assessing learner proficiency, while Generative AI\nfacilitates the automated creation and validation of educational content.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.20685v2"
    },
    {
        "title": "Solid-State Oxide-Ion Synaptic Transistor for Neuromorphic Computing",
        "authors": [
            "Philipp Langner",
            "Francesco Chiabrera",
            "Nerea Alayo",
            "Paul Nizet",
            "Luigi Morrone",
            "Carlota Bozal-Ginesta",
            "Alex Morata",
            "Albert TarancÃ²n"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Neuromorphic hardware facilitates rapid and energy-efficient training and\noperation of neural network models for artificial intelligence. However,\nexisting analog in-memory computing devices, like memristors, continue to face\nsignificant challenges that impede their commercialization. These challenges\ninclude high variability due to their stochastic nature. Microfabricated\nelectrochemical synapses offer a promising approach by functioning as an analog\nprogrammable resistor based on deterministic ion-insertion mechanisms. Here, we\ndeveloped an all-solid-state oxide-ion synaptic transistor employing\n$\\text{Bi}_2\\text{V}_{0.9}\\text{Cu}_{0.1}\\text{O}_{5.35}$ as a superior\noxide-ion conductor electrolyte and\n$\\text{La}_\\text{0.5}\\text{Sr}_\\text{0.5}\\text{F}\\text{O}_\\text{3-$\\delta$}$ as\na variable resistance channel able to efficiently operate at temperatures\ncompatible with conventional electronics. Our transistor exhibits essential\nsynaptic behaviors such as long- and short-term potentiation, paired-pulse\nfacilitation, and post-tetanic potentiation, mimicking fundamental properties\nof biological neural networks. Key criteria for efficient neuromorphic\ncomputing are satisfied, including excellent linear and symmetric synaptic\nplasticity, low energy consumption per programming pulse, and high endurance\nwith minimal cycle-to-cycle variation. Integrated into an artificial neural\nnetwork (ANN) simulation for handwritten digit recognition, the presented\nsynaptic transistor achieved a 96% accuracy on the MNIST dataset, illustrating\nthe effective implementation of our device in ANNs. These findings demonstrate\nthe potential of oxide-ion based synaptic transistors for effective\nimplementation in analog neuromorphic computing based on iontronics.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.01469v1"
    },
    {
        "title": "Delay Conditioned Generative Modelling of Resistive Drift in Memristors",
        "authors": [
            "Waleed El-Geresy",
            "Christos Papavassiliou",
            "Deniz GÃ¼ndÃ¼z"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The modelling of memristive devices is an essential part of the development\nof novel in-memory computing systems. Models are needed to enable the accurate\nand efficient simulation of memristor device characteristics, for purposes of\ntesting the performance of the devices or the feasibility of their use in\nfuture neuromorphic and in-memory computing architectures. The consideration of\nmemristor non-idealities is an essential part of any modelling approach. The\nnature of the deviation of memristive devices from their initial state,\nparticularly at ambient temperature and in the absence of a stimulating\nvoltage, is of key interest, as it dictates their reliability as information\nstorage media - a property that is of importance for both traditional storage\nand neuromorphic applications. In this paper, we investigate the use of a\ngenerative modelling approach for the simulation of the delay and initial\nresistance-conditioned resistive drift distribution of memristive devices. We\nintroduce a data normalisation scheme and a novel training technique to enable\nthe generative model to be conditioned on the continuous inputs. The proposed\ngenerative modelling approach is suited for use in end-to-end training and\ndevice modelling scenarios, including learned data storage applications, due to\nits simulation efficiency and differentiability.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.01539v1"
    },
    {
        "title": "Spatial Affordance-aware Interactable Subspace Allocation for Mixed\n  Reality Telepresence",
        "authors": [
            "Dooyoung Kim",
            "Seonji Kim",
            "Selin Choi",
            "Woontack Woo"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  To enable remote Virtual Reality (VR) and Augmented Reality (AR) clients to\ncollaborate as if they were in the same space during Mixed Reality (MR)\ntelepresence, it is essential to overcome spatial heterogeneity and generate a\nunified shared collaborative environment by integrating remote spaces into a\ntarget host space. Especially when multiple remote users connect, a large\nshared space is necessary for people to maintain their personal space while\ncollaborating, but the existing simple intersection method leads to the\ncreation of narrow shared spaces as the number of remote spaces increases. To\nrobustly align to the host space even as the number of remote spaces increases,\nwe propose a spatial affordance-aware interactable subspace allocation\nalgorithm. The key concept of our approach is to consider the perceivable and\ninteractable areas separately, where every user views the same mutual space,\nbut each remote user has a different interactable subspace, considering their\nlocation and spatial affordance. We conducted an evaluation with 900 space\ncombinations, varying the number of remote spaces as two, four, and six, and\nresults show our method outperformed in securing wide interactable mutual space\nand instantiating users compared to the other spatial matching methods. Our\nwork enables multiple clients from diverse remote locations to access the AR\nhost's space, allowing them to interact directly with the table, wall, or floor\nby aligning their physical subspaces within a connected mutual space.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.04297v1"
    },
    {
        "title": "A Collaborative PIM Computing Optimization Framework for Multi-Tenant\n  DNN",
        "authors": [
            "Bojing Li",
            "Duo Zhong",
            "Xiang Chen",
            "Chenchen Liu"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Modern Artificial Intelligence (AI) applications are increasingly utilizing\nmulti-tenant deep neural networks (DNNs), which lead to a significant rise in\ncomputing complexity and the need for computing parallelism. ReRAM-based\nprocessing-in-memory (PIM) computing, with its high density and low power\nconsumption characteristics, holds promising potential for supporting the\ndeployment of multi-tenant DNNs. However, direct deployment of complex\nmulti-tenant DNNs on exsiting ReRAM-based PIM designs poses challenges.\nResource contention among different tenants can result in sever\nunder-utilization of on-chip computing resources. Moreover, area-intensive\noperators and computation-intensive operators require excessively large on-chip\nareas and long processing times, leading to high overall latency during\nparallel computing. To address these challenges, we propose a novel ReRAM-based\nin-memory computing framework that enables efficient deployment of multi-tenant\nDNNs on ReRAM-based PIM designs. Our approach tackles the resource contention\nproblems by iteratively partitioning the PIM hardware at tenant level. In\naddition, we construct a fine-grained reconstructed processing pipeline at the\noperator level to handle area-intensive operators. Compared to the direct\ndeployments on traditional ReRAM-based PIM designs, our proposed PIM computing\nframework achieves significant improvements in speed (ranges from 1.75x to\n60.43x) and energy(up to 1.89x).\n",
        "pdf_link": "http://arxiv.org/pdf/2408.04812v1"
    },
    {
        "title": "Comparative Evaluation of Memory Technologies for Synaptic Crossbar\n  Arrays- Part 2: Design Knobs and DNN Accuracy Trends",
        "authors": [
            "Jeffry Victor",
            "Chunguang Wang",
            "Sumeet K. Gupta"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Crossbar memory arrays have been touted as the workhorse of in-memory\ncomputing (IMC)-based acceleration of Deep Neural Networks (DNNs), but the\nassociated hardware non-idealities limit their efficacy. To address this,\ncross-layer design solutions that reduce the impact of hardware non-idealities\non DNN accuracy are needed. In Part 1 of this paper, we established the\nco-optimization strategies for various memory technologies and their crossbar\narrays, and conducted a comparative technology evaluation in the context of IMC\nrobustness. In this part, we analyze various design knobs such as array size\nand bit-slice (number of bits per device) and their impact on the performance\nof 8T SRAM, ferroelectric transistor (FeFET), Resistive RAM (ReRAM) and\nspin-orbit-torque magnetic RAM (SOT-MRAM) in the context of inference accuracy\nat 7nm technology node. Further, we study the effect of circuit design\nsolutions such as Partial Wordline Activation (PWA) and custom ADC reference\nlevels that reduce the hardware non-idealities and comparatively analyze the\nresponse of each technology to such accuracy enhancing techniques. Our results\non ResNet-20 (with CIFAR-10) show that PWA increases accuracy by up to 32.56%\nwhile custom ADC reference levels yield up to 31.62% accuracy enhancement. We\nobserve that compared to the other technologies, FeFET, by virtue of its small\nlayout height and high distinguishability of its memory states, is best suited\nfor large arrays. For higher bit-slices and a more complex dataset (ResNet-50\nwith Cifar-100) we found that ReRAM matches the performance of FeFET.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.05857v1"
    },
    {
        "title": "A MAC Protocol with Time Reversal for Wireless Networks within Computing\n  Packages",
        "authors": [
            "Ama Bandara",
            "Abhijit Das",
            "FÃ¡tima RodrÃ­guez-GalÃ¡n",
            "Eduard AlarcÃ³n",
            "Sergi Abadal"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Wireless Network-on-Chip (WNoC) is a promising concept which provides a\nsolution to overcome the scalability issues in prevailing networks-in-package\nfor many-core processors. However, the electromagnetic propagation inside the\nchip package leads to energy reverberation, resulting in Inter-Symbol\nInterference (ISI) with high delay spreads. Time Reversal (TR) is a technique\nthat benefits the unique time-invariant channel with rich multipath effects to\nfocus the energy to the desired transceiver. TR mitigates both ISI and\nco-channel interference, hence providing parallel communications in both space\nand time. Thus, TR is a versatile candidate to improve the aggregate bandwidth\nof wireless on-chip networks provided that a Medium Access Control (MAC) is\nused to efficiently share the wireless medium. In this paper, we explore a\nsimple yet resilient TR-based MAC protocol (TR-MAC) design for WNoC. We propose\nto manage multiple parallel transmissions with simultaneous spatial channels in\nthe same time slot with TR precoding and focused energy detection at the\ntransceiver. Our results show that TR-MAC can be employed in massive computing\narchitectures with improved latency and throughput while matching with the\nstringent requirements of the physical layer.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.07421v2"
    },
    {
        "title": "Embodied Biocomputing Sequential Circuits with Data Processing and\n  Storage for Neurons-on-a-chip",
        "authors": [
            "Giulio Basso",
            "Reinhold Scherer",
            "Michael Taynnan Barros"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  With conventional silicon-based computing approaching its physical and\nefficiency limits, biocomputing emerges as a promising alternative. This\napproach utilises biomaterials such as DNA and neurons as an interesting\nalternative to data processing and storage. This study explores the potential\nof neuronal biocomputing to rival silicon-based systems. We explore neuronal\nlogic gates and sequential circuits that mimic conventional computer\narchitectures. Through mathematical modelling, optimisation, and computer\nsimulation, we demonstrate the operational capabilities of neuronal sequential\ncircuits. These circuits include a neuronal NAND gate, SR Latch flip-flop, and\nD flip-flop memory units. Our approach involves manipulating neuron\ncommunication, synaptic conductance, spike buffers, neuron types, and specific\nneuronal network topology designs. The experiments demonstrate the practicality\nof encoding binary information using patterns of neuronal activity and\novercoming synchronization difficulties with neuronal buffers and inhibition\nstrategies. Our results confirm the effectiveness and scalability of neuronal\nlogic circuits, showing that they maintain a stable metabolic burden even in\ncomplex data storage configurations. Our study not only demonstrates the\nconcept of embodied biocomputing by manipulating neuronal properties for\ndigital signal processing but also establishes the foundation for cutting-edge\nbiocomputing technologies. Our designs open up possibilities for using neurons\nas energy-efficient computing solutions. These solutions have the potential to\nbecome an alternate to silicon-based systems by providing a carbon-neutral,\nbiologically feasible alternative.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.07628v1"
    },
    {
        "title": "Quantum Buffer Design Using Petri Nets",
        "authors": [
            "Syed Asad Shah",
            "A. Yavuz OruÃ§"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This paper introduces a simplified quantum Petri net (QPN) model and uses\nthis model to generalize classical SISO, SIMO, MISO, MIMO and priority buffers\nto their quantum counterparts. It provides a primitive storage element, namely\na quantum S-R flip-flop design using quantum CNOT and SWAP gates that can be\nreplicated to obtain a quantum register for any given number of qubits. The\naforementioned quantum buffers are then obtained using the simplified QPN model\nand quantum registers. $\\!\\!$The quantum S-R flip-flop and quantum buffer\ndesigns have been tested using OpenQASM and Qiskit on IBM quantum computers and\nsimulators and the results validate the presented quantum S-R flip-flop and\nbuffer designs.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.08369v2"
    },
    {
        "title": "The Chemputer and Chemputation: A Universal Chemical Compound Synthesis\n  Machine",
        "authors": [
            "Leroy Cronin"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This work establishes a rigorous proof for the universality of the chemputer\nas a chemical synthesis machine, capable of constructing any stable and\nisolable molecule through a finite, expressible process. This process is\ngoverned by three key parameters: reagents, process conditions, and catalysts.\nAdditionally, the study introduces dynamic error correction mechanisms\nintegrated into each step of the synthesis pathway, ensuring real-time accuracy\nand reliability. The role of universally configurable hardware is also\nhighlighted, with the introduction of a 'chempiling' function that translates\nsynthesis pathways into executable hardware configurations. These advancements\ncollectively demonstrate the chemputer's capability to perform any feasible\nchemical synthesis, thereby establishing it as a universal tool in chemical\nmanufacturing and synthesis. I show that every finitely realizable chemical\nsynthesis process that can exist within the bounds of physical laws can be\nperfectly instantiated and executed by a universal chemputer, provided that the\nprocess can be completed within the finite number of reagent input vessels,\nreaction vessels, and product output vessels available, and that the error\ncorrection mechanisms are sufficiently robust to maintain the accuracy of the\nsynthesis within these constraints. Finally, I show that chemical reactions are\nnot implicit functions, but are an emergent property coming from the\ncombination of the reagents, process conditions, and catalysts.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.09171v1"
    },
    {
        "title": "Experiment-based Models for Air Time and Current Consumption of LoRaWAN\n  LR-FHSS",
        "authors": [
            "Muhammad Asad Ullah",
            "Konstantin Mikhaylov",
            "Hirley Alves"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Long Range - Frequency Hopping Spread Spectrum (LR-FHSS) is an emerging and\npromising technology recently introduced into the LoRaWAN protocol\nspecification for both terrestrial and non-terrestrial networks, notably\nsatellites. The higher capacity, long-range and robustness to Doppler effect\nmake LR-FHSS a primary candidate for direct-to-satellite (DtS) connectivity for\nenabling Internet-of-things (IoT) in remote areas. The LR-FHSS devices\nenvisioned for DtS IoT will be primarily battery-powered. Therefore, it is\ncrucial to investigate the current consumption characteristics and Time-on-Air\n(ToA) of LR-FHSS technology. However, to our knowledge, no prior research has\npresented the accurate ToA and current consumption models for this newly\nintroduced scheme. This paper addresses this shortcoming through extensive\nfield measurements and the development of analytical models. Specifically, we\nhave measured the current consumption and ToA for variable transmit power,\nmessage payload, and two new LR-FHSS-based Data Rates (DR8 and DR9). We also\ndevelop current consumption and ToA analytical models demonstrating a strong\ncorrelation with the measurement results exhibiting a relative error of less\nthan 0.3%. Thus, it confirms the validity of our models. Conversely, the\nexisting analytical models exhibit a higher relative error rate of -9.2 to 3.4%\ncompared to our measurement results. The presented in this paper results can be\nfurther used for simulators or in analytical studies to accurately model the\non-air time and energy consumption of LR-FHSS devices.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.09954v1"
    },
    {
        "title": "Potential Enabling Technologies for 7G Networks: Survey",
        "authors": [
            "Savo Glisic"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Every new generation of mobile networks brings significant advances in two\nsegments, enhancement of the network parameters within the legacy technologies\nand introduction of new technologies enabling new paradigms in designing the\nnetworks. In the first class of enhancements the effort is to increase data\nrates, improve energy efficiency, enhance connectivity, reduce data\ntransmission latency etc. In the second class of innovations for 6G and 7G, we\nanticipate focus on optimum integration of advanced ML and AI in general, and\nquantum computing with the continuous interest in the satellite networks for\noptimal quantum key distribution . By introducing quantum technology 7G will be\nable to speed up computing processes in the net, enhance network security as\nwell as to enable distributed QC, which is a new paradigm in computer sciences.\n  Using advanced networks as a basic ingredient of inter system integration,\nhere we focus only on the second segment of anticipated innovations in\nnetworking and present a survey of the subset of potential technology enablers\nfor the above concept with special emphasis on the inter dependency of the\nsolutions chosen in different segments of the network. In Section II, we\npresent several anticipated 6G/7G (system of systems type) network optimization\nexamples resulting in a new paradigm of network optimization indicating a need\nfor quantum computing and quantum computing based optimization algorithms. In\nSection III we survey work on quantum cryptography and QKD.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.11072v3"
    },
    {
        "title": "CR-Enabled NOMA Integrated Non-Terrestrial IoT Networks with\n  Transmissive RIS",
        "authors": [
            "Wali Ullah Khan",
            "Zain Ali",
            "Asad Mahmood",
            "Eva Lagunas",
            "Syed Tariq Shah",
            "Symeon Chatzinotas"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This work proposes a T-RIS-equipped LEO satellite communication in cognitive\nradio-enabled integrated NTNs. In the proposed system, a GEO satellite operates\nas a primary network, and a T-RIS-equipped LEO satellite operates as a\nsecondary IoT network. The objective is to maximize the sum rate of\nT-RIS-equipped LEO satellite communication using downlink NOMA while ensuring\nthe service quality of GEO cellular users. Our framework simultaneously\noptimizes the total transmit power of LEO, NOMA power allocation for LEO IoT\n(LIoT) and T-RIS phase shift design subject to the service quality of LIoT and\ninterference temperature to the primary GEO network. To solve the non-convex\nsum rate maximization problem, we first adopt successive convex approximations\nto reduce the complexity of the formulated optimization. Then, we divide the\nproblem into two parts, i.e., power allocation of LEO and phase shift design of\nT-RIS. The power allocation problem is solved using KKT conditions, while the\nphase shift problem is handled by Taylor approximation and semidefinite\nprogramming. Numerical results are provided to validate the proposed\noptimization framework.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.15084v1"
    },
    {
        "title": "Towards Scalable Quantum Networks",
        "authors": [
            "Connor Howe",
            "Mohsin Aziz",
            "Ali Anwar"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This paper presents a comprehensive study on the scalability challenges and\nopportunities in quantum communication networks, with the goal of determining\nparameters that impact networks most as well as the trends that appear when\nscaling networks. We design simulations of quantum networks comprised of router\nnodes made up of trapped-ion qubits, separated by quantum repeaters in the form\nof Bell State Measurement (BSM) nodes. Such networks hold the promise of\nsecurely sharing quantum information and enabling high-power distributed\nquantum computing. Despite the promises, quantum networks encounter scalability\nissues due to noise and operational errors. Through a modular approach, our\nresearch aims to surmount these challenges, focusing on effects from scaling\nnode counts and separation distances while monitoring low-quality communication\narising from decoherence effects. We aim to pinpoint the critical features\nwithin networks essential for advancing scalable, large-scale quantum computing\nsystems. Our findings underscore the impact of several network parameters on\nscalability, highlighting a critical insight into the trade-offs between the\nnumber of repeaters and the quality of entanglement generated. This paper lays\nthe groundwork for future explorations into optimized quantum network designs\nand protocols.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.08416v1"
    },
    {
        "title": "Quantum data encoding as a distinct abstraction layer in the design of\n  quantum circuits",
        "authors": [
            "Gabriele Agliardi",
            "Enrico Prati"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Complex quantum circuits are constituted by combinations of quantum\nsubroutines. The computation is possible as long as the quantum data encoding\nis consistent throughout the circuit. Despite its fundamental importance, the\nformalization of quantum data encoding has never been addressed systematically\nso far. We formalize the concept of quantum data encoding, namely the format\nproviding a representation of a data set through a quantum state, as a distinct\nabstract layer with respect to the associated data loading circuit. We survey\nexisting encoding methods and their respective strategies for\nclassical-to-quantum exact and approximate data loading, for the\nquantum-to-classical extraction of information from states, and for\nquantum-to-quantum encoding conversion. Next, we show how major quantum\nalgorithms find a natural interpretation in terms of data loading. For\ninstance, the Quantum Fourier Transform is described as a quantum encoding\nconverter, while the Quantum Amplitude Estimation as an extraction routine. The\nnew conceptual framework is exemplified by considering its application to\nquantum-based Monte Carlo simulations, thus showcasing the power of the\nproposed formalism for the description of complex quantum circuits. Indeed, the\napproach clarifies the structure of complex quantum circuits and enables their\nefficient design.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.09339v1"
    },
    {
        "title": "Exploring Utility in a Real-World Warehouse Optimization Problem:\n  Formulation Based on Quantum Annealers and Preliminary Results",
        "authors": [
            "Eneko Osaba",
            "Esther Villar-Rodriguez",
            "AntÃ³n Asla"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In the current NISQ-era, one of the major challenges faced by researchers and\npractitioners lies in figuring out how to combine quantum and classical\ncomputing in the most efficient and innovative way. In this paper, we present a\nmechanism coined as Quantum Initialization for Warehouse Optimization Problem\nthat resorts to D-Wave's Quantum Annealer. The module has been specifically\ndesigned to be embedded into already existing classical software dedicated to\nthe optimization of a real-world industrial problem. We preliminary tested the\nimplemented mechanism through a two-phase experiment against the classical\nversion of the software.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.09706v2"
    },
    {
        "title": "Overcoming Ambient Drift and Negative-Bias Temperature Instability in\n  Foundry Carbon Nanotube Transistors",
        "authors": [
            "Andrew Yu",
            "Tathagata Srimani",
            "Max Shulaker"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Back-end-of-line (BEOL) logic integration is emerging as a complementary\nscaling path to supplement front-end-of-line (FEOL) Silicon. Among various\noptions for BEOL logic, Carbon Nanotube Field-Effect Transistors (CNFETs) have\nbeen integrated within commercial silicon foundries, and complex CNFET circuits\n(e.g., RISC-V core, SRAM arrays) have been demonstrated. However, there lacks\ncomprehensive studies that analyze the ambient drift (i.e., air-stability) and\nreliability of CNFETs. Here, for the first time, we thoroughly characterize and\ndemonstrate how to overcome ambient drift and negative bias temperature\ninstability (NBTI) in CNFETs using the following techniques: (1) Silicon\nNitride encapsulation to limit ambient atmosphere induced threshold voltage\nshift (~8x reduction of median VT shift over 90 days) and (2) AC/pulsed\noperation to significantly improve CNFET NBTI vs. DC operation across a wide\nfrequency range (e.g., 20% duty cycle AC operation at 10 MHz could extend CNFET\nNBTI time-to-failure by >10000x vs. DC for a target VT shift tolerance < 100 mV\nwith gate stress bias VGS,stress = -1.2 V at 125 C).\n",
        "pdf_link": "http://arxiv.org/pdf/2409.11297v2"
    },
    {
        "title": "Semantic Communication Enabled 6G-NTN Framework: A Novel Denoising and\n  Gateway Hop Integration Mechanism",
        "authors": [
            "Loc X. Nguyen",
            "Sheikh Salman Hassan",
            "Yan Kyaw Tun",
            "Kitae Kim",
            "Zhu Han",
            "Choong Seon Hong"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The sixth-generation (6G) non-terrestrial networks (NTNs) are crucial for\nreal-time monitoring in critical applications like disaster relief. However,\nlimited bandwidth, latency, rain attenuation, long propagation delays, and\nco-channel interference pose challenges to efficient satellite communication.\nTherefore, semantic communication (SC) has emerged as a promising solution to\nimprove transmission efficiency and address these issues. In this paper, we\nexplore the potential of SC as a bandwidth-efficient, latency-minimizing\nstrategy specifically suited to 6G satellite communications. While existing SC\nmethods have demonstrated efficacy in direct satellite-terrestrial\ntransmissions, they encounter limitations in satellite networks due to\ndistortion accumulation across gateway hop-relays. Additionally, certain ground\nusers (GUs) experience poor signal-to-noise ratios (SNR), making direct\nsatellite communication challenging. To address these issues, we propose a\nnovel framework that optimizes gateway hop-relay selection for GUs with low SNR\nand integrates gateway-based denoising mechanisms to ensure\nhigh-quality-of-service (QoS) in satellite-based SC networks. This approach\ndirectly mitigates distortion, leading to significant improvements in satellite\nservice performance by delivering customized services tailored to the unique\nsignal conditions of each GU. Our findings represent a critical advancement in\nreliable and efficient data transmission from the Earth observation satellites,\nthereby enabling fast and effective responses to urgent events. Simulation\nresults demonstrate that our proposed strategy significantly enhances overall\nnetwork performance, outperforming conventional methods by offering tailored\ncommunication services based on specific GU conditions.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.14726v1"
    },
    {
        "title": "Omni 3D: BEOL-Compatible 3D Logic with Omnipresent Power, Signal, and\n  Clock",
        "authors": [
            "Suhyeong Choi",
            "Carlo Gilardi",
            "Paul Gutwin",
            "Robert M. Radway",
            "Tathagata Srimani",
            "Subhasish Mitra"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This paper presents Omni 3D - a 3D-stacked device architecture that is\nnaturally enabled by back-end-of-line (BEOL)-compatible transistors. Omni 3D\narbitrarily interleaves metal layers for both signal/power with FETs in 3D\n(i.e., nFETs and pFETs are stacked in 3D). Thus, signal/power routing layers\nhave fine-grained, all-sided access to the FET active regions maximizing 3D\nstandard cell design flexibility. This is in sharp contrast to approaches such\nas back-side power delivery networks (BSPDNs), complementary FETs (CFETs), and\nstacked FETs. Importantly, the routing flexibility of Omni 3D is enabled by\ndouble-side routing and an interleaved metal (IM) layer for inter- and\nintra-cell routing, respectively. In this work, we explore Omni 3D variants\n(e.g., both with and without the IM layer) and optimize these variants using a\nvirtual-source BEOL-FET compact model. We establish a physical design flow that\nefficiently utilizes the double-side routing in Omni 3D and perform a thorough\ndesign-technology-co-optimization (DTCO) of Omni 3D device architecture on\nseveral design points. From our design flow, we project 2.0x improvement in the\nenergy-delay product and 1.5x reduction in area compared to the\nstate-of-the-art CFETs with BSPDNs.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.16608v1"
    },
    {
        "title": "A 5T-2MTJ STT-assisted Spin Orbit Torque based Ternary Content\n  Addressable Memory for Hardware Accelerators",
        "authors": [
            "Siri Narla",
            "Piyush Kumar",
            "Azad Naeemi"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In this work, we present a novel non-volatile spin transfer torque (STT)\nassisted spin-orbit torque (SOT) based ternary content addressable memory\n(TCAM) with 5 transistors and 2 magnetic tunnel junctions (MTJs). We perform a\ncomprehensive study of the proposed design from the device-level to\napplication-level. At the device-level, various write characteristics such as\nwrite error rate, time, and current have been obtained using micromagnetic\nsimulations. The array-level search and write performance have been evaluated\nbased on SPICE circuit simulations with layout extracted parasitics for\nbitcells while also accounting for the impact of interconnect parasitics at the\n7nm technology node. A search error rate of 3.9x10^-11 is projected for exact\nsearch while accounting for various sources of variation in the design. In\naddition, the resolution of the search operation is quantified under various\nscenarios to understand the achievable quality of the approximate search\noperations. Application-level performance and accuracy of the proposed design\nhave been evaluated and benchmarked against other state-of-the-art CAM designs\nin the context of a CAM-based recommendation system.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.17863v1"
    },
    {
        "title": "Analog fast Fourier transforms for scalable and efficient signal\n  processing",
        "authors": [
            "T. Patrick Xiao",
            "Ben Feinberg",
            "David K. Richardson",
            "Matthew Cannon",
            "Harsha Medu",
            "Vineet Agrawal",
            "Matthew J. Marinella",
            "Sapan Agarwal",
            "Christopher H. Bennett"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Edge devices are being deployed at increasing volumes to sense and act on\ninformation from the physical world. The discrete Fourier transform (DFT) is\noften necessary to make this sensed data suitable for further processing\n$\\unicode{x2013}$ such as by artificial intelligence (AI) algorithms\n$\\unicode{x2013}$ and for transmission over communication networks. Analog\nin-memory computing has been shown to be a fast and energy-efficient solution\nfor processing edge AI workloads, but not for Fourier transforms. This is\nbecause of the existence of the fast Fourier transform (FFT) algorithm, which\nenormously reduces the complexity of the DFT but has so far belonged only to\ndigital processors. Here, we show that the FFT can be mapped to analog\nin-memory computing systems, enabling them to efficiently scale to arbitrarily\nlarge Fourier transforms without requiring large sizes or large numbers of\nnon-volatile memory arrays. We experimentally demonstrate analog FFTs on 1D\naudio and 2D image signals, using a large-scale charge-trapping memory array\nwith precisely tunable, low-conductance analog states. The scalability of both\nthe new analog FFT approach and the charge-trapping memory device is leveraged\nto compute a 65,536-point analog DFT, a scale that is otherwise inaccessible by\nanalog systems and which is $>$1000$\\times$ larger than any previous analog DFT\ndemonstration. The analog FFT also provides more numerically precise DFTs with\ngreater tolerance to device and circuit non-idealities than a direct\nmatrix-vector multiplication approach. We show that the extension of the FFT\nalgorithm to analog in-memory processors leads to design considerations that\ndiffer markedly from digital implementations, and that analog Fourier\ntransforms have a substantial power efficiency advantage at all size scales\nover FFTs implemented on state-of-the-art digital hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.19071v1"
    },
    {
        "title": "Automated Curvy Waveguide Routing for Large-Scale Photonic Integrated\n  Circuits",
        "authors": [
            "Hongjian Zhou",
            "Keren Zhu",
            "Jiaqi Gu"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  As photonic integrated circuit (PIC) designs advance and grow in complexity,\nlargely driven by innovations in photonic computing and interconnects,\ntraditional manual physical design processes have become increasingly\ncumbersome. Available PIC layout automation tools are mostly schematic-driven,\nwhich has not alleviated the burden of manual waveguide planning and layout\ndrawing for engineers. Previous research in automated PIC routing largely\nrelies on off-the-shelf algorithms designed for electrical circuits, which only\nsupport high-level route planning to minimize waveguide crossings. It is not\ncustomized to handle unique photonics-specific routing constraints and metrics,\nsuch as curvy waveguides, bending, port alignment, and insertion loss. These\napproaches struggle with large-scale PICs and cannot produce real layout\ngeometries without design-rule violations (DRVs). This highlights the pressing\nneed for electronic-photonic design automation (EPDA) tools that can streamline\nthe physical design of modern PICs. In this paper, for the first time, we\npropose an open-source automated PIC detailed routing tool, dubbed APR, to\ngenerate DRV-free PIC layout for large-scale real-world PICs. APR features a\ngrid-based curvy-aware A* engine with adaptive crossing insertion,\ncongestion-aware net ordering and objective, and crossing-waveguide\noptimization scheme, all tailored to the unique property of PIC. On large-scale\nreal-world photonic computing cores and interconnects, APR generates a DRV-free\nlayout with 14% lower insertion loss and 6.25x speedup than prior methods,\npaving the way for future advancements in the EPDA toolchain. Our codes are\nopen-sourced at https://github.com/ScopeX-ASU/APR.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.01260v1"
    },
    {
        "title": "Optimization of a Quantum Subset Sum Oracle",
        "authors": [
            "Angelo Benoit",
            "Sam Schwartz",
            "Ron K. Cytron"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  We investigate the implementation of an oracle for the Subset Sum problem for\nquantum search using Grover's algorithm. Our work concerns reducing the number\nof qubits, gates, and multi-controlled gates required by the oracle. We\ndescribe the compilation of a Subset Sum instance into a quantum oracle, using\na Python library we developed for Qiskit and have published in GitHub. We then\npresent techniques to conserve qubits and gates along with experiments showing\ntheir effectiveness on random instances of Subset Sum. These techniques include\nmoving from fixed to varying-width arithmetic, using partial sums of a set's\nintegers to determine specific integer widths, and sorting the set to obtain\nprovably the most efficient partial sums. We present a new method for computing\nbit-string comparisons that avoids arbitrarily large multiple-control gates,\nand we introduce a simple modification to the oracle that allows for\napproximate solutions to the Subset Sum problem via Grover search.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.01775v1"
    },
    {
        "title": "OmniBuds: A Sensory Earable Platform for Advanced Bio-Sensing and\n  On-Device Machine Learning",
        "authors": [
            "Alessandro Montanari",
            "Ashok Thangarajan",
            "Khaldoon Al-Naimi",
            "Andrea Ferlini",
            "Yang Liu",
            "Ananta Narayanan Balaji",
            "Fahim Kawsar"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Sensory earables have evolved from basic audio enhancement devices into\nsophisticated platforms for clinical-grade health monitoring and wellbeing\nmanagement. This paper introduces OmniBuds, an advanced sensory earable\nplatform integrating multiple biosensors and onboard computation powered by a\nmachine learning accelerator, all within a real-time operating system (RTOS).\nThe platform's dual-ear symmetric design, equipped with precisely positioned\nkinetic, acoustic, optical, and thermal sensors, enables highly accurate and\nreal-time physiological assessments. Unlike conventional earables that rely on\nexternal data processing, OmniBuds leverage real-time onboard computation to\nsignificantly enhance system efficiency, reduce latency, and safeguard privacy\nby processing data locally. This capability includes executing complex machine\nlearning models directly on the device. We provide a comprehensive analysis of\nOmniBuds' design, hardware and software architecture demonstrating its capacity\nfor multi-functional applications, accurate and robust tracking of\nphysiological parameters, and advanced human-computer interaction.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.04775v1"
    },
    {
        "title": "SpecTrack: Learned Multi-Rotation Tracking via Speckle Imaging",
        "authors": [
            "Ziyang Chen",
            "Mustafa DoÄa DoÄan",
            "Josef Spjut",
            "Kaan AkÅit"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Precision pose detection is increasingly demanded in fields such as personal\nfabrication, Virtual Reality (VR), and robotics due to its critical role in\nensuring accurate positioning information. However, conventional vision-based\nsystems used in these systems often struggle with achieving high precision and\naccuracy, particularly when dealing with complex environments or fast-moving\nobjects. To address these limitations, we investigate Laser Speckle Imaging\n(LSI), an emerging optical tracking method that offers promising potential for\nimproving pose estimation accuracy. Specifically, our proposed LSI-Based\nTracking (SpecTrack) leverages the captures from a lensless camera and a\nretro-reflector marker with a coded aperture to achieve multi-axis rotational\npose estimation with high precision. Our extensive trials using our in-house\nbuilt testbed have shown that SpecTrack achieves an accuracy of 0.31{\\deg}\n(std=0.43{\\deg}), significantly outperforming state-of-the-art approaches and\nimproving accuracy up to 200%.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.06028v1"
    },
    {
        "title": "Energy-Efficient Cryogenic Ternary Content Addressable Memory using\n  Ferroelectric SQUID",
        "authors": [
            "Shamiul Alam",
            "Simon Thomann",
            "Shivendra Singh Parihar",
            "Yogesh Singh Chauhan",
            "Kai Ni",
            "Hussam Amrouch",
            "Ahmedullah Aziz"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Ternary content addressable memories (TCAMs) are useful for certain computing\ntasks since they allow us to compare a search query with a whole dataset stored\nin the memory array. They can also unlock unique advantages for cryogenic\napplications like quantum computing, high-performance computing, and space\nexploration by improving speed and energy efficiency through parallel\nsearching. This paper explores the design and implementation of a cryogenic\nternary content addressable memory based on ferroelectric superconducting\nquantum interference devices (FeSQUIDs). The use of FeSQUID for designing the\nTCAM provides several unique advantages. First, we can get binary decisions\n(zero or non-zero voltage) for matching and mismatching conditions without\nusing any peripheral circuitry. Moreover, the proposed TCAM needs ultra-low\nenergy (1.36 aJ and 26.5 aJ average energy consumption for 1-bit binary and\nternary search, respectively), thanks to the use of energy-efficient SQUIDs.\nFinally, we show the efficiency of FeSQUID through the brain-inspired\napplication of Hyperdimensional Computing (HDC). Here, the FeSQUID-based TCAM\nimplements the associative memory to support the highly parallel search needed\nin the inference step. We estimate an energy consumption of 89.4 fJ per vector\ncomparison using a vector size of 10,000 bits. We also compare the\nFeSQUID-based TCAM array with the 5nm FinFET-based cryogenic SRAM-based TCAM\narray and observe that the proposed FeSQUID-based TCAM array consumes over one\norder of magnitude lower energy while performing the same task.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.11091v1"
    },
    {
        "title": "Smart Space Environments: Key Challenges and Innovative Solutions",
        "authors": [
            "Ramakant Kumar"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The integration of LoRaWAN (Long Range Wide Area Network) technology with\nboth active and passive sensors presents a transformative opportunity for the\ndevelopment of smart home systems. This paper explores how active sensors, such\nas motion detectors and ultrasonic sensors, and passive sensors, including\ntemperature and humidity sensors, work together to enhance connectivity and\nefficiency within diverse environments while addressing the challenges of\nmodern living. By leveraging LoRaWAN long-range capabilities and low power\nconsumption, the proposed framework enables effective data transmission from\nremote sensors, facilitating applications such as smart agriculture,\nenvironmental monitoring, and comprehensive home automation. Active sensors\nemit energy to detect changes in their surroundings, providing real-time data\ncrucial for security and automation, while passive sensors capture ambient\nenergy to monitor environmental conditions, ensuring resource efficiency and\nuser comfort. The synergy between LoRaWAN and these various sensor types\npromotes innovation, contributing to a more responsive and sustainable living\nexperience. Furthermore, this research highlights the adaptability of the\nproposed system, allowing for seamless integration of new devices and advanced\nfunctionalities. As the landscape of smart home technology continues to evolve,\nongoing research in this area will yield advanced solutions tailored to user\nneeds, ultimately paving the way for smarter, safer, and more efficient living\nenvironments.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.20484v1"
    },
    {
        "title": "On Heterogeneous Ising Machines",
        "authors": [
            "HÃ¼srev CÄ±lasun",
            "Abhimanyu Kumar",
            "Ziqing Zeng",
            "Nafisa Sadaf Prova",
            "Sachin S. Sapatnekar",
            "Ulya R. Karpuzcu"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Ising machines are effective solvers for complex combinatorial optimization\nproblems. The idea is mapping the optimal solution(s) to a combinatorial\noptimization problem to the minimum energy state(s) of a physical system, which\nnaturally converges to and stabilizes at a minimum energy state upon\nperturbance. The underlying mathematical abstraction, the Ising model, was\noriginally developed to explain dynamic behavior of ferromagnetic materials and\nwas shown to generalize to numerous other physical systems. In a generic\noptimization problem, each variable can interact with another in different\nways. At the same time, problem sizes of practical importance are growing very\nfast. Unfortunately, both the number and connectivity of spins in hardware are\nsubject to fundamental physical limits. Different problems feature different\ninteraction patterns between variables which may not always directly match the\nnetwork topology supported by a specific Ising machine. In the presence of a\nmismatch, emulating generic interactions using the machine topology is usually\npossible, however, comes at the cost of additional physical spins to facilitate\nthe mapping. Furthermore, mismatches in the problem vs. hardware connectivity\nrender even more physical spins necessary. Combinatorial optimization problems\nof practical importance come with diverse connectivity patterns, which a rigid\nnetwork topology in hardware cannot efficiently cover. To bridge the gap\nbetween application demand and hardware resources, in analogy to classical\nheterogeneous chip multiprocessors, in this paper we make the case for\nheterogeneous Ising multiprocessors, where each Ising core features a different\nconnectivity. We provide a detailed design space exploration and quantify the\nefficiency of different design options in terms of time or energy to solution\nalong with solution accuracy compared to homogeneous alternatives.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.23517v1"
    },
    {
        "title": "A Comprehensive Simulation Framework for CXL Disaggregated Memory",
        "authors": [
            "Yanjing Wang",
            "Lizhou Wu",
            "Wentao Hong",
            "Yang Ou",
            "Zicong Wang",
            "Sunfeng Gao",
            "Jie Zhang",
            "Sheng Ma",
            "Dezun Dong",
            "Xingyun Qi",
            "Mingche Lai",
            "Nong Xiao"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Compute eXpress Link (CXL) is a pivotal technology for memory disaggregation\nin future heterogeneous computing systems, enabling on-demand memory expansion\nand improved resource utilization. Despite its potential, CXL is in its early\nstages with limited market products, highlighting the need for a reliable\nsystem-level simulation tool. This paper introduces CXL-DMSim, an open-source,\nhigh-fidelity full-system simulator for CXL disaggregated memory systems,\ncomparable in speed to gem5. CXL-DMSim includes a flexible CXL memory expander\nmodel, device driver, and support for CXL\\.io and CXL\\.mem protocols. It\nsupports both app-managed and kernel-managed modes, with the latter featuring a\nNUMA-compatible mechanism. Rigorous verification against real hardware testbeds\nwith FPGA-based and ASIC-based CXL memory prototypes confirms CXL-DMSim's\naccuracy, with an average simulation error of 4.1%. Benchmark results using\nLMbench and STREAM indicate that CXL-FPGA memory has approximately ~2.88x\nhigher latency than local DDR, while CXL-ASIC latency is about ~2.18x. CXL-FPGA\nachieves 45-69% of local DDR's memory bandwidth, and CXL-ASIC reaches 82-83%.\nThe performance of CXL memory is significantly more sensitive to Rd/Wr patterns\nthan local DDR, with optimal bandwidth at a 74%:26% ratio rather than 50%:50%\ndue to the current CXL+DDR controller design. The study also shows that CXL\nmemory can markedly enhance the performance of memory-intensive applications,\nwith the most improvement seen in Viper (~23x) and in bandwidth-sensitive\nscenarios like MERCI (16%). CXL-DMSim's observability and expandability are\ndemonstrated through detailed case studies, showcasing its potential for\nresearch on future CXL-interconnected hybrid memory pools.\n",
        "pdf_link": "http://arxiv.org/pdf/2411.02282v4"
    },
    {
        "title": "Shem: A Hardware-Aware Optimization Framework for Analog Computing\n  Systems",
        "authors": [
            "Yu-Neng Wang",
            "Sara Achour"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  As the demand for efficient data processing escalates, reconfigurable analog\nhardware which implements novel analog compute paradigms, is promising for\nenergy-efficient computing at the sensing and actuation boundaries. These\nanalog computing platforms embed information in physical properties and then\nuse the physics of materials, devices, and circuits to perform computation.\nThese hardware platforms are more sensitive to nonidealities, such as noise and\nfabrication variations, than their digital counterparts and accrue high\nresource costs when programmable elements are introduced. Identifying\nresource-efficient analog system designs that mitigate these nonidealities is\ndone manually today.\n  While design optimization frameworks have been enormously successful in other\nfields, such as photonics, they typically either target linear dynamical\nsystems that have closed-form solutions or target a specific differential\nequation system and then derive the solution through hand analysis. In both\ncases, time-domain simulation is no longer needed to predict hardware behavior.\nIn contrast, described analog hardware platforms have nonlinear time-evolving\ndynamics that vary substantially from design to design, lack closed-form\nsolutions, and require the optimizer to consider time explicitly. We present\nShem, an optimization framework for analog systems. Shem leverages\ndifferentiation methods recently popularized to train neural ODEs to enable the\noptimization of analog systems that exhibit nonlinear dynamics, noise and\nmismatch, and discrete behavior. We evaluate Shem on oscillator-based pattern\nrecognizer, CNN edge detector, and transmission-line security primitive design\ncase studies and demonstrate it can improve designs. To our knowledge, the\nlatter two design problems have not been optimized with automated methods\nbefore.\n",
        "pdf_link": "http://arxiv.org/pdf/2411.03557v1"
    },
    {
        "title": "The Inherent Adversarial Robustness of Analog In-Memory Computing",
        "authors": [
            "Corey Lammie",
            "Julian BÃ¼chel",
            "Athanasios Vasilopoulos",
            "Manuel Le Gallo",
            "Abu Sebastian"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  A key challenge for Deep Neural Network (DNN) algorithms is their\nvulnerability to adversarial attacks. Inherently non-deterministic compute\nsubstrates, such as those based on Analog In-Memory Computing (AIMC), have been\nspeculated to provide significant adversarial robustness when performing DNN\ninference. In this paper, we experimentally validate this conjecture for the\nfirst time on an AIMC chip based on Phase Change Memory (PCM) devices. We\ndemonstrate higher adversarial robustness against different types of\nadversarial attacks when implementing an image classification network.\nAdditional robustness is also observed when performing hardware-in-the-loop\nattacks, for which the attacker is assumed to have full access to the hardware.\nA careful study of the various noise sources indicate that a combination of\nstochastic noise sources (both recurrent and non-recurrent) are responsible for\nthe adversarial robustness and that their type and magnitude disproportionately\neffects this property. Finally, it is demonstrated, via simulations, that when\na much larger transformer network is used to implement a Natural Language\nProcessing (NLP) task, additional robustness is still observed.\n",
        "pdf_link": "http://arxiv.org/pdf/2411.07023v1"
    },
    {
        "title": "Bayes2IMC: In-Memory Computing for Bayesian Binary Neural Networks",
        "authors": [
            "Prabodh Katti",
            "Clement Ruah",
            "Osvaldo Simeone",
            "Bashir M. Al-Hashimi",
            "Bipin Rajendran"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Bayesian Neural Networks (BNNs) provide superior estimates of uncertainty by\ngenerating an ensemble of predictive distributions. However, inference via\nensembling is resource-intensive, requiring additional entropy sources to\ngenerate stochasticity which increases resource consumption. We introduce\nBayes2IMC, an in-memory computing (IMC) architecture designed for binary\nBayesian neural networks that leverage nanoscale device stochasticity to\ngenerate desired distributions. Our novel approach utilizes Phase-Change Memory\n(PCM) to harness inherent noise characteristics, enabling the creation of a\nbinary neural network. This design eliminates the necessity for a pre-neuron\nAnalog-to-Digital Converter (ADC), significantly improving power and area\nefficiency. We also develop a hardware-software co-optimized correction method\napplied solely on the logits in the final layer to reduce device-induced\naccuracy variations across deployments on hardware. Additionally, we devise a\nsimple compensation technique that ensures no drop in classification accuracy\ndespite conductance drift of PCM. We validate the effectiveness of our approach\non the CIFAR-10 dataset with a VGGBinaryConnect model, achieving accuracy\nmetrics comparable to ideal software implementations as well as results\nreported in the literature using other technologies. Finally, we present a\ncomplete core architecture and compare its projected power, performance, and\narea efficiency against an equivalent SRAM baseline, showing a $3.8$ to $9.6\n\\times$ improvement in total efficiency (in GOPS/W/mm$^2$) and a $2.2 $ to $5.6\n\\times$ improvement in power efficiency (in GOPS/W). In addition, the projected\nhardware performance of Bayes2IMC surpasses that of most of the BNN\narchitectures based on memristive devices reported in the literature, and\nachieves up to $20\\%$ higher power efficiency compared to the state-of-the-art.\n",
        "pdf_link": "http://arxiv.org/pdf/2411.07902v1"
    },
    {
        "title": "Towards Evaluating Large Language Models for Graph Query Generation",
        "authors": [
            "Siraj Munir",
            "Alessandro Aldini"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Large Language Models (LLMs) are revolutionizing the landscape of Generative\nArtificial Intelligence (GenAI), with innovative LLM-backed solutions emerging\nrapidly. However, when applied to database technologies, specifically query\ngeneration for graph databases and Knowledge Graphs (KGs), LLMs still face\nsignificant challenges. While research on LLM-driven query generation for\nStructured Query Language (SQL) exists, similar systems for graph databases\nremain underdeveloped. This paper presents a comparative study addressing the\nchallenge of generating Cypher queries a powerful language for interacting with\ngraph databases using open-access LLMs. We rigorously evaluate several LLM\nagents (OpenAI ChatGPT 4o, Claude Sonnet 3.5, Google Gemini Pro 1.5, and a\nlocally deployed Llama 3.1 8B) using a designed few-shot learning prompt and\nRetrieval Augmented Generation (RAG) backed by Chain-of-Thoughts (CoT)\nreasoning. Our empirical analysis of query generation accuracy reveals that\nClaude Sonnet 3.5 outperforms its counterparts in this specific domain.\nFurther, we highlight promising future research directions to address the\nidentified limitations and advance LLM-driven query generation for graph\ndatabases.\n",
        "pdf_link": "http://arxiv.org/pdf/2411.08449v2"
    },
    {
        "title": "Advanced Plaque Modeling for Atherosclerosis Detection Using Molecular\n  Communication",
        "authors": [
            "Alexander Wietfeld",
            "Pit Hofmann",
            "Jonas Fuchtmann",
            "Pengjie Zhou",
            "Ruifeng Zheng",
            "Juan A. Cabrera",
            "Frank H. P. Fitzek",
            "Wolfgang Kellerer"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  As one of the most prevalent diseases worldwide, plaque formation in human\narteries, known as atherosclerosis, is the focus of many research efforts.\nPreviously, molecular communication (MC) models have been proposed to capture\nand analyze the natural processes inside the human body and to support the\ndevelopment of diagnosis and treatment methods. In the future, synthetic MC\nnetworks are envisioned to span the human body as part of the Internet of\nBio-Nano Things (IoBNT), turning blood vessels into physical communication\nchannels. By observing and characterizing changes in these channels, MC\nnetworks could play an active role in detecting diseases like atherosclerosis.\nIn this paper, building on previous preliminary work for simulating an MC\nscenario in a plaque-obstructed blood vessel, we evaluate different analytical\nmodels for non-Newtonian flow and derive associated channel impulse responses\n(CIRs). Additionally, we add the crucial factor of flow pulsatility to our\nsimulation model and investigate the effect of the systole-diastole cycle on\nthe received particles across the plaque channel. We observe a significant\ninfluence of the plaque on the channel in terms of the flow profile and CIR\nacross different emission times in the cycle. These metrics could act as\ncrucial indicators for early non-invasive plaque detection in advanced future\nMC methods.\n",
        "pdf_link": "http://arxiv.org/pdf/2411.13241v1"
    },
    {
        "title": "MolMetaLM: a Physicochemical Knowledge-Guided Molecular Meta Language\n  Model",
        "authors": [
            "Yifan Wu",
            "Min Zeng",
            "Yang Li",
            "Yang Zhang",
            "Min Li"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Most current molecular language models transfer the masked language model or\nimage-text generation model from natural language processing to molecular\nfield. However, molecules are not solely characterized by atom/bond symbols;\nthey encapsulate important physical/chemical properties. Moreover, normal\nlanguage models bring grammar rules that are irrelevant for understanding\nmolecules. In this study, we propose a novel physicochemical knowledge-guided\nmolecular meta language framework MolMetaLM. We design a molecule-specialized\nmeta language paradigm, formatted as multiple <S,P,O> (subject, predicate,\nobject) knowledge triples sharing the same S (i.e., molecule) to enhance\nlearning the semantic relationships between physicochemical knowledge and\nmolecules. By introducing different molecular knowledge and noises, the meta\nlanguage paradigm generates tens of thousands of pretraining tasks. By\nrecovering the token/sequence/order-level noises, MolMetaLM exhibits\nproficiency in large-scale benchmark evaluations involving property prediction,\nmolecule generation, conformation inference, and molecular optimization.\nThrough MolMetaLM, we offer a new insight for designing language models.\n",
        "pdf_link": "http://arxiv.org/pdf/2411.15500v1"
    },
    {
        "title": "NeoHebbian Synapses to Accelerate Online Training of Neuromorphic\n  Hardware",
        "authors": [
            "Shubham Pande",
            "Sai Sukruth Bezugam",
            "Tinish Bhattacharya",
            "Ewelina Wlazlak",
            "Anjan Chakaravorty",
            "Bhaswar Chakrabarti",
            "Dmitri Strukov"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Neuromorphic systems that employ advanced synaptic learning rules, such as\nthe three-factor learning rule, require synaptic devices of increased\ncomplexity. Herein, a novel neoHebbian artificial synapse utilizing ReRAM\ndevices has been proposed and experimentally validated to meet this demand.\nThis synapse features two distinct state variables: a neuron coupling weight\nand an \"eligibility trace\" that dictates synaptic weight updates. The coupling\nweight is encoded in the ReRAM conductance, while the \"eligibility trace\" is\nencoded in the local temperature of the ReRAM and is modulated by applying\nvoltage pulses to a physically co-located resistive heating element. The\nutility of the proposed synapse has been investigated using two representative\ntasks: first, temporal signal classification using Recurrent Spiking Neural\nNetworks (RSNNs) employing the e-prop algorithm, and second, Reinforcement\nLearning (RL) for path planning tasks in feedforward networks using a modified\nversion of the same learning rule. System-level simulations, accounting for\nvarious device and system-level non-idealities, confirm that these synapses\noffer a robust solution for the fast, compact, and energy-efficient\nimplementation of advanced learning rules in neuromorphic hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/2411.18272v1"
    },
    {
        "title": "A spiking photonic neural network of 40.000 neurons, trained with\n  rank-order coding for leveraging sparsity",
        "authors": [
            "Ria Talukder",
            "Anas Skalli",
            "Xavier Porte",
            "Simon Thorpe",
            "Daniel Brunner"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In recent years, the hardware implementation of neural networks, leveraging\nphysical coupling and analog neurons has substantially increased in relevance.\nSuch nonlinear and complex physical networks provide significant advantages in\nspeed and energy efficiency, but are potentially susceptible to internal noise\nwhen compared to digital emulations of such networks. In this work, we consider\nhow additive and multiplicative Gaussian white noise on the neuronal level can\naffect the accuracy of the network when applied for specific tasks and\nincluding a softmax function in the readout layer. We adapt several noise\nreduction techniques to the essential setting of classification tasks, which\nrepresent a large fraction of neural network computing. We find that these\nadjusted concepts are highly effective in mitigating the detrimental impact of\nnoise.\n",
        "pdf_link": "http://arxiv.org/pdf/2411.19209v1"
    },
    {
        "title": "MASIM: An Efficient Multi-Array Scheduler for In-Memory SIMD Computation",
        "authors": [
            "Xingyue Qian",
            "Chen Nie",
            "Zhezhi He",
            "Weikang Qian"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Single instruction, multiple data (SIMD) is a popular design style of\nin-memory computing (IMC) architectures, which enables memory arrays to perform\nlogic operations to achieve low energy consumption and high parallelism. To\nimplement a target function on the data stored in memory, the function is first\ntransformed into a netlist of the supported logic operations through logic\nsynthesis. Then, the scheduler transforms the netlist into the instruction\nsequence given to the architecture. An instruction is either computing a logic\noperation in the netlist or copying the data from one array to another. Most\nexisting schedulers focus on optimizing the execution sequence of the\noperations to minimize the number of memory rows needed, neglecting the\nenergy-consuming copy instructions, which cannot be avoided when working with\narrays with limited sizes. In this work, our goal is to reduce the number of\ncopy instructions to decrease overall energy consumption. We propose MASIM, a\nmulti-array scheduler for in-memory SIMD computation. It consists of a\npriority-driven scheduling algorithm and an iterative improvement process.\nCompared to the best state-of-the-art scheduler, MASIM reduces the number of\ncopy instructions by 63.2% on average, which leads to a 28.0% reduction in\nenergy.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.02218v1"
    },
    {
        "title": "Online Soft Error Tolerance in ReRAM Crossbars for Deep Learning\n  Accelerators",
        "authors": [
            "Benyamin Khezeli",
            "Hamid Reza Zarandi",
            "Elham Cheshmikhani"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Resistive Random-Access Memory (ReRAM) crossbar arrays are promising\ncandidates for in-situ matrix-vector multiplication (MVM), a frequent operation\nin Deep Learning algorithms. Despite their advantages, these emerging\nnon-volatile memories are susceptible to errors due to non-idealities such as\nimmature fabrication processes and runtime errors, which lead to accuracy\ndegradation in Processing-in-Memory (PIM) accelerators. This paper proposes an\nonline soft error detection and correction method in ReRAM crossbar arrays. We\nutilize a test input vector and Error Correcting Codes (ECCs) to detect and\ncorrect faulty columns. The proposed approach demonstrates near fault-free\naccuracy for Neural Networks (NNs) on MNIST and CIFAR-10 datasets, with low\narea overhead and power consumption compared to recent methods.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.03089v1"
    },
    {
        "title": "Experimental reservoir computing with diffractively coupled VCSELs",
        "authors": [
            "Moritz PflÃ¼ger",
            "Daniel Brunner",
            "Tobias Heuser",
            "James A. Lott",
            "Stephan Reitzenstein",
            "Ingo Fischer"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  We present experiments on reservoir computing (RC) using a network of\nvertical-cavity surface-emitting lasers (VCSELs) that we diffractively couple\nvia an external cavity. Our optical reservoir computer consists of 24 physical\nVCSEL nodes. We evaluate the system's memory and solve the 2-bit XOR task and\nthe 3-bit header recognition (HR) task with bit error ratios (BERs) below 1\\,\\%\nand the 2-bit digital-to-analog conversion (DAC) task with a root-mean-square\nerror (RMSE) of 0.067.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.03206v1"
    },
    {
        "title": "Offloading Revenue Maximization in Multi-UAV-Assisted Mobile Edge\n  Computing for Video Stream",
        "authors": [
            "Bin Li",
            "Huimin Shan"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Traditional video transmission systems assisted by multiple Unmanned Aerial\nVehicles (UAVs) are often limited by computing resources, making it challenging\nto meet the demands for efficient video processing. To solve this challenge,\nthis paper presents a multi-UAV-assisted Device-to-Device (D2D) mobile edge\ncomputing system for the maximization of task offloading profits in video\nstream transmission. In particular, the system enables UAVs to collaborate with\nidle user devices to process video computing tasks by introducing D2D\ncommunications. To maximize the system efficiency, the paper jointly optimizes\npower allocation, video transcoding strategies, computing resource allocation,\nand UAV trajectory. The resulting non-convex optimization problem is formulated\nas a Markov decision process and solved relying on the Twin Delayed Deep\nDeterministic policy gradient (TD3) algorithm. Numerical results indicate that\nthe proposed TD3 algorithm performs a significant advantage over other\ntraditional algorithms in enhancing the overall system efficiency.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.03965v1"
    },
    {
        "title": "Mixed Delay/Nondelay Embeddings Based Neuromorphic Computing with\n  Patterned Nanomagnet Arrays",
        "authors": [
            "Changpeng Ti",
            "Usman Hassan",
            "Sairam Sri Vatsavai",
            "Margaret McCarter",
            "Aastha Vasdev",
            "Jincheng An",
            "Barat Achinuq",
            "Ulrich Welp",
            "Sen-Ching Cheung",
            "Ishan G Thakkar",
            "J. Todd Hastings"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Patterned nanomagnet arrays (PNAs) have been shown to exhibit a strong\ngeometrically frustrated dipole interaction. Some PNAs have also shown emergent\ndomain wall dynamics. Previous works have demonstrated methods to physically\nprobe these magnetization dynamics of PNAs to realize neuromorphic reservoir\nsystems that exhibit chaotic dynamical behavior and high-dimensional\nnonlinearity. These PNA reservoir systems from prior works leverage echo state\nproperties and linear/nonlinear short-term memory of component reservoir nodes\nto map and preserve the dynamical information of the input time-series data\ninto nondelay spatial embeddings. Such mappings enable these PNA reservoir\nsystems to imitate and predict/forecast the input time series data. However,\nthese prior PNA reservoir systems are based solely on the nondelay spatial\nembeddings obtained at component reservoir nodes. As a result, they require a\nmassive number of component reservoir nodes, or a very large spatial embedding\n(i.e., high-dimensional spatial embedding) per reservoir node, or both, to\nachieve acceptable imitation and prediction accuracy. These requirements reduce\nthe practical feasibility of such PNA reservoir systems. To address this\nshortcoming, we present a mixed delay/nondelay embeddings-based PNA reservoir\nsystem. Our system uses a single PNA reservoir node with the ability to obtain\na mixture of delay/nondelay embeddings of the dynamical information of the\ntime-series data applied at the input of a single PNA reservoir node. Our\nanalysis shows that when these mixed delay/nondelay embeddings are used to\ntrain a perceptron at the output layer, our reservoir system outperforms\nexisting PNA-based reservoir systems for the imitation of NARMA 2, NARMA 5,\nNARMA 7, and NARMA 10 time series data, and for the short-term and long-term\nprediction of the Mackey Glass time series data.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.04622v1"
    },
    {
        "title": "Plagiarism Detection Using Machine Learning",
        "authors": [
            "Omraj Kamat",
            "Tridib Ghosh",
            "Kalaivani J",
            "Angayarkanni V",
            "Rama P"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Plagiarism is an act of using someone else's work without proper\nacknowledgment, and this sin is seen to cut across various arenas including the\nacademy, publishing, and other similar arenas. The traditional methods of\nplagiarism detection through keyword matching and review by humans usually fail\nto cope with increasingly sophisticated techniques used to mask copy pasted\ncontent. This paper aims to introduce a plagiarism detection approach based on\nmachine learning that utilizes natural language processing and complex\nclassification algorithms toward efficient detection of similarities between\nthe documents. The developed model has the capability to detect both exact and\nparaphrased plagiarism accurately using advanced feature extraction techniques\nwith supervised learning algorithms. We adapted and tested our model on an\nextensive text sample dataset. And we demonstrated some promising results about\nprecision, recall, and detection accuracy. These outcomes showed that applying\nmachine learning techniques can significantly enhance the functionalities of\nplagiarism detection systems and improve traditional ones with robust\nscalability. Future work would include enlargement of the dataset and\nfine-tuning of the model toward more complicated cases of disguised plagiarism.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.06241v1"
    },
    {
        "title": "A Low-cost IoT Architecture to support Urban Mobility for Visually\n  Impaired People",
        "authors": [
            "NÃ¡dia Aparecida de Oliveira Silva",
            "Rodrigo Moreira",
            "Larissa Ferreira Rodrigues",
            "Rafael Marinho e Silva"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  People with visual impairments struggle with urban mobility and independent\ntravel, opening up opportunities for technological advances to improve their\nquality of life. The Internet of Things (IoT) plays an essential role in\nbringing improvements and accessibility for visually impaired people. Although\nalternatives aimed to use IoT in urban mobility, those solutions are still in\nthe initial stages and do not supports urban mobility for people with visual\nimpairment. This paper proposed and evaluated a low-cost IoT architecture that\nuses Single-Border Computers (SBCs) to support urban mobility. A performance\nevaluation showcased that our low-cost architecture handles bus trace workload\nand is suitable for supporting impaired people to get information concerning\nbus location on Smart Cities scenarios.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.11363v1"
    },
    {
        "title": "Robust UAV Jittering and Task Scheduling in Mobile Edge Computing with\n  Data Compression",
        "authors": [
            "Bin Li",
            "Xiao Zhu",
            "Junyi Wang"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Data compression technology is able to reduce data size, which can be applied\nto lower the cost of task offloading in mobile edge computing (MEC). This paper\naddresses the practical challenges for robust trajectory and scheduling\noptimization based on data compression in the unmanned aerial vehicle\n(UAV)-assisted MEC, aiming to minimize the sum energy cost of terminal users\nwhile maintaining robust performance during UAV flight. Considering the\nnon-convexity of the problem and the dynamic nature of the scenario, the\noptimization problem is reformulated as a Markov decision process. Then, a\nrandomized ensembled double Q-learning (REDQ) algorithm is adopted to solve the\nissue. The algorithm allows for higher feasible update-to-data ratio, enabling\nmore effective learning from observed data. The simulation results show that\nthe proposed scheme effectively reduces the energy consumption while ensuring\nflight robustness. Compared to the PPO and A2C algorithms, energy consumption\nis reduced by approximately $21.9\\%$ and $35.4\\%$, respectively. This method\ndemonstrates significant advantages in complex environments and holds great\npotential for practical applications.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.13676v1"
    },
    {
        "title": "Accurate modeling of continuous-time SAT solvers in SPICE",
        "authors": [
            "Yuriy V. Pershin",
            "Dyk Chung Nguyen"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Recently, there has been an increasing interest in employing dynamical\nsystems as solvers of NP-complete problems. In this paper, we present accurate\nimplementations of two continuous-time dynamical solvers, known in the\nliterature as analog SAT and digital memcomputing, using advanced numerical\nintegration algorithms of SPICE circuit simulators. For this purpose, we have\ndeveloped Python scripts that convert Boolean satisfiability (SAT) problems\ninto electronic circuits representing the analog SAT and digital memcomputing\ndynamical systems. Our Python scripts process conjunctive normal form (CNF)\nfiles and create netlists that can be directly imported into LTspice. We\nexplore the SPICE implementations of analog SAT and digital memcomputing\nsolvers by applying these to a selected set of problems and present some\ninteresting and potentially useful findings related to digital memcomputing and\nanalog SAT. In this work, we also introduce networks of continuous-time solvers\nwith potential applications extending beyond the solution of Boolean\nsatisfiability problems.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.14690v2"
    },
    {
        "title": "Combinatorial Optimization with Quantum Computers",
        "authors": [
            "Francisco Chicano",
            "Gabiel Luque",
            "Zakaria Abdelmoiz Dahi",
            "Rodrigo Gil-Merino"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Quantum computers leverage the principles of quantum mechanics to do\ncomputation with a potential advantage over classical computers. While a single\nclassical computer transforms one particular binary input into an output after\napplying one operator to the input, a quantum computer can apply the operator\nto a superposition of binary strings to provide a superposition of binary\noutputs, doing computation apparently in parallel. This feature allows quantum\ncomputers to speed up the computation compared to classical algorithms.\nUnsurprisingly, quantum algorithms have been proposed to solve optimization\nproblems in quantum computers. Furthermore, a family of quantum machines called\nquantum annealers are specially designed to solve optimization problems. In\nthis paper, we provide an introduction to quantum optimization from a practical\npoint of view. We introduce the reader to the use of quantum annealers and\nquantum gate-based machines to solve optimization problems.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.15778v1"
    },
    {
        "title": "IMPLY-based Approximate Full Adders for Efficient Arithmetic Operations\n  in Image Processing and Machine Learning",
        "authors": [
            "Melanie Qiu",
            "Caoyueshan Fan",
            " Gulafshan",
            "Salar Shakibhamedan",
            "Fabian Seiler",
            "Nima TaheriNejad"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  To overcome the performance limitations in modern computing, such as the\npower wall, emerging computing paradigms are gaining increasing importance.\nApproximate computing offers a promising solution by substantially enhancing\nenergy efficiency and reducing latency, albeit with a trade-off in accuracy.\nAnother emerging method is memristor-based In-Memory Computing (IMC) which has\nthe potential to overcome the Von Neumann bottleneck. In this work, we combine\nthese two approaches and propose two Serial APProximate IMPLY-based full adders\n(SAPPI). When embedded in a Ripple Carry Adder (RCA), our designs reduce the\nnumber of steps by 39%-41% and the energy consumption by 39%-42% compared to\nthe exact algorithm. We evaluated our approach at the circuit level and\ncompared it with State-of-the-Art (SoA) approximations where our adders\nimproved the speed by up to 10% and the energy efficiency by up to 13%. We\napplied our designs in three common image processing applications where we\nachieved acceptable image quality with up to half of the RCA approximated.\n  We performed a case study to demonstrate the applicability of our\napproximations in Machine Learning (ML) underscoring the potential gains in\nmore complex scenarios. The proposed approach demonstrates energy savings of up\nto 296 mJ (21%) and a reduction of 1.3 billion (20%) computational steps when\napplied to Convolutional Neural Networks (CNNs) trained on the MNIST dataset\nwhile maintaining accuracy.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.15888v1"
    },
    {
        "title": "Energy Efficient LoRaWAN in LEO Satellites",
        "authors": [
            "Muskan Shergill",
            "Zach Thompson",
            "Guanqun Song",
            "Ting Zhu"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  LPWAN service's inexpensive cost and long range capabilities make it a\npromising addition and countless satellite companies have started taking\nadvantage of this technology to connect IoT users across the globe. However,\nLEO satellites have the unique challenge of using rechargeable batteries and\ngreen solar energy to power their components. LPWAN technology is not optimized\nto maximize battery lifespan of network nodes. By incorporating a MAC protocol\nthat maximizes node the battery lifespan across the network, we can reduce\nbattery waste and usage of scarce Earth resources to develop satellite\nbatteries.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.20660v1"
    },
    {
        "title": "Quantum Computing for Partition Function Estimation of a Markov Random\n  Field in a Radar Anomaly Detection Problem",
        "authors": [
            "Timothe Presles",
            "Cyrille Enderli",
            "Gilles Burel",
            "El Houssain Baghious"
        ],
        "category": "cs.ET",
        "published_year": "2025",
        "summary": "  In probability theory, the partition function is a factor used to reduce any\nprobability function to a density function with total probability of one. Among\nother statistical models used to represent joint distribution, Markov random\nfields (MRF) can be used to efficiently represent statistical dependencies\nbetween variables. As the number of terms in the partition function scales\nexponentially with the number of variables, the potential of each configuration\ncannot be computed exactly in a reasonable time for large instances. In this\npaper, we aim to take advantage of the exponential scalability of quantum\ncomputing to speed up the estimation of the partition function of a MRF\nrepresenting the dependencies between operating variables of an airborne radar.\nFor that purpose, we implement a quantum algorithm for partition function\nestimation in the one clean qubit model. After proposing suitable formulations,\nwe discuss the performances and scalability of our approach in comparison to\nthe theoretical performances of the algorithm.\n",
        "pdf_link": "http://arxiv.org/pdf/2501.01154v1"
    },
    {
        "title": "Molecular Mechanism Enabling Linearity and Symmetry in Neuromorphic\n  Elements",
        "authors": [
            "Bidyabhusan Kundu",
            "Sreetosh Goswami"
        ],
        "category": "cs.ET",
        "published_year": "2025",
        "summary": "  For over a decade, linear and symmetric weight updates have remained the\nelusive holy grail in neuromorphic computing. Here, we unveil a kinetically\ncontrolled molecular mechanism driving a near-ideal neuromorphic element,\ncapable of precisely modulating conductance linearly across 16,500 analog\nlevels spanning four orders of magnitude. Our findings, supported by\nexperimental data and mathematical modelling, demonstrate how nonlinear\nprocesses such as nucleation can be orchestrated within small perturbation\nregimes to achieve linearity. This establishes a groundwork for routinely\nrealizing these long-sought neuromorphic features across a broad range of\nmaterial systems.\n",
        "pdf_link": "http://arxiv.org/pdf/2501.01729v1"
    },
    {
        "title": "RIS-Driven Resource Allocation Strategies for Diverse Network\n  Environments: A Comprehensive Review",
        "authors": [
            "Manzoor Ahmed",
            "Fang Xu",
            "Yuanlin Lyu",
            "Aized Amin Soofi",
            "Yongxiao Li",
            "Feroz Khan",
            "Wali Ullah Khan",
            "Muhammad Sheraz",
            "Teong Chee Chuah",
            "Min Deng"
        ],
        "category": "cs.ET",
        "published_year": "2025",
        "summary": "  This comprehensive survey examines how Reconfigurable Intelligent Surfaces\n(RIS) revolutionize resource allocation in various network frameworks. It\nbegins by establishing a theoretical foundation with an overview of RIS\ntechnologies, including passive RIS, active RIS, and Simultaneously\nTransmitting and Reflecting RIS (STAR-RIS). The core of the survey focuses on\nRIS's role in optimizing resource allocation within Single-Input\nMultiple-Output (SIMO), Multiple-Input Single-Output (MISO), and Multiple-Input\nMultiple-Output (MIMO) systems. It further explores RIS integration in complex\nnetwork environments, such as Heterogeneous Wireless Networks (HetNets) and\nNon-Orthogonal Multiple Access (NOMA) frameworks. Additionally, the survey\ninvestigates RIS applications in advanced communication domains like Terahertz\n(THz) networks, Vehicular Communication (VC), and Unmanned Aerial Vehicle (UAV)\ncommunications, highlighting the synergy between RIS and Artificial\nIntelligence (AI) for enhanced network efficiency. Summary tables provide\ncomparative insights into various schemes. The survey concludes with lessons\nlearned, future research directions, and challenges, emphasizing critical open\nissues.\n",
        "pdf_link": "http://arxiv.org/pdf/2501.03075v1"
    },
    {
        "title": "Molecular HDD Logic for Encrypted Massive Data Storage",
        "authors": [
            "Bingjie Guo",
            "Xinhui Chen",
            "An Chen",
            "Jinxin Wang",
            "Wuhong Xue",
            "Tao Wang",
            "Zhixin Wu",
            "Xiaolong Zhong",
            "Jianmin Zeng",
            "Jinjin Li",
            "Mao Li",
            "Xiaohong Xu",
            "Yu Chen",
            "Gang Liu"
        ],
        "category": "cs.ET",
        "published_year": "2025",
        "summary": "  Organic memories, with small dimension, fast speed and long retention\nfeatures, are considered as promising candidates for massive data archiving. In\norder to satisfy the re-quirements for ultra-low power and high-security\ninformation storage, we design a concep-tual molecular hard-disk (HDD) logic\nscheme that is capable to execute in-situ encryption of massive data in pW/bit\npower-consumption range. Beneficial from the coupled mechanism of\ncounter-balanced redox reaction and local ion drifting, the basic HDD unit\nconsisting of ~ 200 self-assembled RuXLPH molecules in a monolayer (SAM)\nconfiguration undergoes unique conductance modulation with continuous,\nsymmetric and low-power switching char-acteristics. 96-state memory\nperformance, which allows 6-bit data storage and single-unit one-step XOR\noperation, is realized in the RuXLPH SAM sample. Through single-unit XOR\nmanipulation of the pixel information, in-situ bitwise encryption of the Mogao\nGrottoes mural images stored in the molecular HDD is demonstrated.\n",
        "pdf_link": "http://arxiv.org/pdf/2501.04314v1"
    },
    {
        "title": "Validation of GPU Computation in Decentralized, Trustless Networks",
        "authors": [
            "Eric Boniardi",
            "Stanley Bishop",
            "Alison Haire"
        ],
        "category": "cs.ET",
        "published_year": "2025",
        "summary": "  Verifying computational processes in decentralized networks poses a\nfundamental challenge, particularly for Graphics Processing Unit (GPU)\ncomputations. Our investigation reveals significant limitations in existing\napproaches: exact recomputation fails due to computational non-determinism\nacross GPU nodes, Trusted Execution Environments (TEEs) require specialized\nhardware, and Fully Homomorphic Encryption (FHE) faces prohibitive\ncomputational costs. To address these challenges, we explore three verification\nmethodologies adapted from adjacent technical domains: model fingerprinting\ntechniques, semantic similarity analysis, and GPU profiling. Through systematic\nexploration of these approaches, we develop novel probabilistic verification\nframeworks, including a binary reference model with trusted node verification\nand a ternary consensus framework that eliminates trust requirements. These\nmethodologies establish a foundation for ensuring computational integrity\nacross untrusted networks while addressing the inherent challenges of\nnon-deterministic execution in GPU-accelerated workloads.\n",
        "pdf_link": "http://arxiv.org/pdf/2501.05374v1"
    },
    {
        "title": "ExoFabric: A Re-moldable Textile System for Creating Customizable Soft\n  Goods and Wearable Applications",
        "authors": [
            "Rosalie Lin",
            "Aditi Maheshwari",
            "Jung Wook Park",
            "Andreea Danielescu"
        ],
        "category": "cs.ET",
        "published_year": "2025",
        "summary": "  Fabric has been a fundamental part of human life for thousands of years,\nproviding comfort, protection, and aesthetic expression. While modern\nadvancements have enhanced fabric's functionality, it remains static and\nunchangeable, failing to adapt to our evolving body shapes and preferences.\nThis lack of adaptability can lead to unsustainable practices, as consumers\noften buy more items to meet their changing needs. In this paper, we propose\nExoFabric, a re-moldable fabric system for customized soft goods applications.\nWe created ExoFabric by embedding thermoplastic threads into fabric through\ncomputerized embroidery to allow for tunability between rigid plastic and\nconformable fabric. We defined a library of design primitives to enable\ngeometric formability, stiffness, and stretchability by identifying suitable\nfabrics, threads, embroidery parameters, and machine limitations. To facilitate\npractical applications, we demonstrated practical methods for linking\nparameters to application requirements, showcasing form-fitting wearables,\nstructural support, and shape-changeable furniture for repeatable or one-time\ncustomization.\n",
        "pdf_link": "http://arxiv.org/pdf/2501.05664v1"
    },
    {
        "title": "Collective Adaptive Systems: Challenges Beyond Evolvability",
        "authors": [
            "Serge Kernbach",
            "Thomas Schmickl",
            "Jon Timmis"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  This position paper overviews several challenges of collective adaptive\nsystems, which are beyond the research objectives of current top-projects in\nICT, and especially in FET, initiatives. The attention is paid not only to\nchallenges and new research topics, but also to their impact and potential\nbreakthroughs in information and communication technologies.\n",
        "pdf_link": "http://arxiv.org/pdf/1108.5643v1"
    },
    {
        "title": "Memristors can implement fuzzy logic",
        "authors": [
            "Martin Klimo",
            "Ondrej Such"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  In our work we propose implementing fuzzy logic using memristors. Min and max\noperations are done by antipodally configured memristor circuits that may be\nassembled into computational circuits. We discuss computational power of such\ncircuits with respect to m-efficiency and experimentally observed behavior of\nmemristive devices. Circuits implemented with real devices are likely to\nmanifest learning behavior. The circuits presented in the work may be\napplicable for instance in fuzzy classifiers.\n",
        "pdf_link": "http://arxiv.org/pdf/1110.2074v1"
    },
    {
        "title": "Robustness Analysis for Battery Supported Cyber-Physical Systems",
        "authors": [
            "Fumin Zhang",
            "Zhenwu Shi",
            "Shayok Mukhopadhyay"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  This paper establishes a novel analytical approach to quantify robustness of\nscheduling and battery management for battery supported cyber-physical systems.\nA dynamic schedulability test is introduced to determine whether tasks are\nschedulable within a finite time window. The test is used to measure robustness\nof a real-time scheduling algorithm by evaluating the strength of computing\ntime perturbations that break schedulability at runtime. Robustness of battery\nmanagement is quantified analytically by an adaptive threshold on the state of\ncharge. The adaptive threshold significantly reduces the false alarm rate for\nbattery management algorithms to decide when a battery needs to be replaced.\n",
        "pdf_link": "http://arxiv.org/pdf/1111.5880v1"
    },
    {
        "title": "Fuzzy cellular model for on-line traffic simulation",
        "authors": [
            "BartÅomiej PÅaczek"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  This paper introduces a fuzzy cellular model of road traffic that was\nintended for on-line applications in traffic control. The presented model uses\nfuzzy sets theory to deal with uncertainty of both input data and simulation\nresults. Vehicles are modelled individually, thus various classes of them can\nbe taken into consideration. In the proposed approach, all parameters of\nvehicles are described by means of fuzzy numbers. The model was implemented in\na simulation of vehicles queue discharge process. Changes of the queue length\nwere analysed in this experiment and compared to the results of NaSch cellular\nautomata model.\n",
        "pdf_link": "http://arxiv.org/pdf/1112.4055v1"
    },
    {
        "title": "Cross-point architecture for spin transfer torque magnetic random access\n  memory",
        "authors": [
            "Weisheng Zhao",
            "Sumanta Chaudhuri",
            "Celso Accoto",
            "Jacques-Olivier Klein",
            "Claude Chappert",
            "Pascale Mazoyer"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  Spin transfer torque magnetic random access memory (STT-MRAM) is considered\nas one of the most promising candidates to build up a true universal memory\nthanks to its fast write/read speed, infinite endurance and non-volatility.\nHowever the conventional access architecture based on 1 transistor + 1 memory\ncell limits its storage density as the selection transistor should be large\nenough to ensure the write current higher than the critical current for the STT\noperation. This paper describes a design of cross-point architecture for\nSTT-MRAM. The mean area per word corresponds to only two transistors, which are\nshared by a number of bits (e.g. 64). This leads to significant improvement of\ndata density (e.g. 1.75 F2/bit). Special techniques are also presented to\naddress the sneak currents and low speed issues of conventional cross-point\narchitecture, which are difficult to surmount and few efficient design\nsolutions have been reported in the literature. By using a STT-MRAM SPICE model\nincluding precise experimental parameters and STMicroelectronics 65 nm\ntechnology, some chip characteristic results such as cell area, data access\nspeed and power have been calculated or simulated to demonstrate the expected\nperformances of this new memory architecture.\n",
        "pdf_link": "http://arxiv.org/pdf/1202.1782v1"
    },
    {
        "title": "Memcomputing: a computing paradigm to store and process information on\n  the same physical platform",
        "authors": [
            "M. Di Ventra",
            "Y. V. Pershin"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  In present day technology, storing and processing of information occur on\nphysically distinct regions of space. Not only does this result in space\nlimitations; it also translates into unwanted delays in retrieving and\nprocessing of relevant information. There is, however, a class of two-terminal\npassive circuit elements with memory, memristive, memcapacitive and\nmeminductive systems -- collectively called memelements -- that perform both\ninformation processing and storing of the initial, intermediate and final\ncomputational data on the same physical platform. Importantly, the states of\nthese memelements adjust to input signals and provide analog capabilities\nunavailable in standard circuit elements, resulting in adaptive circuitry, and\nproviding analog massively-parallel computation. All these features are\ntantalizingly similar to those encountered in the biological realm, thus\noffering new opportunities for biologically-inspired computation. Of particular\nimportance is the fact that these memelements emerge naturally in nanoscale\nsystems, and are therefore a consequence and a natural by-product of the\ncontinued miniaturization of electronic devices. We will discuss the various\npossibilities offered by memcomputing, discuss the criteria that need to be\nsatisfied to realize this paradigm, and provide an example showing the solution\nof the shortest-path problem and demonstrate the healing property of the\nsolution path.\n",
        "pdf_link": "http://arxiv.org/pdf/1211.4487v2"
    },
    {
        "title": "On beta-skeleton automata with memory",
        "authors": [
            "Ramon Alonso-Sanz",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  A \\beta-skeleton is a proximity undirected graph whose connectivity is\ndetermined by the parameter \\beta. We study \\beta-skeleton automata where every\nnode is a finite state machine taking two states, and updating its states\ndepending on the states of adjacent automata-nodes. We allow automata-nodes to\nremember their previous states. In computational experiments we study how\nmemory affects the global space-time dynamics on \\beta-skeleton automata.\n",
        "pdf_link": "http://arxiv.org/pdf/1212.2963v1"
    },
    {
        "title": "Beyond Markov Chains, Towards Adaptive Memristor Network-based Music\n  Generation",
        "authors": [
            "Ella Gale",
            "Oliver Matthews",
            "Ben de Lacy Costello",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  We undertook a study of the use of a memristor network for music generation,\nmaking use of the memristor's memory to go beyond the Markov hypothesis. Seed\ntransition matrices are created and populated using memristor equations, and\nwhich are shown to generate musical melodies and change in style over time as a\nresult of feedback into the transition matrix. The spiking properties of simple\nmemristor networks are demonstrated and discussed with reference to\napplications of music making. The limitations of simulating composing memristor\nnetworks in von Neumann hardware is discussed and a hardware solution based on\nphysical memristor properties is presented.\n",
        "pdf_link": "http://arxiv.org/pdf/1302.0785v1"
    },
    {
        "title": "Finite Horizon Adaptive Optimal Distributed Power Allocation for\n  Enhanced Cognitive Radio Network in the Presence of Channel Uncertainties",
        "authors": [
            "Hao Xu",
            "S. Jagannathan"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  In this paper, novel enhanced Cognitive Radio Network is considered by using\npower control where secondary users are allowed to use wireless resources of\nthe primary users when primary users are deactivated, but also allow secondary\nusers to coexist with primary users while primary users are activated by\nmanaging interference caused from secondary users to primary users. Therefore,\na novel finite horizon adaptive optimal distributed power allocation scheme is\nproposed by incorporating the effect of channel uncertainties for enhanced\ncognitive radio network in the presence of wireless channel uncertainties under\ntwo cases. In Case 1, proposed scheme can force the Signal-to-interference\n(SIR) of the secondary users to converge to a higher target value for\nincreasing network throughput when primary users' are not communicating within\nfinite horizon. Once primary users are activated as in the Case 2, proposed\nscheme can not only force the SIR of primary users to converge to a higher\ntarget SIR, but also force the SIR of secondary users to converge to a lower\nvalue for regulating their interference to Pus during finite time period. In\norder to mitigate the attenuation of SIR due to channel uncertainties the\nproposed novel finite horizon adaptive optimal distributed power allocation\nallows the SIR of both primary users' and secondary users' to converge to a\ndesired target SIR while minimizing the energy consumption within finite\nhorizon. Simulation results illustrate that this novel finite horizon adaptive\noptimal distributed power allocation scheme can converge much faster and cost\nless energy than others by adapting to the channel variations optimally.\n",
        "pdf_link": "http://arxiv.org/pdf/1302.1396v1"
    },
    {
        "title": "Q#, a quantum computation package for the .NET platform",
        "authors": [
            "A. S. Tolba",
            "M. Z. Rashad",
            "M. A. El-Dosuky"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Quantum computing is a promising approach of computation that is based on\nequations from Quantum Mechanics. A simulator for quantum algorithms must be\ncapable of performing heavy mathematical matrix transforms. The design of the\nsimulator itself takes one of three forms: Quantum Turing Machine, Network\nModel or circuit model of connected gates or, Quantum Programming Language,\nyet, some simulators are hybrid. We studied previous simulators and then we\nadopt features from three simulators of different implementation languages,\ndifferent paradigms, and for different platforms. They are Quantum Computing\nLanguage (QCL), QUASI, and Quantum Optics Toolbox for Matlab 5. Our simulator\nfor quantum algorithms takes the form of a package or a programming library for\nQuantum computing, with a case study showing the ability of using it in the\ncircuit model. The .NET is a promising platform for computing. VB.NET is an\neasy, high productive programming language with the full power and\nfunctionality provided by the .NET framework. It is highly readable, writeable,\nand flexible language, compared to another language such as C#.NET in many\naspects. We adopted VB.NET although its shortage in built-in mathematical\ncomplex and matrix operations, compared to Matlab. For implementation, we first\nbuilt a mathematical core of matrix operations. Then, we built a quantum core\nwhich contains: basic qubits and register operations, basic 1D, 2D, and 3D\nquantum gates, and multi-view visualization of the quantum state, then a window\nfor demos to show you how to use and get the most of the package.\n",
        "pdf_link": "http://arxiv.org/pdf/1302.5133v1"
    },
    {
        "title": "FreeIMU: An Open Hardware Framework for Orientation and Motion Sensing",
        "authors": [
            "Fabio Varesano"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Orientation and Motion Sensing are widely implemented on various consumer\nproducts, such as mobile phones, tablets and cameras as they enable immediate\ninteraction with virtual information. The prototyping phase of any orientation\nand motion sensing capable device is however a quite difficult process as it\nmay involve complex hardware designing, math algorithms and programming.\n  In this paper, we present FreeIMU, an Open Hardware Framework for prototyping\norientation and motion sensing capable devices. The framework consists in a\nsmall circuit board containing various sensors and a software library, built on\ntop of the Arduino platform. Both the hardware and library are released under\nopen licences and supported by an active community allowing to be implemented\ninto research and commercial projects.\n",
        "pdf_link": "http://arxiv.org/pdf/1303.4949v1"
    },
    {
        "title": "Self-organization and solution of shortest-path optimization problems\n  with memristive networks",
        "authors": [
            "Yuriy V. Pershin",
            "Massimiliano Di Ventra"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  We show that memristive networks-namely networks of resistors with memory-can\nefficiently solve shortest-path optimization problems. Indeed, the presence of\nmemory (time non-locality) promotes self organization of the network into the\nshortest possible path(s). We introduce a network entropy function to\ncharacterize the self-organized evolution, show the solution of the\nshortest-path problem and demonstrate the healing property of the solution\npath. Finally, we provide an algorithm to solve the traveling salesman problem.\nSimilar considerations apply to networks of memcapacitors and meminductors, and\nnetworks with memory in various dimensions.\n",
        "pdf_link": "http://arxiv.org/pdf/1304.1675v1"
    },
    {
        "title": "Smart Microgrids: Overview and Outlook",
        "authors": [
            "Anita Sobe",
            "Wilfried Elmenreich"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  The idea of changing our energy system from a hierarchical design into a set\nof nearly independent microgrids becomes feasible with the availability of\nsmall renewable energy generators. The smart microgrid concept comes with\nseveral challenges in research and engineering targeting load balancing,\npricing, consumer integration and home automation. In this paper we first\nprovide an overview on these challenges and present approaches that target the\nproblems identified. While there exist promising algorithms for the particular\nfield, we see a missing integration which specifically targets smart\nmicrogrids. Therefore, we propose an architecture that integrates the presented\napproaches and defines interfaces between the identified components such as\ngenerators, storage, smart and \\dq{dumb} devices.\n",
        "pdf_link": "http://arxiv.org/pdf/1304.3944v1"
    },
    {
        "title": "An Efficient MAC Protocol with Selective Grouping and Cooperative\n  Sensing in Cognitive Radio Networks",
        "authors": [
            "Yi Liu",
            "Shengli Xie",
            "Rong Yu",
            "Yan Zhang",
            "Chau Yuen"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  In cognitive radio networks, spectrum sensing is a crucial technique to\ndiscover spectrum opportunities for the Secondary Users (SUs). The quality of\nspectrum sensing is evaluated by both sensing accuracy and sensing efficiency.\nHere, sensing accuracy is represented by the false alarm probability and the\ndetection probability while sensing efficiency is represented by the sensing\noverhead and network throughput. In this paper, we propose a group-based\ncooperative Medium Access Control (MAC) protocol called GC-MAC, which addresses\nthe tradeoff between sensing accuracy and efficiency. In GC-MAC, the\ncooperative SUs are grouped into several teams. During a sensing period, each\nteam senses a different channel while SUs in the same team perform the joint\ndetection on the targeted channel. The sensing process will not stop unless an\navailable channel is discovered. To reduce the sensing overhead, an\nSU-selecting algorithm is presented to selectively choose the cooperative SUs\nbased on the channel dynamics and usage patterns. Then, an analytical model is\nbuilt to study the sensing accuracy-efficiency tradeoff under two types of\nchannel conditions: time-invariant channel and time-varying channel. An\noptimization problem that maximizes achievable throughput is formulated to\noptimize the important design parameters. Both saturation and non-saturation\nsituations are investigated with respect to throughput and sensing overhead.\nSimulation results indicate that the proposed protocol is able to significantly\ndecrease sensing overhead and increase network throughput with guaranteed\nsensing accuracy.\n",
        "pdf_link": "http://arxiv.org/pdf/1304.5827v1"
    },
    {
        "title": "Accurate and Robust Indoor Localization Systems using Ultra-wideband\n  Signals",
        "authors": [
            "Paul Meissner",
            "Erik Leitinger",
            "Markus FrÃ¶hle",
            "Klaus Witrisal"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Indoor localization systems that are accurate and robust with respect to\npropagation channel conditions are still a technical challenge today. In\nparticular, for systems based on range measurements from radio signals,\nnon-line-of-sight (NLOS) situations can result in large position errors. In\nthis paper, we address these issues using measurements in a representative\nindoor environment. Results show that conventional tracking schemes using high-\nand a low-complexity ranging algorithms are strongly impaired by NLOS\nconditions unless a very large signal bandwidth is used. Furthermore, we\ndiscuss and evaluate the performance of multipath-assisted indoor navigation\nand tracking (MINT), that can overcome these impairments by making use of\nmultipath propagation. Across a wide range of bandwidths, MINT shows superior\nperformance compared to conventional schemes, and virtually no degradation in\nits robustness due to NLOS conditions.\n",
        "pdf_link": "http://arxiv.org/pdf/1304.7928v1"
    },
    {
        "title": "Slime mould tactile sensor",
        "authors": [
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Slime mould P. polycephalum is a single cells visible by unaided eye. The\ncells shows a wide spectrum of intelligent behaviour. By interpreting the\nbehaviour in terms of computation one can make a slime mould based computing\ndevice. The Physarum computers are capable to solve a range of tasks of\ncomputational geometry, optimisation and logic. Physarum computers designed so\nfar lack of localised inputs. Commonly used inputs --- illumination and\nchemo-attractants and -repellents --- usually act on extended domains of the\nslime mould's body. Aiming to design massive-parallel tactile inputs for slime\nmould computers we analyse a temporal dynamic of P. polycephalum's electrical\nresponse to tactile stimulation. In experimental laboratory studies we discover\nhow the Physarum responds to application and removal of a local mechanical\npressure with electrical potential impulses and changes in its electrical\npotential oscillation patterns.\n",
        "pdf_link": "http://arxiv.org/pdf/1306.0258v1"
    },
    {
        "title": "Slime Mould Memristors",
        "authors": [
            "Ella Gale",
            "Andrew Adamatzky",
            "Ben de Lacy Costello"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  In laboratory experiments we demonstrate that protoplasmic tubes of acellular\nslime mould \\emph{Physarum polycephalum} show current versus voltage profiles\nconsistent with memristive systems and that the effect is due to the living\nprotoplasm of the mould. This complements previous findings on memristive\nproperties of other living systems (human skin and blood) and contributes to\ndevelopment of self-growing bio-electronic circuits. Distinctive asymmetric\n$V$-$I$ curves which were occasionally observed when the internal current is on\nthe same order as the driven current, are well-modelled by the concept of\nactive memristors.\n",
        "pdf_link": "http://arxiv.org/pdf/1306.3414v2"
    },
    {
        "title": "Dynamic Computing Random Access Memory",
        "authors": [
            "Fabio Lorenzo Traversa",
            "Fabrizio Bonani",
            "Yuriy V. Pershin",
            "Massimiliano Di Ventra"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  The present von Neumann computing paradigm involves a significant amount of\ninformation transfer between a central processing unit (CPU) and memory, with\nconcomitant limitations in the actual execution speed. However, it has been\nrecently argued that a different form of computation, dubbed memcomputing\n[Nature Physics, 9, 200-202 (2013)] and inspired by the operation of our brain,\ncan resolve the intrinsic limitations of present day architectures by allowing\nfor computing and storing of information on the same physical platform. Here we\nshow a simple and practical realization of memcomputing that utilizes\neasy-to-build memcapacitive systems. We name this architecture Dynamic\nComputing Random Access Memory (DCRAM). We show that DCRAM provides\nmassively-parallel and polymorphic digital logic, namely it allows for\ndifferent logic operations with the same architecture, by varying only the\ncontrol signals. In addition, by taking into account realistic parameters, its\nenergy expenditures can be as low as a few fJ per operation. DCRAM is fully\ncompatible with CMOS technology, can be realized with current fabrication\nfacilities, and therefore can really serve as an alternative to the present\ncomputing technology.\n",
        "pdf_link": "http://arxiv.org/pdf/1306.6133v2"
    },
    {
        "title": "Ultra-low Energy, High Performance and Programmable Magnetic Threshold\n  Logic",
        "authors": [
            "Mrigank Sharad",
            "Deliang Fan",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  We propose magnetic threshold-logic (MTL) design based on non-volatile\nspin-torque switches. A threshold logic gate (TLG) performs summation of\nmultiple inputs multiplied by a fixed set of weights and compares the sum with\na threshold. MTL employs resistive states of magnetic tunnel junctions as\nprogrammable input weights, while, a low-voltage domain-wall shift based\nspin-torque switch is used for thresholding operation. The resulting MTL gate\nacts as a low-power, configurable logic unit and can be used to build fully\npipelined, high-performance programmable computing blocks. Multiple stages in\nsuch a MTL design can be connected using energy-efficient ultralow swing\nprogrammable interconnect networks based on resistive switches. Owing to\nmemory-based compact logic and interconnect design and low-voltage, high-speed\nspintorque based threshold operation, MTL can achieve more than two orders of\nmagnitude improvement in energy-delay product as compared to look-up table\nbased CMOS FPGA.\n",
        "pdf_link": "http://arxiv.org/pdf/1308.4169v1"
    },
    {
        "title": "Ultra-low Energy, High-Performance Dynamic Resistive Threshold Logic",
        "authors": [
            "Mrigank Sharad",
            "Deliang Fan",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  We propose dynamic resistive threshold-logic (DRTL) design based on\nnon-volatile resistive memory. A threshold logic gate (TLG) performs summation\nof multiple inputs multiplied by a fixed set of weights and compares the sum\nwith a threshold. DRTL employs resistive memory elements to implement the\nweights and the thresholds, while a compact dynamic CMOS latch is used for the\ncomparison operation. The resulting DRTL gate acts as a low-power, configurable\ndynamic logic unit and can be used to build fully pipelined, high-performance\nprogrammable computing blocks. Multiple stages in such a DRTL design can be\nconnected using energy-efficient low swing programmable interconnect networks\nbased on resistive switches. Owing to memory-based compact logic and\ninterconnect design and highspeed dynamic-pipelined operation, DRTL can achieve\nmore than two orders of magnitude improvement in energy-delay product as\ncompared to look-up table based CMOS FPGA.\n",
        "pdf_link": "http://arxiv.org/pdf/1308.4672v1"
    },
    {
        "title": "Delay Optimal Scheduling for Energy Harvesting Based Communications",
        "authors": [
            "Juan Liu",
            "Huaiyu Dai",
            "Wei Chen"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Green communication attracts increasing research interest recently. Equipped\nwith a rechargeable battery, a source node can harvest energy from ambient\nenvironments and rely on this free and regenerative energy supply to transmit\npackets. Due to the uncertainty of available energy from harvesting, however,\nintolerably large latency and packet loss could be induced, if the source\nalways waits for harvested energy. To overcome this problem, one Reliable\nEnergy Source (RES) can be resorted to for a prompt delivery of backlogged\npackets. Naturally, there exists a tradeoff between the packet delivery delay\nand power consumption from the RES. In this paper, we address the delay optimal\nscheduling problem for a bursty communication link powered by a\ncapacity-limited battery storing harvested energy together with one RES. The\nproposed scheduling scheme gives priority to the usage of harvested energy, and\nresorts to the RES when necessary based on the data and energy queueing\nprocesses, with an average power constraint from the RES. Through\ntwodimensional Markov chain modeling and linear programming formulation, we\nderive the optimal threshold-based scheduling policy together with the\ncorresponding transmission parameters. Our study includes three exemplary cases\nthat capture some important relations between the data packet arrival process\nand energy harvesting capability. Our theoretical analysis is corroborated by\nsimulation results.\n",
        "pdf_link": "http://arxiv.org/pdf/1308.5053v1"
    },
    {
        "title": "On the Equivalence of Cellular Automata and the Tile Assembly Model",
        "authors": [
            "Jacob Hendricks",
            "Matthew J. Patitz"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  In this paper, we explore relationships between two models of systems which\nare governed by only the local interactions of large collections of simple\ncomponents: cellular automata (CA) and the abstract Tile Assembly Model (aTAM).\nWhile sharing several similarities, the models have fundamental differences,\nmost notably the dynamic nature of CA (in which every cell location is allowed\nto change state an infinite number of times) versus the static nature of the\naTAM (in which tiles are static components that can never change or be removed\nonce they attach to a growing assembly). We work with 2-dimensional systems in\nboth models, and for our results we first define what it means for CA systems\nto simulate aTAM systems, and then for aTAM systems to simulate CA systems. We\nuse notions of simulate which are similar to those used in the study of\nintrinsic universality since they are in some sense strict, but also\nintuitively natural notions of simulation. We then demonstrate a particular\nnondeterministic CA which can be configured so that it can simulate any\narbitrary aTAM system, and finally an aTAM tile set which can be configured so\nthat it can be used to simulate any arbitrary nondeterministic CA system which\nbegins with a finite initial configuration.\n",
        "pdf_link": "http://arxiv.org/pdf/1309.1273v1"
    },
    {
        "title": "Nano-scale reservoir computing",
        "authors": [
            "Oliver Obst",
            "Adrian Trinchi",
            "Simon G. Hardin",
            "Matthew Chadwick",
            "Ivan Cole",
            "Tim H. Muster",
            "Nigel Hoschke",
            "Diet Ostry",
            "Don Price",
            "Khoa N. Pham",
            "Tim Wark"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  This work describes preliminary steps towards nano-scale reservoir computing\nusing quantum dots. Our research has focused on the development of an\naccumulator-based sensing system that reacts to changes in the environment, as\nwell as the development of a software simulation. The investigated systems\ngenerate nonlinear responses to inputs that make them suitable for a physical\nimplementation of a neural network. This development will enable\nminiaturisation of the neurons to the molecular level, leading to a range of\napplications including monitoring of changes in materials or structures. The\nsystem is based around the optical properties of quantum dots. The paper will\nreport on experimental work on systems using Cadmium Selenide (CdSe) quantum\ndots and on the various methods to render the systems sensitive to pH, redox\npotential or specific ion concentration. Once the quantum dot-based systems are\nrendered sensitive to these triggers they can provide a distributed array that\ncan monitor and transmit information on changes within the material.\n",
        "pdf_link": "http://arxiv.org/pdf/1309.1521v1"
    },
    {
        "title": "When does a physical system compute?",
        "authors": [
            "Dominic Horsman",
            "Susan Stepney",
            "Rob C. Wagner",
            "Viv Kendon"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Computing is a high-level process of a physical system. Recent interest in\nnon-standard computing systems, including quantum and biological computers, has\nbrought this physical basis of computing to the forefront. There has been,\nhowever, no consensus on how to tell if a given physical system is acting as a\ncomputer or not; leading to confusion over novel computational devices, and\neven claims that every physical event is a computation. In this paper we\nintroduce a formal framework that can be used to determine whether or not a\nphysical system is performing a computation. We demonstrate how the abstract\ncomputational level interacts with the physical device level, drawing the\ncomparison with the use of mathematical models to represent physical objects in\nexperimental science. This powerful formulation allows a precise description of\nthe similarities between experiments, computation, simulation, and technology,\nleading to our central conclusion: physical computing is the use of a physical\nsystem to predict the outcome of an abstract evolution. We give conditions that\nmust be satisfied in order for computation to be occurring, and illustrate\nthese with a range of non-standard computing scenarios. The framework also\ncovers broader computing contexts, where there is no obvious human computer\nuser. We define the critical notion of a 'computational entity', and show the\nrole this plays in defining when computing is taking place in physical systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1309.7979v3"
    },
    {
        "title": "Towards Gigayear Storage Using a Silicon-Nitride/Tungsten Based Medium",
        "authors": [
            "Jeroen de Vries",
            "Dimitri Schellenberg",
            "Leon Abelmann",
            "Andreas Manz",
            "Miko Elwenspoek"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Current digital data storage systems are able to store huge amounts of data.\nEven though the data density of digital information storage has increased\ntremendously over the last few decades, the data longevity is limited to only a\nfew decades. If we want to preserve anything about the human race which can\noutlast the human race itself, we require a data storage medium designed to\nlast for 1 million to 1 billion years. In this paper a medium is investigated\nconsisting of tungsten encapsulated by siliconnitride which, according to\nelevated temperature tests, will last for well over the suggested time.\n",
        "pdf_link": "http://arxiv.org/pdf/1310.2961v1"
    },
    {
        "title": "Towards slime mould colour sensor: Recognition of colours by Physarum\n  polycephalum",
        "authors": [
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Acellular slime mould Physarum polycephalum is a popular now user-friendly\nliving substrate for designing of future and emergent sensing and computing\ndevices. P. polycephalum exhibits regular patterns of oscillations of its\nsurface electrical potential. The oscillation patterns are changed when the\nslime mould is subjected to mechanical, chemical, electrical or optical\nstimuli. We evaluate feasibility of slime-mould based colour sensors by\nilluminating Physarum with red, green, blue and white colours and analysing\npatterns of the slime mould's electrical potential oscillations. We define that\nthe slime mould recognises a colour if it reacts to illumination with the\ncolour by a unique changes in amplitude and periods of oscillatory activity. In\nlaboratory experiments we found that the slime mould recognises red and blue\ncolour. The slime mould does not differentiate between green and white colours.\nThe slime mould also recognises when red colour is switched off. We also map\ncolours to diversity of the oscillations: illumination with a white colour\nincreases diversity of amplitudes and periods of oscillations, other colours\nstudied increase diversity either of amplitude or period.\n",
        "pdf_link": "http://arxiv.org/pdf/1312.4139v1"
    },
    {
        "title": "Towards slime mould chemical sensor: Mapping chemical inputs onto\n  electrical potential dynamics of Physarum Polycephalum",
        "authors": [
            "James G. H. Whiting",
            "Ben P. J. de Lacy Costello",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  We experimentally derived a unique one-to-one mapping between a range of\nselected bioactive chemicals and patterns of oscillations of the slime mould's\nextacellular electrical potential.\n",
        "pdf_link": "http://arxiv.org/pdf/1312.4189v1"
    },
    {
        "title": "The Short-term Memory (D.C. Response) of the Memristor Demonstrates the\n  Causes of the Memristor Frequency Effect",
        "authors": [
            "Ella Gale",
            "Ben de Lacy Costello",
            "Victor Erokhin",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  A memristor is often identified by showing its distinctive pinched hysteresis\ncurve and testing for the effect of frequency. The hysteresis size should\nrelate to frequency and shrink to zero as the frequency approaches infinity.\nAlthough mathematically understood, the material causes for this are not well\nknown. The d.c. response of the memristor is a decaying curve with its own\ntimescale. We show via mathematical reasoning that this decaying curve when\ntransformed to a.c. leads to the frequency effect by considering a descretized\ncurve. We then demonstrate the validity of this approach with experimental data\nfrom two different types of memristors.\n",
        "pdf_link": "http://arxiv.org/pdf/1402.4013v1"
    },
    {
        "title": "Connecting Spiking Neurons to a Spiking Memristor Network Changes the\n  Memristor Dynamics",
        "authors": [
            "Deborah Gater",
            "Attya Iqbal",
            "Jeffrey Davey",
            "Ella Gale"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Memristors have been suggested as neuromorphic computing elements. Spike-time\ndependent plasticity and the Hodgkin-Huxley model of the neuron have both been\nmodelled effectively by memristor theory. The d.c. response of the memristor is\na current spike. Based on these three facts we suggest that memristors are\nwell-placed to interface directly with neurons. In this paper we show that\nconnecting a spiking memristor network to spiking neuronal cells causes a\nchange in the memristor network dynamics by: removing the memristor spikes,\nwhich we show is due to the effects of connection to aqueous medium; causing a\nchange in current decay rate consistent with a change in memristor state;\npresenting more-linear $I-t$ dynamics; and increasing the memristor spiking\nrate, as a consequence of interaction with the spiking neurons. This\ndemonstrates that neurons are capable of communicating directly with\nmemristors, without the need for computer translation.\n",
        "pdf_link": "http://arxiv.org/pdf/1402.4029v1"
    },
    {
        "title": "Is Spiking Logic the Route to Memristor-Based Computers?",
        "authors": [
            "Ella Gale",
            "Ben de Lacy Costello",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Memristors have been suggested as a novel route to neuromorphic computing\nbased on the similarity between neurons (synapses and ion pumps) and\nmemristors. The D.C. action of the memristor is a current spike, which we think\nwill be fruitful for building memristor computers. In this paper, we introduce\n4 different logical assignations to implement sequential logic in the memristor\nand introduce the physical rules, summation, `bounce-back', directionality and\n`diminishing returns', elucidated from our investigations. We then demonstrate\nhow memristor sequential logic works by instantiating a NOT gate, an AND gate\nand a Full Adder with a single memristor. The Full Adder makes use of the\nmemristor's memory to add three binary values together and outputs the value,\nthe carry digit and even the order they were input in.\n",
        "pdf_link": "http://arxiv.org/pdf/1402.4036v1"
    },
    {
        "title": "Readout Optical System of Sapphire Disks intended for Long-Term Data\n  Storage",
        "authors": [
            "V. V. Petrov",
            "V. P. Semynozhenko",
            "V. M. Puzikov",
            "A. A. Kryuchyn",
            "A. S. Lapchuk",
            "S. M. Shanoilo",
            "I. V. Kosyak",
            "Yu. O. Borodin",
            "I. V. Gorbov",
            "Ye. M. Morozov"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  The development of long-term data storage technology is one of the urging\nproblems of our time. This paper presents the results of implementation of\ntechnical solution for long-term data storage technology proposed a few years\nago on the basis of single crystal sapphire. It is shown that the problem of\nreading data through a substrate of negative single crystal sapphire can be\nsolved by using for reading a special optical system with a plate of positive\nsingle crystal quartz. The experimental results confirm the efficiency of the\nproposed method of compensation.\n",
        "pdf_link": "http://arxiv.org/pdf/1403.3119v2"
    },
    {
        "title": "Out Performance Of Cuckoo Search Algorithm Among Nature Inspired\n  Algorithms in Planar Antenna Arrays",
        "authors": [
            "A. Sai Charan",
            "N. K. Manasa",
            "Prof. N. V. S. N. Sarma"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  In this modern era a great deal of metamorphism is observed around us which\neventuate due to some minute modifications and innovations in the area of\nScience and Technology. This paper deals with the application of a meta\nheuristic optimization algorithm namely the Cuckoo Search Algorithm in the\ndesign of an optimized planar antenna array which ensures high\ngain,directivity, suppression of side lobes, increased efficiency and improves\nother antenna parameters as well.\n",
        "pdf_link": "http://arxiv.org/pdf/1406.2777v1"
    },
    {
        "title": "Effect of Receptor Density and Size on Signal Reception in Molecular\n  Communication via Diffusion with an Absorbing Receiver",
        "authors": [
            "Ali Akkaya",
            "H. Birkan Yilmaz",
            "Chan-Byoung Chae",
            "Tuna Tugcu"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  The performance of molecular communication is significantly impacted by the\nreception process of the messenger molecules. The receptors' size and density,\nhowever, have yet to be investigated. In this letter, we analyze the effect of\nreceptor density and size on the signal reception of an absorbing receiver with\nreceptors. The results show that, when the total receptor area is the same,\nbetter hitting probability is achieved by using a higher number of relatively\nsmall receptors. In addition, deploying receptors, which cover a small\npercentage of the receiver surface, is able to create an effective\ncommunication channel that has a detectable signal level.\n",
        "pdf_link": "http://arxiv.org/pdf/1411.6372v2"
    },
    {
        "title": "Multi-Scale Stochastic Simulation for Diffusive Molecular Communication",
        "authors": [
            "Adam Noel",
            "Karen C. Cheung",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Recently, hybrid models have emerged that combine microscopic and mesoscopic\nregimes in a single stochastic reaction-diffusion simulation. Microscopic\nsimulations track every individual molecule and are generally more accurate.\nMesoscopic simulations partition the environment into subvolumes, track when\nmolecules move between adjacent subvolumes, and are generally more\ncomputationally efficient. In this paper, we present the foundation of a\nmulti-scale stochastic simulator from the perspective of molecular\ncommunication, for both mesoscopic and hybrid models, where we emphasize\nsimulation accuracy at the receiver and efficiency in regions that are far from\nthe communication link. Our multi-scale models use subvolumes of different\nsizes, between which we derive the diffusion event transition rate. Simulation\nresults compare the accuracy and efficiency of traditional approaches with that\nof a regular hybrid method and with those of our proposed multi-scale methods.\n",
        "pdf_link": "http://arxiv.org/pdf/1412.6135v2"
    },
    {
        "title": "Self-Inverse Functions and Palindromic Circuits",
        "authors": [
            "Mathias Soeken",
            "Michael Kirkedal Thomsen",
            "Gerhard W. Dueck",
            "D. Michael Miller"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  We investigate the subclass of reversible functions that are self-inverse and\nrelate them to reversible circuits that are equal to their reverse circuit,\nwhich are called palindromic circuits. We precisely determine which\nself-inverse functions can be realized as a palindromic circuit. For those\nfunctions that cannot be realized as a palindromic circuit, we find alternative\npalindromic representations that require an extra circuit line or quantum gates\nin their construction. Our analyses make use of involutions in the symmetric\ngroup $S_{2^n}$ which are isomorphic to self-inverse reversible function on $n$\nvariables.\n",
        "pdf_link": "http://arxiv.org/pdf/1502.05825v1"
    },
    {
        "title": "Concept for a CMOS Image Sensor Suited for Analog Image Pre-Processing",
        "authors": [
            "Lan Shi",
            "Christopher Soell",
            "Andreas Baenisch",
            "Robert Weigel",
            "JÃ¼rgen Seiler",
            "Thomas Ussmueller"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  A concept for a novel CMOS image sensor suited for analog image\npre-processing is presented in this paper. As an example, an image restoration\nalgorithm for reducing image noise is applied as image pre-processing in the\nanalog domain. To supply low-latency data input for analog image preprocessing,\nthe proposed concept for a CMOS image sensor offers a new sensor signal\nacquisition method in 2D. In comparison to image pre-processing in the digital\ndomain, the proposed analog image pre-processing promises an improved image\nquality. Furthermore, the image noise at the stage of analog sensor signal\nacquisition can be used to select the most effective restoration algorithm\napplied to the analog circuit due to image processing prior to the A/D\nconverter.\n",
        "pdf_link": "http://arxiv.org/pdf/1502.07449v1"
    },
    {
        "title": "A Memcomputing Pascaline",
        "authors": [
            "Y. V. Pershin",
            "L. K. Castelano",
            "F. Hartmann",
            "V. Lopez-Richard",
            "M. Di Ventra"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  The original Pascaline was a mechanical calculator able to sum and subtract\nintegers. It encodes information in the angles of mechanical wheels and through\na set of gears, and aided by gravity, could perform the calculations. Here, we\nshow that such a concept can be realized in electronics using memory elements\nsuch as memristive systems. By using memristive emulators we have demonstrated\nexperimentally the memcomputing version of the mechanical Pascaline, capable of\nprocessing and storing the numerical results in the multiple levels of each\nmemristive element. Our result is the first experimental demonstration of\nmultidigit arithmetics with multi-level memory devices that further emphasizes\nthe versatility and potential of memristive systems for future\nmassively-parallel high-density computing architectures.\n",
        "pdf_link": "http://arxiv.org/pdf/1503.04673v1"
    },
    {
        "title": "Hierarchical Composition of Memristive Networks for Real-Time Computing",
        "authors": [
            "Jens BÃ¼rger",
            "Alireza Goudarzi",
            "Darko Stefanovic",
            "Christof Teuscher"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Advances in materials science have led to physical instantiations of\nself-assembled networks of memristive devices and demonstrations of their\ncomputational capability through reservoir computing. Reservoir computing is an\napproach that takes advantage of collective system dynamics for real-time\ncomputing. A dynamical system, called a reservoir, is excited with a\ntime-varying signal and observations of its states are used to reconstruct a\ndesired output signal. However, such a monolithic assembly limits the\ncomputational power due to signal interdependency and the resulting correlated\nreadouts. Here, we introduce an approach that hierarchically composes a set of\ninterconnected memristive networks into a larger reservoir. We use signal\namplification and restoration to reduce reservoir state correlation, which\nimproves the feature extraction from the input signals. Using the same number\nof output signals, such a hierarchical composition of heterogeneous small\nnetworks outperforms monolithic memristive networks by at least 20% on waveform\ngeneration tasks. On the NARMA-10 task, we reduce the error by up to a factor\nof 2 compared to homogeneous reservoirs with sigmoidal neurons, whereas single\nmemristive networks are unable to produce the correct result. Hierarchical\ncomposition is key for solving more complex tasks with such novel nano-scale\nhardware.\n",
        "pdf_link": "http://arxiv.org/pdf/1504.02833v2"
    },
    {
        "title": "A Diffusion-Neuron Hybrid System for Molecular Communication",
        "authors": [
            "Peng He",
            "Yuming Mao",
            "Qiang Liu",
            "Kun Yang"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Diffusion-based and neural communication are two interesting domains in\nmolecular communication. Both of them have distinct advantages and are\nexploited separately in many works. However, in some cases, neural and\ndiffusion-based ways have to work together for a communication. Therefore, in\nthis paper, we propose a hybrid communication system, in which the\ndiffusion-based and neural communication channels are contained. Multiple\nconnection nano-devices (CND) are used to connect the two channels. We define\nthe practice function of the CNDs and develop the mechanism of exchanging\ninformation from diffusion-based to neural channel, based on the biological\ncharacteristics of the both channels. In addition, we establish a brief\nmathematical model to present the complete communication process of the hybrid\nsystem. The information exchange process at the CNDs is shown in the\nsimulation. The bit error rate (BER) indicator is used to verify the\nreliability of communication. The result reveals that based on the biological\nchannels, optimizing some parameters of nano-devices could improve the\nreliability performance.\n",
        "pdf_link": "http://arxiv.org/pdf/1507.01060v1"
    },
    {
        "title": "DNA-Based Storage: Trends and Methods",
        "authors": [
            "S. M. Hossein Tabatabaei Yazdi",
            "Han Mao Kiah",
            "Eva Ruiz Garcia",
            "Jian Ma",
            "Huimin Zhao",
            "Olgica Milenkovic"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  We provide an overview of current approaches to DNA-based storage system\ndesign and accompanying synthesis, sequencing and editing methods. We also\nintroduce and analyze a suite of new constrained coding schemes for both\narchival and random access DNA storage channels. The mathematical basis of our\nwork is the construction and design of sequences over discrete alphabets that\navoid pre-specified address patterns, have balanced base content, and exhibit\nother relevant substring constraints. These schemes adapt the stored signals to\nthe DNA medium and thereby reduce the inherent error-rate of the system.\n",
        "pdf_link": "http://arxiv.org/pdf/1507.01611v1"
    },
    {
        "title": "Quantitative evaluation of the performance of discrete-time reservoir\n  computers in the forecasting, filtering, and reconstruction of stochastic\n  stationary signals",
        "authors": [
            "Lyudmila Grigoryeva",
            "Julie Henriques",
            "Juan-Pablo Ortega"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  This paper extends the notion of information processing capacity for\nnon-independent input signals in the context of reservoir computing (RC). The\npresence of input autocorrelation makes worthwhile the treatment of forecasting\nand filtering problems for which we explicitly compute this generalized\ncapacity as a function of the reservoir parameter values using a streamlined\nmodel. The reservoir model leading to these developments is used to show that,\nwhenever that approximation is valid, this computational paradigm satisfies the\nso called separation and fading memory properties that are usually associated\nwith good information processing performances. We show that several standard\nmemory, forecasting, and filtering problems that appear in the parametric\nstochastic time series context can be readily formulated and tackled via RC\nwhich, as we show, significantly outperforms standard techniques in some\ninstances.\n",
        "pdf_link": "http://arxiv.org/pdf/1508.00144v3"
    },
    {
        "title": "Cable Capacitance Attack against the KLJN Secure Key Exchange",
        "authors": [
            "Hsien-Pu Chen",
            "Elias Gonzalez",
            "Yessica Saez",
            "Laszlo B. Kish"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  The security of the Kirchhoff-law-Johnson-(like)-noise (KLJN) key exchange\nsystem is based on the Fluctuation-Dissipation-Theorem of classical statistical\nphysics. Similarly to quantum key distribution, in practical situations, due to\nthe non-idealities of the building elements, there is a small information leak,\nwhich can be mitigated by privacy amplification or other techniques so that the\nunconditional (information theoretic) security is preserved. In this paper, the\nindustrial cable and circuit simulator LTSPICE is used to validate the\ninformation leak due to one of the non-idealities in KLJN, the parasitic\n(cable) capacitance. Simulation results show that privacy amplification and/or\ncapacitor killer (capacitance compensation) arrangements can effectively\neliminate the leak.\n",
        "pdf_link": "http://arxiv.org/pdf/1508.02984v4"
    },
    {
        "title": "In-Line-Test of Variability and Bit-Error-Rate of HfOx-Based Resistive\n  Memory",
        "authors": [
            "B. L. Ji",
            "H. Li",
            "Q. Ye",
            "S. Gausepohl",
            "S. Deora",
            "D. Veksler",
            "S. Vivekanand",
            "H. Chong",
            "H. Stamper",
            "T. Burroughs",
            "C. Johnson",
            "M. Smalley",
            "S. Bennett",
            "V. Kaushik",
            "J. Piccirillo",
            "M. Rodgers",
            "M. Passaro",
            "M. Liehr"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Spatial and temporal variability of HfOx-based resistive random access memory\n(RRAM) are investigated for manufacturing and product designs. Manufacturing\nvariability is characterized at different levels including lots, wafers, and\nchips. Bit-error-rate (BER) is proposed as a holistic parameter for the write\ncycle resistance statistics. Using the electrical in-line-test cycle data, a\nmethod is developed to derive BERs as functions of the design margin, to\nprovide guidance for technology evaluation and product design. The proposed BER\ncalculation can also be used in the off-line bench test and build-in-self-test\n(BIST) for adaptive error correction and for the other types of random access\nmemories.\n",
        "pdf_link": "http://arxiv.org/pdf/1509.00070v1"
    },
    {
        "title": "Analog Computing Using Graphene-based Metalines",
        "authors": [
            "Sajjad AbdollahRamezani",
            "Kamalodin Arik",
            "Amin Khavasi",
            "Zahra Kavehvash"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  We introduce the new concept of \"metalines\" for manipulating the amplitude\nand phase profile of an incident wave locally and independently. Thanks to the\nhighly confined graphene plasmons, a transmit-array of graphene-based metalines\nis used to realize analog computing on an ultra-compact, integrable and planar\nplatform. By employing the general concepts of spatial Fourier transformation,\na well-designed structure of such meta-transmit-array combined with graded\nindex lenses can perform two mathematical operations; i.e. differentiation and\nintegration, with high efficiency. The presented configuration is about 60\ntimes shorter than the recent structure proposed by Silva et al.(Science, 2014,\n343, 160-163); moreover, our simulated output responses are in more agreement\nwith the desired analytic results. These findings may lead to remarkable\nachievements in light-based plasmonic signal processors at nanoscale instead of\ntheir bulky conventional dielectric lens-based counterparts.\n",
        "pdf_link": "http://arxiv.org/pdf/1509.01226v1"
    },
    {
        "title": "Energy Model for Vesicle-Based Active Transport Molecular Communication",
        "authors": [
            "Nariman Farsad",
            "H. Birkan Yilmaz",
            "Chan-Byoung Chae",
            "Andrea Goldsmith"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  In active transport molecular communication (ATMC), information particles are\nactively transported from a transmitter to a receiver using special proteins.\nPrior work has demonstrated that ATMC can be an attractive and viable solution\nfor on-chip applications. The energy consumption of an ATMC system plays a\ncentral role in its design and engineering. In this work, an energy model is\npresented for ATMC and the model is used to provide guidelines for designing\nenergy efficient systems. The channel capacity per unit energy is analyzed and\nmaximized. It is shown that based on the size of the symbol set and the symbol\nduration, there is a vesicle size that maximizes rate per unit energy. It is\nalso demonstrated that maximizing rate per unit energy yields very different\nsystem parameters compared to maximizing the rate only.\n",
        "pdf_link": "http://arxiv.org/pdf/1510.05075v1"
    },
    {
        "title": "Single Memristor Logic Gates: From NOT to a Full Adder",
        "authors": [
            "Ella Gale"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Memristors have been suggested as a novel route to neuromorphic computing\nbased on the similarity between them and neurons (specifically synapses and ion\npumps). The d.c. action of the memristor is a current spike which imparts a\nshort-term memory to the device. Here it is demonstrated that this short-term\nmemory works exactly like habituation (e.g. in \\emph{Aplysia}). We elucidate\nthe physical rules, based on energy conservation, governing the interaction of\nthese current spikes: summation, `bounce-back', directionality and `diminishing\nreturns'. Using these rules, we introduce 4 different logical systems to\nimplement sequential logic in the memristor and demonstrate how sequential\nlogic works by instantiating a NOT gate, an AND gate, an XOR gate and a Full\nAdder with a single memristor. The Full Adder makes use of the memristor's\nshort-term memory to add together three binary values and outputs the sum, the\ncarry digit and even the order they were input in. A memristor full adder also\noutputs the arithmetical sum of bits, allowing for a logically (but not\nphysically) reversible system. Essentially, we can replace an input/output port\nwith an extra time-step, allowing a single memristor to do a hither-to\nunexpectedly large amount of computation. This makes up for the memristor's\nslow operation speed and may relate to how neurons do a similarly-large\ncomputation with such slow operations speeds. We propose that using spiking\nlogic, either in gates or as neuron-analogues, with plastic rewritable\nconnections between them, would allow the building of a neuromorphic computer.\n",
        "pdf_link": "http://arxiv.org/pdf/1510.05705v1"
    },
    {
        "title": "Random Projections through multiple optical scattering: Approximating\n  kernels at the speed of light",
        "authors": [
            "Alaa Saade",
            "Francesco Caltagirone",
            "Igor Carron",
            "Laurent Daudet",
            "AngÃ©lique DrÃ©meau",
            "Sylvain Gigan",
            "Florent Krzakala"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Random projections have proven extremely useful in many signal processing and\nmachine learning applications. However, they often require either to store a\nvery large random matrix, or to use a different, structured matrix to reduce\nthe computational and memory costs. Here, we overcome this difficulty by\nproposing an analog, optical device, that performs the random projections\nliterally at the speed of light without having to store any matrix in memory.\nThis is achieved using the physical properties of multiple coherent scattering\nof coherent light in random media. We use this device on a simple task of\nclassification with a kernel machine, and we show that, on the MNIST database,\nthe experimental results closely match the theoretical performance of the\ncorresponding kernel. This framework can help make kernel methods practical for\napplications that have large training sets and/or require real-time prediction.\nWe discuss possible extensions of the method in terms of a class of kernels,\nspeed, memory consumption and different problems.\n",
        "pdf_link": "http://arxiv.org/pdf/1510.06664v2"
    },
    {
        "title": "A Bio-Synthetic Modulator Model for Diffusion-based Molecular\n  Communications",
        "authors": [
            "Hamidreza Arjmandi",
            "Arman Ahmadzadeh",
            "Robert Schober",
            "Masoumeh Nasiri Kenari"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  In diffusion-based molecular communication (DMC), one important functionality\nof a transmitter nano-machine is signal modulation. In particular, the\ntransmitter has to be able to control the release of signaling molecules for\nmodulation of the information bits. An important class of control mechanisms in\nnatural cells for releasing molecules is based on ion channels which are\npore-forming proteins across the cell membrane whose opening and closing may be\ncontrolled by a gating parameter. In this paper, a modulator for DMC based on\nion channels is proposed which controls the rate at which molecules are\nreleased from the transmitter by modulating a gating parameter signal.\nExploiting the capabilities of the proposed modulator, an on-off keying\nmodulation scheme is introduced and the corresponding average modulated signal,\ni.e., the average release rate of the molecules from the transmitter, is\nderived in the Laplace domain. By making a simplifying assumption, a\nclosed-form expression for the average modulated signal in the time domain is\nobtained which constitutes an upper bound on the total number of released\nmolecules regardless of this assumption. The derived average modulated signal\nis compared to results obtained with a particle based simulator. The numerical\nresults show that the derived upper bound is tight if the number of ion\nchannels distributed across the transmitter (cell) membrane is small.\n",
        "pdf_link": "http://arxiv.org/pdf/1510.07410v3"
    },
    {
        "title": "Reversible k-valued logic circuits are finitely generated for odd k",
        "authors": [
            "Peter Selinger"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  In his 2003 paper \"Towards an algebraic theory of Boolean circuits\", Lafont\nnotes that the class of reversible circuits over a set of k truth values is\nfinitely generated when k is odd. He cites a private communication for the\nproof. The purpose of this short note is to make the content of that\ncommunication available.\n",
        "pdf_link": "http://arxiv.org/pdf/1604.01646v1"
    },
    {
        "title": "Democratic, Existential, and Consensus-Based Output Conventions in\n  Stable Computation by Chemical Reaction Networks",
        "authors": [
            "Robert Brijder",
            "David Doty",
            "David Soloveichik"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  We show that some natural output conventions for error-free computation in\nchemical reaction networks (CRN) lead to a common level of computational\nexpressivity. Our main results are that the standard consensus-based output\nconvention have equivalent computational power to (1) existence-based and (2)\ndemocracy-based output conventions. The CRNs using the former output convention\nhave only \"yes\" voters, with the interpretation that the CRN's output is yes if\nany voters are present and no otherwise. The CRNs using the latter output\nconvention define output by majority vote among \"yes\" and \"no\" voters.\n  Both results are proven via a generalized framework that simultaneously\ncaptures several definitions, directly inspired by a Petri net result of\nEsparza, Ganty, Leroux, and Majumder [CONCUR 2015]. These results support the\nthesis that the computational expressivity of error-free CRNs is intrinsic, not\nsensitive to arbitrary definitional choices.\n",
        "pdf_link": "http://arxiv.org/pdf/1604.03687v2"
    },
    {
        "title": "Channel Impulse Responses in Diffusive Molecular Communication with\n  Spherical Transmitters",
        "authors": [
            "Adam Noel",
            "Dimitrios Makrakis",
            "Abdelhakim Hafid"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Molecular communication is an emerging paradigm for systems that rely on the\nrelease of molecules as information carriers. Communication via molecular\ndiffusion is a popular strategy that is ubiquitous in nature and very fast over\ndistances on the order of a micron or less. Existing closed-form analysis of\nthe diffusion channel impulse response generally assumes that the transmitter\nis a point source. In this paper, channel impulse responses are derived for\nspherical transmitters with either a passive or absorbing receiver. The derived\nchannel impulse responses are in closed-form for a one-dimensional environment\nand can be found via numerical integration for a three-dimensional environment.\nThe point transmitter assumption (PTA) is formally defined so that its accuracy\ncan be measured in comparison to the derived spherical transmitter impulse\nresponses. The spherical transmitter model is much more accurate than the PTA\nwhen the distance between a transmitter and its receiver is small relative to\nthe size of the transmitter. The derived results are verified via microscopic\nparticle-based simulations using the molecular communication simulation\nplatform AcCoRD (Actor-based Communication via Reaction-Diffusion). A spherical\ntransmitter variation where molecules are released from the surface of a solid\nsphere is also considered via simulation.\n",
        "pdf_link": "http://arxiv.org/pdf/1604.04684v2"
    },
    {
        "title": "CLAASIC: a Cortex-Inspired Hardware Accelerator",
        "authors": [
            "Valentin Puente",
            "JosÃ© Ãngel Gregorio"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  This work explores the feasibility of specialized hardware implementing the\nCortical Learning Algorithm (CLA) in order to fully exploit its inherent\nadvantages. This algorithm, which is inspired in the current understanding of\nthe mammalian neo-cortex, is the basis of the Hierarchical Temporal Memory\n(HTM). In contrast to other machine learning (ML) approaches, the structure is\nnot application dependent and relies on fully unsupervised continuous learning.\nWe hypothesize that a hardware implementation will be able not only to extend\nthe already practical uses of these ideas to broader scenarios but also to\nexploit the hardware-friendly CLA characteristics. The architecture proposed\nwill enable an unfeasible scalability for software solutions and will fully\ncapitalize on one of the many CLA advantages: low computational requirements\nand reduced storage utilization. Compared to a state-of-the-art CLA software\nimplementation it could be possible to improve by 4 orders of magnitude in\nperformance and up to 8 orders of magnitude in energy efficiency. We propose to\nuse a packet-switched network to tackle this. The paper addresses the\nfundamental issues of such an approach, proposing solutions to achieve scalable\nsolutions. We will analyze cost and performance when using well-known\narchitecture techniques and tools. The results obtained suggest that even with\nCMOS technology, under constrained cost, it might be possible to implement a\nlarge-scale system. We found that the proposed solutions enable a saving of 90%\nof the original communication costs running either synthetic or realistic\nworkloads.\n",
        "pdf_link": "http://arxiv.org/pdf/1604.05897v2"
    },
    {
        "title": "Atomic scale nanoelectronics for quantum neuromorphic devices: comparing\n  different materials",
        "authors": [
            "Enrico Prati"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  I review the advancements of atomic scale nanoelectronics towards quantum\nneuromorphics. First, I summarize the key properties of elementary combinations\nof few neurons, namely long-- and short--term plasticity, spike-timing\ndependent plasticity (associative plasticity), quantumness and stochastic\neffects, and their potential computational employment. Next, I review several\natomic scale device technologies developed to control electron transport at the\natomic level, including single atom implantation for atomic arrays and CMOS\nquantum dots, single atom memories, Ag$_2$S and Cu$_2$S atomic switches,\nhafnium based RRAMs, organic material based transistors, Ge$_2$Sb$_2$Te$_5$\nsynapses. Each material/method proved successful in achieving some of the\nproperties observed in real neurons. I compare the different methods towards\nthe creation of a new generation of naturally inspired and biophysically\nmeaningful artificial neurons, in order to replace the rigid CMOS based\nneuromorphic hardware. The most challenging aspect to address appears to obtain\nboth the stochastic/quantum behavior and the associative plasticity, which are\ncurrently observed only below and above 20 nm length scale respectively, by\nemploying the same material.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.01884v1"
    },
    {
        "title": "Inscribed Matter Communication: Part I",
        "authors": [
            "Christopher Rose",
            "Ismat Saira Mian"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  We provide a fundamental treatment of the molecular communication channel\nwherein \"inscribed matter\" is transmitted across a spatial gap to provide\nreliable signaling between a sender and receiver. Inscribed matter is defined\nas an ensemble of \"tokens\" (molecules, objects, and so on) and is inspired, at\nleast partially, by biological systems where groups of individually constructed\ndiscrete particles ranging from molecules through membrane-bound structures\ncontaining molecules to viruses and organisms are released by a source and\ntravel to a target -- for example, morphogens or semiochemicals diffuse from\none cell, tissue or organism diffuse to another. For identical tokens that are\nneither lost nor modified, we consider messages encoded using three candidate\ncommunication schemes: a) token timing (timed release), b) token payload\n(composition), and c) token timing plus payload. We provide capacity bounds for\neach scheme and discuss their relative utility. We find that under not\nunreasonable assumptions, megabit per second rates could be supported at\nfemtoWatt transmitter powers. Since quantities such as token concentration or\nbin-counting are derivatives of token arrival timing, individual token timing\nundergirds all molecular communication techniques. Thus, our modeling and\nresults about the physics of efficient token-based information transfer can\ninform investigations of diverse theoretical and practical problems in\nengineering and biology. This work, Part I, focuses on the information\ntheoretic bounds on capacity. Part II develops some of the mathematical and\ninformation-theoretic ideas that support the bounds presented here.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.05023v5"
    },
    {
        "title": "Inscribed Matter Communication: Part II",
        "authors": [
            "Christopher Rose",
            "Ismat Saira Mian"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  This paper is Part II of a two-paper set which develops a finest-grain\nper-molecule timing treatment of molecular communication. We first consider a\nsimple one-molecule timing channel with a molecule launch deadline, similar to\nbut different from previous work (\"Bits Through Queues\") where the constraint\nwas mean launch time. We also derive a number of results related to the {\\em\nordering entropy}, a key quantity which undergirds the capacity bounds for the\nmolecular timing channel, both with and without token data payloads. We then\nconclude with an upper bound on molecular timing-channel capacity.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.05036v2"
    },
    {
        "title": "Efficient Analog Circuits for Boolean Satisfiability",
        "authors": [
            "Xunzhao Yin",
            "Behnam Sedighi",
            "Melinda Varga",
            "Maria Ercsey-Ravasz",
            "Zoltan Toroczkai",
            "Xiaobo Sharon Hu"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Efficient solutions to NP-complete problems would significantly benefit both\nscience and industry. However, such problems are intractable on digital\ncomputers based on the von Neumann architecture, thus creating the need for\nalternative solutions to tackle such problems. Recently, a deterministic,\ncontinuous-time dynamical system (CTDS) was proposed (Nat.Phys. {\\bf 7}(12),\n966 (2011)) to solve a representative NP-complete problem, Boolean\nSatisfiability (SAT). This solver shows polynomial analog time-complexity on\neven the hardest benchmark $k$-SAT ($k \\geq 3$) formulas, but at an energy cost\nthrough exponentially driven auxiliary variables. This paper presents a novel\nanalog hardware SAT solver, AC-SAT, implementing the CTDS via incorporating\nnovel, analog circuit design ideas. AC-SAT is intended to be used as a\nco-processor and is programmable for handling different problem specifications.\nIt is especially effective for solving hard $k$-SAT problem instances that are\nchallenging for algorithms running on digital machines. Furthermore, with its\nmodular design, AC-SAT can readily be extended to solve larger size problems,\nwhile the size of the circuit grows linearly with the product of the number of\nvariables and number of clauses. The circuit is designed and simulated based on\na 32nm CMOS technology. SPICE simulation results show speedup factors of\n$\\sim$10$^4$ on even the hardest 3-SAT problems, when compared with a\nstate-of-the-art SAT solver on digital computers. As an example, for hard\nproblems with $N=50$ variables and $M=212$ clauses, solutions are found within\nfrom a few $ns$ to a few hundred $ns$.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.07467v3"
    },
    {
        "title": "Comprehensive Reactive Receiver Modeling for Diffusive Molecular\n  Communication Systems: Reversible Binding, Molecule Degradation, and Finite\n  Number of Receptors",
        "authors": [
            "Arman Ahmadzadeh",
            "Hamidreza Arjmandi",
            "Andreas Burkovski",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  This paper studies the problem of receiver modeling in molecular\ncommunication systems. We consider the diffusive molecular communication\nchannel between a transmitter nano-machine and a receiver nano-machine in a\nfluid environment. The information molecules released by the transmitter\nnano-machine into the environment can degrade in the channel via a first-order\ndegradation reaction and those that reach the receiver nano-machine can\nparticipate in a reversible bimolecular reaction with receiver receptor\nproteins. Thereby, we distinguish between two scenarios. In the first scenario,\nwe assume that the entire surface of the receiver is covered by receptor\nmolecules. We derive a closed-form analytical expression for the expected\nreceived signal at the receiver, i.e., the expected number of activated\nreceptors on the surface of the receiver. Then, in the second scenario, we\nconsider the case where the number of receptor molecules is finite and the\nuniformly distributed receptor molecules cover the receiver surface only\npartially. We show that the expected received signal for this scenario can be\naccurately approximated by the expected received signal for the first scenario\nafter appropriately modifying the forward reaction rate constant. The accuracy\nof the derived analytical results is verified by Brownian motion particle-based\nsimulations of the considered environment, where we also show the impact of the\neffect of receptor occupancy on the derived analytical results.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.07717v2"
    },
    {
        "title": "ISI-Aware Modeling and Achievable Rate Analysis of the Diffusion Channel",
        "authors": [
            "Gaye Genc",
            "Yunus Emre Kara",
            "H. Birkan Yilmaz",
            "Tuna Tugcu"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Analyzing the achievable rate of molecular communication via diffusion (MCvD)\ninherits intricacies due to its nature: MCvD channel has memory, and the heavy\ntail of the signal causes inter symbol interference (ISI). Therefore, using\nShannon's channel capacity formulation for memoryless channel is not\nappropriate for the MCvD channel. Instead, a more general achievable rate\nformulation and system model must be considered to make this analysis\naccurately. In this letter, we propose an effective ISI-aware MCvD modeling\ntechnique in 3-D medium and properly analyze the achievable rate.\n",
        "pdf_link": "http://arxiv.org/pdf/1606.08299v1"
    },
    {
        "title": "Performance Models for Split-execution Computing Systems",
        "authors": [
            "Travis S. Humble",
            "Alexander J. McCaskey",
            "Jonathan Schrock",
            "Hadayat Seddiqi",
            "Keith A. Britt",
            "Neena Imam"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Split-execution computing leverages the capabilities of multiple\ncomputational models to solve problems, but splitting program execution across\ndifferent computational models incurs costs associated with the translation\nbetween domains. We analyze the performance of a split-execution computing\nsystem developed from conventional and quantum processing units (QPUs) by using\nbehavioral models that track resource usage. We focus on asymmetric processing\nmodels built using conventional CPUs and a family of special-purpose QPUs that\nemploy quantum computing principles. Our performance models account for the\ntranslation of a classical optimization problem into the physical\nrepresentation required by the quantum processor while also accounting for\nhardware limitations and conventional processor speed and memory. We conclude\nthat the bottleneck in this split-execution computing system lies at the\nquantum-classical interface and that the primary time cost is independent of\nquantum processor behavior.\n",
        "pdf_link": "http://arxiv.org/pdf/1607.01084v1"
    },
    {
        "title": "Computing with Dynamical Systems Based on Insulator-Metal-Transition\n  Oscillators",
        "authors": [
            "Abhinav Parihar",
            "Nikhil Shukla",
            "Matthew Jerry",
            "Suman Datta",
            "Arijit Raychowdhury"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  In this paper we review recent work on novel computing paradigms using\ncoupled oscillatory dynamical systems. We explore systems of relaxation\noscillators based on linear state transitioning devices, which switch between\ntwo discrete states with hysteresis. By harnessing the dynamics of complex,\nconnected systems we embrace the philosophy of \"let physics do the computing\"\nand demonstrate how complex phase and frequency dynamics of such systems can be\ncontrolled, programmed and observed to solve computationally hard problems.\nAlthough our discussion in this paper is limited to Insulator-to-Metallic (IMT)\nstate transition devices, the general philosophy of such computing paradigms\ncan be translated to other mediums including optical systems. We present the\nnecessary mathematical treatments necessary to understand the time evolution of\nthese systems and demonstrate through recent experimental results the potential\nof such computational primitives.\n",
        "pdf_link": "http://arxiv.org/pdf/1608.05648v1"
    },
    {
        "title": "Design-Space Exploration and Optimization of an Energy-Efficient and\n  Reliable 3D Small-world Network-on-Chip",
        "authors": [
            "Sourav Das",
            "Janardhan Rao Doppa",
            "Partha Pratim Pande",
            "Krishnendu Chakrabarty"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  A three-dimensional (3D) Network-on-Chip (NoC) enables the design of high\nperformance and low power many-core chips. Existing 3D NoCs are inadequate for\nmeeting the ever-increasing performance requirements of many-core processors\nsince they are simple extensions of regular 2D architectures and they do not\nfully exploit the advantages provided by 3D integration. Moreover, the\nanticipated performance gain of a 3D NoC-enabled many-core chip may be\ncompromised due to the potential failures of through-silicon-vias (TSVs) that\nare predominantly used as vertical interconnects in a 3D IC. To address these\nproblems, we propose a machine-learning-inspired predictive design methodology\nfor energy-efficient and reliable many-core architectures enabled by 3D\nintegration. We demonstrate that a small-world network-based 3D NoC (3D SWNoC)\nperforms significantly better than its 3D MESH-based counterparts. On average,\nthe 3D SWNoC shows 35% energy-delay-product (EDP) improvement over 3D MESH for\nthe PARSEC and SPLASH2 benchmarks considered in this work. To improve the\nreliability of 3D NoC, we propose a computationally efficient spare-vertical\nlink (sVL) allocation algorithm based on a state-space search formulation. Our\nresults show that the proposed sVL allocation algorithm can significantly\nimprove the reliability as well as the lifetime of 3D SWNoC.\n",
        "pdf_link": "http://arxiv.org/pdf/1608.06972v1"
    },
    {
        "title": "Magnetic skyrmion-based synaptic devices",
        "authors": [
            "Yangqi Huang",
            "Wang Kang",
            "Xichao Zhang",
            "Yan Zhou",
            "Weisheng Zhao"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Magnetic skyrmions are promising candidates for next-generation information\ncarriers, owing to their small size, topological stability, and ultralow\ndepinning current density. A wide variety of skyrmionic device concepts and\nprototypes have been proposed, highlighting their potential applications. Here,\nwe report on a bioinspired skyrmionic device with synaptic plasticity. The\nsynaptic weight of the proposed device can be strengthened/weakened by\npositive/negative stimuli, mimicking the potentiation/depression process of a\nbiological synapse. Both short-term plasticity(STP) and long-term\npotentiation(LTP) functionalities have been demonstrated for a spiking\ntime-dependent plasticity(STDP) scheme. This proposal suggests new\npossibilities for synaptic devices for use in spiking neuromorphic computing\napplications.\n",
        "pdf_link": "http://arxiv.org/pdf/1608.07955v1"
    },
    {
        "title": "Chemical Propagation Pattern for Molecular Communications",
        "authors": [
            "H. Birkan Yilmaz",
            "Gee-Yong Suk",
            "Chan-Byoung Chae"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  In a diffusion-based molecular communication system, molecules are employed\nto convey information. When propagation and reception processes are considered\nin a framework of first passage processes, we need to focus on absorbing\nreceivers. For this kind of molecular communication system, the characteristics\nof the channel is also affected by the shape of the transmitter. In the\nliterature, most studies focus on systems with a point transmitter due to\ncircular symmetry. In this letter, we address propagation and reception pattern\nfor chemical signals emitted from a spherical transmitter. We also investigate\nthe directivity gain achieved by the reflecting spherical transmitter. We\nquantify the power gain by measuring the received power at different angles on\na circular region. Moreover, we define three metrics, i.e., the half-power\npattern-width, the directivity gain, and the peak time of the signal, for\nanalyzing the received signal pattern.\n",
        "pdf_link": "http://arxiv.org/pdf/1609.00586v1"
    },
    {
        "title": "Vertex coloring of graphs via phase dynamics of coupled oscillatory\n  networks",
        "authors": [
            "Abhinav Parihar",
            "Nikhil Shukla",
            "Matthew Jerry",
            "Suman Datta",
            "Arijit Raychowdhury"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  While Boolean logic has been the backbone of digital information processing,\nthere are classes of computationally hard problems wherein this conventional\nparadigm is fundamentally inefficient. Vertex coloring of graphs, belonging to\nthe class of combinatorial optimization represents such a problem; and is well\nstudied for its wide spectrum of applications in data sciences, life sciences,\nsocial sciences and engineering and technology. This motivates alternate, and\nmore efficient non-Boolean pathways to their solution. Here, we demonstrate a\ncoupled relaxation oscillator based dynamical system that exploits the\ninsulator-metal transition in vanadium dioxide (VO2), to efficiently solve the\nvertex coloring of graphs. By harnessing the natural analogue between\noptimization, pertinent to graph coloring solutions, and energy minimization\nprocesses in highly parallel, interconnected dynamical systems, we harness the\nphysical manifestation of the latter process to approximate the optimal\ncoloring of k-partite graphs. We further indicate a fundamental connection\nbetween the eigen properties of a linear dynamical system and the spectral\nalgorithms that can solve approximate graph coloring. Our work not only\nelucidates a physics-based computing approach but also presents tantalizing\nopportunities for building customized analog co-processors for solving hard\nproblems efficiently.\n",
        "pdf_link": "http://arxiv.org/pdf/1609.02079v2"
    },
    {
        "title": "A light-stimulated neuromorphic device based on graphene hybrid\n  phototransistor",
        "authors": [
            "Shuchao Qin",
            "Fengqiu Wang",
            "Yujie Liu",
            "Qing Wan",
            "Xinran Wang",
            "Yongbing Xu",
            "Yi Shi",
            "Xiaomu Wang",
            "Rong Zhang"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Neuromorphic chip refers to an unconventional computing architecture that is\nmodelled on biological brains. It is ideally suited for processing sensory data\nfor intelligence computing, decision-making or context cognition. Despite rapid\ndevelopment, conventional artificial synapses exhibit poor connection\nflexibility and require separate data acquisition circuitry, resulting in\nlimited functionalities and significant hardware redundancy. Here we report a\nnovel light-stimulated artificial synapse based on a graphene-nanotube hybrid\nphototransistor that can directly convert optical stimuli into a \"neural image\"\nfor further neuronal analysis. Our optically-driven synapses involve multiple\nsteps of plasticity mechanisms and importantly exhibit flexible tuning of both\nshort- and long-term plasticity. Furthermore, our neuromorphic phototransistor\ncan take multiple pre-synaptic light stimuli via wavelength-division\nmultiplexing and allows advanced optical processing through\ncharge-trap-mediated optical coupling. The capability of complex neuromorphic\nfunctionalities in a simple silicon-compatible device paves the way for novel\nneuromorphic computing architectures involving photonics.\n",
        "pdf_link": "http://arxiv.org/pdf/1609.02554v1"
    },
    {
        "title": "Scaling up Echo-State Networks with multiple light scattering",
        "authors": [
            "Jonathan Dong",
            "Sylvain Gigan",
            "Florent Krzakala",
            "Gilles Wainrib"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Echo-State Networks and Reservoir Computing have been studied for more than a\ndecade. They provide a simpler yet powerful alternative to Recurrent Neural\nNetworks, every internal weight is fixed and only the last linear layer is\ntrained. They involve many multiplications by dense random matrices. Very large\nnetworks are difficult to obtain, as the complexity scales quadratically both\nin time and memory. Here, we present a novel optical implementation of\nEcho-State Networks using light-scattering media and a Digital Micromirror\nDevice. As a proof of concept, binary networks have been successfully trained\nto predict the chaotic Mackey-Glass time series. This new method is fast, power\nefficient and easily scalable to very large networks.\n",
        "pdf_link": "http://arxiv.org/pdf/1609.05204v3"
    },
    {
        "title": "Neural-like computing with populations of superparamagnetic basis\n  functions",
        "authors": [
            "Alice Mizrahi",
            "Tifenn Hirtzlin",
            "Akio Fukushima",
            "Hitoshi Kubota",
            "Shinji Yuasa",
            "Julie Grollier",
            "Damien Querlioz"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  In neuroscience, population coding theory demonstrates that neural assemblies\ncan achieve fault-tolerant information processing. Mapped to nanoelectronics,\nthis strategy could allow for reliable computing with scaled-down, noisy,\nimperfect devices. Doing so requires that the population components form a set\nof basis functions in terms of their response functions to inputs, offering a\nphysical substrate for calculating. For this purpose, the responses of the\nnanodevices should be non-linear, and each tuned to different values of the\ninput. These strong requirements have prevented a demonstration of population\ncoding with nanodevices. Here, we show that nanoscale magnetic tunnel junctions\ncan be assembled to meet these requirements. We demonstrate experimentally that\na population of nine junctions can implement a basis set of functions,\nproviding the data to achieve, for example, the generation of cursive letters.\nWe design hybrid magnetic-CMOS systems based on interlinked populations of\njunctions and show that they can learn to realize non-linear\nvariability-resilient transformations with a low imprint area and low power.\n",
        "pdf_link": "http://arxiv.org/pdf/1610.09394v5"
    },
    {
        "title": "Molecular Communication using Magnetic Nanoparticles",
        "authors": [
            "Wayan Wicke",
            "Arman Ahmadzadeh",
            "Vahid Jamali",
            "Harald Unterweger",
            "Christoph Alexiou",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  In this paper, we propose to use magnetic nanoparticles as information\ncarriers for molecular communication. This enables the use of an external\nmagnetic field to guide information-carrying particles towards the receiver. We\nshow that the particle movement can be mathematically modeled as diffusion with\ndrift. Thereby, we reveal that the key parameters determining the magnetic\nforce are particle size and magnetic field gradient. As an example, we consider\nmagnetic nanoparticle based communication in a bounded two-dimensional\nenvironment. For this model, we derive an analytical expression for the channel\nimpulse response subject to fluid flow and magnetic drift. Furthermore,\nadopting the symbol error rate as performance metric, we show that using\nmagnetic nanoparticles facilitates reliable communication, even in the presence\nof fluid flow.\n",
        "pdf_link": "http://arxiv.org/pdf/1704.04206v2"
    },
    {
        "title": "Instantons in self-organizing logic gates",
        "authors": [
            "Sean R. B. Bearden",
            "Haik Manukian",
            "Fabio L. Traversa",
            "Massimiliano Di Ventra"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Self-organizing logic is a recently-suggested framework that allows the\nsolution of Boolean truth tables \"in reverse,\" i.e., it is able to satisfy the\nlogical proposition of gates regardless to which terminal(s) the truth value is\nassigned (\"terminal-agnostic logic\"). It can be realized if time non-locality\n(memory) is present. A practical realization of self-organizing logic gates\n(SOLGs) can be done by combining circuit elements with and without memory. By\nemploying one such realization, we show, numerically, that SOLGs exploit\nelementary instantons to reach equilibrium points. Instantons are classical\ntrajectories of the non-linear equations of motion describing SOLGs, and\nconnect topologically distinct critical points in the phase space. By linear\nanalysis at those points, we show that these instantons connect the initial\ncritical point of the dynamics, with at least one unstable direction, directly\nto the final fixed point. We also show that the memory content of these gates\nonly affects the relaxation time to reach the logically consistent solution.\nFinally, we demonstrate, by solving the corresponding stochastic differential\nequations, that since instantons connect critical points, noise and\nperturbations may change the instanton trajectory in the phase space, but not\nthe initial and final critical points. Therefore, even for extremely large\nnoise levels, the gates self-organize to the correct solution. Our work\nprovides a physical understanding of, and can serve as an inspiration for, new\nmodels of bi-directional logic gates that are emerging as important tools in\nphysics-inspired, unconventional computing.\n",
        "pdf_link": "http://arxiv.org/pdf/1708.08949v3"
    },
    {
        "title": "DNA translocation through alpha-haemolysin nano-pores with potential\n  application to macromolecular data storage",
        "authors": [
            "Pramod K. Khulbe",
            "Raphael Gruener",
            "Masud Mansuripur"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Digital information can be encoded in the building-block sequence of\nmacromolecules, such as RNA and single-stranded DNA. Methods of \"writing\" and\n\"reading\" macromolecular strands are currently available, but they are slow and\nexpensive. In an ideal molecular data storage system, routine operations such\nas write, read, erase, store, and transfer must be done reliably and at high\nspeed within an integrated chip. As a first step toward demonstrating the\nfeasibility of this concept, we report preliminary results of DNA readout\nexperiments conducted in miniaturized chambers that are scalable to even\nsmaller dimensions. We show that translocation of a single-stranded DNA\nmolecule (consisting of 50 adenosine bases followed by 100 cytosine bases)\nthrough an ion-channel yields a characteristic signal that is attributable to\nthe 2-segment structure of the molecule. We also examine the dependence of the\ntranslocation rate and speed on the adjustable parameters of the experiment.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.03568v1"
    },
    {
        "title": "Macro-molecular data storage with petabyte/cm^3 density, highly parallel\n  read/write operations, and genuine 3D storage capability",
        "authors": [
            "Masud Mansuripur",
            "Pramod Khulbe"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Digital information can be encoded in the building-block sequence of\nmacro-molecules, such as RNA and single-stranded DNA. Methods of \"writing\" and\n\"reading\" macromolecular strands are currently available, but they are slow and\nexpensive. In an ideal molecular data storage system, routine operations such\nas write, read, erase, store, and transfer must be done reliably and at high\nspeed within an integrated chip. As a first step toward demonstrating the\nfeasibility of this concept, we report preliminary results of DNA readout\nexperiments conducted in miniaturized chambers that are scalable to even\nsmaller dimensions. We show that translocation of a single-stranded DNA\nmolecule (consisting of 50 adenosine bases followed by 100 cytosine bases)\nthrough an ion-channel yields a characteristic signal that is attributable to\nthe 2-segment structure of the molecule. We also examine the dependence of the\nrate and speed of molecular translocation on the adjustable parameters of the\nexperiment.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.03596v1"
    },
    {
        "title": "MOL-Eye: A New Metric for the Performance Evaluation of a Molecular\n  Signal",
        "authors": [
            "Meric Turan",
            "Mehmet Sukru Kuran",
            "H. Birkan Yilmaz",
            "Chan-Byoung Chae",
            "Tuna Tugcu"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Inspired by the eye diagram in classical radio frequency (RF) based\ncommunications, the MOL-Eye diagram is proposed for the performance evaluation\nof a molecular signal within the context of molecular communication. Utilizing\nvarious features of this diagram, three new metrics for the performance\nevaluation of a molecular signal, namely the maximum eye height, standard\ndeviation of received molecules, and counting SNR (CSNR) are introduced. The\napplicability of these performance metrics in this domain is verified by\ncomparing the performance of binary concentration shift keying (BCSK) and BCSK\nwith consecutive power adjustment (BCSK-CPA) modulation techniques in a\nvessel-like environment with laminar flow. The results show that, in addition\nto classical performance metrics such as bit-error rate and channel capacity,\nthese performance metrics can also be used to show the advantage of an\nefficient modulation technique over a simpler one.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.05604v1"
    },
    {
        "title": "An Analog Neural Network Computing Engine using CMOS-Compatible\n  Charge-Trap-Transistor (CTT)",
        "authors": [
            "Yuan Du",
            "Li Du",
            "Xuefeng Gu",
            "Jieqiong Du",
            "X. Shawn Wang",
            "Boyu Hu",
            "Mingzhe Jiang",
            "Xiaoliang Chen",
            "Junjie Su",
            "Subramanian S. Iyer",
            "Mau-Chung Frank Chang"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  An analog neural network computing engine based on CMOS-compatible\ncharge-trap transistor (CTT) is proposed in this paper. CTT devices are used as\nanalog multipliers. Compared to digital multipliers, CTT-based analog\nmultiplier shows significant area and power reduction. The proposed computing\nengine is composed of a scalable CTT multiplier array and energy efficient\nanalog-digital interfaces. Through implementing the sequential analog fabric\n(SAF), the engine mixed-signal interfaces are simplified and hardware overhead\nremains constant regardless of the size of the array. A proof-of-concept 784 by\n784 CTT computing engine is implemented using TSMC 28nm CMOS technology and\noccupied 0.68mm2. The simulated performance achieves 76.8 TOPS (8-bit) with 500\nMHz clock frequency and consumes 14.8 mW. As an example, we utilize this\ncomputing engine to address a classic pattern recognition problem --\nclassifying handwritten digits on MNIST database and obtained a performance\ncomparable to state-of-the-art fully connected neural networks using 8-bit\nfixed-point resolution.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.06614v4"
    },
    {
        "title": "Reservoir Computing using Stochastic p-Bits",
        "authors": [
            "Samiran Ganguly",
            "Kerem Y. Camsari",
            "Avik W. Ghosh"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  We present a general hardware framework for building networks that directly\nimplement Reservoir Computing, a popular software method for implementing and\ntraining Recurrent Neural Networks and are particularly suited for temporal\ninferencing and pattern recognition. We provide a specific example of a\ncandidate hardware unit based on a combination of soft-magnets, spin-orbit\nmaterials and CMOS transistors that can implement these networks. Efficient non\nvon-Neumann hardware implementation of reservoir computers can open up a\npathway for integration of temporal Neural Networks in a wide variety of\nemerging systems such as Internet of Things (IoTs), industrial controls, bio-\nand photo-sensors, and self-driving automotives.\n",
        "pdf_link": "http://arxiv.org/pdf/1709.10211v1"
    },
    {
        "title": "Spintronics based Stochastic Computing for Efficient Bayesian Inference\n  System",
        "authors": [
            "Xiaotao Jia",
            "Jianlei Yang",
            "Zhaohao Wang",
            "Yiran Chen",
            " Hai",
            " Li",
            "Weisheng Zhao"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Bayesian inference is an effective approach for solving statistical learning\nproblems especially with uncertainty and incompleteness. However, inference\nefficiencies are physically limited by the bottlenecks of conventional\ncomputing platforms. In this paper, an emerging Bayesian inference system is\nproposed by exploiting spintronics based stochastic computing. A stochastic\nbitstream generator is realized as the kernel components by leveraging the\ninherent randomness of spintronics devices. The proposed system is evaluated by\ntypical applications of data fusion and Bayesian belief networks. Simulation\nresults indicate that the proposed approach could achieve significant\nimprovement on inference efficiencies in terms of power consumption and\ninference speed.\n",
        "pdf_link": "http://arxiv.org/pdf/1711.01125v1"
    },
    {
        "title": "Modeling Duct Flow for Molecular Communication",
        "authors": [
            "Wayan Wicke",
            "Tobias Schwering",
            "Arman Ahmadzadeh",
            "Vahid Jamali",
            "Adam Noel",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Active transport such as fluid flow is sought in molecular communication to\nextend coverage, improve reliability, and mitigate interference. Flow models\nare often over-simplified, assuming one-dimensional diffusion with constant\ndrift. However, diffusion and flow are usually encountered in three-dimensional\nbounded environments where the flow is highly non-uniform such as in blood\nvessels or microfluidic channels. For a qualitative understanding of the\nrelevant physical effects inherent to these channels, based on the Peclet\nnumber and the transmitter-receiver distance, we study when simplified models\nof uniform flow and advection-only transport are applicable. For these two\nregimes, analytical expressions for the channel impulse response are derived\nand validated by particle-based simulation. Furthermore, as advection-only\ntransport is typically overlooked and hence not analyzed in the molecular\ncommunication literature, we evaluate the symbol error rate for exemplary\non-off keying as performance metric.\n",
        "pdf_link": "http://arxiv.org/pdf/1711.01479v3"
    },
    {
        "title": "Asymptotic behavior of memristive circuits",
        "authors": [
            "Francesco Caravelli"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  The interest in memristors has risen due to their possible application both\nas memory units and as computational devices in combination with CMOS. This is\nin part due to their nonlinear dynamics, and a strong dependence on the circuit\ntopology. We provide evidence that also purely memristive circuits can be\nemployed for computational purposes. In the present paper we show that a\npolynomial Lyapunov function in the memory parameters exists for the case of DC\ncontrolled memristors. Such Lyapunov function can be asymptotically\napproximated with binary variables, and mapped to quadratic combinatorial\noptimization problems. This also shows a direct parallel between memristive\ncircuits and the Hopfield-Little model. In the case of Erdos-Renyi random\ncircuits, we show numerically that the distribution of the matrix elements of\nthe projectors can be roughly approximated with a Gaussian distribution, and\nthat it scales with the inverse square root of the number of elements. This\nprovides an approximated but direct connection with the physics of disordered\nsystem and, in particular, of mean field spin glasses. Using this and the fact\nthat the interaction is controlled by a projector operator on the loop space of\nthe circuit. We estimate the number of stationary points of the approximate\nLyapunov function and provide a scaling formula as an upper bound in terms of\nthe circuit topology only.\n",
        "pdf_link": "http://arxiv.org/pdf/1712.07046v3"
    },
    {
        "title": "Spiking memristor logic gates are a type of time-variant perceptron",
        "authors": [
            "Ella M. Gale"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Memristors are low-power memory-holding resistors thought to be useful for\nneuromophic computing, which can compute via spike-interactions mediated\nthrough the device's short-term memory. Using interacting spikes, it is\npossible to build an AND gate that computes OR at the same time, similarly a\nfull adder can be built that computes the arithmetical sum of its inputs. Here\nwe show how these gates can be understood by modelling the memristors as a\nnovel type of perceptron: one which is sensitive to input order. The\nmemristor's memory can change the input weights for later inputs, and thus the\nmemristor gates cannot be accurately described by a single perceptron,\nrequiring either a network of time-invarient perceptrons or a complex\ntime-varying self-reprogrammable perceptron. This work demonstrates the high\nfunctionality of memristor logic gates, and also that the addition of\ntheasholding could enable the creation of a standard perceptron in hardware,\nwhich may have use in building neural net chips.\n",
        "pdf_link": "http://arxiv.org/pdf/1801.02508v1"
    },
    {
        "title": "In-memory computing on a photonic platform",
        "authors": [
            "Carlos RÃ­os",
            "Nathan Youngblood",
            "Zengguang Cheng",
            "Manuel Le Gallo",
            "Wolfram H. P. Pernice",
            "C David Wright",
            "Abu Sebastian",
            "Harish Bhaskaran"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Collocated data processing and storage are the norm in biological systems.\nIndeed, the von Neumann computing architecture, that physically and temporally\nseparates processing and memory, was born more of pragmatism based on available\ntechnology. As our ability to create better hardware improves, new\ncomputational paradigms are being explored. Integrated photonic circuits are\nregarded as an attractive solution for on-chip computing using only light,\nleveraging the increased speed and bandwidth potential of working in the\noptical domain, and importantly, removing the need for time and energy sapping\nelectro-optical conversions. Here we show that we can combine the emerging area\nof integrated optics with collocated data storage and processing to enable\nall-photonic in-memory computations. By employing non-volatile photonic\nelements based on the phase-change material, Ge2Sb2Te5, we are able to achieve\ndirect scalar multiplication on single devices. Featuring a novel single-shot\nWrite/Erase and a drift-free process, such elements can multiply two scalar\nnumbers by mapping their values to the energy of an input pulse and to the\ntransmittance of the device, codified in the crystallographic state of the\nelement. The output pulse, carrying the information of the light-matter\ninteraction, is the result of the computation. Our all-optical approach is\nnovel, easy to fabricate and operate, and sets the stage for development of\nentirely photonic computers.\n",
        "pdf_link": "http://arxiv.org/pdf/1801.06228v1"
    },
    {
        "title": "Memcomputing: Leveraging memory and physics to compute efficiently",
        "authors": [
            "Massimiliano Di Ventra",
            "Fabio L. Traversa"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  It is well known that physical phenomena may be of great help in computing\nsome difficult problems efficiently. A typical example is prime factorization\nthat may be solved in polynomial time by exploiting quantum entanglement on a\nquantum computer. There are, however, other types of (non-quantum) physical\nproperties that one may leverage to compute efficiently a wide range of hard\nproblems. In this perspective we discuss how to employ one such property,\nmemory (time non-locality), in a novel physics-based approach to computation:\nMemcomputing. In particular, we focus on digital memcomputing machines (DMMs)\nthat are scalable. DMMs can be realized with non-linear dynamical systems with\nmemory. The latter property allows the realization of a new type of Boolean\nlogic, one that is self-organizing. Self-organizing logic gates are\n\"terminal-agnostic\", namely they do not distinguish between input and output\nterminals. When appropriately assembled to represent a given\ncombinatorial/optimization problem, the corresponding self-organizing circuit\nconverges to the equilibrium points that express the solutions of the problem\nat hand. In doing so, DMMs take advantage of the long-range order that develops\nduring the transient dynamics. This collective dynamical behavior, reminiscent\nof a phase transition, or even the \"edge of chaos\", is mediated by families of\nclassical trajectories (instantons) that connect critical points of increasing\nstability in the system's phase space. The topological character of the\nsolution search renders DMMs robust against noise and structural disorder.\nSince DMMs are non-quantum systems described by ordinary differential\nequations, not only can they be built in hardware with available technology,\nthey can also be simulated efficiently on modern classical computers. As an\nexample, we will show the polynomial-time solution of the subset-sum problem\nfor the worst...\n",
        "pdf_link": "http://arxiv.org/pdf/1802.06928v2"
    },
    {
        "title": "Enabling Multiple Access for Non-Line-of-Sight Light-to-Camera\n  Communications",
        "authors": [
            "Fan Yang",
            "Shining Li",
            "Zhe Yang",
            "Tao Gu",
            "Cheng Qian"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Light-to-Camera Communications (LCC) have emerged as a new wireless\ncommunication technology with great potential to benefit a broad range of\napplications. However, the existing LCC systems either require cameras directly\nfacing to the lights or can only communicate over a single link, resulting in\nlow throughputs and being fragile to ambient illuminant interference. We\npresent HYCACO, a novel LCC system, which enables multiple light emitting\ndiodes (LEDs) with an unaltered camera to communicate via the non-line-of-sight\n(NLoS) links. Different from other NLoS LCC systems, the proposed scheme is\nresilient to the complex indoor luminous environment. HYCACO can decode the\nmessages by exploring the mixed reflected optical signals transmitted from\nmultiple LEDs. By further exploiting the rolling shutter mechanism, we present\nthe optimal optical frequencies and camera exposure duration selection strategy\nto achieve the best performance. We built a hardware prototype to demonstrate\nthe efficiency of the proposed scheme under different application scenarios.\nThe experimental results show that the system throughput reaches 4.5 kbps on\niPhone 6s with three transmitters. With the robustness, improved system\nthroughput and ease of use, HYCACO has great potentials to be used in a wide\nrange of applications such as advertising, tagging objects, and device\ncertifications.\n",
        "pdf_link": "http://arxiv.org/pdf/1802.09705v2"
    },
    {
        "title": "Advanced Target Detection via Molecular Communication",
        "authors": [
            "Reza Mosayebi",
            "Wayan Wicke",
            "Vahid Jamali",
            "Arman Ahmadzadeh",
            "Robert Schober",
            "Masoumeh Nasiri-Kenari"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In this paper, we consider target detection in suspicious tissue via\ndiffusive molecular communications (MCs). If a target is present, it\ncontinuously and with a constant rate secretes molecules of a specific type,\nso-called biomarkers, into the medium, which are symptomatic for the presence\nof the target. Detection of these biomarkers is challenging since due to the\ndiffusion and degradation, the biomarkers are only detectable in the vicinity\nof the target. In addition, the exact location of the target within the tissue\nis not known. In this paper, we propose to distribute several reactive\nnanosensors (NSs) across the tissue such that at least some of them are\nexpected to come in contact with biomarkers, which cause them to become\nactivated. Upon activation, an NS releases a certain number of molecules of a\nsecondary type into the medium to alert a fusion center (FC), where the final\ndecision regarding the presence of the target is made. In particular, we\nconsider a composite hypothesis testing framework where it is assumed that the\nlocation of the target and the biomarker secretion rate are unknown, whereas\nthe locations of the NSs are known. We derive the uniformly most powerful (UMP)\ntest for the detection at the NSs. For the final decision at the FC, we show\nthat the UMP test does not exist. Hence, we derive a genie-aided detector as an\nupper bound on performance. We then propose two sub-optimal detectors and\nevaluate their performance via simulations\n",
        "pdf_link": "http://arxiv.org/pdf/1805.01514v1"
    },
    {
        "title": "Efficient Design of Hardware-Enabled Reservoir Computing in FPGAs",
        "authors": [
            "Bogdan Penkovsky",
            "Laurent Larger",
            "Daniel Brunner"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In this work, we propose a new approach towards the efficient optimization\nand implementation of reservoir computing hardware reducing the required domain\nexpert knowledge and optimization effort. First, we adapt the reservoir input\nmask to the structure of the data via linear autoencoders. We therefore\nincorporate the advantages of dimensionality reduction and dimensionality\nexpansion achieved by conventional algorithmically efficient linear algebra\nprocedures of principal component analysis. Second, we employ\nevolutionary-inspired genetic algorithm techniques resulting in a highly\nefficient optimization of reservoir dynamics with dramatically reduced number\nof evaluations comparing to exhaustive search. We illustrate the method on the\nso-called single-node reservoir computing architecture, especially suitable for\nimplementation in ultrahigh-speed hardware. The combination of both methods and\nthe resulting reduction of time required for performance optimization of a\nhardware system establish a strategy towards machine learning hardware capable\nof self-adaption to optimally solve specific problems. We confirm the validity\nof those principles building reservoir computing hardware based on a\nfield-programmable gate array.\n",
        "pdf_link": "http://arxiv.org/pdf/1805.03033v2"
    },
    {
        "title": "Hybrid CMOS-CNFET based NP dynamic Carry Look Ahead Adder",
        "authors": [
            "A. Nagalakshmi",
            "Ch. Sirisha",
            "Dr. D. N. Madhusudana Rao"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Advanced electronic device technologies require a faster operation and\nsmaller average power consumption, which are the most important parameters in\nvery large scale integrated circuit design. The conventional Complementary\nMetal-Oxide Semiconductor (CMOS) technology is limited by the threshold voltage\nand subthreshold leakage problems in scaling of devices. This leads to failure\nin adapting it to sub-micron and nanotechnologies. The carbon nanotube (CNT)\ntechnology overcomes the threshold voltage and subthreshold leakage problems\ndespite reduction in size. The CNT based technology develops the most promising\ndevices among emerging technologies because it has most of the desired\nfeatures. Carbon Nanotube Field Effect Transistors (CNFETs) are the novel\ndevices that are expected to sustain the transistor scalability while\nincreasing its performance. Recently, there have been tremendous advances in\nCNT technology for nanoelectronics applications. CNFETs avoid most of the\nfundamental limitations and offer several advantages compared to silicon-based\ntechnology. Though CNT evolves as a better option to overcome some of the bulk\nCMOS problems, the CNT itself still immersed with setbacks. The fabrication of\ncarbon nanotube at very large digital circuits on a single substrate is\ndifficult to achieve. Therefore, a hybrid NP dynamic Carry Look Ahead Adder\n(CLA) is designed using p-CNFET and n-MOS transistors. Here, the performance of\nCLA is evaluated in 8-bit, 16-bit, 32-bit and 64-bit stages with the following\nfour different implementations: silicon MOSFET (Si-MOSFET) domino logic,\nSi-MOSFET NP dynamic CMOS, carbon nanotube MOSFET (CN-MOSFET) domino logic, and\nCN-MOSFET NP dynamic CMOS. Finally, a Hybrid CMOS-CNFET based 64-bit NP dynamic\nCLA is evaluated based on HSPICE simulation in 32nm technology, which\neffectively suppresses power dissipation without an increase in propagation\ndelay.\n",
        "pdf_link": "http://arxiv.org/pdf/1805.04074v1"
    },
    {
        "title": "Realizing Wireless Communication through Software-defined HyperSurface\n  Environments",
        "authors": [
            "Christos Liaskos",
            "Shuai Nie",
            "Ageliki Tsioliaridou",
            "Andreas Pitsillides",
            "Sotiris Ioannidis",
            "Ian Akyildiz"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Wireless communication environments are unaware of the ongoing data exchange\nefforts within them. Moreover, their effect on the communication quality is\nintractable in all but the simplest cases. The present work proposes a new\nparadigm, where indoor scattering becomes software-defined and, subsequently,\noptimizable across wide frequency ranges. Moreover, the controlled scattering\ncan surpass natural behavior, exemplary overriding Snell's law, reflecting\nwaves towards any custom angle (including negative ones). Thus, path loss and\nmulti-path fading effects can be controlled and mitigated. The core technology\nof this new paradigm are metasurfaces, planar artificial structures whose\neffect on impinging electromagnetic waves is fully defined by their\nmacro-structure. The present study contributes the software-programmable\nwireless environment model, consisting of several HyperSurface tiles controlled\nby a central, environment configuration server. HyperSurfaces are a novel class\nof metasurfaces whose structure and, hence, electromagnetic behavior can be\naltered and controlled via a software interface. Multiple networked tiles coat\nindoor objects, allowing fine-grained, customizable reflection, absorption or\npolarization overall. A central server calculates and deploys the optimal\nelectromagnetic interaction per tile, to the benefit of communicating devices.\nRealistic simulations using full 3D ray-tracing demonstrate the groundbreaking\npotential of the proposed approach in 2.4 GHz and 60 GHz frequencies.\n",
        "pdf_link": "http://arxiv.org/pdf/1805.06677v1"
    },
    {
        "title": "Synthesis of Majority Expressions through Primitive Function\n  Manipulation",
        "authors": [
            "Evandro C. Ferraz",
            "Jeferson de Lima Muniz",
            "Alexandre C. R. da Silva",
            "Gerhard W. Dueck"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Due to technology advancements and circuits miniaturization, the study of\nlogic systems that can be applied to nanotechnology has been progressing\nsteadily. Among the creation of nanoeletronic circuits reversible and majority\nlogic stand out. This paper proposes the MPC (Majority Primitives Combination)\nalgorithm, used for majority logic synthesis. The algorithm receives a truth\ntable as input and returns a majority function that covers the same set of\nminterms. The formulation of a valid output function is made with the\ncombination of previously optimized functions. As cost criteria the algorithm\nsearches for a function with the least number of levels, followed by the least\nnumber of gates, inverters, and gate inputs. In this paper it's also presented\na comparison between the MPC and the exact_mig, currently considered the best\nalgorithm for majority synthesis. The exact_mig encode the exact synthesis of\nmajority functions using the number of levels and gates as cost criteria. The\nMPC considers two additional cost criteria, the number of inverters and the\nnumber of gate inputs, with the goal to further improve exact_mig results.\nTests have shown that both algorithms return optimal solutions for all\nfunctions with 3 input variables. For functions with 4 inputs, the MPC is able\nto further improve 42,987 (66%) functions and achieves equal results for 7,198\n(11%). For functions with 5 input variables, out of a sample of 1,000 randomly\ngenerated functions, the MPC further improved 477 (48%) functions and achieved\nequal results for 112 (11%).\n",
        "pdf_link": "http://arxiv.org/pdf/1810.01486v1"
    },
    {
        "title": "Parallelized Linear Classification with Volumetric Chemical Perceptrons",
        "authors": [
            "Christopher E. Arcadia",
            "Hokchhay Tann",
            "Amanda Dombroski",
            "Kady Ferguson",
            "Shui Ling Chen",
            "Eunsuk Kim",
            "Christopher Rose",
            "Brenda M. Rubenstein",
            "Sherief Reda",
            "Jacob K. Rosenstein"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In this work, we introduce a new type of linear classifier that is\nimplemented in a chemical form. We propose a novel encoding technique which\nsimultaneously represents multiple datasets in an array of microliter-scale\nchemical mixtures. Parallel computations on these datasets are performed as\nrobotic liquid handling sequences, whose outputs are analyzed by\nhigh-performance liquid chromatography. As a proof of concept, we chemically\nencode several MNIST images of handwritten digits and demonstrate successful\nchemical-domain classification of the digits using volumetric perceptrons. We\nadditionally quantify the performance of our method with a larger dataset of\nbinary vectors and compare the experimental measurements against predicted\nresults. Paired with appropriate chemical analysis tools, our approach can work\non increasingly parallel datasets. We anticipate that related approaches will\nbe scalable to multilayer neural networks and other more complex algorithms.\nMuch like recent demonstrations of archival data storage in DNA, this work\nblurs the line between chemical and electrical information systems, and offers\nearly insight into the computational efficiency and massive parallelism which\nmay come with computing in chemical domains.\n",
        "pdf_link": "http://arxiv.org/pdf/1810.05214v1"
    },
    {
        "title": "A Roadmap Towards Resilient Internet of Things for Cyber-Physical\n  Systems",
        "authors": [
            "Denise Ratasich",
            "Faiq Khalid",
            "Florian Geissler",
            "Radu Grosu",
            "Muhammad Shafique",
            "Ezio Bartocci"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The Internet of Things (IoT) is a ubiquitous system connecting many different\ndevices - the things - which can be accessed from the distance. The\ncyber-physical systems (CPS) monitor and control the things from the distance.\nAs a result, the concepts of dependability and security get deeply intertwined.\nThe increasing level of dynamicity, heterogeneity, and complexity adds to the\nsystem's vulnerability, and challenges its ability to react to faults. This\npaper summarizes state-of-the-art of existing work on anomaly detection,\nfault-tolerance and self-healing, and adds a number of other methods applicable\nto achieve resilience in an IoT. We particularly focus on non-intrusive methods\nensuring data integrity in the network. Furthermore, this paper presents the\nmain challenges in building a resilient IoT for CPS which is crucial in the era\nof smart CPS with enhanced connectivity (an excellent example of such a system\nis connected autonomous vehicles). It further summarizes our solutions,\nwork-in-progress and future work to this topic to enable \"Trustworthy IoT for\nCPS\". Finally, this framework is illustrated on a selected use case: A smart\nsensor infrastructure in the transport domain.\n",
        "pdf_link": "http://arxiv.org/pdf/1810.06870v2"
    },
    {
        "title": "Scalable NoC-based Neuromorphic Hardware Learning and Inference",
        "authors": [
            "Haowem Fang",
            "Amar Shrestha",
            "De Ma",
            "Qinru Qiu"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Bio-inspired neuromorphic hardware is a research direction to approach\nbrain's computational power and energy efficiency. Spiking neural networks\n(SNN) encode information as sparsely distributed spike trains and employ\nspike-timing-dependent plasticity (STDP) mechanism for learning. Existing\nhardware implementations of SNN are limited in scale or do not have in-hardware\nlearning capability. In this work, we propose a low-cost scalable\nNetwork-on-Chip (NoC) based SNN hardware architecture with fully distributed\nin-hardware STDP learning capability. All hardware neurons work in parallel and\ncommunicate through the NoC. This enables chip-level interconnection,\nscalability and reconfigurability necessary for deploying different\napplications. The hardware is applied to learn MNIST digits as an evaluation of\nits learning capability. We explore the design space to study the trade-offs\nbetween speed, area and energy. How to use this procedure to find optimal\narchitecture configuration is also discussed.\n",
        "pdf_link": "http://arxiv.org/pdf/1810.09233v1"
    },
    {
        "title": "Soft Realization: a Bio-inspired Implementation Paradigm",
        "authors": [
            "Hamid Reza Mahdiani",
            "Mahdi Nazm Bojnordi",
            "Sied Mehdi Fakhraie"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Researchers traditionally solve the computational problems through rigorous\nand deterministic algorithms called as Hard Computing. These precise algorithms\nhave widely been realized using digital technology as an inherently reliable\nand accurate implementation platform, either in hardware or software forms.\nThis rigid form of implementation which we refer as Hard Realization relies on\nstrict algorithmic accuracy constraints dictated to digital design engineers.\nHard realization admits paying as much as necessary implementation costs to\npreserve computation precision and determinism throughout all the design and\nimplementation steps. Despite its prior accomplishments, this conventional\nparadigm has encountered serious challenges with today's emerging applications\nand implementation technologies. Unlike traditional hard computing, the\nemerging soft and bio-inspired algorithms do not rely on fully precise and\ndeterministic computation. Moreover, the incoming nanotechnologies face\nincreasing reliability issues that prevent them from being efficiently\nexploited in hard realization of applications. This article examines Soft\nRealization, a novel bio-inspired approach to design and implementation of an\nimportant category of applications noticing the internal brain structure. The\nproposed paradigm mitigates major weaknesses of hard realization by (1)\nalleviating incompatibilities with today's soft and bio-inspired algorithms\nsuch as artificial neural networks, fuzzy systems, and human sense signal\nprocessing applications, and (2) resolving the destructive inconsistency with\nunreliable nanotechnologies. Our experimental results on a set of well-known\nsoft applications implemented using the proposed soft realization paradigm in\nboth reliable and unreliable technologies indicate that significant energy,\ndelay, and area savings can be obtained compared to the conventional\nimplementation.\n",
        "pdf_link": "http://arxiv.org/pdf/1812.08430v1"
    },
    {
        "title": "Neuromemrisitive Architecture of HTM with On-Device Learning and\n  Neurogenesis",
        "authors": [
            "Abdullah M. Zyarah",
            "Dhireesha Kudithipudi"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Hierarchical temporal memory (HTM) is a biomimetic sequence memory algorithm\nthat holds promise for invariant representations of spatial and spatiotemporal\ninputs. This paper presents a comprehensive neuromemristive crossbar\narchitecture for the spatial pooler (SP) and the sparse distributed\nrepresentation classifier, which are fundamental to the algorithm. There are\nseveral unique features in the proposed architecture that tightly link with the\nHTM algorithm. A memristor that is suitable for emulating the HTM synapses is\nidentified and a new Z-window function is proposed. The architecture exploits\nthe concept of synthetic synapses to enable potential synapses in the HTM. The\ncrossbar for the SP avoids dark spots caused by unutilized crossbar regions and\nsupports rapid on-chip training within 2 clock cycles. This research also\nleverages plasticity mechanisms such as neurogenesis and homeostatic intrinsic\nplasticity to strengthen the robustness and performance of the SP. The proposed\ndesign is benchmarked for image recognition tasks using MNIST and Yale faces\ndatasets, and is evaluated using different metrics including entropy,\nsparseness, and noise robustness. Detailed power analysis at different stages\nof the SP operations is performed to demonstrate the suitability for mobile\nplatforms.\n",
        "pdf_link": "http://arxiv.org/pdf/1812.10730v1"
    },
    {
        "title": "Application-level Studies of Cellular Neural Network-based Hardware\n  Accelerators",
        "authors": [
            "Qiuwen Lou",
            "Indranil Palit",
            "Tang Li",
            "Andras Horvath",
            "Michael Niemier",
            "X. Sharon Hu"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  As cost and performance benefits associated with Moore's Law scaling slow,\nresearchers are studying alternative architectures (e.g., based on analog\nand/or spiking circuits) and/or computational models (e.g., convolutional and\nrecurrent neural networks) to perform application-level tasks faster, more\nenergy efficiently, and/or more accurately. We investigate cellular neural\nnetwork (CeNN)-based co-processors at the application-level for these metrics.\nWhile it is well-known that CeNNs can be well-suited for spatio-temporal\ninformation processing, few (if any) studies have quantified the\nenergy/delay/accuracy of a CeNN-friendly algorithm and compared the CeNN-based\napproach to the best von Neumann algorithm at the application level. We present\nan evaluation framework for such studies. As a case study, a CeNN-friendly\ntarget-tracking algorithm was developed and mapped to an array architecture\ndeveloped in conjunction with the algorithm. We compare the energy, delay, and\naccuracy of our architecture/algorithm (assuming all overheads) to the most\naccurate von Neumann algorithm (Struck). Von Neumann CPU data is measured on an\nIntel i5 chip. The CeNN approach is capable of matching the accuracy of Struck,\nand can offer approximately 1000x improvements in energy-delay product.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.06649v2"
    },
    {
        "title": "Digital Memcomputing: from Logic to Dynamics to Topology",
        "authors": [
            "Massimiliano Di Ventra",
            "Igor V. Ovchinnikov"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Digital memcomputing machines (DMMs) are a class of computational machines\ndesigned to solve combinatorial optimization problems. A practical realization\nof DMMs can be accomplished via electrical circuits of highly non-linear,\npoint-dissipative dynamical systems engineered so that periodic orbits and\nchaos can be avoided. A given logic problem is first mapped into this type of\ndynamical system whose point attractors represent the solutions of the original\nproblem. A DMM then finds the solution via a succession of elementary\ninstantons whose role is to eliminate solitonic configurations of logical\ninconsistency (\"logical defects\") from the circuit. By employing a\nsupersymmetric theory of dynamics, a DMM can be described by a cohomological\nfield theory that allows for computation of certain topological matrix elements\non instantons that have the mathematical meaning of intersection numbers on\ninstantons. We discuss the \"dynamical\" meaning of these matrix elements, and\nargue that the number of elementary instantons needed to reach the solution\ncannot exceed the number of state variables of DMMs, which in turn can only\ngrow at most polynomially with the size of the problem. These results shed\nfurther light on the relation between logic, dynamics and topology in digital\nmemcomputing.\n",
        "pdf_link": "http://arxiv.org/pdf/1903.08732v1"
    },
    {
        "title": "Spiking neuromorphic chip learns entangled quantum states",
        "authors": [
            "Stefanie Czischek",
            "Andreas Baumbach",
            "Sebastian Billaudelle",
            "Benjamin Cramer",
            "Lukas Kades",
            "Jan M. Pawlowski",
            "Markus K. Oberthaler",
            "Johannes Schemmel",
            "Mihai A. Petrovici",
            "Thomas Gasenzer",
            "Martin GÃ¤rttner"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The approximation of quantum states with artificial neural networks has\ngained a lot of attention during the last years. Meanwhile, analog neuromorphic\nchips, inspired by structural and dynamical properties of the biological brain,\nshow a high energy efficiency in running artificial neural-network\narchitectures for the profit of generative applications. This encourages\nemploying such hardware systems as platforms for simulations of quantum\nsystems. Here we report on the realization of a prototype using the latest\nspike-based BrainScaleS hardware allowing us to represent few-qubit maximally\nentangled quantum states with high fidelities. Bell correlations of pure and\nmixed two-qubit states are well captured by the analog hardware, demonstrating\nan important building block for simulating quantum systems with spiking\nneuromorphic chips.\n",
        "pdf_link": "http://arxiv.org/pdf/2008.01039v5"
    },
    {
        "title": "Spatial Diversity in Molecular Communications",
        "authors": [
            "Martin Damrath",
            "H. Birkan Yilmaz",
            "Chan-Byoung Chae",
            "Peter Adam Hoeher"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  In this work, spatial diversity techniques in the area of multiple-input\nmultiple-output (MIMO) diffusion-based molecular communications (DBMC) are\ninvestigated. For transmitter-side spatial coding, Alamouti-type coding and\nrepetition MIMO coding are proposed and analyzed. At the receiver-side,\nselection diversity, equal-gain combining, and maximum-ratio combining are\nstudied as combining strategies. Throughout the numerical analysis, a\nsymmetrical $2\\times 2$ MIMO-DBMC system is assumed. Furthermore, a trained\nartificial neural network is utilized to acquire the channel impulse responses.\nThe numerical analysis demonstrates that it is possible to achieve a diversity\ngain in molecular communications. In addition, it is shown that for MIMO-DBMC\nsystems repetition MIMO coding is superior to Alamouti-type coding.\n",
        "pdf_link": "http://arxiv.org/pdf/1707.07400v1"
    },
    {
        "title": "Modular Simulation Framework for Process Variation Analysis of\n  MRAM-based Deep Belief Networks",
        "authors": [
            "Paul Wood",
            "Hossein Pourmeidani",
            "Ronald F. DeMara"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Magnetic Random-Access Memory (MRAM) based p-bit neuromorphic computing\ndevices are garnering increasing interest as a means to compactly and\nefficiently realize machine learning operations in Restricted Boltzmann\nMachines (RBMs). When embedded within an RBM resistive crossbar array, the\np-bit based neuron realizes a tunable sigmoidal activation function. Since the\nstochasticity of activation is dependent on the energy barrier of the MRAM\ndevice, it is essential to assess the impact of process variation on the\nvoltage-dependent behavior of the sigmoid function. Other influential\nperformance factors arise from varying energy barriers on power consumption\nrequiring a simulation environment to facilitate the multi-objective\noptimization of device and network parameters. Herein, transportable Python\nscripts are developed to analyze the output variation under changes in device\ndimensions on the accuracy of machine learning applications. Evaluation with\nRBM circuits using the MNIST dataset reveal impacts and limits for processing\nvariation of device fabrication in terms of the resulting energy vs. accuracy\ntradeoffs, and the resulting simulation framework is available via a Creative\nCommons license.\n",
        "pdf_link": "http://arxiv.org/pdf/2002.00897v1"
    },
    {
        "title": "Nonparametric Regression Quantum Neural Networks",
        "authors": [
            "Do Ngoc Diep",
            "Koji Nagata",
            "Tadao Nakamura"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  In two pervious papers \\cite{dndiep3}, \\cite{dndiep4}, the first author\nconstructed the least square quantum neural networks (LS-QNN), and ploynomial\ninterpolation quantum neural networks ( PI-QNN), parametrico-stattistical QNN\nlike: leanr regrassion quantum neural networks (LR-QNN), polynomial regression\nquantum neural networks (PR-QNN), chi-squared quantum neural netowrks\n($\\chi^2$-QNN). We observed that the method works also in the cases by using\nnonparametric statistics. In this paper we analyze and implement the\nnonparametric tests on QNN such as: linear nonparametric regression quantum\nneural networks (LNR-QNN), polynomial nonparametric regression quantum neural\nnetworks (PNR-QNN). The implementation is constructed through the Gauss-Jordan\nElimination quantum neural networks (GJE-QNN).The training rule is to use the\nhigh probability confidence regions or intervals.\n",
        "pdf_link": "http://arxiv.org/pdf/2002.02818v1"
    },
    {
        "title": "Is my Neural Network Neuromorphic? Taxonomy, Recent Trends and Future\n  Directions in Neuromorphic Engineering",
        "authors": [
            "Sumon Kumar Bose",
            "Jyotibdha Acharya",
            "Arindam Basu"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  In this paper, we review recent work published over the last 3 years under\nthe umbrella of Neuromorphic engineering to analyze what are the common\nfeatures among such systems. We see that there is no clear consensus but each\nsystem has one or more of the following features:(1) Analog computing (2) Non\nvonNeumann Architecture and low-precision digital processing (3) Spiking Neural\nNetworks (SNN) with components closely related to biology. We compare recent\nmachine learning accelerator chips to show that indeed analog processing and\nreduced bit precision architectures have best throughput, energy and area\nefficiencies. However, pure digital architectures can also achieve quite high\nefficiencies by just adopting a non von-Neumann architecture. Given the design\nautomation tools for digital hardware design, it raises a question on the\nlikelihood of adoption of analog processing in the near future for industrial\ndesigns. Next, we argue about the importance of defining standards and choosing\nproper benchmarks for the progress of neuromorphic system designs and propose\nsome desired characteristics of such benchmarks. Finally, we show brain-machine\ninterfaces as a potential task that fulfils all the criteria of such\nbenchmarks.\n",
        "pdf_link": "http://arxiv.org/pdf/2002.11945v1"
    },
    {
        "title": "Movers and Shakers: Kinetic Energy Harvesting for the Internet of Things",
        "authors": [
            "Maria Gorlatova",
            "John Sarik",
            "Guy Grebla",
            "Mina Cong",
            "Ioannis Kymissis",
            "Gil Zussman"
        ],
        "category": "cs.ET",
        "published_year": "2013",
        "summary": "  Numerous energy harvesting wireless devices that will serve as building\nblocks for the Internet of Things (IoT) are currently under development.\nHowever, there is still only limited understanding of the properties of various\nenergy sources and their impact on energy harvesting adaptive algorithms.\nHence, we focus on characterizing the kinetic (motion) energy that can be\nharvested by a wireless node with an IoT form factor and on developing energy\nallocation algorithms for such nodes. In this paper, we describe methods for\nestimating harvested energy from acceleration traces. To characterize the\nenergy availability associated with specific human activities (e.g., relaxing,\nwalking, cycling), we analyze a motion dataset with over 40 participants. Based\non acceleration measurements that we collected for over 200 hours, we study\nenergy generation processes associated with day-long human routines. We also\nbriefly summarize our experiments with moving objects. We develop energy\nallocation algorithms that take into account practical IoT node design\nconsiderations, and evaluate the algorithms using the collected measurements.\nOur observations provide insights into the design of motion energy harvesters,\nIoT nodes, and energy harvesting adaptive algorithms.\n",
        "pdf_link": "http://arxiv.org/pdf/1307.0044v3"
    },
    {
        "title": "Uniform and Piece-wise Uniform Fields in Memristor Models",
        "authors": [
            "Ella Gale"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  The Strukov model was the phenomenological model that accompanied the\nannouncement of the first recognised physical instantiation of the memristor\nand, as such, it has been widely used. This model described the motion of a\nboundary, $w$, between two types of inter-converting material,\n$R_{\\mathrm{off}}$ and $R_{\\mathrm{on}}$, seemingly under a uniform field\nacross the entire device. In fact, what was intended was a field with a\ndiscontinuity at $w$, that was uniform between $0<x<w$. In this paper we show\nthat the discontinuity is required for the Strukov model derivation to be\ncompleted, and thus the derivation as given does not describe a situation with\na uniform field across the entire device. The discontinuity can be described as\na Heaviside function, $H$, located on $w$, for which there are three common\nsingle-valued approximations for $H(w)$. The Strukov model as intended includes\nan approximation for the Heaviside function (the field is taken to be the same\nas that across the $R_{\\mathrm{on}}$ part of the device). We compare\napproximations and give solutions. We then extend the description of the field\nto a more-realistic continuously varying sigmoidal transition between two\nuniform fields and demonstrate that the centro-symmetric approximation model\n(taking the field as being the average of the fields across $R_{\\mathrm{on}}$\nand $R_{\\mathrm{off}}$) is a better single-point model of that situation: the\nother two approximations over or underestimate the field.\n",
        "pdf_link": "http://arxiv.org/pdf/1404.5581v2"
    },
    {
        "title": "Polynomial-time solution of prime factorization and NP-hard problems\n  with digital memcomputing machines",
        "authors": [
            "Fabio L. Traversa",
            "Massimiliano Di Ventra"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  We introduce a class of digital machines we name Digital Memcomputing\nMachines (DMMs) able to solve a wide range of problems including\nNon-deterministic Polynomial (NP) ones with polynomial resources (in time,\nspace and energy). An abstract DMM with this power must satisfy a set of\ncompatible mathematical constraints underlying its practical realization. We\ninitially prove this by introducing the complexity classes for these machines.\nWe then make a connection with dynamical systems theory. This leads to the set\nof physical constraints for poly-resource resolvability. Once the mathematical\nrequirements have been assessed, we propose a practical scheme to solve the\nabove class of problems based on the novel concept of self-organizing logic\ngates and circuits (SOLCs). These are logic gates and circuits able to accept\ninput signals from any terminal, without distinction between conventional input\nand output terminals. They can solve boolean problems by self-organizing into\ntheir solution. They can be fabricated either with circuit elements with memory\n(such as memristors) and/or standard MOS technology. Using tools of functional\nanalysis, we prove mathematically the following constraints for the\npoly-resource resolvability: i) SOLCs possess a global attractor; ii) their\nonly equilibrium points are the solutions of the problems to solve; iii) the\nsystem converges exponentially fast to the solutions; iv) the equilibrium\nconvergence rate scales at most polynomially with input size. We finally\nprovide arguments that periodic orbits and strange attractors cannot coexist\nwith equilibria. As examples we show how to solve the prime factorization and\nthe NP-hard version of the subset-sum problem. Since DMMs map integers into\nintegers they are robust against noise, and hence scalable. We finally discuss\nthe implications of the DMM realization through SOLCs to the NP=P question\nrelated to...\n",
        "pdf_link": "http://arxiv.org/pdf/1512.05064v2"
    },
    {
        "title": "An Energy-Efficient Mixed-Signal Neuron for Inherently Error-Resilient\n  Neuromorphic Systems",
        "authors": [
            "Baibhab Chatterjee",
            "Priyadarshini Panda",
            "Shovan Maity",
            "Kaushik Roy",
            "Shreyas Sen"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  This work presents the design and analysis of a mixed-signal neuron (MS-N)\nfor convolutional neural networks (CNN) and compares its performance with a\ndigital neuron (Dig-N) in terms of operating frequency, power and noise. The\ncircuit-level implementation of the MS-N in 65 nm CMOS technology exhibits 2-3\norders of magnitude better energy-efficiency over Dig-N for neuromorphic\ncomputing applications - especially at low frequencies due to the high leakage\ncurrents from many transistors in Dig-N. The inherent error-resiliency of CNN\nis exploited to handle the thermal and flicker noise of MS-N. A system-level\nanalysis using a cohesive circuit-algorithmic framework on MNIST and CIFAR-10\ndatasets demonstrate an increase of 3% in worst-case classification error for\nMNIST when the integrated noise power in the bandwidth is ~ 1 {\\mu}V2.\n",
        "pdf_link": "http://arxiv.org/pdf/1710.09012v1"
    },
    {
        "title": "Impact of Random Receiver Orientation on Visible Light Communications\n  Channel",
        "authors": [
            "Yusuf Said Eroglu",
            "Yavuz Yapici",
            "Ismail Guvenc"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  Visible Light Communications (VLC) has been studied thoroughly in recent\nyears as an alternative or complementary technology to radio frequency\ncommunications. The reliability of VLC channels highly depends on the\navailability and alignment of line of sight links. In this work, we study the\neffect of random receiver orientation for mobile users over VLC downlink\nchannels, which affects the existence of line of sight links and the receiver\nfield of view. Based on the statistics of vertical receiver orientation and\nuser mobility, we develop a unified analytical framework to characterize the\nstatistical distribution of VLC downlink channels, which is then utilized to\nobtain the outage probability and the bit error rate. Our analysis is\ngeneralized for arbitrary distributions of receiver orientation/location for a\nsingle transmitter, and extended to multiple transmitter case for certain\nscenarios. Extensive Monte Carlo simulations show a perfect match between the\nanalytical and the simulation data in terms of both the statistical channel\ndistribution and the resulting bit error rate. Our results also characterize\nthe channel attenuation due to random receiver orientation/location for various\nscenarios of interest.\n",
        "pdf_link": "http://arxiv.org/pdf/1710.09764v1"
    },
    {
        "title": "Bifurcation analysis of a TaO memristor model",
        "authors": [
            "Y. V. Pershin",
            "V. A. Slipko"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  This paper presents a study of bifurcation in the time-averaged dynamics of\nTaO memristors driven by narrow pulses of alternating polarities. The analysis,\nbased on a physics-inspired model, focuses on the stable fixed points and on\nhow these are affected by the pulse parameters. Our main finding is the\nidentification of a driving regime when two stable fixed points exist\nsimultaneously. To the best of our knowledge, such bistability is identified in\na single memristor for the first time. This result can be readily tested\nexperimentally, and is expected to be useful in future memristor circuit\ndesigns.\n",
        "pdf_link": "http://arxiv.org/pdf/1906.01377v1"
    },
    {
        "title": "In-memory hyperdimensional computing",
        "authors": [
            "Geethan Karunaratne",
            "Manuel Le Gallo",
            "Giovanni Cherubini",
            "Luca Benini",
            "Abbas Rahimi",
            "Abu Sebastian"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Hyperdimensional computing (HDC) is an emerging computational framework that\ntakes inspiration from attributes of neuronal circuits such as\nhyperdimensionality, fully distributed holographic representation, and\n(pseudo)randomness. When employed for machine learning tasks such as learning\nand classification, HDC involves manipulation and comparison of large patterns\nwithin memory. Moreover, a key attribute of HDC is its robustness to the\nimperfections associated with the computational substrates on which it is\nimplemented. It is therefore particularly amenable to emerging non-von Neumann\nparadigms such as in-memory computing, where the physical attributes of\nnanoscale memristive devices are exploited to perform computation in place.\nHere, we present a complete in-memory HDC system that achieves a near optimum\ntrade-off between design complexity and classification accuracy based on three\nprototypical HDC related learning tasks, namely, language classification, news\nclassification, and hand gesture recognition from electromyography signals.\nComparable accuracies to software implementations are demonstrated,\nexperimentally, using 760,000 phase-change memory devices performing analog\nin-memory computing.\n",
        "pdf_link": "http://arxiv.org/pdf/1906.01548v2"
    },
    {
        "title": "A reaction network scheme which implements inference and learning for\n  Hidden Markov Models",
        "authors": [
            "Abhinav Singh",
            "Carsten Wiuf",
            "Abhishek Behera",
            "Manoj Gopalkrishnan"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  With a view towards molecular communication systems and molecular multi-agent\nsystems, we propose the Chemical Baum-Welch Algorithm, a novel reaction network\nscheme that learns parameters for Hidden Markov Models (HMMs). Each reaction in\nour scheme changes only one molecule of one species to one molecule of another.\nThe reverse change is also accessible but via a different set of enzymes, in a\ndesign reminiscent of futile cycles in biochemical pathways. We show that every\nfixed point of the Baum-Welch algorithm for HMMs is a fixed point of our\nreaction network scheme, and every positive fixed point of our scheme is a\nfixed point of the Baum-Welch algorithm. We prove that the \"Expectation\" step\nand the \"Maximization\" step of our reaction network separately converge\nexponentially fast. We simulate mass-action kinetics for our network on an\nexample sequence, and show that it learns the same parameters for the HMM as\nthe Baum-Welch algorithm.\n",
        "pdf_link": "http://arxiv.org/pdf/1906.09410v2"
    },
    {
        "title": "A Winograd-based Integrated Photonics Accelerator for Convolutional\n  Neural Networks",
        "authors": [
            "Armin Mehrabian",
            "Mario Miscuglio",
            "Yousra Alkabani",
            "Volker J. Sorger",
            "Tarek El-Ghazawi"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Neural Networks (NNs) have become the mainstream technology in the artificial\nintelligence (AI) renaissance over the past decade. Among different types of\nneural networks, convolutional neural networks (CNNs) have been widely adopted\nas they have achieved leading results in many fields such as computer vision\nand speech recognition. This success in part is due to the widespread\navailability of capable underlying hardware platforms. Applications have always\nbeen a driving factor for design of such hardware architectures. Hardware\nspecialization can expose us to novel architectural solutions, which can\noutperform general purpose computers for tasks at hand. Although different\napplications demand for different performance measures, they all share speed\nand energy efficiency as high priorities. Meanwhile, photonics processing has\nseen a resurgence due to its inherited high speed and low power nature. Here,\nwe investigate the potential of using photonics in CNNs by proposing a CNN\naccelerator design based on Winograd filtering algorithm. Our evaluation\nresults show that while a photonic accelerator can compete with\ncurrent-state-of-the-art electronic platforms in terms of both speed and power,\nit has the potential to improve the energy efficiency by up to three orders of\nmagnitude.\n",
        "pdf_link": "http://arxiv.org/pdf/1906.10487v2"
    },
    {
        "title": "4K-Memristor Analog-Grade Passive Crossbar Circuit",
        "authors": [
            "Hyungjin Kim",
            "Hussein Nili",
            "Mahmood Mahmoodi",
            "Dmitri Strukov"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  The superior density of passive analog-grade memristive crossbars may enable\nstoring large synaptic weight matrices directly on specialized neuromorphic\nchips, thus avoiding costly off-chip communication. To ensure efficient use of\nsuch crossbars in neuromorphic computing circuits, variations of\ncurrent-voltage characteristics of crosspoint devices must be substantially\nlower than those of memory cells with select transistors. Apparently, this\nrequirement explains why there were so few demonstrations of neuromorphic\nsystem prototypes using passive crossbars. Here we report a 64x64 passive\nmetal-oxide memristor crossbar circuit with ~99% device yield, based on a\nfoundry-compatible fabrication process featuring etch-down patterning and\nlow-temperature budget, conducive to vertical integration. The achieved ~26%\nvariations of switching voltages of our devices were sufficient for programming\n4K-pixel gray-scale patterns with an average tuning error smaller than 4%. The\nanalog properties were further verified by experimentally demonstrating MNIST\npattern classification with a fidelity close to the software-modeled limit for\na network of this size, with an ~1% average error of import of\nex-situ-calculated synaptic weights. We believe that our work is a significant\nimprovement over the state-of-the-art passive crossbar memories in both\ncomplexity and analog properties.\n",
        "pdf_link": "http://arxiv.org/pdf/1906.12045v1"
    },
    {
        "title": "Simphony: An open-source photonic integrated circuit simulation\n  framework",
        "authors": [
            "Sequoia Ploeg",
            "Hyrum Gunther",
            "Ryan M. Camacho"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  We present Simphony, a free and open-source software toolbox for abstracting\nand simulating photonic integrated circuits, implemented in Python. The toolbox\nis both fast and easily extensible; plugins can be written to provide\ncompatibility with existing layout tools, and device libraries can be easily\ncreated without a deep knowledge of programming. We include several examples of\nphotonic circuit simulations with novel features and demonstrate a speedup of\nmore than 20x over a leading commercially available software tool.\n",
        "pdf_link": "http://arxiv.org/pdf/2009.05146v1"
    },
    {
        "title": "On the spatiotemporal behavior in biology-mimicking computing systems",
        "authors": [
            "JÃ¡nos VÃ©gh",
            "ÃdÃ¡m J. Berki"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The payload performance of conventional computing systems, from single\nprocessors to supercomputers, reached its limits the nature enables. Both the\ngrowing demand to cope with \"big data\" (based on, or assisted by, artificial\nintelligence) and the interest in understanding the operation of our brain more\ncompletely, stimulated the efforts to build biology-mimicking computing systems\nfrom inexpensive conventional components and build different (\"neuromorphic\")\ncomputing systems. On one side, those systems require an unusually large number\nof processors, which introduces performance limitations and nonlinear scaling.\nOn the other side, the neuronal operation drastically differs from the\nconventional workloads. The conventional computing (including both its\nmathematical background and physical implementation) is based on assuming\ninstant interaction, while the biological neuronal systems have a\n\"spatiotemporal\" behavior. This difference alone makes imitating biological\nbehavior in technical implementation hard. Besides, the recent issues in\ncomputing called the attention to that the temporal behavior is a general\nfeature of computing systems, too. Some of their effects in both biological and\ntechnical systems were already noticed. Nevertheless, handling of those issues\nis incomplete/improper. Introducing temporal logic, based on the Minkowski\ntransform, gives quantitative insight into the operation of both kinds of\ncomputing systems, furthermore provides a natural explanation of decades-old\nempirical phenomena. Without considering their temporal behavior correctly,\nneither effective implementation nor a true imitation of biological neural\nsystems are possible.\n",
        "pdf_link": "http://arxiv.org/pdf/2009.08841v3"
    },
    {
        "title": "Closed-loop spiking control on a neuromorphic processor implemented on\n  the iCub",
        "authors": [
            "Jingyue Zhao",
            "Nicoletta Risi",
            "Marco Monforte",
            "Chiara Bartolozzi",
            "Giacomo Indiveri",
            "Elisa Donati"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Despite neuromorphic engineering promises the deployment of low latency,\nadaptive and low power systems that can lead to the design of truly autonomous\nartificial agents, the development of a fully neuromorphic artificial agent is\nstill missing. While neuromorphic sensing and perception, as well as\ndecision-making systems, are now mature, the control and actuation part is\nlagging behind. In this paper, we present a closed-loop motor controller\nimplemented on mixed-signal analog-digital neuromorphic hardware using a\nspiking neural network. The network performs a proportional control action by\nencoding target, feedback, and error signals using a spiking relational\nnetwork. It continuously calculates the error through a connectivity pattern,\nwhich relates the three variables by means of feed-forward connections.\nRecurrent connections within each population are used to speed up the\nconvergence, decrease the effect of mismatch and improve selectivity. The\nneuromorphic motor controller is interfaced with the iCub robot simulator. We\ntested our spiking P controller in a single joint control task, specifically\nfor the robot head yaw. The spiking controller sends the target positions,\nreads the motor state from its encoder, and sends back the motor commands to\nthe joint. The performance of the spiking controller is tested in a step\nresponse experiment and in a target pursuit task. In this work, we optimize the\nnetwork structure to make it more robust to noisy inputs and device mismatch,\nwhich leads to better control performances.\n",
        "pdf_link": "http://arxiv.org/pdf/2009.09081v1"
    },
    {
        "title": "A Machine Learning Approach to Model the Received Signal in Molecular\n  Communications",
        "authors": [
            "H. Birkan Yilmaz",
            "Changmin Lee",
            "Yae Jee Cho",
            "Chan-Byoung Chae"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  A molecular communication channel is determined by the received signal.\nReceived signal models form the basis for studies focused on modulation,\nreceiver design, capacity, and coding depend on the received signal models.\nTherefore, it is crucial to model the number of received molecules until time\n$t$ analytically. Modeling the diffusion-based molecular communication channel\nwith the first-hitting process is an open issue for a spherical transmitter. In\nthis paper, we utilize the artificial neural networks technique to model the\nreceived signal for a spherical transmitter and a perfectly absorbing receiver\n(i.e., first hitting process). The proposed technique may be utilized in other\nstudies that assume a spherical transmitter instead of a point transmitter.\n",
        "pdf_link": "http://arxiv.org/pdf/1611.06079v1"
    },
    {
        "title": "Highly-Secure Physically Unclonable Cryptographic Primitives Using\n  Nonlinear Conductance and Analog State Tuning in Memristive Crossbar Arrays",
        "authors": [
            "Hussein Nili",
            "Gina C. Adam",
            "Mirko Prezioso",
            "Jeeson Kim",
            "Farnood Merrikh-Bayat",
            "Omid Kavehei",
            "Dmitri B. Strukov"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  The rapidly expanding hardware-intrinsic security primitives are aimed at\naddressing significant security challenges of a massively interconnected world\nin the age of information technology. The main idea of such primitives is to\nemploy instance-specific process-induced variations in electronic hardware as a\nsource of cryptographic data. Among the emergent technologies, memristive\ndevices provide unique opportunities for security applications due to the\nunderlying stochasticity in their operation. Herein, we report a prototype of a\nrobust, dense, and reconfigurable physical unclonable function primitives based\non the three-dimensional passive metal-oxide memristive crossbar circuits, by\nmaking positive use of process-induced variations in the devices' nonlinear\nI-Vs and their analog tuning. We first characterize security metrics for a\nbasic building block of the security primitives based on a two layer stack with\nmonolithically integrated 10x10 250-nm half-pitch memristive crossbar circuits.\nThe experimental results show that the average uniformity and diffusivity,\nmeasured on a random sample of 6,000 64-bit responses, out of ~697,000 total,\nis close to ideal 50% with 5% standard deviation for both metrics. The\nuniqueness, which was evaluated on a smaller sample by readjusting conductances\nof crosspoint devices within the same crossbar, is also close to the ideal 50%\n+/- 1%, while the smallest bit error rate, i.e. reciprocal of reliability,\nmeasured over 30-day window under +/-20% power supply variations, was ~ 1.5%\n+/- 1%. We then utilize multiple instances of the basic block to demonstrate\nphysically unclonable functional primitive with 10-bit hidden challenge\ngeneration that encodes more than 10^19 challenge response pairs and has\ncomparable uniformity, diffusiveness, and bit error rate.\n",
        "pdf_link": "http://arxiv.org/pdf/1611.07946v1"
    },
    {
        "title": "Field-Programmable Crossbar Array (FPCA) for Reconfigurable Computing",
        "authors": [
            "Mohammed A. Zidan",
            "YeonJoo Jeong",
            "Jong Hong Shin",
            "Chao Du",
            "Zhengya Zhang",
            "Wei D. Lu"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  For decades, advances in electronics were directly driven by the scaling of\nCMOS transistors according to Moore's law. However, both the CMOS scaling and\nthe classical computer architecture are approaching fundamental and practical\nlimits, and new computing architectures based on emerging devices, such as\nresistive random-access memory (RRAM) devices, are expected to sustain the\nexponential growth of computing capability. Here we propose a novel\nmemory-centric, reconfigurable, general purpose computing platform that is\ncapable of handling the explosive amount of data in a fast and energy-efficient\nmanner. The proposed computing architecture is based on a uniform, physical,\nresistive, memory-centric fabric that can be optimally reconfigured and\nutilized to perform different computing and data storage tasks in a massively\nparallel approach. The system can be tailored to achieve maximal energy\nefficiency based on the data flow by dynamically allocating the basic computing\nfabric for storage, arithmetic, and analog computing including neuromorphic\ncomputing tasks.\n",
        "pdf_link": "http://arxiv.org/pdf/1612.02913v4"
    },
    {
        "title": "Exploiting Inherent Error-Resiliency of Neuromorphic Computing to\n  achieve Extreme Energy-Efficiency through Mixed-Signal Neurons",
        "authors": [
            "Baibhab Chatterjee",
            "Priyadarshini Panda",
            "Shovan Maity",
            "Ayan Biswas",
            "Kaushik Roy",
            "Shreyas Sen"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Neuromorphic computing, inspired by the brain, promises extreme efficiency\nfor certain classes of learning tasks, such as classification and pattern\nrecognition. The performance and power consumption of neuromorphic computing\ndepends heavily on the choice of the neuron architecture. Digital neurons\n(Dig-N) are conventionally known to be accurate and efficient at high speed,\nwhile suffering from high leakage currents from a large number of transistors\nin a large design. On the other hand, analog/mixed-signal neurons are prone to\nnoise, variability and mismatch, but can lead to extremely low-power designs.\nIn this work, we will analyze, compare and contrast existing neuron\narchitectures with a proposed mixed-signal neuron (MS-N) in terms of\nperformance, power and noise, thereby demonstrating the applicability of the\nproposed mixed-signal neuron for achieving extreme energy-efficiency in\nneuromorphic computing. The proposed MS-N is implemented in 65 nm CMOS\ntechnology and exhibits > 100X better energy-efficiency across all frequencies\nover two traditional digital neurons synthesized in the same technology node.\nWe also demonstrate that the inherent error-resiliency of a fully connected or\neven convolutional neural network (CNN) can handle the noise as well as the\nmanufacturing non-idealities of the MS-N up to certain degrees. Notably, a\nsystem-level implementation on MNIST datasets exhibits a worst-case increase in\nclassification error by 2.1% when the integrated noise power in the bandwidth\nis ~ 0.1 uV2, along with +-3{\\sigma} amount of variation and mismatch\nintroduced in the transistor parameters for the proposed neuron with 8-bit\nprecision.\n",
        "pdf_link": "http://arxiv.org/pdf/1806.05141v1"
    },
    {
        "title": "Assessing Solution Quality of 3SAT on a Quantum Annealing Platform",
        "authors": [
            "Thomas Gabor",
            "Sebastian Zielinski",
            "Sebastian Feld",
            "Christoph Roch",
            "Christian Seidel",
            "Florian Neukart",
            "Isabella Galter",
            "Wolfgang Mauerer",
            "Claudia Linnhoff-Popien"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  When solving propositional logic satisfiability (specifically 3SAT) using\nquantum annealing, we analyze the effect the difficulty of different instances\nof the problem has on the quality of the answer returned by the quantum\nannealer. A high-quality response from the annealer in this case is defined by\na high percentage of correct solutions among the returned answers. We show that\nthe phase transition regarding the computational complexity of the problem,\nwhich is well-known to occur for 3SAT on classical machines (where it causes a\ndetrimental increase in runtime), persists in some form (but possibly to a\nlesser extent) for quantum annealing.\n",
        "pdf_link": "http://arxiv.org/pdf/1902.04703v1"
    },
    {
        "title": "Principles of Information Storage in Small-Molecule Mixtures",
        "authors": [
            "Jacob K. Rosenstein",
            "Christopher Rose",
            "Sherief Reda",
            "Peter M. Weber",
            "Eunsuk Kim",
            "Jason Sello",
            "Joseph Geiser",
            "Eamonn Kennedy",
            "Christopher Arcadia",
            "Amanda Dombroski",
            "Kady Oakley",
            "Shui Ling Chen",
            "Hokchhay Tann",
            "Brenda M. Rubenstein"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Molecular data systems have the potential to store information at\ndramatically higher density than existing electronic media. Some of the first\nexperimental demonstrations of this idea have used DNA, but nature also uses a\nwide diversity of smaller non-polymeric molecules to preserve, process, and\ntransmit information. In this paper, we present a general framework for\nquantifying chemical memory, which is not limited to polymers and extends to\nmixtures of molecules of all types. We show that the theoretical limit for\nmolecular information is two orders of magnitude denser by mass than DNA,\nalthough this comes with different practical constraints on total capacity. We\nexperimentally demonstrate kilobyte-scale information storage in mixtures of\nsmall synthetic molecules, and we consider some of the new perspectives that\nwill be necessary to harness the information capacity available from the vast\nnon-genomic chemical space.\n",
        "pdf_link": "http://arxiv.org/pdf/1905.02187v1"
    },
    {
        "title": "An Interpretable Neural Network for Configuring Programmable Wireless\n  Environments",
        "authors": [
            "Christos Liaskos",
            "Ageliki Tsioliaridou",
            "Shuai Nie",
            "Andreas Pitsillides",
            "Sotiris Ioannidis",
            "Ian Akyildiz"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Software-defined metasurfaces (SDMs) comprise a dense topology of basic\nelements called meta-atoms, exerting the highest degree of control over surface\ncurrents among intelligent panel technologies. As such, they can transform\nimpinging electromagnetic (EM) waves in complex ways, modifying their\ndirection, power, frequency spectrum, polarity and phase. A well-defined\nsoftware interface allows for applying such functionalities to waves and\ninter-networking SDMs, while abstracting the underlying physics. A network of\nSDMs deployed over objects within an area, such as a floorplan walls, creates\nprogrammable wireless environments (PWEs) with fully customizable propagation\nof waves within them. This work studies the use of machine learning for\nconfiguring such environments to the benefit of users within. The methodology\nconsists of modeling wireless propagation as a custom, interpretable,\nback-propagating neural network, with SDM elements as nodes and their\ncross-interactions as links. Following a training period the network learns the\npropagation basics of SDMs and configures them to facilitate the communication\nof users within their vicinity.\n",
        "pdf_link": "http://arxiv.org/pdf/1905.02495v1"
    },
    {
        "title": "Convolutional Neural Networks Utilizing Multifunctional Spin-Hall MTJ\n  Neurons",
        "authors": [
            "Andrew W. Stephan",
            "Steven J. Koester"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  We propose a new network architecture for standard spin-Hall magnetic tunnel\njunction-based spintronic neurons that allows them to compute multiple critical\nconvolutional neural network functionalities simultaneously and in parallel,\nsaving space and time. An approximation to the Rectified Linear Unit transfer\nfunction and the local pooling function are computed simultaneously with the\nconvolution operation itself. A proof-of-concept simulation is performed on the\nMNIST dataset, achieving up to 98% accuracy at a cost of less than 1 nJ for all\nconvolution, activation and pooling operations combined. The simulations are\nremarkably robust to thermal noise, performing well even with very small\nmagnetic layers.\n",
        "pdf_link": "http://arxiv.org/pdf/1905.03812v1"
    },
    {
        "title": "Road traffic reservoir computing",
        "authors": [
            "Hiroyasu Ando",
            "Hanten Chang"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Reservoir computing derived from recurrent neural networks is more applicable\nto real world systems than deep learning because of its low computational cost\nand potential for physical implementation. Specifically, physical reservoir\ncomputing, which replaces the dynamics of reservoir units with physical\nphenomena, has recently received considerable attention. In this study, we\npropose a method of exploiting the dynamics of road traffic as a reservoir, and\nnumerically confirm its feasibility by applying several prediction tasks based\non a simple mathematical model of the traffic flow.\n",
        "pdf_link": "http://arxiv.org/pdf/1912.00554v1"
    },
    {
        "title": "A recipe for creating ideal hybrid memristive-CMOS neuromorphic\n  computing systems",
        "authors": [
            "Elisabetta Chicca",
            "Giacomo Indiveri"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  The development of memristive device technologies has reached a level of\nmaturity to enable the design of complex and large-scale hybrid memristive-CMOS\nneural processing systems. These systems offer promising solutions for\nimplementing novel in-memory computing architectures for machine learning and\ndata analysis problems. We argue that they are also ideal building blocks for\nthe integration in neuromorphic electronic circuits suitable for ultra-low\npower brain-inspired sensory processing systems, therefore leading to the\ninnovative solutions for always-on edge-computing and Internet-of-Things (IoT)\napplications. Here we present a recipe for creating such systems based on\ndesign strategies and computing principles inspired by those used in mammalian\nbrains. We enumerate the specifications and properties of memristive devices\nrequired to support always-on learning in neuromorphic computing systems and to\nminimize their power consumption. Finally, we discuss in what cases such\nneuromorphic systems can complement conventional processing ones and highlight\nthe importance of exploiting the physics of both the memristive devices and of\nthe CMOS circuits interfaced to them.\n",
        "pdf_link": "http://arxiv.org/pdf/1912.05637v1"
    },
    {
        "title": "Three dimensional waveguide-interconnects for scalable integration of\n  photonic neural networks",
        "authors": [
            "Johnny Moughames",
            "Xavier Porte",
            "Michael Thiel",
            "Gwenn Ulliac",
            "Maxime Jacquot",
            "Laurent Larger",
            "Muamer Kadic",
            "Daniel Brunner"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Photonic waveguides are prime candidates for integrated and parallel photonic\ninterconnects. Such interconnects correspond to large-scale vector matrix\nproducts, which are at the heart of neural network computation. However,\nparallel interconnect circuits realized in two dimensions, for example by\nlithography, are strongly limited in size due to disadvantageous scaling. We\nuse three dimensional (3D) printed photonic waveguides to overcome this\nlimitation. 3D optical-couplers with fractal topology efficiently connect large\nnumbers of input and output channels, and we show that the substrate's\nfootprint area scales linearly. Going beyond simple couplers, we introduce\nfunctional circuits for discrete spatial filters identical to those used in\ndeep convolutional neural networks.\n",
        "pdf_link": "http://arxiv.org/pdf/1912.08203v2"
    },
    {
        "title": "Backpropagation through nonlinear units for all-optical training of\n  neural networks",
        "authors": [
            "Xianxin Guo",
            "Thomas D. Barrett",
            "Zhiming M. Wang",
            "A. I. Lvovsky"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Backpropagation through nonlinear neurons is an outstanding challenge to the\nfield of optical neural networks and the major conceptual barrier to\nall-optical training schemes. Each neuron is required to exhibit a\ndirectionally dependent response to propagating optical signals, with the\nbackwards response conditioned on the forward signal, which is highly\nnon-trivial to implement optically. We propose a practical and surprisingly\nsimple solution that uses saturable absorption to provide the network\nnonlinearity. We find that the backward propagating gradients required to train\nthe network can be approximated in a pump-probe scheme that requires only\npassive optical elements. Simulations show that, with readily obtainable\noptical depths, our approach can achieve equivalent performance to\nstate-of-the-art computational networks on image classification benchmarks,\neven in deep networks with multiple sequential gradient approximations. This\nscheme is compatible with leading optical neural network proposals and\ntherefore provides a feasible path towards end-to-end optical training.\n",
        "pdf_link": "http://arxiv.org/pdf/1912.12256v3"
    },
    {
        "title": "Training of Quantized Deep Neural Networks using a Magnetic Tunnel\n  Junction-Based Synapse",
        "authors": [
            "Tzofnat Greenberg Toledo",
            "Ben Perach",
            "Itay Hubara",
            "Daniel Soudry",
            "Shahar Kvatinsky"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Quantized neural networks (QNNs) are being actively researched as a solution\nfor the computational complexity and memory intensity of deep neural networks.\nThis has sparked efforts to develop algorithms that support both inference and\ntraining with quantized weight and activation values, without sacrificing\naccuracy. A recent example is the GXNOR framework for stochastic training of\nternary (TNN) and binary (BNN) neural networks. In this paper, we show how\nmagnetic tunnel junction (MTJ) devices can be used to support QNN training. We\nintroduce a novel hardware synapse circuit that uses the MTJ stochastic\nbehavior to support the quantize update. The proposed circuit enables\nprocessing near memory (PNM) of QNN training, which subsequently reduces data\nmovement. We simulated MTJ-based stochastic training of a TNN over the MNIST,\nSVHN, and CIFAR10 datasets and achieved an accuracy of 98.61%, 93.99% and\n82.71%, respectively (less than 1% degradation compared to the GXNOR\nalgorithm). We evaluated the synapse array performance potential and showed\nthat the proposed synapse circuit can train ternary networks in situ, with\n18.3TOPs/W for feedforward and 3TOPs/W for weight update.\n",
        "pdf_link": "http://arxiv.org/pdf/1912.12636v2"
    },
    {
        "title": "Statistical Tests and Confidential Intervals as Thresholds for Quantum\n  Neural Networks",
        "authors": [
            "Do Ngoc Diep"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Some basic quantum neural networks were analyzed and constructed in the\nrecent work of the author \\cite{dndiep3}, published in International Journal of\nTheoretical Physics (2020). In particular the Least Quare Problem (LSP) and the\nLinear Regression Problem (LRP) was discussed. In this second paper we continue\nto analyze and construct the least square quantum neural network (LS-QNN), the\npolynomial interpolation quantum neural network (PI-QNN), the polynomial\nregression quantum neural network (PR-QNN) and chi-squared quantum neural\nnetwork ($\\chi^2$-QNN). We use the corresponding solution or tests as the\nthreshold for the corresponding training rules.\n",
        "pdf_link": "http://arxiv.org/pdf/2001.11844v1"
    },
    {
        "title": "ROS: Resource-constrained Oracle Synthesis for Quantum Computers",
        "authors": [
            "Giulia Meuli",
            "Mathias Soeken",
            "Martin Roetteler",
            "Giovanni De Micheli"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  We present a completely automatic synthesis framework for oracle functions, a\ncentral part in many quantum algorithms. The proposed framework for\nresource-constrained oracle synthesis (ROS) is a LUT-based hierarchical method\nin which every step is specifically tailored to address hardware resource\nconstraints. ROS embeds a LUT mapper designed to simplify the successive\nsynthesis steps, costing each LUT according to the resources used by its\ncorresponding quantum circuit. In addition, the framework exploits a SAT-based\nquantum garbage management technique. Those two characteristics give ROS the\nability to beat the state-of-the-art hierarchical method both in number of\nqubits and in number of operations. The efficiency of the framework is\ndemonstrated by synthesizing quantum oracles for Grover's algorithm.\n",
        "pdf_link": "http://arxiv.org/pdf/2005.00211v1"
    },
    {
        "title": "More powerful biomolecular computers",
        "authors": [
            "Janusz Blasiak",
            "Tadeusz Krasinski",
            "Tomasz Poplawski",
            "Sebastian Sakowski"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  Biomolecular computers, along with quantum computers, may be a future\nalternative for traditional, silicon-based computers. Main advantages of\nbiomolecular computers are massive parallel processing of data, expanded\ncapacity of storing information and compatibility with living organisms (first\nattempts of using biomolecular computers in cancer therapy through blocking of\nimproper genetic information are described in Benenson et al.(2004). However,\nbiomolecular computers have several drawbacks including time-consuming\nprocedures of preparing of input, problems in detecting output signals and\ninterference with by-products. Due to these obstacles, there are few laboratory\nimplementations of theoretically designed DNA computers (like the Turing\nmachine and pushdown automaton), but there are many implementations of DNA\ncomputers for particular problems. The first practical laboratory\nimplementation of the general theoretical model of a machine performing\nDNA-based calculations was a simple two-symbol two-state finite automaton\nestablished by Benenson et al.(2001). In the present work, we propose a new\nattitude, extending the capability of DNA-based finite automaton, by employing\ntwo or potentially more restriction enzymes instead of one used in other works.\nThis creates an opportunity to implement in laboratories of more complex finite\nautomata and other theoretical models of computers: pushdown automata, Turing\nmachines.\n",
        "pdf_link": "http://arxiv.org/pdf/1109.5893v1"
    },
    {
        "title": "Analog readout for optical reservoir computers",
        "authors": [
            "Anteo Smerieri",
            "FranÃ§ois Duport",
            "Yvan Paquot",
            "Benjamin Schrauwen",
            "Marc Haelterman",
            "Serge Massar"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  Reservoir computing is a new, powerful and flexible machine learning\ntechnique that is easily implemented in hardware. Recently, by using a\ntime-multiplexed architecture, hardware reservoir computers have reached\nperformance comparable to digital implementations. Operating speeds allowing\nfor real time information operation have been reached using optoelectronic\nsystems. At present the main performance bottleneck is the readout layer which\nuses slow, digital postprocessing. We have designed an analog readout suitable\nfor time-multiplexed optoelectronic reservoir computers, capable of working in\nreal time. The readout has been built and tested experimentally on a standard\nbenchmark task. Its performance is better than non-reservoir methods, with\nample room for further improvement. The present work thereby overcomes one of\nthe major limitations for the future development of hardware reservoir\ncomputers.\n",
        "pdf_link": "http://arxiv.org/pdf/1209.3129v1"
    },
    {
        "title": "Toward Biochemical Probabilistic Computation",
        "authors": [
            "Jacques Droulez",
            "David Colliaux",
            "Audrey Houillon",
            "Pierre BessiÃ¨re"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Living organisms survive and multiply even though they have uncertain and\nincomplete information about their environment and imperfect models to predict\nthe consequences of their actions. Bayesian models have been proposed to face\nthis challenge. Indeed, Bayesian inference is a way to do optimal reasoning\nwhen only uncertain and incomplete information is available. Various\nperceptive, sensory-motor, and cognitive functions have been successfully\nmodeled this way. However, the biological mechanisms allowing animals and\nhumans to represent and to compute probability distributions are not known. It\nhas been proposed that neurons and assemblies of neurons could be the\nappropriate scale to search for clues to probabilistic reasoning. In contrast,\nin this paper, we propose that interacting populations of macromolecules and\ndiffusible messengers can perform probabilistic computation. This suggests that\nprobabilistic reasoning, based on cellular signaling pathways, is a fundamental\nskill of living organisms available to the simplest unicellular organisms as\nwell as the most complex brains.\n",
        "pdf_link": "http://arxiv.org/pdf/1511.02623v1"
    },
    {
        "title": "A Novel Molecular Communication System Using Acids, Bases and Hydrogen\n  Ions",
        "authors": [
            "Nariman Farsad",
            "Andrea Goldsmith"
        ],
        "category": "cs.ET",
        "published_year": "2015",
        "summary": "  Concentration modulation, whereby information is encoded in the concentration\nlevel of chemicals, is considered. One of the main challenges with such systems\nis the limited control the transmitter has on the concentration level at the\nreceiver. For example, concentration cannot be directly decreased by the\ntransmitter, and the decrease in concentration over time occurs solely due to\ntransport mechanisms such as diffusion. This can result in inter-symbol\ninterference (ISI), which can have degrading effects on performance. In this\nwork, a new and novel scheme is proposed that uses the transmission of acids,\nbases, and the concentration of hydrogen ions for carrying information. By\nemploying this technique, the concentration of hydrogen ions at the receiver\ncan be both increased and decreased through the sender's transmissions. This\nenables novel ISI mitigation schemes as well as the possibility to form a wider\narray of signal patterns at the receiver.\n",
        "pdf_link": "http://arxiv.org/pdf/1511.08957v1"
    },
    {
        "title": "A Characterization of the DNA Data Storage Channel",
        "authors": [
            "Reinhard Heckel",
            "Gediminas Mikutis",
            "Robert N. Grass"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Owing to its longevity and enormous information density, DNA, the molecule\nencoding biological information, has emerged as a promising archival storage\nmedium. However, due to technological constraints, data can only be written\nonto many short DNA molecules that are stored in an unordered way, and can only\nbe read by sampling from this DNA pool. Moreover, imperfections in writing\n(synthesis), reading (sequencing), storage, and handling of the DNA, in\nparticular amplification via PCR, lead to a loss of DNA molecules and induce\nerrors within the molecules. In order to design DNA storage systems, a\nqualitative and quantitative understanding of the errors and the loss of\nmolecules is crucial. In this paper, we characterize those error probabilities\nby analyzing data from our own experiments as well as from experiments of two\ndifferent groups. We find that errors within molecules are mainly due to\nsynthesis and sequencing, while imperfections in handling and storage lead to a\nsignificant loss of sequences. The aim of our study is to help guide the design\nof future DNA data storage systems by providing a quantitative and qualitative\nunderstanding of the DNA data storage channel.\n",
        "pdf_link": "http://arxiv.org/pdf/1803.03322v1"
    },
    {
        "title": "A New Simulation Algorithm for Absorbing Receiver in Molecular\n  Communication",
        "authors": [
            "Yiran Wang",
            "Adam Noel",
            "Nan Yang"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The simulation of diffusion-based molecular communication systems with\nabsorbing receivers often requires a high computational complexity to produce\naccurate results. In this work, a new a priori Monte Carlo (APMC) algorithm is\nproposed to precisely simulate the molecules absorbed at a spherical receiver\nwhen the simulation time step length is relatively large. This algorithm\naddresses the limitations of the current refined Monte Carlo (RMC) algorithm,\nsince the RMC algorithm provides accurate simulation only for a relatively\nsmall time step length. The APMC algorithm is demonstrated to achieve a higher\nsimulation efficiency than the existing algorithms by finding that the APMC\nalgorithm, for a relatively large time step length, absorbs the fraction of\nmolecules expected by analysis, while other algorithms do not.\n",
        "pdf_link": "http://arxiv.org/pdf/1803.04638v1"
    },
    {
        "title": "Feature extraction without learning in an analog Spatial Pooler\n  memristive-CMOS circuit design of Hierarchical Temporal Memory",
        "authors": [
            "Olga Krestinskaya",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Hierarchical Temporal Memory (HTM) is a neuromorphic algorithm that emulates\nsparsity, hierarchy and modularity resembling the working principles of\nneocortex. Feature encoding is an important step to create sparse binary\npatterns. This sparsity is introduced by the binary weights and random weight\nassignment in the initialization stage of the HTM. We propose the alternative\ndeterministic method for the HTM initialization stage, which connects the HTM\nweights to the input data and preserves natural sparsity of the input\ninformation. Further, we introduce the hardware implementation of the\ndeterministic approach and compare it to the traditional HTM and existing\nhardware implementation. We test the proposed approach on the face recognition\nproblem and show that it outperforms the conventional HTM approach.\n",
        "pdf_link": "http://arxiv.org/pdf/1803.05131v1"
    },
    {
        "title": "Neuron inspired data encoding memristive multi-level memory cell",
        "authors": [
            "Aidana Irmanova",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Mapping neuro-inspired algorithms to sensor backplanes of on-chip hardware\nrequire shifting the signal processing from digital to the analog domain,\ndemanding memory technologies beyond conventional CMOS binary storage units.\nUsing memristors for building analog data storage is one of the promising\napproaches amongst emerging non-volatile memory technologies. Recently, a\nmemristive multi-level memory (MLM) cell for storing discrete analog values has\nbeen developed in which memory system is implemented combining memristors in\nvoltage divider configuration. In given example, the memory cell of 3 sub-cells\nwith a memristor in each was programmed to store ternary bits which overall\nachieved 10 and 27 discrete voltage levels. However, for further use of\nproposed memory cell in analog signal processing circuits data encoder is\nrequired to generate control voltages for programming memristors to store\ndiscrete analog values. In this paper, we present the design and performance\nanalysis of data encoder that generates write pattern signals for 10 level\nmemristive memory.\n",
        "pdf_link": "http://arxiv.org/pdf/1803.05132v1"
    },
    {
        "title": "Analog simulator of integro-differential equations with classical\n  memristors",
        "authors": [
            "G. Alvarado Barrios",
            "J. C. Retamal",
            "E. Solano",
            "M. Sanz"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  An analog computer makes use of continuously changeable quantities of a\nsystem, such as its electrical, mechanical, or hydraulic properties, to solve a\ngiven problem. While these devices are usually computationally more powerful\nthan their digital counterparts, they suffer from analog noise which does not\nallow for error control. We will focus on analog computers based on active\nelectrical networks comprised of resistors, capacitors, and operational\namplifiers which are capable of simulating any linear ordinary differential\nequation. However, the class of nonlinear dynamics they can solve is limited.\nIn this work, by adding memristors to the electrical network, we show that the\nanalog computer can simulate a large variety of linear and nonlinear\nintegro-differential equations by carefully choosing the conductance and the\ndynamics of the memristor state variable. To the best of our knowledge, this is\nthe first time that circuits based on memristors are proposed for simulations.\nWe study the performance of these analog computers by simulating\nintegro-differential models related to fluid dynamics, nonlinear Volterra\nequations for population growth, and quantum models describing non-Markovian\nmemory effects, among others. Finally, we perform stability tests by\nconsidering imperfect analog components, obtaining robust solutions with up to\n$13\\%$ relative error for relevant timescales.\n",
        "pdf_link": "http://arxiv.org/pdf/1803.05945v3"
    },
    {
        "title": "Scalable photonic reinforcement learning by time-division multiplexing\n  of laser chaos",
        "authors": [
            "Makoto Naruse",
            "Takatomo Mihana",
            "Hirokazu Hori",
            "Hayato Saigo",
            "Kazuya Okamura",
            "Mikio Hasegawa",
            "Atsushi Uchida"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Reinforcement learning involves decision making in dynamic and uncertain\nenvironments and constitutes a crucial element of artificial intelligence. In\nour previous work, we experimentally demonstrated that the ultrafast chaotic\noscillatory dynamics of lasers can be used to solve the two-armed bandit\nproblem efficiently, which requires decision making concerning a class of\ndifficult trade-offs called the exploration-exploitation dilemma. However, only\ntwo selections were employed in that research; thus, the scalability of the\nlaser-chaos-based reinforcement learning should be clarified. In this study, we\ndemonstrated a scalable, pipelined principle of resolving the multi-armed\nbandit problem by introducing time-division multiplexing of chaotically\noscillated ultrafast time-series. The experimental demonstrations in which\nbandit problems with up to 64 arms were successfully solved are presented in\nthis report. Detailed analyses are also provided that include performance\ncomparisons among laser chaos signals generated in different physical\nconditions, which coincide with the diffusivity inherent in the time series.\nThis study paves the way for ultrafast reinforcement learning by taking\nadvantage of the ultrahigh bandwidths of light wave and practical enabling\ntechnologies.\n",
        "pdf_link": "http://arxiv.org/pdf/1803.09425v1"
    },
    {
        "title": "Stress-testing memcomputing on hard combinatorial optimization problems",
        "authors": [
            "Forrest Sheldon",
            "Pietro Cicotti",
            "Fabio L. Traversa",
            "Massimiliano Di Ventra"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Memcomputing is a novel paradigm of computation that utilizes dynamical\nelements with memory to both store and process information on the same physical\nlocation. Its building blocks can be fabricated in hardware with standard\nelectronic circuits, thus offering a path to its practical realization. In\naddition, since memcomputing is based on non-quantum elements, the equations of\nmotion describing these machines can be simulated efficiently on standard\ncomputers. In fact, it was recently realized that memcomputing, and in\nparticular its digital (hence scalable) version, when simulated on a classical\nmachine provides a significant speed-up over state-of-the-art algorithms on a\nvariety of non-convex problems. Here, we stress-test the capabilities of this\napproach on finding approximate solutions to hard combinatorial optimization\nproblems. These fall into a class which is known to require exponentially\ngrowing resources in the worst cases, even to generate approximations. We\nrecently showed that in a region where state of the art algorithms demonstrate\nthis exponential growth, simulations of digital memcomputing machines performed\nusing the Falcon$^\\copyright$ simulator of MemComputing, Inc. only require time\nand memory resources that scale linearly. These results are extended in a\nstress-test up to $64\\times10^6$ variables (corresponding to about 1 billion\nliterals), namely the largest case that we could fit on a single node with 128\nGB of DRAM. Since memcomputing can be applied to a wide variety of optimization\nproblems, this stress test shows the considerable advantage of\nnon-combinatorial, physics-inspired approaches over standard combinatorial\nones.\n",
        "pdf_link": "http://arxiv.org/pdf/1807.00107v1"
    },
    {
        "title": "Global optimization of spin Hamiltonians with gain-dissipative systems",
        "authors": [
            "Kirill P. Kalinin",
            "Natalia G. Berloff"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Recently, several platforms were proposed and demonstrated a\nproof-of-principle for finding the global minimum of the spin Hamiltonians such\nas the Ising and XY models using gain-dissipative quantum and classical\nsystems. The implementation of dynamical adjustment of the gain and coupling\nstrengths has been established as a vital feedback mechanism for analog\nHamiltonian physical systems that aim to simulate spin Hamiltonians. Based on\nthe principle of operation of such simulators we develop a novel class of\ngain-dissipative algorithms for global optimisation of NP-hard problems and\nshow its performance in comparison with the classical global optimisation\nalgorithms. These systems can be used to study the ground state and statistical\nproperties of spin systems and as a direct benchmark for the performance\ntesting of the gain-dissipative physical simulators. The estimates of the time\noperation of the physical implementation of the gain-dissipative simulators for\nlarge matrices show a possible speed-up of the several orders of magnitude in\ncomparison with classical computations.\n",
        "pdf_link": "http://arxiv.org/pdf/1807.00699v1"
    },
    {
        "title": "Neuro-memristive Circuits for Edge Computing: A review",
        "authors": [
            "Olga Krestinskaya",
            "Alex Pappachen James",
            "Leon O. Chua"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The volume, veracity, variability, and velocity of data produced from the\never-increasing network of sensors connected to Internet pose challenges for\npower management, scalability, and sustainability of cloud computing\ninfrastructure. Increasing the data processing capability of edge computing\ndevices at lower power requirements can reduce several overheads for cloud\ncomputing solutions. This paper provides the review of neuromorphic\nCMOS-memristive architectures that can be integrated into edge computing\ndevices. We discuss why the neuromorphic architectures are useful for edge\ndevices and show the advantages, drawbacks and open problems in the field of\nneuro-memristive circuits for edge computing.\n",
        "pdf_link": "http://arxiv.org/pdf/1807.00962v2"
    },
    {
        "title": "Efficient ConvNets for Analog Arrays",
        "authors": [
            "Malte J. Rasch",
            "Tayfun Gokmen",
            "Mattia Rigotti",
            "Wilfried Haensch"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Analog arrays are a promising upcoming hardware technology with the potential\nto drastically speed up deep learning. Their main advantage is that they\ncompute matrix-vector products in constant time, irrespective of the size of\nthe matrix. However, early convolution layers in ConvNets map very unfavorably\nonto analog arrays, because kernel matrices are typically small and the\nconstant time operation needs to be sequentially iterated a large number of\ntimes, reducing the speed up advantage for ConvNets. Here, we propose to\nreplicate the kernel matrix of a convolution layer on distinct analog arrays,\nand randomly divide parts of the compute among them, so that multiple kernel\nmatrices are trained in parallel. With this modification, analog arrays execute\nConvNets with an acceleration factor that is proportional to the number of\nkernel matrices used per layer (here tested 16-128). Despite having more free\nparameters, we show analytically and in numerical experiments that this\nconvolution architecture is self-regularizing and implicitly learns similar\nfilters across arrays. We also report superior performance on a number of\ndatasets and increased robustness to adversarial attacks. Our investigation\nsuggests to revise the notion that mixed analog-digital hardware is not\nsuitable for ConvNets.\n",
        "pdf_link": "http://arxiv.org/pdf/1807.01356v1"
    },
    {
        "title": "DNA Computing for Combinational Logic",
        "authors": [
            "Chuan Zhang",
            "Lulu Ge",
            "Yuchen Zhuang",
            "Ziyuan Shen",
            "Zhiwei Zhong",
            "Zaichen Zhang",
            "Xiaohu You"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  With the progressive scale-down of semiconductor's feature size, people are\nlooking forward to More Moore and More than Moore. In order to offer a possible\nalternative implementation process, people are trying to figure out a feasible\ntransfer from silicon to molecular computing. Such transfer lies on bio-based\nmodules programming with computer-like logic, aiming at realizing the Turing\nmachine. To accomplish this, the DNA-based combinational logic is inevitably\nthe first step we have taken care of. This timely overview paper introduces\ncombinational logic synthesized in DNA computing from both analog and digital\nperspectives separately. State-of-the-art research progress is summarized for\ninterested readers to quick understand DNA computing, initiate discussion on\nexisting techniques and inspire innovation solutions. We hope this paper can\npave the way for the future DNA computing synthesis.\n",
        "pdf_link": "http://arxiv.org/pdf/1807.02010v1"
    },
    {
        "title": "Reservoir Computing Universality With Stochastic Inputs",
        "authors": [
            "Lukas Gonon",
            "Juan-Pablo Ortega"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The universal approximation properties with respect to $L ^p $-type criteria\nof three important families of reservoir computers with stochastic\ndiscrete-time semi-infinite inputs is shown. First, it is proved that linear\nreservoir systems with either polynomial or neural network readout maps are\nuniversal. More importantly, it is proved that the same property holds for two\nfamilies with linear readouts, namely, trigonometric state-affine systems and\necho state networks, which are the most widely used reservoir systems in\napplications. The linearity in the readouts is a key feature in supervised\nmachine learning applications. It guarantees that these systems can be used in\nhigh-dimensional situations and in the presence of large datasets. The $L ^p $\ncriteria used in this paper allow the formulation of universality results that\ndo not necessarily impose almost sure uniform boundedness in the inputs or the\nfading memory property in the filter that needs to be approximated.\n",
        "pdf_link": "http://arxiv.org/pdf/1807.02621v1"
    },
    {
        "title": "Perceptrons from Memristors",
        "authors": [
            "Francisco Silva",
            "Mikel Sanz",
            "JoÃ£o Seixas",
            "Enrique Solano",
            "Yasser Omar"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Memristors, resistors with memory whose outputs depend on the history of\ntheir inputs, have been used with success in neuromorphic architectures,\nparticularly as synapses and non-volatile memories. However, to the best of our\nknowledge, no model for a network in which both the synapses and the neurons\nare implemented using memristors has been proposed so far. In the present work\nwe introduce models for single and multilayer perceptrons based exclusively on\nmemristors. We adapt the delta rule to the memristor-based single-layer\nperceptron and the backpropagation algorithm to the memristor-based multilayer\nperceptron. Our results show that both perform as expected for perceptrons,\nincluding satisfying Minsky-Papert's theorem. As a consequence of the Universal\nApproximation Theorem, they also show that memristors are universal function\napproximators. By using memristors for both the neurons and the synapses, our\nmodels pave the way for novel memristor-based neural network architectures and\nalgorithms. A neural network based on memristors could show advantages in terms\nof energy conservation and open up possibilities for other learning systems to\nbe adapted to a memristor-based paradigm, both in the classical and quantum\nlearning realms.\n",
        "pdf_link": "http://arxiv.org/pdf/1807.04912v2"
    },
    {
        "title": "PCNNA: A Photonic Convolutional Neural Network Accelerator",
        "authors": [
            "Armin Mehrabian",
            "Yousra Al-Kabani",
            "Volker J Sorger",
            "Tarek El-Ghazawi"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Convolutional Neural Networks (CNN) have been the centerpiece of many\napplications including but not limited to computer vision, speech processing,\nand Natural Language Processing (NLP). However, the computationally expensive\nconvolution operations impose many challenges to the performance and\nscalability of CNNs. In parallel, photonic systems, which are traditionally\nemployed for data communication, have enjoyed recent popularity for data\nprocessing due to their high bandwidth, low power consumption, and\nreconfigurability. Here we propose a Photonic Convolutional Neural Network\nAccelerator (PCNNA) as a proof of concept design to speedup the convolution\noperation for CNNs. Our design is based on the recently introduced silicon\nphotonic microring weight banks, which use broadcast-and-weight protocol to\nperform Multiply And Accumulate (MAC) operation and move data through layers of\na neural network. Here, we aim to exploit the synergy between the inherent\nparallelism of photonics in the form of Wavelength Division Multiplexing (WDM)\nand sparsity of connections between input feature maps and kernels in CNNs.\nWhile our full system design offers up to more than 3 orders of magnitude\nspeedup in execution time, its optical core potentially offers more than 5\norder of magnitude speedup compared to state-of-the-art electronic\ncounterparts.\n",
        "pdf_link": "http://arxiv.org/pdf/1807.08792v1"
    },
    {
        "title": "Pareto-Optimization Framework for Automated Network-on-Chip Design",
        "authors": [
            "Tzyy-Juin Kao",
            "Wolfgang Fink"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  With the advent of multi-core processors, network-on-chip design has been key\nin addressing network performances, such as bandwidth, power consumption, and\ncommunication delays when dealing with on-chip communication between the\nincreasing number of processor cores. As the numbers of cores increase, network\ndesign becomes more complex. Therefore, there is a critical need in soliciting\ncomputer aid in determining network configurations that afford optimal\nperformance given resources and design constraints. We propose a\nPareto-optimization framework that explores the space of possible network\nconfigurations to determine optimal network latencies, power consumption, and\nthe corresponding link allocations. For a given number of routers, average\nnetwork latency and power consumption as example performance objectives can be\ndisplayed in form of Pareto-optimal fronts, thus not only offering a design\ntool, but also enabling trade-off studies.\n",
        "pdf_link": "http://arxiv.org/pdf/1807.11607v1"
    },
    {
        "title": "Spin-Orbit Torque Devices for Hardware Security: From Deterministic to\n  Probabilistic Regime",
        "authors": [
            "Satwik Patnaik",
            "Nikhil Rangarajan",
            "Johann Knechtel",
            "Ozgur Sinanoglu",
            "Shaloo Rakheja"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Protecting intellectual property (IP) has become a serious challenge for chip\ndesigners. Most countermeasures are tailored for CMOS integration and tend to\nincur excessive overheads, resulting from additional circuitry or device-level\nmodifications. On the other hand, power density is a critical concern for\nsub-50 nm nodes, necessitating alternate design concepts. Although initially\ntailored for error-tolerant applications, imprecise computing has gained\ntraction as a general-purpose design technique. Emerging devices are currently\nbeing explored to implement ultra-low-power circuits for inexact computing\napplications. In this paper, we quantify the security threats of imprecise\ncomputing using emerging devices. More specifically, we leverage the innate\npolymorphism and tunable stochastic behavior of spin-orbit torque (SOT)\ndevices, particularly, the giant spin-Hall effect (GSHE) switch. We enable IP\nprotection (by means of logic locking and camouflaging) simultaneously for\ndeterministic and probabilistic computing, directly at the GSHE device level.\nWe conduct a comprehensive security analysis using state-of-the-art Boolean\nsatisfiability (SAT) attacks; this study demonstrates the superior resilience\nof our GSHE primitive when tailored for deterministic computing. We also\ndemonstrate how probabilistic computing can thwart most, if not all, existing\nSAT attacks. Based on this finding, we propose an attack scheme called\nprobabilistic SAT (PSAT) which can bypass the defense offered by logic locking\nand camouflaging for imprecise computing schemes. Further, we illustrate how\ncareful application of our GSHE primitive can remain secure even on the\napplication of the PSAT attack. Finally, we also discuss side-channel attacks\nand invasive monitoring, which are arguably even more concerning threats than\nSAT attacks.\n",
        "pdf_link": "http://arxiv.org/pdf/1904.00421v1"
    },
    {
        "title": "A Parallel Bitstream Generator for Stochastic Computing",
        "authors": [
            "Yawen Zhang",
            "Runsheng Wang",
            "Xinyue Zhang",
            "Zherui Zhang",
            "Jiahao Song",
            "Zuodong Zhang",
            "Yuan Wang",
            "Ru Huang"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Stochastic computing (SC) presents high error tolerance and low hardware\ncost, and has great potential in applications such as neural networks and image\nprocessing. However, the bitstream generator, which converts a binary number to\nbitstreams, occupies a large area and energy consumption, thus weakening the\nsuperiority of SC. In this paper, we propose a novel technique for generating\nbitstreams in parallel, which needs only one clock for conversion and\nsignificantly reduces the hardware cost. Synthesis results demonstrate that the\nproposed parallel bitstream generator improves 2.5x area and 712x energy\nconsumption.\n",
        "pdf_link": "http://arxiv.org/pdf/1904.09554v1"
    },
    {
        "title": "Joint Compressed Sensing and Manipulation of Wireless Emissions with\n  Intelligent Surfaces",
        "authors": [
            "Christos Liaskos",
            "Ageliki Tsioliaridou",
            "Alexandros Pitilakis",
            "George Pirialakos",
            "Odysseas Tsilipakos",
            "Anna Tasolamprou",
            "Nikolaos Kantartzis",
            "Sotiris Ioannidis",
            "Maria Kafesaki",
            "Andreas Pitsillides",
            "Ian Akyildiz"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Programmable, intelligent surfaces can manipulate electromagnetic waves\nimpinging upon them, producing arbitrarily shaped reflection, refraction and\ndiffraction, to the benefit of wireless users. Moreover, in their recent form\nof HyperSurfaces, they have acquired inter-networking capabilities, enabling\nthe Internet of Material Properties with immense potential in wireless\ncommunications. However, as with any system with inputs and outputs, accurate\nsensing of the impinging wave attributes is imperative for programming\nHyperSurfaces to obtain a required response. Related solutions include field\nnano-sensors embedded within HyperSurfaces to perform minute measurements over\nthe area of the HyperSurface, as well as external sensing systems. The present\nwork proposes a sensing system that can operate without such additional\nhardware. The novel scheme programs the HyperSurface to perform compressed\nsensing of the impinging wave via simple one-antenna power measurements. The\nHyperSurface can jointly be programmed for both wave sensing and wave\nmanipulation duties at the same time. Evaluation via simulations validates the\nconcept and highlight its promising potential.\n",
        "pdf_link": "http://arxiv.org/pdf/1904.10670v1"
    },
    {
        "title": "GPU-based Ising Computing for Solving Balanced Min-Cut Graph\n  Partitioning Problem",
        "authors": [
            "Chase Cook",
            "Wentian Jin",
            "Sheldon X. -D. Tan"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Ising computing provides a new computing paradigm for many hard combinatorial\noptimization problems. Ising computing essentially tries to solve the quadratic\nunconstrained binary optimization problem, which is also described by the Ising\nspin glass model and is also the basis for so-called Quantum Annealing\ncomputers. In this work, we propose a novel General Purpose Graphics Processing\nUnit (GPGPU) solver for the balanced min-cut graph partitioning problem, which\nhas many applications in the area of design automation and others. Ising model\nsolvers for the balanced min-cut partitioning problem have been proposed in the\npast. However, they have rarely been demonstrated in existing quantum computers\nfor many meaningful problem sizes. One difficulty is the fact that the\nbalancing constraint in the balanced min-cut problem can result in a complete\ngraph in the Ising model, which makes each local update a global update. Such\nglobal update from each GPU thread will diminish the efficiency of GPU\ncomputing, which favors many localized memory accesses for each thread. To\nmitigate this problem, we propose an novel Global Decoupled Ising (GDI) model\nand the corresponding annealing algorithm, in which the local update is still\npreserved to maintain the efficiency. As a result, the new Ising solver\nessentially eliminates the need for the fully connected graph and will use a\nmore efficient method to track and update global balance without sacrificing\ncut quality. Experimental results show that the proposed Ising-based min-cut\npartitioning method outperforms the state of art partitioning tool, METIS, on\nG-set graph benchmarks in terms of partitioning quality with similar CPU/GPU\ntimes.\n",
        "pdf_link": "http://arxiv.org/pdf/1908.00210v1"
    },
    {
        "title": "3D-aCortex: An Ultra-Compact Energy-Efficient Neurocomputing Platform\n  Based on Commercial 3D-NAND Flash Memories",
        "authors": [
            "Mohammad Bavandpour",
            "Shubham Sahay",
            "Mohammad Reza Mahmoodi",
            "Dmitri B. Strukov"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  The first contribution of this paper is the development of extremely dense,\nenergy-efficient mixed-signal vector-by-matrix-multiplication (VMM) circuits\nbased on the existing 3D-NAND flash memory blocks, without any need for their\nmodification. Such compatibility is achieved using time-domain-encoded VMM\ndesign. Our detailed simulations have shown that, for example, the 5-bit VMM of\n200-element vectors, using the commercially available 64-layer gate-all-around\nmacaroni-type 3D-NAND memory blocks designed in the 55-nm technology node, may\nprovide an unprecedented area efficiency of 0.14 um2/byte and energy efficiency\nof ~10 fJ/Op, including the input/output and other peripheral circuitry\noverheads. Our second major contribution is the development of 3D-aCortex, a\nmulti-purpose neuromorphic inference processor that utilizes the proposed\n3D-VMM blocks as its core processing units. We have performed rigorous\nperformance simulations of such a processor on both circuit and system levels,\ntaking into account non-idealities such as drain-induced barrier lowering,\ncapacitive coupling, charge injection, parasitics, process variations, and\nnoise. Our modeling of the 3D-aCortex performing several state-of-the-art\nneuromorphic-network benchmarks has shown that it may provide the\nrecord-breaking storage efficiency of 4.34 MB/mm2, the peak energy efficiency\nof 70.43 TOps/J, and the computational throughput up to 10.66 TOps/s. The\nstorage efficiency can be further improved seven-fold by aggressively sharing\nVMM peripheral circuits at the cost of slight decrease in energy efficiency and\nthroughput.\n",
        "pdf_link": "http://arxiv.org/pdf/1908.02472v1"
    },
    {
        "title": "Addressing Limited Weight Resolution in a Fully Optical Neuromorphic\n  Reservoir Computing Readout",
        "authors": [
            "Chonghuai Ma",
            "Floris Laporte",
            "Joni Dambre",
            "Peter Bienstman"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Using optical hardware for neuromorphic computing has become more and more\npopular recently due to its efficient high-speed data processing capabilities\nand low power consumption. However, there are still some remaining obstacles to\nrealizing the vision of a completely optical neuromorphic computer. One of them\nis that, depending on the technology used, optical weighting elements may not\nshare the same resolution as in the electrical domain. Moreover, noise and\ndrift are important considerations as well. In this article, we investigate a\nnew method for improving the performance of optical weighting, even in the\npresence of noise and in the case of very low resolution. Even with only 8 to\n32 levels of resolution, the method can outperform the naive traditional\nlow-resolution weighting by several orders of magnitude in terms of bit error\nrate and can deliver performance very close to full-resolution weighting\nelements, also in noisy environments.\n",
        "pdf_link": "http://arxiv.org/pdf/1908.02728v1"
    },
    {
        "title": "Implications of Quantum Computing for Artificial Intelligence alignment\n  research",
        "authors": [
            "Jaime Sevilla",
            "Pablo Moreno"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  We explain some key features of quantum computing via three heuristics and\napply them to argue that a deep understanding of quantum computing is unlikely\nto be helpful to address current bottlenecks in Artificial Intelligence\nAlignment. Our argument relies on the claims that Quantum Computing leads to\ncompute overhang instead of algorithmic overhang, and that the difficulties\nassociated with the measurement of quantum states do not invalidate any major\nassumptions of current Artificial Intelligence Alignment research agendas. We\nalso discuss tripwiring, adversarial blinding, informed oversight and side\neffects as possible exceptions.\n",
        "pdf_link": "http://arxiv.org/pdf/1908.07613v3"
    },
    {
        "title": "Design space exploration of Ferroelectric FET based Processing-in-Memory\n  DNN Accelerator",
        "authors": [
            "Insik Yoon",
            "Matthew Jerry",
            "Suman Datta",
            "Arijit Raychowdhury"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  In this letter, we quantify the impact of device limitations on the\nclassification accuracy of an artificial neural network, where the synaptic\nweights are implemented in a Ferroelectric FET (FeFET) based in-memory\nprocessing architecture. We explore a design-space consisting of the resolution\nof the analog-to-digital converter, number of bits per FeFET cell, and the\nneural network depth. We show how the system architecture, training models and\noverparametrization can address some of the device limitations.\n",
        "pdf_link": "http://arxiv.org/pdf/1908.07942v1"
    },
    {
        "title": "A Machine Learning Accelerator In-Memory for Energy Harvesting",
        "authors": [
            "Salonik Resch",
            "S. Karen Khatamifard",
            "Zamshed Iqbal Chowdhury",
            "Masoud Zabihi",
            "Zhengyang Zhao",
            "Jian-Ping Wang",
            "Sachin S. Sapatnekar",
            "Ulya R. Karpuzcu"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  There is increasing demand to bring machine learning capabilities to low\npower devices. By integrating the computational power of machine learning with\nthe deployment capabilities of low power devices, a number of new applications\nbecome possible. In some applications, such devices will not even have a\nbattery, and must rely solely on energy harvesting techniques. This puts\nextreme constraints on the hardware, which must be energy efficient and capable\nof tolerating interruptions due to power outages. Here, as a representative\nexample, we propose an in-memory support vector machine learning accelerator\nutilizing non-volatile spintronic memory. The combination of\nprocessing-in-memory and non-volatility provides a key advantage in that\nprogress is effectively saved after every operation. This enables instant shut\ndown and restart capabilities with minimal overhead. Additionally, the\noperations are highly energy efficient leading to low power consumption.\n",
        "pdf_link": "http://arxiv.org/pdf/1908.11373v1"
    },
    {
        "title": "An Ultra-Efficient Memristor-Based DNN Framework with Structured Weight\n  Pruning and Quantization Using ADMM",
        "authors": [
            "Geng Yuan",
            "Xiaolong Ma",
            "Caiwen Ding",
            "Sheng Lin",
            "Tianyun Zhang",
            "Zeinab S. Jalali",
            "Yilong Zhao",
            "Li Jiang",
            "Sucheta Soundarajan",
            "Yanzhi Wang"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  The high computation and memory storage of large deep neural networks (DNNs)\nmodels pose intensive challenges to the conventional Von-Neumann architecture,\nincurring substantial data movements in the memory hierarchy. The memristor\ncrossbar array has emerged as a promising solution to mitigate the challenges\nand enable low-power acceleration of DNNs. Memristor-based weight pruning and\nweight quantization have been seperately investigated and proven effectiveness\nin reducing area and power consumption compared to the original DNN model.\nHowever, there has been no systematic investigation of memristor-based\nneuromorphic computing (NC) systems considering both weight pruning and weight\nquantization. In this paper, we propose an unified and systematic\nmemristor-based framework considering both structured weight pruning and weight\nquantization by incorporating alternating direction method of multipliers\n(ADMM) into DNNs training. We consider hardware constraints such as crossbar\nblocks pruning, conductance range, and mismatch between weight value and real\ndevices, to achieve high accuracy and low power and small area footprint. Our\nframework is mainly integrated by three steps, i.e., memristor-based ADMM\nregularized optimization, masked mapping and retraining. Experimental results\nshow that our proposed framework achieves 29.81X (20.88X) weight compression\nratio, with 98.38% (96.96%) and 98.29% (97.47%) power and area reduction on\nVGG-16 (ResNet-18) network where only have 0.5% (0.76%) accuracy loss, compared\nto the original DNN models. We share our models at link http://bit.ly/2Jp5LHJ.\n",
        "pdf_link": "http://arxiv.org/pdf/1908.11691v1"
    },
    {
        "title": "Mapping Spiking Neural Networks to Neuromorphic Hardware",
        "authors": [
            "Adarsha Balaji",
            "Anup Das",
            "Yuefeng Wu",
            "Khanh Huynh",
            "Francesco Dell'Anna",
            "Giacomo Indiveri",
            "Jeffrey L. Krichmar",
            "Nikil Dutt",
            "Siebren Schaafsma",
            "Francky Catthoor"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Neuromorphic hardware platforms implement biological neurons and synapses to\nexecute spiking neural networks (SNNs) in an energy-efficient manner. We\npresent SpiNeMap, a design methodology to map SNNs to crossbar-based\nneuromorphic hardware, minimizing spike latency and energy consumption.\nSpiNeMap operates in two steps: SpiNeCluster and SpiNePlacer. SpiNeCluster is a\nheuristic-based clustering technique to partition SNNs into clusters of\nsynapses, where intracluster local synapses are mapped within crossbars of the\nhardware and inter-cluster global synapses are mapped to the shared\ninterconnect. SpiNeCluster minimizes the number of spikes on global synapses,\nwhich reduces spike congestion on the shared interconnect, improving\napplication performance. SpiNePlacer then finds the best placement of local and\nglobal synapses on the hardware using a meta-heuristic-based approach to\nminimize energy consumption and spike latency. We evaluate SpiNeMap using\nsynthetic and realistic SNNs on the DynapSE neuromorphic hardware. We show that\nSpiNeMap reduces average energy consumption by 45% and average spike latency by\n21%, compared to state-of-the-art techniques.\n",
        "pdf_link": "http://arxiv.org/pdf/1909.01843v1"
    },
    {
        "title": "Parallel fault-tolerant programming of an arbitrary feedforward photonic\n  network",
        "authors": [
            "Sunil Pai",
            "Ian A. D. Williamson",
            "Tyler W. Hughes",
            "Momchil Minkov",
            "Olav Solgaard",
            "Shanhui Fan",
            "David A. B. Miller"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Reconfigurable photonic mesh networks of tunable beamsplitter nodes can\nlinearly transform $N$-dimensional vectors representing input modal amplitudes\nof light for applications such as energy-efficient machine learning hardware,\nquantum information processing, and mode demultiplexing. Such photonic meshes\nare typically programmed and/or calibrated by tuning or characterizing each\nbeam splitter one-by-one, which can be time-consuming and can limit scaling to\nlarger meshes. Here we introduce a graph-topological approach that defines the\ngeneral class of feedforward networks commonly used in such applications and\nidentifies columns of non-interacting nodes that can be adjusted\nsimultaneously. By virtue of this approach, we can calculate the necessary\ninput vectors to program entire columns of nodes in parallel by simultaneously\nnullifying the power in one output of each node via optoelectronic feedback\nonto adjustable phase shifters or couplers. This parallel nullification\napproach is fault-tolerant to fabrication errors, requiring no prior knowledge\nor calibration of the node parameters, and can reduce the programming time by a\nfactor of order $N$ to being proportional to the optical depth (or number of\nnode columns in the device). As a demonstration, we simulate our programming\nprotocol on a feedforward optical neural network model trained to classify\nhandwritten digit images from the MNIST dataset with up to 98% validation\naccuracy.\n",
        "pdf_link": "http://arxiv.org/pdf/1909.06179v1"
    },
    {
        "title": "Support Vector Machines on Noisy Intermediate Scale Quantum Computers",
        "authors": [
            "Jiaying Yang",
            "Ahsan Javed Awan",
            "Gemma Vall-Llosera"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Support vector machine algorithms are considered essential for the\nimplementation of automation in a radio access network. Specifically, they are\ncritical in the prediction of the quality of user experience for video\nstreaming based on device and network-level metrics. Quantum SVM is the quantum\nanalogue of the classical SVM algorithm, which utilizes the properties of\nquantum computers to speed up the algorithm exponentially. In this work, we\nderive an optimized preprocessing unit for a quantum SVM that allows\nclassifying any two-dimensional datasets that are linearly separable. We\nfurther provide a result readout method of the kernel matrix generation circuit\nto avoid quantum tomography that, in turn, reduces the quantum circuit depth.\nWe also derive a quantum SVM system based on an optimized HHL quantum circuit\nwith reduced circuit depth.\n",
        "pdf_link": "http://arxiv.org/pdf/1909.11988v1"
    },
    {
        "title": "Polaritonic neuromorphic computing outperforms linear classifiers",
        "authors": [
            "D. Ballarini",
            "A. Gianfrate",
            "R. Panico",
            "A. Opala",
            "S. Ghosh",
            "L. Dominici",
            "V. Ardizzone",
            "M. De Giorgi",
            "G. Lerario",
            "G. Gigli",
            "T. C. H. Liew",
            "M. Matuszewski",
            "D. Sanvitto"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Machine learning software applications are nowadays ubiquitous in many fields\nof science and society for their outstanding capability of solving\ncomputationally vast problems like the recognition of patterns and regularities\nin big datasets. One of the main goals of research is the realization of a\nphysical neural network able to perform data processing in a much faster and\nenergy-efficient way than the state-of-the-art technology. Here we show that\nlattices of exciton-polariton condensates accomplish neuromorphic computing\nusing fast optical nonlinearities and with lower error rate than any previous\nhardware implementation. We demonstrate that our neural network significantly\nincreases the recognition efficiency compared to the linear classification\nalgorithms on one of the most widely used benchmarks, the MNIST problem,\nshowing a concrete advantage from the integration of optical systems in\nreservoir computing architectures.\n",
        "pdf_link": "http://arxiv.org/pdf/1911.02923v1"
    },
    {
        "title": "Reversible Hardware for Acoustic Communications",
        "authors": [
            "Harun Siljak",
            "Julien de Rosny",
            "Mathias Fink"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Reversible computation has been recognised as a potential solution to the\ntechnological bottleneck in the future of computing machinery. Rolf Landauer\ndetermined the lower limit for power dissipation in computation and noted that\ndissipation happens when information is lost, i.e., when a bit is erased. This\nmeant that reversible computation, conserving information conserves energy as\nwell, and as such can operate on arbitrarily small power. There were only a few\napplications and use cases of reversible computing hardware. Here we present a\nnovel reversible computation architecture for time reversal of waves, with an\napplication to sound wave communications. This energy efficient design is also\na natural one, and it allows the use of the same hardware for transmission and\nreception at the time reversal mirror.\n",
        "pdf_link": "http://arxiv.org/pdf/1911.06438v1"
    },
    {
        "title": "Reversible Computation in Wireless Communications",
        "authors": [
            "Harun Siljak"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  This chapter presents the pioneering work in applying reversible computation\nparadigms to wireless communications. These applications range from developing\nreversible hardware architectures for underwater acoustic communications to\nnovel distributed optimisation procedures in large radio-frequency antenna\narrays based on reversing Petri nets. Throughout the chapter, we discuss the\nrationale for introducing reversible computation in the domain of wireless\ncommunications, exploring the inherently reversible properties of communication\nchannels and systems formed by devices in a wireless network.\n",
        "pdf_link": "http://arxiv.org/pdf/1911.09104v1"
    },
    {
        "title": "Implementation of Optical Deep Neural Networks using the Fabry-Perot\n  Interferometer",
        "authors": [
            "Benjamin D. Steel"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Future developments in deep learning applications requiring large datasets\nwill be limited by power and speed limitations of silicon based Von-Neumann\ncomputing architectures. Optical architectures provide a low power and high\nspeed hardware alternative. Recent publications have suggested promising\nimplementations of optical neural networks (ONNs), showing huge orders of\nmagnitude efficiency and speed gains over current state of the art hardware\nalternatives. In this work, the transmission of the Fabry-Perot Interferometer\n(FPI) is proposed as a low power, low footprint activation function unit.\nNumerical simulations of optical CNNs using the FPI based activation functions\nshow accuracies of 98% on the MNIST dataset. An investigation of possible\nphysical implementation of the network shows that an ONN based on current\ntunable FPIs could be slowed by actuation delays, but rapidly developing\noptical hardware fabrication techniques could make an integrated approach using\nthe proposed FPI setups a powerful solution for previously inaccessible deep\nlearning applications.\n",
        "pdf_link": "http://arxiv.org/pdf/1911.10109v2"
    },
    {
        "title": "Oscillator Circuit for Spike Neural Network with Sigmoid Like Activation\n  Function and Firing Rate Coding",
        "authors": [
            "Andrei Velichko",
            "Petr Boriskov"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  The study presents an oscillator circuit for a spike neural network with the\npossibility of firing rate coding and sigmoid-like activation function. The\ncircuit contains a switching element with an S-shaped current-voltage\ncharacteristic and two capacitors; one of the capacitors is shunted by a\ncontrol resistor. The circuit is characterised by a strong dependence of the\nfrequency of relaxation oscillations on the magnitude of the control resistor.\nThe dependence has a sigmoid-like form and we present an analytical method for\ndependence calculation. Finally, we describe the concept of the spike neural\nnetwork architecture with firing rate coding based on the presented circuit for\ncreating neuromorphic devices and artificial intelligence.\n",
        "pdf_link": "http://arxiv.org/pdf/1911.10351v1"
    },
    {
        "title": "Shenjing: A low power reconfigurable neuromorphic accelerator with\n  partial-sum and spike networks-on-chip",
        "authors": [
            "Bo Wang",
            "Jun Zhou",
            "Weng-Fai Wong",
            "Li-Shiuan Peh"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  The next wave of on-device AI will likely require energy-efficient deep\nneural networks. Brain-inspired spiking neural networks (SNN) has been\nidentified to be a promising candidate. Doing away with the need for\nmultipliers significantly reduces energy. For on-device applications, besides\ncomputation, communication also incurs a significant amount of energy and time.\nIn this paper, we propose Shenjing, a configurable SNN architecture which fully\nexposes all on-chip communications to software, enabling software mapping of\nSNN models with high accuracy at low power. Unlike prior SNN architectures like\nTrueNorth, Shenjing does not require any model modification and retraining for\nthe mapping. We show that conventional artificial neural networks (ANN) such as\nmultilayer perceptron, convolutional neural networks, as well as the latest\nresidual neural networks can be mapped successfully onto Shenjing, realizing\nANNs with SNN's energy efficiency. For the MNIST inference problem using a\nmultilayer perceptron, we were able to achieve an accuracy of 96% while\nconsuming just 1.26mW using 10 Shenjing cores.\n",
        "pdf_link": "http://arxiv.org/pdf/1911.10741v1"
    },
    {
        "title": "Energy-efficient stochastic computing with superparamagnetic tunnel\n  junctions",
        "authors": [
            "Matthew W. Daniels",
            "Advait Madhavan",
            "Philippe Talatchian",
            "Alice Mizrahi",
            "Mark D. Stiles"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Superparamagnetic tunnel junctions (SMTJs) have emerged as a competitive,\nrealistic nanotechnology to support novel forms of stochastic computation in\nCMOS-compatible platforms. One of their applications is to generate random\nbitstreams suitable for use in stochastic computing implementations. We\ndescribe a method for digitally programmable bitstream generation based on\npre-charge sense amplifiers. This generator is significantly more energy\nefficient than SMTJ-based bitstream generators that tune probabilities with\nspin currents and a factor of two more efficient than related CMOS-based\nimplementations. The true randomness of this bitstream generator allows us to\nuse them as the fundamental units of a novel neural network architecture. To\ntake advantage of the potential savings, we codesign the algorithm with the\ncircuit, rather than directly transcribing a classical neural network into\nhardware. The flexibility of the neural network mathematics allows us to adapt\nthe network to the explicitly energy efficient choices we make at the device\nlevel. The result is a convolutional neural network design operating at\n$\\approx$ 150 nJ per inference with 97 % performance on MNIST -- a factor of\n1.4 to 7.7 improvement in energy efficiency over comparable proposals in the\nrecent literature.\n",
        "pdf_link": "http://arxiv.org/pdf/1911.11204v2"
    },
    {
        "title": "Quantum Computer: Hello, Music!",
        "authors": [
            "Eduardo R. Miranda"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Quantum computing is emerging as a promising technology, which is built on\nthe principles of subatomic physics. By the time of writing, fully fledged\npractical quantum computers are not widely available. But research and\ndevelopment are advancing rapidly. Various software simulators are already\navailable. And a few companies have already started to provide access to\nquantum hardware via the cloud. These initiatives have enabled experiments with\nquantum computing to tackle some realistic problems in science; e.g., in\nchemistry and cryptography. In spite of continuing progress in developing\nincreasingly more sophisticated hardware and software, research in quantum\ncomputing has been focusing primarily on developing scientific applications. Up\ntill now there has been virtually no research activity aimed at widening the\nrange of applications of this technology beyond science and engineering. In\nparticular applications for the entertainment industry and creative economies.\nThis article introduces a new field of research, which is referred to as\nQuantum Computer Music. This research is aimed at the development of quantum\ncomputing tools and approaches to creating, performing, listening to and\ndistributing music. The article begins with a brief historical background.\nThen, it introduces the notion of algorithmic music and presents two quantum\ncomputer music systems: a singing voice synthesiser and a musical sequencer\nbased on quantum walk. A primer on quantum computing is also given. The chapter\nends with a concluding discussion and advice for further work to develop this\nnew exciting area of research.\n",
        "pdf_link": "http://arxiv.org/pdf/2006.13849v1"
    },
    {
        "title": "Ultra-Low-Power FDSOI Neural Circuits for Extreme-Edge Neuromorphic\n  Intelligence",
        "authors": [
            "Arianna Rubino",
            "Can Livanelioglu",
            "Ning Qiao",
            "Melika Payvand",
            "Giacomo Indiveri"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Recent years have seen an increasing interest in the development of\nartificial intelligence circuits and systems for edge computing applications.\nIn-memory computing mixed-signal neuromorphic architectures provide promising\nultra-low-power solutions for edge-computing sensory-processing applications,\nthanks to their ability to emulate spiking neural networks in real-time. The\nfine-grain parallelism offered by this approach allows such neural circuits to\nprocess the sensory data efficiently by adapting their dynamics to the ones of\nthe sensed signals, without having to resort to the time-multiplexed computing\nparadigm of von Neumann architectures. To reduce power consumption even\nfurther, we present a set of mixed-signal analog/digital circuits that exploit\nthe features of advanced Fully-Depleted Silicon on Insulator (FDSOI)\nintegration processes. Specifically, we explore the options of advanced FDSOI\ntechnologies to address analog design issues and optimize the design of the\nsynapse integrator and of the adaptive neuron circuits accordingly. We present\ncircuit simulation results and demonstrate the circuit's ability to produce\nbiologically plausible neural dynamics with compact designs, optimized for the\nrealization of large-scale spiking neural networks in neuromorphic processors.\n",
        "pdf_link": "http://arxiv.org/pdf/2006.14270v2"
    },
    {
        "title": "Towards analyzing large graphs with quantum annealing and quantum gate\n  computers",
        "authors": [
            "Hannu Reittu",
            "Ville Kotovirta",
            "Lasse LeskelÃ¤",
            "Hannu Rummukainen",
            "Tomi RÃ¤ty"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The use of quantum computing in graph community detection and regularity\nchecking related to Szemeredi's Regularity Lemma (SRL) are demonstrated with\nD-Wave Systems' quantum annealer and simulations. We demonstrate the capability\nof quantum computing in solving hard problems relevant to big data. A new\ncommunity detection algorithm based on SRL is also introduced and tested. In\nworst case scenario of regularity check we use Grover's algorithm and quantum\nphase estimation algorithm, in order to speed-up computations using a quantum\ngate computers.\n",
        "pdf_link": "http://arxiv.org/pdf/2006.16702v1"
    },
    {
        "title": "Artificial Intelligence Accelerators based on Graphene Optoelectronic\n  Devices",
        "authors": [
            "Weilu Gao",
            "Cunxi Yu",
            "Ruiyang Chen"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Optical and optoelectronic approaches of performing matrix-vector\nmultiplication (MVM) operations have shown the great promise of accelerating\nmachine learning (ML) algorithms with unprecedented performance. The\nincorporation of nanomaterials into the system can further improve the\nperformance thanks to their extraordinary properties, but the non-uniformity\nand variation of nanostructures in the macroscopic scale pose severe\nlimitations for large-scale hardware deployment. Here, we report a new\noptoelectronic architecture consisting of spatial light modulators and\nphotodetector arrays made from graphene to perform MVM. The ultrahigh carrier\nmobility of graphene, nearly-zero-power-consumption electro-optic control, and\nextreme parallelism suggest ultrahigh data throughput and ultralow-power\nconsumption. Moreover, we develop a methodology of performing accurate\ncalculations with imperfect components, laying the foundation for scalable\nsystems. Finally, we perform a few representative ML algorithms, including\nsingular value decomposition, support vector machine, and deep neural networks,\nto show the versatility and generality of our platform.\n",
        "pdf_link": "http://arxiv.org/pdf/2012.01979v1"
    },
    {
        "title": "A Single-Cycle MLP Classifier Using Analog MRAM-based Neurons and\n  Synapses",
        "authors": [
            "Ramtin Zand"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  In this paper, spin-orbit torque (SOT) magnetoresistive random-access memory\n(MRAM) devices are leveraged to realize sigmoidal neurons and binarized\nsynapses for a single-cycle analog in-memory computing (IMC) architecture.\nFirst, an analog SOT-MRAM-based neuron bitcell is proposed which achieves a 12x\nreduction in power-area-product compared to the previous most power- and\narea-efficient analog sigmoidal neuron design. Next, proposed neuron and\nsynapse bit cells are used within memory subarrays to form an analog IMC-based\nmultilayer perceptron (MLP) architecture for the MNIST pattern recognition\napplication. The architecture-level results exhibit that our analog IMC\narchitecture achieves at least two and four orders of magnitude performance\nimprovement compared to a mixed-signal analog/digital IMC architecture and a\ndigital GPU implementation, respectively while realizing a comparable\nclassification accuracy.\n",
        "pdf_link": "http://arxiv.org/pdf/2012.02695v1"
    },
    {
        "title": "Modeling Silicon-Photonic Neural Networks under Uncertainties",
        "authors": [
            "Sanmitra Banerjee",
            "Mahdi Nikdast",
            "Krishnendu Chakrabarty"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Silicon-photonic neural networks (SPNNs) offer substantial improvements in\ncomputing speed and energy efficiency compared to their digital electronic\ncounterparts. However, the energy efficiency and accuracy of SPNNs are highly\nimpacted by uncertainties that arise from fabrication-process and thermal\nvariations. In this paper, we present the first comprehensive and hierarchical\nstudy on the impact of random uncertainties on the classification accuracy of a\nMach-Zehnder Interferometer (MZI)-based SPNN. We show that such impact can vary\nbased on both the location and characteristics (e.g., tuned phase angles) of a\nnon-ideal silicon-photonic device. Simulation results show that in an SPNN with\ntwo hidden layers and 1374 tunable-thermal-phase shifters, random uncertainties\neven in mature fabrication processes can lead to a catastrophic 70% accuracy\nloss.\n",
        "pdf_link": "http://arxiv.org/pdf/2012.10594v1"
    },
    {
        "title": "Efficient On-Chip Learning for Optical Neural Networks Through\n  Power-Aware Sparse Zeroth-Order Optimization",
        "authors": [
            "Jiaqi Gu",
            "Chenghao Feng",
            "Zheng Zhao",
            "Zhoufeng Ying",
            "Ray T. Chen",
            "David Z. Pan"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Optical neural networks (ONNs) have demonstrated record-breaking potential in\nhigh-performance neuromorphic computing due to their ultra-high execution speed\nand low energy consumption. However, current learning protocols fail to provide\nscalable and efficient solutions to photonic circuit optimization in practical\napplications. In this work, we propose a novel on-chip learning framework to\nrelease the full potential of ONNs for power-efficient in situ training.\nInstead of deploying implementation-costly back-propagation, we directly\noptimize the device configurations with computation budgets and power\nconstraints. We are the first to model the ONN on-chip learning as a\nresource-constrained stochastic noisy zeroth-order optimization problem, and\npropose a novel mixed-training strategy with two-level sparsity and power-aware\ndynamic pruning to offer a scalable on-chip training solution in practical ONN\ndeployment. Compared with previous methods, we are the first to optimize over\n2,500 optical components on chip. We can achieve much better optimization\nstability, 3.7x-7.6x higher efficiency, and save >90% power under practical\ndevice variations and thermal crosstalk.\n",
        "pdf_link": "http://arxiv.org/pdf/2012.11148v3"
    },
    {
        "title": "Directed percolation and numerical stability of simulations of digital\n  memcomputing machines",
        "authors": [
            "Yuan-Hang Zhang",
            "Massimiliano Di Ventra"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Digital memcomputing machines (DMMs) are a novel, non-Turing class of\nmachines designed to solve combinatorial optimization problems. They can be\nphysically realized with continuous-time, non-quantum dynamical systems with\nmemory (time non-locality), whose ordinary differential equations (ODEs) can be\nnumerically integrated on modern computers. Solutions of many hard problems\nhave been reported by numerically integrating the ODEs of DMMs, showing\nsubstantial advantages over state-of-the-art solvers. To investigate the\nreasons behind the robustness and effectiveness of this method, we employ three\nexplicit integration schemes (forward Euler, trapezoid and Runge-Kutta 4th\norder) with a constant time step, to solve 3-SAT instances with planted\nsolutions. We show that, (i) even if most of the trajectories in the phase\nspace are destroyed by numerical noise, the solution can still be achieved;\n(ii) the forward Euler method, although having the largest numerical error,\nsolves the instances in the least amount of function evaluations; and (iii)\nwhen increasing the integration time step, the system undergoes a\n\"solvable-unsolvable transition\" at a critical threshold, which needs to decay\nat most as a power law with the problem size, to control the numerical errors.\nTo explain these results, we model the dynamical behavior of DMMs as directed\npercolation of the state trajectory in the phase space in the presence of\nnoise. This viewpoint clarifies the reasons behind their numerical robustness\nand provides an analytical understanding of the unsolvable-solvable transition.\nThese results land further support to the usefulness of DMMs in the solution of\nhard combinatorial optimization problems.\n",
        "pdf_link": "http://arxiv.org/pdf/2102.03547v2"
    },
    {
        "title": "Quantum Entropic Causal Inference",
        "authors": [
            "Mohammad Ali Javidian",
            "Vaneet Aggarwal",
            "Fanglin Bao",
            "Zubin Jacob"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The class of problems in causal inference which seeks to isolate causal\ncorrelations solely from observational data even without interventions has come\nto the forefront of machine learning, neuroscience and social sciences. As new\nlarge scale quantum systems go online, it opens interesting questions of\nwhether a quantum framework exists on isolating causal correlations without any\ninterventions on a quantum system. We put forth a theoretical framework for\nmerging quantum information science and causal inference by exploiting entropic\nprinciples. At the root of our approach is the proposition that the true causal\ndirection minimizes the entropy of exogenous variables in a non-local hidden\nvariable theory. The proposed framework uses a quantum causal structural\nequation model to build the connection between two fields: entropic causal\ninference and the quantum marginal problem. First, inspired by the definition\nof geometric quantum discord, we fill the gap between classical and quantum\nconditional density matrices to define quantum causal models. Subsequently,\nusing a greedy approach, we develop a scalable algorithm for quantum entropic\ncausal inference unifying classical and quantum causality in a principled way.\nWe apply our proposed algorithm to an experimentally relevant scenario of\nidentifying the subsystem impacted by noise starting from an entangled state.\nThis successful inference on a synthetic quantum dataset can have practical\napplications in identifying originators of malicious activity on future\nmulti-node quantum networks as well as quantum error correction. As quantum\ndatasets and systems grow in complexity, our framework can play a foundational\nrole in bringing observational causal inference from the classical to the\nquantum domain.\n",
        "pdf_link": "http://arxiv.org/pdf/2102.11764v3"
    },
    {
        "title": "Implementation of binary stochastic STDP learning using\n  chalcogenide-based memristive devices",
        "authors": [
            "C. Mohan",
            "L. A. CamuÃ±as-Mesa",
            "J. M. de la Rosa",
            "T. Serrano-Gotarredona",
            "B. Linares-Barranco"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The emergence of nano-scale memristive devices encouraged many different\nresearch areas to exploit their use in multiple applications. One of the\nproposed applications was to implement synaptic connections in bio-inspired\nneuromorphic systems. Large-scale neuromorphic hardware platforms are being\ndeveloped with increasing number of neurons and synapses, having a critical\nbottleneck in the online learning capabilities. Spike-timing-dependent\nplasticity (STDP) is a widely used learning mechanism inspired by biology which\nupdates the synaptic weight as a function of the temporal correlation between\npre- and post-synaptic spikes. In this work, we demonstrate experimentally that\nbinary stochastic STDP learning can be obtained from a memristor when the\nappropriate pulses are applied at both sides of the device.\n",
        "pdf_link": "http://arxiv.org/pdf/2103.01271v1"
    },
    {
        "title": "Saturating Receiver and Receptor Competition in Synaptic DMC:\n  Deterministic and Statistical Signal Models",
        "authors": [
            "Sebastian Lotter",
            "Maximilian SchÃ¤fer",
            "Johannes Zeitler",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Synaptic communication is based on a biological Molecular Communication (MC)\nsystem which may serve as a blueprint for the design of synthetic MC systems.\nHowever, the physical modeling of synaptic MC is complicated by the possible\nsaturation of the molecular receiver caused by the competition of\nneurotransmitters (NTs) for postsynaptic receptors. Receiver saturation renders\nthe system behavior nonlinear in the number of released NTs and is commonly\nneglected in existing analytical models. Furthermore, due to the ligands'\ncompetition for receptors (and vice versa), the individual binding events at\nthe molecular receiver are in general statistically dependent and the binomial\nmodel for the statistics of the received signal does not apply. In this work,\nwe propose a novel deterministic model for receptor saturation in terms of a\nstate-space description based on an eigenfunction expansion of Fick's diffusion\nequation. The presented solution is numerically stable and computationally\nefficient. Employing the proposed deterministic model, we show that saturation\nat the molecular receiver reduces the peak-value of the expected received\nsignal and accelerates the clearance of NTs as compared to the case when\nreceptor occupancy is neglected. We further derive a statistical model for the\nreceived signal in terms of the hypergeometric distribution which accounts for\nthe competition of NTs for receptors and the competition of receptors for NTs.\nThe proposed statistical model reveals how the signal statistics are shaped by\nthe number of released NTs, the number of receptors, and the binding kinetics\nof the receptors, respectively, in the presence of competition. We show that\nthe impact of these parameters on the signal variance depends on the relative\nnumbers of NTs and receptors. The accuracy of the proposed deterministic and\nstatistical models is verified by particle-based computer simulations.\n",
        "pdf_link": "http://arxiv.org/pdf/2103.05341v2"
    },
    {
        "title": "Memristive Stochastic Computing for Deep Learning Parameter Optimization",
        "authors": [
            "Corey Lammie",
            "Jason K. Eshraghian",
            "Wei D. Lu",
            "Mostafa Rahimi Azghadi"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Stochastic Computing (SC) is a computing paradigm that allows for the\nlow-cost and low-power computation of various arithmetic operations using\nstochastic bit streams and digital logic. In contrast to conventional\nrepresentation schemes used within the binary domain, the sequence of bit\nstreams in the stochastic domain is inconsequential, and computation is usually\nnon-deterministic. In this brief, we exploit the stochasticity during switching\nof probabilistic Conductive Bridging RAM (CBRAM) devices to efficiently\ngenerate stochastic bit streams in order to perform Deep Learning (DL)\nparameter optimization, reducing the size of Multiply and Accumulate (MAC)\nunits by 5 orders of magnitude. We demonstrate that in using a 40-nm\nComplementary Metal Oxide Semiconductor (CMOS) process our scalable\narchitecture occupies 1.55mm$^2$ and consumes approximately 167$\\mu$W when\noptimizing parameters of a Convolutional Neural Network (CNN) while it is being\ntrained for a character recognition task, observing no notable reduction in\naccuracy post-training.\n",
        "pdf_link": "http://arxiv.org/pdf/2103.06506v1"
    },
    {
        "title": "Photonic Computing to Accelerate Data Processing in Wireless\n  Communications",
        "authors": [
            "Mahsa Salmani",
            "Armaghan Eshaghi",
            "Enxiao Luan",
            "Sreenil Saha"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Massive multiple-input multiple-output (MIMO) systems are considered as one\nof the leading technologies employed in the next generations of wireless\ncommunication networks (5G), which promise to provide higher spectral\nefficiency, lower latency, and more reliability. Due to the massive number of\ndevices served by the base stations (BS) equipped with large antenna arrays,\nmassive-MIMO systems need to perform high-dimensional signal processing in a\nconsiderably short amount of time. The computational complexity of such data\nprocessing, while satisfying the energy and latency requirements, is beyond the\ncapabilities of the conventional widely-used digital electronics-based\ncomputing, i.e., Field-Programmable Gate Arrays (FPGAs) and\nApplication-Specific Integrated Circuits (ASICs). In this paper, the speed and\nlossless propagation of light is exploited to introduce a photonic computing\napproach that addresses the high computational complexity required by\nmassive-MIMO systems. The proposed computing approach is based on photonic\nimplementation of multiply and accumulate (MAC) operation achieved by\nbroadcast-and-weight (B&W) architecture. The B&W protocol is limited to real\nand positive values to perform MAC operations. In this work, preprocessing\nsteps are developed to enable the proposed photonic computing architecture to\naccept any arbitrary values as the input. This is a requirement for wireless\ncommunication systems that typically deal with complex values. Numerical\nanalysis shows that the performance of the wireless communication system is not\ndegraded by the proposed photonic computing architecture, while it provides\nsignificant improvements in time and energy efficiency for massive-MIMO systems\nas compared to the most powerful Graphics Processing Units (GPUs).\n",
        "pdf_link": "http://arxiv.org/pdf/2103.07406v1"
    },
    {
        "title": "ARXON: A Framework for Approximate Communication over Photonic\n  Networks-on-Chip",
        "authors": [
            "Febin Sunny",
            "Asif Mirza",
            "Ishan Thakkar",
            "Mahdi Nikdast",
            "Sudeep Pasricha"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The approximate computing paradigm advocates for relaxing accuracy goals in\napplications to improve energy-efficiency and performance. Recently, this\nparadigm has been explored to improve the energy-efficiency of silicon photonic\nnetworks-on-chip (PNoCs). Silicon photonic interconnects suffer from high power\ndissipation because of laser sources, which generate carrier wavelengths, and\ntuning power required for regulating photonic devices under different\nuncertainties. In this paper, we propose a framework called ARXON to reduce\nsuch power dissipation overhead by enabling intelligent and aggressive\napproximation during communication over silicon photonic links in PNoCs. Our\nframework reduces laser and tuning-power overhead while intelligently\napproximating communication, such that application output quality is not\ndistorted beyond an acceptable limit. Simulation results show that our\nframework can achieve up to 56.4% lower laser power consumption and up to 23.8%\nbetter energy-efficiency than the best-known prior work on approximate\ncommunication with silicon photonic interconnects and for the same application\noutput quality.\n",
        "pdf_link": "http://arxiv.org/pdf/2103.08828v1"
    },
    {
        "title": "Spoken Digit Classification by In-Materio Reservoir Computing with\n  Neuromorphic Atomic Switch Networks",
        "authors": [
            "Sam Lilak",
            "Walt Woods",
            "Kelsey Scharnhorst",
            "Christopher Dunham",
            "Christof Teuscher",
            "Adam Z. Stieg",
            "James K. Gimzewski"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Atomic Switch Networks (ASN) comprising silver iodide (AgI) junctions, a\nmaterial previously unexplored as functional memristive elements within\nhighly-interconnected nanowire networks, were employed as a neuromorphic\nsubstrate for physical Reservoir Computing (RC). This new class of ASN-based\ndevices has been physically characterized and utilized to classify spoken digit\naudio data, demonstrating the utility of substrate-based device architectures\nwhere intrinsic material properties can be exploited to perform computation\nin-materio. This work demonstrates high accuracy in the classification of\ntemporally analyzed Free-Spoken Digit Data (FSDD). These results expand upon\nthe class of viable memristive materials available for the production of\nfunctional nanowire networks and bolster the utility of ASN-based devices as\nunique hardware platforms for neuromorphic computing applications involving\nmemory, adaptation and learning.\n",
        "pdf_link": "http://arxiv.org/pdf/2103.12835v1"
    },
    {
        "title": "Architecture agnostic algorithm for reconfigurable optical\n  interferometer programming",
        "authors": [
            "Sergei Kuzmin",
            "Ivan Dyakonov",
            "Sergei Kulik"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  We develop the learning algorithm to build the architecture agnostic model of\nthe reconfigurable optical interferometer. Programming the unitary\ntransformation on the optical modes of the interferometer either follows the\nanalytical expression yielding the unitary matrix given the set of phaseshifts\nor requires the optimization routine if the analytic decomposition does not\nexist. Our algorithm adopts the supervised learning strategy which matches the\nmodel of the interferometer to the training set populated by the samples\nproduced by the device under study. The simple optimization routine uses the\ntrained model to output the phaseshifts of the interferometer with the given\narchitecture corresponding to the desired unitary transformation. Our result\nprovides the recipe for efficient tuning of the interferometers even without\nrigorous analytical description which opens opportunity to explore new\narchitectures of the interferometric circuits.\n",
        "pdf_link": "http://arxiv.org/pdf/2103.12844v1"
    },
    {
        "title": "Neuromorphic Computing with Ferroelectric FinFETs in the Presence of\n  Temperature, Process Variation, Device Aging and Flicker Noise",
        "authors": [
            "Sourav De",
            "Bo-Han Qiu",
            "Wei-Xuan Bu",
            "Md. Aftab Baig",
            "Chung-Jun Su",
            "Yao-Jen Lee",
            "Darsen Lu"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  This paper reports a comprehensive study on the impacts of\ntemperature-change, process variation, flicker noise and device aging on the\ninference accuracy of pre-trained all-ferroelectric (FE) FinFET deep neural\nnetworks. Multiple-level-cell (MLC) operation with a novel\nadaptive-program-and-read algorithm with 100ns write pulse has been\nexperimentally demonstrated in 5 nm thick hafnium zirconium oxide (HZO)-based\nFE-FinFET. With pre-trained neural network (NN) with 97.5% inference accuracy\non MNIST dataset as baseline, device to device variation is shown to have\nnegligible impact. Flicker noise characterization at various bias conditions\ndepicts that drain current fluctuation is less than 0.7% with virtually no\ninference accuracy degradation. The conductance drift of a programmed cell, as\nan aftermath of temperature change, was captured by a compact model over a wide\nrange of gate biases. Despite significant inference accuracy degradation at\n233K for a NN trained at 300K, gate bias optimization for recovering the\naccuracy is demonstrated. Endurance above 10$^8$ cycles and extrapolated\nretention above 10 years are shown, which paves the way for edge device\nartificial intelligence with FE-FinFETs.\n",
        "pdf_link": "http://arxiv.org/pdf/2103.13302v2"
    },
    {
        "title": "What is Cognitive Computing? An Architecture and State of The Art",
        "authors": [
            "Samaa Elnagar",
            "Manoj A. Thomas",
            "Kweku-Muata Osei-Bryson"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Cognitive Computing (COC) aims to build highly cognitive machines with low\ncomputational resources that respond in real-time. However, scholarly\nliterature shows varying research areas and various interpretations of COC.\nThis calls for a cohesive architecture that delineates the nature of COC. We\nargue that if Herbert Simon considered the design science is the science of\nartificial, cognitive systems are the products of cognitive science or 'the\nnewest science of the artificial'. Therefore, building a conceptual basis for\nCOC is an essential step into prospective cognitive computing-based systems.\nThis paper proposes an architecture of COC through analyzing the literature on\nCOC using a myriad of statistical analysis methods. Then, we compare the\nstatistical analysis results with previous qualitative analysis results to\nconfirm our findings. The study also comprehensively surveys the recent\nresearch on COC to identify the state of the art and connect the advances in\nvaried research disciplines in COC. The study found that there are three\nunderlaying computing paradigms, Von-Neuman, Neuromorphic Engineering and\nQuantum Computing, that comprehensively complement the structure of cognitive\ncomputation. The research discuss possible applications and open research\ndirections under the COC umbrella.\n",
        "pdf_link": "http://arxiv.org/pdf/2301.00882v1"
    },
    {
        "title": "Equalization of a 10 Gbps IMDD signal by a small silicon photonics time\n  delayed neural network",
        "authors": [
            "Emiliano Staffoli",
            "Mattia Mancinelli",
            "Paolo Bettotti",
            "Lorenzo Pavesi"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  A small 4-channels time-delayed complex perceptron is used as a silicon\nphotonics neural network (NN) device to compensate for chromatic dispersion in\noptical fiber links. The NN device is experimentally tested with\nnon-return-to-zero optical signals at 10 Gbps after propagation through up to\n125 km optical fiber link. During the learning phase, a separation-loss\nfunction is optimized in order to maximally separate the transmitted levels of\n0s from the 1s, which implies an optimization of the bit-error-rate. Testing of\nthe NN device shows that the excess losses introduced by the NN device are\ncompensated by the gain in transmitted signal equalization for a link longer\nthan 100 km. The measured data are reproduced by a model which accounts for the\noptical link and the neural network device. This allows simulating the network\nperformances for higher data rates, where the device shows improvement with\nrespect to the benchmark both in terms of performance as well as ease of use.\n",
        "pdf_link": "http://arxiv.org/pdf/2301.01630v2"
    },
    {
        "title": "Memristive Memory Enhancement by Device Miniaturization for Neuromorphic\n  Computing",
        "authors": [
            "Anouk S. Goossens",
            "Majid Ahmadi",
            "Divyanshu Gupta",
            "Ishitro Bhaduri",
            "Bart J. Kooi",
            "Tamalika Banerjee"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The areal footprint of memristors is a key consideration in material-based\nneuromorophic computing and large-scale architecture integration. Electronic\ntransport in the most widely investigated memristive devices is mediated by\nfilaments, posing a challenge to their scalability in architecture\nimplementation. Here we present a compelling alternative memristive device and\ndemonstrate that areal downscaling leads to enhancement in memristive memory\nwindow, while maintaining analogue behavior, contrary to expectations. Our\ndevice designs directly integrated on semiconducting Nb-SrTiO$_3$ allows\nleveraging electric field effects at edges, increasing the dynamic range in\nsmaller devices. Our findings are substantiated by studying the microscopic\nnature of switching using scanning transmission electron microscopy, in\ndifferent resistive states, revealing an interfacial layer whose physical\nextent is influenced by applied electric fields. The ability of Nb-SrTiO$_3$\nmemristors to satisfy hardware and software requirements with downscaling,\nwhile significantly enhancing memristive functionalities, makes them strong\ncontenders for non-von Neumann computing, beyond CMOS.\n",
        "pdf_link": "http://arxiv.org/pdf/2301.03352v1"
    },
    {
        "title": "A Quantum Algorithm for Shapley Value Estimation",
        "authors": [
            "Iain Burge",
            "Michel Barbeau",
            "Joaquin Garcia-Alfaro"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  In the classical context, the cooperative game theory concept of the Shapley\nvalue has been adapted for post hoc explanations of machine learning models.\nHowever, this approach does not easily translate to eXplainable Quantum ML\n(XQML). Finding Shapley values can be highly computationally complex. We\npropose quantum algorithms which can extract Shapley values within some\nconfidence interval. Our results perform in polynomial time. We demonstrate the\nvalidity of each approach under specific examples of cooperative voting games.\n",
        "pdf_link": "http://arxiv.org/pdf/2301.04727v4"
    },
    {
        "title": "A Fully Digital Relaxation-Aware Analog Programming Technique for HfOx\n  RRAM Arrays",
        "authors": [
            "Hamidreza Erfanijazi",
            "Luis A. CamuÃ±as-Mesa",
            "Elisa Vianello",
            "Teresa Serrano-Gotarredona",
            "BernabÃ© Linares-Barranco"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  For neuromorphic engineering to emulate the human brain, improving memory\ndensity with low power consumption is an indispensable but challenging goal. In\nthis regard, emerging RRAMs have attracted considerable interest for their\nunique qualities like low power consumption, high integration potential,\ndurability, and CMOS compatibility. Using RRAMs to imitate the more analog\nstorage behavior of brain synapses is also a promising strategy for further\nimproving memory density and power efficiency. However, RRAM devices display\nstrong stochastic behavior, together with relaxation effects, making it more\nchallenging to precisely control their multi-level storage capability. To\naddress this, researchers have reported different multi-level programming\nstrategies, mostly involving the precise control of analog parameters like\ncompliance current during write operations and/or programming voltage\namplitudes. Here, we present a new fully digital relaxation-aware method for\ntuning the conductance of analog RRAMs. The method is based on modulating\ndigital pulse widths during erase operations while keeping other parameters\nfixed, and therefore requires no precise alterations to analog parameters like\ncompliance currents or programming voltage amplitudes. Experimental results,\nwith and without relaxation effect awareness, on a 64 RRAM 1T1R HfOx memory\narray of cells, fabricated in 130nm CMOS technology, indicate that it is\npossible to obtain 2-bit memory per cell multi-value storage at the array\nlevel, verified 1000 seconds after programming.\n",
        "pdf_link": "http://arxiv.org/pdf/2301.08516v1"
    },
    {
        "title": "Self-averaging of digital memcomputing machines",
        "authors": [
            "Daniel Primosch",
            "Yuan-Hang Zhang",
            "Massimiliano Di Ventra"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Digital memcomputing machines (DMMs) are a new class of computing machines\nthat employ non-quantum dynamical systems with memory to solve combinatorial\noptimization problems. Here, we show that the time to solution (TTS) of DMMs\nfollows an inverse Gaussian distribution, with the TTS self-averaging with\nincreasing problem size, irrespective of the problem they solve. We provide\nboth an analytical understanding of this phenomenon and numerical evidence by\nsolving instances of the 3-SAT (satisfiability) problem. The self-averaging\nproperty of DMMs with problem size implies that they are increasingly\ninsensitive to the detailed features of the instances they solve. This is in\nsharp contrast to traditional algorithms applied to the same problems,\nillustrating another advantage of this physics-based approach to computation.\n",
        "pdf_link": "http://arxiv.org/pdf/2301.08787v2"
    },
    {
        "title": "Neuromorphic spintronics accelerated by an unconventional data-driven\n  Thiele equation approach",
        "authors": [
            "Anatole Moureaux",
            "Simon De Wergifosse",
            "ChloÃ© Chopin",
            "Jimmy Weber",
            "Flavio Abreu Araujo"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  We design a neural network based on a single spin-torque vortex\nnano-oscillator (STVO) multiplexed in time. The behavior of the STVO is\nsimulated with an improved ultra-fast and quantitative model based on the\nThiele equation approach. Different mathematical and numerical adaptations are\nbrought to the model in order to increase the accuracy and the speed of the\nsimulations. We demonstrate the high added value and adaptability of such a\nneural network through the resolution of three standard machine learning tasks\nin the framework of reservoir computing. The first one is a task of waveform\n(sines and squares) classification. We show the ability of the system to\neffectively classify waveforms with high accuracy and low root-mean-square\nerror thanks to the intrinsic short-term memory of the device. Given the high\nthroughput of the simulations, two innovative parametric studies on the\nintensity of the input signal and the level of noise in the system are\nperformed to demonstrate the value of our new models. The efficiency of our\nsystem is then tested during a speech recognition task on the TI-46 dataset and\nshows the agreement between the new models and the corresponding experimental\nmeasurements. Finally, we use our STVO-based neural network to perform image\nrecognition on the MNIST dataset. State-of-the-art performances are\ndemonstrated, and the interest of using the STVO dynamics as an activation\nfunction is highlighted. These results support and facilitate the future\ndevelopment of neuromorphic STVO-based hardware for energy-efficient machine\nlearning.\n",
        "pdf_link": "http://arxiv.org/pdf/2301.11025v2"
    },
    {
        "title": "A Neuron Based Switch: Application to Low Power Mixed Signal Circuits",
        "authors": [
            "Alex Pappachen James",
            "Fayaz Shariff",
            "Akshay Kumar Maan"
        ],
        "category": "cs.ET",
        "published_year": "2012",
        "summary": "  Human brain is functionally and physically complex. This 'complexity' can be\nseen as a result of biological design process involving extensive use of\nconcepts such as modularity and hierarchy. Over the past decade, deeper\ninsights into the functioning of cortical neurons have led to the development\nof models that can be implemented in hardware. The implementation of\nbiologically inspired spiking neuron networks in silicon can provide solutions\nto difficult cognitive tasks. The work reported in this paper is an application\nof a VLSI cortical neuron model for low power design. The VLSI implementation\nshown in this paper is based on the spike and burst firing pattern of cortex\nand follows the Izhikevich neuron model. This model is applied to a DC\ndifferential amplifier as practical application of power reduction\n",
        "pdf_link": "http://arxiv.org/pdf/1201.5944v1"
    },
    {
        "title": "Effect of ISI Mitigation on Modulation Techniques in Communication via\n  Diffusion",
        "authors": [
            "H. Birkan Yilmaz",
            "Na-Rae Kim",
            "Chan-Byoung Chae"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Communication via diffusion (CvD) is an effective and energy efficient method\nfor transmitting information in nanonetworks. In this work, we focus on a\ndiffusion-based communication system where the reception process is an\nabsorption via receptors. Whenever a molecule hits to the receiver it is\nremoved from the environment. This kind of reception process is called first\npassage process and it is more complicated compared to diffusion process only.\nIn 3-D environments, obtaining analytical solution for hitting time\ndistribution for realistic cases is complicated, hence we develop an end-to-end\nsimulator for he diffusion-based communication system that sends consecutive\nsymbols.\n  In CvD, each symbol is modulated and demodulated in a time slot called symbol\nduration, however the long tail distribution of hitting time is the main\nchallenge that affects the symbol detection error. The molecules arriving in\nthe following slots become an interference source when detection takes place.\nEnd-to-end simulator enables us to analyze the effect of inter symbol\ninterference (ISI) without making any assumptions on the ISI. We propose an ISI\ncancellation technique that utilizes decision feedback for compensating the\neffect of previously demodulated symbol. Three different modulation types are\nconsidered with pulse, square, and cosine carrier waves. In case of constraints\non transmitter or receiver node it may not be possible to use pulse as a\ncarrier, and peak-to-average messenger molecule metric is defined for this\npurpose. Results show that, the proposed ISI mitigation technique improves the\nsymbol detection performance and the amplitude-based modulations are improved\nmore than frequency-based modulations.\n",
        "pdf_link": "http://arxiv.org/pdf/1401.3410v1"
    },
    {
        "title": "A Compact Model of Silicon-Based Nanowire Field Effect Transistor for\n  Circuit Simulation and Design",
        "authors": [
            "Mayank Chakraverty"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  As the conventional silicon metal-oxide-semiconductor field-effect transistor\n(MOSFET) approaches its scaling limits; many novel device structures are being\nextensively explored. Among them, the silicon nanowire transistor (SNWT) has\nattracted broad attention. To understand device physics in depth and to assess\nthe performance limits of SNWTs, simulation is becoming increasingly important.\nThe objectives of this work are: 1) to theoretically explore the essential\nphysics of SNWTs (e.g., electrostatics, transport and band structure) by\nperforming computer-based simulations, and 2) to assess the performance limits\nand scaling potentials of SNWTs and to address the SNWT design issues. The\ncomputer based simulations carried out are essentially based on DFT using NEGF\nformalism. A silicon nanowire has been modeled as PN diode (Zener Diode), PIN\ndiode, PIP & NIN diode configurations by selectively doping the nanowire and\nsimulated by biasing one end of the nanowire to ground and sweeping the other\nend of the nanowire from -1 V to 1 V to obtain the electrical characteristics\nof the respective diodes. In order to determine the effectiveness of the\nmodeled diodes in silicon nanowire, the same diodes have been modeled using a\ngermanium nanowire by selective doping and simulated in the same manner to\nobtain the electrical characteristics of the germanium nanowire based diodes\nwhich has been used as a reference to analyze the characteristics obtained\nusing silicon nanowire. The modeled diodes are extremely small in dimension\nwhen compared to the conventional bulk silicon and germanium based diodes. This\nwork is followed by modeling and simulation of a gate all around nanowire field\neffect transistor using two different gate dielectrics, followed by temperature\ndependence of the nanowire FET characteristics and the off state current and\nconductance variation using the two dielectrics.\n",
        "pdf_link": "http://arxiv.org/pdf/1407.2358v1"
    },
    {
        "title": "Relaying in Diffusion-Based Molecular Communication",
        "authors": [
            "Arash Einolghozati",
            "Mohsen Sardari",
            "Faramarz Fekri"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Molecular communication between biological entities is a new paradigm in\ncommunications. Recently, we studied molecular communication between two nodes\nformed from synthetic bacteria. Due to high randomness in behavior of bacteria,\nwe used a population of them in each node. The reliability of such\ncommunication systems depends on both the maximum concentration of molecules\nthat a transmitter node is able to produce at the receiver node as well as the\nnumber of bacteria in each nodes. This maximum concentration of molecules falls\nwith distance which makes the communication to the far nodes nearly impossible.\nIn order to alleviate this problem, in this paper, we propose to use a\nmolecular relaying node. The relay node can resend the message either by the\ndifferent or the same type of molecules as the original signal from the\ntransmitter. We study two scenarios of relaying. In the first scenario, the\nrelay node simply senses the received concentration and forwards it to the\nreceiver. We show that this sense and forward scenario, depending on the type\nof molecules used for relaying, results in either increasing the range of\nconcentration of molecules at the receiver or increasing the effective number\nof bacteria in the receiver node. For both cases of sense and forward relaying,\nwe obtain the resulting improvement in channel capacity. We conclude that\nmulti-type molecular relaying outperforms the single-type relaying. In the\nsecond scenario, we study the decode and forward relaying for the M-ary\nsignaling scheme. We show that this relaying strategy increases the reliability\nof M-ary communication significantly.\n",
        "pdf_link": "http://arxiv.org/pdf/1410.1086v1"
    },
    {
        "title": "Memcomputing with membrane memcapacitive systems",
        "authors": [
            "Yuriy V. Pershin",
            "Fabio L. Traversa",
            "Massimiliano Di Ventra"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  We show theoretically that networks of membrane memcapacitive systems --\ncapacitors with memory made out of membrane materials -- can be used to perform\na complete set of logic gates in a massively parallel way by simply changing\nthe external input amplitudes, but not the topology of the network. This\npolymorphism is an important characteristic of memcomputing (computing with\nmemories) that closely reproduces one of the main features of the brain. A\npractical realization of these membrane memcapacitive systems, using, e.g.,\ngraphene or other 2D materials, would be a step forward towards a solid-state\nrealization of memcomputing with passive devices.\n",
        "pdf_link": "http://arxiv.org/pdf/1410.3541v2"
    },
    {
        "title": "Effect of Degradation in Molecular Communication: Impairment or\n  Enhancement?",
        "authors": [
            "Akif Cem Heren",
            "H. Birkan Yilmaz",
            "Chan-Byoung Chae",
            "Tuna Tugcu"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  In the nanonetworking literature, many solutions have been suggested to\nenable the nanomachine-to-nanomachine communication. Among these solutions, we\nfocus on what constitutes the basis for molecular communication paradigms\n--molecular communication via diffusion (MCvD). In this paper, we start with an\nanalytical modeling of a spherical absorbing receiver under messenger molecule\ndegradation and show that our formulations are in agreement with the simulation\nresults of a similar topology. Next, we identify how such signal\ncharacteristics as pulse peak time and pulse amplitude are affected by\ndegradation. Indeed, we show analytically how in MCvD, signal shaping is\nachieved through degradation. We also compare communication under messenger\nmolecule degradation with the case of no-degradation and electromagnetic\ncommunication in terms of channel characteristics. Lastly, we evaluate the\ncommunication performance of the scenarios having various degradation rates.\nHere, we assess the system performance according to traditional network metrics\nsuch as the level of inter-symbol interference, detection performance, bit\nerror rate, and channel capacity. Our results indicate that introducing\ndegradation significantly improves the system performance when the rate of\ndegradation is appropriately selected. We make a thorough analysis of the\ncommunication scenario by taking into account different detection thresholds,\nsymbol durations, and communication distances.\n",
        "pdf_link": "http://arxiv.org/pdf/1410.7895v1"
    },
    {
        "title": "ISI Mitigation Techniques in Molecular Communication",
        "authors": [
            "Burcu Tepekule",
            "Ali E. Pusane",
            "H. Birkan Yilmaz",
            "Chan-Byoung Chae",
            "Tuna Tugcu"
        ],
        "category": "cs.ET",
        "published_year": "2014",
        "summary": "  Molecular communication is a new field of communication where molecules are\nused to transfer information. Among the proposed methods, molecular\ncommunication via diffusion (MCvD) is particularly effective. One of the main\nchallenges in MCvD is the intersymbol interference (ISI), which inhibits\ncommunication at high data rates. Furthermore, at the nano scale, energy\nefficiency becomes an essential problem. Before addressing these problems, a\npre-determined threshold for the received signal must be calculated to make a\ndecision. In this paper, an analytical technique is proposed to determine the\noptimum threshold, whereas in the literature, these thresholds are generally\ncalculated empirically. Since the main goal of this paper is to build an MCvD\nsystem suitable for operating at high data rates without sacrificing quality,\nnew modulation and filtering techniques are proposed to decrease the effects of\nISI and enhance energy efficiency. As a transmitter-based solution, a\nmodulation technique for MCvD, molecular transition shift keying (MTSK), is\nproposed in order to increase the data rate via suppressing the ISI.\nFurthermore, for energy efficiency, a power adjustment technique that utilizes\nthe residual molecules is proposed. Finally, as a receiver-based solution, a\nnew energy efficient decision feedback filter (DFF) is proposed as a substitute\nfor the decoders such as minimum mean squared error (MMSE) and decision\nfeedback equalizer (DFE). The error performance of DFF and MMSE equalizers are\ncompared in terms of bit error rates, and it is concluded that DFF may be more\nadvantageous when energy efficiency is concerned, due to its lower\ncomputational complexity.\n",
        "pdf_link": "http://arxiv.org/pdf/1410.8313v1"
    },
    {
        "title": "Modeling and Simulation of Molecular Communication Systems with a\n  Reversible Adsorption Receiver",
        "authors": [
            "Yansha Deng",
            "Adam Noel",
            "Maged Elkashlan",
            "Arumugam Nallanathan",
            "Karen C. Cheung"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  In this paper, we present an analytical model for the diffusive molecular\ncommunication (MC) system with a reversible adsorption receiver in a fluid\nenvironment. The widely used concentration shift keying (CSK) is considered for\nmodulation. The time-varying spatial distribution of the information molecules\nunder the reversible adsorption and desorption reaction at the surface of a\nreceiver is analytically characterized. Based on the spatial distribution, we\nderive the net number of newly-adsorbed information molecules expected in any\ntime duration. We further derive the number of newly-adsorbed molecules\nexpected at the steady state to demonstrate the equilibrium concentration.\nGiven the number of newly-adsorbed information molecules, the bit error\nprobability of the proposed MC system is analytically approximated.\nImportantly, we present a simulation framework for the proposed model that\naccounts for the diffusion and reversible reaction. Simulation results show the\naccuracy of our derived expressions, and demonstrate the positive effect of the\nadsorption rate and the negative effect of the desorption rate on the error\nprobability of reversible adsorption receiver with last transmit bit-1.\nMoreover, our analytical results simplify to the special cases of a full\nadsorption receiver and a partial adsorption receiver, both of which do not\ninclude desorption.\n",
        "pdf_link": "http://arxiv.org/pdf/1601.00681v3"
    },
    {
        "title": "Unsupervised Learning in Neuromemristive Systems",
        "authors": [
            "Cory Merkel",
            "Dhireesha Kudithipudi"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  Neuromemristive systems (NMSs) currently represent the most promising\nplatform to achieve energy efficient neuro-inspired computation. However, since\nthe research field is less than a decade old, there are still countless\nalgorithms and design paradigms to be explored within these systems. One\nparticular domain that remains to be fully investigated within NMSs is\nunsupervised learning. In this work, we explore the design of an NMS for\nunsupervised clustering, which is a critical element of several machine\nlearning algorithms. Using a simple memristor crossbar architecture and\nlearning rule, we are able to achieve performance which is on par with MATLAB's\nk-means clustering.\n",
        "pdf_link": "http://arxiv.org/pdf/1601.07482v1"
    },
    {
        "title": "SMIET: Simultaneous Molecular Information and Energy Transfer",
        "authors": [
            "Weisi Guo",
            "Yansha Deng",
            "H. Birkan Yilmaz",
            "Nariman Farsad",
            "Maged Elkashlan",
            "Chan-Byoung Chae",
            "Andrew Eckford",
            "Arumugam Nallanathan"
        ],
        "category": "cs.ET",
        "published_year": "2016",
        "summary": "  The performance of communication systems is fundamentally limited by the loss\nof energy through propagation and circuit inefficiencies. In this article, we\nshow that it is possible to achieve ultra low energy communications at the\nnano-scale, if diffusive molecules are used for carrying data. Whilst the\nenergy of electromagnetic waves will inevitably decay as a function of\ntransmission distance and time, the energy in individual molecules does not.\nOver time, the receiver has an opportunity to recover some, if not all of the\nmolecular energy transmitted. The article demonstrates the potential of\nultra-low energy simultaneous molecular information and energy transfer (SMIET)\nthrough the design of two different nano-relay systems, and the discusses how\nmolecular communications can benefit more from crowd energy harvesting than\ntraditional wave-based systems.\n",
        "pdf_link": "http://arxiv.org/pdf/1605.09474v2"
    },
    {
        "title": "Spatial Coding Techniques for Molecular MIMO",
        "authors": [
            "Martin Damrath",
            "H. Birkan Yilmaz",
            "Chan-Byoung Chae",
            "Peter Adam Hoeher"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  This paper studies spatial diversity techniques applied to multiple-input\nmultiple-output (MIMO) diffusion-based molecular communications (DBMC). Two\ntypes of spatial coding techniques, namely Alamouti-type coding and repetition\nMIMO coding are suggested and analyzed. In addition, we consider receiver-side\nequal-gain combining, which is equivalent to maximum-ratio combining in\nsymmetrical scenarios. For numerical analysis, the channel impulse responses of\na symmetrical $2 \\times 2$ MIMO-DBMC system are acquired by a trained\nartificial neural network. It is demonstrated that spatial diversity has the\npotential to improve the system performance and that repetition MIMO coding\noutperforms Alamouti-type coding.\n",
        "pdf_link": "http://arxiv.org/pdf/1706.05091v1"
    },
    {
        "title": "Approximate Probabilistic Neural Networks with Gated Threshold Logic",
        "authors": [
            "Olga Krestinskaya",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Probabilistic Neural Network (PNN) is a feed-forward artificial neural\nnetwork developed for solving classification problems. This paper proposes a\nhardware implementation of an approximated PNN (APNN) algorithm in which the\nconventional exponential function of the PNN is replaced with gated threshold\nlogic. The weights of the PNN are approximated using a memristive crossbar\narchitecture. In particular, the proposed algorithm performs normalization of\nthe training weights, and quantization into 16 levels which significantly\nreduces the complexity of the circuit.\n",
        "pdf_link": "http://arxiv.org/pdf/1808.00733v1"
    },
    {
        "title": "Binary Weighted Memristive Analog Deep Neural Network for Near-Sensor\n  Edge Processing",
        "authors": [
            "Olga Krestinskaya",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The memristive crossbar aims to implement analog weighted neural network,\nhowever, the realistic implementation of such crossbar arrays is not possible\ndue to limited switching states of memristive devices. In this work, we propose\nthe design of an analog deep neural network with binary weight update through\nbackpropagation algorithm using binary state memristive devices. We show that\nsuch networks can be successfully used for image processing task and has the\nadvantage of lower power consumption and small on-chip area in comparison with\ndigital counterparts. The proposed network was benchmarked for MNIST\nhandwritten digits recognition achieving an accuracy of approximately 90%.\n",
        "pdf_link": "http://arxiv.org/pdf/1808.00737v1"
    },
    {
        "title": "Code-division multiplexed resistive pulse sensor networks for\n  spatio-temporal detection of particles in microfluidic devices",
        "authors": [
            "Ningquan Wang",
            "Ruxiu Liu",
            "Roozbeh Khodambashi",
            "Norh Asmare",
            "A. Fatih Sarioglu"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Spatial separation of suspended particles based on contrast in their physical\nor chemical properties forms the basis of various biological assays performed\non lab-on-achip devices. To electronically acquire this information, we have\nrecently introduced a microfluidic sensing platform, called Microfluidic CODES,\nwhich combines the resistive pulse sensing with the code division multiple\naccess in multiplexing a network of integrated electrical sensors. In this\npaper, we enhance the multiplexing capacity of the Microfluidic CODES by\nemploying sensors that generate non-orthogonal code waveforms and a new\ndecoding algorithm that combines machine learning techniques with minimum\nmean-squared error estimation. As a proof of principle, we fabricated a\nmicrofluidic device with a network of 10 code-multiplexed sensors and\ncharacterized it using cells suspended in phosphate buffer saline solution.\n",
        "pdf_link": "http://arxiv.org/pdf/1808.03388v1"
    },
    {
        "title": "The Distribution of Reversible Functions is Normal",
        "authors": [
            "W. B. Langdon"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  The distribution of reversible programs tends to a limit as their size\nincreases. For problems with a Hamming distance fitness function the limiting\ndistribution is binomial with an exponentially small chance (but non~zero)\nchance of perfect solution. Sufficiently good reversible circuits are more\ncommon. Expected RMS error is also calculated. Random unitary matrices may\nsuggest possible extension to quantum computing. Using the genetic programming\n(GP) benchmark, the six multiplexor, circuits of Toffoli gates are shown to\ngive a fitness landscape amenable to evolutionary search. Minimal CCNOT\nsolutions to the six multiplexer are found but larger circuits are more\nevolvable.\n",
        "pdf_link": "http://arxiv.org/pdf/1808.06928v1"
    },
    {
        "title": "Insect cyborgs: Bio-mimetic feature generators improve machine learning\n  accuracy on limited data",
        "authors": [
            "Charles B Delahunt",
            "J Nathan Kutz"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Machine learning (ML) classifiers always benefit from more informative input\nfeatures. We seek to auto-generate stronger feature sets in order to address\nthe difficulty that ML methods often experience given limited training data. A\nwide range of biological neural nets (BNNs) excel at fast learning, implying\nthat they are adept at extracting informative features. We can thus look to\nBNNs for tools to improve ML performance in this low-data regime. The insect\nolfactory network learns new odors very rapidly, by means of three key\nelements: A competitive inhibition layer; a high-dimensional sparse plastic\nlayer; and Hebbian updates of synaptic weights.\n  In this work, we deployed MothNet, a computational model of the insect\nolfactory network, as an automatic feature generator: Attached as a front-end\npre-processor, its Readout Neurons provided new features, derived from the\noriginal features, for use by standard ML classifiers. We found that these\n\"insect cyborgs\", i.e. classifiers that are part-insect model and part-ML\nmethod, had significantly better performance than baseline ML methods alone on\na vectorized MNIST dataset. The MothNet feature generator also substantially\nout-performed other feature generating methods such as PCA, PLS, and NNs, as\nwell as pre-training to initialize NN weights. Cyborgs improved relative test\nset accuracy by an average of 6% to 33% depending on baseline ML accuracy,\nwhile relative reduction in test set error exceeded 50% for higher baseline\naccuracy ML models. These results indicate the potential value of BNN-inspired\nfeature generators in the ML context.\n",
        "pdf_link": "http://arxiv.org/pdf/1808.08124v5"
    },
    {
        "title": "MemComputing Integer Linear Programming",
        "authors": [
            "Fabio L. Traversa",
            "Massimiliano Di Ventra"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Integer linear programming (ILP) encompasses a very important class of\noptimization problems that are of great interest to both academia and industry.\nSeveral algorithms are available that attempt to explore the solution space of\nthis class efficiently, while requiring a reasonable compute time. However,\nalthough these algorithms have reached various degrees of success over the\nyears, they still face considerable challenges when confronted with\nparticularly hard problem instances, such as those of the MIPLIB 2010 library.\nIn this work we propose a radically different non-algorithmic approach to ILP\nbased on a novel physics-inspired computing paradigm: Memcomputing. This\nparadigm is based on digital (hence scalable) machines represented by\nappropriate electrical circuits with memory. These machines can be either built\nin hardware or, as we do here, their equations of motion can be efficiently\nsimulated on our traditional computers. We first describe a new circuit\narchitecture of memcomputing machines specifically designed to solve for the\nlinear inequalities representing a general ILP problem. We call these\nself-organizing algebraic circuits, since they self-organize dynamically to\nsatisfy the correct (algebraic) linear inequalities. We then show simulations\nof these machines using MATLAB running on a single core of a Xeon processor for\nseveral ILP benchmark problems taken from the MIPLIB 2010 library, and compare\nour results against a renowned commercial solver. We show that our approach is\nvery efficient when dealing with these hard problems. In particular, we find\nwithin minutes feasible solutions for one of these hard problems (f2000 from\nMIPLIB 2010) whose feasibility, to the best of our knowledge, has remained\nunknown for the past eight years.\n",
        "pdf_link": "http://arxiv.org/pdf/1808.09999v1"
    },
    {
        "title": "RxNN: A Framework for Evaluating Deep Neural Networks on Resistive\n  Crossbars",
        "authors": [
            "Shubham Jain",
            "Abhronil Sengupta",
            "Kaushik Roy",
            "Anand Raghunathan"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Resistive crossbars designed with non-volatile memory devices have emerged as\npromising building blocks for Deep Neural Network (DNN) hardware, due to their\nability to compactly and efficiently realize vector-matrix multiplication\n(VMM), the dominant computational kernel in DNNs. However, a key challenge with\nresistive crossbars is that they suffer from a range of device and circuit\nlevel non-idealities such as interconnect parasitics, peripheral circuits,\nsneak paths, and process variations. These non-idealities can lead to errors in\nVMMs, eventually degrading the DNN's accuracy. It is therefore critical to\nstudy the impact of crossbar non-idealities on the accuracy of large-scale\nDNNs. However, this is challenging because existing device and circuit models\nare too slow to use in application-level evaluations.\n  We present RxNN, a fast and accurate simulation framework to evaluate\nlarge-scale DNNs on resistive crossbar systems. RxNN splits and maps the\ncomputations involved in each DNN layer into crossbar operations, and evaluates\nthem using a Fast Crossbar Model (FCM) that accurately captures the errors\narising due to crossbar non-idealities while being four-to-five orders of\nmagnitude faster than circuit simulation. FCM models a crossbar-based VMM\noperation using three stages - non-linear models for the input and output\nperipheral circuits (DACs and ADCs), and an equivalent non-ideal conductance\nmatrix for the core crossbar array. We implement RxNN by extending the Caffe\nmachine learning framework and use it to evaluate a suite of six large-scale\nDNNs developed for the ImageNet Challenge. Our experiments reveal that\nresistive crossbar non-idealities can lead to significant accuracy degradations\n(9.6%-32%) for these large-scale DNNs. To the best of our knowledge, this work\nis the first quantitative evaluation of the accuracy of large-scale DNNs on\nresistive crossbar based hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.00072v3"
    },
    {
        "title": "The largest cognitive systems will be optoelectronic",
        "authors": [
            "Jeffrey M. Shainline"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Electrons and photons offer complementary strengths for information\nprocessing. Photons are excellent for communication, while electrons are\nsuperior for computation and memory. Cognition requires distributed computation\nto be communicated across the system for information integration. We present\nreasoning from neuroscience, network theory, and device physics supporting the\nconjecture that large-scale cognitive systems will benefit from electronic\ndevices performing synaptic, dendritic, and neuronal information processing\noperating in conjunction with photonic communication. On the chip scale,\nintegrated dielectric waveguides enable fan-out to thousands of connections. On\nthe system scale, fiber and free-space optics can be employed. The largest\ncognitive systems will be limited by the distance light can travel during the\nperiod of a network oscillation. We calculate that optoelectronic networks the\narea of a large data center ($10^5$\\,m$^2$) will be capable of system-wide\ninformation integration at $1$\\,MHz. At frequencies of cortex-wide integration\nin the human brain ($4$\\,Hz, theta band), optoelectronic systems could\nintegrate information across the surface of the earth.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.02572v1"
    },
    {
        "title": "Memristive LSTM network hardware architecture for time-series predictive\n  modeling problem",
        "authors": [
            "Kazybek Adam",
            "Kamilya Smagulova",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Analysis of time-series data allows to identify long-term trends and make\npredictions that can help to improve our lives. With the rapid development of\nartificial neural networks, long short-term memory (LSTM) recurrent neural\nnetwork (RNN) configuration is found to be capable in dealing with time-series\nforecasting problems where data points are time-dependent and possess\nseasonality trends. Gated structure of LSTM cell and flexibility in network\ntopology (one-to-many, many-to-one, etc.) allows to model systems with multiple\ninput variables and control several parameters such as the size of the\nlook-back window to make a prediction and number of time steps to be predicted.\nThese make LSTM attractive tool over conventional methods such as\nautoregression models, the simple average, moving average, naive approach,\nARIMA, Holt's linear trend method, Holt's Winter seasonal method, and others.\nIn this paper, we propose a hardware implementation of LSTM network\narchitecture for time-series forecasting problem. All simulations were\nperformed using TSMC 0.18um CMOS technology and HP memristor model.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.03119v1"
    },
    {
        "title": "Normal Inverse Gaussian Approximation for Arrival Time Difference in\n  Flow-Induced Molecular Communications",
        "authors": [
            "Werner Haselmayr",
            "Dmitry Efrosinin",
            "Weisi Guo"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  In this paper, we consider molecular communications in one-dimensional\nflow-induced diffusion channels with a perfectly absorbing receiver. In such\nchannels, the random propagation delay until the molecules are absorbed follows\nan inverse Gaussian (IG) distribution and is referred to as first hitting time.\nKnowing the distribution for the difference of the first hitting times of two\nmolecules is very important if the information is encoded by a limited set of\nmolecules and the receiver exploits their arrival time and/or order. Hence, we\npropose a moment matching approximation by a normal inverse Gaussian (NIG)\ndistribution and we derive an expression for the asymptotic tail probability.\nNumerical evaluations showed that the NIG approximation matches very well with\nthe exact solution obtained by numerical convolution of the IG density\nfunctions. Moreover, the asymptotic tail probability outperforms\nstate-of-the-art tail approximations.\n",
        "pdf_link": "http://arxiv.org/pdf/1809.09995v1"
    },
    {
        "title": "Hyperdimensional Computing Nanosystem",
        "authors": [
            "Abbas Rahimi",
            "Tony F. Wu",
            "Haitong Li",
            "Jan M. Rabaey",
            "H. -S. Philip Wong",
            "Max M. Shulaker",
            "Subhasish Mitra"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  One viable solution for continuous reduction in energy-per-operation is to\nrethink functionality to cope with uncertainty by adopting computational\napproaches that are inherently robust to uncertainty. It requires a novel look\nat data representations, associated operations, and circuits, and at materials\nand substrates that enable them. 3D integrated nanotechnologies combined with\nnovel brain-inspired computational paradigms that support fast learning and\nfault tolerance could lead the way. Recognizing the very size of the brain's\ncircuits, hyperdimensional (HD) computing can model neural activity patterns\nwith points in a HD space, that is, with hypervectors as large randomly\ngenerated patterns. At its very core, HD computing is about manipulating and\ncomparing these patterns inside memory. Emerging nanotechnologies such as\ncarbon nanotube field effect transistors (CNFETs) and resistive RAM (RRAM), and\ntheir monolithic 3D integration offer opportunities for hardware\nimplementations of HD computing through tight integration of logic and memory,\nenergy-efficient computation, and unique device characteristics. We\nexperimentally demonstrate and characterize an end-to-end HD computing\nnanosystem built using monolithic 3D integration of CNFETs and RRAM. With our\nnanosystem, we experimentally demonstrate classification of 21 languages with\nmeasured accuracy of up to 98% on >20,000 sentences (6.4 million characters),\ntraining using one text sample (~100,000 characters) per language, and\nresilient operation (98% accuracy) despite 78% hardware errors in HD\nrepresentation (outputs stuck at 0 or 1). By exploiting the unique properties\nof the underlying nanotechnologies, we show that HD computing, when implemented\nwith monolithic 3D integration, can be up to 420X more energy-efficient while\nusing 25X less area compared to traditional silicon CMOS implementations.\n",
        "pdf_link": "http://arxiv.org/pdf/1811.09557v1"
    },
    {
        "title": "Composable Probabilistic Inference Networks Using MRAM-based Stochastic\n  Neurons",
        "authors": [
            "Ramtin Zand",
            "Kerem Y. Camsari",
            "Supriyo Datta",
            "Ronald F. DeMara"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  Magnetoresistive random access memory (MRAM) technologies with thermally\nunstable nanomagnets are leveraged to develop an intrinsic stochastic neuron as\na building block for restricted Boltzmann machines (RBMs) to form deep belief\nnetworks (DBNs). The embedded MRAM-based neuron is modeled using precise\nphysics equations. The simulation results exhibit the desired sigmoidal\nrelation between the input voltages and probability of the output state. A\nprobabilistic inference network simulator (PIN-Sim) is developed to realize a\ncircuit-level model of an RBM utilizing resistive crossbar arrays along with\ndifferential amplifiers to implement the positive and negative weight values.\nThe PIN-Sim is composed of five main blocks to train a DBN, evaluate its\naccuracy, and measure its power consumption. The MNIST dataset is leveraged to\ninvestigate the energy and accuracy tradeoffs of seven distinct network\ntopologies in SPICE using the 14nm HP-FinFET technology library with the\nnominal voltage of 0.8V, in which an MRAM-based neuron is used as the\nactivation function. The software and hardware level simulations indicate that\na $784\\times200\\times10$ topology can achieve less than 5% error rates with\n$\\sim400 pJ$ energy consumption. The error rates can be reduced to 2.5% by\nusing a $784\\times500\\times500\\times500\\times10$ DBN at the cost of\n$\\sim10\\times$ higher energy consumption and significant area overhead.\nFinally, the effects of specific hardware-level parameters on power dissipation\nand accuracy tradeoffs are identified via the developed PIN-Sim framework.\n",
        "pdf_link": "http://arxiv.org/pdf/1811.11390v1"
    },
    {
        "title": "SNRA: A Spintronic Neuromorphic Reconfigurable Array for In-Circuit\n  Training and Evaluation of Deep Belief Networks",
        "authors": [
            "Ramtin Zand",
            "Ronald F. DeMara"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  In this paper, a spintronic neuromorphic reconfigurable Array (SNRA) is\ndeveloped to fuse together power-efficient probabilistic and in-field\nprogrammable deterministic computing during both training and evaluation phases\nof restricted Boltzmann machines (RBMs). First, probabilistic spin logic\ndevices are used to develop an RBM realization which is adapted to construct\ndeep belief networks (DBNs) having one to three hidden layers of size 10 to 800\nneurons each. Second, we design a hardware implementation for the contrastive\ndivergence (CD) algorithm using a four-state finite state machine capable of\nunsupervised training in N+3 clocks where N denotes the number of neurons in\neach RBM. The functionality of our proposed CD hardware implementation is\nvalidated using ModelSim simulations. We synthesize the developed Verilog HDL\nimplementation of our proposed test/train control circuitry for various DBN\ntopologies where the maximal RBM dimensions yield resource utilization ranging\nfrom 51 to 2,421 lookup tables (LUTs). Next, we leverage spin Hall effect\n(SHE)-magnetic tunnel junction (MTJ) based non-volatile LUTs circuits as an\nalternative for static random access memory (SRAM)-based LUTs storing the\ndeterministic logic configuration to form a reconfigurable fabric. Finally, we\ncompare the performance of our proposed SNRA with SRAM-based configurable\nfabrics focusing on the area and power consumption induced by the LUTs used to\nimplement both CD and evaluation modes. The results obtained indicate more than\n80% reduction in combined dynamic and static power dissipation, while achieving\nat least 50% reduction in device count.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.02415v1"
    },
    {
        "title": "Low-Power Neuromorphic Hardware for Signal Processing Applications",
        "authors": [
            "Bipin Rajendran",
            "Abu Sebastian",
            "Michael Schmuker",
            "Narayan Srinivasa",
            "Evangelos Eleftheriou"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Machine learning has emerged as the dominant tool for implementing complex\ncognitive tasks that require supervised, unsupervised, and reinforcement\nlearning. While the resulting machines have demonstrated in some cases even\nsuper-human performance, their energy consumption has often proved to be\nprohibitive in the absence of costly super-computers. Most state-of-the-art\nmachine learning solutions are based on memory-less models of neurons. This is\nunlike the neurons in the human brain, which encode and process information\nusing temporal information in spike events. The different computing principles\nunderlying biological neurons and how they combine together to efficiently\nprocess information is believed to be a key factor behind their superior\nefficiency compared to current machine learning systems. Inspired by the\ntime-encoding mechanism used by the brain, third generation spiking neural\nnetworks (SNNs) are being studied for building a new class of information\nprocessing engines.\n  Modern computing systems based on the von Neumann architecture, however, are\nill-suited for efficiently implementing SNNs, since their performance is\nlimited by the need to constantly shuttle data between physically separated\nlogic and memory units. Hence, novel computational architectures that address\nthe von Neumann bottleneck are necessary in order to build systems that can\nimplement SNNs with low energy budgets. In this paper, we review some of the\narchitectural and system level design aspects involved in developing a new\nclass of brain-inspired information processing engines that mimic the\ntime-based information encoding and processing aspects of the brain.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.03690v3"
    },
    {
        "title": "On complexity of branching droplets in electrical field",
        "authors": [
            "Mohammad Mahdi Dehshibi",
            "Jitka Cejkova",
            "Dominik Svara",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Decanol droplets in a thin layer of sodium decanoate with sodium chloride\nexhibit bifurcation branching growth due to interplay between osmotic pressure,\ndiffusion and surface tension. We aimed to evaluate if morphology of the\nbranching droplets changes when the droplets are subject to electrical\npotential difference. We analysed graph-theoretic structure of the droplets and\napplied several complexity measures. We found that, in overall, the current\nincreases complexity of the branching droplets in terms of number of connected\ncomponents and nodes in their graph presentations, morphological complexity and\ncompressibility.\n",
        "pdf_link": "http://arxiv.org/pdf/1901.05043v1"
    },
    {
        "title": "Design and Characterization of Superconducting Nanowire-Based Processors\n  for Acceleration of Deep Neural Network Training",
        "authors": [
            "Murat Onen",
            "Brenden A. Butters",
            "Emily Toomey",
            "Tayfun Gokmen",
            "Karl K. Berggren"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Training of deep neural networks (DNNs) is a computationally intensive task\nand requires massive volumes of data transfer. Performing these operations with\nthe conventional von Neumann architectures creates unmanageable time and power\ncosts. Recent studies have shown that mixed-signal designs involving crossbar\narchitectures are capable of achieving acceleration factors as high as 30,000x\nover the state of the art digital processors. These approaches involve\nutilization of non-volatile memory (NVM) elements as local processors. However,\nno technology has been developed to-date that can satisfy the strict device\nrequirements for the unit cell. This paper presents the superconducting\nnanowire-based processing element as a cross-point device. The unit cell has\nmany programmable non-volatile states that can be used to perform analog\nmultiplication. Importantly, these states are intrinsically discrete due to\nquantization of flux, which provides symmetric switching characteristics.\nOperation of these devices in a crossbar is described and verified with\nelectro-thermal circuit simulations. Finally, validation of the concept in an\nactual DNN training task is shown using an emulator.\n",
        "pdf_link": "http://arxiv.org/pdf/1907.02886v1"
    },
    {
        "title": "Towards Ultra-low-power Realization of Analog Joint Source-Channel\n  Coding using MOSFETs",
        "authors": [
            "Vidyasagar Sadhu",
            "Sanjana Devaraj",
            "Dario Pompili"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Certain sensing applications such as Internet of Things (IoTs), where the\nsensing phenomenon may change rapidly in both time and space, requires sensors\nthat consume ultra-low power (so that they do not need to be put to sleep\nleading to loss of temporal and spatial resolution) and have low costs (for\nhigh density deployment). A novel encoding based on Metal Oxide Semiconductor\nField Effect Transistors (MOSFETs) is proposed to realize Analog Joint Source\nChannel Coding (AJSCC), a low-complexity technique to compress two (or more)\nsignals into one with controlled distortion. In AJSCC, the y-axis is quantized\nwhile the x-axis is continuously captured. A power-efficient design to support\nmultiple quantization levels is presented so that the digital receiver can\ndecide the optimum quantization and the analog transmitter circuit is able to\nrealize that. The approach is verified via Spice and MATLAB simulations.\n",
        "pdf_link": "http://arxiv.org/pdf/1907.05205v1"
    },
    {
        "title": "Autonomous Probabilistic Coprocessing with Petaflips per Second",
        "authors": [
            "Brian Sutton",
            "Rafatul Faria",
            "Lakshmi A. Ghantasala",
            "Risi Jaiswal",
            "Kerem Y. Camsari",
            "Supriyo Datta"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  In this paper we present a concrete design for a probabilistic (p-) computer\nbased on a network of p-bits, robust classical entities fluctuating between -1\nand +1, with probabilities that are controlled through an input constructed\nfrom the outputs of other p-bits. The architecture of this probabilistic\ncomputer is similar to a stochastic neural network with the p-bit playing the\nrole of a binary stochastic neuron, but with one key difference: there is no\nsequencer used to enforce an ordering of p-bit updates, as is typically\nrequired. Instead, we explore \\textit{sequencerless} designs where all p-bits\nare allowed to flip autonomously and demonstrate that such designs can allow\nultrafast operation unconstrained by available clock speeds without\ncompromising the solution's fidelity. Based on experimental results from a\nhardware benchmark of the autonomous design and benchmarked device models, we\nproject that a nanomagnetic implementation can scale to achieve petaflips per\nsecond with millions of neurons. A key contribution of this paper is the focus\non a hardware metric $-$ flips per second $-$ as a problem and\nsubstrate-independent figure-of-merit for an emerging class of hardware\nannealers known as Ising Machines. Much like the shrinking feature sizes of\ntransistors that have continually driven Moore's Law, we believe that flips per\nsecond can be continually improved in later technology generations of a wide\nclass of probabilistic, domain specific hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/1907.09664v2"
    },
    {
        "title": "Pre- and post-processing in quantum-computational hydrologic inverse\n  analysis",
        "authors": [
            "John K. Golden",
            "Daniel O'Malley"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  It was recently shown that certain subsurface hydrological inverse problems\n-- here framed as determining the composition of an aquifer from pressure\nreadings -- can be solved on a quantum annealer. However, the quantum annealer\nperformance suffered when solving problems where the aquifer was composed of\nmaterials with vastly different permeability, which is often encountered in\npractice. In this paper, we study why this regime is difficult and use several\npre- and post-processing tools to address these issues. This study has three\nbenefits: it improves quantum annealing performance for real-world problems in\nhydrology, it studies the scaling behavior for these problems (which were\npreviously studied at a fixed size), and it elucidates a challenging class of\nproblems that are amenable to quantum annealers.\n",
        "pdf_link": "http://arxiv.org/pdf/1910.00626v2"
    },
    {
        "title": "Threshold Logic in a Flash",
        "authors": [
            "Ankit Wagle",
            "Gian Singh",
            "Jinghua Yang",
            "Sunil Khatri",
            "Sarma Vrudhula"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  This paper describes a novel design of a threshold logic gate (a binary\nperceptron) and its implementation as a standard cell. This new cell structure,\nreferred to as flash threshold logic (FTL), uses floating gate (flash)\ntransistors to realize the weights associated with a threshold function. The\nthreshold voltages of the flash transistors serve as a proxy for the weights.\nAn FTL cell can be equivalently viewed as a multi-input, edge-triggered\nflipflop which computes a threshold function on a clock edge. Consequently, it\ncan be used in the automatic synthesis of ASICs. The use of flash transistors\nin the FTL cell allows programming of the weights after fabrication, thereby\npreventing discovery of its function by a foundry or by reverse engineering.\nThis paper focuses on the design and characteristics of the FTL cell. We\npresent a novel method for programming the weights of an FTL cell for a\nspecified threshold function using a modified perceptron learning algorithm.\nThe algorithm is further extended to select weights to maximize the robustness\nof the design in the presence of process variations. The FTL circuit was\ndesigned in 40nm technology and simulations with layout-extracted parasitics\nincluded, demonstrate significant improvements in the area (79.7%), power\n(61.1%), and performance (42.5%) when compared to the equivalent\nimplementations of the same function in conventional static CMOS design. Weight\nselection targeting robustness is demonstrated using Monte Carlo simulations.\nThe paper also shows how FTL cells can be used for fixing timing errors after\nfabrication.\n",
        "pdf_link": "http://arxiv.org/pdf/1910.04910v1"
    },
    {
        "title": "Variation-aware Binarized Memristive Networks",
        "authors": [
            "Corey Lammie",
            "Olga Krestinskaya",
            "Alex James",
            "Mostafa Rahimi Azghadi"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  The quantization of weights to binary states in Deep Neural Networks (DNNs)\ncan replace resource-hungry multiply accumulate operations with simple\naccumulations. Such Binarized Neural Networks (BNNs) exhibit greatly reduced\nresource and power requirements. In addition, memristors have been shown as\npromising synaptic weight elements in DNNs. In this paper, we propose and\nsimulate novel Binarized Memristive Convolutional Neural Network (BMCNN)\narchitectures employing hybrid weight and parameter representations. We train\nthe proposed architectures offline and then map the trained parameters to our\nbinarized memristive devices for inference. To take into account the variations\nin memristive devices, and to study their effect on the performance, we\nintroduce variations in $R_{ON}$ and $R_{OFF}$. Moreover, we introduce means to\nmitigate the adverse effect of memristive variations in our proposed networks.\nFinally, we benchmark our BMCNNs and variation-aware BMCNNs using the MNIST\ndataset.\n",
        "pdf_link": "http://arxiv.org/pdf/1910.05920v1"
    },
    {
        "title": "Probabilistic Circuits for Autonomous Learning: A simulation study",
        "authors": [
            "Jan Kaiser",
            "Rafatul Faria",
            "Kerem Y. Camsari",
            "Supriyo Datta"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Modern machine learning is based on powerful algorithms running on digital\ncomputing platforms and there is great interest in accelerating the learning\nprocess and making it more energy efficient. In this paper we present a fully\nautonomous probabilistic circuit for fast and efficient learning that makes no\nuse of digital computing. Specifically we use SPICE simulations to demonstrate\na clockless autonomous circuit where the required synaptic weights are read out\nin the form of analog voltages. Such autonomous circuits could be particularly\nof interest as standalone learning devices in the context of mobile and edge\ncomputing.\n",
        "pdf_link": "http://arxiv.org/pdf/1910.06288v2"
    },
    {
        "title": "Convolution Inference via Synchronization of a Coupled CMOS Oscillator\n  Array",
        "authors": [
            "D. E. Nikonov",
            "P. Kurahashi",
            "J. S. Ayers",
            "H. -J. Lee",
            "Y. Fan",
            "I. A. Young"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Oscillator neural networks (ONN) are a promising hardware option for\nartificial intelligence. With an abundance of theoretical treatments of ONNs,\nfew experimental implementations exist to date. In contrast to prior\npublications of only building block functionality, we report a practical\nexperimental demonstration of neural computing using an ONN. The arrays contain\n26 CMOS ring oscillators in the GHz range of frequencies tuned by image data\nand filters. Synchronization of oscillators results in an analog output voltage\napproximating convolution neural network operation.\n",
        "pdf_link": "http://arxiv.org/pdf/1910.11802v1"
    },
    {
        "title": "A Coupled CMOS Oscillator Array for 8ns and 55pJ Inference in\n  Convolutional Neural Networks",
        "authors": [
            "D. E. Nikonov",
            "P. Kurahashi",
            "J. S. Ayers",
            "H. -J. Lee",
            "Y. Fan",
            "I. A. Young"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  Oscillator neural networks (ONN) based on arrays of 26 CMOS ring oscillators\ndesigned and fabricated. ONN are used for inference of dot products with image\nfragments and kernels necessary for convolutional neural networks. The inputs\nare encoded as frequency shifts of oscillators using current DACs. Degree of\nmatch (DOM) is determined from oscillators synchronization. Measurements\ndemonstrate high correlation of DOM and dot products. Inference requires the\ntime of 8ns and energy of 55pJ.\n",
        "pdf_link": "http://arxiv.org/pdf/1910.11803v1"
    },
    {
        "title": "Mobility-aware Beam Steering in Metasurface-based Programmable Wireless\n  Environments",
        "authors": [
            "Christos Liaskos",
            "Shuai Nie",
            "Ageliki Tsioliaridou",
            "Andreas Pitsillides",
            "Sotiris Ioannidis",
            "Ian Akyildiz"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Programmable wireless environments (PWEs) utilize electromagnetic\nmetasurfaces to transform wireless propagation into a software-controlled\nresource. In this work we study the effects of user device mobility on the\nefficiency of PWEs. An analytical model is proposed, which describes the\npotential misalignment between user-emitted waves and the active PWE\nconfiguration, and can constitute the basis for studying queuing problems in\nPWEs. Subsequently, a novel, beam steering approach is proposed which can\neffectively mitigate the misalignment effects. Ray-tracing-based simulations\nevaluate the proposed scheme.\n",
        "pdf_link": "http://arxiv.org/pdf/2003.10270v1"
    },
    {
        "title": "Memcomputing for Accelerated Optimization",
        "authors": [
            "John Aiken",
            "Fabio L. Traversa"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  In this work, we introduce the concept of an entirely new circuit\narchitecture based on the novel, physics-inspired computing paradigm:\nMemcomputing. In particular, we focus on digital memcomputing machines (DMMs)\nthat can be designed leveraging properties of non-linear dynamical systems;\nultimate descriptors of electronic circuits. The working principle of these\nsystems relies on the ability of currents and voltages of the circuit to\nself-organize in order to satisfy mathematical relations. In particular for\nthis work, we discuss self-organizing gates, namely Self-Organizing Algebraic\nGates (SOAGs), aimed to solve linear inequalities and therefore used to solve\noptimization problems in Integer Linear Programming (ILP) format. Unlike\nconventional I\\O gates, SOAGs are terminal-agnostic, meaning each terminal\nhandles a superposition of input and output signals. When appropriately\nassembled to represent a given ILP problem, the corresponding self-organizing\ncircuit converges to the equilibria that express the solutions to the problem\nat hand. Because DMM's components are non-quantum, the ordinary differential\nequations describing it can be efficiently simulated on our modern computers in\nsoftware, as well as be built in hardware with off-of-the-shelf technology. As\nan example, we show the performance of this novel approach implemented as\nSoftware as a Service (MemCPU XPC) to address an ILP problem. Compared to\ntoday's best solution found using a world renowned commercial solver, MemCPU\nXPC brings the time to solution down from 23 hours to less than 2 minutes.\n",
        "pdf_link": "http://arxiv.org/pdf/2003.10644v1"
    },
    {
        "title": "Probabilistic Memristive Networks: Application of a Master Equation to\n  Networks of Binary ReRAM cells",
        "authors": [
            "V. J. Dowling",
            "V. A. Slipko",
            "Y. V. Pershin"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The possibility of using non-deterministic circuit components has been\ngaining significant attention in recent years. The modeling and simulation of\ntheir circuits require novel approaches, as now the state of a circuit at an\narbitrary moment in time cannot be precisely predicted. Generally, these\ncircuits should be described in terms of probabilities, the circuit variables\nshould be calculated on average, and correlation functions should be used to\nexplore interrelations among the variables. In this paper, we use, for the\nfirst time, a master equation to analyze the networks composed of probabilistic\nbinary memristors. Analytical solutions of the master equation for the case of\nidentical memristors connected in-series and in-parallel are found. Our\nanalytical results are supplemented by results of numerical simulations that\nextend our findings beyond the case of identical memristors. The approach\nproposed in this paper facilitates the development of probabilistic/stochastic\nelectronic circuits and advance their real-world applications.\n",
        "pdf_link": "http://arxiv.org/pdf/2003.11011v3"
    },
    {
        "title": "IMAC: In-memory multi-bit Multiplication andACcumulation in 6T SRAM\n  Array",
        "authors": [
            "Mustafa Ali",
            "Akhilesh Jaiswal",
            "Sangamesh Kodge",
            "Amogh Agrawal",
            "Indranil Chakraborty",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  `In-memory computing' is being widely explored as a novel computing paradigm\nto mitigate the well known memory bottleneck. This emerging paradigm aims at\nembedding some aspects of computations inside the memory array, thereby\navoiding frequent and expensive movement of data between the compute unit and\nthe storage memory. In-memory computing with respect to Silicon memories has\nbeen widely explored on various memory bit-cells. Embedding computation inside\nthe 6 transistor (6T) SRAM array is of special interest since it is the most\nwidely used on-chip memory. In this paper, we present a novel in-memory\nmultiplication followed by accumulation operation capable of performing\nparallel dot products within 6T SRAM without any changes to the standard\nbitcell. We, further, study the effect of circuit non-idealities and process\nvariations on the accuracy of the LeNet-5 and VGG neural network architectures\nagainst the MNIST and CIFAR-10 datasets, respectively. The proposed in-memory\ndot-product mechanism achieves 88.8% and 99% accuracy for the CIFAR-10 and\nMNIST, respectively. Compared to the standard von Neumann system, the proposed\nsystem is 6.24x better in energy consumption and 9.42x better in delay.\n",
        "pdf_link": "http://arxiv.org/pdf/2003.12558v1"
    },
    {
        "title": "Reservoir Computing using High Order Synchronization of Coupled\n  Oscillators",
        "authors": [
            "A. A. Velichko",
            "D. V. Ryabokon",
            "S. D. Khanin",
            "A. V. Sidorenko",
            "A. G. Rikkiev"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  We propose a concept for reservoir computing on oscillators using the\nhigh-order synchronization effect. The reservoir output is presented in the\nform of oscillator synchronization metrics: fractional high-order\nsynchronization value and synchronization efficiency, expressed as a\npercentage. Using two coupled relaxation oscillators built on VO2 switches, we\ncreated an oscillator reservoir that allows simulating the XOR operation. The\nreservoir can operate as with static input data (power currents, coupling\nforces), as with dynamic data in the form of spike sequences. Having a small\nnumber of oscillators and significant non-linearity, the reservoir expresses a\nwide range of dynamic states. The proposed computing concept can be implemented\non oscillators of diverse nature.\n",
        "pdf_link": "http://arxiv.org/pdf/2004.04114v1"
    },
    {
        "title": "Adaptive model selection in photonic reservoir computing by\n  reinforcement learning",
        "authors": [
            "Kazutaka Kanno",
            "Makoto Naruse",
            "Atsushi Uchida"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Photonic reservoir computing is an emergent technology toward beyond-Neumann\ncomputing. Although photonic reservoir computing provides superior performance\nin environments whose characteristics are coincident with the training datasets\nfor the reservoir, the performance is significantly degraded if these\ncharacteristics deviate from the original knowledge used in the training phase.\nHere, we propose a scheme of adaptive model selection in photonic reservoir\ncomputing using reinforcement learning. In this scheme, a temporal waveform is\ngenerated by different dynamic source models that change over time. The system\nautonomously identifies the best source model for the task of time series\nprediction using photonic reservoir computing and reinforcement learning. We\nprepare two types of output weights for the source models, and the system\nadaptively selected the correct model using reinforcement learning, where the\nprediction errors are associated with rewards. We succeed in adaptive model\nselection when the source signal is temporally mixed, having originally been\ngenerated by two different dynamic system models, as well as when the signal is\na mixture from the same model but with different parameter values. This study\npaves the way for autonomous behavior in photonic artificial intelligence and\ncould lead to new applications in load forecasting and multi-objective control,\nwhere frequent environment changes are expected.\n",
        "pdf_link": "http://arxiv.org/pdf/2004.12575v1"
    },
    {
        "title": "Parameter Estimation in a Noisy 1D Environment via Two Absorbing\n  Receivers",
        "authors": [
            "Xinyu Huang",
            "Yuting Fang",
            "Adam Noel",
            "Nan Yang"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  This paper investigates the estimation of different parameters, e.g.,\npropagation distance and flow velocity, by utilizing two fully-absorbing\nreceivers (RXs) in a one-dimensional (1D) environment. The time-varying number\nof absorbed molecules at each RX and the number of absorbed molecules in a time\ninterval as time approaches infinity are derived. Noisy molecules in this\nenvironment, that are released by sources in addition to the transmitter, are\nalso considered. A novel estimation method, namely difference estimation (DE),\nis proposed to eliminate the effect of noise by using the difference of\nreceived signals at the two RXs. For DE, the Cramer-Rao lower bound (CRLB) on\nthe variance of estimation is derived. Independent maximum likelihood\nestimation is also considered at each RX as a benchmark to show the performance\nadvantage of DE. Aided by particle-based simulation, the derived analytical\nresults are verified. Furthermore, numerical results show that DE attains the\nCRLB and is less sensitive to the change of noise than independent estimation\nat each RX.\n",
        "pdf_link": "http://arxiv.org/pdf/2004.13259v3"
    },
    {
        "title": "A System for Generating Non-Uniform Random Variates using Graphene\n  Field-Effect Transistors",
        "authors": [
            "Nathaniel Joseph Tye",
            "James Timothy Meech",
            "Bilgesu Arif Bilgin",
            "Phillip Stanley-Marbell"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  We introduce a new method for hardware non-uniform random number generation\nbased on the transfer characteristics of graphene field-effect transistors\n(GFETs) which requires as few as two transistors and a resistor (or\ntransimpedance amplifier). The method could be integrated into a custom\ncomputing system to provide samples from arbitrary univariate distributions. We\nalso demonstrate the use of wavelet decomposition of the target distribution to\ndetermine GFET bias voltages in a multi-GFET array.\n  We implement the method by fabricating multiple GFETs and experimentally\nvalidating that their transfer characteristics exhibit the nonlinearity on\nwhich our method depends. We use the characterization data in simulations of a\nproposed architecture for generating samples from dynamically-selectable\nnon-uniform probability distributions.\n  Using a combination of experimental measurements of GFETs under a range of\nbiasing conditions and simulation of the GFET-based non-uniform random variate\ngenerator architecture, we demonstrate a speedup of Monte Carlo integration by\na factor of up to 2$\\times$. This speedup assumes the analog-to-digital\nconverters reading the outputs from the circuit can produce samples in the same\namount of time that it takes to perform memory accesses.\n",
        "pdf_link": "http://arxiv.org/pdf/2004.14111v2"
    },
    {
        "title": "Bit-Slicing the Hilbert Space: Scaling Up Accurate Quantum Circuit\n  Simulation to a New Level",
        "authors": [
            "Yuan-Hung Tsai",
            "Jie-Hong R. Jiang",
            "Chiao-Shan Jhang"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Quantum computing is greatly advanced in recent years and is expected to\ntransform the computation paradigm in the near future. Quantum circuit\nsimulation plays a key role in the toolchain for the development of quantum\nhardware and software systems. However, due to the enormous Hilbert space of\nquantum states, simulating quantum circuits with classical computers is\nextremely challenging despite notable efforts have been made. In this paper, we\nenhance quantum circuit simulation in two dimensions: accuracy and scalability.\nThe former is achieved by using an algebraic representation of complex numbers;\nthe latter is achieved by bit-slicing the number representation and replacing\nmatrix-vector multiplication with symbolic Boolean function manipulation.\nExperimental results demonstrate that our method can be superior to the\nstate-of-the-art for various quantum circuits and can simulate certain\nbenchmark families with up to tens of thousands of qubits.\n",
        "pdf_link": "http://arxiv.org/pdf/2007.09304v1"
    },
    {
        "title": "AM-DCGAN: Analog Memristive Hardware Accelerator for Deep Convolutional\n  Generative Adversarial Networks",
        "authors": [
            "Olga Krestinskaya",
            "Bhaskar Choubey",
            "Alex Pappachen James"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Generative Adversarial Network (GAN) is a well known computationally complex\nalgorithm requiring signficiant computational resources in software\nimplementations including large amount of data to be trained. This makes its\nimplementation in edge devices with conventional microprocessor hardware a slow\nand difficult task. In this paper, we propose to accelerate the computationally\nintensive GAN using memristive neural networks in analog domain. We present a\nfully analog hardware design of Deep Convolutional GAN (DCGAN) based on\nCMOS-memristive convolutional and deconvolutional networks simulated using\n180nm CMOS technology.\n",
        "pdf_link": "http://arxiv.org/pdf/2007.12063v1"
    },
    {
        "title": "Resonant Energy Recycling SRAM Architecture",
        "authors": [
            "Riadul Islam",
            "Biprangshu Saha",
            "Ignatius Bezzam"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Although we may be at the end of Moore's law, lowering chip power consumption\nis still the primary driving force for the designers. To enable low-power\noperation, we propose a resonant energy recovery static random access memory\n(SRAM). We propose the first series resonance scheme to reduce the dynamic\npower consumption of the SRAM operation. Besides, we identified the requirement\nof supply boosting of the write buffers for proper resonant operation. We\nevaluated the resonant 144KB SRAM cache through SPICE and test chip using a\ncommercial 28nm CMOS technology. The experimental results show that the\nresonant SRAM can save up to 30% dynamic power at 1GHz operating frequency\ncompared to the state-of-the-art design.\n",
        "pdf_link": "http://arxiv.org/pdf/2010.01767v1"
    },
    {
        "title": "Robust High-dimensional Memory-augmented Neural Networks",
        "authors": [
            "Geethan Karunaratne",
            "Manuel Schmuck",
            "Manuel Le Gallo",
            "Giovanni Cherubini",
            "Luca Benini",
            "Abu Sebastian",
            "Abbas Rahimi"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Traditional neural networks require enormous amounts of data to build their\ncomplex mappings during a slow training procedure that hinders their abilities\nfor relearning and adapting to new data. Memory-augmented neural networks\nenhance neural networks with an explicit memory to overcome these issues.\nAccess to this explicit memory, however, occurs via soft read and write\noperations involving every individual memory entry, resulting in a bottleneck\nwhen implemented using the conventional von Neumann computer architecture. To\novercome this bottleneck, we propose a robust architecture that employs a\ncomputational memory unit as the explicit memory performing analog in-memory\ncomputation on high-dimensional (HD) vectors, while closely matching 32-bit\nsoftware-equivalent accuracy. This is achieved by a content-based attention\nmechanism that represents unrelated items in the computational memory with\nuncorrelated HD vectors, whose real-valued components can be readily\napproximated by binary, or bipolar components. Experimental results demonstrate\nthe efficacy of our approach on few-shot image classification tasks on the\nOmniglot dataset using more than 256,000 phase-change memory devices. Our\napproach effectively merges the richness of deep neural network representations\nwith HD computing that paves the way for robust vector-symbolic manipulations\napplicable in reasoning, fusion, and compression.\n",
        "pdf_link": "http://arxiv.org/pdf/2010.01939v2"
    },
    {
        "title": "Quantum computing approach to railway dispatching and conflict\n  management optimization on single-track railway lines",
        "authors": [
            "Krzysztof Domino",
            "MÃ¡tyÃ¡s Koniorczyk",
            "Krzysztof Krawiec",
            "Konrad JaÅowiecki",
            "BartÅomiej Gardas"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  In this work, we consider a practical railway dispatching problem: delay and\nconflict management on a single-track railway line. We examine the issue of\ntrain dispatching consequences caused by the arrival of an already delayed\ntrain to the segment being considered. This problem is computationally hard and\noften needs to be solved timely. Here, we introduce a quadratic unconstrained\nbinary optimization (QUBO) model of the problem in question, compatible with\nthe emerging quantum annealing technology. The model's instances can be\nexecuted on present-day quantum annealers. As a proof-of-concept, we solve\nselected real-life problems from the Polish railway network using D-Wave\nquantum annealers. As a reference, we also provide solutions calculated with\nclassical methods, including those relevant to the community (linear integer\nprogramming) and a sophisticated algorithm based on tensor networks for solving\nQUBO problems.\n",
        "pdf_link": "http://arxiv.org/pdf/2010.08227v3"
    },
    {
        "title": "Optoelectronic Intelligence",
        "authors": [
            "Jeffrey M. Shainline"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  To design and construct hardware for general intelligence, we must consider\nprinciples of both neuroscience and very-large-scale integration. For large\nneural systems capable of general intelligence, the attributes of photonics for\ncommunication and electronics for computation are complementary and\ninterdependent. Using light for communication enables high fan-out as well as\nlow-latency signaling across large systems with no traffic-dependent\nbottlenecks. For computation, the inherent nonlinearities, high speed, and low\npower consumption of Josephson circuits are conducive to complex neural\nfunctions. Operation at 4\\,K enables the use of single-photon detectors and\nsilicon light sources, two features that lead to efficiency and economical\nscalability. Here I sketch a concept for optoelectronic hardware, beginning\nwith synaptic circuits, continuing through wafer-scale integration, and\nextending to systems interconnected with fiber-optic white matter, potentially\nat the scale of the human brain and beyond.\n",
        "pdf_link": "http://arxiv.org/pdf/2010.08690v1"
    },
    {
        "title": "Receptor Saturation Modeling for Synaptic DMC",
        "authors": [
            "Sebastian Lotter",
            "Maximilian SchÃ¤fer",
            "Johannes Zeitler",
            "Robert Schober"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Synaptic communication is a natural Molecular Communication (MC) system which\nmay serve as a blueprint for the design of synthetic MC systems. In particular,\nit features highly specialized mechanisms to enable inter-symbol interference\n(ISI)-free and energy efficient communication. The understanding of synaptic MC\nis furthermore critical for disruptive innovations in the context of\nbrain-machine interfaces. However, the physical modeling of synaptic MC is\ncomplicated by the possible saturation of the molecular receiver arising from\nthe competition of postsynaptic receptors for neurotransmitters. Saturation\nrenders the system behavior nonlinear and is commonly neglected in existing\nanalytical models. In this work, we propose a novel model for receptor\nsaturation in terms of a nonlinear, state-dependent boundary condition for\nFick's diffusion equation. We solve the resulting boundary-value problem using\nan eigenfunction expansion of the Laplace operator and the incorporation of the\nreceiver memory as feedback system into the corresponding state-space\ndescription. The presented solution is numerically stable and computationally\nefficient. Furthermore, the proposed model is validated with particle-based\nstochastic computer simulations.\n",
        "pdf_link": "http://arxiv.org/pdf/2010.14828v2"
    },
    {
        "title": "Learning to Approximate Functions Using Nb-doped SrTiO$_3$ Memristors",
        "authors": [
            "Thomas F. Tiotto",
            "Anouk S. Goossens",
            "Jelmer P. Borst",
            "Tamalika Banerjee",
            "Niels A. Taatgen"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Memristors have attracted interest as neuromorphic computation elements\nbecause they show promise in enabling efficient hardware implementations of\nartificial neurons and synapses. We performed measurements on interface-type\nmemristors to validate their use in neuromorphic hardware. Specifically, we\nutilised Nb-doped SrTiO$_3$ memristors as synapses in a simulated neural\nnetwork by arranging them into differential synaptic pairs, with the weight of\nthe connection given by the difference in normalised conductance values between\nthe two paired memristors. This network learned to represent functions through\na training process based on a novel supervised learning algorithm, during which\ndiscrete voltage pulses were applied to one of the two memristors in each pair.\nTo simulate the fact that both the initial state of the physical memristive\ndevices and the impact of each voltage pulse are unknown we injected noise at\neach timestep. Nevertheless, discrete updates based on local knowledge were\nshown to result in robust learning performance. Using this class of memristive\ndevices as the synaptic weight element in a spiking neural network yields, to\nour knowledge, one of the first models of this kind, capable of learning to be\na universal function approximator, and strongly suggests the suitability of\nthese memristors for usage in future computing platforms.\n",
        "pdf_link": "http://arxiv.org/pdf/2011.02794v2"
    },
    {
        "title": "Efficient Solution of Boolean Satisfiability Problems with Digital\n  MemComputing",
        "authors": [
            "S. R. B. Bearden",
            "Y. R. Pei",
            "M. Di Ventra"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  Boolean satisfiability is a propositional logic problem of interest in\nmultiple fields, e.g., physics, mathematics, and computer science. Beyond a\nfield of research, instances of the SAT problem, as it is known, require\nefficient solution methods in a variety of applications. It is the decision\nproblem of determining whether a Boolean formula has a satisfying assignment,\nbelieved to require exponentially growing time for an algorithm to solve for\nthe worst-case instances. Yet, the efficient solution of many classes of\nBoolean formulae eludes even the most successful algorithms, not only for the\nworst-case scenarios, but also for typical-case instances. Here, we introduce a\nmemory-assisted physical system (a digital memcomputing machine) that, when its\nnon-linear ordinary differential equations are integrated numerically, shows\nevidence for polynomially-bounded scalability while solving \"hard\"\nplanted-solution instances of SAT, known to require exponential time to solve\nin the typical case for both complete and incomplete algorithms. Furthermore,\nwe analytically demonstrate that the physical system can efficiently solve the\nSAT problem in continuous time, without the need to introduce chaos or an\nexponentially growing energy. The efficiency of the simulations is related to\nthe collective dynamical properties of the original physical system that\npersist in the numerical integration to robustly guide the solution search even\nin the presence of numerical errors. We anticipate our results to broaden\nresearch directions in physics-inspired computing paradigms ranging from theory\nto application, from simulation to hardware implementation.\n",
        "pdf_link": "http://arxiv.org/pdf/2011.06551v1"
    },
    {
        "title": "Distributed Injection-Locking in Analog Ising Machines to Solve\n  Combinatorial Optimizations",
        "authors": [
            "M. Ali Vosoughi"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  The oscillator-based Ising machine (OIM) is a network of coupled CMOS\noscillators that solves combinatorial optimization problems. In this paper, the\ndistribution of the injection-locking oscillations throughout the circuit is\nproposed to accelerate the phase-locking of the OIM. The implications of the\nproposed technique theoretically investigated and verified by extensive\nsimulations in EDA tools with a $130~nm$ PTM model. By distributing the\ninjective signal of the super-harmonic oscillator, the speed is increased by\n$219.8\\%$ with negligible increase in the power dissipation and phase-locking\nerror of the device due to the distributed technique.\n",
        "pdf_link": "http://arxiv.org/pdf/2011.09067v2"
    },
    {
        "title": "A Survey on Modulation Techniques in Molecular Communication via\n  Diffusion",
        "authors": [
            "Mehmet Sukru Kuran",
            "H. Birkan Yilmaz",
            "Ilker Demirkol",
            "Nariman Farsad",
            "Andrea Goldsmith"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  This survey paper focuses on modulation aspects of molecular communication,\nan emerging field focused on building biologically-inspired systems that embed\ndata within chemical signals. The primary challenges in designing these systems\nare how to encode and modulate information onto chemical signals, and how to\ndesign a receiver that can detect and decode the information from the corrupted\nchemical signal observed at the destination. In this paper, we focus on\nmodulation design for molecular communication via diffusion systems. In these\nsystems, chemical signals are transported using diffusion, possibly assisted by\nflow, from the transmitter to the receiver. This tutorial presents recent\nadvancements in modulation and demodulation schemes for molecular communication\nvia diffusion. We compare five different modulation types: concentration-based,\ntype-based, timing-based, spatial, and higher-order modulation techniques. The\nend-to-end system designs for each modulation scheme are presented. In\naddition, the key metrics used in the literature to evaluate the performance of\nthese techniques are also presented. Finally, we provide a numerical bit error\nrate comparison of prominent modulation techniques using analytical models. We\nclose the tutorial with a discussion of key open issues and future research\ndirections for design of molecular communication via diffusion systems.\n",
        "pdf_link": "http://arxiv.org/pdf/2011.13056v2"
    },
    {
        "title": "Quantum Generative Models for Small Molecule Drug Discovery",
        "authors": [
            "Junde Li",
            "Rasit Topaloglu",
            "Swaroop Ghosh"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Existing drug discovery pipelines take 5-10 years and cost billions of\ndollars. Computational approaches aim to sample from regions of the whole\nmolecular and solid-state compounds called chemical space which could be on the\norder of 1060 . Deep generative models can model the underlying probability\ndistribution of both the physical structures and property of drugs and relate\nthem nonlinearly. By exploiting patterns in massive datasets, these models can\ndistill salient features that characterize the molecules. Generative\nAdversarial Networks (GANs) discover drug candidates by generating molecular\nstructures that obey chemical and physical properties and show affinity towards\nbinding with the receptor for a target disease. However, classical GANs cannot\nexplore certain regions of the chemical space and suffer from\ncurse-of-dimensionality. A full quantum GAN may require more than 90 qubits\neven to generate QM9-like small molecules. We propose a qubit-efficient quantum\nGAN with a hybrid generator (QGAN-HG) to learn richer representation of\nmolecules via searching exponentially large chemical space with few qubits more\nefficiently than classical GAN. The QGANHG model is composed of a hybrid\nquantum generator that supports various number of qubits and quantum circuit\nlayers, and, a classical discriminator. QGAN-HG with only 14.93% retained\nparameters can learn molecular distribution as efficiently as classical\ncounterpart. The QGAN-HG variation with patched circuits considerably\naccelerates our standard QGANHG training process and avoids potential gradient\nvanishing issue of deep neural networks. Code is available on GitHub\nhttps://github.com/jundeli/quantum-gan.\n",
        "pdf_link": "http://arxiv.org/pdf/2101.03438v1"
    },
    {
        "title": "On Interfacing the Brain with Quantum Computers: An Approach to Listen\n  to the Logic of the Mind",
        "authors": [
            "Eduardo Reck Miranda"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  This chapter presents a quantum computing-based approach to study and harness\nneuronal correlates of mental activity for the development of Brain-Computer\nInterface (BCI) systems. It introduces the notion of a logic of the mind, where\nneurophysiological data are encoded as logical expressions representing mental\nactivity. Effective logical expressions are likely to be extensive, involving\ndozens of variables. Large expressions require considerable computational power\nto be processed. This is problematic for BCI applications because they require\nfast reaction times to execute sequences of commands. Quantum computers hold\nmuch promise in terms of processing speed for some problems, including those\ninvolving logical expressions. Hence, we propose to use quantum computers to\nprocess the logic of the mind. The chapter begins with an introduction to BCI\nand the electroencephalogram, which is the neurophysiological signal that is\nnormally used in BCI. Then, it briefly discusses how the EEG corresponds to\nmental states, followed by an introduction to the logic of the mind. After\nthat, there is an overview of quantum computing, focusing on the basics deemed\nnecessary to understand how it processes logical expressions. An example of a\nBCI system is presented. In a nutshell, the system reads the EEG and builds\nlogical expressions, which are sent to a quantum computer to solve them. In\nturn, the system converts the results into sounds by means of a bespoke\nsynthesiser. Essentially, the BCI here is a musical instrument controlled by\nthe mind of the player. Our BCI is a proof-of-concept aimed at demonstrating\nhow quantum computing may support the development of sophisticated BCI systems.\nThe remaining of the chapter is devoted to technical and practical\nconsiderations on the limitations of current quantum computing hardware\ntechnology and scalability of the system.\n",
        "pdf_link": "http://arxiv.org/pdf/2101.03887v2"
    },
    {
        "title": "Drug Discovery Approaches using Quantum Machine Learning",
        "authors": [
            "Junde Li",
            "Mahabubul Alam",
            "Congzhou M Sha",
            "Jian Wang",
            "Nikolay V. Dokholyan",
            "Swaroop Ghosh"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Traditional drug discovery pipeline takes several years and cost billions of\ndollars. Deep generative and predictive models are widely adopted to assist in\ndrug development. Classical machines cannot efficiently produce atypical\npatterns of quantum computers which might improve the training quality of\nlearning tasks. We propose a suite of quantum machine learning techniques e.g.,\ngenerative adversarial network (GAN), convolutional neural network (CNN) and\nvariational auto-encoder (VAE) to generate small drug molecules, classify\nbinding pockets in proteins, and generate large drug molecules, respectively.\n",
        "pdf_link": "http://arxiv.org/pdf/2104.00746v1"
    },
    {
        "title": "Efficient emotion recognition using hyperdimensional computing with\n  combinatorial channel encoding and cellular automata",
        "authors": [
            "Alisha Menon",
            "Anirudh Natarajan",
            "Reva Agashe",
            "Daniel Sun",
            "Melvin Aristio",
            "Harrison Liew",
            "Yakun Sophia Shao",
            "Jan M. Rabaey"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  In this paper, a hardware-optimized approach to emotion recognition based on\nthe efficient brain-inspired hyperdimensional computing (HDC) paradigm is\nproposed. Emotion recognition provides valuable information for human-computer\ninteractions, however the large number of input channels (>200) and modalities\n(>3) involved in emotion recognition are significantly expensive from a memory\nperspective. To address this, methods for memory reduction and optimization are\nproposed, including a novel approach that takes advantage of the combinatorial\nnature of the encoding process, and an elementary cellular automaton. HDC with\nearly sensor fusion is implemented alongside the proposed techniques achieving\ntwo-class multi-modal classification accuracies of >76% for valence and >73%\nfor arousal on the multi-modal AMIGOS and DEAP datasets, almost always better\nthan state of the art. The required vector storage is seamlessly reduced by 98%\nand the frequency of vector requests by at least 1/5. The results demonstrate\nthe potential of efficient hyperdimensional computing for low-power,\nmulti-channeled emotion recognition tasks.\n",
        "pdf_link": "http://arxiv.org/pdf/2104.02804v1"
    },
    {
        "title": "Microfluidic-based Bacterial Molecular Computing on a Chip",
        "authors": [
            "Daniel P. Martins",
            "Michael Taynnan Barros",
            "Benjamin O'Sullivan",
            "Ian Seymour",
            "Alan O'Riordan",
            "Lee Coffey",
            "Joseph Sweeney",
            "Sasitharan Balasubramaniam"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Biocomputing systems based on engineered bacteria can lead to novel tools for\nenvironmental monitoring and detection of metabolic diseases. In this paper, we\npropose a Bacterial Molecular Computing on a Chip (BMCoC) using microfluidic\nand electrochemical sensing technologies. The computing can be flexibly\nintegrated into the chip, but we focus on engineered bacterial AND Boolean\nlogic gate and ON-OFF switch sensors that produces secondary signals to change\nthe pH and dissolved oxygen concentrations. We present a prototype with\nexperimental results that shows the electrochemical sensors can detect small pH\nand dissolved oxygen concentration changes created by the engineered bacterial\npopulations' molecular signals. Additionally, we present a theoretical model\nanalysis of the BMCoC computation reliability when subjected to unwanted\neffects, i.e., molecular signal delays and noise, and electrochemical sensors\nthreshold settings that are based on either standard or blind detectors. Our\nnumerical analysis found that the variations in the production delay and the\nmolecular output signal concentration can impact on the computation reliability\nfor the AND logic gate and ON-OFF switch. The molecular communications of\nsynthetic engineered cells for logic gates integrated with sensing systems can\nlead to a new breed of biochips that can be used for numerous diagnostic\napplications.\n",
        "pdf_link": "http://arxiv.org/pdf/2104.07341v1"
    },
    {
        "title": "Brain-inspired computing: We need a master plan",
        "authors": [
            "Adnan Mehonic",
            "Anthony J Kenyon"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  New computing technologies inspired by the brain promise fundamentally\ndifferent ways to process information with extreme energy efficiency and the\nability to handle the avalanche of unstructured and noisy data that we are\ngenerating at an ever-increasing rate. To realise this promise requires a brave\nand coordinated plan to bring together disparate research communities and to\nprovide them with the funding, focus and support needed. We have done this in\nthe past with digital technologies; we are in the process of doing it with\nquantum technologies; can we now do it for brain-inspired computing?\n",
        "pdf_link": "http://arxiv.org/pdf/2104.14517v1"
    },
    {
        "title": "Antiferromagnetic spatial photonic Ising machine through optoelectronic\n  correlation computing",
        "authors": [
            "Junyi Huang",
            "Yisheng Fang",
            "Zhichao Ruan"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Recently, spatial photonic Ising machines (SPIM) have been demonstrated to\ncompute the minima of Hamiltonians for large-scale spin systems. Here we\npropose to implement an antiferromagnetic model through optoelectronic\ncorrelation computing with SPIM. Also we exploit the gauge transformation which\nenables encoding the spins and the interaction strengths in a single phase-only\nspatial light modulator. With a simple setup, we experimentally show the ground\nstate search of an antiferromagnetic model with $40000$ spins in\nnumber-partitioning problem. Thus such an optoelectronic computing exhibits\ngreat programmability and scalability for the practical applications of\nstudying statistical systems and combinatorial optimization problems.\n",
        "pdf_link": "http://arxiv.org/pdf/2105.04696v1"
    },
    {
        "title": "2022 Roadmap on Neuromorphic Computing and Engineering",
        "authors": [
            "Dennis V. Christensen",
            "Regina Dittmann",
            "BernabÃ© Linares-Barranco",
            "Abu Sebastian",
            "Manuel Le Gallo",
            "Andrea Redaelli",
            "Stefan Slesazeck",
            "Thomas Mikolajick",
            "Sabina Spiga",
            "Stephan Menzel",
            "Ilia Valov",
            "Gianluca Milano",
            "Carlo Ricciardi",
            "Shi-Jun Liang",
            "Feng Miao",
            "Mario Lanza",
            "Tyler J. Quill",
            "Scott T. Keene",
            "Alberto Salleo",
            "Julie Grollier",
            "Danijela MarkoviÄ",
            "Alice Mizrahi",
            "Peng Yao",
            "J. Joshua Yang",
            "Giacomo Indiveri",
            "John Paul Strachan",
            "Suman Datta",
            "Elisa Vianello",
            "Alexandre Valentian",
            "Johannes Feldmann",
            "Xuan Li",
            "Wolfram H. P. Pernice",
            "Harish Bhaskaran",
            "Steve Furber",
            "Emre Neftci",
            "Franz Scherr",
            "Wolfgang Maass",
            "Srikanth Ramaswamy",
            "Jonathan Tapson",
            "Priyadarshini Panda",
            "Youngeun Kim",
            "Gouhei Tanaka",
            "Simon Thorpe",
            "Chiara Bartolozzi",
            "Thomas A. Cleland",
            "Christoph Posch",
            "Shih-Chii Liu",
            "Gabriella Panuccio",
            "Mufti Mahmud",
            "Arnab Neelim Mazumder",
            "Morteza Hosseini",
            "Tinoosh Mohsenin",
            "Elisa Donati",
            "Silvia Tolu",
            "Roberto Galeazzi",
            "Martin Ejsing Christensen",
            "Sune Holm",
            "Daniele Ielmini",
            "N. Pryds"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Modern computation based on the von Neumann architecture is today a mature\ncutting-edge science. In the Von Neumann architecture, processing and memory\nunits are implemented as separate blocks interchanging data intensively and\ncontinuously. This data transfer is responsible for a large part of the power\nconsumption. The next generation computer technology is expected to solve\nproblems at the exascale with 1018 calculations each second. Even though these\nfuture computers will be incredibly powerful, if they are based on von Neumann\ntype architectures, they will consume between 20 and 30 megawatts of power and\nwill not have intrinsic physically built-in capabilities to learn or deal with\ncomplex data as our brain does. These needs can be addressed by neuromorphic\ncomputing systems which are inspired by the biological concepts of the human\nbrain. This new generation of computers has the potential to be used for the\nstorage and processing of large amounts of digital information with much lower\npower consumption than conventional processors. Among their potential future\napplications, an important niche is moving the control from data centers to\nedge devices.\n  The aim of this Roadmap is to present a snapshot of the present state of\nneuromorphic technology and provide an opinion on the challenges and\nopportunities that the future holds in the major areas of neuromorphic\ntechnology, namely materials, devices, neuromorphic circuits, neuromorphic\nalgorithms, applications, and ethics. The Roadmap is a collection of\nperspectives where leading researchers in the neuromorphic community provide\ntheir own view about the current state and the future challenges. We hope that\nthis Roadmap will be a useful resource to readers outside this field, for those\nwho are just entering the field, and for those who are well established in the\nneuromorphic community. https://doi.org/10.1088/2634-4386/ac4a83\n",
        "pdf_link": "http://arxiv.org/pdf/2105.05956v3"
    },
    {
        "title": "Hierarchical Architectures in Reservoir Computing Systems",
        "authors": [
            "John Moon",
            "Wei D. Lu"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Reservoir computing (RC) offers efficient temporal data processing with a low\ntraining cost by separating recurrent neural networks into a fixed network with\nrecurrent connections and a trainable linear network. The quality of the fixed\nnetwork, called reservoir, is the most important factor that determines the\nperformance of the RC system. In this paper, we investigate the influence of\nthe hierarchical reservoir structure on the properties of the reservoir and the\nperformance of the RC system. Analogous to deep neural networks, stacking\nsub-reservoirs in series is an efficient way to enhance the nonlinearity of\ndata transformation to high-dimensional space and expand the diversity of\ntemporal information captured by the reservoir. These deep reservoir systems\noffer better performance when compared to simply increasing the size of the\nreservoir or the number of sub-reservoirs. Low frequency components are mainly\ncaptured by the sub-reservoirs in later stage of the deep reservoir structure,\nsimilar to observations that more abstract information can be extracted by\nlayers in the late stage of deep neural networks. When the total size of the\nreservoir is fixed, tradeoff between the number of sub-reservoirs and the size\nof each sub-reservoir needs to be carefully considered, due to the degraded\nability of individual sub-reservoirs at small sizes. Improved performance of\nthe deep reservoir structure alleviates the difficulty of implementing the RC\nsystem on hardware systems.\n",
        "pdf_link": "http://arxiv.org/pdf/2105.06923v1"
    },
    {
        "title": "Solving the One-dimensional Distance Geometry Problem by Optical\n  Computing",
        "authors": [
            "S. B. Hengeveld",
            "N. Rubiano da Silva",
            "D. S. GonÃ§alves",
            "P. H. Souto Ribeiro",
            "A. Mucherino"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Distance geometry problem belongs to a class of hard problems in classical\ncomputation that can be understood in terms of a set of inputs processed\naccording to a given transformation, and for which the number of possible\noutcomes grows exponentially with the number of inputs. It is conjectured that\nquantum computing schemes can solve problems belonging to this class in a time\nthat grows only at a polynomial rate with the number of inputs. While quantum\ncomputers are still being developed, there are some classical optics\ncomputation approaches that can perform very well for specific tasks. Here, we\npresent an optical computing approach for the distance geometry problem in one\ndimension and show that it is very promising in the classical computing regime.\n",
        "pdf_link": "http://arxiv.org/pdf/2105.12118v1"
    },
    {
        "title": "Structural evolution and on-demand growth of artificial synapses via\n  field-directed polymerization",
        "authors": [
            "Matteo Cucchi",
            "Hans Kleemann",
            "Hsin Tseng",
            "Alexander Lee",
            "Karl Leo"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Interconnectivity, fault tolerance, and dynamic evolution of the circuitry\nare long sought-after objectives of bio-inspired engineering. Here, we propose\ndendritic transistors composed of organic semiconductors as building blocks for\nneuromorphic computing. These devices, owning to their voltage-triggered growth\nand resemblance to neural structures, respond to action potentials to achieve\ncomplex brain-like features, such as Pavlovian learning, pattern recognition,\nand spike-timing-dependent plasticity. The dynamic formation of the connections\nis reminiscent of a biological learning mechanism known as synaptogenesis, and\nit is carried out by an electrochemical reaction that we name field-directed\npolymerization. We employ it to dendritic connections and, by modulating the\ngrowth parameters, control material properties such as the resistance and the\ntime constants relevant for plasticity. We believe these results will inspire\nfurther research towards the complex integration of polymerized synapses for\nbrain-inspired computing.\n",
        "pdf_link": "http://arxiv.org/pdf/2106.06191v1"
    },
    {
        "title": "Low-Energy and CPA-Resistant Adiabatic CMOS/MTJ Logic for IoT Devices",
        "authors": [
            "Zachary Kahleifeh",
            "Himanshu Thapliyal"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The tremendous growth in the number of Internet of Things (IoT) devices has\nincreased focus on the energy efficiency and security of an IoT device. In this\npaper, we will present a design level, non-volatile adiabatic architecture for\nlow-energy and Correlation Power Analysis (CPA) resistant IoT devices. IoT\ndevices constructed with CMOS integrated circuits suffer from high dynamic\nenergy and leakage power. To solve this, we look at both adiabatic logic and\nSTT-MTJs (Spin Transfer Torque Magnetic Tunnel Junctions) to reduce both\ndynamic energy and leakage power. Furthermore, CMOS integrated circuits suffer\nfrom side-channel leakage making them insecure against power analysis attacks.\nWe again look to adiabatic logic to design secure circuits with uniform power\nconsumption, thus, defending against power analysis attacks. We have developed\na hybrid adiabatic- MTJ architecture using two-phase adiabatic logic. We show\nthat hybrid adiabatic-MTJ circuits are both low energy and secure when compared\nwith CMOS circuits. As a case study, we have constructed one round of PRESENT\nand have shown energy savings of 64.29% at a frequency of 25 MHz. Furthermore,\nwe have performed a correlation power analysis attack on our proposed design\nand determined that the key was kept hidden.\n",
        "pdf_link": "http://arxiv.org/pdf/2106.07855v1"
    },
    {
        "title": "Area Optimisation of Two Stage Miller Compensated Op-Amp in 65 nm Using\n  Hybrid PSO",
        "authors": [
            "Ria Rashid",
            "Nandakumar Nambath"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Analog circuit design can be formulated as a non-linear constrained\noptimisation problem that can be solved using any suitable optimisation\nalgorithms. Different optimisation techniques have been reported to reduce the\ndesign time of analog circuits. A hybrid particle swarm optimisation algorithm\nwith linearly decreasing inertia weight for the optimisation of analog circuit\ndesign is proposed in this study. The proposed method is used to design a\ntwo-stage operational amplifier circuit with Miller compensation. The results\nshow that the proposed optimisation method can substantially reduce the design\ntime needed for analog circuits.\n",
        "pdf_link": "http://arxiv.org/pdf/2106.09383v1"
    },
    {
        "title": "NAX: Co-Designing Neural Network and Hardware Architecture for\n  Memristive Xbar based Computing Systems",
        "authors": [
            "Shubham Negi",
            "Indranil Chakraborty",
            "Aayush Ankit",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  In-Memory Computing (IMC) hardware using Memristive Crossbar Arrays (MCAs)\nare gaining popularity to accelerate Deep Neural Networks (DNNs) since it\nalleviates the \"memory wall\" problem associated with von-Neumann architecture.\nThe hardware efficiency (energy, latency and area) as well as application\naccuracy (considering device and circuit non-idealities) of DNNs mapped to such\nhardware are co-dependent on network parameters, such as kernel size, depth\netc. and hardware architecture parameters such as crossbar size. However,\nco-optimization of both network and hardware parameters presents a challenging\nsearch space comprising of different kernel sizes mapped to varying crossbar\nsizes. To that effect, we propose NAX -- an efficient neural architecture\nsearch engine that co-designs neural network and IMC based hardware\narchitecture. NAX explores the aforementioned search space to determine kernel\nand corresponding crossbar sizes for each DNN layer to achieve optimal\ntradeoffs between hardware efficiency and application accuracy. Our results\nfrom NAX show that the networks have heterogeneous crossbar sizes across\ndifferent network layers, and achieves optimal hardware efficiency and accuracy\nconsidering the non-idealities in crossbars. On CIFAR-10 and Tiny ImageNet, our\nmodels achieve 0.8%, 0.2% higher accuracy, and 17%, 4% lower EDAP\n(energy-delay-area product) compared to a baseline ResNet-20 and ResNet-18\nmodels, respectively.\n",
        "pdf_link": "http://arxiv.org/pdf/2106.12125v1"
    },
    {
        "title": "String Comparison on a Quantum Computer Using Hamming Distance",
        "authors": [
            "Mushahid Khan",
            "Andriy Miranskyy"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The Hamming distance is ubiquitous in computing. Its computation gets\nexpensive when one needs to compare a string against many strings. Quantum\ncomputers (QCs) may speed up the comparison.\n  In this paper, we extend an existing algorithm for computing the Hamming\ndistance. The extension can compare strings with symbols drawn from an\narbitrary-long alphabet (which the original algorithm could not). We implement\nour extended algorithm using the QisKit framework to be executed by a\nprogrammer without the knowledge of a QC (the code is publicly available). We\nthen provide four pedagogical examples: two from the field of bioinformatics\nand two from the field of software engineering. We finish by discussing\nresource requirements and the time horizon of the QCs becoming practical for\nstring comparison.\n",
        "pdf_link": "http://arxiv.org/pdf/2106.16173v1"
    },
    {
        "title": "Quadratic and Higher-Order Unconstrained Binary Optimization of Railway\n  Rescheduling for Quantum Computing",
        "authors": [
            "Krzysztof Domino",
            "Akash Kundu",
            "Ãzlem Salehi",
            "Krzysztof Krawiec"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  As consequences of disruptions in railway traffic affect passenger\nexperience/satisfaction, appropriate rerouting and/or rescheduling is\nnecessary. These problems are known to be NP-hard, given the numerous\nrestrictions of traffic nature. With the recent advances in quantum\ntechnologies, quantum annealing has become an alternative method to solve such\noptimization problems. To use quantum annealing, the problem needs to be\nencoded in QUBO (quadratic unconstrained binary optimization) or HOBO\n(higher-order binary optimization) formulation that can be recast as a QUBO.\nThis paper introduces QUBO and HOBO representations for rescheduling problems\nof railway traffic management; the latter is a new approach up to our\nknowledge. This new approach takes into account not only the single-track lines\nbut also the double- and multi-track lines, as well as stations composed of\ntracks and switches. We consider the conditions of minimal headway between\ntrains, minimal stay on stations, track occupation, and rolling stock\ncirculation. Furthermore, a hybrid quantum-classical procedure is presented\nthat includes rerouting. We demonstrate the proof of concept implementation on\nthe D-Wave Quantum Processing Unit and D-Wave hybrid solver.\n",
        "pdf_link": "http://arxiv.org/pdf/2107.03234v5"
    },
    {
        "title": "High-Efficiency Resonant Beam Charging and Communication",
        "authors": [
            "Yunfeng Bai",
            "Qingwen Liu",
            "Xin Wang",
            "Yudan Gou",
            "Bin Zhou",
            "Zhiyong Bu"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  With the development of Internet of Things (IoT), demands of power and data\nfor IoT devices increase drastically. In order to resolve the supply-demand\ncontradiction, simultaneous wireless information and power transfer (SWIPT) has\nbeen envisioned as an enabling technology by providing high-power energy\ntransfer and high-rate data delivering concurrently. In this paper, we\nintroduce a high-efficiency resonant beam (RB) charging and communication\nscheme. The scheme utilizes the semiconductor materials as gain medium, which\nhas a better energy absorption capacity compared with the traditional\nsolid-state one. Moreover, the telescope internal modulator (TIM) are adopted\nin the scheme which can concentrate beams to match the gain size, reducing the\ntransmission loss. To evaluate the scheme SWIPT performance, we establish an\nanalytical model and study the influence factors of its beam transmission,\nenergy conversion, output power, and spectral efficiency. Numerical results\nshows that the proposed RB system can realize 16 W electric power output with\n11 % end-to-end conversion efficiency, and support 18 bit/s/Hz spectral\nefficiency for communication.\n",
        "pdf_link": "http://arxiv.org/pdf/2107.14458v5"
    },
    {
        "title": "Spatio-temporal evolution of resistance state in simulated memristive\n  networks",
        "authors": [
            "Fabrizio Di Francesco",
            "Gabriel A. Sanca",
            "Cynthia P. Quinteros"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Originally studied for their suitability to store information compactly,\nmemristive networks are now being analysed as implementations of neuromorphic\ncircuits. An extremely high number of elements is thus mandatory. To surpass\nthe limited achievable connectivity - due to the featuring size - exploiting\nself-assemblies has been proposed as an alternative, in turn posing more\nchallenges. In an attempt for offering insight on what to expect when\ncharacterizing the collective electrical response of switching assemblies, in\nthis work, networks of memristive elements are simulated. Collective electrical\nbehaviour and maps of resistance states are characterized upon different\nelectrical stimuli. By comparing the response of homogeneous and heterogeneous\nnetworks, we delineate differences that might be experimentally observed when\nthe number of memristive units is scaled up and disorder arises as an\ninevitable feature.\n",
        "pdf_link": "http://arxiv.org/pdf/2108.05830v2"
    },
    {
        "title": "What Is the Trait d'Union between Retroactivity and Molecular\n  Communication Performance Limits?",
        "authors": [
            "Francesca Ratti",
            "Maurizio Magarini",
            "Domitilla Del Vecchio"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Information exchange is a critical process in all communication systems,\nincluding biological ones. The concept of retroactivity represents the loads\nthat downstream modules apply to their upstream systems in biological circuits.\nThis paper focuses on studying the impact of retroactivity on different\nbiological signaling system models, which present analogies with well-known\ntelecommunication systems. The mathematical analysis is performed both in the\nhigh and low molecular counts regime, by mean of the Chemical Master Equation\nand the Linear Noise Approximation, respectively. The aim is to provide\nanalytical tools to maximize the reliable information exchange for different\nbiomolecular circuit models. Results highlight how, in general, retroactivity\nharms communication performance. This negative effect can be mitigated by\nadding to the signaling circuit an independent upstream system that connects\nwith the same pool of downstream systems.\n",
        "pdf_link": "http://arxiv.org/pdf/2108.05853v1"
    },
    {
        "title": "Design of Novel 3T Ternary DRAM with Single Word-Line using CNTFET",
        "authors": [
            "Zarin Tasnim Sandhie",
            "Farid Uddin Ahmed",
            "Masud H. Chowdhury"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Ternary logic system is the most promising and pursued alternate to the\nprevailing binary logic systems due to the energy efficiency of circuits\nfollowing reduced circuit complexity and chip area. In this paper, we have\nproposed a ternary 3-Transistor Dynamic Random-Access Memory (3T-DRAM) cell\nusing a single word-line for both read and write operation. For simulation of\nthe circuit, we have used Carbon-Nano-Tube Field Effect Transistor (CNTFET).\nHere, we have analyzed the operation of the circuit considering different\nprocess variations and showed the results for write delay, read sensing time,\nand consumed current. Along with the basic DRAM design, we have proposed a\nternary sense circuitry for the proper read operation of the proposed DRAM. The\nsimulation and analysis are executed using the H-SPICE tool with Stanford\nUniversity CNTFET model.\n",
        "pdf_link": "http://arxiv.org/pdf/2108.09342v1"
    },
    {
        "title": "Probabilistic computing with p-bits",
        "authors": [
            "Jan Kaiser",
            "Supriyo Datta"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Digital computers store information in the form of bits that can take on one\nof two values 0 and 1, while quantum computers are based on qubits that are\ndescribed by a complex wavefunction, whose squared magnitude gives the\nprobability of measuring either 0 or 1. Here, we make the case for a\nprobabilistic computer based on p-bits, which take on values 0 and 1 with\ncontrolled probabilities and can be implemented with specialized compact\nenergy-efficient hardware. We propose a generic architecture for such\np-computers and emulate systems with thousands of p-bits to show that they can\nsignificantly accelerate randomized algorithms used in a wide variety of\napplications including but not limited to Bayesian networks, optimization,\nIsing models, and quantum Monte Carlo.\n",
        "pdf_link": "http://arxiv.org/pdf/2108.09836v2"
    },
    {
        "title": "Pulse-Width Modulation Neuron Implemented by Single Positive-Feedback\n  Device",
        "authors": [
            "Sung Yun Woo",
            "Dongseok Kwon",
            "Byung-Gook Park",
            "Jong-Ho Lee",
            "Jong-Ho Bae"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Positive-feedback (PF) device and its operation scheme to implement pulse\nwidth modulation (PWM) function was proposed and demonstrated, and the device\noperation mechanism for implementing PWM function was analyzed. By adjusting\nthe amount of the charge stored in the n- floating body (Qn), the potential of\nthe floating body linearly changes with time. When Qn reaches to a threshold\nvalue (Qth), the PF device turns on abruptly. From the linear time-varying\nproperty of Qn and the gate bias dependency of Qth, fully functionable PWM\nneuron properties including voltage to pulse width conversion and hard-sigmoid\nactivation function were successfully obtained from a single PF device. A PWM\nneuron can be implemented by using a single PF device, thus it is beneficial to\nextremely reduce the area of a PWM neuron circuit than the previously reported\none.\n",
        "pdf_link": "http://arxiv.org/pdf/2108.09954v1"
    },
    {
        "title": "Creating Electronic Oscillator-based Ising Machines without External\n  Injection Locking",
        "authors": [
            "Jaykumar Vaidya",
            "R S Surya Kanthi",
            "Nikhil Shukla"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Coupled electronic oscillators have recently been explored as a compact,\nintegrated circuit- and room temperature operation- compatible hardware\nplatform to design Ising machines. However, such implementations presently\nrequire the injection of an externally generated second-harmonic signal to\nimpose the phase bipartition among the oscillators. In this work, we\nexperimentally demonstrate a new electronic autaptic oscillator (EAO) that uses\nengineered feedback to eliminate the need for the generation and injection of\nthe external second harmonic signal to minimize the Ising Hamiltonian. The\nfeedback in the EAO is engineered to effectively generate the second harmonic\nsignal internally. Using this oscillator design, we show experimentally, that a\nsystem of capacitively coupled EAOs exhibits the desired bipartition in the\noscillator phases, and subsequently, demonstrate its application in solving the\ncomputationally hard Maximum Cut (MaxCut) problem. Our work not only\nestablishes a new oscillator design aligned to the needs of the oscillator\nIsing machine but also advances the efforts to creating application specific\nanalog computing platforms.\n",
        "pdf_link": "http://arxiv.org/pdf/2108.10499v1"
    },
    {
        "title": "Master memory function for delay-based reservoir computers with\n  single-variable dynamics",
        "authors": [
            "Felix KÃ¶ster",
            "Serhiy Yanchuk",
            "Kathy LÃ¼dge"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  We show that many delay-based reservoir computers considered in the\nliterature can be characterized by a universal master memory function (MMF).\n  Once computed for two independent parameters, this function provides linear\nmemory capacity for any delay-based single-variable reservoir with small\ninputs. Moreover, we propose an analytical description of the MMF that enables\nits efficient and fast computation.\n  Our approach can be applied not only to reservoirs governed by known\ndynamical rules such as Mackey-Glass or Ikeda-like systems but also to\nreservoirs whose dynamical model is not available. We also present results\ncomparing the performance of the reservoir computer and the memory capacity\ngiven by the MMF.\n",
        "pdf_link": "http://arxiv.org/pdf/2108.12643v1"
    },
    {
        "title": "Single-Read Reconstruction for DNA Data Storage Using Transformers",
        "authors": [
            "Yotam Nahum",
            "Eyar Ben-Tolila",
            "Leon Anavy"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  As the global need for large-scale data storage is rising exponentially,\nexisting storage technologies are approaching their theoretical and functional\nlimits in terms of density and energy consumption, making DNA based storage a\npotential solution for the future of data storage. Several studies introduced\nDNA based storage systems with high information density (petabytes/gram).\nHowever, DNA synthesis and sequencing technologies yield erroneous outputs.\nAlgorithmic approaches for correcting these errors depend on reading multiple\ncopies of each sequence and result in excessive reading costs. The\nunprecedented success of Transformers as a deep learning architecture for\nlanguage modeling has led to its repurposing for solving a variety of tasks\nacross various domains. In this work, we propose a novel approach for\nsingle-read reconstruction using an encoder-decoder Transformer architecture\nfor DNA based data storage. We address the error correction process as a\nself-supervised sequence-to-sequence task and use synthetic noise injection to\ntrain the model using only the decoded reads. Our approach exploits the\ninherent redundancy of each decoded file to learn its underlying structure. To\ndemonstrate our proposed approach, we encode text, image and code-script files\nto DNA, produce errors with high-fidelity error simulator, and reconstruct the\noriginal files from the noisy reads. Our model achieves lower error rates when\nreconstructing the original data from a single read of each DNA strand compared\nto state-of-the-art algorithms using 2-3 copies. This is the first\ndemonstration of using deep learning models for single-read reconstruction in\nDNA based storage which allows for the reduction of the overall cost of the\nprocess. We show that this approach is applicable for various domains and can\nbe generalized to new domains as well.\n",
        "pdf_link": "http://arxiv.org/pdf/2109.05478v2"
    },
    {
        "title": "Harnessing Optoelectronic Noises in a Photonic Generative Network",
        "authors": [
            "Changming Wu",
            "Xiaoxuan Yang",
            "Heshan Yu",
            "Ruoming Peng",
            "Ichiro Takeuchi",
            "Yiran Chen",
            "Mo Li"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Integrated optoelectronics is emerging as a promising platform of neural\nnetwork accelerator, which affords efficient in-memory computing and high\nbandwidth interconnectivity. The inherent optoelectronic noises, however, make\nthe photonic systems error-prone in practice. It is thus imperative to devise\nstrategies to mitigate and, if possible, harness noises in photonic computing\nsystems. Here, we demonstrate a photonic generative network as a part of a\ngenerative adversarial network (GAN). This network is implemented with a\nphotonic core consisting of an array of four programable phase-change memory\ncells to perform 4-elements vector-vector dot multiplication. We demonstrate\nthat the GAN can generate a handwritten number (\"7\") in experiments and full\nten digits in simulation. We realize an optical random number generator derived\nfrom the amplified spontaneous emission noise, apply noise-aware training by\ninjecting additional noise and demonstrate the network's resilience to hardware\nnon-idealities. Our results suggest the resilience and potential of more\ncomplex photonic generative networks based on large-scale, realistic photonic\nhardware.\n",
        "pdf_link": "http://arxiv.org/pdf/2109.08622v2"
    },
    {
        "title": "Benchmarking a Probabilistic Coprocessor",
        "authors": [
            "Jan Kaiser",
            "Risi Jaiswal",
            "Behtash Behin-Aein",
            "Supriyo Datta"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Computation in the past decades has been driven by deterministic computers\nbased on classical deterministic bits. Recently, alternative computing\nparadigms and domain-based computing like quantum computing and probabilistic\ncomputing have gained traction. While quantum computers based on q-bits utilize\nquantum effects to advance computation, probabilistic computers based on\nprobabilistic (p-)bits are naturally suited to solve problems that require\nlarge amount of random numbers utilized in Monte Carlo and Markov Chain Monte\nCarlo algorithms. These Monte Carlo techniques are used to solve important\nproblems in the fields of optimization, numerical integration or sampling from\nprobability distributions. However, to efficiently implement Monte Carlo\nalgorithms the generation of random numbers is crucial. In this paper, we\npresent and benchmark a probabilistic coprocessor based on p-bits that are\nnaturally suited to solve these problems. We present multiple examples and\nproject that a nanomagnetic implementation of our probabilistic coprocessor can\noutperform classical CPU and GPU implementations by multiple orders of\nmagnitude.\n",
        "pdf_link": "http://arxiv.org/pdf/2109.14801v1"
    },
    {
        "title": "Massively Parallel Probabilistic Computing with Sparse Ising Machines",
        "authors": [
            "Navid Anjum Aadit",
            "Andrea Grimaldi",
            "Mario Carpentieri",
            "Luke Theogarajan",
            "John M. Martinis",
            "Giovanni Finocchio",
            "Kerem Y. Camsari"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Inspired by the developments in quantum computing, building domain-specific\nclassical hardware to solve computationally hard problems has received\nincreasing attention. Here, by introducing systematic sparsification\ntechniques, we demonstrate a massively parallel architecture: the sparse Ising\nMachine (sIM). Exploiting sparsity, sIM achieves ideal parallelism: its key\nfigure of merit - flips per second - scales linearly with the number of\nprobabilistic bits (p-bit) in the system. This makes sIM up to 6 orders of\nmagnitude faster than a CPU implementing standard Gibbs sampling. Compared to\noptimized implementations in TPUs and GPUs, sIM delivers 5-18x speedup in\nsampling. In benchmark problems such as integer factorization, sIM can reliably\nfactor semiprimes up to 32-bits, far larger than previous attempts from D-Wave\nand other probabilistic solvers. Strikingly, sIM beats competition-winning SAT\nsolvers (by 4-700x in runtime to reach 95% accuracy) in solving 3SAT problems.\nEven when sampling is made inexact using faster clocks, sIM can find the\ncorrect ground state with further speedup. The problem encoding and\nsparsification techniques we introduce can be applied to other Ising Machines\n(classical and quantum) and the architecture we present can be used for scaling\nthe demonstrated 5,000-10,000 p-bits to 1,000,000 or more through analog CMOS\nor nanodevices.\n",
        "pdf_link": "http://arxiv.org/pdf/2110.02481v2"
    },
    {
        "title": "On Wave-Based Majority Gates with Cellular Automata",
        "authors": [
            "Genaro J. Martinez",
            "Andrew Adamatzky",
            "Shigeru Ninagawa",
            "Kenichi Morita"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  We demonstrate a discrete implementation of a wave-based majority gate in a\nchaotic Life-like cellular automaton. The gate functions via controlling of\npatterns' propagation into stationary channels. The gate presented is\nrealisable in many living and non-living substrates that show wave-like\nactivity of its space-time dynamics or pattern propagation. In the gate a\nsymmetric pattern represents a binary value 0 while a non-symmetric pattern\nrepresents a binary value 1. Origination of the patterns and their symmetry\ntype are encoded by the particle reactions at the beginning of computation. The\npatterns propagate in channels of the gate and compete for the space at the\nintersection of the channels. We implement 3-inputs majority gates using a W\ntopology showing additional implementations of 5-inputs majority gates and one\ntree (cascade) majority gate.\n",
        "pdf_link": "http://arxiv.org/pdf/2110.06013v1"
    },
    {
        "title": "Quantum Computer Music: Foundations and Initial Experiments",
        "authors": [
            "Eduardo R. Miranda",
            "Suchitra T. Basak"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Quantum computing is a nascent technology, which is advancing rapidly. There\nis a long history of research into using computers for music. Nowadays\ncomputers are absolutely essential for the music economy. Thus, it is very\nlikely that quantum computers will impact the music industry in time to come.\nThis chapter lays the foundations of the new field of 'Quantum Computer Music'.\nIt begins with an introduction to algorithmic computer music and methods to\nprogram computers to generate music, such as Markov chains and random walks.\nThen, it presents quantum computing versions of those methods. The discussions\nare supported by detailed explanations of quantum computing concepts and\nwalk-through examples. A bespoke generative music algorithm is presented, the\nBasak-Miranda algorithm, which leverages a property of quantum mechanics known\nas constructive and destructive interference to operate a musical Markov chain.\nAn Appendix introducing the fundamentals of quantum computing deemed necessary\nto understand the chapter and a link to access Jupyter Notebooks with examples\nare also provided.\n",
        "pdf_link": "http://arxiv.org/pdf/2110.12408v1"
    },
    {
        "title": "Stochasticity Invariance Control in Pr$_{1-x}$Ca$_x$MnO$_3$ RRAM to\n  enable Large-Scale Stochastic Recurrent Neural Networks",
        "authors": [
            "Vivek Saraswat",
            "Udayan Ganguly"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Emerging non-volatile memories have been proposed for a wide range of\napplications from easing the von-Neumann bottleneck to neuromorphic\napplications. Specifically, scalable RRAMs based on Pr$_{1-x}$Ca$_x$MnO$_3$\n(PCMO) exhibit analog switching have been demonstrated as an integrating\nneuron, an analog synapse, and a voltage-controlled oscillator. More recently,\nthe inherent stochasticity of memristors has been proposed for efficient\nhardware implementations of Boltzmann Machines. However, as the problem size\nscales, the number of neurons increase and controlling the stochastic\ndistribution tightly over many iterations is necessary. This requires\nparametric control over stochasticity. Here, we characterize the stochastic Set\nin PCMO RRAMs. We identify that the Set time distribution depends on the\ninternal state of the device (i.e., resistance) in addition to external input\n(i.e., voltage pulse). This requires the confluence of contradictory properties\nlike stochastic switching as well as deterministic state control in the same\ndevice. Unlike, \"stochastic-everywhere\" filamentary memristors, in PCMO RRAMs,\nwe leverage the (i) stochastic Set in negative polarity and (ii) deterministic\nanalog Reset in positive polarity to demonstrate 100x reduced Set time\ndistribution drift. The impact on Boltzmann Machines' performance is analyzed\nand as opposed to the \"fixed external input stochasticity\", the\n\"state-monitored stochasticity\" can solve problems 20x larger in size. State\nmonitoring also tunes out the device-to-device variability effect on\ndistributions providing 10x better performance. In addition to the physical\ninsights, this study establishes the use of experimental stochasticity in PCMO\nRRAMs in stochastic recurrent neural networks reliably over many iterations.\n",
        "pdf_link": "http://arxiv.org/pdf/2111.02885v1"
    },
    {
        "title": "Efficient Neuromorphic Signal Processing with Loihi 2",
        "authors": [
            "Garrick Orchard",
            "E. Paxon Frady",
            "Daniel Ben Dayan Rubin",
            "Sophia Sanborn",
            "Sumit Bam Shrestha",
            "Friedrich T. Sommer",
            "Mike Davies"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The biologically inspired spiking neurons used in neuromorphic computing are\nnonlinear filters with dynamic state variables -- very different from the\nstateless neuron models used in deep learning. The next version of Intel's\nneuromorphic research processor, Loihi 2, supports a wide range of stateful\nspiking neuron models with fully programmable dynamics. Here we showcase\nadvanced spiking neuron models that can be used to efficiently process\nstreaming data in simulation experiments on emulated Loihi 2 hardware. In one\nexample, Resonate-and-Fire (RF) neurons are used to compute the Short Time\nFourier Transform (STFT) with similar computational complexity but 47x less\noutput bandwidth than the conventional STFT. In another example, we describe an\nalgorithm for optical flow estimation using spatiotemporal RF neurons that\nrequires over 90x fewer operations than a conventional DNN-based solution. We\nalso demonstrate promising preliminary results using backpropagation to train\nRF neurons for audio classification tasks. Finally, we show that a cascade of\nHopf resonators - a variant of the RF neuron - replicates novel properties of\nthe cochlea and motivates an efficient spike-based spectrogram encoder.\n",
        "pdf_link": "http://arxiv.org/pdf/2111.03746v1"
    },
    {
        "title": "Convolutional Neural Networks with Radio-Frequency Spintronic\n  Nano-Devices",
        "authors": [
            "Nathan Leroux",
            "Arnaud De Riz",
            "DÃ©dalo Sanz-HernÃ¡ndez",
            "Danijela MarkoviÄ",
            "Alice Mizrahi",
            "Julie Grollier"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Convolutional neural networks are state-of-the-art and ubiquitous in modern\nsignal processing and machine vision. Nowadays, hardware solutions based on\nemerging nanodevices are designed to reduce the power consumption of these\nnetworks. Spintronics devices are promising for information processing because\nof the various neural and synaptic functionalities they offer. However, due to\ntheir low OFF/ON ratio, performing all the multiplications required for\nconvolutions in a single step with a crossbar array of spintronic memories\nwould cause sneak-path currents. Here we present an architecture where synaptic\ncommunications have a frequency selectivity that prevents crosstalk caused by\nsneak-path currents. We first demonstrate how a chain of spintronic resonators\ncan function as synapses and make convolutions by sequentially rectifying\nradio-frequency signals encoding consecutive sets of inputs. We show that a\nparallel implementation is possible with multiple chains of spintronic\nresonators to avoid storing intermediate computational steps in memory. We\npropose two different spatial arrangements for these chains. For each of them,\nwe explain how to tune many artificial synapses simultaneously, exploiting the\nsynaptic weight sharing specific to convolutions. We show how information can\nbe transmitted between convolutional layers by using spintronic oscillators as\nartificial microwave neurons. Finally, we simulate a network of these\nradio-frequency resonators and spintronic oscillators to solve the MNIST\nhandwritten digits dataset, and obtain results comparable to software\nconvolutional neural networks. Since it can run convolutional neural networks\nfully in parallel in a single step with nano devices, the architecture proposed\nin this paper is promising for embedded applications requiring machine vision,\nsuch as autonomous driving.\n",
        "pdf_link": "http://arxiv.org/pdf/2111.04961v1"
    },
    {
        "title": "A compact butterfly-style silicon photonic-electronic neural chip for\n  hardware-efficient deep learning",
        "authors": [
            "Chenghao Feng",
            "Jiaqi Gu",
            "Hanqing Zhu",
            "Zhoufeng Ying",
            "Zheng Zhao",
            "David Z. Pan",
            "Ray T. Chen"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The optical neural network (ONN) is a promising hardware platform for\nnext-generation neurocomputing due to its high parallelism, low latency, and\nlow energy consumption. Previous ONN architectures are mainly designed for\ngeneral matrix multiplication (GEMM), leading to unnecessarily large area cost\nand high control complexity. Here, we move beyond classical GEMM-based ONNs and\npropose an optical subspace neural network (OSNN) architecture, which trades\nthe universality of weight representation for lower optical component usage,\narea cost, and energy consumption. We devise a butterfly-style\nphotonic-electronic neural chip to implement our OSNN with up to 7x fewer\ntrainable optical components compared to GEMM-based ONNs. Additionally, a\nhardware-aware training framework is provided to minimize the required device\nprogramming precision, lessen the chip area, and boost the noise robustness. We\nexperimentally demonstrate the utility of our neural chip in practical image\nrecognition tasks, showing that a measured accuracy of 94.16% can be achieved\nin hand-written digit recognition tasks with 3-bit weight programming\nprecision.\n",
        "pdf_link": "http://arxiv.org/pdf/2111.06705v2"
    },
    {
        "title": "All-optical scalable spatial coherent Ising machine",
        "authors": [
            "Marcello Calvanese Strinati",
            "Davide Pierangeli",
            "Claudio Conti"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Networks of optical oscillators simulating coupled Ising spins have been\nrecently proposed as a heuristic platform to solve hard optimization problems.\nThese networks, called coherent Ising machines (CIMs), exploit the fact that\nthe collective nonlinear dynamics of coupled oscillators can drive the system\nclose to the global minimum of the classical Ising Hamiltonian, encoded in the\ncoupling matrix of the network. To date, realizations of large-scale CIMs have\nbeen demonstrated using hybrid optical-electronic setups, where optical\noscillators simulating different spins are subject to electronic feedback\nmechanisms emulating their mutual interaction. While the optical evolution\nensures an ultrafast computation, the electronic coupling represents a\nbottleneck that causes the computational time to severely depend on the system\nsize. Here, we propose an all-optical scalable CIM with fully-programmable\ncoupling. Our setup consists of an optical parametric amplifier with a spatial\nlight modulator (SLM) within the parametric cavity. The spin variables are\nencoded in the binary phases of the optical wavefront of the signal beam at\ndifferent spatial points, defined by the pixels of the SLM. We first discuss\nhow different coupling topologies can be achieved by different configurations\nof the SLM, and then benchmark our setup with a numerical simulation that\nmimics the dynamics of the proposed machine. In our proposal, both the spin\ndynamics and the coupling are fully performed in parallel, paving the way\ntowards the realization of size-independent ultrafast optical hardware for\nlarge-scale computation purposes.\n",
        "pdf_link": "http://arxiv.org/pdf/2111.06737v1"
    },
    {
        "title": "Optimizing Write Fidelity of MRAMs via Iterative Water-filling Algorithm",
        "authors": [
            "Yongjune Kim",
            "Yoocharn Jeon",
            "Hyeokjin Choi",
            "Cyril Guyot",
            "Yuval Cassuto"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Magnetic random-access memory (MRAM) is a promising memory technology due to\nits high density, non-volatility, and high endurance. However, achieving high\nmemory fidelity incurs significant write-energy costs, which should be reduced\nfor large-scale deployment of MRAMs. In this paper, we formulate a\n\\emph{biconvex} optimization problem to optimize write fidelity given energy\nand latency constraints. The basic idea is to allocate non-uniform write pulses\ndepending on the importance of each bit position. The fidelity measure we\nconsider is mean squared error (MSE), for which we optimize write pulses via\n\\emph{alternating convex search (ACS)}. By using Karush-Kuhn-Tucker (KKT)\nconditions, we derive analytic solutions and propose an \\emph{iterative\nwater-filling-type} algorithm by leveraging the analytic solutions. Hence, the\nproposed iterative water-filling algorithm is computationally more efficient\nthan the original ACS while their solutions are identical. Although the\noriginal ACS and the proposed iterative water-filling algorithm do not\nguarantee global optimality, the MSEs obtained by the proposed algorithm are\ncomparable to the MSEs by complicated global nonlinear programming solvers.\nFurthermore, we prove that the proposed algorithm can reduce the MSE\nexponentially with the number of bits per word. For an 8-bit accessed word, the\nproposed algorithm reduces the MSE by a factor of 21. We also evaluate the\nproposed algorithm for MNIST dataset classification supposing that the model\nparameters of deep neural networks are stored in MRAMs. The numerical results\nshow that the optimized write pulses can achieve \\SI{40}{\\%} write energy\nreduction for a given classification accuracy.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.02842v1"
    },
    {
        "title": "Gaussian Random Number Generator with Reconfigurable Mean and Variance\n  using Stochastic Magnetic Tunnel Junctions",
        "authors": [
            "Punyashloka Debashis",
            "Hai Li",
            "Dmitri Nikonov",
            "Ian Young"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Generating high-quality random numbers with a Gaussian probability\ndistribution function is an important and resource consuming computational task\nfor many applications in the fields of machine learning and Monte Carlo\nalgorithms. Recently, CMOS-based digital hardware architectures have been\nexplored as specialized Gaussian random number generators (GRNGs). These\nCMOS-based GRNGs have a large area and require entropy sources at their input\nwhich increase the computing cost. Here, we propose a GRNG that works on the\nprinciple of the Boltzmann law in a physical system made from an interconnected\nnetwork of thermally unstable magnetic tunnel junctions. The proposed hardware\ncan produce multi-bit Gaussian random numbers at a gigahertz speed and can be\nconfigured to generate distributions with a desired mean and variance. An\nanalytical derivation of the required interconnection and bias strengths is\nprovided followed by numerical simulations to demonstrate the functionalities\nof the GRNG.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.04577v1"
    },
    {
        "title": "Pruning Coherent Integrated Photonic Neural Networks Using the Lottery\n  Ticket Hypothesis",
        "authors": [
            "Sanmitra Banerjee",
            "Mahdi Nikdast",
            "Sudeep Pasricha",
            "Krishnendu Chakrabarty"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Singular-value-decomposition-based coherent integrated photonic neural\nnetworks (SC-IPNNs) have a large footprint, suffer from high static power\nconsumption for training and inference, and cannot be pruned using conventional\nDNN pruning techniques. We leverage the lottery ticket hypothesis to propose\nthe first hardware-aware pruning method for SC-IPNNs that alleviates these\nchallenges by minimizing the number of weight parameters. We prune a\nmulti-layer perceptron-based SC-IPNN and show that up to 89% of the phase\nangles, which correspond to weight parameters in SC-IPNNs, can be pruned with a\nnegligible accuracy loss (smaller than 5%) while reducing the static power\nconsumption by up to 86%.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.07485v1"
    },
    {
        "title": "Analog/Mixed-Signal Circuit Synthesis Enabled by the Advancements of\n  Circuit Architectures and Machine Learning Algorithms",
        "authors": [
            "Shiyu Su",
            "Qiaochu Zhang",
            "Mohsen Hassanpourghadi",
            "Juzheng Liu",
            "Rezwan A Rasul",
            "Mike Shuo-Wei Chen"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Analog mixed-signal (AMS) circuit architecture has evolved towards more\ndigital friendly due to technology scaling and demand for higher\nflexibility/reconfigurability. Meanwhile, the design complexity and cost of AMS\ncircuits has substantially increased due to the necessity of optimizing the\ncircuit sizing, layout, and verification of a complex AMS circuit. On the other\nhand, machine learning (ML) algorithms have been under exponential growth over\nthe past decade and actively exploited by the electronic design automation\n(EDA) community. This paper will identify the opportunities and challenges\nbrought about by this trend and overview several emerging AMS design\nmethodologies that are enabled by the recent evolution of AMS circuit\narchitectures and machine learning algorithms. Specifically, we will focus on\nusing neural-network-based surrogate models to expedite the circuit design\nparameter search and layout iterations. Lastly, we will demonstrate the rapid\nsynthesis of several AMS circuit examples from specification to silicon\nprototype, with significantly reduced human intervention.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.07824v1"
    },
    {
        "title": "ELight: Enabling Efficient Photonic In-Memory Neurocomputing with Life\n  Enhancement",
        "authors": [
            "Hanqing Zhu",
            "Jiaqi Gu",
            "Chenghao Feng",
            "Mingjie Liu",
            "Zixuan Jiang",
            "Ray T. Chen",
            "David Z. Pan"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  With the recent advances in optical phase change material (PCM), photonic\nin-memory neurocomputing has demonstrated its superiority in optical neural\nnetwork (ONN) designs with near-zero static power consumption, time-of-light\nlatency, and compact footprint. However, photonic tensor cores require massive\nhardware reuse to implement large matrix multiplication due to the limited\nsingle-core scale. The resultant large number of PCM writes leads to serious\ndynamic power and overwhelms the fragile PCM with limited write endurance. In\nthis work, we propose a synergistic optimization framework, ELight, to minimize\nthe overall write efforts for efficient and reliable optical in-memory\nneurocomputing. We first propose write-aware training to encourage the\nsimilarity among weight blocks, and combine it with a post-training\noptimization method to reduce programming efforts by eliminating redundant\nwrites. Experiments show that ELight can achieve over 20X reduction in the\ntotal number of writes and dynamic power with comparable accuracy. With our\nELight, photonic in-memory neurocomputing will step forward towards viable\napplications in machine learning with preserved accuracy, order-of-magnitude\nlonger lifetime, and lower programming energy.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.08512v1"
    },
    {
        "title": "A Superconducting Nanowire-based Architecture for Neuromorphic Computing",
        "authors": [
            "Andres E. Lombo",
            "Jesus E. Lares",
            "Matteo Castellani",
            "Chi-Ning Chou",
            "Nancy Lynch",
            "Karl K. Berggren"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Neuromorphic computing is poised to further the success of software-based\nneural networks by utilizing improved customized hardware. However, the\ntranslation of neuromorphic algorithms to hardware specifications is a problem\nthat has been seldom explored. Building superconducting neuromorphic systems\nrequires extensive expertise in both superconducting physics and theoretical\nneuroscience. In this work, we aim to bridge this gap by presenting a tool and\nmethodology to translate algorithmic parameters into circuit specifications. We\nfirst show the correspondence between theoretical neuroscience models and the\ndynamics of our circuit topologies. We then apply this tool to solve linear\nsystems by implementing a spiking neural network with our superconducting\nnanowire-based hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.08928v2"
    },
    {
        "title": "NeuroPack: An Algorithm-level Python-based Simulator for\n  Memristor-empowered Neuro-inspired Computing",
        "authors": [
            "Jinqi Huang",
            "Spyros Stathopoulos",
            "Alex Serb",
            "Themis Prodromakis"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Emerging two terminal nanoscale memory devices, known as memristors, have\nover the past decade demonstrated great potential for implementing energy\nefficient neuro-inspired computing architectures. As a result, a wide-range of\ntechnologies have been developed that in turn are described via distinct\nempirical models. This diversity of technologies requires the establishment of\nversatile tools that can enable designers to translate memristors' attributes\nin novel neuro-inspired topologies. In this paper, we present NeuroPack, a\nmodular, algorithm level Python-based simulation platform that can support\nstudies of memristor neuro-inspired architectures for performing online\nlearning or offline classification. The NeuroPack environment is designed with\nversatility being central, allowing the user to chose from a variety of neuron\nmodels, learning rules and memristors models. Its hierarchical structure,\nempowers NeuroPack to predict any memristor state changes and the corresponding\nneural network behavior across a variety of design decisions and user\nparameters options. The use of NeuroPack is demonstrated herein via an\napplication example of performing handwritten digit classification with the\nMNIST dataset and an existing empirical model for metal-oxide memristors.\n",
        "pdf_link": "http://arxiv.org/pdf/2201.03339v2"
    },
    {
        "title": "Design Space Exploration of Dense and Sparse Mapping Schemes for RRAM\n  Architectures",
        "authors": [
            "Corey Lammie",
            "Jason K. Eshraghian",
            "Chenqi Li",
            "Amirali Amirsoleimani",
            "Roman Genov",
            "Wei D. Lu",
            "Mostafa Rahimi Azghadi"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The impact of device and circuit-level effects in mixed-signal Resistive\nRandom Access Memory (RRAM) accelerators typically manifest as performance\ndegradation of Deep Learning (DL) algorithms, but the degree of impact varies\nbased on algorithmic features. These include network architecture, capacity,\nweight distribution, and the type of inter-layer connections. Techniques are\ncontinuously emerging to efficiently train sparse neural networks, which may\nhave activation sparsity, quantization, and memristive noise. In this paper, we\npresent an extended Design Space Exploration (DSE) methodology to quantify the\nbenefits and limitations of dense and sparse mapping schemes for a variety of\nnetwork architectures. While sparsity of connectivity promotes less power\nconsumption and is often optimized for extracting localized features, its\nperformance on tiled RRAM arrays may be more susceptible to noise due to\nunder-parameterization, when compared to dense mapping schemes. Moreover, we\npresent a case study quantifying and formalizing the trade-offs of typical\nnon-idealities introduced into 1-Transistor-1-Resistor (1T1R) tiled memristive\narchitectures and the size of modular crossbar tiles using the CIFAR-10\ndataset.\n",
        "pdf_link": "http://arxiv.org/pdf/2201.06703v2"
    },
    {
        "title": "EP-PQM: Efficient Parametric Probabilistic Quantum Memory with Fewer\n  Qubits and Gates",
        "authors": [
            "Mushahid Khan",
            "Jean Paul Latyr Faye",
            "Udson C. Mendes",
            "Andriy Miranskyy"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Machine learning (ML) classification tasks can be carried out on a quantum\ncomputer (QC) using Probabilistic Quantum Memory (PQM) and its extension,\nParameteric PQM (P-PQM) by calculating the Hamming distance between an input\npattern and a database of $r$ patterns containing $z$ features with $a$\ndistinct attributes.\n  For accurate computations, the feature must be encoded using one-hot\nencoding, which is memory-intensive for multi-attribute datasets with $a>2$. We\ncan easily represent multi-attribute data more compactly on a classical\ncomputer by replacing one-hot encoding with label encoding. However, replacing\nthese encoding schemes on a QC is not straightforward as PQM and P-PQM operate\nat the quantum bit level.\n  We present an enhanced P-PQM, called EP-PQM, that allows label encoding of\ndata stored in a PQM data structure and reduces the circuit depth of the data\nstorage and retrieval procedures. We show implementations for an ideal QC and a\nnoisy intermediate-scale quantum (NISQ) device.\n  Our complexity analysis shows that the EP-PQM approach requires $O\\left(z\n\\log_2(a)\\right)$ qubits as opposed to $O(za)$ qubits for P-PQM. EP-PQM also\nrequires fewer gates, reducing gate count from $O\\left(rza\\right)$ to\n$O\\left(rz\\log_2(a)\\right)$.\n  For five datasets, we demonstrate that training an ML classification model\nusing EP-PQM requires 48% to 77% fewer qubits than P-PQM for datasets with\n$a>2$. EP-PQM reduces circuit depth in the range of 60% to 96%, depending on\nthe dataset. The depth decreases further with a decomposed circuit, ranging\nbetween 94% and 99%.\n  EP-PQM requires less space; thus, it can train on and classify larger\ndatasets than previous PQM implementations on NISQ devices. Furthermore,\nreducing the number of gates speeds up the classification and reduces the noise\nassociated with deep quantum circuits. Thus, EP-PQM brings us closer to\nscalable ML on a NISQ device.\n",
        "pdf_link": "http://arxiv.org/pdf/2201.07265v2"
    },
    {
        "title": "Inverse design of photonic devices with strict foundry fabrication\n  constraints",
        "authors": [
            "Martin F. Schubert",
            "Alfred K. C. Cheung",
            "Ian A. D. Williamson",
            "Aleksandra Spyra",
            "David H. Alexander"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  We introduce a new method for inverse design of nanophotonic devices which\nguarantees that resulting designs satisfy strict length scale constraints -\nincluding minimum width and spacing constraints required by commercial\nsemiconductor foundries. The method adopts several concepts from machine\nlearning to transform the problem of topology optimization with strict length\nscale constraints to an unconstrained stochastic gradient optimization problem.\nSpecifically, we introduce a conditional generator for feasible designs and\nadopt a straight-through estimator for backpropagation of gradients to a latent\ndesign. We demonstrate the performance and reliability of our method by\ndesigning several common integrated photonic components.\n",
        "pdf_link": "http://arxiv.org/pdf/2201.12965v2"
    },
    {
        "title": "A 120dB Programmable-Range On-Chip Pulse Generator for Characterizing\n  Ferroelectric Devices",
        "authors": [
            "Shyam Narayanan",
            "Erika Covi",
            "Viktor Havel",
            "Charlotte Frenkel",
            "Suzanne Lancaster",
            "Quang Duong",
            "Stefan Slesazeck",
            "Thomas Mikolajick",
            "Melika Payvand",
            "Giacomo Indiveri"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Novel non-volatile memory devices based on ferroelectric thin films represent\na promising emerging technology that is ideally suited for neuromorphic\napplications. The physical switching mechanism in such films is the nucleation\nand growth of ferroelectric domains. Since this has a strong dependence on both\npulse width and voltage amplitude, it is important to use precise pulsing\nschemes for a thorough characterization of their behaviour. In this work, we\npresent an on-chip 120 dB programmable range pulse generator, that can generate\npulse widths ranging from 10ns to 10ms $\\pm$2.5% which eliminates the RLC\nbottleneck in the device characterisation setup. We describe the pulse\ngenerator design and show how the pulse width can be tuned with high accuracy,\nusing Digital to Analog converters. Finally, we present experimental results\nmeasured from the circuit, fabricated using a standard 180nm CMOS technology.\n",
        "pdf_link": "http://arxiv.org/pdf/2202.04049v1"
    },
    {
        "title": "Molecular-scale Integration of Multi-modal Sensing and Neuromorphic\n  Computing with Organic Electrochemical Transistors",
        "authors": [
            "Shijie Wang",
            "Xi Chen",
            "Chao Zhao",
            "Yuxin Kong",
            "Baojun Lin",
            "Yongyi Wu",
            "Zhaozhao Bi",
            "Ziyi Xuan",
            "Tao Li",
            "Yuxiang Li",
            "Wei Zhang",
            "En Ma",
            "Zhongrui Wang",
            "Wei Ma"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Abstract: Bionic learning with fused sensing, memory and processing functions\noutperforms artificial neural networks running on silicon chips in terms of\nefficiency and footprint. However, digital hardware implementation of bionic\nlearning suffers from device heterogeneity in sensors and processing cores,\nwhich incurs large hardware, energy and time overheads. Here, we present a\nuniversal solution to simultaneously perform multi-modal sensing, memory and\nprocessing using organic electrochemical transistors with designed architecture\nand tailored channel morphology, selective ion injection into the\ncrystalline/amorphous regions. The resultant device work as either a volatile\nreceptor that shows multi-modal sensing, or a non-volatile synapse that\nfeatures record-high 10-bit analog states, low switching stochasticity and good\nretention without the integration of any extra devices. Homogeneous integration\nof such devices enables bionic learning functions such as conditioned reflex\nand real-time cardiac disease diagnose via reservoir computing, illustrating\nthe promise for future smart edge health informatics.\n",
        "pdf_link": "http://arxiv.org/pdf/2202.04361v2"
    },
    {
        "title": "Image classification using collective optical modes of an array of\n  nanolasers",
        "authors": [
            "Giulio Tirabassi",
            "Ji Kaiwen",
            "Cristina Masoller",
            "Alejandro M. Yacomotti"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Recent advancements in nanolaser design and manufacturing open up\nunprecedented perspectives in terms of high integration densities and ultra-low\npower consumption, making these devices ideal for high-performance optical\ncomputing systems. In this work we exploit the symmetry properties of the\ncollective modes of a nanolaser array for binary image classification. The\nimplementation is based on a 8x8 array, and relies on the activation of a\ncollective optical mode of the array, the so-called \"zero mode\", under\nspatially modulated pump patterns. We demonstrate that a simple training\nstrategy allows us to achieve an overall success rate of 98% in binary image\nrecognition.\n",
        "pdf_link": "http://arxiv.org/pdf/2202.05171v1"
    },
    {
        "title": "Variation Aware Training of Hybrid Precision Neural Networks with 28nm\n  HKMG FeFET Based Synaptic Core",
        "authors": [
            "Sunanda Thunder",
            "Po-Tsang Huang"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  This work proposes a hybrid-precision neural network training framework with\nan eNVM based computational memory unit executing the weighted sum operation\nand another SRAM unit, which stores the error in weight update during back\npropagation and the required number of pulses to update the weights in the\nhardware. The hybrid training algorithm for MLP based neural network with 28 nm\nferroelectric FET (FeFET) as synaptic devices achieves inference accuracy up to\n95% in presence of device and cycle variations. The architecture is primarily\nevaluated using behavioral or macro-model of FeFET devices with experimentally\ncalibrated device variations and we have achieved accuracies compared to\nfloating-point implementations.\n",
        "pdf_link": "http://arxiv.org/pdf/2202.10912v2"
    },
    {
        "title": "Photonic reinforcement learning based on optoelectronic reservoir\n  computing",
        "authors": [
            "Kazutaka Kanno",
            "Atsushi Uchida"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Reinforcement learning has been intensively investigated and developed in\nartificial intelligence in the absence of training data, such as autonomous\ndriving vehicles, robot control, internet advertising, and elastic optical\nnetworks. However, the computational cost of reinforcement learning with deep\nneural networks is extremely high and reducing the learning cost is a\nchallenging issue. We propose a photonic on-line implementation of\nreinforcement learning using optoelectronic delay-based reservoir computing,\nboth experimentally and numerically. In the proposed scheme, we accelerate\nreinforcement learning at a rate of several megahertz because there is no\nrequired learning process for the internal connection weights in reservoir\ncomputing. We perform two benchmark tasks, CartPole-v0 and MountanCar-v0 tasks,\nto evaluate the proposed scheme. Our results represent the first hardware\nimplementation of reinforcement learning based on photonic reservoir computing\nand pave the way for fast and efficient reinforcement learning as a novel\nphotonic accelerator.\n",
        "pdf_link": "http://arxiv.org/pdf/2202.12896v1"
    },
    {
        "title": "A photonic chip-based machine learning approach for the prediction of\n  molecular properties",
        "authors": [
            "Hui Zhang",
            "Jonathan Wei Zhong Lau",
            "Lingxiao Wan",
            "Liang Shi",
            "Hong Cai",
            "Xianshu Luo",
            "Patrick Lo",
            "Chee-Kong Lee",
            "Leong-Chuan Kwek",
            "Ai Qun Liu"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Machine learning methods have revolutionized the discovery process of new\nmolecules and materials. However, the intensive training process of neural\nnetworks for molecules with ever-increasing complexity has resulted in\nexponential growth in computation cost, leading to long simulation time and\nhigh energy consumption. Photonic chip technology offers an alternative\nplatform for implementing neural networks with faster data processing and lower\nenergy usage compared to digital computers. Photonics technology is naturally\ncapable of implementing complex-valued neural networks at no additional\nhardware cost. Here, we demonstrate the capability of photonic neural networks\nfor predicting the quantum mechanical properties of molecules. To the best of\nour knowledge, this work is the first to harness photonic technology for\nmachine learning applications in computational chemistry and molecular\nsciences, such as drug discovery and materials design. We further show that\nmultiple properties can be learned simultaneously in a photonic chip via a\nmulti-task regression learning algorithm, which is also the first of its kind\nas well, as most previous works focus on implementing a network in the\nclassification task.\n",
        "pdf_link": "http://arxiv.org/pdf/2203.02285v2"
    },
    {
        "title": "MemComputing vs. Quantum Computing: some analogies and major differences",
        "authors": [
            "Massimiliano Di Ventra"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Quantum computing employs some quantum phenomena to process information. It\nhas been hailed as the future of computing but it is plagued by serious hurdles\nwhen it comes to its practical realization. MemComputing is a new paradigm that\ninstead employs non-quantum dynamical systems and exploits time non-locality\n(memory) to compute. It can be efficiently emulated in software and its path\ntowards hardware is more straightforward. I will discuss some analogies between\nthese two computing paradigms, and the major differences that set them apart.\n",
        "pdf_link": "http://arxiv.org/pdf/2203.12031v2"
    },
    {
        "title": "Logical and Physical Reversibility of Conservative Skyrmion Logic",
        "authors": [
            "Xuan Hu",
            "Benjamin W. Walker",
            "Felipe GarcÃ­a-SÃ¡nchez",
            "Alexander J. Edwards",
            "Peng Zhou",
            "Jean Anne C. Incorvia",
            "Alexandru Paler",
            "Michael P. Frank",
            "Joseph S. Friedman"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Magnetic skyrmions are nanoscale whirls of magnetism that can be propagated\nwith electrical currents. The repulsion between skyrmions inspires their use\nfor reversible computing based on the elastic billiard ball collisions proposed\nfor conservative logic in 1982. Here we evaluate the logical and physical\nreversibility of this skyrmion logic paradigm, as well as the limitations that\nmust be addressed before dissipation-free computation can be realized.\n",
        "pdf_link": "http://arxiv.org/pdf/2203.13912v1"
    },
    {
        "title": "High Speed Photonic Neuromorphic Computing Using Recurrent Optical\n  Spectrum Slicing Neural Networks",
        "authors": [
            "K. Sozos",
            "A. Bogris",
            "P. Bienstman",
            "G. Sarantoglou",
            "S. Deligiannidis",
            "C. Mesaritakis"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Neuromorphic Computing implemented in photonic hardware is one of the most\npromising routes towards achieving machine learning processing at the\npicosecond scale, with minimum power consumption. In this work, we present a\nnew concept for realizing photonic recurrent neural networks and reservoir\ncomputing architectures with the use of recurrent optical spectrum slicing.\nThis is accomplished through simple optical filters placed in an loop, where\neach filter processes a specific spectral slice of the incoming optical signal.\nThe synaptic weights in our scheme are equivalent to filters central\nfrequencies and bandwidths. This new method for implementing recurrent neural\nprocessing in the photonic domain, which we call Recurrent Optical Spectrum\nSlicing Neural Networks, is numerically evaluated on a demanding,\nindustry-relevant task such as high baud rate optical signal equalization 100\nGbaud, exhibiting ground-breaking performance. The performance enhancement\nsurpasses state-of-the-art digital processing techniques by doubling the reach\nwhile minimizing complexity and power consumption by a factor of 10 compared to\nstate-of-the-art solutions. In this respect, ROSS-NNs can pave the way for the\nimplementation of ultra-efficient photonic hardware accelerators tailored for\nprocessing high-bandwidth optical signals in optical communication and\nhigh-speed imaging applications\n",
        "pdf_link": "http://arxiv.org/pdf/2203.15807v1"
    },
    {
        "title": "Quantum materials for energy-efficient neuromorphic computing",
        "authors": [
            "Axel Hoffmann",
            "Shriram Ramanathan",
            "Julie Grollier",
            "Andrew D. Kent",
            "Marcelo Rozenberg",
            "Ivan K. Schuller",
            "Oleg Shpyrko",
            "Robert Dynes",
            "Yeshaiahu Fainman",
            "Alex Frano",
            "Eric E. Fullerton",
            "Giulia Galli",
            "Vitaliy Lomakin",
            "Shyue Ping Ong",
            "Amanda K. Petford-Long",
            "Jonathan A. Schuller",
            "Mark D. Stiles",
            "Yayoi Takamura",
            "Yimei Zhu"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Neuromorphic computing approaches become increasingly important as we address\nfuture needs for efficiently processing massive amounts of data. The unique\nattributes of quantum materials can help address these needs by enabling new\nenergy-efficient device concepts that implement neuromorphic ideas at the\nhardware level. In particular, strong correlations give rise to highly\nnon-linear responses, such as conductive phase transitions that can be\nharnessed for short and long-term plasticity. Similarly, magnetization dynamics\nare strongly non-linear and can be utilized for data classification. This paper\ndiscusses select examples of these approaches, and provides a perspective for\nthe current opportunities and challenges for assembling quantum-material-based\ndevices for neuromorphic functionalities into larger emergent complex network\nsystems.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.01832v1"
    },
    {
        "title": "Brain-Inspired Hyperdimensional Computing: How Thermal-Friendly for Edge\n  Computing?",
        "authors": [
            "Paul R. Genssler",
            "Austin Vas",
            "Hussam Amrouch"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Brain-inspired hyperdimensional computing (HDC) is an emerging machine\nlearning (ML) methods. It is based on large vectors of binary or bipolar\nsymbols and a few simple mathematical operations. The promise of HDC is a\nhighly efficient implementation for embedded systems like wearables. While fast\nimplementations have been presented, other constraints have not been considered\nfor edge computing. In this work, we aim at answering how thermal-friendly HDC\nfor edge computing is. Devices like smartwatches, smart glasses, or even mobile\nsystems have a restrictive cooling budget due to their limited volume. Although\nHDC operations are simple, the vectors are large, resulting in a high number of\nCPU operations and thus a heavy load on the entire system potentially causing\ntemperature violations. In this work, the impact of HDC on the chip's\ntemperature is investigated for the first time. We measure the temperature and\npower consumption of a commercial embedded system and compare HDC with\nconventional CNN. We reveal that HDC causes up to 6.8{\\deg}C higher\ntemperatures and leads to up to 47% more CPU throttling. Even when both HDC and\nCNN aim for the same throughput (i.e., perform a similar number of\nclassifications per second), HDC still causes higher on-chip temperatures due\nto the larger power consumption.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.03739v1"
    },
    {
        "title": "A Robust Learning Rule for Soft-Bounded Memristive Synapses Competitive\n  with Supervised Learning in Standard Spiking Neural Networks",
        "authors": [
            "Thomas F. Tiotto",
            "Jelmer P. Borst",
            "Niels A. Taatgen"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Memristive devices are a class of circuit elements that shows great promise\nas future building block for brain-inspired computing. One influential view in\ntheoretical neuroscience sees the brain as a function-computing device: given\ninput signals, the brain applies a function in order to generate new internal\nstates and motor outputs. Therefore, being able to approximate functions is a\nfundamental axiom to build upon for future brain research and to derive more\nefficient computational machines. In this work we apply a novel supervised\nlearning algorithm - based on controlling niobium-doped strontium titanate\nmemristive synapses - to learning non-trivial multidimensional functions. By\nimplementing our method into the spiking neural network simulator Nengo, we\nshow that we are able to at least match the performance obtained when using\nideal, linear synapses and - in doing so - that this kind of memristive device\ncan be harnessed as computational substrate to move towards more efficient,\nbrain-inspired computing.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.05682v1"
    },
    {
        "title": "Experimentally realized memristive memory augmented neural network",
        "authors": [
            "Ruibin Mao",
            "Bo Wen",
            "Yahui Zhao",
            "Arman Kazemi",
            "Ann Franchesca Laguna",
            "Michael Neimier",
            "X. Sharon Hu",
            "Xia Sheng",
            "Catherine E. Graves",
            "John Paul Strachan",
            "Can Li"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Lifelong on-device learning is a key challenge for machine intelligence, and\nthis requires learning from few, often single, samples. Memory augmented neural\nnetwork has been proposed to achieve the goal, but the memory module has to be\nstored in an off-chip memory due to its size. Therefore the practical use has\nbeen heavily limited. Previous works on emerging memory-based implementation\nhave difficulties in scaling up because different modules with various\nstructures are difficult to integrate on the same chip and the small sense\nmargin of the content addressable memory for the memory module heavily limited\nthe degree of mismatch calculation. In this work, we implement the entire\nmemory augmented neural network architecture in a fully integrated memristive\ncrossbar platform and achieve an accuracy that closely matches standard\nsoftware on digital hardware for the Omniglot dataset. The successful\ndemonstration is supported by implementing new functions in crossbars in\naddition to widely reported matrix multiplications. For example, the\nlocality-sensitive hashing operation is implemented in crossbar arrays by\nexploiting the intrinsic stochasticity of memristor devices. Besides, the\ncontent-addressable memory module is realized in crossbars, which also supports\nthe degree of mismatches. Simulations based on experimentally validated models\nshow such an implementation can be efficiently scaled up for one-shot learning\non the Mini-ImageNet dataset. The successful demonstration paves the way for\npractical on-device lifelong learning and opens possibilities for novel\nattention-based algorithms not possible in conventional hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.07429v1"
    },
    {
        "title": "Cryogenic Neuromorphic Hardware",
        "authors": [
            "Md Mazharul Islam",
            "Shamiul Alam",
            "Md Shafayat Hossain",
            "Kaushik Roy",
            "Ahmedullah Aziz"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The revolution in artificial intelligence (AI) brings up an enormous storage\nand data processing requirement. Large power consumption and hardware overhead\nhave become the main challenges for building next-generation AI hardware. To\nmitigate this, Neuromorphic computing has drawn immense attention due to its\nexcellent capability for data processing with very low power consumption. While\nrelentless research has been underway for years to minimize the power\nconsumption in neuromorphic hardware, we are still a long way off from reaching\nthe energy efficiency of the human brain. Furthermore, design complexity and\nprocess variation hinder the large-scale implementation of current neuromorphic\nplatforms. Recently, the concept of implementing neuromorphic computing systems\nin cryogenic temperature has garnered intense interest thanks to their\nexcellent speed and power metric. Several cryogenic devices can be engineered\nto work as neuromorphic primitives with ultra-low demand for power. Here we\ncomprehensively review the cryogenic neuromorphic hardware. We classify the\nexisting cryogenic neuromorphic hardware into several hierarchical categories\nand sketch a comparative analysis based on key performance metrics. Our\nanalysis concisely describes the operation of the associated circuit topology\nand outlines the advantages and challenges encountered by the state-of-the-art\ntechnology platforms. Finally, we provide insights to circumvent these\nchallenges for the future progression of research.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.07503v2"
    },
    {
        "title": "A Novel ASIC Design Flow using Weight-Tunable Binary Neurons as Standard\n  Cells",
        "authors": [
            "Ankit Wagle",
            "Gian Singh",
            "Sunil Khatri",
            "Sarma Vrudhula"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  In this paper, we describe a design of a mixed signal circuit for a binary\nneuron (a.k.a perceptron, threshold logic gate) and a methodology for\nautomatically embedding such cells in ASICs. The binary neuron, referred to as\nan FTL (flash threshold logic) uses floating gate or flash transistors whose\nthreshold voltages serve as a proxy for the weights of the neuron. Algorithms\nfor mapping the weights to the flash transistor threshold voltages are\npresented. The threshold voltages are determined to maximize both the\nrobustness of the cell and its speed. The performance, power, and area of a\nsingle FTL cell are shown to be significantly smaller (79.4%), consume less\npower (61.6%), and operate faster (40.3%) compared to conventional CMOS logic\nequivalents. Also included are the architecture and the algorithms to program\nthe flash devices of an FTL. The FTL cells are implemented as standard cells,\nand are designed to allow commercial synthesis and P&R tools to automatically\nuse them in synthesis of ASICs. Substantial reductions in area and power\nwithout sacrificing performance are demonstrated on several ASIC benchmarks by\nthe automatic embedding of FTL cells. The paper also demonstrates how FTL cells\ncan be used for fixing timing errors after fabrication.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.08070v1"
    },
    {
        "title": "All-optical graph representation learning using integrated diffractive\n  photonic computing units",
        "authors": [
            "Tao Yan",
            "Rui Yang",
            "Ziyang Zheng",
            "Xing Lin",
            "Hongkai Xiong",
            "Qionghai Dai"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Photonic neural networks perform brain-inspired computations using photons\ninstead of electrons that can achieve substantially improved computing\nperformance. However, existing architectures can only handle data with regular\nstructures, e.g., images or videos, but fail to generalize to graph-structured\ndata beyond Euclidean space, e.g., social networks or document co-citation\nnetworks. Here, we propose an all-optical graph representation learning\narchitecture, termed diffractive graph neural network (DGNN), based on the\nintegrated diffractive photonic computing units (DPUs) to address this\nlimitation. Specifically, DGNN optically encodes node attributes into strip\noptical waveguides, which are transformed by DPUs and aggregated by on-chip\noptical couplers to extract their feature representations. Each DPU comprises\nsuccessive passive layers of metalines to modulate the electromagnetic optical\nfield via diffraction, where the metaline structures are learnable parameters\nshared across graph nodes. DGNN captures complex dependencies among the node\nneighborhoods and eliminates the nonlinear transition functions during the\nlight-speed optical message passing over graph structures. We demonstrate the\nuse of DGNN extracted features for node and graph-level classification tasks\nwith benchmark databases and achieve superior performance. Our work opens up a\nnew direction for designing application-specific integrated photonic circuits\nfor high-efficiency processing of large-scale graph data structures using deep\nlearning.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.10978v1"
    },
    {
        "title": "Managing Reliability Skew in DNA Storage",
        "authors": [
            "Dehui Lin",
            "Yasamin Tabatabaee",
            "Yash Pote",
            "Djordje Jevdjic"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  DNA is emerging as an increasingly attractive medium for data storage due to\na number of important and unique advantages it offers, most notably the\nunprecedented durability and density. While the technology is evolving rapidly,\nthe prohibitive cost of reads and writes, the high frequency and the peculiar\nnature of errors occurring in DNA storage pose a significant challenge to its\nadoption. In this work we make a novel observation that the probability of\nsuccessful recovery of a given bit from any type of a DNA-based storage system\nhighly depends on its physical location within the DNA molecule. In other\nwords, when used as a storage medium, some parts of DNA molecules appear\nsignificantly more reliable than others. We show that large differences in\nreliability between different parts of DNA molecules lead to highly inefficient\nuse of error-correction resources, and that commonly used techniques such as\nunequal error-correction cannot be used to bridge the reliability gap between\ndifferent locations in the context of DNA storage. We then propose two\napproaches to address the problem. The first approach is general and applies to\nany types of data; it stripes the data and ECC codewords across DNA molecules\nin a particular fashion such that the effects of errors are spread out evenly\nacross different codewords and molecules, effectively de-biasing the underlying\nstorage medium. The second approach is application-specific, and seeks to\nleverage the underlying reliability bias by using application-aware mapping of\ndata onto DNA molecules such that data that requires higher reliability is\nstored in more reliable locations, whereas data that needs lower reliability is\nstored in less reliable parts of DNA molecules. We show that the proposed data\nmapping can be used to achieve graceful degradation in the presence of high\nerror rates, or to implement the concept of approximate storage in DNA.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.12261v2"
    },
    {
        "title": "A Probabilistic Chemical Programmable Computer",
        "authors": [
            "Abhishek Sharma",
            "Marcus Tze-Kiat Ng",
            "Juan Manuel Parrilla Gutierrez",
            "Yibin Jiang",
            "Leroy Cronin"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The exponential growth of the power of modern digital computers is based upon\nthe miniaturisation of vast nanoscale arrays of electronic switches, but this\nwill be eventually constrained by fabrication limits and power dissipation.\nChemical processes have the potential to scale beyond these limits performing\ncomputations through chemical reactions, yet the lack of well-defined\nprogrammability limits their scalability and performance. We present a hybrid\ndigitally programmable chemical array as a probabilistic computational machine\nthat uses chemical oscillators partitioned in interconnected cells as a\ncomputational substrate. This hybrid architecture performs efficient\ncomputation by distributing between chemical and digital domains together with\nerror correction. The efficiency is gained by combining digital with\nprobabilistic chemical logic based on nearest neighbour interactions and\nhysteresis effects. We demonstrated the implementation of one- and two-\ndimensional Chemical Cellular Automata and solutions to combinatorial\noptimization problems.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.13493v1"
    },
    {
        "title": "DNA data storage, sequencing data-carrying DNA",
        "authors": [
            "Jasmine Quah",
            "Omer Sella",
            "Thomas Heinis"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  DNA is a leading candidate as the next archival storage media due to its\ndensity, durability and sustainability. To read (and write) data DNA storage\nexploits technology that has been developed over decades to sequence naturally\noccurring DNA in the life sciences. To achieve higher accuracy for previously\nunseen, biological DNA, sequencing relies on extending and training deep\nmachine learning models known as basecallers. This growth in model complexity\nrequires substantial resources, both computational and data sets. It also\neliminates the possibility of a compact read head for DNA as a storage medium.\n  We argue that we need to depart from blindly using sequencing models from the\nlife sciences for DNA data storage. The difference is striking: for life\nscience applications we have no control over the DNA, however, in the case of\nDNA data storage, we control how it is written, as well as the particular write\nhead. More specifically, data-carrying DNA can be modulated and embedded with\nalignment markers and error correcting codes to guarantee higher fidelity and\nto carry out some of the work that the machine learning models perform.\n  In this paper, we study accuracy trade-offs between deep model size and error\ncorrecting codes. We show that, starting with a model size of 107MB, the\nreduced accuracy from model compression can be compensated by using simple\nerror correcting codes in the DNA sequences. In our experiments, we show that a\nsubstantial reduction in the size of the model does not incur an undue penalty\nfor the error correcting codes used, therefore paving the way for portable\ndata-carrying DNA read head. Crucially, we show that through the joint use of\nmodel compression and error correcting codes, we achieve a higher read accuracy\nthan without compression and error correction codes.\n",
        "pdf_link": "http://arxiv.org/pdf/2205.05488v1"
    },
    {
        "title": "A CMOS-based Characterisation Platform for Emerging RRAM Technologies",
        "authors": [
            "Andrea Mifsud",
            "Jiawei Shen",
            "Peilong Feng",
            "Lijie Xie",
            "Chaohan Wang",
            "Yihan Pan",
            "Sachin Maheshwari",
            "Shady Agwa",
            "Spyros Stathopoulos",
            "Shiwei Wang",
            "Alexander Serb",
            "Christos Papavassiliou",
            "Themis Prodromakis",
            "Timothy G. Constandinou"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Mass characterisation of emerging memory devices is an essential step in\nmodelling their behaviour for integration within a standard design flow for\nexisting integrated circuit designers. This work develops a novel\ncharacterisation platform for emerging resistive devices with a capacity of up\nto 1 million devices on-chip. Split into four independent sub-arrays, it\ncontains on-chip column-parallel DACs for fast voltage programming of the DUT.\nOn-chip readout circuits with ADCs are also available for fast read operations\ncovering 5-decades of input current (20nA to 2mA). This allows a device's\nresistance range to be between 1k$\\Omega$ and 10M$\\Omega$ with a minimum\nvoltage range of $\\pm$1.5V on the device.\n",
        "pdf_link": "http://arxiv.org/pdf/2205.08379v1"
    },
    {
        "title": "A Wide Dynamic Range Read-out System For Resistive Switching Technology",
        "authors": [
            "Lijie Xie",
            "Jiawei Shen",
            "Andrea Mifsud",
            "Chaohan Wang",
            "Abdulaziz Alshaya",
            "Christos Papavassiliou"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The memristor, because of its controllability over a wide dynamic range of\nresistance, has emerged as a promising device for data storage and analog\ncomputation. A major challenge is the accurate measurement of memristance over\na wide dynamic range. In this paper, a novel read-out circuit with feedback\nadjustment is proposed to measure and digitise input current in the range\nbetween 20nA and 2mA. The magnitude of the input currents is estimated by a\n5-stage logarithmic current-to-voltage amplifier which scales a linear\nanalog-to-digital converter. This way the least significant bit tracks the\nabsolute input magnitude. This circuit is applicable to reading single\nmemristor conductance, and is also preferable in analog computing where\nread-out accuracy is particularly critical. The circuits have been realized in\nBipolar-CMOS-DMOS (BCD) Gen2 technology.\n",
        "pdf_link": "http://arxiv.org/pdf/2205.08381v1"
    },
    {
        "title": "A High-Voltage Characterisation Platform For Emerging Resistive\n  Switching Technologies",
        "authors": [
            "Jiawei Shen",
            "Andrea Mifsud",
            "Lijie Xie",
            "Abdulaziz Alshaya",
            "Christos Papavassiliou"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Emerging memristor-based array architectures have been effectively employed\nin non-volatile memories and neuromorphic computing systems due to their\ndensity, scalability and capability of storing information. Nonetheless, to\ndemonstrate a practical on-chip memristor-based system, it is essential to have\nthe ability to apply large programming voltage ranges during the\ncharacterisation procedures for various memristor technologies. This work\npresents a 16x16 high voltage memristor characterisation array employing high\nvoltage CMOS circuitry. The proposed system has a maximum programming range of\n$\\pm22V$ to allow on-chip electroforming and I-V sweep. In addition, a Kelvin\nvoltage sensing system is implemented to improve the readout accuracy for low\nmemristance measurements. This work addresses the limitation of conventional\nCMOS-memristor platforms which can only operate at low voltages, thus limiting\nthe characterisation range and integration options of memristor technologies.\n",
        "pdf_link": "http://arxiv.org/pdf/2205.08391v1"
    },
    {
        "title": "Experimentally realized in situ backpropagation for deep learning in\n  nanophotonic neural networks",
        "authors": [
            "Sunil Pai",
            "Zhanghao Sun",
            "Tyler W. Hughes",
            "Taewon Park",
            "Ben Bartlett",
            "Ian A. D. Williamson",
            "Momchil Minkov",
            "Maziyar Milanizadeh",
            "Nathnael Abebe",
            "Francesco Morichetti",
            "Andrea Melloni",
            "Shanhui Fan",
            "Olav Solgaard",
            "David A. B. Miller"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Neural networks are widely deployed models across many scientific disciplines\nand commercial endeavors ranging from edge computing and sensing to large-scale\nsignal processing in data centers. The most efficient and well-entrenched\nmethod to train such networks is backpropagation, or reverse-mode automatic\ndifferentiation. To counter an exponentially increasing energy budget in the\nartificial intelligence sector, there has been recent interest in analog\nimplementations of neural networks, specifically nanophotonic neural networks\nfor which no analog backpropagation demonstration exists. We design\nmass-manufacturable silicon photonic neural networks that alternately cascade\nour custom designed \"photonic mesh\" accelerator with digitally implemented\nnonlinearities. These reconfigurable photonic meshes program computationally\nintensive arbitrary matrix multiplication by setting physical voltages that\ntune the interference of optically encoded input data propagating through\nintegrated Mach-Zehnder interferometer networks. Here, using our packaged\nphotonic chip, we demonstrate in situ backpropagation for the first time to\nsolve classification tasks and evaluate a new protocol to keep the entire\ngradient measurement and update of physical device voltages in the analog\ndomain, improving on past theoretical proposals. Our method is made possible by\nintroducing three changes to typical photonic meshes: (1) measurements at\noptical \"grating tap\" monitors, (2) bidirectional optical signal propagation\nautomated by fiber switch, and (3) universal generation and readout of optical\namplitude and phase. After training, our classification achieves accuracies\nsimilar to digital equivalents even in presence of systematic error. Our\nfindings suggest a new training paradigm for photonics-accelerated artificial\nintelligence based entirely on a physical analog of the popular backpropagation\ntechnique.\n",
        "pdf_link": "http://arxiv.org/pdf/2205.08501v1"
    },
    {
        "title": "Experimental evaluation of digitally-verifiable photonic computing for\n  blockchain and cryptocurrency",
        "authors": [
            "Sunil Pai",
            "Taewon Park",
            "Marshall Ball",
            "Bogdan Penkovsky",
            "Maziyar Milanizadeh",
            "Michael Dubrovsky",
            "Nathnael Abebe",
            "Francesco Morichetti",
            "Andrea Melloni",
            "Shanhui Fan",
            "Olav Solgaard",
            "David A. B. Miller"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  As blockchain technology and cryptocurrency become increasingly mainstream,\never-increasing energy costs required to maintain the computational power\nrunning these decentralized platforms create a market for more energy-efficient\nhardware. Photonic cryptographic hash functions, which use photonic integrated\ncircuits to accelerate computation, promise energy efficiency for verifying\ntransactions and mining in a cryptonetwork. Like many analog computing\napproaches, however, current proposals for photonic cryptographic hash\nfunctions that promise similar security guarantees as Bitcoin are susceptible\nto systematic error, so multiple devices may not reach a consensus on\ncomputation despite high numerical precision (associated with low photodetector\nnoise). In this paper, we theoretically and experimentally demonstrate that a\nmore general family of robust discrete analog cryptographic hash functions,\nwhich we introduce as LightHash, leverages integer matrix-vector operations on\nphotonic mesh networks of interferometers. The difficulty of LightHash can be\nadjusted to be sufficiently tolerant to systematic error (calibration error,\nloss error, coupling error, and phase error) and preserve inherent security\nguarantees present in the Bitcoin protocol. Finally, going beyond our\nproof-of-concept, we define a ``photonic advantage'' criterion and justify how\nrecent developments in CMOS optoelectronics (including analog-digital\nconversion) provably achieve such advantage for robust and digitally-verifiable\nphotonic computing and ultimately generate a new market for decentralized\nphotonic technology.\n",
        "pdf_link": "http://arxiv.org/pdf/2205.08512v1"
    },
    {
        "title": "Single-Shot Optical Neural Network",
        "authors": [
            "Liane Bernstein",
            "Alexander Sludds",
            "Christopher Panuski",
            "Sivan Trajtenberg-Mills",
            "Ryan Hamerly",
            "Dirk Englund"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  As deep neural networks (DNNs) grow to solve increasingly complex problems,\nthey are becoming limited by the latency and power consumption of existing\ndigital processors. For improved speed and energy efficiency, specialized\nanalog optical and electronic hardware has been proposed, however, with limited\nscalability (input vector length $K$ of hundreds of elements). Here, we present\na scalable, single-shot-per-layer analog optical processor that uses free-space\noptics to reconfigurably distribute an input vector and integrated\noptoelectronics for static, updatable weighting and the nonlinearity -- with $K\n\\approx 1,000$ and beyond. We experimentally test classification accuracy of\nthe MNIST handwritten digit dataset, achieving 94.7% (ground truth 96.3%)\nwithout data preprocessing or retraining on the hardware. We also determine the\nfundamental upper bound on throughput ($\\sim$0.9 exaMAC/s), set by the maximum\noptical bandwidth before significant increase in error. Our combination of wide\nspectral and spatial bandwidths in a CMOS-compatible system enables highly\nefficient computing for next-generation DNNs.\n",
        "pdf_link": "http://arxiv.org/pdf/2205.09103v2"
    },
    {
        "title": "Parallel bandit architecture based on laser chaos for reinforcement\n  learning",
        "authors": [
            "Takashi Urushibara",
            "Nicolas Chauvet",
            "Satoshi Kochi",
            "Satoshi Sunada",
            "Kazutaka Kanno",
            "Atsushi Uchida",
            "Ryoichi Horisaki",
            "Makoto Naruse"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Accelerating artificial intelligence by photonics is an active field of study\naiming to exploit the unique properties of photons. Reinforcement learning is\nan important branch of machine learning, and photonic decision-making\nprinciples have been demonstrated with respect to the multi-armed bandit\nproblems. However, reinforcement learning could involve a massive number of\nstates, unlike previously demonstrated bandit problems where the number of\nstates is only one. Q-learning is a well-known approach in reinforcement\nlearning that can deal with many states. The architecture of Q-learning,\nhowever, does not fit well photonic implementations due to its separation of\nupdate rule and the action selection. In this study, we organize a new\narchitecture for multi-state reinforcement learning as a parallel array of\nbandit problems in order to benefit from photonic decision-makers, which we\ncall parallel bandit architecture for reinforcement learning or PBRL in short.\nTaking a cart-pole balancing problem as an instance, we demonstrate that PBRL\nadapts to the environment in fewer time steps than Q-learning. Furthermore,\nPBRL yields faster adaptation when operated with a chaotic laser time series\nthan the case with uniformly distributed pseudorandom numbers where the\nautocorrelation inherent in the laser chaos provides a positive effect. We also\nfind that the variety of states that the system undergoes during the learning\nphase exhibits completely different properties between PBRL and Q-learning. The\ninsights obtained through the present study are also beneficial for existing\ncomputing platforms, not just photonic realizations, in accelerating\nperformances by the PBRL algorithms and correlated random sequences.\n",
        "pdf_link": "http://arxiv.org/pdf/2205.09543v1"
    },
    {
        "title": "Mathematical Modelling of TEAM and VTEAM Memristor Model Using VerilogA",
        "authors": [
            "Manoj Mathews"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Anyone who looks into the circuitry world will be familiar with the three\nfundamental circuit elements - capacitor, resistor, and inductor. These circuit\nelements are defined by the relation between two of the four fundamental\ncircuit variables current, voltage, charge, and flux. However, in 1971, Prof.\nLeon Chua proposed on the grounds of symmetry that there should be a fourth\nfundamental circuit element that gives the relation between flux and charge. He\nnamed this the memristor, which is short for memory resistor. This theory was\nthen practicallymodeled, in May 2008 when the researchers at HP Labs published\na paper announcing a model for a physical realization of a memristor. This\nreport mainly focuses on the model of memristor and its applications. The\nadvantages of variable resistance, flexibility, no leakage current, and\ncompatibility with CMOS. The element memristor exhibits different\ncharacteristics for different applications which results in the formation of\ndifferent models of the memristor. This paper gives a review of different\nmodels of the memristor. Memristors devices can be used in many applications\nsuch as memory, logic, and neuromorphic systems. A computer model of the\nmemristor would be a useful tool for analyzing circuit behavior to help in\ndeveloping the application of this memristor is a passive circuit element via\nsimulation. In this paper, various VerilogA model of memristor devices are\nsimulated for sinusoidal inputs and output are verified Various window\nfunctions has been used. The circuit analysis of the various memristor models\nis done\n",
        "pdf_link": "http://arxiv.org/pdf/2205.12472v1"
    },
    {
        "title": "Towards a Design Framework for TNN-Based Neuromorphic Sensory Processing\n  Units",
        "authors": [
            "Prabhu Vellaisamy",
            "John Paul Shen"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Temporal Neural Networks (TNNs) are spiking neural networks that exhibit\nbrain-like sensory processing with high energy efficiency. This work presents\nthe ongoing research towards developing a custom design framework for designing\nefficient application-specific TNN-based Neuromorphic Sensory Processing Units\n(NSPUs). This paper examines previous works on NSPU designs for UCR time-series\nclustering and MNIST image classification applications. Current ideas for a\ncustom design framework and tools that enable efficient software-to-hardware\ndesign flow for rapid design space exploration of application-specific NSPUs\nwhile leveraging EDA tools to obtain post-layout netlist and\npower-performance-area (PPA) metrics are described. Future research directions\nare also outlined.\n",
        "pdf_link": "http://arxiv.org/pdf/2205.14248v1"
    },
    {
        "title": "Web-Based Platform for Evaluation of Resilient and Transactive\n  Smart-Grids",
        "authors": [
            "Himanshu Neema",
            "Harsh Vardhan",
            "Carlos Barreto",
            "Xenofon Koutsoukos"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Today's smart-grids have seen a clear rise in new ways of energy generation,\ntransmission, and storage. This has not only introduced a huge degree of\nvariability, but also a continual shift away from traditionally centralized\ngeneration and storage to distributed energy resources (DERs). In addition, the\ndistributed sensors, energy generators and storage devices, and networking have\nled to a huge increase in attack vectors that make the grid vulnerable to a\nvariety of attacks. The interconnection between computational and physical\ncomponents through a largely open, IP-based communication network enables an\nattacker to cause physical damage through remote cyber-attacks or attack on\nsoftware-controlled grid operations via physical- or cyber-attacks. Transactive\nEnergy (TE) is an emerging approach for managing increasing DERs in the\nsmart-grids through economic and control techniques. Transactive Smart-Grids\nuse the TE approach to improve grid reliability and efficiency. However,\nskepticism remains in their full-scale viability for ensuring grid reliability.\nIn addition, different TE approaches, in specific situations, can lead to very\ndifferent outcomes in grid operations. In this paper, we present a\ncomprehensive web-based platform for evaluating resilience of smart-grids\nagainst a variety of cyber- and physical-attacks and evaluating impact of\nvarious TE approaches on grid performance. We also provide several case-studies\ndemonstrating evaluation of TE approaches as well as grid resilience against\ncyber and physical attacks.\n",
        "pdf_link": "http://arxiv.org/pdf/2206.05550v1"
    },
    {
        "title": "Seizure Detection and Prediction by Parallel Memristive Convolutional\n  Neural Networks",
        "authors": [
            "Chenqi Li",
            "Corey Lammie",
            "Xuening Dong",
            "Amirali Amirsoleimani",
            "Mostafa Rahimi Azghadi",
            "Roman Genov"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  During the past two decades, epileptic seizure detection and prediction\nalgorithms have evolved rapidly. However, despite significant performance\nimprovements, their hardware implementation using conventional technologies,\nsuch as Complementary Metal-Oxide-Semiconductor (CMOS), in power and\narea-constrained settings remains a challenging task; especially when many\nrecording channels are used. In this paper, we propose a novel low-latency\nparallel Convolutional Neural Network (CNN) architecture that has between\n2-2,800x fewer network parameters compared to SOTA CNN architectures and\nachieves 5-fold cross validation accuracy of 99.84% for epileptic seizure\ndetection, and 99.01% and 97.54% for epileptic seizure prediction, when\nevaluated using the University of Bonn Electroencephalogram (EEG), CHB-MIT and\nSWEC-ETHZ seizure datasets, respectively. We subsequently implement our network\nonto analog crossbar arrays comprising Resistive Random-Access Memory (RRAM)\ndevices, and provide a comprehensive benchmark by simulating, laying out, and\ndetermining hardware requirements of the CNN component of our system. To the\nbest of our knowledge, we are the first to parallelize the execution of\nconvolution layer kernels on separate analog crossbars to enable 2 orders of\nmagnitude reduction in latency compared to SOTA hybrid Memristive-CMOS DL\naccelerators. Furthermore, we investigate the effects of non-idealities on our\nsystem and investigate Quantization Aware Training (QAT) to mitigate the\nperformance degradation due to low ADC/DAC resolution. Finally, we propose a\nstuck weight offsetting methodology to mitigate performance degradation due to\nstuck RON/ROFF memristor weights, recovering up to 32% accuracy, without\nrequiring retraining. The CNN component of our platform is estimated to consume\napproximately 2.791W of power while occupying an area of 31.255mm$^2$ in a 22nm\nFDSOI CMOS process.\n",
        "pdf_link": "http://arxiv.org/pdf/2206.09951v1"
    },
    {
        "title": "Artificial optoelectronic spiking neuron based on a resonant tunnelling\n  diode coupled to a vertical cavity surface emitting laser",
        "authors": [
            "MatÄj Hejda",
            "Ekaterina Malysheva",
            "Dafydd Owen-Newns",
            "Qusay Raghib Ali Al-Taai",
            "Weikang Zhang",
            "Ignacio Ortega-Piwonka",
            "Julien Javaloyes",
            "Edward Wasige",
            "Victor Dolores-Calzadilla",
            "JosÃ© M. L. Figueiredo",
            "Bruno Romeira",
            "Antonio Hurtado"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Excitable optoelectronic devices represent one of the key building blocks for\nimplementation of artificial spiking neurons in neuromorphic (brain-inspired)\nphotonic systems. This work introduces and experimentally investigates an\nopto-electro-optical (O/E/O) artificial neuron built with a resonant tunnelling\ndiode (RTD) coupled to a photodetector as a receiver and a vertical cavity\nsurface emitting laser as a the transmitter. We demonstrate a well defined\nexcitability threshold, above which this neuron produces 100 ns optical spiking\nresponses with characteristic neural-like refractory period. We utilise its\nfan-in capability to perform in-device coincidence detection (logical AND) and\nexclusive logical OR (XOR) tasks. These results provide first experimental\nvalidation of deterministic triggering and tasks in an RTD-based spiking\noptoelectronic neuron with both input and output optical (I/O) terminals.\nFurthermore, we also investigate in theory the prospects of the proposed system\nfor its nanophotonic implementation with a monolithic design combining a\nnanoscale RTD element and a nanolaser; therefore demonstrating the potential of\nintegrated RTD-based excitable nodes for low footprint, high-speed\noptoelectronic spiking neurons in future neuromorphic photonic hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/2206.11044v1"
    },
    {
        "title": "LiteCON: An All-Photonic Neuromorphic Accelerator for Energy-efficient\n  Deep Learning (Preprint)",
        "authors": [
            "Dharanidhar Dang",
            "Bill Lin",
            "Debashis Sahoo"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Deep learning is highly pervasive in today's data-intensive era. In\nparticular, convolutional neural networks (CNNs) are being widely adopted in a\nvariety of fields for superior accuracy. However, computing deep CNNs on\ntraditional CPUs and GPUs brings several performance and energy pitfalls.\nSeveral novel approaches based on ASIC, FPGA, and resistive-memory devices have\nbeen recently demonstrated with promising results. Most of them target only the\ninference (testing) phase of deep learning. There have been very limited\nattempts to design a full-fledged deep learning accelerator capable of both\ntraining and inference. It is due to the highly compute and memory-intensive\nnature of the training phase. In this paper, we propose LiteCON, a novel analog\nphotonics CNN accelerator. LiteCON uses silicon microdisk-based convolution,\nmemristor-based memory, and dense-wavelength-division-multiplexing for\nenergy-efficient and ultrafast deep learning. We evaluate LiteCON using a\ncommercial CAD framework (IPKISS) on deep learning benchmark models including\nLeNet and VGG-Net. Compared to the state-of-the-art, LiteCON improves the CNN\nthroughput, energy efficiency, and computational efficiency by up to 32x, 37x,\nand 5x respectively with trivial accuracy degradation.\n",
        "pdf_link": "http://arxiv.org/pdf/2206.13861v1"
    },
    {
        "title": "A Survey of Task-Based Machine Learning Content Extraction Services for\n  VIDINT",
        "authors": [
            "Joshua Brunk",
            "Nathan Jermann",
            "Ryan Sharp",
            "Carl D. Hoover"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  This paper provides a comparison of current video content extraction tools\nwith a focus on comparing commercial task-based machine learning services.\nVideo intelligence (VIDINT) data has become a critical intelligence source in\nthe past decade. The need for AI-based analytics and automation tools to\nextract and structure content from video has quickly become a priority for\norganizations needing to search, analyze and exploit video at scale. With rapid\ngrowth in machine learning technology, the maturity of machine transcription,\nmachine translation, topic tagging, and object recognition tasks are improving\nat an exponential rate, breaking performance records in speed and accuracy as\nnew applications evolve. Each section of this paper reviews and compares\nproducts, software resources and video analytics capabilities based on tasks\nrelevant to extracting information from video with machine learning techniques.\n",
        "pdf_link": "http://arxiv.org/pdf/2207.04158v1"
    },
    {
        "title": "RobustAnalog: Fast Variation-Aware Analog Circuit Design Via Multi-task\n  RL",
        "authors": [
            "Wei Shi",
            "Hanrui Wang",
            "Jiaqi Gu",
            "Mingjie Liu",
            "David Pan",
            "Song Han",
            "Nan Sun"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Analog/mixed-signal circuit design is one of the most complex and\ntime-consuming stages in the whole chip design process. Due to various process,\nvoltage, and temperature (PVT) variations from chip manufacturing, analog\ncircuits inevitably suffer from performance degradation. Although there has\nbeen plenty of work on automating analog circuit design under the typical\ncondition, limited research has been done on exploring robust designs under\nreal and unpredictable silicon variations. Automatic analog design against\nvariations requires prohibitive computation and time costs. To address the\nchallenge, we present RobustAnalog, a robust circuit design framework that\ninvolves the variation information in the optimization process. Specifically,\ncircuit optimizations under different variations are considered as a set of\ntasks. Similarities among tasks are leveraged and competitions are alleviated\nto realize a sample-efficient multi-task training. Moreover, RobustAnalog\nprunes the task space according to the current performance in each iteration,\nleading to a further simulation cost reduction. In this way, RobustAnalog can\nrapidly produce a set of circuit parameters that satisfies diverse constraints\n(e.g. gain, bandwidth, noise...) across variations. We compare RobustAnalog\nwith Bayesian optimization, Evolutionary algorithm, and Deep Deterministic\nPolicy Gradient (DDPG) and demonstrate that RobustAnalog can significantly\nreduce required optimization time by 14-30 times. Therefore, our study provides\na feasible method to handle various real silicon conditions.\n",
        "pdf_link": "http://arxiv.org/pdf/2207.06412v1"
    },
    {
        "title": "A self-contained and self-explanatory DNA storage system",
        "authors": [
            "Min Li",
            "Jiashu Wu",
            "Junbiao Dai",
            "Qingshan Jiang",
            "Qiang Qu",
            "Xiaoluo Huang",
            "Yang Wang"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Current research on DNA storage usually focuses on the improvement of storage\ndensity by developing effective encoding and decoding schemes while lacking the\nconsideration on the uncertainty in ultra-long-term data storage and retention.\nConsequently, the current DNA storage systems are often not self-contained,\nimplying that they have to resort to external tools for the restoration of the\nstored DNA data. This may result in high risks in data loss since the required\ntools might not be available due to the high uncertainty in far future. To\naddress this issue, we propose in this paper a self-contained DNA storage\nsystem that can bring self-explanatory to its stored data without relying on\nany external tool. To this end, we design a specific DNA file format whereby a\nseparate storage scheme is developed to reduce the data redundancy while an\neffective indexing is designed for random read operations to the stored data\nfile. We verified through experimental data that the proposed self-contained\nand self-explanatory method can not only get rid of the reliance on external\ntools for data restoration but also minimise the data redundancy brought about\nwhen the amount of data to be stored reaches a certain scale.\n",
        "pdf_link": "http://arxiv.org/pdf/2207.09192v2"
    },
    {
        "title": "Characterizing Coherent Integrated Photonic Neural Networks under\n  Imperfections",
        "authors": [
            "Sanmitra Banerjee",
            "Mahdi Nikdast",
            "Krishnendu Chakrabarty"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Integrated photonic neural networks (IPNNs) are emerging as promising\nsuccessors to conventional electronic AI accelerators as they offer substantial\nimprovements in computing speed and energy efficiency. In particular, coherent\nIPNNs use arrays of Mach-Zehnder interferometers (MZIs) for unitary\ntransformations to perform energy-efficient matrix-vector multiplication.\nHowever, the underlying MZI devices in IPNNs are susceptible to uncertainties\nstemming from optical lithographic variations and thermal crosstalk and can\nexperience imprecisions due to non-uniform MZI insertion loss and quantization\nerrors due to low-precision encoding in the tuned phase angles. In this paper,\nwe, for the first time, systematically characterize the impact of such\nuncertainties and imprecisions (together referred to as imperfections) in IPNNs\nusing a bottom-up approach. We show that their impact on IPNN accuracy can vary\nwidely based on the tuned parameters (e.g., phase angles) of the affected\ncomponents, their physical location, and the nature and distribution of the\nimperfections. To improve reliability measures, we identify critical IPNN\nbuilding blocks that, under imperfections, can lead to catastrophic degradation\nin the classification accuracy. We show that under multiple simultaneous\nimperfections, the IPNN inferencing accuracy can degrade by up to 46%, even\nwhen the imperfection parameters are restricted within a small range. Our\nresults also indicate that the inferencing accuracy is sensitive to\nimperfections affecting the MZIs in the linear layers next to the input layer\nof the IPNN.\n",
        "pdf_link": "http://arxiv.org/pdf/2207.10835v1"
    },
    {
        "title": "Heavy tails and pruning in programmable photonic circuits",
        "authors": [
            "Sunkyu Yu",
            "Namkyoo Park"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Developing hardware for high-dimensional unitary operators plays a vital role\nin implementing quantum computations and deep learning accelerations.\nProgrammable photonic circuits are singularly promising candidates for\nuniversal unitaries owing to intrinsic unitarity, ultrafast tunability, and\nenergy efficiency of photonic platforms. Nonetheless, when the scale of a\nphotonic circuit increases, the effects of noise on the fidelity of quantum\noperators and deep learning weight matrices become more severe. Here we\ndemonstrate a nontrivial stochastic nature of large-scale programmable photonic\ncircuits-heavy-tailed distributions of rotation operators-that enables the\ndevelopment of high-fidelity universal unitaries through designed pruning of\nsuperfluous rotations. The power law and the Pareto principle for the\nconventional architecture of programmable photonic circuits are revealed with\nthe presence of hub phase shifters, allowing for the application of network\npruning to the design of photonic hardware. We extract a universal architecture\nfor pruning random unitary matrices and prove that \"the bad is sometimes better\nto be removed\" to achieve high fidelity and energy efficiency. This result\nlowers the hurdle for high fidelity in large-scale quantum computing and\nphotonic deep learning accelerators.\n",
        "pdf_link": "http://arxiv.org/pdf/2208.02251v1"
    },
    {
        "title": "NeuCASL: From Logic Design to System Simulation of Neuromorphic Engines",
        "authors": [
            "Dharanidhar Dang",
            "Amitash Nanda",
            "Bill Lin",
            "Debashis Sahoo"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  With Moore's law saturating and Dennard scaling hitting its wall, traditional\nVon Neuman systems cannot offer the GFlops/watt for compute-intensive\nalgorithms such as CNN. Recent trends in unconventional computing approaches\ngive us hope to design highly energy-efficient computing systems for such\nalgorithms. Neuromorphic computing is a promising such approach with its\nbrain-inspired circuitry, use of emerging technologies, and low-power nature.\nResearchers use a variety of novel technologies such as memristors, silicon\nphotonics, FinFET, and carbon nanotubes to demonstrate a neuromorphic computer.\nHowever, a flexible CAD tool to start from neuromorphic logic design and go up\nto architectural simulation is yet to be demonstrated to support the rise of\nthis promising paradigm. In this project, we aim to build NeuCASL, an\nopensource python-based full system CAD framework for neuromorphic logic\ndesign, circuit simulation, and system performance and reliability estimation.\nThis is a first of its kind to the best of our knowledge.\n",
        "pdf_link": "http://arxiv.org/pdf/2208.03500v1"
    },
    {
        "title": "Characterizing Qubit Traffic of a Quantum Intranet aiming at Modular\n  Quantum Computers",
        "authors": [
            "Santiago Rodrigo",
            "Domenico SpanÃ²",
            "Medina Bandic",
            "Sergi Abadal",
            "Hans van Someren",
            "Anabel Ovide",
            "Sebastian Feld",
            "Carmen G. Almudever",
            "Eduard AlarcÃ³n"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Quantum many-core processors are envisioned as the ultimate solution for the\nscalability of quantum computers. Based upon Noisy Intermediate-Scale Quantum\n(NISQ) chips interconnected in a sort of quantum intranet, they enable large\nalgorithms to be executed on current and close future technology. In order to\noptimize such architectures, it is crucial to develop tools that allow specific\ndesign space explorations. To this aim, in this paper we present a technique to\nperform a spatio-temporal characterization of quantum circuits running in\nmulti-chip quantum computers. Specifically, we focus on the analysis of the\nqubit traffic resulting from operations that involve qubits residing in\ndifferent cores, and hence quantum communication across chips, while also\ngiving importance to the amount of intra-core operations that occur in between\nthose communications. Using specific multi-core performance metrics and a\ncomplete set of benchmarks, our analysis showcases the opportunities that the\nproposed approach may provide to guide the design of multi-core quantum\ncomputers and their interconnects.\n",
        "pdf_link": "http://arxiv.org/pdf/2209.00126v1"
    },
    {
        "title": "NeurOLight: A Physics-Agnostic Neural Operator Enabling Parametric\n  Photonic Device Simulation",
        "authors": [
            "Jiaqi Gu",
            "Zhengqi Gao",
            "Chenghao Feng",
            "Hanqing Zhu",
            "Ray T. Chen",
            "Duane S. Boning",
            "David Z. Pan"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Optical computing is an emerging technology for next-generation efficient\nartificial intelligence (AI) due to its ultra-high speed and efficiency.\nElectromagnetic field simulation is critical to the design, optimization, and\nvalidation of photonic devices and circuits. However, costly numerical\nsimulation significantly hinders the scalability and turn-around time in the\nphotonic circuit design loop. Recently, physics-informed neural networks have\nbeen proposed to predict the optical field solution of a single instance of a\npartial differential equation (PDE) with predefined parameters. Their\ncomplicated PDE formulation and lack of efficient parametrization mechanisms\nlimit their flexibility and generalization in practical simulation scenarios.\nIn this work, for the first time, a physics-agnostic neural operator-based\nframework, dubbed NeurOLight, is proposed to learn a family of frequency-domain\nMaxwell PDEs for ultra-fast parametric photonic device simulation. We balance\nthe efficiency and generalization of NeurOLight via several novel techniques.\nSpecifically, we discretize different devices into a unified domain, represent\nparametric PDEs with a compact wave prior, and encode the incident light via\nmasked source modeling. We design our model with parameter-efficient\ncross-shaped NeurOLight blocks and adopt superposition-based augmentation for\ndata-efficient learning. With these synergistic approaches, NeurOLight\ngeneralizes to a large space of unseen simulation settings, demonstrates\n2-orders-of-magnitude faster simulation speed than numerical solvers, and\noutperforms prior neural network models by ~54% lower prediction error with\n~44% fewer parameters. Our code is available at\nhttps://github.com/JeremieMelo/NeurOLight.\n",
        "pdf_link": "http://arxiv.org/pdf/2209.10098v1"
    },
    {
        "title": "Benchmarking energy consumption and latency for neuromorphic computing\n  in condensed matter and particle physics",
        "authors": [
            "Dominique J. KÃ¶sters",
            "Bryan A. Kortman",
            "Irem Boybat",
            "Elena Ferro",
            "Sagar Dolas",
            "Roberto de Austri",
            "Johan Kwisthout",
            "Hans Hilgenkamp",
            "Theo Rasing",
            "Heike Riel",
            "Abu Sebastian",
            "Sascha Caron",
            "Johan H. Mentink"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The massive use of artificial neural networks (ANNs), increasingly popular in\nmany areas of scientific computing, rapidly increases the energy consumption of\nmodern high-performance computing systems. An appealing and possibly more\nsustainable alternative is provided by novel neuromorphic paradigms, which\ndirectly implement ANNs in hardware. However, little is known about the actual\nbenefits of running ANNs on neuromorphic hardware for use cases in scientific\ncomputing. Here we present a methodology for measuring the energy cost and\ncompute time for inference tasks with ANNs on conventional hardware. In\naddition, we have designed an architecture for these tasks and estimate the\nsame metrics based on a state-of-the-art analog in-memory computing (AIMC)\nplatform, one of the key paradigms in neuromorphic computing. Both\nmethodologies are compared for a use case in quantum many-body physics in two\ndimensional condensed matter systems and for anomaly detection at 40 MHz rates\nat the Large Hadron Collider in particle physics. We find that AIMC can achieve\nup to one order of magnitude shorter computation times than conventional\nhardware, at an energy cost that is up to three orders of magnitude smaller.\nThis suggests great potential for faster and more sustainable scientific\ncomputing with neuromorphic hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/2209.10481v2"
    },
    {
        "title": "Experimental validation of machine-learning based spectral-spatial power\n  evolution shaping using Raman amplifiers",
        "authors": [
            "Mehran Soltani",
            "Francesco Da Ros",
            "Andrea Carena",
            "Darko Zibar"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  We experimentally validate a real-time machine learning framework, capable of\ncontrolling the pump power values of Raman amplifiers to shape the signal power\nevolution in two-dimensions (2D): frequency and fiber distance. In our setup,\npower values of four first-order counter-propagating pumps are optimized to\nachieve the desired 2D power profile. The pump power optimization framework\nincludes a convolutional neural network (CNN) followed by differential\nevolution (DE) technique, applied online to the amplifier setup to\nautomatically achieve the target 2D power profiles. The results on achievable\n2D profiles show that the framework is able to guarantee very low maximum\nabsolute error (MAE) (<0.5 dB) between the obtained and the target 2D profiles.\nMoreover, the framework is tested in a multi-objective design scenario where\nthe goal is to achieve the 2D profiles with flat gain levels at the end of the\nspan, jointly with minimum spectral excursion over the entire fiber length. In\nthis case, the experimental results assert that for 2D profiles with the target\nflat gain levels, the DE obtains less than 1 dB maximum gain deviation, when\nthe setup is not physically limited in the pump power values. The simulation\nresults also prove that with enough pump power available, better gain deviation\n(less than 0.6 dB) for higher target gain levels is achievable.\n",
        "pdf_link": "http://arxiv.org/pdf/2209.13401v1"
    },
    {
        "title": "A Compact Model of Interface-Type Memristors Linking Physical and Device\n  Properties",
        "authors": [
            "T. F. Tiotto",
            "A. S. Goossens",
            "A. E. Dima",
            "C. Yakopcic",
            "T. Banerjee",
            "J. P. Borst",
            "N. A. Taatgen"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Memristors are an electronic device whose resistance depends on the voltage\nhistory that has been applied to its two terminals. Despite its clear advantage\nas a computational element, a suitable transport model is lacking for the\nspecial class of interface-based memristors. Here, we adapt the widely-used\nYakopcic compact model by including transport equations relevant to\ninterface-type memristors. This model is able to reproduce the qualitative\nbehaviour measured upon Nb-doped SrTiO$_3$ memristive devices. Our analysis\ndemonstrates a direct correlation between the devices' characteristic\nparameters and those of our model. The model can clearly identify the charge\ntransport mechanism in different resistive states thus facilitating evaluation\nof the relevant parameters pertaining to resistive switching in interface-based\nmemristors. One clear application of our study is its ability to inform the\ndesign and fabrication of related memristive devices.\n",
        "pdf_link": "http://arxiv.org/pdf/2210.01455v1"
    },
    {
        "title": "Physics inspired compact modelling of BiFeO$_3$ based memristors for\n  hardware security applications",
        "authors": [
            "Sahitya Yarragolla",
            "Nan Du",
            "Torben Hemke",
            "Xianyue Zhao",
            "Ziang Chen",
            "Ilia Polian",
            "Thomas Mussenbrock"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  With the advent of the Internet of Things, nanoelectronic devices or\nmemristors have been the subject of significant interest for use as new\nhardware security primitives. Among the several available memristors, BiFe$\\rm\nO_{3}$ (BFO)-based electroforming-free memristors have attracted considerable\nattention due to their excellent properties, such as long retention time,\nself-rectification, intrinsic stochasticity, and fast switching. They have been\nactively investigated for use in physical unclonable function (PUF) key storage\nmodules, artificial synapses in neural networks, nonvolatile resistive\nswitches, and reconfigurable logic applications. In this work, we present a\nphysics-inspired 1D compact model of a BFO memristor to understand its\nimplementation for such applications (mainly PUFs) and perform circuit\nsimulations. The resistive switching based on electric field-driven vacancy\nmigration and intrinsic stochastic behaviour of the BFO memristor are modelled\nusing the cloud-in-a-cell scheme. The experimental current-voltage\ncharacteristics of the BFO memristor are successfully reproduced. The response\nof the BFO memristor to changes in electrical properties, environmental\nproperties (such as temperature) and stress are analyzed and consistent with\nexperimental results.\n",
        "pdf_link": "http://arxiv.org/pdf/2210.03465v1"
    },
    {
        "title": "Efficient circuit implementation for coined quantum walks on binary\n  trees and application to reinforcement learning",
        "authors": [
            "Thomas Mullor",
            "David Vigouroux",
            "Louis Bethune"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Quantum walks on binary trees are used in many quantum algorithms to achieve\nimportant speedup over classical algorithms. The formulation of this kind of\nalgorithms as quantum circuit presents the advantage of being easily readable,\nexecutable on circuit based quantum computers and simulators and optimal on the\nusage of resources. We propose a strategy to compose quantum circuit that\nperforms quantum walk on binary trees following universal gate model quantum\ncomputation principles. We give a particular attention to NAND formula\nevaluation algorithm as it could have many applications in game theory and\nreinforcement learning. We therefore propose an application of this algorithm\nand show how it can be used to train a quantum reinforcement learning agent in\na two player game environment.\n",
        "pdf_link": "http://arxiv.org/pdf/2210.06784v2"
    },
    {
        "title": "Parallel photonic accelerator for decision making using optical\n  spatiotemporal chaos",
        "authors": [
            "Kensei Morijiri",
            "Kento Takehana",
            "Takatomo Mihana",
            "Kazutaka Kanno",
            "Makoto Naruse",
            "Atsushi Uchida"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Photonic accelerators have attracted increasing attention in artificial\nintelligence applications. The multi-armed bandit problem is a fundamental\nproblem of decision making using reinforcement learning. However, the\nscalability of photonic decision making has not yet been demonstrated in\nexperiments, owing to technical difficulties in physical realization. We\npropose a parallel photonic decision-making system for solving large-scale\nmulti-armed bandit problems using optical spatiotemporal chaos. We solve a\n512-armed bandit problem online, which is much larger than previous experiments\nby two orders of magnitude. The scaling property for correct decision making is\nexamined as a function of the number of slot machines, evaluated as an exponent\nof 0.86. This exponent is smaller than that in previous work, indicating the\nsuperiority of the proposed parallel principle. This experimental demonstration\nfacilitates photonic decision making to solve large-scale multi-armed bandit\nproblems for future photonic accelerators.\n",
        "pdf_link": "http://arxiv.org/pdf/2210.06976v1"
    },
    {
        "title": "PaST-NoC: A Packet-Switched Superconducting Temporal NoC",
        "authors": [
            "Darren Lyles",
            "Patricia Gonzalez-Guerrero",
            "Meriam Gay Bautista",
            "George Michelogiannakis"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Temporal computing promises to mitigate the stringent area constraints and\nclock distribution overheads of traditional superconducting digital computing.\nTo design a scalable, area- and power-efficient superconducting network on chip\n(NoC), we propose packet-switched superconducting temporal NoC (PaST-NoC).\nPaST-NoC operates its control path in the temporal domain using race logic\n(RL), combined with bufferless deflection flow control to minimize area.\nPackets encode their destination using RL and carry a collection of data pulses\nthat the receiver can interpret as pulse trains, RL, serialized binary, or\nother formats. We demonstrate how to scale up PaST-NoC to arbitrary topologies\nbased on 2x2 routers and 4x4 butterflies as building blocks. As we show, if\ndata pulses are interpreted using RL, PaST-NoC outperforms state-of-the-art\nsuperconducting binary NoCs in throughput per area by as much as 5x for long\npackets.\n",
        "pdf_link": "http://arxiv.org/pdf/2210.09484v2"
    },
    {
        "title": "Photonic Elementary Cellular Automata for Simulation of Complex\n  Phenomena",
        "authors": [
            "Gordon H. Y. Li",
            "Christian R. Leefmans",
            "James Williams",
            "Alireza Marandi"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Cellular automata are a class of computational models based on simple rules\nand algorithms that can simulate a wide range of complex phenomena. However,\nwhen using conventional computers, these 'simple' rules are only encapsulated\nat the level of software. This can be taken one step further by simplifying the\nunderlying physical hardware. Here, we propose and implement a simple photonic\nhardware platform for simulating complex phenomena based on cellular automata.\nUsing this special-purpose computer, we experimentally demonstrate complex\nphenomena including fractals, chaos, and solitons, which are typically\nassociated with much more complex physical systems. The flexibility and\nprogrammability of our photonic computer presents new opportunities to simulate\nand harness complexity for efficient, robust, and decentralized information\nprocessing schemes using light.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.01811v1"
    },
    {
        "title": "In-memory factorization of holographic perceptual representations",
        "authors": [
            "Jovin Langenegger",
            "Geethan Karunaratne",
            "Michael Hersche",
            "Luca Benini",
            "Abu Sebastian",
            "Abbas Rahimi"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Disentanglement of constituent factors of a sensory signal is central to\nperception and cognition and hence is a critical task for future artificial\nintelligence systems. In this paper, we present a compute engine capable of\nefficiently factorizing holographic perceptual representations by exploiting\nthe computation-in-superposition capability of brain-inspired hyperdimensional\ncomputing and the intrinsic stochasticity associated with analog in-memory\ncomputing based on nanoscale memristive devices. Such an iterative in-memory\nfactorizer is shown to solve at least five orders of magnitude larger problems\nthat cannot be solved otherwise, while also significantly lowering the\ncomputational time and space complexity. We present a large-scale experimental\ndemonstration of the factorizer by employing two in-memory compute chips based\non phase-change memristive devices. The dominant matrix-vector multiply\noperations are executed at O(1) thus reducing the computational time complexity\nto merely the number of iterations. Moreover, we experimentally demonstrate the\nability to factorize visual perceptual representations reliably and\nefficiently.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.05052v2"
    },
    {
        "title": "OSC-Qasm: Interfacing Music Software with Quantum Computing",
        "authors": [
            "Omar Costa Hamido",
            "Paulo Vitor ItaboraÃ­"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  OSC-Qasm is a cross-platform, Python-based, OSC interface for executing Qasm\ncode. It serves as a simple way to connect creative programming environments\nlike Max (with The QAC Toolkit) and Pure Data with real quantum hardware, using\nthe Open Sound Control protocol. In this paper, the authors introduce the\ncontext and meaning of developing a tool like this, and what it can offer to\ncreative artists.\n",
        "pdf_link": "http://arxiv.org/pdf/2212.01615v2"
    },
    {
        "title": "Efficient Optimization with Higher-Order Ising Machines",
        "authors": [
            "Connor Bybee",
            "Denis Kleyko",
            "Dmitri E. Nikonov",
            "Amir Khosrowshahi",
            "Bruno A. Olshausen",
            "Friedrich T. Sommer"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  A prominent approach to solving combinatorial optimization problems on\nparallel hardware is Ising machines, i.e., hardware implementations of networks\nof interacting binary spin variables. Most Ising machines leverage second-order\ninteractions although important classes of optimization problems, such as\nsatisfiability problems, map more seamlessly to Ising networks with\nhigher-order interactions. Here, we demonstrate that higher-order Ising\nmachines can solve satisfiability problems more resource-efficiently in terms\nof the number of spin variables and their connections when compared to\ntraditional second-order Ising machines. Further, our results show on a\nbenchmark dataset of Boolean \\textit{k}-satisfiability problems that\nhigher-order Ising machines implemented with coupled oscillators rapidly find\nsolutions that are better than second-order Ising machines, thus, improving the\ncurrent state-of-the-art for Ising machines.\n",
        "pdf_link": "http://arxiv.org/pdf/2212.03426v1"
    },
    {
        "title": "A perspective on physical reservoir computing with nanomagnetic devices",
        "authors": [
            "Dan A Allwood",
            "Matthew O A Ellis",
            "David Griffin",
            "Thomas J Hayward",
            "Luca Manneschi",
            "Mohammad F KH Musameh",
            "Simon O'Keefe",
            "Susan Stepney",
            "Charles Swindells",
            "Martin A Trefzer",
            "Eleni Vasilaki",
            "Guru Venkat",
            "Ian Vidamour",
            "Chester Wringe"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Neural networks have revolutionized the area of artificial intelligence and\nintroduced transformative applications to almost every scientific field and\nindustry. However, this success comes at a great price; the energy requirements\nfor training advanced models are unsustainable. One promising way to address\nthis pressing issue is by developing low-energy neuromorphic hardware that\ndirectly supports the algorithm's requirements. The intrinsic non-volatility,\nnon-linearity, and memory of spintronic devices make them appealing candidates\nfor neuromorphic devices. Here we focus on the reservoir computing paradigm, a\nrecurrent network with a simple training algorithm suitable for computation\nwith spintronic devices since they can provide the properties of non-linearity\nand memory. We review technologies and methods for developing neuromorphic\nspintronic devices and conclude with critical open issues to address before\nsuch devices become widely used.\n",
        "pdf_link": "http://arxiv.org/pdf/2212.04851v1"
    },
    {
        "title": "Sophisticated deep learning with on-chip optical diffractive tensor\n  processing",
        "authors": [
            "Yuyao Huang",
            "Tingzhao Fu",
            "Honghao Huang",
            "Sigang Yang",
            "Hongwei Chen"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The ever-growing deep learning technologies are making revolutionary changes\nfor modern life. However, conventional computing architectures are designed to\nprocess sequential and digital programs, being extremely burdened with\nperforming massive parallel and adaptive deep learning applications. Photonic\nintegrated circuits provide an efficient approach to mitigate bandwidth\nlimitations and power-wall brought by its electronic counterparts, showing\ngreat potential in ultrafast and energy-free high-performance computing. Here,\nwe propose an optical computing architecture enabled by on-chip diffraction to\nimplement convolutional acceleration, termed optical convolution unit (OCU). We\ndemonstrate that any real-valued convolution kernels can be exploited by OCU\nwith a prominent computational throughput boosting via the concept of structral\nre-parameterization. With OCU as the fundamental unit, we build an optical\nconvolutional neural network (oCNN) to implement two popular deep learning\ntasks: classification and regression. For classification, Fashion-MNIST and\nCIFAR-4 datasets are tested with accuracy of 91.63% and 86.25%, respectively.\nFor regression, we build an optical denoising convolutional neural network\n(oDnCNN) to handle Gaussian noise in gray scale images with noise level\n{\\sigma} = 10, 15, 20, resulting clean images with average PSNR of 31.70dB,\n29.39dB and 27.72dB, respectively. The proposed OCU presents remarkable\nperformance of low energy consumption and high information density due to its\nfully passive nature and compact footprint, providing a highly parallel while\nlightweight solution for future computing architecture to handle high\ndimensional tensors in deep learning.\n",
        "pdf_link": "http://arxiv.org/pdf/2212.09975v1"
    },
    {
        "title": "Efficiently Enabling Block Semantics and Data Updates in DNA Storage",
        "authors": [
            "Puru Sharma",
            "Cheng-Kai Lim",
            "Dehui Lin",
            "Yash Pote",
            "Djordje Jevdjic"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  We propose a novel and flexible DNA-storage architecture, which divides the\nstorage space into fixed-size units (blocks) that can be independently and\nefficiently accessed at random for both read and write operations, and further\nallows efficient sequential access to consecutive data blocks. In contrast to\nprior work, in our architecture a pair of random-access PCR primers of length\n20 does not define a single object, but an independent storage partition, which\nis internally blocked and managed independently of other partitions. We expose\nthe flexibility and constraints with which the internal address space of each\npartition can be managed, and incorporate them into our design to provide rich\nand functional storage semantics, such as block-storage organization, efficient\nimplementation of data updates, and sequential access. To leverage the full\npower of the prefix-based nature of PCR addressing, we define a methodology for\ntransforming the internal addressing scheme of a partition into an equivalent\nthat is PCR-compatible. This allows us to run PCR with primers that can be\nvariably elongated to include a desired part of the internal address, and thus\nnarrow down the scope of the reaction to retrieve a specific block or a range\nof blocks within the partition with sufficiently high accuracy. Our wetlab\nevaluation demonstrates the practicality of the proposed ideas and a 140x\nreduction in sequencing cost and latency for retrieval of individual blocks\nwithin the partition.\n",
        "pdf_link": "http://arxiv.org/pdf/2212.13447v2"
    },
    {
        "title": "A New Paradigm of Reservoir Computing Exploiting Hydrodynamics",
        "authors": [
            "Giulia Marcucci",
            "Piergiorgio Caramazza",
            "Shamit Shrivastava"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Nonlinear waves have played a historical role in laying the foundations of\nthe science of complexity. Recently, they have also allowed the development of\na new reservoir computing paradigm: neuromorphic computing by waves. In these\nsystems, the information transmission acts as the excitation of wave dynamics,\nwhose evolution processes the information to perform complex tasks at low\nenergy consumption. To enable nonlinear hydrodynamic waves to do computing, we\ndesigned the Aqua-Photonic-Advantaged Computing Machine by Artificial Neural\nNetworks (Aqua-PACMANN), a system where wave propagation in shallow water is\nthe leading physical phenomenon, and the presence of electronics can be reduced\nto a CCD camera in detection. We show the realization of an XNOR logic gate as\nproof of concept of the Aqua-PACMANN's architecture and pave the way to a new\nclass of fluid dynamic neuromorphic computing.\n",
        "pdf_link": "http://arxiv.org/pdf/2302.01978v1"
    },
    {
        "title": "Transfer Functions of Proteinoid Microspheres",
        "authors": [
            "Panagiotis Mougkogiannis",
            "Neil Phillips",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Proteinoids, or thermal proteins, are inorganic entities formed by heating\namino acids to their melting point and commencing polymerisation to form\npolymeric chains. Typically, their diameters range from 10 to 100 micron. Some\namino acids incorporated into proteinoid chains are more hydrophobic than\nothers, leading proteinoids to cluster together when they are present in\naqueous solutions at specific concentrations, allowing them to grow into\nmicrospheres. The peculiar structure of proteinoids composed of linked amino\nacids endows them with unique properties, including action-potential like\nspiking of electrical potential. These unique properties make ensembles of\nproteinoid microspheres a promising substrate for designing future artificial\nbrains and unconventional computing devices. To evaluate a potential of\nproteinoid microspheres for unconventional electronic devices we measure and\nanalyse the data-transfer capacities of proteinoid microspheres. In\nexperimental laboratory conditions we demonstrate that the transfer function of\nproteinoids microspheres is a nontrivial phenomenon, which might be due to the\nwide range of proteinoid shapes, sizes, and structures.\n",
        "pdf_link": "http://arxiv.org/pdf/2302.05255v1"
    },
    {
        "title": "Thermodynamic AI and the fluctuation frontier",
        "authors": [
            "Patrick J. Coles",
            "Collin Szczepanski",
            "Denis Melanson",
            "Kaelan Donatella",
            "Antonio J. Martinez",
            "Faris Sbahi"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Many Artificial Intelligence (AI) algorithms are inspired by physics and\nemploy stochastic fluctuations. We connect these physics-inspired AI algorithms\nby unifying them under a single mathematical framework that we call\nThermodynamic AI. Seemingly disparate algorithmic classes can be described by\nthis framework, for example, (1) Generative diffusion models, (2) Bayesian\nneural networks, (3) Monte Carlo sampling and (4) Simulated annealing. Such\nThermodynamic AI algorithms are currently run on digital hardware, ultimately\nlimiting their scalability and overall potential. Stochastic fluctuations\nnaturally occur in physical thermodynamic systems, and such fluctuations can be\nviewed as a computational resource. Hence, we propose a novel computing\nparadigm, where software and hardware become inseparable. Our algorithmic\nunification allows us to identify a single full-stack paradigm, involving\nThermodynamic AI hardware, that could accelerate such algorithms. We contrast\nThermodynamic AI hardware with quantum computing where noise is a roadblock\nrather than a resource. Thermodynamic AI hardware can be viewed as a novel form\nof computing, since it uses a novel fundamental building block. We identify\nstochastic bits (s-bits) and stochastic modes (s-modes) as the respective\nbuilding blocks for discrete and continuous Thermodynamic AI hardware. In\naddition to these stochastic units, Thermodynamic AI hardware employs a\nMaxwell's demon device that guides the system to produce non-trivial states. We\nprovide a few simple physical architectures for building these devices and we\ndevelop a formalism for programming the hardware via gate sequences. We hope to\nstimulate discussion around this new computing paradigm. Beyond acceleration,\nwe believe it will impact the design of both hardware and algorithms, while\nalso deepening our understanding of the connection between physics and\nintelligence.\n",
        "pdf_link": "http://arxiv.org/pdf/2302.06584v3"
    },
    {
        "title": "Machine learning using magnetic stochastic synapses",
        "authors": [
            "Matthew O. A. Ellis",
            "Alex Welbourne",
            "Stephan J. Kyle",
            "Paul W. Fry",
            "Dan A. Allwood",
            "Thomas J. Hayward",
            "Eleni Vasilaki"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The impressive performance of artificial neural networks has come at the cost\nof high energy usage and CO$_2$ emissions. Unconventional computing\narchitectures, with magnetic systems as a candidate, have potential as\nalternative energy-efficient hardware, but, still face challenges, such as\nstochastic behaviour, in implementation. Here, we present a methodology for\nexploiting the traditionally detrimental stochastic effects in magnetic\ndomain-wall motion in nanowires. We demonstrate functional binary stochastic\nsynapses alongside a gradient learning rule that allows their training with\napplicability to a range of stochastic systems. The rule, utilising the mean\nand variance of the neuronal output distribution, finds a trade-off between\nsynaptic stochasticity and energy efficiency depending on the number of\nmeasurements of each synapse. For single measurements, the rule results in\nbinary synapses with minimal stochasticity, sacrificing potential performance\nfor robustness. For multiple measurements, synaptic distributions are broad,\napproximating better-performing continuous synapses. This observation allows us\nto choose design principles depending on the desired performance and the\ndevice's operational speed and energy cost. We verify performance on physical\nhardware, showing it is comparable to a standard neural network.\n",
        "pdf_link": "http://arxiv.org/pdf/2303.01886v1"
    },
    {
        "title": "Hybrid Approach for Solving Real-World Bin Packing Problem Instances\n  Using Quantum Annealers",
        "authors": [
            "SebastiÃ¡n V. Romero",
            "Eneko Osaba",
            "Esther Villar-Rodriguez",
            "Izaskun Oregi",
            "Yue Ban"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Efficient packing of items into bins is a common daily task. Known as Bin\nPacking Problem, it has been intensively studied in the field of artificial\nintelligence, thanks to the wide interest from industry and logistics. Since\ndecades, many variants have been proposed, with the three-dimensional Bin\nPacking Problem as the closest one to real-world use cases. We introduce a\nhybrid quantum-classical framework for solving real-world three-dimensional Bin\nPacking Problems (Q4RealBPP), considering different realistic characteristics,\nsuch as: i) package and bin dimensions, ii) overweight restrictions, iii)\naffinities among item categories and iv) preferences for item ordering.\nQ4RealBPP permits the solving of real-world oriented instances of 3dBPP,\ncontemplating restrictions well appreciated by industrial and logistics\nsectors.\n",
        "pdf_link": "http://arxiv.org/pdf/2303.01977v3"
    },
    {
        "title": "Integrated Photonic Accelerator Based on Optical Spectrum Slicing for\n  Convolutional Neural Networks",
        "authors": [
            "Aris Tsirigotis",
            "George Sarantoglou",
            "Stavros Deligiannidis",
            "Kostas Sozos",
            "Adonis Bogris",
            "Charis Mesaritakis"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  In this work we numerically analyze a passive photonic integrated\nneuromorphic accelerator based on hardware-friendly optical spectrum slicing\nnodes. The proposed scheme can act as a fully analogue convolutional layer,\npreprocessing information directly in the optical domain. The proposed scheme\nallows the extraction of meaningful spatio-temporal features from the incoming\ndata, thus when used prior to a simple fully connected digital single layer\nnetwork it can boost performance with negligible power consumption. Numerical\nsimulations using the MNIST dataset confirmed the acceleration properties of\nthe proposed scheme, where 10 neuromorphic nodes can replace the convolutional\nlayers of a sophisticated LeNet-5 network, thus reducing the number of total\nfloating point operations per second (FLOPS) by 98% while offering a 97.2%\nclassification accuracy.\n",
        "pdf_link": "http://arxiv.org/pdf/2303.10357v1"
    },
    {
        "title": "Training Deep Boltzmann Networks with Sparse Ising Machines",
        "authors": [
            "Shaila Niazi",
            "Navid Anjum Aadit",
            "Masoud Mohseni",
            "Shuvro Chowdhury",
            "Yao Qin",
            "Kerem Y. Camsari"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The slowing down of Moore's law has driven the development of unconventional\ncomputing paradigms, such as specialized Ising machines tailored to solve\ncombinatorial optimization problems. In this paper, we show a new application\ndomain for probabilistic bit (p-bit) based Ising machines by training deep\ngenerative AI models with them. Using sparse, asynchronous, and massively\nparallel Ising machines we train deep Boltzmann networks in a hybrid\nprobabilistic-classical computing setup. We use the full MNIST and Fashion\nMNIST (FMNIST) dataset without any downsampling and a reduced version of\nCIFAR-10 dataset in hardware-aware network topologies implemented in moderately\nsized Field Programmable Gate Arrays (FPGA). For MNIST, our machine using only\n4,264 nodes (p-bits) and about 30,000 parameters achieves the same\nclassification accuracy (90%) as an optimized software-based restricted\nBoltzmann Machine (RBM) with approximately 3.25 million parameters. Similar\nresults follow for FMNIST and CIFAR-10. Additionally, the sparse deep Boltzmann\nnetwork can generate new handwritten digits and fashion products, a task the\n3.25 million parameter RBM fails at despite achieving the same accuracy. Our\nhybrid computer takes a measured 50 to 64 billion probabilistic flips per\nsecond, which is at least an order of magnitude faster than superficially\nsimilar Graphics and Tensor Processing Unit (GPU/TPU) based implementations.\nThe massively parallel architecture can comfortably perform the contrastive\ndivergence algorithm (CD-n) with up to n = 10 million sweeps per update, beyond\nthe capabilities of existing software implementations. These results\ndemonstrate the potential of using Ising machines for traditionally\nhard-to-train deep generative Boltzmann networks, with further possible\nimprovement in nanodevice-based realizations.\n",
        "pdf_link": "http://arxiv.org/pdf/2303.10728v2"
    },
    {
        "title": "Nonuniform magnetic domain-wall synapses enabled by population coding",
        "authors": [
            "Ya Qiao",
            "Yajun Zhang",
            "Zhe Yuan"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Traditional artificial intelligence implemented in software is usually\nexecuted on accurate digital computers. Nevertheless, the nanoscale devices for\nthe implementation of neuromorphic computing may not be ideally identical, and\nthe performance is reduced by nonuniform devices. In biological brains,\ninformation is usually encoded by a cluster of neurons such that the\nvariability of nerve cells does not influence the accuracy of human cognition\nand movement. Here, we introduce the population encoding strategy in\nneuromorphic computing and demonstrate that this strategy can overcome the\nproblems caused by nonuniform devices. Using magnetic memristor device based on\ncurrent-induced domain-wall motion as an example, we show that imperfect\nstorage devices can be applied in a hardware network to perform principal\ncomponent analysis (PCA), and the accuracy of unsupervised classification is\ncomparable to that of conventional PCA using ideally accurate synaptic weights.\nOur results pave the way for hardware implementation of neuromorphic computing\nand lower the criteria for the uniformity of nanoscale devices.\n",
        "pdf_link": "http://arxiv.org/pdf/2303.11572v1"
    },
    {
        "title": "Gradient-descent hardware-aware training and deployment for mixed-signal\n  Neuromorphic processors",
        "authors": [
            "UÄurcan Ãakal",
            " Maryada",
            "Chenxi Wu",
            "Ilkay Ulusoy",
            "Dylan R. Muir"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Mixed-signal neuromorphic processors provide extremely low-power operation\nfor edge inference workloads, taking advantage of sparse asynchronous\ncomputation within Spiking Neural Networks (SNNs). However, deploying robust\napplications to these devices is complicated by limited controllability over\nanalog hardware parameters, as well as unintended parameter and dynamical\nvariations of analog circuits due to fabrication non-idealities. Here we\ndemonstrate a novel methodology for ofDine training and deployment of spiking\nneural networks (SNNs) to the mixed-signal neuromorphic processor DYNAP-SE2.\nThe methodology utilizes gradient-based training using a differentiable\nsimulation of the mixed-signal device, coupled with an unsupervised weight\nquantization method to optimize the network's parameters. Parameter noise\ninjection during training provides robustness to the effects of quantization\nand device mismatch, making the method a promising candidate for real-world\napplications under hardware constraints and non-idealities. This work extends\nRockpool, an open-source deep-learning library for SNNs, with support for\naccurate simulation of mixed-signal SNN dynamics. Our approach simplifies the\ndevelopment and deployment process for the neuromorphic community, making\nmixed-signal neuromorphic processors more accessible to researchers and\ndevelopers.\n",
        "pdf_link": "http://arxiv.org/pdf/2303.12167v2"
    },
    {
        "title": "IMAC-Sim: A Circuit-level Simulator For In-Memory Analog Computing\n  Architectures",
        "authors": [
            "Md Hasibul Amin",
            "Mohammed E. Elbtity",
            "Ramtin Zand"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  With the increased attention to memristive-based in-memory analog computing\n(IMAC) architectures as an alternative for energy-hungry computer systems for\nmachine learning applications, a tool that enables exploring their device- and\ncircuit-level design space can significantly boost the research and development\nin this area. Thus, in this paper, we develop IMAC-Sim, a circuit-level\nsimulator for the design space exploration of IMAC architectures. IMAC-Sim is a\nPython-based simulation framework, which creates the SPICE netlist of the IMAC\ncircuit based on various device- and circuit-level hyperparameters selected by\nthe user, and automatically evaluates the accuracy, power consumption, and\nlatency of the developed circuit using a user-specified dataset. Moreover,\nIMAC-Sim simulates the interconnect parasitic resistance and capacitance in the\nIMAC architectures and is also equipped with horizontal and vertical\npartitioning techniques to surmount these reliability challenges. IMAC-Sim is a\nflexible tool that supports a broad range of device- and circuit-level\nhyperparameters. In this paper, we perform controlled experiments to exhibit\nsome of the important capabilities of the IMAC-Sim, while the entirety of its\nfeatures is available for researchers via an open-source tool.\n",
        "pdf_link": "http://arxiv.org/pdf/2304.09252v1"
    },
    {
        "title": "Analog Iterative Machine (AIM): using light to solve quadratic\n  optimization problems with mixed variables",
        "authors": [
            "Kirill P. Kalinin",
            "George Mourgias-Alexandris",
            "Hitesh Ballani",
            "Natalia G. Berloff",
            "James H. Clegg",
            "Daniel Cletheroe",
            "Christos Gkantsidis",
            "Istvan Haller",
            "Vassily Lyutsarev",
            "Francesca Parmigiani",
            "Lucinda Pickup",
            "Antony Rowstron"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Solving optimization problems is challenging for existing digital computers\nand even for future quantum hardware. The practical importance of diverse\nproblems, from healthcare to financial optimization, has driven the emergence\nof specialised hardware over the past decade. However, their support for\nproblems with only binary variables severely restricts the scope of practical\nproblems that can be efficiently embedded. We build analog iterative machine\n(AIM), the first instance of an opto-electronic solver that natively implements\na wider class of quadratic unconstrained mixed optimization (QUMO) problems and\nsupports all-to-all connectivity of both continuous and binary variables.Beyond\nsynthetic 7-bit problems at small-scale, AIM solves the financial transaction\nsettlement problem entirely in analog domain with higher accuracy than quantum\nhardware and at room temperature. With compute-in-memory operation and\nspatial-division multiplexed representation of variables, the design of AIM\npaves the path to chip-scale architecture with 100 times speed-up per\nunit-power over the latest GPUs for solving problems with 10,000 variables. The\nrobustness of the AIM algorithm at such scale is further demonstrated by\ncomparing it with commercial production solvers across multiple benchmarks,\nwhere for several problems we report new best solutions. By combining the\nsuperior QUMO abstraction, sophisticated gradient descent methods inspired by\nmachine learning, and commodity hardware, AIM introduces a novel platform with\na step change in expressiveness, performance, and scalability, for optimization\nin the post-Moores law era.\n",
        "pdf_link": "http://arxiv.org/pdf/2304.12594v2"
    },
    {
        "title": "Performance Analysis of DNA Crossbar Arrays for High-Density Memory\n  Storage Applications",
        "authors": [
            "Arpan De",
            "Hashem Mohammad",
            "Yiren Wang",
            "Rajkumar Kubendran",
            "Arindam K. Das",
            "M. P. Anantram"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Deoxyribonucleic acid (DNA) has emerged as a promising building block for\nnext-generation ultra-high density storage devices. Although DNA has high\ndurability and extremely high density in nature, its potential as the basis of\nstorage devices is currently hindered by limitations such as expensive and\ncomplex fabrication processes and time-consuming read-write operations. In this\narticle, we propose the use of a DNA crossbar array architecture for an\nelectrically readable Read-Only Memory (DNA-ROM). While information can be\nwritten error-free to a DNA-ROM array using appropriate sequence encoding, its\nread accuracy can be affected by several factors such as array size,\ninterconnect resistance, and Fermi energy deviations from HOMO levels of DNA\nstrands employed in the crossbar. We study the impact of array size and\ninterconnect resistance on the bit error rate of a DNA-ROM array through\nextensive Monte Carlo simulations. We have also analyzed the performance of our\nproposed DNA crossbar array for an image storage application, as a function of\narray size and interconnect resistance. While we expect that future advances in\nbioengineering and materials science will address some of the fabrication\nchallenges associated with DNA crossbar arrays, we believe that the\ncomprehensive body of results we present in this paper establishes the\ntechnical viability of DNA crossbar arrays as low-power, high-density storage\ndevices. Finally, our analysis of array performance vis-a-vis interconnect\nresistance should provide valuable insights into aspects of the fabrication\nprocess such as the proper choice of interconnects necessary for ensuring high\nread accuracies.\n",
        "pdf_link": "http://arxiv.org/pdf/2304.14269v1"
    },
    {
        "title": "The Combination of Metal Oxides as Oxide Layers for RRAM and Artificial\n  Intelligence",
        "authors": [
            "Sun Hanyu"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Resistive random-access memory (RRAM) is a promising candidate for\nnext-generation memory devices due to its high speed, low power consumption,\nand excellent scalability. Metal oxides are commonly used as the oxide layer in\nRRAM devices due to their high dielectric constant and stability. However, to\nfurther improve the performance of RRAM devices, recent research has focused on\nintegrating artificial intelligence (AI). AI can be used to optimize the\nperformance of RRAM devices, while RRAM can also power AI as a hardware\naccelerator and in neuromorphic computing. This review paper provides an\noverview of the combination of metal oxides-based RRAM and AI, highlighting\nrecent advances in these two directions. We discuss the use of AI to improve\nthe performance of RRAM devices and the use of RRAM to power AI. Additionally,\nwe address key challenges in the field and provide insights into future\nresearch directions\n",
        "pdf_link": "http://arxiv.org/pdf/2305.00166v1"
    },
    {
        "title": "Deep Photonic Reservoir Computer Based on Frequency Multiplexing with\n  Fully Analog Connection Between Layers",
        "authors": [
            "Alessandro Lupo",
            "Enrico Picco",
            "Marina Zajnulina",
            "Serge Massar"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Reservoir computers (RC) are randomized recurrent neural networks well\nadapted to process time series, performing tasks such as nonlinear distortion\ncompensation or prediction of chaotic dynamics. Deep reservoir computers\n(deep-RC), in which the output of one reservoir is used as the input for\nanother one, can lead to improved performance because, as in other deep\nartificial neural networks, the successive layers represent the data in more\nand more abstract ways. We present a fiber-based photonic implementation of a\ntwo-layer deep-RC based on frequency multiplexing. The two RC layers are\nencoded in two frequency combs propagating in the same experimental setup. The\nconnection between the layers is fully analog and does not require any digital\nprocessing. We find that the deep-RC outperforms a traditional RC by up to two\norders of magnitude on two benchmark tasks. This work paves the way towards\nusing fully analog photonic neuromorphic computing for complex processing of\ntime series, while avoiding costly analog-to-digital and digital-to-analog\nconversions.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.08892v2"
    },
    {
        "title": "Non-volatile Reconfigurable Digital Optical Diffractive Neural Network\n  Based on Phase Change Material",
        "authors": [
            "Chu Wu",
            "Jingyu Zhao",
            "Qiaomu Hu",
            "Rui Zeng",
            "Minming Zhang"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Optical diffractive neural networks have triggered extensive research with\ntheir low power consumption and high speed in image processing. In this work,\nwe propose a reconfigurable digital all-optical diffractive neural network\n(R-ODNN) structure. The optical neurons are built with Sb2Se3 phase-change\nmaterial, making our network reconfigurable, digital, and non-volatile. Using\nthree digital diffractive layers with 14,400 neurons on each and 10\nphotodetectors connected to a resistor network, our model achieves 94.46%\naccuracy for handwritten digit recognition. We also performed full-vector\nsimulations and discussed the impact of errors to demonstrate the feasibility\nand robustness of the R-ODNN.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.11196v1"
    },
    {
        "title": "M3ICRO: Machine Learning-Enabled Compact Photonic Tensor Core based on\n  PRogrammable Multi-Operand Multimode Interference",
        "authors": [
            "Jiaqi Gu",
            "Hanqing Zhu",
            "Chenghao Feng",
            "Zixuan Jiang",
            "Ray T. Chen",
            "David Z. Pan"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Photonic computing shows promise for transformative advancements in machine\nlearning (ML) acceleration, offering ultra-fast speed, massive parallelism, and\nhigh energy efficiency. However, current photonic tensor core (PTC) designs\nbased on standard optical components hinder scalability and compute density due\nto their large spatial footprint. To address this, we propose an ultra-compact\nPTC using customized programmable multi-operand multimode interference (MOMMI)\ndevices, named M3ICRO. The programmable MOMMI leverages the intrinsic light\npropagation principle, providing a single-device programmable matrix unit\nbeyond the conventional computing paradigm of one multiply-accumulate (MAC)\noperation per device. To overcome the optimization difficulty of customized\ndevices that often requires time-consuming simulation, we apply ML for optics\nto predict the device behavior and enable a differentiable optimization flow.\nWe thoroughly investigate the reconfigurability and matrix expressivity of our\ncustomized PTC, and introduce a novel block unfolding method to fully exploit\nthe computing capabilities of a complex-valued PTC for near-universal\nreal-valued linear transformations. Extensive evaluations demonstrate that\nM3ICRO achieves a 3.4-9.6x smaller footprint, 1.6-4.4x higher speed, 10.6-42x\nhigher compute density, 3.7-12x higher system throughput, and superior noise\nrobustness compared to state-of-the-art coherent PTC designs, while maintaining\nclose-to-digital task accuracy across various ML benchmarks. Our code is\nopen-sourced at https://github.com/JeremieMelo/M3ICRO-MOMMI.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.19505v2"
    },
    {
        "title": "Lightening-Transformer: A Dynamically-operated Optically-interconnected\n  Photonic Transformer Accelerator",
        "authors": [
            "Hanqing Zhu",
            "Jiaqi Gu",
            "Hanrui Wang",
            "Zixuan Jiang",
            "Zhekai Zhang",
            "Rongxing Tang",
            "Chenghao Feng",
            "Song Han",
            "Ray T. Chen",
            "David Z. Pan"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The wide adoption and significant computing resource of attention-based\ntransformers, e.g., Vision Transformers and large language models (LLM), have\ndriven the demand for efficient hardware accelerators. There is a growing\ninterest in exploring photonics as an alternative technology to digital\nelectronics due to its high energy efficiency and ultra-fast processing speed.\nPhotonic accelerators have shown promising results for CNNs, which mainly rely\non weight-static linear operations. However, they encounter issues when\nefficiently supporting Transformer architectures, questioning the applicability\nof photonics to advanced ML tasks. The primary hurdle lies in their\ninefficiency in handling unique workloads in Transformers, i.e., dynamic and\nfull-range tensor multiplication. In this work, we propose\nLightening-Transformer, the first light-empowered, high-performance, and\nenergy-efficient photonic Transformer accelerator. To overcome prior designs'\nfundamental limitations, we introduce a novel dynamically-operated photonic\ntensor core, DPTC, a crossbar array of interference-based optical vector\ndot-product engines supporting highly parallel, dynamic, and full-range matrix\nmultiplication. Furthermore, we design a dedicated accelerator that integrates\nour novel photonic computing cores with photonic interconnects for inter-core\ndata broadcast, fully unleashing the power of optics. Comprehensive evaluations\nshow that ours achieves >2.6x energy and >12x latency reductions compared to\nprior photonic accelerators and delivers the lowest energy cost and 2 to 3\norders of magnitude lower energy-delay product compared to electronic\nTransformer accelerators, all while maintaining digital-comparable accuracy.\nOur work highlights the immense potential of photonics for advanced ML\nworkloads, such as Transformer-backboned LLM. Our work is available at\nhttps://github.com/zhuhanqing/Lightening-Transformer.\n",
        "pdf_link": "http://arxiv.org/pdf/2305.19533v3"
    },
    {
        "title": "Implementation of Multiple-Step Quantized STDP Based on Novel Memristive\n  Synapses",
        "authors": [
            "Y. Liu",
            "D. Wang",
            "Z. Dong",
            "H. Xie",
            "W. Zhao"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Memristors have been widely studied as artificial synapses in neuromorphic\ncircuits, due to their functional similarity with biological synapses, low\noperating power, and high integration density. In this work, a memristive\nsynapse, composed of four memristors and two resistors, for SNN is designed and\nutilized for a neuron circuit implementing the robust spike-timing dependent\nplasticity learning. The synapse can be either excitatory or inhibitory by\nrationally arranging the resistors in the circuit. This is the first of its\nkind, enabling Hebbian and anti-Hebbian training without requiring additional\nprocessing of neural signals. Then, a neuron circuit is designed based on the\nproposed synapses. The robustness and compatibility of this neuron circuit are\ngreatly enhanced by employing the clock-based square-wave pulsed to transmit\nspikes and modulate the synaptic weight. To study the performance of proposed\nsynapses and circuit, simulations based on behavior models are carried out in\nthe MATLAB Simulink and Simscape. Specially, a memristor model with balanced\nflexibility, efficiency, convergence, and emulation performance, is developed\nthrough including the nonlinear Joule effect. Using this memristor model in\npattern learning, the influence of weak signal-induced weight variation on\ncircuit performance can be rigorously assessed. This proposed circuit could\ngive some inspiration for combining the analog memristive synapse and leaky\nintegrate-and-fire neuron with digital control units, prompting their\ndevelopment as edge computing devices.\n",
        "pdf_link": "http://arxiv.org/pdf/2306.06379v2"
    },
    {
        "title": "The role of all-optical neural networks",
        "authors": [
            "MichaÅ Matuszewski",
            "Adam Prystupiuk",
            "Andrzej Opala"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  In light of recent achievements in optical computing and machine learning, we\nconsider the conditions under which all-optical computing may surpass\nelectronic and optoelectronic computing in terms of energy efficiency and\nscalability. When considering the performance of a system as a whole, the cost\nof memory access and data acquisition is likely to be one of the main\nefficiency bottlenecks not only for electronic, but also for optoelectronic and\nall-optical devices. However, we predict that all-optical devices will be at an\nadvantage in the case of inference in large neural network models, and the\nadvantage will be particularly large in the case of generative models. We also\nconsider the limitations of all-optical neural networks including footprint,\nstrength of nonlinearity, optical signal degradation, limited precision of\ncomputations, and quantum noise.\n",
        "pdf_link": "http://arxiv.org/pdf/2306.06632v2"
    },
    {
        "title": "Proteinoid microspheres as proto-neural networks",
        "authors": [
            "Panagiotis Mougkogiannis",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Proteinoids, also known as thermal proteins, possess a fascinating ability to\ngenerate microspheres that exhibit electrical spikes resembling the action\npotentials of neurons. These spiking microspheres, referred to as protoneurons,\nhold the potential to assemble into proto-nano-brains. In our study, we\ninvestigate the feasibility of utilizing a promising electrochemical technique\ncalled differential pulse voltammetry (DPV) to interface with proteinoid\nnano-brains. We evaluate DPV's suitability by examining critical parameters\nsuch as selectivity, sensitivity, and linearity of the electrochemical\nresponses. The research systematically explores the influence of various\noperational factors, including pulse width, pulse amplitude, scan rate, and\nscan time. Encouragingly, our findings indicate that DPV exhibits significant\npotential as an efficient electrochemical interface for proteinoid nano-brains.\nThis technology opens up new avenues for developing artificial neural networks\nwith broad applications across diverse fields of research.\n",
        "pdf_link": "http://arxiv.org/pdf/2306.06719v1"
    },
    {
        "title": "An Analysis of Various Design Pathways Towards Multi-Terabit Photonic\n  On-Interposer Interconnects",
        "authors": [
            "Venkata Sai Praneeth Karempudi",
            "Janibul Bashir",
            "Ishan G Thakkar"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  In the wake of dwindling Moore's Law, to address the rapidly increasing\ncomplexity and cost of fabricating large-scale, monolithic systems-on-chip\n(SoCs), the industry has adopted dis-aggregation as a solution, wherein a large\nmonolithic SoC is partitioned into multiple smaller chiplets that are then\nassembled into a large system-in-package (SiP) using advanced packaging\nsubstrates such as silicon interposer. For such interposer-based SiPs, there is\na push to realize on-interposer inter-chiplet communication bandwidth of\nmulti-Tb/s and end-to-end communication latency of no more than 10ns. This push\ncomes as the natural progression from some recent prior works on SiP design,\nand is driven by the proliferating bandwidth demand of modern data-intensive\nworkloads. To meet this bandwidth and latency goal, prior works have focused on\na potential solution of using the silicon photonic interposer (SiPhI) for\nintegrating and interconnecting a large number of chiplets into an SiP. Despite\nthe early promise, the existing designs of on-SiPhI interconnects still have to\nevolve by leaps and bounds to meet the goal of multi-Tb/s bandwidth. However,\nthe possible design pathways, upon which such an evolution can be achieved,\nhave not been explored in any prior works yet. In this paper, we have\nidentified several design pathways that can help evolve on-SiPhI interconnects\nto achieve multi-Tb/s aggregate bandwidth. We perform an extensive link-level\nand system-level analysis in which we explore these design pathways in\nisolation and in different combinations of each other. From our link-level\nanalysis, we have observed that the design pathways that simultaneously enhance\nthe spectral range and optical power budget available for wavelength\nmultiplexing can render aggregate bandwidth of up to 4Tb/s per on-SiPhI link.\n",
        "pdf_link": "http://arxiv.org/pdf/2306.07241v1"
    },
    {
        "title": "Cryogenic Reconfigurable Logic with Superconducting Heater Cryotron:\n  Enhancing Area Efficiency and Enabling Camouflaged Processors",
        "authors": [
            "Shamiul Alam",
            "Dana S. Rampini",
            "Bakhrom G. Oripov",
            "Adam N. McCaughan",
            "Ahmedullah Aziz"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Superconducting electronics are among the most promising alternatives to\nconventional CMOS technology thanks to the ultra-fast speed and ultra-high\nenergy efficiency of the superconducting devices. Having a cryogenic control\nprocessor is also a crucial requirement for scaling the existing quantum\ncomputers up to thousands of qubits. Despite showing outstanding speed and\nenergy efficiency, Josephson junction-based circuits suffer from several\nchallenges such as flux trapping leading to limited scalability, difficulty in\ndriving high impedances, and so on. Three-terminal cryotron devices have been\nproposed to solve these issues which can drive high impedances (>100 k{\\Omega})\nand are free from any flux trapping issue. In this work, we develop a\nreconfigurable logic circuit using a heater cryotron (hTron). In conventional\napproaches, the number of devices to perform a logic operation typically\nincreases with the number of inputs. However, here, we demonstrate a single\nhTron device-based logic circuit that can be reconfigured to perform 1-input\ncopy and NOT, 2-input AND and OR, and 3-input majority logic operations by\nchoosing suitable biasing conditions. Consequently, we can perform any\nprocessing task with a much smaller number of devices. Also, since we can\nperform different logic operations with the same circuit (same layout), we can\ndevelop a camouflaged system where all the logic gates will have the same\nlayout. Therefore, this proposed circuit will ensure enhanced hardware security\nagainst reverse engineering attacks.\n",
        "pdf_link": "http://arxiv.org/pdf/2306.10244v2"
    },
    {
        "title": "Energy-efficient superparamagnetic Ising machine and its application to\n  traveling salesman problems",
        "authors": [
            "Jia Si",
            "Shuhan Yang",
            "Yunuo Cen",
            "Jiaer Chen",
            "Zhaoyang Yao",
            "Dong-Jun Kim",
            "Kaiming Cai",
            "Jerald Yoo",
            "Xuanyao Fong",
            "Hyunsoo Yang"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The growth of artificial intelligence and IoT has created a significant\ncomputational load for solving non-deterministic polynomial-time (NP)-hard\nproblems, which are difficult to solve using conventional computers. The Ising\ncomputer, based on the Ising model and annealing process, has been highly\nsought for finding approximate solutions to NP-hard problems by observing the\nconvergence of dynamic spin states. However, it faces several challenges,\nincluding high power consumption due to artificial spins and randomness\nemulated by complex circuits, as well as low scalability caused by the rapidly\ngrowing connectivity when considering large-scale problems. Here, we present an\nexperimental Ising annealing computer based on superparamagnetic tunnel\njunctions (SMTJs) with all-to-all connections, which successfully solves a\n70-city travelling salesman problem (4761-node Ising problem). By taking\nadvantage of the intrinsic randomness of SMTJs, implementing a proper global\nannealing scheme, and using an efficient algorithm, our SMTJ-based Ising\nannealer shows superior performance in terms of power consumption and energy\nefficiency compared to other Ising schemes. Additionally, our approach provides\na promising way to solve complex problems with limited hardware resources.\nMoreover, we propose a crossbar array architecture for scalable integration\nusing conventional magnetic random access memories. Our results demonstrate\nthat the SMTJ-based Ising annealing computer with high energy efficiency,\nspeed, and scalability is a strong candidate for future unconventional\ncomputing schemes.\n",
        "pdf_link": "http://arxiv.org/pdf/2306.11572v1"
    },
    {
        "title": "Impact of Free-carrier Nonlinearities on Silicon Microring-based\n  Reservoir Computing",
        "authors": [
            "Bernard J. Giron Castro",
            "Christophe Peucheret",
            "Darko Zibar",
            "Francesco Da Ros"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  We quantify the impact of thermo-optic and free-carrier effects on time-delay\nreservoir computing using a silicon microring resonator. We identify pump power\nand frequency detuning ranges with NMSE less than 0.05 for the NARMA-10 task\ndepending on the time constants of the two considered effects.\n",
        "pdf_link": "http://arxiv.org/pdf/2307.07011v1"
    },
    {
        "title": "High-Speed Molecular Communication in Vacuum",
        "authors": [
            "Taha Sajjad",
            "Andrew W. Eckford"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Existing molecular communication systems, both theoretical and experimental,\nare characterized by low information rates. In this paper, inspired by\ntime-of-flight mass spectrometry (TOFMS), we consider the design of a molecular\ncommunication system in which the channel is a vacuum and demonstrate that this\nmethod has the potential to increase achievable information rates by many\norders of magnitude. We use modelling results from TOFMS to obtain arrival time\ndistributions for accelerated ions and use them to analyze several species of\nions, including hydrogen, nitrogen, argon, and benzene. We show that the\nachievable information rates can be increased using a velocity (Wien) filter,\nwhich reduces uncertainty in the velocity of the ions. Using a simplified\ncommunication model, we show that data rates well above 1 Gbit/s/molecule are\nachievable.\n",
        "pdf_link": "http://arxiv.org/pdf/2307.11804v1"
    },
    {
        "title": "Dual-Matrix Domain-Wall: A Novel Technique for Generating Permutations\n  by QUBO and Ising Models with Quadratic Sizes",
        "authors": [
            "Koji Nakano",
            "Shunsuke Tsukiyama",
            "Yasuaki Ito",
            "Takashi Yazane",
            "Junko Yano",
            "Takumi Kato",
            "Shiro Ozaki",
            "Rie Mori",
            "Ryota Katsuki"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The Ising model is defined by an objective function using a quadratic formula\nof qubit variables. The problem of an Ising model aims to determine the qubit\nvalues of the variables that minimize the objective function, and many\noptimization problems can be reduced to this problem. In this paper, we focus\non optimization problems related to permutations, where the goal is to find the\noptimal permutation out of the $n!$ possible permutations of $n$ elements. To\nrepresent these problems as Ising models, a commonly employed approach is to\nuse a kernel that utilizes one-hot encoding to find any one of the $n!$\npermutations as the optimal solution. However, this kernel contains a large\nnumber of quadratic terms and high absolute coefficient values. The main\ncontribution of this paper is the introduction of a novel permutation encoding\ntechnique called dual-matrix domain-wall, which significantly reduces the\nnumber of quadratic terms and the maximum absolute coefficient values in the\nkernel. Surprisingly, our dual-matrix domain-wall encoding reduces the\nquadratic term count and maximum absolute coefficient values from $n^3-n^2$ and\n$2n-4$ to $6n^2-12n+4$ and $2$, respectively. We also demonstrate the\napplicability of our encoding technique to partial permutations and Quadratic\nUnconstrained Binary Optimization (QUBO) models. Furthermore, we discuss a\nfamily of permutation problems that can be efficiently implemented using\nIsing/QUBO models with our dual-matrix domain-wall encoding.\n",
        "pdf_link": "http://arxiv.org/pdf/2308.01024v2"
    },
    {
        "title": "Analysis of Optical Loss and Crosstalk Noise in MZI-based Coherent\n  Photonic Neural Networks",
        "authors": [
            "Amin Shafiee",
            "Sanmitra Banerjee",
            "Krishnendu Chakrabarty",
            "Sudeep Pasricha",
            "Mahdi Nikdast"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  With the continuous increase in the size and complexity of machine learning\nmodels, the need for specialized hardware to efficiently run such models is\nrapidly growing. To address such a need, silicon-photonic-based neural network\n(SP-NN) accelerators have recently emerged as a promising alternative to\nelectronic accelerators due to their lower latency and higher energy\nefficiency. Not only can SP-NNs alleviate the fan-in and fan-out problem with\nlinear algebra processors, their operational bandwidth can match that of the\nphotodetection rate (typically 100 GHz), which is at least over an order of\nmagnitude faster than electronic counterparts that are restricted to a clock\nrate of a few GHz. Unfortunately, the underlying silicon photonic devices in\nSP-NNs suffer from inherent optical losses and crosstalk noise originating from\nfabrication imperfections and undesired optical couplings, the impact of which\naccumulates as the network scales up. Consequently, the inferencing accuracy in\nan SP-NN can be affected by such inefficiencies -- e.g., can drop to below 10%\n-- the impact of which is yet to be fully studied. In this paper, we\ncomprehensively model the optical loss and crosstalk noise using a bottom-up\napproach, from the device to the system level, in coherent SP-NNs built using\nMach-Zehnder interferometer (MZI) devices. The proposed models can be applied\nto any SP-NN architecture with different configurations to analyze the effect\nof loss and crosstalk. Such an analysis is important where there are\ninferencing accuracy and scalability requirements to meet when designing an\nSP-NN. Using the proposed analytical framework, we show a high power penalty\nand a catastrophic inferencing accuracy drop of up to 84% for SP-NNs of\ndifferent scales with three known MZI mesh configurations (i.e., Reck,\nClements, and Diamond) due to accumulated optical loss and crosstalk noise.\n",
        "pdf_link": "http://arxiv.org/pdf/2308.03249v1"
    },
    {
        "title": "Correlation-diversified portfolio construction by finding maximum\n  independent set in large-scale market graph",
        "authors": [
            "Ryo Hidaka",
            "Yohei Hamakawa",
            "Jun Nakayama",
            "Kosuke Tatsumura"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Correlation-diversified portfolios can be constructed by finding the maximum\nindependent sets (MISs) in market graphs with edges corresponding to\ncorrelations between two stocks. The computational complexity to find the MIS\nincreases exponentially as the size of the market graph increases, making the\nMIS selection in a large-scale market graph difficult. Here we construct a\ndiversified portfolio by solving the MIS problem for a large-scale market graph\nwith a combinatorial optimization solver (an Ising machine) based on a\nquantum-inspired algorithm called simulated bifurcation (SB) and investigate\nthe investment performance of the constructed portfolio using long-term\nhistorical market data. Comparisons using stock universes of various sizes\n[TOPIX 100, Nikkei 225, TOPIX 1000, and TOPIX (including approximately 2,000\nconstituents)] show that the SB-based solver outperforms conventional MIS\nsolvers in terms of computation-time and solution-accuracy. By using the\nSB-based solver, we optimized the parameters of a MIS portfolio strategy\nthrough iteration of the backcast simulation that calculates the performance of\nthe MIS portfolio strategy based on a large-scale universe covering more than\n1,700 Japanese stocks for a long period of 10 years. It has been found that the\nbest MIS portfolio strategy (Sharpe ratio = 1.16, annualized return/risk =\n16.3%/14.0%) outperforms the major indices such as TOPIX (0.66, 10.0%/15.2%)\nand MSCI Japan Minimum Volatility Index (0.64, 7.7%/12.1%) for the period from\n2013 to 2023.\n",
        "pdf_link": "http://arxiv.org/pdf/2308.04769v1"
    },
    {
        "title": "Auto-calibrating Universal Programmable Photonic Circuits: Hardware\n  Error-Correction and Defect Resilience",
        "authors": [
            "Matthew Markowitz",
            "Kevin Zelaya",
            "Mohammad-Ali Miri"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  It is recently shown that discrete $N\\times N$ linear unitary operators can\nbe represented by interlacing $N+1$ phase shift layers with a fixed intervening\noperator such as Discrete Fractional Fourier Transform (DFrFT). Here, we show\nthat introducing perturbations to the intervening operations does not\ncompromise the universality of this architecture. Furthermore, we show that\nthis architecture is resilient to defects in the phase shifters as long as no\nmore than one faulty phase shifter is present in each layer. These properties\nenable post-fabrication auto-calibration of such universal photonic circuits,\neffectively compensating for fabrication errors and defects in phase\ncomponents.\n",
        "pdf_link": "http://arxiv.org/pdf/2308.09151v1"
    },
    {
        "title": "Reimagining Sense Amplifiers: Harnessing Phase Transition Materials for\n  Current and Voltage Sensing",
        "authors": [
            "Md Mazharul Islam",
            "Shamiul Alam",
            "Mohammad Adnan Jahangir",
            "Garrett S. Rose",
            "Suman Datta",
            "Vijaykrishnan Narayanan",
            "Sumeet Kumar Gupta",
            "Ahmedullah Aziz"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Energy-efficient sense amplifier (SA) circuits are essential for reliable\ndetection of stored memory states in emerging memory systems. In this work, we\npresent four novel sense amplifier (SA) topologies based on phase transition\nmaterial (PTM) tailored for non-volatile memory applications. We utilize the\nabrupt switching and volatile hysteretic characteristics of PTMs which enables\nefficient and fast sensing operation in our proposed SA topologies. We provide\ncomprehensive details of their functionality and assess how process variations\nimpact their performance metrics. Our proposed sense amplifier topologies\nmanifest notable performance enhancement. We achieve a ~67% reduction in\nsensing delay and a ~80% decrease in sensing power for current sensing. For\nvoltage sensing, we achieve a ~75% reduction in sensing delay and a ~33%\ndecrease in sensing power. Moreover, the proposed SA topologies exhibit\nimproved variation robustness compared to conventional SAs. We also scrutinize\nthe dependence of transistor mirroring window and PTM transition voltages on\nseveral device parameters to determine the optimum operating conditions and\nstance of tunability for each of the proposed SA topologies.\n",
        "pdf_link": "http://arxiv.org/pdf/2308.15756v1"
    },
    {
        "title": "Implementation Of MNIST Dataset Learning Using Analog Circuit",
        "authors": [
            "Minjae Kim"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  There have been many attempts to implement neural networks in the analog\ncircuit. Most of them had a lot of input terms, and most studies implemented\nneural networks in the analog circuit through a circuit simulation program\ncalled Spice to avoid the need to design chips at a high cost and implement\ncircuits directly to input them. In this study, we will implement neural\nnetworks using a capacitor and diode and use microcontrollers (Arduino Mega\n2560 R3 boards) to drive real-world models and analyze the results.\n",
        "pdf_link": "http://arxiv.org/pdf/2308.16307v1"
    },
    {
        "title": "High Frequency, High Accuracy Pointing onboard Nanosats using\n  Neuromorphic Event Sensing and Piezoelectric Actuation",
        "authors": [
            "Yasir Latif",
            "Peter Anastasiou",
            "Yonhon Ng",
            "Zebb Prime",
            "Tien-Fu Lu",
            "Matthew Tetlow",
            "Robert Mahony",
            "Tat-Jun Chin"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  As satellites become smaller, the ability to maintain stable pointing\ndecreases as external forces acting on the satellite come into play. At the\nsame time, reaction wheels used in the attitude determination and control\nsystem (ADCS) introduce high frequency jitter which can disrupt pointing\nstability. For space domain awareness (SDA) tasks that track objects tens of\nthousands of kilometres away, the pointing accuracy offered by current\nnanosats, typically in the range of 10 to 100 arcseconds, is not sufficient. In\nthis work, we develop a novel payload that utilises a neuromorphic event sensor\n(for high frequency and highly accurate relative attitude estimation) paired in\na closed loop with a piezoelectric stage (for active attitude corrections) to\nprovide highly stable sensor-specific pointing. Event sensors are especially\nsuited for space applications due to their desirable characteristics of low\npower consumption, asynchronous operation, and high dynamic range. We use the\nevent sensor to first estimate a reference background star field from which\ninstantaneous relative attitude is estimated at high frequency. The\npiezoelectric stage works in a closed control loop with the event sensor to\nperform attitude corrections based on the discrepancy between the current and\ndesired attitude. Results in a controlled setting show that we can achieve a\npointing accuracy in the range of 1-5 arcseconds using our novel payload at an\noperating frequency of up to 50Hz using a prototype built from\ncommercial-off-the-shelf components. Further details can be found at\nhttps://ylatif.github.io/ultrafinestabilisation\n",
        "pdf_link": "http://arxiv.org/pdf/2309.01361v3"
    },
    {
        "title": "Integrated Photonic AI Accelerators under Hardware Security Attacks:\n  Impacts and Countermeasures",
        "authors": [
            "Felipe Gohring de MagalhÃ£es",
            "Mahdi Nikdast",
            "Gabriela Nicolescu"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Integrated photonics based on silicon photonics platform is driving several\napplication domains, from enabling ultra-fast chip-scale communication in\nhigh-performance computing systems to energy-efficient optical computation in\nartificial intelligence (AI) hardware accelerators. Integrating silicon\nphotonics into a system necessitates the adoption of interfaces between the\nphotonic and the electronic subsystems, which are required for buffering data\nand optical-to-electrical and electrical-to-optical conversions. Consequently,\nthis can lead to new and inevitable security breaches that cannot be fully\naddressed using hardware security solutions proposed for purely electronic\nsystems. This paper explores different types of attacks profiting from such\nbreaches in integrated photonic neural network accelerators. We show the impact\nof these attacks on the system performance (i.e., power and phase\ndistributions, which impact accuracy) and possible solutions to counter such\nattacks.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.02543v1"
    },
    {
        "title": "Integration of Quantum Accelerators with High Performance Computing -- A\n  Review of Quantum Programming Tools",
        "authors": [
            "Amr Elsharkawy",
            "Xiao-Ting Michelle To",
            "Philipp Seitz",
            "Yanbin Chen",
            "Yannick Stade",
            "Manuel Geiger",
            "Qunsheng Huang",
            "Xiaorang Guo",
            "Muhammad Arslan Ansari",
            "Christian B. Mendl",
            "Dieter KranzlmÃ¼ller",
            "Martin Schulz"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Quantum computing (QC) introduces a novel mode of computation with the\npossibility of greater computational power that remains to be exploited -\npresenting exciting opportunities for high performance computing (HPC)\napplications. However, recent advancements in the field have made clear that QC\ndoes not supplant conventional HPC, but can rather be incorporated into current\nheterogeneous HPC infrastructures as an additional accelerator, thereby\nenabling the optimal utilization of both paradigms. The desire for such\nintegration significantly affects the development of software for quantum\ncomputers, which in turn influences the necessary software infrastructure. To\ndate, previous review papers have investigated various quantum programming\ntools (QPTs) (such as languages, libraries, frameworks) in their ability to\nprogram, compile, and execute quantum circuits. However, the integration effort\nwith classical HPC frameworks or systems has not been addressed. This study\naims to characterize existing QPTs from an HPC perspective, investigating if\nexisting QPTs have the potential to be efficiently integrated with classical\ncomputing models and determining where work is still required. This work\nstructures a set of criteria into an analysis blueprint that enables HPC\nscientists to assess whether a QPT is suitable for the quantum-accelerated\nclassical application at hand.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.06167v2"
    },
    {
        "title": "Scaling up prime factorization with self-organizing gates: A\n  memcomputing approach",
        "authors": [
            "Tristan Sharp",
            "Rishabh Khare",
            "Erick Pederson",
            "Fabio Lorenzo Traversa"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  We report preliminary results on using the MEMCPU\\texttrademark{} Platform to\ncompute the prime factorization of large biprimes. The first approach, the\ndirect model, directly returns the factors of a given biprime. The second\napproach, the congruence model, returns smooth congruences to address the\nbottleneck of standard sieve methods. The models have size-dependent structure,\nand the MEMCPU Platform requires structure-dependent tuning for optimal\nperformance. Therefore, for both models, we tuned the platform on sample\nproblems up to a given size according to available resources. Then we generated\nRSA-like benchmark biprimes to perform rigorous scaling analysis. The MEMCPU\ntimings over the tuned range followed low degree polynomials in the number of\nbits, markedly different than other tested methods including general number\nfield sieve. MEMCPU's congruence model was the most promising, which was scaled\nup to 300-bit factorization problems while following a $2^{nd}$ degree\npolynomial fit. We also discuss the approach to tuning the MEMCPU Platform for\nproblems beyond the reach of today's most advanced methods. Finally, basic\nanalysis of the acceleration expected from an ASIC implementation is provided\nand suggests the possibility of real time factorization of large biprimes.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.08198v1"
    },
    {
        "title": "Analog Content-Addressable Memory from Complementary FeFETs",
        "authors": [
            "Xiwen Liu",
            "Keshava Katti",
            "Yunfei He",
            "Paul Jacob",
            "Claudia Richter",
            "Uwe Schroeder",
            "Santosh Kurinec",
            "Pratik Chaudhari",
            "Deep Jariwala"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  To address the increasing computational demands of artificial intelligence\n(AI) and big data, compute-in-memory (CIM) integrates memory and processing\nunits into the same physical location, reducing the time and energy overhead of\nthe system. Despite advancements in non-volatile memory (NVM) for matrix\nmultiplication, other critical data-intensive operations, like parallel search,\nhave been overlooked. Current parallel search architectures, namely\ncontent-addressable memory (CAM), often use binary, which restricts density and\nfunctionality. We present an analog CAM (ACAM) cell, built on two complementary\nferroelectric field-effect transistors (FeFETs), that performs parallel search\nin the analog domain with over 40 distinct match windows. We then deploy it to\ncalculate similarity between vectors, a building block in the following two\nmachine learning problems. ACAM outperforms ternary CAM (TCAM) when applied to\nsimilarity search for few-shot learning on the Omniglot dataset, yielding\nprojected simulation results with improved inference accuracy by 5%, 3x denser\nmemory architecture, and more than 100x faster speed compared to central\nprocessing unit (CPU) and graphics processing unit (GPU) per similarity search\non scaled CMOS nodes. We also demonstrate 1-step inference on a kernel\nregression model by combining non-linear kernel computation and matrix\nmultiplication in ACAM, with simulation estimates indicating 1,000x faster\ninference than CPU and GPU.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.09165v1"
    },
    {
        "title": "A Digital Forensics Case Study of the DJI Mini 3 Pro and DJI RC",
        "authors": [
            "Aaron Taylor"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The consumer drone market is rapidly expanding with new drone models\nfeaturing unique variations of hardware and software. The rapid development of\ndrone technology and variability in drone systems can make it difficult for\ndigital forensic investigators and tools to keep pace and effectively extract\nand analyse digital evidence from drones. Furthermore, the growing popularity\nof drones and their increased use in illegal and harmful activities, such as\nsmuggling, espionage, and even terrorism, has led to an increase in the number\nof drone forensic cases for authorities to manage. To assist forensic\ninvestigators, a static digital forensic case study was conducted on two drone\ndevices recently released by Da-Jiang Innovations (DJI): the Mini 3 Pro drone,\nand its remote controller, the DJI RC. The study discovered the presence of\nseveral digital artefacts on both devices, including recorded media, flight\nlogs, and other information that could help investigators trace the drone's\nusage and identify its operator. Additionally, this paper explored several\nmethods for extracting and visualising the drone's flight history, and\nhighlights some of the potential methods used to limit, obscure, or remove key\ntypes of digital evidence.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.10487v1"
    },
    {
        "title": "A Blueprint for Precise and Fault-Tolerant Analog Neural Networks",
        "authors": [
            "Cansu Demirkiran",
            "Lakshmi Nair",
            "Darius Bunandar",
            "Ajay Joshi"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Analog computing has reemerged as a promising avenue for accelerating deep\nneural networks (DNNs) due to its potential to overcome the energy efficiency\nand scalability challenges posed by traditional digital architectures. However,\nachieving high precision and DNN accuracy using such technologies is\nchallenging, as high-precision data converters are costly and impractical. In\nthis paper, we address this challenge by using the residue number system (RNS).\nRNS allows composing high-precision operations from multiple low-precision\noperations, thereby eliminating the information loss caused by the limited\nprecision of the data converters. Our study demonstrates that analog\naccelerators utilizing the RNS-based approach can achieve ${\\geq}99\\%$ of FP32\naccuracy for state-of-the-art DNN inference using data converters with only\n$6$-bit precision whereas a conventional analog core requires more than $8$-bit\nprecision to achieve the same accuracy in the same DNNs. The reduced precision\nrequirements imply that using RNS can reduce the energy consumption of analog\naccelerators by several orders of magnitude while maintaining the same\nthroughput and precision. Our study extends this approach to DNN training,\nwhere we can efficiently train DNNs using $7$-bit integer arithmetic while\nachieving accuracy comparable to FP32 precision. Lastly, we present a\nfault-tolerant dataflow using redundant RNS error-correcting codes to protect\nthe computation against noise and errors inherent within an analog accelerator.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.10759v1"
    },
    {
        "title": "SupeRBNN: Randomized Binary Neural Network Using Adiabatic\n  Superconductor Josephson Devices",
        "authors": [
            "Zhengang Li",
            "Geng Yuan",
            "Tomoharu Yamauchi",
            "Zabihi Masoud",
            "Yanyue Xie",
            "Peiyan Dong",
            "Xulong Tang",
            "Nobuyuki Yoshikawa",
            "Devesh Tiwari",
            "Yanzhi Wang",
            "Olivia Chen"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Adiabatic Quantum-Flux-Parametron (AQFP) is a superconducting logic with\nextremely high energy efficiency. By employing the distinct polarity of current\nto denote logic `0' and `1', AQFP devices serve as excellent carriers for\nbinary neural network (BNN) computations. Although recent research has made\ninitial strides toward developing an AQFP-based BNN accelerator, several\ncritical challenges remain, preventing the design from being a comprehensive\nsolution. In this paper, we propose SupeRBNN, an AQFP-based randomized BNN\nacceleration framework that leverages software-hardware co-optimization to\neventually make the AQFP devices a feasible solution for BNN acceleration.\nSpecifically, we investigate the randomized behavior of the AQFP devices and\nanalyze the impact of crossbar size on current attenuation, subsequently\nformulating the current amplitude into the values suitable for use in BNN\ncomputation. To tackle the accumulation problem and improve overall hardware\nperformance, we propose a stochastic computing-based accumulation module and a\nclocking scheme adjustment-based circuit optimization method. We validate our\nSupeRBNN framework across various datasets and network architectures, comparing\nit with implementations based on different technologies, including CMOS, ReRAM,\nand superconducting RSFQ/ERSFQ. Experimental results demonstrate that our\ndesign achieves an energy efficiency of approximately 7.8x10^4 times higher\nthan that of the ReRAM-based BNN framework while maintaining a similar level of\nmodel accuracy. Furthermore, when compared with superconductor-based\ncounterparts, our framework demonstrates at least two orders of magnitude\nhigher energy efficiency.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.12212v1"
    },
    {
        "title": "Implementation of digital MemComputing using standard electronic\n  components",
        "authors": [
            "Yuan-Hang Zhang",
            "Massimiliano Di Ventra"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Digital MemComputing machines (DMMs), which employ nonlinear dynamical\nsystems with memory (time non-locality), have proven to be a robust and\nscalable unconventional computing approach for solving a wide variety of\ncombinatorial optimization problems. However, most of the research so far has\nfocused on the numerical simulations of the equations of motion of DMMs. This\ninevitably subjects time to discretization, which brings its own (numerical)\nissues that would be otherwise absent in actual physical systems operating in\ncontinuous time. Although hardware realizations of DMMs have been previously\nsuggested, their implementation would require materials and devices that are\nnot so easy to integrate with traditional electronics. Addressing this, our\nstudy introduces a novel hardware design for DMMs, utilizing readily available\nelectronic components. This approach not only significantly boosts\ncomputational speed compared to current models but also exhibits remarkable\nrobustness against additive noise. Crucially, it circumvents the limitations\nimposed by numerical noise, ensuring enhanced stability and reliability during\nextended operations. This paves a new path for tackling increasingly complex\nproblems, leveraging the inherent advantages of DMMs in a more practical and\naccessible framework.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.12437v4"
    },
    {
        "title": "Quantum Searchable Encryption for Cloud Data Based on Full-Blind Quantum\n  Computation",
        "authors": [
            "Wenjie Liu",
            "Yinsong Xu",
            "Wen Liu",
            "Haibin Wang",
            "Zhibin Lei"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Searchable encryption (SE) is a positive way to protect users sensitive data\nin cloud computing setting, while preserving search ability on the server side,\ni.e., it allows the server to search encrypted data without leaking information\nabout the plaintext data. In this paper, a multi-client universal circuit-based\nfull-blind quantum computation (FBQC) model is proposed. In order to meet the\nrequirements of multi-client accessing or computing encrypted cloud data, all\nclients with limited quantum ability outsource the key generation to a trusted\nkey center and upload their encrypted data to the data center. Considering the\nfeasibility of physical implementation, all quantum gates in the circuit are\nreplaced with the combination of {\\pi}/8 rotation operator set {Rz({\\pi}/4),\nRy({\\pi}/4), CRz({\\pi}/4), CRy({\\pi}/4), CCRz({\\pi}/4), CCRy({\\pi}/4)}. In\naddition, the data center is only allowed to perform one {\\pi}/8 rotation\noperator each time, but does not know the structure of the circuit (i.e.,\nquantum computation), so it can guarantee the blindness of computation. Then,\nthrough combining this multi-client FBQC model and Grover searching algorithm,\nwe continue to propose a quantum searchable encryption scheme for cloud data.\nIt solves the problem of multi-client access mode under searchable encryption\nin the cloud environment, and has the ability to resist against some quantum\nattacks. To better demonstrate our scheme, an example of our scheme to search\non encrypted 2-qubit state is given in detail. Furthermore, the security of our\nscheme is analysed from two aspects: external attacks and internal attacks, and\nthe result indicates that it can resist against such kinds of attacks and also\nguarantee the blindness of data and computation.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.13685v1"
    },
    {
        "title": "An optimized quantum minimum searching algorithm with sure-success\n  probability and its experiment simulation with Cirq",
        "authors": [
            "Wenjie Liu",
            "Qingshan Wu",
            "Jiahao Shen",
            "Jiaojiao Zhao",
            "Mohammed Zidan",
            "Lian Tong"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Finding a minimum is an essential part of mathematical models, and it plays\nan important role in some optimization problems. Durr and Hoyer proposed a\nquantum searching algorithm (DHA), with a certain probability of success, to\nachieve quadratic speed than classical ones. In this paper, we propose an\noptimized quantum minimum searching algorithm with sure-success probability,\nwhich utilizes Grover-Long searching to implement the optimal exact searching,\nand the dynamic strategy to reduce the iterations of our algorithm. Besides, we\noptimize the oracle circuit to reduce the number of gates by the simplified\nrules. The performance evaluation including the theoretical success rate and\ncomputational complexity shows that our algorithm has higher accuracy and\nefficiency than DHA algorithm. Finally, a simulation experiment based on Cirq\nis performed to verify its feasibility.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.14153v1"
    },
    {
        "title": "Non-negative isomorphic neural networks for photonic neuromorphic\n  accelerators",
        "authors": [
            "Manos Kirtas",
            "Nikolaos Passalis",
            "Nikolaos Pleros",
            "Anastasios Tefas"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Neuromorphic photonic accelerators are becoming increasingly popular, since\nthey can significantly improve computation speed and energy efficiency, leading\nto femtojoule per MAC efficiency. However, deploying existing DL models on such\nplatforms is not trivial, since a great range of photonic neural network\narchitectures relies on incoherent setups and power addition operational\nschemes that cannot natively represent negative quantities. This results in\nadditional hardware complexity that increases cost and reduces energy\nefficiency. To overcome this, we can train non-negative neural networks and\npotentially exploit the full range of incoherent neuromorphic photonic\ncapabilities. However, existing approaches cannot achieve the same level of\naccuracy as their regular counterparts, due to training difficulties, as also\nrecent evidence suggests. To this end, we introduce a methodology to obtain the\nnon-negative isomorphic equivalents of regular neural networks that meet\nrequirements of neuromorphic hardware, overcoming the aforementioned\nlimitations. Furthermore, we also introduce a sign-preserving optimization\napproach that enables training of such isomorphic networks in a non-negative\nmanner.\n",
        "pdf_link": "http://arxiv.org/pdf/2310.01084v1"
    },
    {
        "title": "Integrate-and-fire circuit for converting analog signals to spikes using\n  phase encoding",
        "authors": [
            "Javier Lopez-Randulfe",
            "Nico Reeb",
            "Alois Knoll"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Processing sensor data with spiking neural networks on digital neuromorphic\nchips requires converting continuous analog signals into spike pulses. Two\nstrategies are promising for achieving low energy consumption and fast\nprocessing speeds in end-to-end neuromorphic applications. First, to directly\nencode analog signals to spikes to bypass the need for an analog-to-digital\nconverter (ADC). Second, to use temporal encoding techniques to maximize the\nspike sparsity, which is a crucial parameter for fast and efficient\nneuromorphic processing. In this work, we propose an adaptive control of the\nrefractory period of the leaky integrate-and-fire (LIF) neuron model for\nencoding continuous analog signals into a train of time-coded spikes. The\nLIF-based encoder generates phase-encoded spikes that are compatible with\ndigital hardware. We implemented the neuron model on a physical circuit and\ntested it with different electric signals. A digital neuromorphic chip\nprocessed the generated spike trains and computed the signal's frequency\nspectrum using a spiking version of the Fourier transform. We tested the\nprototype circuit on electric signals up to 1 KHz. Thus, we provide an\nend-to-end neuromorphic application that generates the frequency spectrum of an\nelectric signal without the need for an ADC or a digital signal processing\nalgorithm.\n",
        "pdf_link": "http://arxiv.org/pdf/2310.02055v1"
    },
    {
        "title": "A quantum system control method based on enhanced reinforcement learning",
        "authors": [
            "Wenjie Liu",
            "Bosi Wang",
            "Jihao Fan",
            "Yebo Ge",
            "Mohammed Zidan"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Traditional quantum system control methods often face different constraints,\nand are easy to cause both leakage and stochastic control errors under the\ncondition of limited resources. Reinforcement learning has been proved as an\nefficient way to complete the quantum system control task. To learn a\nsatisfactory control strategy under the condition of limited resources, a\nquantum system control method based on enhanced reinforcement learning\n(QSC-ERL) is proposed. The states and actions in reinforcement learning are\nmapped to quantum states and control operations in quantum systems. By using\nnew enhanced neural networks, reinforcement learning can quickly achieve the\nmaximization of long-term cumulative rewards, and a quantum state can be\nevolved accurately from an initial state to a target state. According to the\nnumber of candidate unitary operations, the three-switch control is used for\nsimulation experiments. Compared with other methods, the QSC-ERL achieves close\nto 1 fidelity learning control of quantum systems, and takes fewer episodes to\nquantum state evolution under the condition of limited resources.\n",
        "pdf_link": "http://arxiv.org/pdf/2310.03036v1"
    },
    {
        "title": "DNA-Based Data Storage Systems: A Review of Implementations and Code\n  Constructions",
        "authors": [
            "Olgica Milenkovic",
            "Chao Pan"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  In this review paper, we delve into the nascent field of molecular data\nstorage, focusing on system implementations and code constructions. We start by\nproviding an overview of basic concepts in synthetic and computational biology.\nAfterwards, we proceed with a review of the diverse approaches followed to\nimplement such systems. In the process, we identify new problems in\ncommunication and coding theory, and discuss some relevant results pertaining\nto DNA sequence profiles, coded trace reconstruction, coding for DNA punchcard\nsystems and coding for unique reconstruction.\n",
        "pdf_link": "http://arxiv.org/pdf/2310.04694v1"
    },
    {
        "title": "Machine Learning Quantum Systems with Magnetic p-bits",
        "authors": [
            "Shuvro Chowdhury",
            "Kerem Y. Camsari"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The slowing down of Moore's Law has led to a crisis as the computing\nworkloads of Artificial Intelligence (AI) algorithms continue skyrocketing.\nThere is an urgent need for scalable and energy-efficient hardware catering to\nthe unique requirements of AI algorithms and applications. In this environment,\nprobabilistic computing with p-bits emerged as a scalable, domain-specific, and\nenergy-efficient computing paradigm, particularly useful for probabilistic\napplications and algorithms. In particular, spintronic devices such as\nstochastic magnetic tunnel junctions (sMTJ) show great promise in designing\nintegrated p-computers. Here, we examine how a scalable probabilistic computer\nwith such magnetic p-bits can be useful for an emerging field combining machine\nlearning and quantum physics.\n",
        "pdf_link": "http://arxiv.org/pdf/2310.06679v1"
    },
    {
        "title": "Design of a fault free Inverter Circuit using Minimum number of cells &\n  related Kink Energy Calculation in Quantum dot Cellular Automata",
        "authors": [
            "Ratna Chakrabarty",
            "Angshuman Khan"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Quantum dot Cellular Automata (QCA) is the most promising nanotechnology in\nthe field of microelectronics and VLSI systems. QCA-based circuits require less\npower with a high switching speed of operation compared to CMOS technology. QCA\ninverter is one of the basic building blocks of QCA circuit design. The\nconventional QCA inverter design requires many cells. In this paper, we design\nthe QCA inverter circuit using a lesser number of cells. We showed the kink\nenergy calculation for the QCA-implemented inverters as well as the\npolarization of the circuits.\n",
        "pdf_link": "http://arxiv.org/pdf/2310.10954v1"
    },
    {
        "title": "Multi-level, Forming Free, Bulk Switching Trilayer RRAM for Neuromorphic\n  Computing at the Edge",
        "authors": [
            "Jaeseoung Park",
            "Ashwani Kumar",
            "Yucheng Zhou",
            "Sangheon Oh",
            "Jeong-Hoon Kim",
            "Yuhan Shi",
            "Soumil Jain",
            "Gopabandhu Hota",
            "Amelie L. Nagle",
            "Catherine D. Schuman",
            "Gert Cauwenberghs",
            "Duygu Kuzum"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Resistive memory-based reconfigurable systems constructed by CMOS-RRAM\nintegration hold great promise for low energy and high throughput neuromorphic\ncomputing. However, most RRAM technologies relying on filamentary switching\nsuffer from variations and noise leading to computational accuracy loss,\nincreased energy consumption, and overhead by expensive program and verify\nschemes. Low ON-state resistance of filamentary RRAM devices further increases\nthe energy consumption due to high-current read and write operations, and\nlimits the array size and parallel multiply & accumulate operations.\nHigh-forming voltages needed for filamentary RRAM are not compatible with\nadvanced CMOS technology nodes. To address all these challenges, we developed a\nforming-free and bulk switching RRAM technology based on a trilayer metal-oxide\nstack. We systematically engineered a trilayer metal-oxide RRAM stack and\ninvestigated the switching characteristics of RRAM devices with varying\nthicknesses and oxygen vacancy distributions across the trilayer to achieve\nreliable bulk switching without any filament formation. We demonstrated bulk\nswitching operation at megaohm regime with high current nonlinearity and\nprogrammed up to 100 levels without compliance current. We developed a\nneuromorphic compute-in-memory platform based on trilayer bulk RRAM crossbars\nby combining energy-efficient switched-capacitor voltage sensing circuits with\ndifferential encoding of weights to experimentally demonstrate high-accuracy\nmatrix-vector multiplication. We showcased the computational capability of bulk\nRRAM crossbars by implementing a spiking neural network model for an autonomous\nnavigation/racing task. Our work addresses challenges posed by existing RRAM\ntechnologies and paves the way for neuromorphic computing at the edge under\nstrict size, weight, and power constraints.\n",
        "pdf_link": "http://arxiv.org/pdf/2310.13844v1"
    },
    {
        "title": "The hardware is the software",
        "authors": [
            "Jeremie Laydevant",
            "Logan G. Wright",
            "Tianyu Wang",
            "Peter L. McMahon"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Human brains and bodies are not hardware running software: the hardware is\nthe software. We reason that because the microscopic physics of\nartificial-intelligence hardware and of human biological \"hardware\" is\ndistinct, neuromorphic engineers need to be cautious (and yet also creative) in\nhow we take inspiration from biological intelligence. We should focus primarily\non principles and design ideas that respect -- and embrace -- the underlying\nhardware physics of non-biological intelligent systems, rather than abstracting\nit away. We see a major role for neuroscience in neuromorphic computing as\nidentifying the physics-agnostic principles of biological intelligence -- that\nis the principles of biological intelligence that can be gainfully adapted and\napplied to any physical hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/2310.18335v1"
    },
    {
        "title": "Elimination of Static Hazards in Asynchronous Sequential Circuits using\n  Quantum dot Cellular Automata",
        "authors": [
            "Angshuman Khan",
            "Chiradeep Mukherjee",
            "Ankan Kumar Chakraborty",
            "Ratna Chakrabarty",
            "Debashis De"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  There is nowhere else in emerging technology, but in Quantum-dot Cellular\nAutomata, one can find high speed, low power operation, and high packaging\ndensity, which deals with electrostatic interaction between electrons within a\ncell. Literature survey lacks in hazards free design of QCA circuit. Hazards\ncreate ambiguous and unpredictable output, which can be avoided. This work\nconsiders both hazards and hazards-free asynchronous sequential circuits; both\nare compared in terms of kink energy, and a better one has been proposed. The\ncircuit simulation has been verified in the QCADesigner tool.\n",
        "pdf_link": "http://arxiv.org/pdf/2310.19692v1"
    },
    {
        "title": "Pruning random resistive memory for optimizing analogue AI",
        "authors": [
            "Yi Li",
            "Songqi Wang",
            "Yaping Zhao",
            "Shaocong Wang",
            "Woyu Zhang",
            "Yangu He",
            "Ning Lin",
            "Binbin Cui",
            "Xi Chen",
            "Shiming Zhang",
            "Hao Jiang",
            "Peng Lin",
            "Xumeng Zhang",
            "Xiaojuan Qi",
            "Zhongrui Wang",
            "Xiaoxin Xu",
            "Dashan Shang",
            "Qi Liu",
            "Kwang-Ting Cheng",
            "Ming Liu"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The rapid advancement of artificial intelligence (AI) has been marked by the\nlarge language models exhibiting human-like intelligence. However, these models\nalso present unprecedented challenges to energy consumption and environmental\nsustainability. One promising solution is to revisit analogue computing, a\ntechnique that predates digital computing and exploits emerging analogue\nelectronic devices, such as resistive memory, which features in-memory\ncomputing, high scalability, and nonvolatility. However, analogue computing\nstill faces the same challenges as before: programming nonidealities and\nexpensive programming due to the underlying devices physics. Here, we report a\nuniversal solution, software-hardware co-design using structural\nplasticity-inspired edge pruning to optimize the topology of a randomly\nweighted analogue resistive memory neural network. Software-wise, the topology\nof a randomly weighted neural network is optimized by pruning connections\nrather than precisely tuning resistive memory weights. Hardware-wise, we reveal\nthe physical origin of the programming stochasticity using transmission\nelectron microscopy, which is leveraged for large-scale and low-cost\nimplementation of an overparameterized random neural network containing\nhigh-performance sub-networks. We implemented the co-design on a 40nm 256K\nresistive memory macro, observing 17.3% and 19.9% accuracy improvements in\nimage and audio classification on FashionMNIST and Spoken digits datasets, as\nwell as 9.8% (2%) improvement in PR (ROC) in image segmentation on DRIVE\ndatasets, respectively. This is accompanied by 82.1%, 51.2%, and 99.8%\nimprovement in energy efficiency thanks to analogue in-memory computing. By\nembracing the intrinsic stochasticity and in-memory computing, this work may\nsolve the biggest obstacle of analogue computing systems and thus unleash their\nimmense potential for next-generation AI hardware.\n",
        "pdf_link": "http://arxiv.org/pdf/2311.07164v1"
    },
    {
        "title": "Deep Neuromorphic Networks with Superconducting Single Flux Quanta",
        "authors": [
            "Gleb Krylov",
            "Alexander J. Edwards",
            "Joseph S. Friedman",
            "Eby G. Friedman"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Conventional semiconductor-based integrated circuits are gradually\napproaching fundamental scaling limits. Many prospective solutions have\nrecently emerged to supplement or replace both the technology on which basic\ndevices are built and the architecture of data processing. Neuromorphic\ncircuits are a promising approach to computing where techniques used by the\nbrain to achieve high efficiency are exploited. Many existing neuromorphic\ncircuits rely on unconventional and useful properties of novel technologies to\nbetter mimic the operation of the brain. One such technology is single flux\nquantum (SFQ) logic -- a cryogenic superconductive technology in which the data\nare represented by quanta of magnetic flux (fluxons) produced and processed by\nJosephson junctions embedded within inductive loops. The movement of a fluxon\nwithin a circuit produces a quantized voltage pulse (SFQ pulse), resembling a\nneuronal spiking event. These circuits routinely operate at clock frequencies\nof tens to hundreds of gigahertz, making SFQ a natural technology for\nprocessing high frequency pulse trains.\n  Prior proposals for SFQ neural networks often require energy-expensive fluxon\nconversions, involve heterogeneous technologies, or exclusively focus on device\nlevel behavior. In this paper, a design methodology for deep single flux\nquantum neuromorphic networks is presented. Synaptic and neuronal circuits\nbased on SFQ technology are presented and characterized. Based on these\nprimitives, a deep neuromorphic XOR network is evaluated as a case study, both\nat the architectural and circuit levels, achieving wide classification margins.\nThe proposed methodology does not employ unconventional superconductive devices\nor semiconductor transistors. The resulting networks are tunable by an external\ncurrent, making this proposed system an effective approach for scalable\ncryogenic neuromorphic computing.\n",
        "pdf_link": "http://arxiv.org/pdf/2311.10721v1"
    },
    {
        "title": "Efficient and Scalable Architecture for Multiple-chip Implementation of\n  Simulated Bifurcation Machines",
        "authors": [
            "Tomoya Kashimata",
            "Masaya Yamasaki",
            "Ryo Hidaka",
            "Kosuke Tatsumura"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Ising machines are specialized computers for finding the lowest energy states\nof Ising spin models, onto which many practical combinatorial optimization\nproblems can be mapped. Simulated bifurcation (SB) is a quantum-inspired\nparallelizable algorithm for Ising problems that enables scalable multi-chip\nimplementations of Ising machines. However, the computational performance of a\npreviously proposed multi-chip architecture tends to saturate as the number of\nchips increases for a given problem size because both computation and\ncommunication are exclusive in the time domain. In this paper, we propose a\nstreaming architecture for multi-chip implementations of SB-based Ising\nmachines with full spin-to-spin connectivity. The data flow in in-chip\ncomputation is harmonized with the data flow in inter-chip communication,\nenabling the computation and communication to overlap and the communication\ntime to be hidden. Systematic experiments demonstrate linear strong scaling of\nperformance up to the vicinity of the ideal communication limit determined only\nby the latency of chip-to-chip communication. Our eight-FPGA\n(field-programmable gate array) cluster can compute a 32,768-spin problem with\na high pipeline efficiency of 97.9%. The performance of a 79-FPGA cluster for a\n100,000-spin problem, projected using a theoretical performance model validated\non smaller experimental clusters, is comparable to that of a state-of-the-art\n100,000-spin optical Ising machine.\n",
        "pdf_link": "http://arxiv.org/pdf/2311.17370v1"
    },
    {
        "title": "Towards Efficient Hyperdimensional Computing Using Photonics",
        "authors": [
            "Farbin Fayza",
            "Cansu Demirkiran",
            "Hanning Chen",
            "Che-Kai Liu",
            "Avi Mohan",
            "Hamza Errahmouni",
            "Sanggeon Yun",
            "Mohsen Imani",
            "David Zhang",
            "Darius Bunandar",
            "Ajay Joshi"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Over the past few years, silicon photonics-based computing has emerged as a\npromising alternative to CMOS-based computing for Deep Neural Networks (DNN).\nUnfortunately, the non-linear operations and the high-precision requirements of\nDNNs make it extremely challenging to design efficient silicon photonics-based\nsystems for DNN inference and training. Hyperdimensional Computing (HDC) is an\nemerging, brain-inspired machine learning technique that enjoys several\nadvantages over existing DNNs, including being lightweight, requiring\nlow-precision operands, and being robust to noise introduced by the\nnonidealities in the hardware. For HDC, computing in-memory (CiM) approaches\nhave been widely used, as CiM reduces the data transfer cost if the operands\ncan fit into the memory. However, inefficient multi-bit operations, high write\nlatency, and low endurance make CiM ill-suited for HDC. On the other hand, the\nexisting electro-photonic DNN accelerators are inefficient for HDC because they\nare specifically optimized for matrix multiplication in DNNs and consume a lot\nof power with high-precision data converters.\n  In this paper, we argue that photonic computing and HDC complement each other\nbetter than photonic computing and DNNs, or CiM and HDC. We propose PhotoHDC,\nthe first-ever electro-photonic accelerator for HDC training and inference,\nsupporting the basic, record-based, and graph encoding schemes. Evaluating with\npopular datasets, we show that our accelerator can achieve two to five orders\nof magnitude lower EDP than the state-of-the-art electro-photonic DNN\naccelerators for implementing HDC training and inference. PhotoHDC also\nachieves four orders of magnitude lower energy-delay product than CiM-based\naccelerators for both HDC training and inference.\n",
        "pdf_link": "http://arxiv.org/pdf/2311.17801v2"
    },
    {
        "title": "Thermodynamic Computing System for AI Applications",
        "authors": [
            "Denis Melanson",
            "Mohammad Abu Khater",
            "Maxwell Aifer",
            "Kaelan Donatella",
            "Max Hunter Gordon",
            "Thomas Ahle",
            "Gavin Crooks",
            "Antonio J. Martinez",
            "Faris Sbahi",
            "Patrick J. Coles"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Recent breakthroughs in artificial intelligence (AI) algorithms have\nhighlighted the need for novel computing hardware in order to truly unlock the\npotential for AI. Physics-based hardware, such as thermodynamic computing, has\nthe potential to provide a fast, low-power means to accelerate AI primitives,\nespecially generative AI and probabilistic AI. In this work, we present the\nfirst continuous-variable thermodynamic computer, which we call the stochastic\nprocessing unit (SPU). Our SPU is composed of RLC circuits, as unit cells, on a\nprinted circuit board, with 8 unit cells that are all-to-all coupled via\nswitched capacitances. It can be used for either sampling or linear algebra\nprimitives, and we demonstrate Gaussian sampling and matrix inversion on our\nhardware. The latter represents the first thermodynamic linear algebra\nexperiment. We also illustrate the applicability of the SPU to uncertainty\nquantification for neural network classification. We envision that this\nhardware, when scaled up in size, will have significant impact on accelerating\nvarious probabilistic AI applications.\n",
        "pdf_link": "http://arxiv.org/pdf/2312.04836v1"
    },
    {
        "title": "Measurement-driven neural-network training for integrated magnetic\n  tunnel junction arrays",
        "authors": [
            "William A. Borders",
            "Advait Madhavan",
            "Matthew W. Daniels",
            "Vasileia Georgiou",
            "Martin Lueker-Boden",
            "Tiffany S. Santos",
            "Patrick M. Braganca",
            "Mark D. Stiles",
            "Jabez J. McClelland",
            "Brian D. Hoskins"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The increasing scale of neural networks needed to support more complex\napplications has led to an increasing requirement for area- and\nenergy-efficient hardware. One route to meeting the budget for these\napplications is to circumvent the von Neumann bottleneck by performing\ncomputation in or near memory. An inevitability of transferring neural networks\nonto hardware is that non-idealities such as device-to-device variations or\npoor device yield impact performance. Methods such as hardware-aware training,\nwhere substrate non-idealities are incorporated during network training, are\none way to recover performance at the cost of solution generality. In this\nwork, we demonstrate inference on hardware neural networks consisting of 20,000\nmagnetic tunnel junction arrays integrated on a complementary\nmetal-oxide-semiconductor chips that closely resembles market-ready spin\ntransfer-torque magnetoresistive random access memory technology. Using 36\ndies, each containing a crossbar array with its own non-idealities, we show\nthat even a small number of defects in physically mapped networks significantly\ndegrades the performance of networks trained without defects and show that, at\nthe cost of generality, hardware-aware training accounting for specific defects\non each die can recover to comparable performance with ideal networks. We then\ndemonstrate a robust training method that extends hardware-aware training to\nstatistics-aware training, producing network weights that perform well on most\ndefective dies regardless of their specific defect locations. When evaluated on\nthe 36 physical dies, statistics-aware trained solutions can achieve a mean\nmisclassification error on the MNIST dataset that differs from the\nsoftware-baseline by only 2 %. This statistics-aware training method could be\ngeneralized to networks with many layers that are mapped to hardware suited for\nindustry-ready applications.\n",
        "pdf_link": "http://arxiv.org/pdf/2312.06446v2"
    },
    {
        "title": "Mean-Field Assisted Deep Boltzmann Learning with Probabilistic Computers",
        "authors": [
            "Shuvro Chowdhury",
            "Shaila Niazi",
            "Kerem Y. Camsari"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Despite their appeal as physics-inspired, energy-based and generative nature,\ngeneral Boltzmann Machines (BM) are considered intractable to train. This\nbelief led to simplified models of BMs with restricted intralayer connections\nor layer-by-layer training of deep BMs. Recent developments in domain-specific\nhardware -- specifically probabilistic computers (p-computer) with\nprobabilistic bits (p-bit) -- may change established wisdom on the tractability\nof deep BMs. In this paper, we show that deep and unrestricted BMs can be\ntrained using p-computers generating hundreds of billions of Markov Chain Monte\nCarlo (MCMC) samples per second, on sparse networks developed originally for\nuse in D-Wave's annealers. To maximize the efficiency of learning the\np-computer, we introduce two families of Mean-Field Theory assisted learning\nalgorithms, or xMFTs (x = Naive and Hierarchical). The xMFTs are used to\nestimate the averages and correlations during the positive phase of the\ncontrastive divergence (CD) algorithm and our custom-designed p-computer is\nused to estimate the averages and correlations in the negative phase. A custom\nField-Programmable-Gate Array (FPGA) emulation of the p-computer architecture\ntakes up to 45 billion flips per second, allowing the implementation of CD-$n$\nwhere $n$ can be of the order of millions, unlike RBMs where $n$ is typically 1\nor 2. Experiments on the full MNIST dataset with the combined algorithm show\nthat the positive phase can be efficiently computed by xMFTs without much\ndegradation when the negative phase is computed by the p-computer. Our\nalgorithm can be used in other scalable Ising machines and its variants can be\nused to train BMs, previously thought to be intractable.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.01996v1"
    },
    {
        "title": "SpiNNaker2: A Large-Scale Neuromorphic System for Event-Based and\n  Asynchronous Machine Learning",
        "authors": [
            "Hector A. Gonzalez",
            "Jiaxin Huang",
            "Florian Kelber",
            "Khaleelulla Khan Nazeer",
            "Tim Langer",
            "Chen Liu",
            "Matthias Lohrmann",
            "Amirhossein Rostami",
            "Mark SchÃ¶ne",
            "Bernhard Vogginger",
            "Timo C. Wunderlich",
            "Yexin Yan",
            "Mahmoud Akl",
            "Christian Mayr"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The joint progress of artificial neural networks (ANNs) and domain specific\nhardware accelerators such as GPUs and TPUs took over many domains of machine\nlearning research. This development is accompanied by a rapid growth of the\nrequired computational demands for larger models and more data. Concurrently,\nemerging properties of foundation models such as in-context learning drive new\nopportunities for machine learning applications. However, the computational\ncost of such applications is a limiting factor of the technology in data\ncenters, and more importantly in mobile devices and edge systems. To mediate\nthe energy footprint and non-trivial latency of contemporary systems,\nneuromorphic computing systems deeply integrate computational principles of\nneurobiological systems by leveraging low-power analog and digital\ntechnologies. SpiNNaker2 is a digital neuromorphic chip developed for scalable\nmachine learning. The event-based and asynchronous design of SpiNNaker2 allows\nthe composition of large-scale systems involving thousands of chips. This work\nfeatures the operating principles of SpiNNaker2 systems, outlining the\nprototype of novel machine learning applications. These applications range from\nANNs over bio-inspired spiking neural networks to generalized event-based\nneural networks. With the successful development and deployment of SpiNNaker2,\nwe aim to facilitate the advancement of event-based and asynchronous algorithms\nfor future generations of machine learning systems.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.04491v1"
    },
    {
        "title": "Testing Spintronics Implemented Monte Carlo Dropout-Based Bayesian\n  Neural Networks",
        "authors": [
            "Soyed Tuhin Ahmed",
            "Michael Hefenbrock",
            "Guillaume Prenat",
            "Lorena Anghel",
            "Mehdi B. Tahoori"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Bayesian Neural Networks (BayNNs) can inherently estimate predictive\nuncertainty, facilitating informed decision-making. Dropout-based BayNNs are\nincreasingly implemented in spintronics-based computation-in-memory\narchitectures for resource-constrained yet high-performance safety-critical\napplications. Although uncertainty estimation is important, the reliability of\nDropout generation and BayNN computation is equally important for target\napplications but is overlooked in existing works. However, testing BayNNs is\nsignificantly more challenging compared to conventional NNs, due to their\nstochastic nature. In this paper, we present for the first time the model of\nthe non-idealities of the spintronics-based Dropout module and analyze their\nimpact on uncertainty estimates and accuracy. Furthermore, we propose a testing\nframework based on repeatability ranking for Dropout-based BayNN with up to\n$100\\%$ fault coverage while using only $0.2\\%$ of training data as test\nvectors.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.04744v1"
    },
    {
        "title": "NeuSpin: Design of a Reliable Edge Neuromorphic System Based on\n  Spintronics for Green AI",
        "authors": [
            "Soyed Tuhin Ahmed",
            "Kamal Danouchi",
            "Guillaume Prenat",
            "Lorena Anghel",
            "Mehdi B. Tahoori"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Internet of Things (IoT) and smart wearable devices for personalized\nhealthcare will require storing and computing ever-increasing amounts of data.\nThe key requirements for these devices are ultra-low-power, high-processing\ncapabilities, autonomy at low cost, as well as reliability and accuracy to\nenable Green AI at the edge. Artificial Intelligence (AI) models, especially\nBayesian Neural Networks (BayNNs) are resource-intensive and face challenges\nwith traditional computing architectures due to the memory wall problem.\nComputing-in-Memory (CIM) with emerging resistive memories offers a solution by\ncombining memory blocks and computing units for higher efficiency and lower\npower consumption. However, implementing BayNNs on CIM hardware, particularly\nwith spintronic technologies, presents technical challenges due to variability\nand manufacturing defects. The NeuSPIN project aims to address these challenges\nthrough full-stack hardware and software co-design, developing novel\nalgorithmic and circuit design approaches to enhance the performance,\nenergy-efficiency and robustness of BayNNs on sprintronic-based CIM platforms.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.06195v1"
    },
    {
        "title": "Design and development of opto-neural processors for simulation of\n  neural networks trained in image detection for potential implementation in\n  hybrid robotics",
        "authors": [
            "Sanjana Shetty"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Neural networks have been employed for a wide range of processing\napplications like image processing, motor control, object detection and many\nothers. Living neural networks offer advantages of lower power consumption,\nfaster processing, and biological realism. Optogenetics offers high spatial and\ntemporal control over biological neurons and presents potential in training\nlive neural networks. This work proposes a simulated living neural network\ntrained indirectly by backpropagating STDP based algorithms using precision\nactivation by optogenetics achieving accuracy comparable to traditional neural\nnetwork training algorithms.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.10289v1"
    },
    {
        "title": "The lower energy consumption in cryptocurrency mining processes by\n  SHA-256 Quantum circuit design used in hybrid computing domains",
        "authors": [
            "Ahmet Orun",
            "Fatih Kurugollu"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Cryptocurrency mining processes always lead to a high energy consumption at\nconsiderably high production cost, which is nearly one-third of cryptocurrency\n(e.g. Bitcoin) price itself. As the core of mining process is based on SHA-256\ncryptographic hashing function, by using the alternative quantum computers,\nhybrid quantum computers or more larger quantum computing devices like quantum\nannealers, it would be possible to reduce the mining energy consumption with a\nquantum hardware's low-energy-operation characteristics. Within this work we\ndemonstrated the use of optimized quantum mining facilities which would replace\nthe classical SHA-256 and high energy consuming classical hardware in near\nfuture.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.10902v1"
    },
    {
        "title": "3D Receiver for Molecular Communications in Internet of Organoids",
        "authors": [
            "Shaojie Zhang",
            "Ozgur B. Akan"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Organoids have garnered attention due to their effectiveness in modeling the\n3D structure of organ interactions. However, the communication engineering\nperspective has received relatively little attention. One way to achieve\norganoids communication is molecular communication (MC). Molecular\ncommunication is a bio-inspired communication paradigm that uses molecules as\ninformation carriers. It is considered one of the most promising methods for\nenabling the Internet of Nano-Things (IoNT) and nanonetworks. BioFETs are\ncommonly used to implement practical MC receivers. However, most previous\nanalyses have focused on a planar device, neglecting considerations like the\nthreshold voltage and its potential 3D structure. This paper introduces the\nfirst FinFET-based MC receiver that covers both the top and side gates with\nreceptors. Both binding noise and flicker noise are considered in the analysis.\nThe performance, in terms of signal-to-noise ratio (SNR) and symbol error\nprobability (SEP), is compared with that of the 2D receiver.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.11214v1"
    },
    {
        "title": "Nonlinear dynamics in neuromorphic photonic networks: physical\n  simulation in Verilog-A",
        "authors": [
            "Hugh Morison",
            "Jagmeet Singh",
            "Nayem Al Kayed",
            "A. Aadhi",
            "Maryam Moridsadat",
            "Marcus Tamura",
            "Alexander N. Tait",
            "Bhavin J. Shastri"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Advances in silicon photonics technology have enabled the field of\nneuromorphic photonics, where analog neuron-like processing elements are\nimplemented in silicon photonics technology. Accurate and scalable simulation\ntools for photonic integrated circuits are critical for designing neuromorphic\nphotonic circuits. This is especially important when designing networks with\nrecurrent connections, where the dynamics of the system may give rise to\nunstable and oscillatory solutions which need to be accurately modelled. These\ntools must simultaneously simulate the analog electronics and the multi-channel\n(wavelength-division-multiplexed) photonics contained in a photonic neuron to\naccurately predict on-chip behaviour. In this paper, we utilize a Verilog-A\nmodel of the photonic neural network to investigate the dynamics of recurrent\nintegrated circuits. We begin by reviewing the theory of continuous-time\nrecurrent neural networks as dynamical systems and the relation of these\ndynamics to important physical features of photonic neurons such as\ncascadability. We then present the neural dynamics of systems of one and two\nneurons in the simulated Verilog-A circuit, which are compared to the expected\ndynamics of the abstract CTRNN model. Due to the presence of parasitic circuit\nelements in the Verilog-A simulation, it is seen that there is a topological\nequivalence, but not an exact isomorphism, between the theoretical model and\nthe simulated model. The implications of these discrepancies for the design of\nneuromorphic photonic circuits are discussed. Our findings pave the way for the\npractical implementation of large-scale silicon photonic recurrent neural\nnetworks.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.12942v1"
    },
    {
        "title": "Engineering Yeast Cells to Facilitate Information Exchange",
        "authors": [
            "Nikolaos Ntetsikas",
            "Styliana Kyriakoudi",
            "Antonis Kirmizis",
            "Bige Deniz Unluturk",
            "Andreas Pitsillides",
            "Ian F. Akyildiz",
            "Marios Lestas"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Although continuous advances in theoretical modelling of Molecular\nCommunications (MC) are observed, there is still an insuperable gap between\ntheory and experimental testbeds, especially at the microscale. In this paper,\nthe development of the first testbed incorporating engineered yeast cells is\nreported. Different from the existing literature, eukaryotic yeast cells are\nconsidered for both the sender and the receiver, with {\\alpha}-factor molecules\nfacilitating the information transfer. The use of such cells is motivated\nmainly by the well understood biological mechanism of yeast mating, together\nwith their genetic amenability. In addition, recent advances in yeast\nbiosensing establish yeast as a suitable detector and a neat interface to\nin-body sensor networks. The system under consideration is presented first, and\nthe mathematical models of the underlying biological processes leading to an\nend-to-end (E2E) system are given. The experimental setup is then described and\nused to obtain experimental results which validate the developed mathematical\nmodels. Beyond that, the ability of the system to effectively generate output\npulses in response to repeated stimuli is demonstrated, reporting one event per\ntwo hours. However, fast RNA fluctuations indicate cell responses in less than\nthree minutes, demonstrating the potential for much higher rates in the future.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.13712v2"
    },
    {
        "title": "Efficient Optimisation of Physical Reservoir Computers using only a\n  Delayed Input",
        "authors": [
            "Enrico Picco",
            "Lina Jaurigue",
            "Kathy LÃ¼dge",
            "Serge Massar"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  We present an experimental validation of a recently proposed optimization\ntechnique for reservoir computing, using an optoelectronic setup. Reservoir\ncomputing is a robust framework for signal processing applications, and the\ndevelopment of efficient optimization approaches remains a key challenge. The\ntechnique we address leverages solely a delayed version of the input signal to\nidentify the optimal operational region of the reservoir, simplifying the\ntraditionally time-consuming task of hyperparameter tuning. We verify the\neffectiveness of this approach on different benchmark tasks and reservoir\noperating conditions.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.14371v1"
    },
    {
        "title": "Error Mitigation for Thermodynamic Computing",
        "authors": [
            "Maxwell Aifer",
            "Denis Melanson",
            "Kaelan Donatella",
            "Gavin Crooks",
            "Thomas Ahle",
            "Patrick J. Coles"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  While physics-based computing can offer speed and energy efficiency compared\nto digital computing, it also is subject to errors that must be mitigated. For\nexample, many error mitigation methods have been proposed for quantum\ncomputing. However this error mitigation framework has yet to be applied to\nother physics-based computing paradigms. In this work, we consider\nthermodynamic computing, which has recently captured attention due to its\nrelevance to artificial intelligence (AI) applications, such as probabilistic\nAI and generative AI. A key source of errors in this paradigm is the\nimprecision of the analog hardware components. Here, we introduce a method that\nreduces the overall error from a linear to a quadratic dependence (from\n$\\epsilon$ to $\\epsilon^2$) on the imprecision $\\epsilon$, for Gaussian\nsampling and linear algebra applications. The method involves sampling from an\nensemble of imprecise distributions associated with various rounding events and\nthen merging these samples. We numerically demonstrate the scalability of this\nmethod for dimensions greater than 1000. Finally, we implement this method on\nan actual thermodynamic computer and show $20\\%$ error reduction for matrix\ninversion; the first thermodynamic error mitigation experiment.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.16231v1"
    },
    {
        "title": "Neuromorphic hardware for sustainable AI data centers",
        "authors": [
            "Bernhard Vogginger",
            "Amirhossein Rostami",
            "Vaibhav Jain",
            "Sirine Arfa",
            "Andreas Hantsch",
            "David Kappel",
            "Michael SchÃ¤fer",
            "Ulrike Faltings",
            "Hector A. Gonzalez",
            "Chen Liu",
            "Christian Mayr",
            "Wolfgang MaaÃ"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  As humans advance toward a higher level of artificial intelligence, it is\nalways at the cost of escalating computational resource consumption, which\nrequires developing novel solutions to meet the exponential growth of AI\ncomputing demand. Neuromorphic hardware takes inspiration from how the brain\nprocesses information and promises energy-efficient computing of AI workloads.\nDespite its potential, neuromorphic hardware has not found its way into\ncommercial AI data centers. In this article, we try to analyze the underlying\nreasons for this and derive requirements and guidelines to promote neuromorphic\nsystems for efficient and sustainable cloud computing: We first review\ncurrently available neuromorphic hardware systems and collect examples where\nneuromorphic solutions excel conventional AI processing on CPUs and GPUs. Next,\nwe identify applications, models and algorithms which are commonly deployed in\nAI data centers as further directions for neuromorphic algorithms research.\nLast, we derive requirements and best practices for the hardware and software\nintegration of neuromorphic systems into data centers. With this article, we\nhope to increase awareness of the challenges of integrating neuromorphic\nhardware into data centers and to guide the community to enable sustainable and\nenergy-efficient AI at scale.\n",
        "pdf_link": "http://arxiv.org/pdf/2402.02521v2"
    },
    {
        "title": "Reconfigurable Stochastic Neurons Based on Strain Engineered Low Barrier\n  Nanomagnets",
        "authors": [
            "Rahnuma Rahman",
            "Samiran Ganguly",
            "Supriyo Bandyopadhyay"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Stochastic neurons are efficient hardware accelerators for solving a large\nvariety of combinatorial optimization problems. \"Binary\" stochastic neurons\n(BSN) are those whose states fluctuate randomly between two levels +1 and -1,\nwith the probability of being in either level determined by an external bias.\n\"Analog\" stochastic neurons (ASNs), in contrast, can assume any state between\nthe two levels randomly (hence \"analog\") and can perform analog signal\nprocessing. They may be leveraged for such tasks as temporal sequence learning,\nprocessing and prediction. Both BSNs and ASNs can be used to build efficient\nand scalable neural networks. Both can be implemented with low (potential\nenergy) barrier nanomagnets (LBMs) whose random magnetization orientations\nencode the binary or analog state variables. The difference between them is\nthat the potential energy barrier in a BSN LBM, albeit low, is much higher than\nthat in an ASN LBM. As a result, a BSN LBM has a clear double well potential\nprofile, which makes its magnetization orientation assume one of two\norientations at any time, resulting in the binary behavior. ASN nanomagnets, on\nthe other hand, hardly have any energy barrier at all and hence lack the double\nwell feature. That makes their magnetizations fluctuate in an analog fashion.\nHence, one can reconfigure an ASN to a BSN, and vice-versa, by simply raising\nand lowering the energy barrier. If the LBM is magnetostrictive, then this can\nbe done with local (electrically generated) strain. Such a reconfiguration\ncapability heralds a powerful field programmable architecture for a p-computer,\nand the energy cost for this type of reconfiguration is miniscule.\n",
        "pdf_link": "http://arxiv.org/pdf/2402.06168v2"
    },
    {
        "title": "TeMPO: Efficient Time-Multiplexed Dynamic Photonic Tensor Core for Edge\n  AI with Compact Slow-Light Electro-Optic Modulator",
        "authors": [
            "Meng Zhang",
            "Dennis Yin",
            "Nicholas Gangi",
            "Amir BegoviÄ",
            "Alexander Chen",
            "Zhaoran Rena Huang",
            "Jiaqi Gu"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Electronic-photonic computing systems offer immense potential in\nenergy-efficient artificial intelligence (AI) acceleration tasks due to the\nsuperior computing speed and efficiency of optics, especially for real-time,\nlow-energy deep neural network (DNN) inference tasks on resource-restricted\nedge platforms. However, current optical neural accelerators based on\nfoundry-available devices and conventional system architecture still encounter\na performance gap compared to highly customized electronic counterparts. To\nbridge the performance gap due to lack of domain specialization, we present a\ntime-multiplexed dynamic photonic tensor accelerator, dubbed TeMPO, with\ncross-layer device/circuit/architecture customization. At the device level, we\npresent foundry-compatible, customized photonic devices, including a slow-light\nelectro-optic modulator with experimental demonstration, optical splitters, and\nphase shifters that significantly reduce the footprint and power in input\nencoding and dot-product calculation. At the circuit level, partial products\nare hierarchically accumulated via parallel photocurrent aggregation,\nlightweight capacitive temporal integration, and sequential digital summation,\nconsiderably relieving the analog-to-digital conversion bottleneck. We also\nemploy a multi-tile, multi-core architecture to maximize hardware sharing for\nhigher efficiency. Across diverse edge AI workloads, TeMPO delivers\ndigital-comparable task accuracy with superior quantization/noise tolerance. We\nachieve a 368.6 TOPS peak performance, 22.3 TOPS/W energy efficiency, and 1.2\nTOPS/mm$^2$ compute density, pushing the Pareto frontier in edge AI hardware.\nThis work signifies the power of cross-layer co-design and domain-specific\ncustomization, paving the way for future electronic-photonic accelerators with\neven greater performance and efficiency.\n",
        "pdf_link": "http://arxiv.org/pdf/2402.07393v1"
    },
    {
        "title": "A Fast Algorithm to Simulate Nonlinear Resistive Networks",
        "authors": [
            "Benjamin Scellier"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Analog electrical networks have long been investigated as energy-efficient\ncomputing platforms for machine learning, leveraging analog physics during\ninference. More recently, resistor networks have sparked particular interest\ndue to their ability to learn using local rules (such as equilibrium\npropagation), enabling potentially important energy efficiency gains for\ntraining as well. Despite their potential advantage, the simulations of these\nresistor networks has been a significant bottleneck to assess their\nscalability, with current methods either being limited to linear networks or\nrelying on realistic, yet slow circuit simulators like SPICE. Assuming ideal\ncircuit elements, we introduce a novel approach for the simulation of nonlinear\nresistive networks, which we frame as a quadratic programming problem with\nlinear inequality constraints, and which we solve using a fast, exact\ncoordinate descent algorithm. Our simulation methodology significantly\noutperforms existing SPICE-based simulations, enabling the training of networks\nup to 327 times larger at speeds 160 times faster, resulting in a 50,000-fold\nimprovement in the ratio of network size to epoch duration. Our approach can\nfoster more rapid progress in the simulations of nonlinear analog electrical\nnetworks.\n",
        "pdf_link": "http://arxiv.org/pdf/2402.11674v2"
    },
    {
        "title": "Streaming IoT Data and the Quantum Edge: A Classic/Quantum Machine\n  Learning Use Case",
        "authors": [
            "Sabrina Herbst",
            "Vincenzo De Maio",
            "Ivona Brandic"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  With the advent of the Post-Moore era, the scientific community is faced with\nthe challenge of addressing the demands of current data-intensive machine\nlearning applications, which are the cornerstone of urgent analytics in\ndistributed computing. Quantum machine learning could be a solution for the\nincreasing demand of urgent analytics, providing potential theoretical speedups\nand increased space efficiency. However, challenges such as (1) the encoding of\ndata from the classical to the quantum domain, (2) hyperparameter tuning, and\n(3) the integration of quantum hardware into a distributed computing continuum\nlimit the adoption of quantum machine learning for urgent analytics. In this\nwork, we investigate the use of Edge computing for the integration of quantum\nmachine learning into a distributed computing continuum, identifying the main\nchallenges and possible solutions. Furthermore, exploring the data encoding and\nhyperparameter tuning challenges, we present preliminary results for quantum\nmachine learning analytics on an IoT scenario.\n",
        "pdf_link": "http://arxiv.org/pdf/2402.15542v1"
    },
    {
        "title": "Self-Assembly of Patterns in the abstract Tile Assembly Model",
        "authors": [
            "Phillip Drake",
            "Matthew J. Patitz",
            "Scott M. Summers",
            "Tyler Tracy"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In the abstract Tile Assembly Model, self-assembling systems consisting of\ntiles of different colors can form structures on which colored patterns are\n``painted.'' We explore the complexity, in terms of the numbers of unique tile\ntypes required, of assembling various patterns. We first demonstrate how to\nefficiently self-assemble a set of simple patterns, then show tight bounds on\nthe tile type complexity of self-assembling 2-colored patterns on the surfaces\nof square assemblies. Finally, we demonstrate an exponential gap in tile type\ncomplexity of self-assembling an infinite series of patterns between systems\nrestricted to one plane versus those allowed two planes.\n",
        "pdf_link": "http://arxiv.org/pdf/2402.16284v2"
    },
    {
        "title": "Lightweight, error-tolerant edge detection using memristor-enabled\n  stochastic logics",
        "authors": [
            "Lekai Song",
            "Pengyu Liu",
            "Jingfang Pei",
            "Yang Liu",
            "Songwei Liu",
            "Shengbo Wang",
            "Leonard W. T. Ng",
            "Tawfique Hasan",
            "Kong-Pang Pun",
            "Shuo Gao",
            "Guohua Hu"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The demand for efficient edge vision has spurred the interest in developing\nstochastic computing approaches for performing image processing tasks.\nMemristors with inherent stochasticity readily introduce probability into the\ncomputations and thus enable stochastic image processing computations. Here, we\npresent a stochastic computing approach for edge detection, a fundamental image\nprocessing technique, facilitated with memristor-enabled stochastic logics.\nSpecifically, we integrate the memristors with logic circuits and harness the\nstochasticity from the memristors to realize compact stochastic logics for\nstochastic number encoding and processing. The stochastic numbers, exhibiting\nwell-regulated probabilities and correlations, can be processed to perform\nlogic operations with statistical probabilities. This can facilitate\nlightweight stochastic edge detection for edge visual scenarios characterized\nwith high-level noise errors. As a practical demonstration, we implement a\nhardware stochastic Roberts cross operator using the stochastic logics, and\nprove its exceptional edge detection performance, remarkably, with 95% less\ncomputational cost while withstanding 50% bit-flip errors. The results\nunderscore the great potential of our stochastic edge detection approach in\ndeveloping lightweight, error-tolerant edge vision hardware and systems for\nautonomous driving, virtual/augmented reality, medical imaging diagnosis,\nindustrial automation, and beyond.\n",
        "pdf_link": "http://arxiv.org/pdf/2402.16908v2"
    },
    {
        "title": "DOCTOR: Dynamic On-Chip Temporal Variation Remediation Toward\n  Self-Corrected Photonic Tensor Accelerators",
        "authors": [
            "Haotian Lu",
            "Sanmitra Banerjee",
            "Jiaqi Gu"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Photonic computing has emerged as a promising solution for accelerating\ncomputation-intensive artificial intelligence (AI) workloads, offering\nunparalleled speed and energy efficiency, especially in resource-limited,\nlatency-sensitive edge computing environments. However, the deployment of\nanalog photonic tensor accelerators encounters reliability challenges due to\nhardware noise and environmental variations. While off-chip noise-aware\ntraining and on-chip training have been proposed to enhance the variation\ntolerance of optical neural accelerators with moderate, static noise, we\nobserve a notable performance degradation over time due to temporally drifting\nvariations, which requires a real-time, in-situ calibration mechanism. To\ntackle this challenging reliability issues, for the first time, we propose a\nlightweight dynamic on-chip remediation framework, dubbed DOCTOR, providing\nadaptive, in-situ accuracy recovery against temporally drifting noise. The\nDOCTOR framework intelligently monitors the chip status using adaptive probing\nand performs fast in-situ training-free calibration to restore accuracy when\nnecessary. Recognizing nonuniform spatial variation distributions across\ndevices and tensor cores, we also propose a variation-aware architectural\nremapping strategy to avoid executing critical tasks on noisy devices.\nExtensive experiments show that our proposed framework can guarantee sustained\nperformance under drifting variations with 34% higher accuracy and 2-3\norders-of-magnitude lower overhead compared to state-of-the-art on-chip\ntraining methods. Our code is open-sourced at\nhttps://github.com/ScopeX-ASU/DOCTOR.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.02688v2"
    },
    {
        "title": "Domain wall and Magnetic Tunnel Junction Hybrid for on-chip Learning in\n  UNet architecture",
        "authors": [
            "Venkatesh Vadde",
            "Bhaskaran Muralidharan",
            "Abhishek Sharma"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  We present spintronic devices based hardware implementation of UNet for\nsegmentation tasks. Our approach involves designing hardware for convolution,\ndeconvolution, rectified activation function (ReLU), and max pooling layers of\nthe UNet architecture. We designed the convolution and deconvolution layers of\nthe network using the synaptic behavior of the domain wall MTJ. We also\nconstruct the ReLU and max pooling functions of the network utilizing the spin\nhall driven orthogonal current injected MTJ. To incorporate the diverse physics\nof spin-transport, magnetization dynamics, and CMOS elements in our UNet\ndesign, we employ a hybrid simulation setup that couples micromagnetic\nsimulation, non-equilibrium Green's function, SPICE simulation along with\nnetwork implementation. We evaluate our UNet design on the CamVid dataset and\nachieve segmentation accuracies of 83.71$\\%$ on test data, on par with the\nsoftware implementation with 821mJ of energy consumption for on-chip training\nover 150 epochs. We further demonstrate nearly one order $(10\\times)$\nimprovement in the energy requirement of the network using unstable ferromagnet\n($\\Delta$=4.58) over the stable ferromagnet ($\\Delta$=45) based ReLU and max\npooling functions while maintaining the similar accuracy. The hybrid\narchitecture comprising domain wall MTJ and unstable FM-based MTJ leads to an\non-chip energy consumption of 85.79mJ during training, with a testing energy\ncost of 1.55 $\\mu J$.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.02863v2"
    },
    {
        "title": "User Connection and Resource Allocation Optimization in Blockchain\n  Empowered Metaverse over 6G Wireless Communications",
        "authors": [
            "Liangxin Qian",
            "Chang Liu",
            "Jun Zhao"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The convergence of blockchain, Metaverse, and non-fungible tokens (NFTs)\nbrings transformative digital opportunities alongside challenges like privacy\nand resource management. Addressing these, we focus on optimizing user\nconnectivity and resource allocation in an NFT-centric and blockchain-enabled\nMetaverse in this paper. Through user work-offloading, we optimize data tasks,\nuser connection parameters, and server computing frequency division. In the\nresource allocation phase, we optimize communication-computation resource\ndistributions, including bandwidth, transmit power, and computing frequency. We\nintroduce the trust-cost ratio (TCR), a pivotal measure combining trust scores\nfrom users' resources and server history with delay and energy costs. This\nbalance ensures sustained user engagement and trust. The DASHF algorithm,\ncentral to our approach, encapsulates the Dinkelbach algorithm, alternating\noptimization, semidefinite relaxation (SDR), the Hungarian method, and a novel\nfractional programming technique from a recent IEEE JSAC paper [2]. The most\nchallenging part of DASHF is to rewrite an optimization problem as\nQuadratically Constrained Quadratic Programming (QCQP) via carefully designed\ntransformations, in order to be solved by SDR and the Hungarian algorithm.\nExtensive simulations validate the DASHF algorithm's efficacy, revealing\ncritical insights for enhancing blockchain-Metaverse applications, especially\nwith NFTs.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.05116v2"
    },
    {
        "title": "Towards Multiphase Clocking in Single-Flux Quantum Systems",
        "authors": [
            "Rassul Bairamkulov",
            "Giovanni De Micheli"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Rapid single-flux quantum (RSFQ) is one of the most advanced superconductive\nelectronics technologies. SFQ systems operate at tens of gigahertz with up to\nthree orders of magnitude smaller power as compared to CMOS. In conventional\nSFQ systems, most gates require clock signal. Each gate should have the fanins\nwith equal logic depth, necessitating insertion of path-balancing (PB) DFFs,\nincurring prohibitive area penalty. Multiphase clocking is the effective method\nfor reducing the path-balancing overhead at the cost of reduced throughput.\nHowever, existing tools are not directly applicable for technology mapping of\nmultiphase systems. To overcome this limitation, in this work, we propose a\ntechnology mapping tool for multiphase systems. Our contribution is threefold.\nFirst, we formulate a phase assignment as a Constraint Programming with\nSatisfiability (CP-SAT) problem, to determine the phase of each element within\nthe network. Second, we formulate the path balancing problem as a CP-SAT to\noptimize the number of DFFs within an asynchronous datapath. Finally, we\nintegrate these methods into a technology mapping flow to convert a logic\nnetwork into a multiphase SFQ circuit. In our case studies, by using seven\nphases, the size of the circuit (expressed as the number of Josephson\njunctions) is reduced, on average, by 59.94 % as compared to the dual\n(fast-slow) clocking method, while outperforming the state-of-the-art\nsingle-phase SFQ mapping tools.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.05884v1"
    },
    {
        "title": "Unleashing the Power of T1-cells in SFQ Arithmetic Circuits",
        "authors": [
            "Rassul Bairamkulov",
            "Mingfei Yu",
            "Giovanni De Micheli"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Rapid single-flux quantum (RSFQ), a leading cryogenic superconductive\nelectronics (SCE) technology, offers extremely low power dissipation and high\nspeed. However, implementing RSFQ systems at VLSI complexity faces challenges,\nsuch as substantial area overhead from gate-level pipelining and path\nbalancing, exacerbated by RSFQ's limited layout density. T1 flip-flop (T1-FF)\nis an RSFQ logic cell operating as a pulse counter. Using T1-FF the full adder\nfunction can be realized with only 40% of the area required by the conventional\nrealization. This cell however imposes complex constraints on input signal\ntiming, complicating its use. Multiphase clocking has been recently proposed to\nalleviate gate-level pipelining overhead. The fanin signals can be efficiently\ncontrolled using multiphase clocking. We present the novel two-stage SFQ\ntechnology mapping methodology supporting the T1-FF. Compatible parts of the\nSFQ network are first replaced by the efficient T1-FFs. Multiphase retiming is\nnext applied to assign clock phases to each logic gate and insert DFFs to\nsatisfy the input timing. Using our flow, the area of the SFQ networks is\nreduced, on average, by 6% with up to 25% reduction in optimizing the 128-bit\nadder.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.05901v1"
    },
    {
        "title": "Designing a K-state P-bit Engine",
        "authors": [
            "Mohammad Khairul Bashar",
            "Abir Hasan",
            "Nikhil Shukla"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Probabilistic bit (p-bit)-based compute engines utilize the unique capability\nof a p-bit to probabilistically switch between two states to solve\ncomputationally challenging problems. However, when solving problems that\nrequire more than two states (e.g., problems such as Max-3-Cut, verifying if a\ngraph is K-partite (K>2) etc.), additional pre-processing steps such as graph\nreduction are required to make the problem compatible with a two-state p-bit\nplatform. Moreover, this not only increases the problem size by entailing the\nuse of auxiliary variables but can also degrade the solution quality. In this\nwork, we develop a unique framework for implementing a K-state (K>2) p-bit\nengine. Furthermore, from an implementation standpoint, we show that such a\nK-state p-bit engine can be implemented using N traditional (2-state) p-bits,\nand one multi-state p-bit -- a novel concept proposed here. Augmenting\ntraditional p-bit platforms, our approach enables us to solve an archetypal\ncombinatoric problem class requiring multiple states, namely Max-K-Cut (K=3, 4\nshown here), without using any additional auxiliary variables. Thus, our work\nfundamentally advances the functional capability of p-bit engines, enabling\nthem to solve a broader class of computationally challenging problems more\nefficiently.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.06436v2"
    },
    {
        "title": "Local Binary and Multiclass SVMs Trained on a Quantum Annealer",
        "authors": [
            "Enrico Zardini",
            "Amer Delilbasic",
            "Enrico Blanzieri",
            "Gabriele Cavallaro",
            "Davide Pastorello"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Support vector machines (SVMs) are widely used machine learning models (e.g.,\nin remote sensing), with formulations for both classification and regression\ntasks. In the last years, with the advent of working quantum annealers, hybrid\nSVM models characterised by quantum training and classical execution have been\nintroduced. These models have demonstrated comparable performance to their\nclassical counterparts. However, they are limited in the training set size due\nto the restricted connectivity of the current quantum annealers. Hence, to take\nadvantage of large datasets (like those related to Earth observation), a\nstrategy is required. In the classical domain, local SVMs, namely, SVMs trained\non the data samples selected by a k-nearest neighbors model, have already\nproven successful. Here, the local application of quantum-trained SVM models is\nproposed and empirically assessed. In particular, this approach allows\novercoming the constraints on the training set size of the quantum-trained\nmodels while enhancing their performance. In practice, the FaLK-SVM method,\ndesigned for efficient local SVMs, has been combined with quantum-trained SVM\nmodels for binary and multiclass classification. In addition, for comparison,\nFaLK-SVM has been interfaced for the first time with a classical single-step\nmulticlass SVM model (CS SVM). Concerning the empirical evaluation, D-Wave's\nquantum annealers and real-world datasets taken from the remote sensing domain\nhave been employed. The results have shown the effectiveness and scalability of\nthe proposed approach, but also its practical applicability in a real-world\nlarge-scale scenario.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.08584v1"
    },
    {
        "title": "Genetically programmable optical random neural networks",
        "authors": [
            "Bora ÃarpÄ±nlÄ±oÄlu",
            "Bahrem Serhat DaniÅ",
            "UÄur TeÄin"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Today, machine learning tools, particularly artificial neural networks, have\nbecome crucial for diverse applications. However, current digital computing\ntools to train and deploy artificial neural networks often struggle with\nmassive data sizes and high power consumptions. Optical computing provides\ninherent parallelism and perform fundamental operations with passive optical\ncomponents. However, most of the optical computing platforms suffer from\nrelatively low accuracies for machine learning tasks due to fixed connections\nwhile avoiding complex and sensitive techniques. Here, we demonstrate a\ngenetically programmable yet simple optical neural network to achieve high\nperformances with optical random projection. By genetically programming the\norientation of the scattering medium which acts as a random projection kernel\nand only using 1% of the search space, our novel technique finds an optimum\nkernel and improves its initial test accuracies 7-22% for various machine\nlearning tasks. Our optical computing method presents a promising approach to\nachieve high performance in optical neural networks with a simple and scalable\ndesign.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.12490v1"
    },
    {
        "title": "Dual-sided transparent display",
        "authors": [
            "Suman Halder",
            "Yunho Shin",
            "Yidan Peng",
            "Long Wang",
            "Liye Duan",
            "Paul Schmalenberg",
            "Guangkui Qin",
            "Yuxi Gao",
            "Ercan M. Dede",
            "Deng-Ke Yang",
            "Sean P. Rodrigues"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In the past decade, display technology has been reimagined to meet the needs\nof the virtual world. By mapping information onto a scene through a transparent\ndisplay, users can simultaneously visualize both the real world and layers of\nvirtual elements. However, advances in augmented reality (AR) technology have\nprimarily focused on wearable gear or personal devices. Here we present a\nsingle display capable of delivering visual information to observers positioned\non either side of the transparent device. This dual-sided display system\nemploys a polymer stabilized liquid crystal waveguide technology to achieve a\ntransparency window of 65% while offering active-matrix control. An early-stage\nprototype exhibits full-color information via time-sequential processing of a\nred-green-blue (RGB) light-emitting diode (LED) strip. The dual-sided display\nprovides a perspective on transparent mediums as display devices for\nhuman-centric and service-related experiences that can support both enhanced\nbi-directional user interactions and new media platforms.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.13831v1"
    },
    {
        "title": "Photonic-Electronic Integrated Circuits for High-Performance Computing\n  and AI Accelerators",
        "authors": [
            "Shupeng Ning",
            "Hanqing Zhu",
            "Chenghao Feng",
            "Jiaqi Gu",
            "Zhixing Jiang",
            "Zhoufeng Ying",
            "Jason Midkiff",
            "Sourabh Jain",
            "May H. Hlaing",
            "David Z. Pan",
            "Ray T. Chen"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In recent decades, the demand for computational power has surged,\nparticularly with the rapid expansion of artificial intelligence (AI). As we\nnavigate the post-Moore's law era, the limitations of traditional electrical\ndigital computing, including process bottlenecks and power consumption issues,\nare propelling the search for alternative computing paradigms. Among various\nemerging technologies, integrated photonics stands out as a promising solution\nfor next-generation high-performance computing, thanks to the inherent\nadvantages of light, such as low latency, high bandwidth, and unique\nmultiplexing techniques. Furthermore, the progress in photonic integrated\ncircuits (PICs), which are equipped with abundant photoelectronic components,\npositions photonic-electronic integrated circuits as a viable solution for\nhigh-performance computing and hardware AI accelerators. In this review, we\nsurvey recent advancements in both PIC-based digital and analog computing for\nAI, exploring the principal benefits and obstacles of implementation.\nAdditionally, we propose a comprehensive analysis of photonic AI from the\nperspectives of hardware implementation, accelerator architecture, and\nsoftware-hardware co-design. In the end, acknowledging the existing challenges,\nwe underscore potential strategies for overcoming these issues and offer\ninsights into the future drivers for optical computing.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.14806v2"
    },
    {
        "title": "A noise-tolerant, resource-saving probabilistic binary neural network\n  implemented by the SOT-MRAM compute-in-memory system",
        "authors": [
            "Yu Gu",
            "Puyang Huang",
            "Tianhao Chen",
            "Chenyi Fu",
            "Aitian Chen",
            "Shouzhong Peng",
            "Xixiang Zhang",
            "Xufeng Kou"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  We report a spin-orbit torque(SOT) magnetoresistive random-access\nmemory(MRAM)-based probabilistic binary neural network(PBNN) for\nresource-saving and hardware noise-tolerant computing applications. With the\npresence of thermal fluctuation, the non-destructive SOT-driven magnetization\nswitching characteristics lead to a random weight matrix with controllable\nprobability distribution. In the meanwhile, the proposed CIM architecture\nallows for the concurrent execution of the probabilistic vector-matrix\nmultiplication (PVMM) and binarization. Furthermore, leveraging the\neffectiveness of random binary cells to propagate multi-bit probabilistic\ninformation, our SOT-MRAM-based PBNN system achieves a 97.78\\% classification\naccuracy under a 7.01\\% weight variation on the MNIST database through 10\nsampling cycles, and the number of bit-level computation operations is reduced\nby a factor of 6.9 compared to that of the full-precision LeNet-5 network. Our\nwork provides a compelling framework for the design of reliable neural networks\ntailored to the applications with low power consumption and limited\ncomputational resources.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.19374v1"
    },
    {
        "title": "Towards Reverse-Engineering the Brain: Brain-Derived Neuromorphic\n  Computing Approach with Photonic, Electronic, and Ionic Dynamicity in 3D\n  integrated circuits",
        "authors": [
            "S. J. Ben Yoo",
            "Luis El-Srouji",
            "Suman Datta",
            "Shimeng Yu",
            "Jean Anne Incorvia",
            "Alberto Salleo",
            "Volker Sorger",
            "Juejun Hu",
            "Lionel C Kimerling",
            "Kristofer Bouchard",
            "Joy Geng",
            "Rishidev Chaudhuri",
            "Charan Ranganath",
            "Randall O'Reilly"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The human brain has immense learning capabilities at extreme energy\nefficiencies and scale that no artificial system has been able to match. For\ndecades, reverse engineering the brain has been one of the top priorities of\nscience and technology research. Despite numerous efforts, conventional\nelectronics-based methods have failed to match the scalability, energy\nefficiency, and self-supervised learning capabilities of the human brain. On\nthe other hand, very recent progress in the development of new generations of\nphotonic and electronic memristive materials, device technologies, and 3D\nelectronic-photonic integrated circuits (3D EPIC ) promise to realize new\nbrain-derived neuromorphic systems with comparable connectivity, density,\nenergy-efficiency, and scalability. When combined with bio-realistic learning\nalgorithms and architectures, it may be possible to realize an 'artificial\nbrain' prototype with general self-learning capabilities. This paper argues the\npossibility of reverse-engineering the brain through architecting a prototype\nof a brain-derived neuromorphic computing system consisting of artificial\nelectronic, ionic, photonic materials, devices, and circuits with dynamicity\nresembling the bio-plausible molecular, neuro/synaptic, neuro-circuit, and\nmulti-structural hierarchical macro-circuits of the brain based on well-tested\ncomputational models. We further argue the importance of bio-plausible local\nlearning algorithms applicable to the neuromorphic computing system that\ncapture the flexible and adaptive unsupervised and self-supervised learning\nmechanisms central to human intelligence. Most importantly, we emphasize that\nthe unique capabilities in brain-derived neuromorphic computing prototype\nsystems will enable us to understand links between specific neuronal and\nnetwork-level properties with system-level functioning and behavior.\n",
        "pdf_link": "http://arxiv.org/pdf/2403.19724v1"
    },
    {
        "title": "Self-Evolving Wireless Communications: A Novel Intelligence Trend for 6G\n  and Beyond",
        "authors": [
            "Liangxin Qian",
            "Ping Yang",
            "Jun Zhao",
            "Ze Chen",
            "Wanbin Tang"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Wireless communication is rapidly evolving, and future wireless\ncommunications (6G and beyond) will be more heterogeneous, multi-layered, and\ncomplex, which poses challenges to traditional communications. Adaptive\ntechnologies in traditional communication systems respond to environmental\nchanges by modifying system parameters and structures on their own and are not\nflexible and agile enough to satisfy requirements in future communications. To\ntackle these challenges, we propose a novel self-evolving communication\nframework, which consists of three layers: data layer, information layer, and\nknowledge layer. The first two layers allow communication systems to sense\nenvironments, fuse data, and generate a knowledge base for the knowledge layer.\nWhen dealing with a variety of application scenarios and environments, the\ngenerated knowledge is subsequently fed back to the first two layers for\ncommunication in practical application scenarios to obtain self-evolving\nability and enhance the robustness of the system. In this paper, we first\nhighlight the limitations of current adaptive communication systems and the\nneed for intelligence, automation, and self-evolution in future wireless\ncommunications. We overview the development of self-evolving technologies and\nconceive the concept of self-evolving communications with its hypothetical\narchitecture. To demonstrate the power of self-evolving modules, we compare the\nperformances of a communication system with and without evolution. We then\nprovide some potential techniques that enable self-evolving communications and\nchallenges in implementing them.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.04844v1"
    },
    {
        "title": "Reducing the Barriers to Entry for Foundation Model Training",
        "authors": [
            "Paolo Faraboschi",
            "Ellis Giles",
            "Justin Hotard",
            "Konstanty Owczarek",
            "Andrew Wheeler"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The world has recently witnessed an unprecedented acceleration in demands for\nMachine Learning and Artificial Intelligence applications. This spike in demand\nhas imposed tremendous strain on the underlying technology stack in supply\nchain, GPU-accelerated hardware, software, datacenter power density, and energy\nconsumption. If left on the current technological trajectory, future demands\nshow insurmountable spending trends, further limiting market players, stifling\ninnovation, and widening the technology gap. To address these challenges, we\npropose a fundamental change in the AI training infrastructure throughout the\ntechnology ecosystem. The changes require advancements in supercomputing and\nnovel AI training approaches, from high-end software to low-level hardware,\nmicroprocessor, and chip design, while advancing the energy efficiency required\nby a sustainable infrastructure. This paper presents the analytical framework\nthat quantitatively highlights the challenges and points to the opportunities\nto reduce the barriers to entry for training large language models.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.08811v2"
    },
    {
        "title": "Efficient and accurate neural field reconstruction using resistive\n  memory",
        "authors": [
            "Yifei Yu",
            "Shaocong Wang",
            "Woyu Zhang",
            "Xinyuan Zhang",
            "Xiuzhe Wu",
            "Yangu He",
            "Jichang Yang",
            "Yue Zhang",
            "Ning Lin",
            "Bo Wang",
            "Xi Chen",
            "Songqi Wang",
            "Xumeng Zhang",
            "Xiaojuan Qi",
            "Zhongrui Wang",
            "Dashan Shang",
            "Qi Liu",
            "Kwang-Ting Cheng",
            "Ming Liu"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Human beings construct perception of space by integrating sparse observations\ninto massively interconnected synapses and neurons, offering a superior\nparallelism and efficiency. Replicating this capability in AI finds wide\napplications in medical imaging, AR/VR, and embodied AI, where input data is\noften sparse and computing resources are limited. However, traditional signal\nreconstruction methods on digital computers face both software and hardware\nchallenges. On the software front, difficulties arise from storage\ninefficiencies in conventional explicit signal representation. Hardware\nobstacles include the von Neumann bottleneck, which limits data transfer\nbetween the CPU and memory, and the limitations of CMOS circuits in supporting\nparallel processing. We propose a systematic approach with software-hardware\nco-optimizations for signal reconstruction from sparse inputs. Software-wise,\nwe employ neural field to implicitly represent signals via neural networks,\nwhich is further compressed using low-rank decomposition and structured\npruning. Hardware-wise, we design a resistive memory-based computing-in-memory\n(CIM) platform, featuring a Gaussian Encoder (GE) and an MLP Processing Engine\n(PE). The GE harnesses the intrinsic stochasticity of resistive memory for\nefficient input encoding, while the PE achieves precise weight mapping through\na Hardware-Aware Quantization (HAQ) circuit. We demonstrate the system's\nefficacy on a 40nm 256Kb resistive memory-based in-memory computing macro,\nachieving huge energy efficiency and parallelism improvements without\ncompromising reconstruction quality in tasks like 3D CT sparse reconstruction,\nnovel view synthesis, and novel view synthesis for dynamic scenes. This work\nadvances the AI-driven signal restoration technology and paves the way for\nfuture efficient and robust medical AI and 3D vision applications.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.09613v1"
    },
    {
        "title": "Thermal Crosstalk Modelling and Compensation Methods for Programmable\n  Photonic Integrated Circuits",
        "authors": [
            "Isidora Teofilovic",
            "Ali Cem",
            "David Sanchez-Jacome",
            "Daniel Perez-Lopez",
            "Francesco Da Ros"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Photonic integrated circuits play an important role in the field of optical\ncomputing, promising faster and more energy-efficient operations compared to\ntheir digital counterparts. This advantage stems from the inherent suitability\nof optical signals to carry out matrix multiplication. However, even\ndeterministic phenomena such as thermal crosstalk make precise programming of\nphotonic chips a challenging task. Here, we train and experimentally evaluate\nthree models incorporating varying degrees of physics intuition to predict the\neffect of thermal crosstalk in different locations of an integrated\nprogrammable photonic mesh. We quantify the effect of thermal crosstalk by the\nresonance wavelength shift in the power spectrum of a microring resonator\nimplemented in the chip, achieving modelling errors <0.5 pm. We experimentally\nvalidate the models through compensation of the crosstalk-induced wavelength\nshift. Finally, we evaluate the generalization capabilities of one of the\nmodels by employing it to predict and compensate for the effect of thermal\ncrosstalk for parts of the chip it was not trained on, revealing\nroot-mean-square-errors of <2.0 pm.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.10589v1"
    },
    {
        "title": "Layer Ensemble Averaging for Improving Memristor-Based Artificial Neural\n  Network Performance",
        "authors": [
            "Osama Yousuf",
            "Brian Hoskins",
            "Karthick Ramu",
            "Mitchell Fream",
            "William A. Borders",
            "Advait Madhavan",
            "Matthew W. Daniels",
            "Andrew Dienstfrey",
            "Jabez J. McClelland",
            "Martin Lueker-Boden",
            "Gina C. Adam"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Artificial neural networks have advanced due to scaling dimensions, but\nconventional computing faces inefficiency due to the von Neumann bottleneck.\nIn-memory computation architectures, like memristors, offer promise but face\nchallenges due to hardware non-idealities. This work proposes and\nexperimentally demonstrates layer ensemble averaging, a technique to map\npre-trained neural network solutions from software to defective hardware\ncrossbars of emerging memory devices and reliably attain near-software\nperformance on inference. The approach is investigated using a custom\n20,000-device hardware prototyping platform on a continual learning problem\nwhere a network must learn new tasks without catastrophically forgetting\npreviously learned information. Results demonstrate that by trading off the\nnumber of devices required for layer mapping, layer ensemble averaging can\nreliably boost defective memristive network performance up to the software\nbaseline. For the investigated problem, the average multi-task classification\naccuracy improves from 61 % to 72 % (< 1 % of software baseline) using the\nproposed approach.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.15621v1"
    },
    {
        "title": "Minimizing the Number of Teleportations in Distributed Quantum Computing\n  Using Alloy",
        "authors": [
            "Ali Ebnenasir",
            "Kieran Young"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This paper presents a novel approach for minimizing the number of\nteleportations in Distributed Quantum Computing (DQC) using formal methods.\nQuantum teleportation plays a major role in communicating quantum information.\nAs such, it is desirable to perform as few teleportations as possible when\ndistributing a quantum algorithm on a network of quantum machines. Contrary to\nmost existing methods which rely on graph-theoretic or heuristic search\ntechniques, we propose a drastically different approach for minimizing the\nnumber of teleportations through utilizing formal methods. Specifically, the\ncontributions of this paper include: the formal specification of the\nteleportation minimization problem in Alloy, the generalizability of the\nproposed Alloy specifications to quantum circuits with $n$-ary gates, the\nreusability of the Alloy specifications for different quantum circuits and\nnetworks, the simplicity of specifying and solving other problems such as load\nbalancing and heterogeneity, and the compositionality of the proposed approach.\nWe also develop a software tool, called qcAlloy, that takes as input the\ntextual description of a quantum circuit, generates the corresponding Alloy\nmodel, and finally solves the minimization problem using the Alloy analyzer. We\nhave experimentally evaluated qcAlloy for some of the circuits in the RevLib\nbenchmark with more than 100 qubits and 1200 layers, and have demonstrated that\nqcAlloy outperforms one of the most efficient existing methods for most\nbenchmark circuits in terms of minimizing the number of teleportations.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.15980v1"
    },
    {
        "title": "Transductive Spiking Graph Neural Networks for Loihi",
        "authors": [
            "Shay Snyder",
            "Victoria Clerico",
            "Guojing Cong",
            "Shruti Kulkarni",
            "Catherine Schuman",
            "Sumedh R. Risbud",
            "Maryam Parsa"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Graph neural networks have emerged as a specialized branch of deep learning,\ndesigned to address problems where pairwise relations between objects are\ncrucial. Recent advancements utilize graph convolutional neural networks to\nextract features within graph structures. Despite promising results, these\nmethods face challenges in real-world applications due to sparse features,\nresulting in inefficient resource utilization. Recent studies draw inspiration\nfrom the mammalian brain and employ spiking neural networks to model and learn\ngraph structures. However, these approaches are limited to traditional Von\nNeumann-based computing systems, which still face hardware inefficiencies. In\nthis study, we present a fully neuromorphic implementation of spiking graph\nneural networks designed for Loihi 2. We optimize network parameters using Lava\nBayesian Optimization, a novel hyperparameter optimization system compatible\nwith neuromorphic computing architectures. We showcase the performance benefits\nof combining neuromorphic Bayesian optimization with our approach for citation\ngraph classification using fixed-precision spiking neurons. Our results\ndemonstrate the capability of integer-precision, Loihi 2 compatible spiking\nneural networks in performing citation graph classification with comparable\naccuracy to existing floating point implementations.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.17048v1"
    },
    {
        "title": "\"ChatGPT Is Here to Help, Not to Replace Anybody\" -- An Evaluation of\n  Students' Opinions On Integrating ChatGPT In CS Courses",
        "authors": [
            "Bruno Pereira Cipriano",
            "Pedro Alves"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Large Language Models (LLMs) like GPT and Bard are capable of producing code\nbased on textual descriptions, with remarkable efficacy. Such technology will\nhave profound implications for computing education, raising concerns about\ncheating, excessive dependence, and a decline in computational thinking skills,\namong others. There has been extensive research on how teachers should handle\nthis challenge but it is also important to understand how students feel about\nthis paradigm shift. In this research, 52 first-year CS students were surveyed\nin order to assess their views on technologies with code-generation\ncapabilities, both from academic and professional perspectives. Our findings\nindicate that while students generally favor the academic use of GPT, they\ndon't over rely on it, only mildly asking for its help. Although most students\nbenefit from GPT, some struggle to use it effectively, urging the need for\nspecific GPT training. Opinions on GPT's impact on their professional lives\nvary, but there is a consensus on its importance in academic practice.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.17443v1"
    },
    {
        "title": "L0-regularized compressed sensing with Mean-field Coherent Ising\n  Machines",
        "authors": [
            "Mastiyage Don Sudeera Hasaranga Gunathilaka",
            "Yoshitaka Inui",
            "Satoshi Kako",
            "Kazushi Mimura",
            "Masato Okada",
            "Yoshihisa Yamamoto",
            "Toru Aonishi"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Coherent Ising Machine (CIM) is a network of optical parametric oscillators\nthat solves combinatorial optimization problems by finding the ground state of\nan Ising Hamiltonian. As a practical application of CIM, Aonishi et al.\nproposed a quantum-classical hybrid system to solve optimization problems of\nL0-regularization-based compressed sensing (L0RBCS). Gunathilaka et al. has\nfurther enhanced the accuracy of the system. However, the computationally\nexpensive CIM's stochastic differential equations (SDEs) limit the use of\ndigital hardware implementations. As an alternative to Gunathilaka et al.'s CIM\nSDEs used previously, we propose using the mean-field CIM (MF-CIM) model, which\nis a physics-inspired heuristic solver without quantum noise. MF-CIM surmounts\nthe high computational cost due to the simple nature of the differential\nequations (DEs). Furthermore, our results indicate that the proposed model has\nsimilar performance to physically accurate SDEs in both artificial and magnetic\nresonance imaging data, paving the way for implementing CIM-based L0RBCS on\ndigital hardware such as Field Programmable Gate Arrays (FPGAs).\n",
        "pdf_link": "http://arxiv.org/pdf/2405.00366v2"
    },
    {
        "title": "Quantum AI for Alzheimer's disease early screening",
        "authors": [
            "Giacomo Cappiello",
            "Filippo Caruso"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Quantum machine learning is a new research field combining quantum\ninformation science and machine learning. Quantum computing technologies appear\nto be particularly well-suited for addressing problems in the health sector\nefficiently. They have the potential to handle large datasets more effectively\nthan classical models and offer greater transparency and interpretability for\nclinicians. Alzheimer's disease is a neurodegenerative brain disorder that\nmostly affects elderly people, causing important cognitive impairments. It is\nthe most common cause of dementia and it has an effect on memory, thought,\nlearning abilities and movement control. This type of disease has no cure,\nconsequently an early diagnosis is fundamental for reducing its impact. The\nanalysis of handwriting can be effective for diagnosing, as many researches\nhave conjectured. The DARWIN (Diagnosis AlzheimeR WIth haNdwriting) dataset\ncontains handwriting samples from people affected by Alzheimer's disease and a\ngroup of healthy people. Here we apply quantum AI to this use-case. In\nparticular, we use this dataset to test classical methods for classification\nand compare their performances with the ones obtained via quantum machine\nlearning methods. We find that quantum methods generally perform better than\nclassical methods. Our results pave the way for future new quantum machine\nlearning applications in early-screening diagnostics in the healthcare domain.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.00755v2"
    },
    {
        "title": "SSI4IoT: Unlocking the Potential of IoT Tailored Self-Sovereign Identity",
        "authors": [
            "Thusitha Dayaratne",
            "Xinxin Fan",
            "Yuhong Liu",
            "Carsten Rudolph"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The emerging Self-Sovereign Identity (SSI) techniques, such as Decentralized\nIdentifiers (DIDs) and Verifiable Credentials (VCs), move control of digital\nidentity from conventional identity providers to individuals and lay down the\nfoundation for people, organizations, and things establishing rich digital\nrelationship. The existing applications of SSI mainly focus on creating\nperson-to-person and person-to-service relationships, whereas person-to-device\nand device-to-device interactions have been largely overlooked. In this paper,\nwe close this gap by identifying a number of key challenges of applying SSI to\nthe Internet of Things (IoT) and providing a comprehensive taxonomy and usage\nof VCs in the IoT context with respect to their validity period, trust and\ninteroperability level, and scope of usage. The life-cycle management of VCs as\nwell as various optimization techniques for realizing SSI in IoT environments\nare also addressed in great detail. This work is a noteworthy step towards\nmassive adoption of SSI for securing existing and future IoT applications in\npractice.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.02476v1"
    },
    {
        "title": "Leveraging AES Padding: dBs for Nothing and FEC for Free in IoT Systems",
        "authors": [
            "Jongchan Woo",
            "Vipindev Adat Vasudevan",
            "Benjamin D. Kim",
            "Rafael G. L. D'Oliveira",
            "Alejandro Cohen",
            "Thomas Stahlbuhk",
            "Ken R. Duffy",
            "Muriel MÃ©dard"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The Internet of Things (IoT) represents a significant advancement in digital\ntechnology, with its rapidly growing network of interconnected devices. This\nexpansion, however, brings forth critical challenges in data security and\nreliability, especially under the threat of increasing cyber vulnerabilities.\nAddressing the security concerns, the Advanced Encryption Standard (AES) is\ncommonly employed for secure encryption in IoT systems. Our study explores an\ninnovative use of AES, by repurposing AES padding bits for error correction and\nthus introducing a dual-functional method that seamlessly integrates\nerror-correcting capabilities into the standard encryption process. The\nintegration of the state-of-the-art Guessing Random Additive Noise Decoder\n(GRAND) in the receiver's architecture facilitates the joint decoding and\ndecryption process. This strategic approach not only preserves the existing\nstructure of the transmitter but also significantly enhances communication\nreliability in noisy environments, achieving a notable over 3 dB gain in Block\nError Rate (BLER). Remarkably, this enhanced performance comes with a minimal\npower overhead at the receiver - less than 15% compared to the traditional\ndecryption-only process, underscoring the efficiency of our hardware design for\nIoT applications. This paper discusses a comprehensive analysis of our\napproach, particularly in energy efficiency and system performance, presenting\na novel and practical solution for reliable IoT communications.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.05107v1"
    },
    {
        "title": "Design and Implementation of Energy-Efficient Wireless Tire Sensing\n  System with Delay Analysis for Intelligent Vehicles",
        "authors": [
            "Shashank Mishra",
            "Jia-Ming Liang"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The growing prevalence of Internet of Things (IoT) technologies has led to a\nrise in the popularity of intelligent vehicles that incorporate a range of\nsensors to monitor various aspects, such as driving speed, fuel usage, distance\nproximity and tire anomalies. Nowadays, real-time tire sensing systems play\nimportant roles for intelligent vehicles in increasing mileage, reducing fuel\nconsumption, improving driving safety, and reducing the potential for traffic\naccidents. However, the current tire sensing system drains a significant\nvehicle' energy and lacks effective collection of sensing data, which may not\nguarantee the immediacy of driving safety. Thus, this paper designs an\nenergy-efficient wireless tire sensing system (WTSS), which leverages\nenergy-saving techniques to significantly reduce power consumption while\nensuring data retrieval delays during real-time monitoring. Additionally, we\nmathematically analyze the worst-case transmission delay of the system to\nensure the immediacy based on the collision probabilities of sensor\ntransmissions. This system has been implemented and verified by the simulation\nand field trial experiments. These results show that the proposed scheme\nprovides enhanced performance in energy efficiency and accurately identifies\nthe worst transmission delay.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.05757v3"
    },
    {
        "title": "Reservoir Computing Benchmarks: a review, a taxonomy, some best\n  practices",
        "authors": [
            "Chester Wringe",
            "Martin Trefzer",
            "Susan Stepney"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Reservoir Computing is an Unconventional Computation model to perform\ncomputation on various different substrates, such as RNNs or physical\nmaterials. The method takes a \"black-box\" approach, training only the outputs\nof the system it is built on. As such, evaluating the computational capacity of\nthese systems can be challenging. We review and critique the evaluation methods\nused in the field of Reservoir Computing. We introduce a categorisation of\nbenchmark tasks. We review multiple examples of benchmarks from the literature\nas applied to reservoir computing, and note their strengths and shortcomings.\nWe suggest ways in which benchmarks and their uses may be improved to the\nbenefit of the reservoir computing community\n",
        "pdf_link": "http://arxiv.org/pdf/2405.06561v1"
    },
    {
        "title": "Hybrid Magnonic Reservoir Computing",
        "authors": [
            "Cliff B. Abbott",
            "Dmytro A. Bozhko"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Magnonic systems have been a major area of research interest due to their\npotential benefits in speed and lower power consumption compared to traditional\ncomputing. One particular area that they may be of advantage is as Physical\nReservoir Computers in machine learning models. In this work, we build on an\nestablished design for using an Auto-Oscillation Ring as a reservoir computer\nby introducing a simple neural network midstream and introduce an additional\ndesign using a spin wave guide with a scattering regime for processing data\nwith different types of inputs. We simulate these designs on the new micro\nmagnetic simulation software, Magnum.np, and show that the designs are capable\nof performing on various real world data sets comparably or better than\ntraditional dense neural networks.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.09542v1"
    },
    {
        "title": "Intrinsic Voltage Offsets in Memcapacitive Bio-Membranes Enable\n  High-Performance Physical Reservoir Computing",
        "authors": [
            "Ahmed S. Mohamed",
            "Anurag Dhungel",
            "Md Sakib Hasan",
            "Joseph S. Najem"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Reservoir computing is a brain-inspired machine learning framework for\nprocessing temporal data by mapping inputs into high-dimensional spaces.\nPhysical reservoir computers (PRCs) leverage native fading memory and\nnonlinearity in physical substrates, including atomic switches, photonics,\nvolatile memristors, and, recently, memcapacitors, to achieve efficient\nhigh-dimensional mapping. Traditional PRCs often consist of homogeneous device\narrays, which rely on input encoding methods and large stochastic\ndevice-to-device variations for increased nonlinearity and high-dimensional\nmapping. These approaches incur high pre-processing costs and restrict\nreal-time deployment. Here, we introduce a novel heterogeneous\nmemcapacitor-based PRC that exploits internal voltage offsets to enable both\nmonotonic and non-monotonic input-state correlations crucial for efficient\nhigh-dimensional transformations. We demonstrate our approach's efficacy by\npredicting a second-order nonlinear dynamical system with an extremely low\nprediction error (0.00018). Additionally, we predict a chaotic H\\'enon map,\nachieving a low normalized root mean square error (0.080). Unlike previous\nPRCs, such errors are achieved without input encoding methods, underscoring the\npower of distinct input-state correlations. Most importantly, we generalize our\napproach to other neuromorphic devices that lack inherent voltage offsets using\nexternally applied offsets to realize various input-state correlations. Our\napproach and unprecedented performance are a major milestone towards\nhigh-performance full in-materia PRCs.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.09545v1"
    },
    {
        "title": "ReStorEdge: An edge computing system with reuse semantics",
        "authors": [
            "Adrian-Cristian Nicolaescu",
            "Spyridon Mastorakis",
            "Md Washik Al Azad",
            "David Griffin",
            "Miguel Rio"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This paper investigates an edge computing system where requests are processed\nby a set of replicated edge servers. We investigate a class of applications\nwhere similar queries produce identical results. To reduce processing overhead\non the edge servers we store the results of previous computations and return\nthem when new queries are sufficiently similar to earlier ones that produced\nthe results, avoiding the necessity of processing every new query. We implement\na similarity-based data classification system, which we evaluate based on\nreal-world datasets of images and voice queries. We evaluate a range of\norchestration strategies to distribute queries and cached results between edge\nnodes and show that the throughput of queries over a system of distributed edge\nnodes can be increased by 25-33%, increasing its capacity for higher workloads.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.17263v2"
    },
    {
        "title": "Error-Free and Current-Driven Synthetic Antiferromagnetic Domain Wall\n  Memory Enabled by Channel Meandering",
        "authors": [
            "Pengxiang Zhang",
            "Wilfried Haensch",
            "Charudatta M. Phatak",
            "Supratik Guha"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  We propose a new type of multi-bit and energy-efficient magnetic memory based\non current-driven, field-free, and highly controlled domain wall motion. A\nmeandering domain wall channel with precisely interspersed pinning regions\nprovides the multi-bit capability of a magnetic tunnel junction. The magnetic\nfree layer of the memory device has perpendicular magnetic anisotropy and\ninterfacial Dzyaloshinskii-Moriya interaction, so that spin-orbit torques\ninduce efficient domain wall motion. Using micromagnetic simulations, we find\ntwo pinning mechanisms that lead to different cell designs: two-way switching\nand four-way switching. The memory cell design choices and the physics behind\nthese pinning mechanisms are discussed in detail. Furthermore, we show that\nswitching reliability and speed may be significantly improved by replacing the\nferromagnetic free layer with a synthetic antiferromagnetic layer. Switching\nbehavior and material choices will be discussed for the two implementations.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.18261v1"
    },
    {
        "title": "Demonstration of Safe Electromagnetic Radiation Emitted by 5G Active\n  Antenna Systems",
        "authors": [
            "Sumit Kumar",
            "Chandan Kumar Sheemar",
            "Abdelrahman Astro",
            "Jorge Querol",
            "Symeon Chatzinotas"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The careful planning and safe deployment of 5G technologies will bring\nenormous benefits to society and the economy. Higher frequency, beamforming,\nand small-cells are key technologies that will provide unmatched throughput and\nseamless connectivity to 5G users. Superficial knowledge of these technologies\nhas raised concerns among the general public about the harmful effects of\nradiation. Several standardization bodies are active to put limits on the\nemissions which are based on a defined set of radiation measurement\nmethodologies. However, due to the peculiarity of 5G such as dynamicity of the\nbeams, network densification, Time Division Duplexing mode of operation, etc,\nusing existing EMF measurement methods may provide inaccurate results. In this\ncontext, we discuss our experimental studies aimed towards the measurement of\nradiation caused by beam-based transmissions from a 5G base station equipped\nwith an Active Antenna System(AAS). We elaborate on the shortcomings of current\nmeasurement methodologies and address several open questions. Next, we\ndemonstrate that using user-specific downlink beamforming, not only better\nperformance is achieved compared to non-beamformed downlink, but also the\nradiation in the vicinity of the intended user is significantly decreased.\nFurther, we show that under weak reception conditions, an uplink transmission\ncan cause significantly high radiation in the vicinity of the user equipment.\nWe believe that our work will help in clearing several misleading concepts\nabout the 5G EMF radiation effects. We conclude the work by providing\nguidelines to improve the methodology of EMF measurement by considering the\nspatiotemporal dynamicity of the 5G transmission.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.07910v1"
    },
    {
        "title": "Harnessing Quantum Entanglement: Comprehensive Strategies for Enhanced\n  Communication and Beyond in Quantum Networks",
        "authors": [
            "Amit Kumar Bhuyan",
            "Hrishikesh Dutta"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Quantum communication represents a revolutionary advancement over classical\ninformation theory, which leverages unique quantum mechanics properties like\nentanglement to achieve unprecedented capabilities in secure and efficient\ninformation transmission. Unlike bits in classical communication, quantum\ncommunication utilizes qubits in superposition states, allowing for novel\ninformation storage and processing. Entanglement, a key quantum phenomenon,\nenables advanced protocols with enhanced security and processing power. This\npaper provides a comprehensive overview of quantum communication, emphasizing\nthe role of entanglement in theoretical foundations, practical protocols,\nexperimental progress, and security implications. It contrasts quantum\ncommunications potential applications with classical networks, identifying\nareas where entanglement offers significant advantages. The paper explores the\nfundamentals of quantum mechanics in communication, the physical realization of\nquantum information, and the formation of secure quantum networks through\nentanglement-based strategies like Quantum Key Distribution (QKD) and\nteleportation. It addresses the challenges of long-distance quantum\ncommunication, the role of quantum repeaters in scaling networks, and the\nconceptualization of interconnected quantum networks. Additionally, it\ndiscusses strides towards the Quantum Internet, Quantum Error-Correcting codes,\nand quantum cryptographys role in ensuring secure communication. By\nhighlighting the role of entanglement, this paper aims to inspire further\nresearch and innovation in secure and efficient information exchange within\nquantum networks.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.08833v1"
    },
    {
        "title": "The Impact of Feature Representation on the Accuracy of Photonic Neural\n  Networks",
        "authors": [
            "Mauricio Gomes de Queiroz",
            "Paul Jimenez",
            "Raphael Cardoso",
            "Mateus Vidaletti Costa",
            "Mohab Abdalla",
            "Ian O'Connor",
            "Alberto Bosio",
            "Fabio Pavanello"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Photonic Neural Networks (PNNs) are gaining significant interest in the\nresearch community due to their potential for high parallelization, low\nlatency, and energy efficiency. PNNs compute using light, which leads to\nseveral differences in implementation when compared to electronics, such as the\nneed to represent input features in the photonic domain before feeding them\ninto the network. In this encoding process, it is common to combine multiple\nfeatures into a single input to reduce the number of inputs and associated\ndevices, leading to smaller and more energy-efficient PNNs. Although this\nalters the network's handling of input data, its impact on PNNs remains\nunderstudied. This paper addresses this open question, investigating the effect\nof commonly used encoding strategies that combine features on the performance\nand learning capabilities of PNNs. Here, using the concept of feature\nimportance, we develop a mathematical methodology for analyzing feature\ncombination. Through this methodology, we demonstrate that encoding multiple\nfeatures together in a single input determines their relative importance, thus\nlimiting the network's ability to learn from the data. Given some prior\nknowledge of the data, however, this can also be leveraged for higher accuracy.\nBy selecting an optimal encoding method, we achieve up to a 12.3% improvement\nin accuracy of PNNs trained on the Iris dataset compared to other encoding\ntechniques, surpassing the performance of networks where features are not\ncombined. These findings highlight the importance of carefully choosing the\nencoding to the accuracy and decision-making strategies of PNNs, particularly\nin size or power constrained applications.\n",
        "pdf_link": "http://arxiv.org/pdf/2406.18757v2"
    },
    {
        "title": "The Physics of Learning: From Autoencoders to Truly Autonomous Learning\n  Machines",
        "authors": [
            "Alex Ushveridze"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The fact that accurately predicted information can serve as an energy source\npaves the way for new approaches to autonomous learning. The energy derived\nfrom a sequence of successful predictions can be recycled as an immediate\nincentive and resource, driving the enhancement of predictive capabilities in\nAI agents. We propose that, through a series of straightforward\nmeta-architectural adjustments, any unsupervised learning apparatus could\nachieve complete independence from external energy sources, evolving into a\nself-sustaining physical system with a strong intrinsic 'drive' for continual\nlearning. This concept, while still purely theoretical, is exemplified through\nthe autoencoder, a quintessential model for unsupervised efficient coding. We\nuse this model to demonstrate how progressive paradigm shifts can profoundly\nalter our comprehension of learning and intelligence. By reconceptualizing\nlearning as an energy-seeking process, we highlight the potential for achieving\ntrue autonomy in learning systems, thereby bridging the gap between algorithmic\nconcepts and physical models of intelligence.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.04700v1"
    },
    {
        "title": "$i$Trust: Trust-Region Optimisation with Ising Machines",
        "authors": [
            "Sayantan Pramanik",
            "Kaumudibikash Goswami",
            "Sourav Chatterjee",
            "M Girish Chandra"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In this work, we present a heretofore unseen application of Ising machines to\nperform trust region-based optimisation with box constraints. This is done by\nconsidering a specific form of opto-electronic oscillator-based coherent Ising\nmachines with clipped transfer functions, and proposing appropriate\nmodifications to facilitate trust-region optimisation. The enhancements include\nthe inclusion of non-symmetric coupling and linear terms, modulation of noise,\nand compatibility with convex-projections to improve its convergence. The\nconvergence of the modified Ising machine has been shown under the reasonable\nassumptions of convexity or invexity. The mathematical structures of the\nmodified Ising machine and trust-region methods have been exploited to design a\nnew trust-region method to effectively solve unconstrained optimisation\nproblems in many scenarios, such as machine learning and optimisation of\nparameters in variational quantum algorithms. Hence, the proposition is useful\nfor both classical and quantum-classical hybrid scenarios. Finally, the\nconvergence of the Ising machine-based trust-region method, has also been\nproven analytically, establishing the feasibility of the technique.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.04715v1"
    },
    {
        "title": "Event-Based Simulation of Stochastic Memristive Devices for Neuromorphic\n  Computing",
        "authors": [
            "Waleed El-Geresy",
            "Christos Papavassiliou",
            "Deniz GÃ¼ndÃ¼z"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In this paper, we build a general model of memristors suitable for the\nsimulation of event-based systems, such as hardware spiking neural networks,\nand more generally, neuromorphic computing systems. We extend an existing\ngeneral model of memristors - the Generalised Metastable Switch Model - to an\nevent-driven setting, eliminating errors associated discrete time\napproximation, as well as offering potential improvements in terms of\ncomputational efficiency for simulation. We introduce the notion of a\nvolatility state variable, to allow for the modelling of memory-dependent and\ndynamic switching behaviour, succinctly capturing and unifying a variety of\nvolatile phenomena present in memristive devices, including state relaxation,\nstructural disruption, Joule heating, and drift acceleration phenomena. We\nsupply a drift dataset for titanium dioxide memristors and introduce a linear\nconductance model to simulate the drift characteristics, motivated by a\nproposed physical model of filament growth. We then demonstrate an approach for\nfitting the parameters of the event-based model to the drift model.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.04718v2"
    },
    {
        "title": "Invited: Neuromorphic architectures based on augmented silicon photonics\n  platforms",
        "authors": [
            "MatÄj Hejda",
            "Federico Marchesin",
            "George Papadimitriou",
            "Dimitris Gizopoulos",
            "Benoit Charbonnier",
            "RÃ©gis Orobtchouk",
            "Peter Bienstman",
            "Thomas Van Vaerenbergh",
            "Fabio Pavanello"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In this work, we discuss our vision for neuromorphic accelerators based on\nintegrated photonics within the framework of the Horizon Europe NEUROPULS\nproject. Augmented integrated photonic architectures that leverage phase-change\nand III-V materials for optical computing will be presented. A CMOS-compatible\nplatform will be discussed that integrates these materials to fabricate\nphotonic neuromorphic architectures, along with a gem5-based simulation\nplatform to model accelerator operation once it is interfaced with a RISC-V\nprocessor. This simulation platform enables accurate system-level accelerator\nmodeling and benchmarking in terms of key metrics such as speed, energy\nconsumption, and footprint.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.06240v1"
    },
    {
        "title": "Analyzing Machine Learning Performance in a Hybrid Quantum Computing and\n  HPC Environment",
        "authors": [
            "Samuel T. Bieberich",
            "Michael A. Sandoval"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  We explored the possible benefits of integrating quantum simulators in a\n\"hybrid\" quantum machine learning (QML) workflow that uses both classical and\nquantum computations in a high-performance computing (HPC) environment. Here,\nwe used two Oak Ridge Leadership Computing Facility HPC systems, Andes (a\ncommodity-type Linux cluster) and Frontier (an HPE Cray EX supercomputer),\nalong with quantum computing simulators from PennyLane and IBMQ to evaluate a\nhybrid QML program -- using a \"ground up\" approach. Using 1 GPU on Frontier, we\nfound ~56% and ~77% speedups when compared to using Frontier's CPU and a local,\nnon-HPC system, respectively. Analyzing performance on a larger dataset using\nmultiple threads, the Frontier GPUs performed ~92% and ~48% faster than the\nAndes and Frontier CPUs, respectively. More impressively, this is a ~226%\nspeedup over a local, non-HPC system's runtime using the same simulator and\nnumber of threads. We hope that this proof of concept will motivate more\nintensive hybrid QC/HPC scaling studies in the future.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.07294v1"
    },
    {
        "title": "The Rise of UAV Fleet Technologies for Emergency Wireless Communications\n  in Harsh Environments",
        "authors": [
            "Zhuohui Yao",
            "Wenchi Cheng",
            "Wei Zhang",
            "Tao Zhang",
            "Hailin Zhang"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  For unforeseen emergencies, such as natural disasters and pandemic events, it\nis highly demanded to cope with the explosive growth of mobile data traffic in\nextremely critical environments. An Unmanned aerial vehicle (UAV) fleet is an\neffective way to facilitate the Emergency wireless COmmunication NETwork\n(EcoNet). In this article, a MUlti-tier Heterogeneous UAV Network (MuHun),\nwhich is with different UAV fleets in different altitudes, is proposed to\nflexibly serve various emergencies. We refresh the key performance indicators\nof full coverage, network capacity, low latency, and energy efficiency in harsh\nenvironments. Then, we present the special challenges regarding\nshadowing-dominated complex channel model, energy supply limited\nshort-endurance, various communication mechanisms coexistence, and\ncommunication island for underground users in UAV-based EcoNet, followed by the\nMuHun-based EcoNet architecture and its advantages. Furthermore, some potential\nsolutions such as the new hybrid-channel adapted resource allocation,\nreconfigurable intelligent surface assisted UAV communications, competitive\nheterogenous-networks, and magnetic induction based air-to-ground/underground\ncommunications are discussed to effectively achieve full coverage, high\ncapacity, high energy efficiency, and diverse qualities of services for EcoNets\nin harsh environments.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.17044v1"
    },
    {
        "title": "A Systematic Analytical Design Procedure for Distributed Amplifiers",
        "authors": [
            "Elham Amiri",
            "Mojtaba Joodaki"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In this paper we present a simple while comprehensive analytical design\nprocedure for distributed amplifiers. Distributed amplifiers are attractive for\ndesigners due to their wideband capability. When designing a distributed\namplifier, the first question that comes to mind is how wide the bandwidth can\nbe. This paper answers this question by using the self-matching and low-pass\nproperties of a distributed amplifier. Self-matching property of a distributed\npower amplifier is an interesting point that distinguishes it from other types\nof power amplifiers that are usually based on input and output matching\nnetworks. Here the estimation of the bandwidth of a distributed amplifier\nstructure is discussed. The equations that are used in this paper can bring\ngood insight and they can assist designers. Furthermore, we have explained the\nfrequency behavior of a tapered distributed amplifier analytically for the\nfirst time. In order to validate the approach presented here, we have used\npublished designs including our previously published design as practical\nexamples. The flowchart of the design procedure is also provided.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.17332v1"
    },
    {
        "title": "Topology Optimization of Random Memristors for Input-Aware Dynamic SNN",
        "authors": [
            "Bo Wang",
            "Shaocong Wang",
            "Ning Lin",
            "Yi Li",
            "Yifei Yu",
            "Yue Zhang",
            "Jichang Yang",
            "Xiaoshan Wu",
            "Yangu He",
            "Songqi Wang",
            "Rui Chen",
            "Guoqi Li",
            "Xiaojuan Qi",
            "Zhongrui Wang",
            "Dashan Shang"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  There is unprecedented development in machine learning, exemplified by recent\nlarge language models and world simulators, which are artificial neural\nnetworks running on digital computers. However, they still cannot parallel\nhuman brains in terms of energy efficiency and the streamlined adaptability to\ninputs of different difficulties, due to differences in signal representation,\noptimization, run-time reconfigurability, and hardware architecture. To address\nthese fundamental challenges, we introduce pruning optimization for input-aware\ndynamic memristive spiking neural network (PRIME). Signal representation-wise,\nPRIME employs leaky integrate-and-fire neurons to emulate the brain's inherent\nspiking mechanism. Drawing inspiration from the brain's structural plasticity,\nPRIME optimizes the topology of a random memristive spiking neural network\nwithout expensive memristor conductance fine-tuning. For runtime\nreconfigurability, inspired by the brain's dynamic adjustment of computational\ndepth, PRIME employs an input-aware dynamic early stop policy to minimize\nlatency during inference, thereby boosting energy efficiency without\ncompromising performance. Architecture-wise, PRIME leverages memristive\nin-memory computing, mirroring the brain and mitigating the von Neumann\nbottleneck. We validated our system using a 40 nm 256 Kb memristor-based\nin-memory computing macro on neuromorphic image classification and image\ninpainting. Our results demonstrate the classification accuracy and Inception\nScore are comparable to the software baseline, while achieving maximal\n62.50-fold improvements in energy efficiency, and maximal 77.0% computational\nload savings. The system also exhibits robustness against stochastic synaptic\nnoise of analogue memristors. Our software-hardware co-designed model paves the\nway to future brain-inspired neuromorphic computing with brain-like energy\nefficiency and adaptivity.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.18625v1"
    },
    {
        "title": "The Energy Cost of Artificial Intelligence of Things Lifecycle",
        "authors": [
            "Shih-Kai Chou",
            "Jernej Hribar",
            "Mihael MohorÄiÄ",
            "Carolina Fortuna"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Artificial intelligence (AI)coupled with existing Internet of Things (IoT)\nenables more streamlined and autonomous operations across various economic\nsectors. Consequently, the paradigm of Artificial Intelligence of Things (AIoT)\nhaving AI techniques at its core implies additional energy and carbon costs\nthat may become significant with more complex neural architectures. To better\nunderstand the energy and Carbon Footprint (CF) of some AIoT components, very\nrecent studies employ conventional metrics. However, these metrics are not\ndesigned to capture energy efficiency aspects of inference. In this paper, we\npropose a new metric, the Energy Cost of AIoT Lifecycle (eCAL) to capture the\noverall energy cost of inference over the lifecycle of an AIoT system. We\ndevise a new methodology for determining eCAL of an AIoT system by analyzing\nthe complexity of data manipulation in individual components involved in the\nAIoT lifecycle and derive the overall and per bit energy consumption. With eCAL\nwe show that the better a model is and the more it is used, the more energy\nefficient an inference is. For an example AIoT configuration, eCAL for making\n$100$ inferences is $1.43$ times higher than for $1000$ inferences. We also\nevaluate the CF of the AIoT system by calculating the equivalent CO$_{2}$\nemissions based on the energy consumption and the Carbon Intensity (CI) across\ndifferent countries. Using 2023 renewable data, our analysis reveals that\ndeploying an AIoT system in Germany results in emitting $4.62$ times higher\nCO$_2$ than in Finland, due to latter using more low-CI energy sources.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.00540v1"
    },
    {
        "title": "Vertiport Terminal Scheduling and Throughput Analysis for Multiple\n  Surface Directions",
        "authors": [
            "Ravi Raj Saxena",
            "T. V. Prabhakar",
            "Joy Kuri",
            "Manogna Yadav"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Vertical Take-Off and Landing (VTOL) vehicles have gained immense popularity\nin the delivery drone market and are now being developed for passenger\ntransportation in urban areas to efficiently enable Urban Air Mobility (UAM).\nUAM aims to utilize the urban airspace \\hidetxt{vertical dimension} to address\nthe problem of heavy road congestion in dense urban cities. VTOL vehicles\nrequire vertiport terminals for landing, take-off, passengers boarding or\ndeboarding, refuelling (or charging), and maintenance. An efficient scheduling\nalgorithm is essential to maximize the throughput of the vertiport terminal\n(vertiminal)\\hidetxt{ as well as efficient use of airspace} while maintaining\nsafety protocols to handle the UAM traffic. While traditional departure and\ntaxiing operations can be applied in the context of vertiminal, specific\nalgorithms are required for take-off and landing schedules. Unlike fixed-wing\naircraft that require a runway to take-off and climb in a single direction,\nVTOL vehicles can approach and climb in several directions. We propose a Mixed\nInteger Linear Program (MILP) formulation to schedule flights for taxiing,\nclimbing (or approaching) using multiple directions after take-off (before\nlanding) and turnaround on gates. We also derived equations to thoroughly\nanalyze the throughput capacity of a vertiminal considering all its core\nelements. We have shown that our MILP can achieve the maximum throughput\nobtained through the equations. Given the input parameters, our analysis can be\nused to analyze the capacity of a vertiminal without running any simulation,\nwhile our MILP can be used to get the most efficient schedule.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.01152v2"
    },
    {
        "title": "Entanglement Routing in Quantum Networks: A Comprehensive Survey",
        "authors": [
            "Amar Abane",
            "Michael Cubeddu",
            "Van Sy Mai",
            "Abdella Battou"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Entanglement routing in near-term quantum networks consists of choosing the\noptimal sequence of short-range entanglements to combine through swapping\noperations to establish end-to-end entanglement between two distant nodes.\nSimilar to traditional routing technologies, a quantum routing protocol uses\nnetwork information to choose the best paths to satisfy a set of end-to-end\nentanglement requests. However, in addition to network state information, a\nquantum routing protocol must also take into account the requested entanglement\nfidelity, the probabilistic nature of swapping operations, and the short\nlifetime of entangled states. In this work, we formulate a practical\nentanglement routing problem and analyze and categorize the main approaches to\naddress it, drawing comparisons to, and inspiration from, classical network\nrouting strategies where applicable. We classify and discuss the studied\nquantum routing schemes into reactive, proactive, opportunistic, and virtual\nrouting\n",
        "pdf_link": "http://arxiv.org/pdf/2408.01234v1"
    },
    {
        "title": "Configuring Safe Spiking Neural Controllers for Cyber-Physical Systems\n  through Formal Verification",
        "authors": [
            "Arkaprava Gupta",
            "Sumana Ghosh",
            "Ansuman Banerjee",
            "Swarup Kumar Mohalik"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Spiking Neural Networks (SNNs) are a subclass of neuromorphic models that\nhave great potential to be used as controllers in Cyber-Physical Systems (CPSs)\ndue to their energy efficiency. They can benefit from the prevalent approach of\nfirst training an Artificial Neural Network (ANN) and then translating to an\nSNN with subsequent hyperparameter tuning. The tuning is required to ensure\nthat the resulting SNN is accurate with respect to the ANN in terms of metrics\nlike Mean Squared Error (MSE). However, SNN controllers for safety-critical\nCPSs must also satisfy safety specifications, which are not guaranteed by the\nconversion approach. In this paper, we propose a solution which tunes the\n$temporal$ $window$ hyperparameter of the translated SNN to ensure both\naccuracy and compliance with the safe range specification that requires the SNN\noutputs to remain within a safe range. The core verification problem is\nmodelled using mixed-integer linear programming (MILP) and is solved with\nGurobi. When the controller fails to meet the range specification, we compute\ntight bounds on the SNN outputs as feedback for the CPS developer. To mitigate\nthe high computational cost of verification, we integrate data-driven steps to\nminimize verification calls. Our approach provides designers with the\nconfidence to safely integrate energy-efficient SNN controllers into modern\nCPSs. We demonstrate our approach with experimental results on five different\nbenchmark neural controllers.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.01996v1"
    },
    {
        "title": "Quantum Computing and Neuromorphic Computing for Safe, Reliable, and\n  explainable Multi-Agent Reinforcement Learning: Optimal Control in Autonomous\n  Robotics",
        "authors": [
            "Mazyar Taghavi"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  This paper investigates the utilization of Quantum Computing and Neuromorphic\nComputing for Safe, Reliable, and Explainable Multi_Agent Reinforcement\nLearning (MARL) in the context of optimal control in autonomous robotics. The\nobjective was to address the challenges of optimizing the behavior of\nautonomous agents while ensuring safety, reliability, and explainability.\nQuantum Computing techniques, including Quantum Approximate Optimization\nAlgorithm (QAOA), were employed to efficiently explore large solution spaces\nand find approximate solutions to complex MARL problems. Neuromorphic\nComputing, inspired by the architecture of the human brain, provided parallel\nand distributed processing capabilities, which were leveraged to develop\nintelligent and adaptive systems. The combination of these technologies held\nthe potential to enhance the safety, reliability, and explainability of MARL in\nautonomous robotics. This research contributed to the advancement of autonomous\nrobotics by exploring cutting-edge technologies and their applications in\nmulti-agent systems. Codes and data are available.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.03884v1"
    },
    {
        "title": "On Noise Resiliency of Neuromorphic Inferential Communication in\n  Microgrids",
        "authors": [
            "Yubo Song",
            "Subham Sahoo",
            "Xiaoguang Diao"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Neuromorphic computing leveraging spiking neural network has emerged as a\npromising solution to tackle the security and reliability challenges with the\nconventional cyber-physical infrastructure of microgrids. Its event-driven\nparadigm facilitates promising prospect in resilient and energy-efficient\ncoordination among power electronic converters. However, different from\nbiological neurons that are focused in the literature, microgrids exhibit\ndistinct architectures and features, implying potentially diverse adaptability\nin its capabilities to dismiss information transfer, which remains largely\nunrevealed. One of the biggest drawbacks in the information transfer theory is\nthe impact of noise in the signaling accuracy. Hence, this article hereby\nexplores the noise resiliency of neuromorphic inferential communication in\nmicrogrids through case studies and underlines potential challenges and\nsolutions as extensions beyond the results, thus offering insights for its\nimplementation in real-world scenarios.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.05360v1"
    },
    {
        "title": "Approximate ADCs for In-Memory Computing",
        "authors": [
            "Arkapravo Ghosh",
            "Hemkar Reddy Sadana",
            "Mukut Debnath",
            "Panthadip Maji",
            "Shubham Negi",
            "Sumeet Gupta",
            "Mrigank Sharad",
            "Kaushik Roy"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In memory computing (IMC) architectures for deep learning (DL) accelerators\nleverage energy-efficient and highly parallel matrix vector multiplication\n(MVM) operations, implemented directly in memory arrays. Such IMC designs have\nbeen explored based on CMOS as well as emerging non-volatile memory (NVM)\ntechnologies like RRAM. IMC architectures generally involve a large number of\ncores consisting of memory arrays, storing the trained weights of the DL model.\nPeripheral units like DACs and ADCs are also used for applying inputs and\nreading out the output values. Recently reported designs reveal that the ADCs\nrequired for reading out the MVM results, consume more than 85% of the total\ncompute power and also dominate the area, thereby eschewing the benefits of the\nIMC scheme. Mitigation of imperfections in the ADCs, namely, non-linearity and\nvariations, incur significant design overheads, due to dedicated calibration\nunits. In this work we present peripheral aware design of IMC cores, to\nmitigate such overheads. It involves incorporating the non-idealities of ADCs\nin the training of the DL models, along with that of the memory units. The\nproposed approach applies equally well to both current mode as well as charge\nmode MVM operations demonstrated in recent years., and can significantly\nsimplify the design of mixed-signal IMC units.\n",
        "pdf_link": "http://arxiv.org/pdf/2408.06390v1"
    },
    {
        "title": "A Comprehensive Analysis of the Future of Atomically Precise\n  Manufacturing",
        "authors": [
            "Vadym Shvydun",
            "Justin Sato",
            "Gabriel Bristot"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Atomically Precise Manufacturing (APM) refers to the assembly of materials\nwith atomic precision, representing a highly advanced technology with\nsignificant potential. However, the development of APM remains in its early\nstages, with applications largely confined to specialized fields and lacking\ncohesion within a unified discipline. The current literature on APM is often\ndominated by older, speculative papers that discuss its immense potential risks\nand benefits without sufficient grounding in the latest advancements or\npractical limitations that exist today. This paper aims to bridge this gap by\nproviding a comprehensive assessment of current APM and near-APM technologies,\nas well as using the barriers to further progress to predict future\ndevelopments. Through this analysis, we seek to establish a clearer\nunderstanding of the present state of the technology and then use these\ninsights to predict the future trajectory of APM. By doing so, we aim to create\na more grounded discourse on APM and its potential risks and benefits, while\nalso guiding future research on the necessary regulations and safety\nconsiderations for this emerging field.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.00955v1"
    },
    {
        "title": "Two-Timescale Synchronization and Migration for Digital Twin Networks: A\n  Multi-Agent Deep Reinforcement Learning Approach",
        "authors": [
            "Wenshuai Liu",
            "Yaru Fu",
            "Yongna Guo",
            "Fu Lee Wang",
            "Wen Sun",
            "Yan Zhang"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Digital twins (DTs) have emerged as a promising enabler for representing the\nreal-time states of physical worlds and realizing self-sustaining systems. In\npractice, DTs of physical devices, such as mobile users (MUs), are commonly\ndeployed in multi-access edge computing (MEC) networks for the sake of reducing\nlatency. To ensure the accuracy and fidelity of DTs, it is essential for MUs to\nregularly synchronize their status with their DTs. However, MU mobility\nintroduces significant challenges to DT synchronization. Firstly, MU mobility\ntriggers DT migration which could cause synchronization failures. Secondly, MUs\nrequire frequent synchronization with their DTs to ensure DT fidelity.\nNonetheless, DT migration among MEC servers, caused by MU mobility, may occur\ninfrequently. Accordingly, we propose a two-timescale DT synchronization and\nmigration framework with reliability consideration by establishing a non-convex\nstochastic problem to minimize the long-term average energy consumption of MUs.\nWe use Lyapunov theory to convert the reliability constraints and reformulate\nthe new problem as a partially observable Markov decision-making process\n(POMDP). Furthermore, we develop a heterogeneous agent proximal policy\noptimization with Beta distribution (Beta-HAPPO) method to solve it. Numerical\nresults show that our proposed Beta-HAPPO method achieves significant\nimprovements in energy savings when compared with other benchmarks.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.01092v1"
    },
    {
        "title": "A Silicon Photonic Neural Network for Chromatic Dispersion Compensation\n  in 20 Gbps PAM4 Signal at 125 km and Its Scalability up to 100 Gbps",
        "authors": [
            "Emiliano Staffoli",
            "Gianpietro Maddinelli",
            "Lorenzo Pavesi"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  A feed-forward photonic neural network (PNN) is tested for chromatic\ndispersion compensation in Intensity Modulation/Direct Detection optical links.\nThe PNN is based on a sequence of linear and nonlinear transformations. The\nlinear stage is constituted by an 8-tap time-delayed complex perceptron\nimplemented on a Silicon-On-insulator platform and acting as a tunable optical\nfilter. The nonlinear stage is provided by the square modulus of the electrical\nfield applied at the end-of-line photodetector. The training maximizes the\nseparation between the optical levels (i.e. the eye diagram aperture), with\nconsequent reduction of the Bit Error Rate. Effective equalization is\nexperimentally demonstrated for 20 Gbps 4-level Pulse Amplitude Modulated\nsignal up to 125 km. An evolutionary algorithm and a gradient-based approach\nare tested for the training and then compared in terms of repeatability and\nconvergence time. The optimal weights resulting from the training are\ninterpreted in light of the theoretical transfer function of the optical fiber.\nFinally, a simulative study proves the scalability of the layout to larger\nbandwidths, up to 100 Gbps.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.03547v1"
    },
    {
        "title": "Farmer.Chat: Scaling AI-Powered Agricultural Services for Smallholder\n  Farmers",
        "authors": [
            "Namita Singh",
            "Jacqueline Wang'ombe",
            "Nereah Okanga",
            "Tetyana Zelenska",
            "Jona Repishti",
            "Jayasankar G K",
            "Sanjeev Mishra",
            "Rajsekar Manokaran",
            "Vineet Singh",
            "Mohammed Irfan Rafiq",
            "Rikin Gandhi",
            "Akshay Nambi"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Small and medium-sized agricultural holders face challenges like limited\naccess to localized, timely information, impacting productivity and\nsustainability. Traditional extension services, which rely on in-person agents,\nstruggle with scalability and timely delivery, especially in remote areas. We\nintroduce FarmerChat, a generative AI-powered chatbot designed to address these\nissues. Leveraging Generative AI, FarmerChat offers personalized, reliable, and\ncontextually relevant advice, overcoming limitations of previous chatbots in\ndeterministic dialogue flows, language support, and unstructured data\nprocessing. Deployed in four countries, FarmerChat has engaged over 15,000\nfarmers and answered over 300,000 queries. This paper highlights how\nFarmerChat's innovative use of GenAI enhances agricultural service scalability\nand effectiveness. Our evaluation, combining quantitative analysis and\nqualitative insights, highlights FarmerChat's effectiveness in improving\nfarming practices, enhancing trust, response quality, and user engagement.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.08916v2"
    },
    {
        "title": "Distributed Binary Optimization with In-Memory Computing: An Application\n  for the SAT Problem",
        "authors": [
            "Xiangyi Zhang",
            "Fabian BÃ¶hm",
            "Elisabetta Valiante",
            "Moslem Noori",
            "Thomas Van Vaerenbergh",
            "Chan-Woo Yang",
            "Giacomo Pedretti",
            "Masoud Mohseni",
            "Raymond Beausoleil",
            "Ignacio Rozada"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  In-memory computing (IMC) has been shown to be a promising approach for\nsolving binary optimization problems while significantly reducing energy and\nlatency. Building on the advantages of parallel computation, we propose an\nIMC-compatible parallelism framework inspired by parallel tempering (PT),\nenabling cross-replica communication to improve the performance of IMC solvers.\nThis framework enables an IMC solver not only to improve performance beyond\nwhat can be achieved through parallelization, but also affords greater\nflexibility for the search process with low hardware overhead. We justify that\nthe framework can be applied to almost any IMC solver. We demonstrate the\neffectiveness of the framework for the Boolean satisfiability (SAT) problem,\nusing the WalkSAT heuristic as a proxy for existing IMC solvers. The resulting\nPT-inspired cooperative WalkSAT (PTIC-WalkSAT) algorithm outperforms the\ntraditional WalkSAT heuristic in terms of the iterations-to-solution in 76.3%\nof the tested problem instances and its na\\\"ive parallel variant (PA-WalkSAT)\ndoes so in 68.4% of the instances. An estimate of the energy overhead of the\nPTIC framework for two hardware accelerator architectures indicates that in\nboth cases the overhead of running the PTIC framework would be less than 1% of\nthe total energy required to run each accelerator.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.09152v3"
    },
    {
        "title": "AmpAgent: An LLM-based Multi-Agent System for Multi-stage Amplifier\n  Schematic Design from Literature for Process and Performance Porting",
        "authors": [
            "Chengjie Liu",
            "Weiyu Chen",
            "Anlan Peng",
            "Yuan Du",
            "Li Du",
            "Jun Yang"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Multi-stage amplifiers are widely applied in analog circuits. However, their\nlarge number of components, complex transfer functions, and intricate pole-zero\ndistributions necessitate extensive manpower for derivation and param sizing to\nensure their stability. In order to achieve efficient derivation of the\ntransfer function and simplify the difficulty of circuit design, we propose\nAmpAgent: a multi-agent system based on large language models (LLMs) for\nefficiently designing such complex amplifiers from literature with process and\nperformance porting. AmpAgent is composed of three agents: Literature Analysis\nAgent, Mathematics Reasoning Agent and Device Sizing Agent. They are separately\nresponsible for retrieving key information (e.g. formulas and transfer\nfunctions) from the literature, decompose the whole circuit's design problem by\nderiving the key formulas, and address the decomposed problem iteratively.\n  AmpAgent was employed in the schematic design of seven types of multi-stage\namplifiers with different compensation techniques. In terms of design\nefficiency, AmpAgent has reduced the number of iterations by 1.32$ \\sim\n$4${\\times}$ and execution time by 1.19$ \\sim $2.99${\\times}$ compared to\nconventional optimization algorithms, with a success rate increased by 1.03$\n\\sim $6.79${\\times}$. In terms of circuit performance, it has improved by 1.63$\n\\sim $27.25${\\times}$ compared to the original literature. The findings suggest\nthat LLMs could play a crucial role in the field of complex analog circuit\nschematic design, as well as process and performance porting.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.14739v1"
    },
    {
        "title": "Nonideality-aware training makes memristive networks more robust to\n  adversarial attacks",
        "authors": [
            "Dovydas Joksas",
            "Luis MuÃ±oz-GonzÃ¡lez",
            "Emil Lupu",
            "Adnan Mehonic"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Neural networks are now deployed in a wide number of areas from object\nclassification to natural language systems. Implementations using analog\ndevices like memristors promise better power efficiency, potentially bringing\nthese applications to a greater number of environments. However, such systems\nsuffer from more frequent device faults and overall, their exposure to\nadversarial attacks has not been studied extensively. In this work, we\ninvestigate how nonideality-aware training - a common technique to deal with\nphysical nonidealities - affects adversarial robustness. We find that\nadversarial robustness is significantly improved, even with limited knowledge\nof what nonidealities will be encountered during test time.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.19671v1"
    },
    {
        "title": "The Unlikely Hero: Nonideality in Analog Photonic Neural Networks as\n  Built-in Defender Against Adversarial Attacks",
        "authors": [
            "Haotian Lu",
            "Ziang Yin",
            "Partho Bhoumik",
            "Sanmitra Banerjee",
            "Krishnendu Chakrabarty",
            "Jiaqi Gu"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Electronic-photonic computing systems have emerged as a promising platform\nfor accelerating deep neural network (DNN) workloads. Major efforts have been\nfocused on countering hardware non-idealities and boosting efficiency with\nvarious hardware/algorithm co-design methods. However, the adversarial\nrobustness of such photonic analog mixed-signal AI hardware remains unexplored.\nThough the hardware variations can be mitigated with robustness-driven\noptimization methods, malicious attacks on the hardware show distinct behaviors\nfrom noises, which requires a customized protection method tailored to optical\nanalog hardware. In this work, we rethink the role of conventionally undesired\nnon-idealities in photonic analog accelerators and claim their surprising\neffects on defending against adversarial weight attacks. Inspired by the\nprotection effects from DNN quantization and pruning, we propose a synergistic\ndefense framework tailored for optical analog hardware that proactively\nprotects sensitive weights via pre-attack unary weight encoding and post-attack\nvulnerability-aware weight locking. Efficiency-reliability trade-offs are\nformulated as constrained optimization problems and efficiently solved offline\nwithout model re-training costs. Extensive evaluation of various DNN benchmarks\nwith a multi-core photonic accelerator shows that our framework maintains\nnear-ideal on-chip inference accuracy under adversarial bit-flip attacks with\nmerely <3% memory overhead. Our codes are open-sourced at\nhttps://github.com/ScopeX-ASU/Unlikely_Hero.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.01289v1"
    },
    {
        "title": "ADEPT-Z: Zero-Shot Automated Circuit Topology Search for Pareto-Optimal\n  Photonic Tensor Cores",
        "authors": [
            "Ziyang Jiang",
            "Pingchuan Ma",
            "Meng Zhang",
            "Rena Huang",
            "Jiaqi Gu"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Photonic tensor cores (PTCs) are essential building blocks for optical\nartificial intelligence (AI) accelerators based on programmable photonic\nintegrated circuits. Most PTC designs today are manually constructed, with low\ndesign efficiency and unsatisfying solution quality. This makes it challenging\nto meet various hardware specifications and keep up with rapidly evolving AI\napplications. Prior work has explored gradient-based methods to learn a good\nPTC structure differentiably. However, it suffers from slow training speed and\noptimization difficulty when handling multiple non-differentiable objectives\nand constraints. Therefore, in this work, we propose a more flexible and\nefficient zero-shot multi-objective evolutionary topology search framework\nADEPT-Z that explores Pareto-optimal PTC designs with advanced devices in a\nlarger search space. Multiple objectives can be co-optimized while honoring\ncomplicated hardware constraints. With only <3 hours of search, we can obtain\ntens of diverse Pareto-optimal solutions, 100x faster than the prior\ngradient-based method, outperforming prior manual designs with 2x higher\naccuracy weighted area-energy efficiency. The code of ADEPT-Z is available at\nhttps://github.com/ScopeX-ASU/ADEPT-Z.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.01313v1"
    },
    {
        "title": "Decentralized Collaborative Inertial Tracking",
        "authors": [
            "Alpha Diallo",
            "Benoit Garbinato"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Although people spend most of their time indoors, outdoor tracking systems,\nsuch as the Global Positioning System (GPS), are predominantly used for\nlocation-based services. These systems are accurate outdoors, easy to use, and\noperate autonomously on each mobile device. In contrast, Indoor Tracking\nSystems~(ITS) lack standardization and are often difficult to operate because\nthey require costly infrastructure. In this paper, we propose an indoor\ntracking algorithm that uses collected data from inertial sensors embedded in\nmost mobile devices. In this setting, mobile devices autonomously estimate\ntheir location, hence removing the burden of deploying and maintaining complex\nand scattered hardware infrastructure. In addition, these devices collaborate\nby anonymously exchanging data with other nearby devices, using wireless\ncommunication, such as Bluetooth, to correct errors in their location\nestimates. Our collaborative algorithm relies on low-complexity geometry\noperations and can be deployed on any recent mobile device with\ncommercial-grade sensors. We evaluate our solution on real-life data collected\nby different devices. Experimentation with 16 simultaneously moving and\ncollaborating devices shows an average accuracy improvement of 44% compared to\nthe standalone Pedestrian Dead Reckoning algorithm.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.01982v1"
    },
    {
        "title": "Tactile Displays Driven by Projected Light",
        "authors": [
            "Max Linnander",
            "Dustin Goetz",
            "Gregory Reardon",
            "Elliot Hawkes",
            "Yon Visell"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Tactile displays that lend tangible form to digital content could transform\ncomputing interactions. However, achieving the resolution, speed, and dynamic\nrange needed for perceptual fidelity remains challenging. We present a tactile\ndisplay that directly converts projected light into visible tactile patterns\nvia a photomechanical surface populated with millimeter-scale optotactile\npixels. The pixels transduce incident light into mechanical displacements\nthrough photostimulated thermal gas expansion, yielding millimeter scale\ndisplacements with response times of 2 to 100 milliseconds. Employing projected\nlight for power transmission and addressing renders these displays highly\nscalable. We demonstrate devices with up to 1511 addressable pixels. Perceptual\nstudies confirm that they can reproduce diverse spatiotemporal tactile patterns\nwith high fidelity. This research establishes a foundation for practical,\nversatile high-resolution tactile displays driven by light.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.05494v2"
    },
    {
        "title": "D-Wave's Nonlinear-Program Hybrid Solver: Description and Performance\n  Analysis",
        "authors": [
            "Eneko Osaba",
            "Pablo Miranda-Rodriguez"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The development of advanced quantum-classical algorithms is among the most\nprominent strategies in quantum computing. Numerous hybrid solvers have been\nintroduced recently. Many of these methods are created ad hoc to address\nspecific use cases. However, several well-established schemes are frequently\nutilized to address optimization problems. In this context, D-Wave launched the\nHybrid Solver Service in 2020, offering a portfolio of methods designed to\naccelerate time-to-solution for users aiming to optimize performance and\noperational processes. Recently, a new technique has been added to this\nportfolio: the Nonlinear-Program Hybrid Solver. This paper describes this\nsolver and evaluates its performance through a benchmark of 45 instances across\nthree combinatorial optimization problems: the Traveling Salesman Problem, the\nKnapsack Problem, and the Maximum Cut Problem. To facilitate the use of this\nrelatively unexplored solver, we provide details of the implementation used to\nsolve these three optimization problems.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.07980v3"
    },
    {
        "title": "Energy-Efficient and Fast Memristor-based Serial Multipliers Applicable\n  in Image Processing",
        "authors": [
            "Seyed Erfan Fatemieh",
            "Bahareh Bagheralmoosavi",
            "Mohammad Reza Reshadinezhad"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Memristive Processing In-Memory (PIM) is one of the promising techniques for\novercoming the Von-Neumann bottleneck. Reduction of data transfer between\nprocessor and memory and data processing by memristors in data-intensive\napplications reduces energy consumption and processing time. Multipliers are\none of the fundamental arithmetic circuits that play a significant role in\ndata-intensive processing applications. The computational complexity of\nmultipliers has turned them into one of the arithmetic circuits affecting PIM's\nefficiency and energy consumption, for example, in convolution operations.\nSerial material implication (IMPLY) logic design is one of the methods of\nimplementing arithmetic circuits by applying emerging memristive technology\nthat enables PIM in the structure of crossbar arrays. The authors propose\nunsigned and signed array multipliers using serial IMPLY logic in this paper.\nThe proposed multipliers have improved significantly compared to State-Of-the\nArt (SOA) by applying the proposed Partial Product Units (PPUs) and overlapping\ncomputational steps. The number of computational steps, energy consumption, and\nrequired memristors of the proposed 8-bit unsigned array multiplier are\nimproved by up to 36%, 31%, and 47% compared to the classic designs. The\nproposed 8-bit signed multiplier has also improved the computational steps,\nenergy consumption, and required memristors by up to 59%, 54%, and 45%. The\nperformance of the proposed multipliers in the applications of Gaussian blur\nand edge detection is also investigated, and the simulation results have shown\nan improvement of 31% in energy consumption and 33% in the number of\ncomputational steps in these applications.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.09953v1"
    },
    {
        "title": "A Survey on Performance, Current and Future Usage of\n  Vehicle-To-Everything Communication Standards",
        "authors": [
            "Falk Dettinger",
            "Matthias WeiÃ",
            "Daniel Dittler",
            "Johannes StÃ¼mpfle",
            "Maurice Artelt",
            "Michael Weyrich"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Wireless communication between road users is essential for environmental\nperception, reasoning, and mission planning to enable fully autonomous\nvehicles, and thus improve road safety and transport efficiency. To enable\ncollaborative driving, the concept of vehicle-to-Everything (V2X) has long been\nintroduced to the industry. Within the last two decades, several communication\nstandards have been developed based on IEEE 802.11p and cellular standards,\nnamely Dedicated Short-Range Communication (DSRC), Intelligent Transportation\nSystem G5 (ITS-G5), and Cellular- and New Radio- Vehicle-to-Everything (C-V2X\nand NR-V2X). However, while there exists a high quantity of available\npublications concerning V2X and the analysis of the different standards, only\nfew surveys exist that summarize these results. Furthermore, to our knowledge,\nno survey that provides an analysis about possible future trends and challenges\nfor the global implementation of V2Xexists. Thus, this contribution provides a\ndetailed survey on Vehicle-to-Everything communication standards, their\nperformance, current and future applications, and associated challenges. Based\non our research, we have identified several research gaps and provide a picture\nabout the possible future of the Vehicle-to-Everything communication domain.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.10264v1"
    },
    {
        "title": "A Remedy to Compute-in-Memory with Dynamic Random Access Memory:\n  1FeFET-1C Technology for Neuro-Symbolic AI",
        "authors": [
            "Xunzhao Yin",
            "Hamza Errahmouni Barkam",
            "Franz MÃ¼ller",
            "Yuxiao Jiang",
            "Mohsen Imani",
            "Sukhrob Abdulazhanov",
            "Alptekin Vardar",
            "Nellie Laleni",
            "Zijian Zhao",
            "Jiahui Duan",
            "Zhiguo Shi",
            "Siddharth Joshi",
            "Michael Niemier",
            "Xiaobo Sharon Hu",
            "Cheng Zhuo",
            "Thomas KÃ¤mpfe",
            "Kai Ni"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Neuro-symbolic artificial intelligence (AI) excels at learning from noisy and\ngeneralized patterns, conducting logical inferences, and providing\ninterpretable reasoning. Comprising a 'neuro' component for feature extraction\nand a 'symbolic' component for decision-making, neuro-symbolic AI has yet to\nfully benefit from efficient hardware accelerators. Additionally, current\nhardware struggles to accommodate applications requiring dynamic resource\nallocation between these two components. To address these challenges-and\nmitigate the typical data-transfer bottleneck of classical Von Neumann\narchitectures-we propose a ferroelectric charge-domain compute-in-memory (CiM)\narray as the foundational processing element for neuro-symbolic AI. This array\nseamlessly handles both the critical multiply-accumulate (MAC) operations of\nthe 'neuro' workload and the parallel associative search operations of the\n'symbolic' workload. To enable this approach, we introduce an innovative\n1FeFET-1C cell, combining a ferroelectric field-effect transistor (FeFET) with\na capacitor. This design, overcomes the destructive sensing limitations of DRAM\nin CiM applications, while capable of capitalizing decades of DRAM expertise\nwith a similar cell structure as DRAM, achieves high immunity against FeFET\nvariation-crucial for neuro-symbolic AI-and demonstrates superior energy\nefficiency. The functionalities of our design have been successfully validated\nthrough SPICE simulations and prototype fabrication and testing. Our hardware\nplatform has been benchmarked in executing typical neuro-symbolic AI reasoning\ntasks, showing over 2x improvement in latency and 1000x improvement in energy\nefficiency compared to GPU-based implementations.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.15296v1"
    },
    {
        "title": "Molecular Signal Reception in Complex Vessel Networks: The Role of the\n  Network Topology",
        "authors": [
            "Timo Jakumeit",
            "Lukas Brand",
            "Jens Kirchner",
            "Robert Schober",
            "Sebastian Lotter"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  The notion of synthetic molecular communication (MC) refers to the\ntransmission of information via molecules and is largely foreseen for use\nwithin the human body, where traditional electromagnetic wave (EM)-based\ncommunication is impractical. MC is anticipated to enable innovative medical\napplications, such as early-stage tumor detection, targeted drug delivery, and\nholistic approaches like the Internet of Bio-Nano Things (IoBNT). Many of these\napplications involve parts of the human cardiovascular system (CVS), here\nreferred to as networks, posing challenges for MC due to their complex, highly\nbranched vessel structures. To gain a better understanding of how the topology\nof such branched vessel networks affects the reception of a molecular signal at\na target location, e.g., the network outlet, we present a generic analytical\nend-to-end model that characterizes molecule propagation and reception in\nlinear branched vessel networks (LBVNs). We specialize this generic model to\nany MC system employing superparamagnetic iron-oxide nanoparticles (SPIONs) as\nsignaling molecules and a planar coil as receiver (RX). By considering\ncomponents that have been previously established in testbeds, we effectively\nisolate the impact of the network topology and validate our theoretical model\nwith testbed data. Additionally, we propose two metrics, namely the molecule\ndelay and the multi-path spread, that relate the LBVN topology to the molecule\ndispersion induced by the network, thereby linking the network structure to the\nsignal-to-noise ratio (SNR) at the target location. This allows the\ncharacterization of the SNR at any point in the network solely based on the\nnetwork topology. Consequently, our framework can, e.g., be exploited for\noptimal sensor placement in the CVS or identification of suitable testbed\ntopologies for given SNR requirements.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.15943v1"
    },
    {
        "title": "XbarSim: A Decomposition-Based Memristive Crossbar Simulator",
        "authors": [
            "Anzhelika Kolinko",
            "Md Hasibul Amin",
            "Ramtin Zand",
            "Jason Bakos"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Given the growing focus on memristive crossbar-based in-memory computing\n(IMC) architectures as a potential alternative to current energy-hungry machine\nlearning hardware, the availability of a fast and accurate circuit-level\nsimulation framework could greatly enhance research and development efforts in\nthis field. This paper introduces XbarSim, a domain-specific circuit-level\nsimulator designed to analyze the nodal equations of memristive crossbars. The\nfirst version of XbarSim, proposed herein, leverages the lower-upper (LU)\ndecomposition approach to solve the nodal equations for the matrices associated\nwith crossbars. The XbarSim is capable of simulating interconnect parasitics\nwithin crossbars and supports batch processing of the inputs. Through\ncomprehensive experiments, we demonstrate that the XbarSim can achieve orders\nof magnitude speedup compared to HSPICE across various sizes of memristive\ncrossbars. The XbarSim's full suite of features is accessible to researchers as\nan open-source tool.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.19993v1"
    },
    {
        "title": "The maximum storage capacity of open-loop written RRAM is around 4 bits",
        "authors": [
            "Yongxiang Li",
            "Shiqing Wang",
            "Zhong Sun"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  There have been a plethora of research on multi-level memory devices, where\nthe resistive random-access memory (RRAM) is a prominent example. Although it\nis easy to write an RRAM device into multiple (even quasi-continuous) states,\nit suffers from the inherent variations that should limit the storage capacity,\nespecially in the open-loop writing scenario. There have been many experimental\nresults in this regard, however, it lacks a comprehensive analysis of the valid\nmulti-bit storage capability, especially in theoretical terms. The absence of\nsuch an insight usually results in misleading conclusions that either\nexaggerate or underestimate the storage capacity of RRAM devices. Here, by the\nconcept of information theory, we present a model for evaluating the storage\ncapacity of open-loop written RRAM. Based on the experimental results in the\nliterature and the test results of our own devices, we have carefully examined\nthe effects of number of pre-defined levels, conductance variation, and\nconductance range, on the storage capacity. The analysis leads to a conclusion\nthat the maximum capacity of RRAM devices is around 4 bits.\n",
        "pdf_link": "http://arxiv.org/pdf/2410.20332v1"
    },
    {
        "title": "AI-Guided Codesign Framework for Novel Material and Device Design\n  applied to MTJ-based True Random Number Generators",
        "authors": [
            "Karan P. Patel",
            "Andrew Maicke",
            "Jared Arzate",
            "Jaesuk Kwon",
            "J. Darby Smith",
            "James B. Aimone",
            "Jean Anne C. Incorvia",
            "Suma G. Cardwell",
            "Catherine D. Schuman"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Novel devices and novel computing paradigms are key for energy efficient,\nperformant future computing systems. However, designing devices for new\napplications is often time consuming and tedious. Here, we investigate the\ndesign and optimization of spin orbit torque and spin transfer torque magnetic\ntunnel junction models as the probabilistic devices for true random number\ngeneration. We leverage reinforcement learning and evolutionary optimization to\nvary key device and material properties of the various device models for\nstochastic operation. Our AI guided codesign methods generated different\ncandidate devices capable of generating stochastic samples for a desired\nprobability distribution, while also minimizing energy usage for the devices.\n",
        "pdf_link": "http://arxiv.org/pdf/2411.01008v1"
    },
    {
        "title": "ART-Rx: A Proportional-Integral-Derivative (PID) Controlled Adaptive\n  Real-Time Threshold Receiver for Molecular Communication",
        "authors": [
            "Hongbin Ni",
            "Ozgur B. Akan"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Molecular communication (MC) in microfluidic channels faces significant\nchallenges in signal detection due to the stochastic nature of molecule\npropagation and dynamic, noisy environments. Conventional detection methods\noften struggle under varying channel conditions, leading to high bit error\nrates (BER) and reduced communication efficiency. This paper introduces ART-Rx,\na novel Adaptive Real-Time Threshold Receiver for MC that addresses these\nchallenges. Implemented within a conceptual system-on-chip (SoC), ART-Rx\nemploys a Proportional-Integral-Derivative (PID) controller to dynamically\nadjust the detection threshold based on observed errors in real time.\nComprehensive simulations using MATLAB and Smoldyn compare ART-Rx's performance\nagainst a statistically optimal detection threshold across various scenarios,\nincluding different levels of interference, concentration shift keying (CSK)\nlevels, flow velocities, transmitter-receiver distances, diffusion\ncoefficients, and binding rates. The results demonstrate that ART-Rx\nsignificantly outperforms conventional methods, maintaining consistently low\nBER and bit error probabilities (BEP) even in high-noise conditions and extreme\nchannel environments. The system exhibits exceptional robustness to\ninterference and shows the potential to enable higher data rates in CSK\nmodulation. Furthermore, because ART-Rx is effectively adaptable to varying\nenvironmental conditions in microfluidic channels, it offers a computationally\nefficient and straightforward approach to enhance signal detection in nanoscale\ncommunication systems. This approach presents a promising control theory-based\nsolution to improve the reliability of data transmission in practical MC\nsystems, with potential applications in healthcare, brain-machine interfaces\n(BMI), and the Internet of Bio-Nano Things (IoBNT).\n",
        "pdf_link": "http://arxiv.org/pdf/2411.09787v1"
    },
    {
        "title": "Thermodynamic Algorithms for Quadratic Programming",
        "authors": [
            "Patryk-Lipka Bartosik",
            "Kaelan Donatella",
            "Maxwell Aifer",
            "Denis Melanson",
            "Marti Perarnau-Llobet",
            "Nicolas Brunner",
            "Patrick J. Coles"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Thermodynamic computing has emerged as a promising paradigm for accelerating\ncomputation by harnessing the thermalization properties of physical systems.\nThis work introduces a novel approach to solving quadratic programming problems\nusing thermodynamic hardware. By incorporating a thermodynamic subroutine for\nsolving linear systems into the interior-point method, we present a hybrid\ndigital-analog algorithm that outperforms traditional digital algorithms in\nterms of speed. Notably, we achieve a polynomial asymptotic speedup compared to\nconventional digital approaches. Additionally, we simulate the algorithm for a\nsupport vector machine and predict substantial practical speedups with only\nminimal degradation in solution quality. Finally, we detail how our method can\nbe applied to portfolio optimization and the simulation of nonlinear resistive\nnetworks.\n",
        "pdf_link": "http://arxiv.org/pdf/2411.14224v1"
    },
    {
        "title": "Non-binary dynamical Ising machines for combinatorial optimization",
        "authors": [
            "Aditya Shukla",
            "Mikhail Erementchouk",
            "Pinaki Mazumder"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Dynamical Ising machines achieve accelerated solving of complex combinatorial\noptimization problems by remapping the convergence to the ground state of the\nclassical spin networks to the evolution of specially constructed continuous\ndynamical systems. The main adapted principle of constructing such systems is\nbased on requiring that, on the one hand, the system converges to a binary\nstate and, on the other hand, the system's energy in such states mimics the\nclassical Ising Hamiltonian. The emergence of binary-like states is regarded to\nbe an indispensable feature of dynamical Ising machines as it establishes the\nrelation between the machine's continuous terminal state and the inherently\ndiscrete solution of a combinatorial optimization problem. This is emphasized\nby problems where the unknown quantities are represented by spin complexes, for\nexample, the graph coloring problem. In such cases, an imprecise mapping of the\ncontinuous states to spin configurations may lead to invalid solutions\nrequiring intensive post-processing. In contrast to such an approach, we show\nthat there exists a class of non-binary dynamical Ising machines without the\nincongruity between the continuous character of the machine's states and the\ndiscreteness of the spin states. We demonstrate this feature by applying such a\nmachine to the problems of finding proper graph coloring, constructing Latin\nsquares, and solving Sudoku puzzles. Thus, we demonstrate that the information\ncharacterizing discrete states can be unambiguously presented in essentially\ncontinuous dynamical systems. This opens new opportunities in the realization\nof scalable electronic accelerators of combinatorial optimization.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.08481v1"
    },
    {
        "title": "Investigating the Effect of Electrical and Thermal Transport Properties\n  on Oxide-Based Memristors Performance and Reliability",
        "authors": [
            "Armin Gooran-Shoorakchaly",
            "Sarah Sharif",
            "Yaser Banad"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Achieving reliable resistive switching in oxide-based memristive devices\nrequires precise control over conductive filament (CF) formation and behavior,\nyet the fundamental relationship between oxide material properties and\nswitching uniformity remains incompletely understood. Here, we develop a\ncomprehensive physical model to investigate how electrical and thermal\nconductivities influence CF dynamics in TaOx-based memristors. Our simulations\nreveal that higher electrical conductivity promotes oxygen vacancy generation\nand reduces forming voltage, while higher thermal conductivity enhances heat\ndissipation, leading to increased forming voltage. The uniformity of resistive\nswitching is strongly dependent on the interplay between these transport\nproperties. We identify two distinct pathways for achieving optimal High\nResistance State (HRS) uniformity with standard deviation-to-mean ratios as low\nas 0.045, each governed by different balances of electrical and thermal\ntransport mechanisms. For the Low Resistance State (LRS), high uniformity\n(0.009) can be maintained when either electrical or thermal conductivity is\nlow. The resistance ratio between HRS and LRS shows a strong dependence on\nthese conductivities, with higher ratios observed at lower conductivity values.\nThese findings provide essential guidelines for material selection in RRAM\ndevices, particularly for applications demanding high reliability and uniform\nswitching characteristics.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.12450v1"
    },
    {
        "title": "Noise-based Local Learning using Stochastic Magnetic Tunnel Junctions",
        "authors": [
            "Kees Koenders",
            "Leo Schnitzpan",
            "Fabian Kammerbauer",
            "Sinan Shu",
            "Gerhard Jakob",
            "Mathis KlÃ¤ui",
            "Johan Mentink",
            "Nasir Ahmad",
            "Marcel van Gerven"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Brain-inspired learning in physical hardware has enormous potential to learn\nfast at minimal energy expenditure. One of the characteristics of biological\nlearning systems is their ability to learn in the presence of various noise\nsources. Inspired by this observation, we introduce a novel noise-based\nlearning approach for physical systems implementing multi-layer neural\nnetworks. Simulation results show that our approach allows for effective\nlearning whose performance approaches that of the conventional effective yet\nenergy-costly backpropagation algorithm. Using a spintronics hardware\nimplementation, we demonstrate experimentally that learning can be achieved in\na small network composed of physical stochastic magnetic tunnel junctions.\nThese results provide a path towards efficient learning in general physical\nsystems which embraces rather than mitigates the noise inherent in physical\ndevices.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.12783v1"
    },
    {
        "title": "Stochastic Analysis of Retention Time of Coupled Memory Topology",
        "authors": [
            "Anirudh Bangalore Shankar",
            "Avhishek Chatterjee",
            "Bhaswar Chakrabarti",
            "Anjan Chakravorty"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Recently, it has been experimentally demonstrated that individual memory\nunits coupled in certain topology can provide the intended performance.\nHowever, experimental or simulation based evaluation of different coupled\nmemory topologies and materials are costly and time consuming. In this paper,\ninspired by Glauber dynamics models in non-equilibrium statistical mechanics,\nwe propose a physically accurate generic mathematical framework for analyzing\nretention times of various coupled memory topologies and materials. We\ndemonstrate efficacy of the proposed framework by deriving closed form\nexpressions for a few popular coupled and uncoupled memory topologies, which\nmatch simulations. Our analysis also offers analytical insights helping us\nestimate the impact of materials and topologies on retention time.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.13197v1"
    },
    {
        "title": "Improved Data Encoding for Emerging Computing Paradigms: From Stochastic\n  to Hyperdimensional Computing",
        "authors": [
            "Mehran Shoushtari Moghadam",
            "Sercan Aygun",
            "M. Hassan Najafi"
        ],
        "category": "cs.ET",
        "published_year": "2025",
        "summary": "  Data encoding is a fundamental step in emerging computing paradigms,\nparticularly in stochastic computing (SC) and hyperdimensional computing (HDC),\nwhere it plays a crucial role in determining the overall system performance and\nhardware cost efficiency. This study presents an advanced encoding strategy\nthat leverages a hardware-friendly class of low-discrepancy (LD) sequences,\nspecifically powers-of-2 bases of Van der Corput (VDC) sequences (VDC-2^n), as\nsources for random number generation. Our approach significantly enhances the\naccuracy and efficiency of SC and HDC systems by addressing challenges\nassociated with randomness. By employing LD sequences, we improve correlation\nproperties and reduce hardware complexity. Experimental results demonstrate\nsignificant improvements in accuracy and energy savings for SC and HDC systems.\nOur solution provides a robust framework for integrating SC and HDC in\nresource-constrained environments, paving the way for efficient and scalable AI\nimplementations.\n",
        "pdf_link": "http://arxiv.org/pdf/2501.02715v1"
    },
    {
        "title": "Traffic Simulations: Multi-City Calibration of Metropolitan Highway\n  Networks",
        "authors": [
            "Chao Zhang",
            "Yechen Li",
            "Neha Arora",
            "Damien Pierce",
            "Carolina Osorio"
        ],
        "category": "cs.ET",
        "published_year": "2025",
        "summary": "  This paper proposes an approach to perform travel demand calibration for\nhigh-resolution stochastic traffic simulators. It employs abundant travel times\nat the path-level, departing from the standard practice of resorting to scarce\nsegment-level sensor counts. The proposed approach is shown to tackle\nhigh-dimensional instances in a sample-efficient way. For the first time, case\nstudies on 6 metropolitan highway networks are carried out, considering a total\nof 54 calibration scenarios. This is the first work to show the ability of a\ncalibration algorithm to systematically scale across networks. Compared to the\nstate-of-the-art simultaneous perturbation stochastic approximation (SPSA)\nalgorithm, the proposed approach enhances fit to field data by an average 43.5%\nwith a maximum improvement of 80.0%, and does so within fewer simulation calls.\n",
        "pdf_link": "http://arxiv.org/pdf/2501.04783v1"
    },
    {
        "title": "Self-Adaptive Ising Machines for Constrained Optimization",
        "authors": [
            "Corentin Delacour"
        ],
        "category": "cs.ET",
        "published_year": "2025",
        "summary": "  Ising machines (IM) are physics-inspired alternatives to von Neumann\narchitectures for solving hard optimization tasks. By mapping binary variables\nto coupled Ising spins, IMs can naturally solve unconstrained combinatorial\noptimization problems such as finding maximum cuts in graphs. However, despite\ntheir importance in practical applications, constrained problems remain\nchallenging to solve for IMs that require large quadratic energy penalties to\nensure the correspondence between energy ground states and constrained optimal\nsolutions. To relax this requirement, we propose a self-adaptive IM that\niteratively shapes its energy landscape using a Lagrange relaxation of\nconstraints and avoids prior tuning of penalties. Using a probabilistic-bit\n(p-bit) IM emulated in software, we benchmark our algorithm with\nmultidimensional knapsack problems (MKP) and quadratic knapsack problems (QKP),\nthe latter being an Ising problem with linear constraints. For QKP with 300\nvariables, the proposed algorithm finds better solutions than state-of-the-art\nIMs such as Fujitsu's Digital Annealer and requires 7,500x fewer samples. Our\nresults show that adapting the energy landscape during the search can speed up\nIMs for constrained optimization.\n",
        "pdf_link": "http://arxiv.org/pdf/2501.04971v1"
    },
    {
        "title": "ScooterLab: A Programmable and Participatory Sensing Research Testbed\n  using Micromobility Vehicles",
        "authors": [
            "Ubaidullah Khan",
            "Raveen Wijewickrama",
            "Buddhi Ashan M. K.",
            "A. H. M. Nazmus Sakib",
            "Khoi Trinh",
            "Christina Duthie",
            "Nima Najafian",
            "Ahmer Patel",
            "R. N. Molina",
            "Anindya Maiti",
            "Sushil K. Prasad",
            "Greg P. Griffin",
            "Murtuza Jadliwala"
        ],
        "category": "cs.ET",
        "published_year": "2025",
        "summary": "  Micromobility vehicles, such as e-scooters, are increasingly popular in urban\ncommunities but present significant challenges in terms of road safety, user\nprivacy, infrastructure planning, and civil engineering. Addressing these\ncritical issues requires a large-scale and easily accessible research\ninfrastructure to collect diverse mobility and contextual data from\nmicromobility users in realistic settings. To this end, we present ScooterLab,\na community research testbed comprising a fleet of customizable battery-powered\nmicromobility vehicles retrofitted with advanced sensing, communication, and\ncontrol capabilities. ScooterLab enables interdisciplinary research at the\nintersection of computing, mobility, and urban planning by providing\nresearchers with tools to design and deploy customized sensing experiments and\naccess curated datasets. The testbed will enable advances in machine learning,\nprivacy, and urban transportation research while promoting sustainable\nmobility.\n",
        "pdf_link": "http://arxiv.org/pdf/2501.06177v1"
    },
    {
        "title": "On How Traffic Signals Impact the Fundamental Diagrams of Urban Roads",
        "authors": [
            "Chao Zhang",
            "Yechen Li",
            "Neha Arora",
            "Carolina Osorio"
        ],
        "category": "cs.ET",
        "published_year": "2025",
        "summary": "  Being widely adopted by the transportation and planning practitioners, the\nfundamental diagram (FD) is the primary tool used to relate the key macroscopic\ntraffic variables of speed, flow, and density. We empirically analyze the\nrelation between vehicular space-mean speeds and flows given different signal\nsettings and postulate a parsimonious parametric function form of the\ntraditional FD where its function parameters are explicitly modeled as a\nfunction of the signal plan factors. We validate the proposed formulation using\ndata from signalized urban road segments in Salt Lake City, Utah, USA. The\nproposed formulation builds our understanding of how changes to signal settings\nimpact the FDs, and more generally the congestion patterns, of signalized urban\nsegments.\n",
        "pdf_link": "http://arxiv.org/pdf/2501.06306v1"
    },
    {
        "title": "Over-the-Air FEEL with Integrated Sensing: Joint Scheduling and\n  Beamforming Design",
        "authors": [
            "Saba Asaad",
            "Ping Wang",
            "Hina Tabassum"
        ],
        "category": "cs.ET",
        "published_year": "2025",
        "summary": "  Employing wireless systems with dual sensing and communications\nfunctionalities is becoming critical in next generation of wireless networks.\nIn this paper, we propose a robust design for over-the-air federated edge\nlearning (OTA-FEEL) that leverages sensing capabilities at the parameter server\n(PS) to mitigate the impact of target echoes on the analog model aggregation.\nWe first derive novel expressions for the Cramer-Rao bound of the target\nresponse and mean squared error (MSE) of the estimated global model to measure\nradar sensing and model aggregation quality, respectively. Then, we develop a\njoint scheduling and beamforming framework that optimizes the OTA-FEEL\nperformance while keeping the sensing and communication quality, determined\nrespectively in terms of Cramer-Rao bound and achievable downlink rate, in a\ndesired range. The resulting scheduling problem reduces to a combinatorial\nmixed-integer nonlinear programming problem (MINLP). We develop a\nlow-complexity hierarchical method based on the matching pursuit algorithm used\nwidely for sparse recovery in the literature of compressed sensing. The\nproposed algorithm uses a step-wise strategy to omit the least effective\ndevices in each iteration based on a metric that captures both the aggregation\nand sensing quality of the system. It further invokes alternating optimization\nscheme to iteratively update the downlink beamforming and uplink\npost-processing by marginally optimizing them in each iteration. Convergence\nand complexity analysis of the proposed algorithm is presented. Numerical\nevaluations on MNIST and CIFAR-10 datasets demonstrate the effectiveness of our\nproposed algorithm. The results show that by leveraging accurate sensing, the\ntarget echoes on the uplink signal can be effectively suppressed, ensuring the\nquality of model aggregation to remain intact despite the interference.\n",
        "pdf_link": "http://arxiv.org/pdf/2501.06334v1"
    },
    {
        "title": "Advancements in UAV-based Integrated Sensing and Communication: A\n  Comprehensive Survey",
        "authors": [
            "Manzoor Ahmed",
            "Ali Arshad Nasir",
            "Mudassir Masood",
            "Kamran Ali Memon",
            "Khurram Karim Qureshi",
            "Feroz Khan",
            "Wali Ullah Khan",
            "Fang Xu",
            "Zhu Han"
        ],
        "category": "cs.ET",
        "published_year": "2025",
        "summary": "  Unmanned aerial vehicle (UAV)-based integrated sensing and communication\n(ISAC) systems are poised to revolutionize next-generation wireless networks by\nenabling simultaneous sensing and communication (S\\&C). This survey\ncomprehensively reviews UAV-ISAC systems, highlighting foundational concepts,\nkey advancements, and future research directions. We explore recent\nadvancements in UAV-based ISAC systems from various perspectives and\nobjectives, including advanced channel estimation (CE), beam tracking, and\nsystem throughput optimization under joint sensing and communication S\\&C\nconstraints. Additionally, we examine weighted sum rate (WSR) and sensing\ntrade-offs, delay and age of information (AoI) minimization, energy efficiency\n(EE), and security enhancement. These applications highlight the potential of\nUAV-based ISAC systems to improve spectrum utilization, enhance communication\nreliability, reduce latency, and optimize energy consumption across diverse\ndomains, including smart cities, disaster relief, and defense operations. The\nsurvey also features summary tables for comparative analysis of existing\nmethodologies, emphasizing performance, limitations, and effectiveness in\naddressing various challenges. By synthesizing recent advancements and\nidentifying open research challenges, this survey aims to be a valuable\nresource for developing efficient, adaptive, and secure UAV-based ISAC systems.\n",
        "pdf_link": "http://arxiv.org/pdf/2501.06526v1"
    },
    {
        "title": "Roadmap on Neuromorphic Photonics",
        "authors": [
            "Daniel Brunner",
            "Bhavin J. Shastri",
            "Mohammed A. Al Qadasi",
            "H. Ballani",
            "Sylvain Barbay",
            "Stefano Biasi",
            "Peter Bienstman",
            "Simon Bilodeau",
            "Wim Bogaerts",
            "Fabian BÃ¶hm",
            "G. Brennan",
            "Sonia Buckley",
            "Xinlun Cai",
            "Marcello Calvanese Strinati",
            "B. Canakci",
            "Benoit Charbonnier",
            "Mario Chemnitz",
            "Yitong Chen",
            "Stanley Cheung",
            "Jeff Chiles",
            "Suyeon Choi",
            "Demetrios N. Christodoulides",
            "Lukas Chrostowski",
            "J. Chu",
            "J. H. Clegg",
            "D. Cletheroe",
            "Claudio Conti",
            "Qionghai Dai",
            "Luigi Di Lauro",
            "Nikolaos Panteleimon Diamantopoulos",
            "Niyazi Ulas Dinc",
            "Jacob Ewaniuk",
            "Shanhui Fan",
            "Lu Fang",
            "Riccardo Franchi",
            "Pedro Freire",
            "Silvia Gentilini",
            "Sylvain Gigan",
            "Gian Luca Giorgi",
            "C. Gkantsidis",
            "J. Gladrow",
            "Elena Goi",
            "M. Goldmann",
            "A. Grabulosa",
            "Min Gu",
            "Xianxin Guo",
            "MatÄj Hejda",
            "F. Horst",
            "Jih Liang Hsieh",
            "Jianqi Hu",
            "Juejun Hu",
            "Chaoran Huang",
            "Antonio Hurtado",
            "Lina Jaurigue",
            "K. P. Kalinin",
            "Morteza Kamalian Kopae",
            "D. J. Kelly",
            "Mercedeh Khajavikhan",
            "H. Kremer",
            "Jeremie Laydevant",
            "Joshua C. Lederman",
            "Jongheon Lee",
            "Daan Lenstra",
            "Gordon H. Y. Li",
            "Mo Li",
            "Yuhang Li",
            "Xing Lin",
            "Zhongjin Lin",
            "Mieszko Lis",
            "Kathy LÃ¼dge",
            "Alessio Lugnan",
            "Alessandro Lupo",
            "A. I. Lvovsky",
            "Egor Manuylovich",
            "Alireza Marandi",
            "Federico Marchesin",
            "Serge Massar",
            "Adam N. McCaughan",
            "Peter L. McMahon",
            "Miltiadis Moralis Pegios",
            "Roberto Morandotti",
            "Christophe Moser",
            "David J. Moss",
            "Avilash Mukherjee",
            "Mahdi Nikdast",
            "B. J. Offrein",
            "Ilker Oguz",
            "Bakhrom Oripov",
            "G. O'Shea",
            "Aydogan Ozcan",
            "F. Parmigiani",
            "Sudeep Pasricha",
            "Fabio Pavanello",
            "Lorenzo Pavesi",
            "Nicola Peserico",
            "L. Pickup",
            "Davide Pierangeli",
            "Nikos Pleros",
            "Xavier Porte",
            "Bryce A. Primavera",
            "Paul Prucnal",
            "Demetri Psaltis",
            "Lukas Puts",
            "Fei Qiao",
            "B. Rahmani",
            "Fabrice Raineri",
            "Carlos A. RÃ­os Ocampo",
            "Joshua Robertson",
            "Bruno Romeira",
            "Charles Roques Carmes",
            "Nir Rotenberg",
            "A. Rowstron",
            "Steffen Schoenhardt",
            "Russell L . T. Schwartz",
            "Jeffrey M. Shainline",
            "Sudip Shekhar",
            "Anas Skalli",
            "Mandar M. Sohoni",
            "Volker J. Sorger",
            "Miguel C. Soriano",
            "James Spall",
            "Ripalta Stabile",
            "Birgit Stiller",
            "Satoshi Sunada",
            "Anastasios Tefas",
            "Bassem Tossoun",
            "Apostolos Tsakyridis",
            "Sergei K. Turitsyn",
            "Guy Van der Sande",
            "Thomas Van Vaerenbergh",
            "Daniele Veraldi",
            "Guy Verschaffelt",
            "E. A. Vlieg",
            "Hao Wang",
            "Tianyu Wang",
            "Gordon Wetzstein",
            "Logan G. Wright",
            "Changming Wu",
            "Chu Wu",
            "Jiamin Wu",
            "Fei Xia",
            "Xingyuan Xu",
            "Hangbo Yang",
            "Weiming Yao",
            "Mustafa Yildirim",
            "S. J. Ben Yoo",
            "Nathan Youngblood",
            "Roberta Zambrini",
            "Haiou Zhang",
            "Weipeng Zhang"
        ],
        "category": "cs.ET",
        "published_year": "2025",
        "summary": "  This roadmap consolidates recent advances while exploring emerging\napplications, reflecting the remarkable diversity of hardware platforms,\nneuromorphic concepts, and implementation philosophies reported in the field.\nIt emphasizes the critical role of cross-disciplinary collaboration in this\nrapidly evolving field.\n",
        "pdf_link": "http://arxiv.org/pdf/2501.07917v2"
    },
    {
        "title": "Optoelectronic Reservoir Computing",
        "authors": [
            "Yvan Paquot",
            "FranÃ§ois Duport",
            "Anteo Smerieri",
            "Joni Dambre",
            "Benjamin Schrauwen",
            "Marc Haelterman",
            "Serge Massar"
        ],
        "category": "cs.ET",
        "published_year": "2011",
        "summary": "  Reservoir computing is a recently introduced, highly efficient bio-inspired\napproach for processing time dependent data. The basic scheme of reservoir\ncomputing consists of a non linear recurrent dynamical system coupled to a\nsingle input layer and a single output layer. Within these constraints many\nimplementations are possible. Here we report an opto-electronic implementation\nof reservoir computing based on a recently proposed architecture consisting of\na single non linear node and a delay line. Our implementation is sufficiently\nfast for real time information processing. We illustrate its performance on\ntasks of practical importance such as nonlinear channel equalization and speech\nrecognition, and obtain results comparable to state of the art digital\nimplementations.\n",
        "pdf_link": "http://arxiv.org/pdf/1111.7219v1"
    },
    {
        "title": "A Novel Experimental Platform for In-Vessel Multi-Chemical Molecular\n  Communications",
        "authors": [
            "Nariman Farsad",
            "David Pan",
            "Andrea Goldsmith"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  This work presents a new multi-chemical experimental platform for molecular\ncommunication where the transmitter can release different chemicals. This\nplatform is designed to be inexpensive and accessible, and it can be expanded\nto simulate different environments including the cardiovascular system and\ncomplex network of pipes in industrial complexes and city infrastructures. To\ndemonstrate the capabilities of the platform, we implement a time-slotted\nbinary communication system where a bit-0 is represented by an acid pulse, a\nbit-1 by a base pulse, and information is carried via pH signals. The channel\nmodel for this system, which is nonlinear and has long memories, is unknown.\nTherefore, we devise novel detection algorithms that use techniques from\nmachine learning and deep learning to train a maximum-likelihood detector.\nUsing these algorithms the bit error rate improves by an order of magnitude\nrelative to the approach used in previous works. Moreover, our system achieves\na data rate that is an order of magnitude higher than any of the previous\nmolecular communication platforms.\n",
        "pdf_link": "http://arxiv.org/pdf/1704.04810v1"
    },
    {
        "title": "Particle Computation: Complexity, Algorithms, and Logic",
        "authors": [
            "Aaron T. Becker",
            "Erik D. Demaine",
            "SÃ¡ndor P. Fekete",
            "Jarrett Lonsforda",
            "Rose Morris-Wright"
        ],
        "category": "cs.ET",
        "published_year": "2017",
        "summary": "  We investigate algorithmic control of a large swarm of mobile particles (such\nas robots, sensors, or building material) that move in a 2D workspace using a\nglobal input signal (such as gravity or a magnetic field). We show that a maze\nof obstacles to the environment can be used to create complex systems. We\nprovide a wide range of results for a wide range of questions. These can be\nsubdivided into external algorithmic problems, in which particle configurations\nserve as input for computations that are performed elsewhere, and internal\nlogic problems, in which the particle configurations themselves are used for\ncarrying out computations. For external algorithms, we give both negative and\npositive results. If we are given a set of stationary obstacles, we prove that\nit is NP-hard to decide whether a given initial configuration of unit-sized\nparticles can be transformed into a desired target configuration. Moreover, we\nshow that finding a control sequence of minimum length is PSPACE-complete. We\nalso work on the inverse problem, providing constructive algorithms to design\nworkspaces that efficiently implement arbitrary permutations between different\nconfigurations. For internal logic, we investigate how arbitrary computations\ncan be implemented. We demonstrate how to encode dual-rail logic to build a\nuniversal logic gate that concurrently evaluates and, nand, nor, and or\noperations. Using many of these gates and appropriate interconnects, we can\nevaluate any logical expression. However, we establish that simulating the full\nrange of complex interactions present in arbitrary digital circuits encounters\na fundamental difficulty: a fan-out gate cannot be generated. We resolve this\nmissing component with the help of 2x1 particles, which can create fan-out\ngates that produce multiple copies of the inputs. Using these gates we provide\nrules for replicating arbitrary digital circuits.\n",
        "pdf_link": "http://arxiv.org/pdf/1712.01197v1"
    },
    {
        "title": "DataBright: Towards a Global Exchange for Decentralized Data Ownership\n  and Trusted Computation",
        "authors": [
            "David Dao",
            "Dan Alistarh",
            "Claudiu Musat",
            "Ce Zhang"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  It is safe to assume that, for the foreseeable future, machine learning,\nespecially deep learning will remain both data- and computation-hungry. In this\npaper, we ask: Can we build a global exchange where everyone can contribute\ncomputation and data to train the next generation of machine learning\napplications?\n  We present an early, but running prototype of DataBright, a system that turns\nthe creation of training examples and the sharing of computation into an\ninvestment mechanism. Unlike most crowdsourcing platforms, where the\ncontributor gets paid when they submit their data, DataBright pays dividends\nwhenever a contributor's data or hardware is used by someone to train a machine\nlearning model. The contributor becomes a shareholder in the dataset they\ncreated. To enable the measurement of usage, a computation platform that\ncontributors can trust is also necessary. DataBright thus merges both a data\nmarket and a trusted computation market.\n  We illustrate that trusted computation can enable the creation of an AI\nmarket, where each data point has an exact value that should be paid to its\ncreator. DataBright allows data creators to retain ownership of their\ncontribution and attaches to it a measurable value. The value of the data is\ngiven by its utility in subsequent distributed computation done on the\nDataBright computation market. The computation market allocates tasks and\nsubsequent payments to pooled hardware. This leads to the creation of a\ndecentralized AI cloud. Our experiments show that trusted hardware such as\nIntel SGX can be added to the usual ML pipeline with no additional costs. We\nuse this setting to orchestrate distributed computation that enables the\ncreation of a computation market. DataBright is available for download at\nhttps://github.com/ds3lab/databright.\n",
        "pdf_link": "http://arxiv.org/pdf/1802.04780v1"
    },
    {
        "title": "Nonlinear systems for unconventional computing",
        "authors": [
            "Kirill P. Kalinin",
            "Natalia G. Berloff"
        ],
        "category": "cs.ET",
        "published_year": "2019",
        "summary": "  The search for new computational machines beyond the traditional von Neumann\narchitecture has given rise to a modern area of nonlinear science --\ndevelopment of unconventional computing -- requiring the efforts of\nmathematicians, physicists and engineers. Many analogue physical systems\nincluding nonlinear oscillator networks, lasers, and condensates were proposed\nand realised to address hard computational problems from various areas of\nsocial and physical sciences and technology. The analogue systems emulate spin\nHamiltonians with continuous or discrete degrees of freedom to which actual\noptimisation problems can be mapped. Understanding the underlying physical\nprocess by which the system finds the ground state often leads to new classes\nof system-inspired or quantum-inspired algorithms for hard optimisation.\nTogether physical platforms and related algorithms can be combined to form a\nhybrid architecture that may one day compete with conventional computing. In\nthis Chapter, we review some of the systems and physically-inspired algorithms\nthat show such promise.\n",
        "pdf_link": "http://arxiv.org/pdf/1912.11819v1"
    },
    {
        "title": "A Case for 3D Integrated System Design for Neuromorphic Computing & AI\n  Applications",
        "authors": [
            "Eren Kurshan",
            "Hai Li",
            "Mingoo Seok",
            "Yuan Xie"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Over the last decade, artificial intelligence has found many applications\nareas in the society. As AI solutions have become more sophistication and the\nuse cases grew, they highlighted the need to address performance and energy\nefficiency challenges faced during the implementation process. To address these\nchallenges, there has been growing interest in neuromorphic chips. Neuromorphic\ncomputing relies on non von Neumann architectures as well as novel devices,\ncircuits and manufacturing technologies to mimic the human brain. Among such\ntechnologies, 3D integration is an important enabler for AI hardware and the\ncontinuation of the scaling laws. In this paper, we overview the unique\nopportunities 3D integration provides in neuromorphic chip design, discuss the\nemerging opportunities in next generation neuromorphic architectures and review\nthe obstacles. Neuromorphic architectures, which relied on the brain for\ninspiration and emulation purposes, face grand challenges due to the limited\nunderstanding of the functionality and the architecture of the human brain.\nYet, high-levels of investments are dedicated to develop neuromorphic chips. We\nargue that 3D integration not only provides strategic advantages to the\ncost-effective and flexible design of neuromorphic chips, it may provide design\nflexibility in incorporating advanced capabilities to further benefits the\ndesigns in the future.\n",
        "pdf_link": "http://arxiv.org/pdf/2103.04852v1"
    },
    {
        "title": "Limitations of the recall capabilities in delay based reservoir\n  computing systems",
        "authors": [
            "Felix KÃ¶ster",
            "Dominik Ehlert",
            "Kathy LÃ¼dge"
        ],
        "category": "cs.ET",
        "published_year": "2020",
        "summary": "  We analyze the memory capacity of a delay based reservoir computer with a\nHopf normal form as nonlinearity and numerically compute the linear as well as\nthe higher order recall capabilities. A possible physical realisation could be\na laser with external cavity, for which the information is fed via electrical\ninjection. A task independent quantification of the computational capability of\nthe reservoir system is done via a complete orthonormal set of basis functions.\nOur results suggest that even for constant readout dimension the total memory\ncapacity is dependent on the ratio between the information input period, also\ncalled the clock cycle, and the time delay in the system. Optimal performance\nis found for a time delay about 1.6 times the clock cycle\n",
        "pdf_link": "http://arxiv.org/pdf/2010.15562v1"
    },
    {
        "title": "Reservoir Computing with Magnetic Thin Films",
        "authors": [
            "Matthew Dale",
            "David Griffin",
            "Richard F. L. Evans",
            "Sarah Jenkins",
            "Simon O'Keefe",
            "Angelika Sebald",
            "Susan Stepney",
            "Fernando Torre",
            "Martin Trefzer"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Advances in artificial intelligence are driven by technologies inspired by\nthe brain, but these technologies are orders of magnitude less powerful and\nenergy efficient than biological systems. Inspired by the nonlinear dynamics of\nneural networks, new unconventional computing hardware has emerged with the\npotential to exploit natural phenomena and gain efficiency, in a similar manner\nto biological systems. Physical reservoir computing demonstrates this with a\nvariety of unconventional systems, from optical-based to memristive systems.\nReservoir computers provide a nonlinear projection of the task input into a\nhigh-dimensional feature space by exploiting the system's internal dynamics. A\ntrained readout layer then combines features to perform tasks, such as pattern\nrecognition and time-series analysis. Despite progress, achieving\nstate-of-the-art performance without external signal processing to the\nreservoir remains challenging. Here we perform an initial exploration of three\nmagnetic materials in thin-film geometries via microscale simulation. Our\nresults reveal that basic spin properties of magnetic films generate the\nrequired nonlinear dynamics and memory to solve machine learning tasks\n(although there would be practical challenges in exploiting these particular\nmaterials in physical implementations). The method of exploration can be\napplied to other materials, so this work opens up the possibility of testing\ndifferent materials, from relatively simple (alloys) to significantly complex\n(antiferromagnetic reservoirs).\n",
        "pdf_link": "http://arxiv.org/pdf/2101.12700v2"
    },
    {
        "title": "Wave-based extreme deep learning based on non-linear time-Floquet\n  entanglement",
        "authors": [
            "Ali Momeni",
            "Romain Fleury"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Wave-based analog signal processing holds the promise of extremely fast,\non-the-fly, power-efficient data processing, occurring as a wave propagates\nthrough an artificially engineered medium. Yet, due to the fundamentally weak\nnon-linearities of traditional wave materials, such analog processors have been\nso far largely confined to simple linear projections such as image edge\ndetection or matrix multiplications. Complex neuromorphic computing tasks,\nwhich inherently require strong non-linearities, have so far remained\nout-of-reach of wave-based solutions, with a few attempts that implemented\nnon-linearities on the digital front, or used weak and inflexible non-linear\nsensors, restraining the learning performance. Here, we tackle this issue by\ndemonstrating the relevance of Time-Floquet physics to induce a strong\nnon-linear entanglement between signal inputs at different frequencies,\nenabling a power-efficient and versatile wave platform for analog extreme deep\nlearning involving a single, uniformly modulated dielectric layer and a\nscattering medium. We prove the efficiency of the method for extreme learning\nmachines and reservoir computing to solve a range of challenging learning\ntasks, from forecasting chaotic time series to the simultaneous classification\nof distinct datasets. Our results open the way for wave-based machine learning\nwith high energy efficiency, speed, and scalability.\n",
        "pdf_link": "http://arxiv.org/pdf/2107.08564v1"
    },
    {
        "title": "Long-Range Optical Wireless Information and Power Transfer",
        "authors": [
            "Yunfeng Bai",
            "Qingwen Liu",
            "Riqing Chen",
            "Qingqing Zhang",
            "Wei Wang"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Simultaneous wireless information and power transfer (SWIPT) is a remarkable\ntechnology to support both the data and the energy transfer in the era of\nInternet of Things (IoT). In this paper, we proposed a long-range optical\nwireless information and power transfer system utilizing retro-reflectors, a\ngain medium, a telescope internal modulator to form the resonant beam,\nachieving high-power and high-rate SWIPT. We adopt the transfer matrix, which\ncan depict the beam modulated, resonator stability, transmission loss, and beam\ndistribution. Then, we provide a model for energy harvesting and data\nreceiving, which can evaluate the SWIPT performance. Numerical results\nillustrate that the proposed system can simultaneously supply 0$\\sim$9 W\nelectrical power and 18 bit/s/Hz spectral efficiency over 20 m distance.\n",
        "pdf_link": "http://arxiv.org/pdf/2108.00004v3"
    },
    {
        "title": "Associative Memories Using Complex-Valued Hopfield Networks Based on\n  Spin-Torque Oscillator Arrays",
        "authors": [
            "Nitin Prasad",
            "Prashansa Mukim",
            "Advait Madhavan",
            "Mark D. Stiles"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Simulations of complex-valued Hopfield networks based on spin-torque\noscillators can recover phase-encoded images. Sequences of memristor-augmented\ninverters provide tunable delay elements that implement complex weights by\nphase shifting the oscillatory output of the oscillators. Pseudo-inverse\ntraining suffices to store at least 12 images in a set of 192 oscillators,\nrepresenting 16$\\times$12 pixel images. The energy required to recover an image\ndepends on the desired error level. For the oscillators and circuitry\nconsidered here, 5 % root mean square deviations from the ideal image require\napproximately 5 $\\mu$s and consume roughly 130 nJ. Simulations show that the\nnetwork functions well when the resonant frequency of the oscillators can be\ntuned to have a fractional spread less than $10^{-3}$, depending on the\nstrength of the feedback.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.03358v2"
    },
    {
        "title": "Universal computation using localized limit-cycle attractors in neural\n  networks",
        "authors": [
            "Lorenz Baumgarten",
            "Stefan Bornholdt"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  Neural networks are dynamical systems that compute with their dynamics. One\nexample is the Hopfield model, forming an associative memory which stores\npatterns as global attractors of the network dynamics. From studies of\ndynamical networks it is well known that localized attractors also exist. Yet,\nthey have not been used in computing paradigms. Here we show that interacting\nlocalized attractors in threshold networks can result in universal computation.\nWe develop a rewiring algorithm that builds universal Boolean gates in a\nbiologically inspired two-dimensional threshold network with randomly placed\nand connected nodes using collision-based computing. We aim at demonstrating\nthe computational capabilities and the ability to control local limit cycle\nattractors in such networks by creating simple Boolean gates by means of these\nlocal activations. The gates use glider guns, i.e., localized activity that\nperiodically generates \"gliders\" of activity that propagate through space.\nSeveral such gliders are made to collide, and the result of their interaction\nis used as the output of a Boolean gate. We show that these gates can be used\nto build a universal computer.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.05558v1"
    },
    {
        "title": "Implementation of a Binary Neural Network on a Passive Array of Magnetic\n  Tunnel Junctions",
        "authors": [
            "Jonathan M. Goodwill",
            "Nitin Prasad",
            "Brian D. Hoskins",
            "Matthew W. Daniels",
            "Advait Madhavan",
            "Lei Wan",
            "Tiffany S. Santos",
            "Michael Tran",
            "Jordan A. Katine",
            "Patrick M. Braganca",
            "Mark D. Stiles",
            "Jabez J. McClelland"
        ],
        "category": "cs.ET",
        "published_year": "2021",
        "summary": "  The increasing scale of neural networks and their growing application space\nhave produced demand for more energy- and memory-efficient\nartificial-intelligence-specific hardware. Avenues to mitigate the main issue,\nthe von Neumann bottleneck, include in-memory and near-memory architectures, as\nwell as algorithmic approaches. Here we leverage the low-power and the\ninherently binary operation of magnetic tunnel junctions (MTJs) to demonstrate\nneural network hardware inference based on passive arrays of MTJs. In general,\ntransferring a trained network model to hardware for inference is confronted by\ndegradation in performance due to device-to-device variations, write errors,\nparasitic resistance, and nonidealities in the substrate. To quantify the\neffect of these hardware realities, we benchmark 300 unique weight matrix\nsolutions of a 2-layer perceptron to classify the Wine dataset for both\nclassification accuracy and write fidelity. Despite device imperfections, we\nachieve software-equivalent accuracy of up to 95.3 % with proper tuning of\nnetwork parameters in 15 x 15 MTJ arrays having a range of device sizes. The\nsuccess of this tuning process shows that new metrics are needed to\ncharacterize the performance and quality of networks reproduced in mixed signal\nhardware.\n",
        "pdf_link": "http://arxiv.org/pdf/2112.09159v2"
    },
    {
        "title": "QAC: Quantum-computing Aided Composition",
        "authors": [
            "Omar Costa Hamido"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  In this chapter I will discuss the role of quantum computing in computer\nmusic and how it can be integrated to better serve the creative artists. I will\nstart by considering different approaches in current computer music and quantum\ncomputing tools, as well as reviewing some previous attempts to integrate them.\nThen, I will reflect on the meaning of this integration and present what I\ncoined as QAC (Quantum-computing Aided Composition) as well as an early attempt\nat realizing it. This chapter will also introduce The QAC Toolkit Max package,\nanalyze its performance, and explore some examples of what it can offer to\nrealtime creative practice. Lastly, I will present a real case scenario of QAC\nin the creative work Disklavier Prelude #3.\n",
        "pdf_link": "http://arxiv.org/pdf/2202.04215v1"
    },
    {
        "title": "SPIDER-WEB generates coding algorithms with superior error tolerance and\n  real-time information retrieval capacity",
        "authors": [
            "Haoling Zhang",
            "Zhaojun Lan",
            "Wenwei Zhang",
            "Xun Xu",
            "Zhi Ping",
            "Yiwei Zhang",
            "Yue Shen"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  DNA has been considered a promising medium for storing digital information.\nAs an essential step in the DNA-based data storage workflow, coding algorithms\nare responsible to implement functions including bit-to-base transcoding, error\ncorrection, etc. In previous studies, these functions are normally realized by\nintroducing multiple algorithms. Here, we report a graph-based architecture,\nnamed SPIDER-WEB, providing an all-in-one coding solution by generating\ncustomized algorithms automatically. SPIDERWEB is able to correct a maximum of\n4% edit errors in the DNA sequences including substitution and\ninsertion/deletion (indel), with only 5.5% redundant symbols. Since no DNA\nsequence pretreatment is required for the correcting and decoding processes,\nSPIDER-WEB offers the function of real-time information retrieval, which is\n305.08 times faster than the speed of single-molecule sequencing techniques.\nOur retrieval process can improve 2 orders of magnitude faster compared to the\nconventional one under megabyte-level data and can be scalable to fit\nexabyte-level data. Therefore, SPIDER-WEB holds the potential to improve the\npracticability in large-scale data storage applications.\n",
        "pdf_link": "http://arxiv.org/pdf/2204.02855v3"
    },
    {
        "title": "On-device Synaptic Memory Consolidation using Fowler-Nordheim\n  Quantum-tunneling",
        "authors": [
            "Mustafizur Rahman",
            "Subhankar Bose",
            "Shantanu Chakrabartty"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Synaptic memory consolidation has been heralded as one of the key mechanisms\nfor supporting continual learning in neuromorphic Artificial Intelligence (AI)\nsystems. Here we report that a Fowler-Nordheim (FN) quantum-tunneling device\ncan implement synaptic memory consolidation similar to what can be achieved by\nalgorithmic consolidation models like the cascade and the elastic weight\nconsolidation (EWC) models. The proposed FN-synapse not only stores the\nsynaptic weight but also stores the synapse's historical usage statistic on the\ndevice itself. We also show that the operation of the FN-synapse is\nnear-optimal in terms of the synaptic lifetime and we demonstrate that a\nnetwork comprising FN-synapses outperforms a comparable EWC network for a small\nbenchmark continual learning task. With an energy footprint of femtojoules per\nsynaptic update, we believe that the proposed FN-synapse provides an\nultra-energy-efficient approach for implementing both synaptic memory\nconsolidation and persistent learning.\n",
        "pdf_link": "http://arxiv.org/pdf/2206.14581v1"
    },
    {
        "title": "RF-Photonic Deep Learning Processor with Shannon-Limited Data Movement",
        "authors": [
            "Ronald Davis III",
            "Zaijun Chen",
            "Ryan Hamerly",
            "Dirk Englund"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Edholm's Law predicts exponential growth in data rate and spectrum bandwidth\nfor communications and is forecasted to remain true for the upcoming deployment\nof 6G. Compounding this issue is the exponentially increasing demand for deep\nneural network (DNN) compute, including DNNs for signal processing. However,\nthe slowing of Moore's Law due to the limitations of transistor-based\nelectronics means that completely new paradigms for computing will be required\nto meet these increasing demands for advanced communications. Optical neural\nnetworks (ONNs) are promising DNN accelerators with ultra-low latency and\nenergy consumption. Yet state-of-the-art ONNs struggle with scalability and\nimplementing linear with in-line nonlinear operations. Here we introduce our\nmultiplicative analog frequency transform ONN (MAFT-ONN) that encodes the data\nin the frequency domain, achieves matrix-vector products in a single shot using\nphotoelectric multiplication, and uses a single electro-optic modulator for the\nnonlinear activation of all neurons in each layer. We experimentally\ndemonstrate the first hardware accelerator that computes fully-analog deep\nlearning on raw RF signals, performing single-shot modulation classification\nwith 85% accuracy, where a 'majority vote' multi-measurement scheme can boost\nthe accuracy to 95% within 5 consecutive measurements. In addition, we\ndemonstrate frequency-domain finite impulse response (FIR)\nlinear-time-invariant (LTI) operations, enabling a powerful combination of\ntraditional and AI signal processing. We also demonstrate the scalability of\nour architecture by computing nearly 4 million fully-analog\nmultiplies-and-accumulates for MNIST digit classification. Our latency\nestimation model shows that due to the Shannon capacity-limited analog data\nmovement, MAFT-ONN is hundreds of times faster than traditional RF receivers\noperating at their theoretical peak performance.\n",
        "pdf_link": "http://arxiv.org/pdf/2207.06883v2"
    },
    {
        "title": "A CMOL-Like Memristor-CMOS Neuromorphic Chip-Core Demonstrating\n  Stochastic Binary STDP",
        "authors": [
            "L. A. CamuÃ±as-Mesa",
            "E. Vianello",
            "C. Reita",
            "T. Serrano-Gotarredona",
            "B. Linares-Barranco"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  The advent of nanoscale memristors raised hopes of being able to build CMOL\n(CMOS/nanowire/moLecular) type ultra-dense in-memory-computing circuit\narchitectures. In CMOL, nanoscale memristors would be fabricated at the\nintersection of nanowires. The CMOL concept can be exploited in neuromorphic\nhardware by fabricating lower-density neurons on CMOS and placing massive\nanalog synaptic connectivity with nanowire and nanoscale-memristor fabric\npost-fabricated on top. However, technical problems have hindered such\ndevelopments for presently available reliable commercial monolithic\nCMOS-memristor technologies. On one hand, each memristor needs a MOS selector\ntransistor in series to guarantee forming and programming operations in large\narrays. This results in compound MOS-memristor synapses (called 1T1R) which are\nno longer synapses at the crossing of nanowires. On the other hand, memristors\ndo not yet constitute highly reliable, stable analog memories for massive\nanalog-weight synapses with gradual learning. Here we demonstrate a pseudo-CMOL\nmonolithic chip core that circumvents the two technical problems mentioned\nabove by (a) exploiting a CMOL-like geometrical chip layout technique to\nimprove density despite the 1T1R limitation, and (b) exploiting a binary weight\nstochastic Spike-Timing-Dependent-Plasticity (STDP) learning rule that takes\nadvantage of the more reliable binary memory capability of the memristors used.\nExperimental results are provided for a spiking neural network (SNN) CMOL-core\nwith 64 input neurons, 64 output neurons, and 4096 1T1R synapses, fabricated in\n130nm CMOS with 200nm-sized Ti/HfOx/TiN memristors on top. The CMOL-core uses\nquery-driven event read-out, which allows for memristor variability insensitive\ncomputations.\n",
        "pdf_link": "http://arxiv.org/pdf/2209.06068v1"
    },
    {
        "title": "Evidence of In-Memory Computing in a Ferrofluid",
        "authors": [
            "Marco Crepaldi",
            "Charanraj Mohan",
            "Erik Garofalo",
            "Andrew Adamatzky",
            "Konrad SzaciÅowski",
            "Alessandro Chiolerio"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Magnetic fluids are excellent candidates for important research fields\nincluding energy harvesting, biomedical applications, soft robotics and\nexploration. However, notwithstanding relevant advancements such as shape\nreconfigurability, that have been demonstrated, there is no evidence for their\ncomputation capability, including the emulation of synaptic functions. Here, we\nexperimentally demonstrate that a Fe3O4 water-based Ferrofluid (FF) can perform\nelectrical analog computing and be programmed using quasi DC signals and read\nat Radio Frequency (RF) mode. We have observed features in all respects\nattributable to a memristive behavior, featuring both short and long-term\ninformation storage capacity and plasticity. The colloid was capable of\nclassifying digits of a 8x8 pixel dataset using a custom in-memory signal\nprocessing scheme, and through Physical Reservoir Computing (PRC) by training a\nreadout layer.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.08152v1"
    },
    {
        "title": "CMOS-compatible Ising and Potts Annealing Using Single Photon Avalanche\n  Diodes",
        "authors": [
            "William Whitehead",
            "Zachary Nelson",
            "Kerem Y. Camsari",
            "Luke Theogarajan"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Massively parallel annealing processors may offer superior performance for a\nwide range of sampling and optimization problems. A key component dictating the\nsize of these processors is the neuron update circuit, ideally implemented\nusing special stochastic nanodevices. We leverage photon statistics using\nsingle photon avalanche diodes (SPADs) and temporal filtering to generate\nstochastic states. This method is a powerful alternative offering unique\nfeatures not currently seen in annealing processors: the ability to\ncontinuously control the computational temperature and the seamless extension\nto the Potts model, a $n$-state generalization of the two-state Ising model.\nSPADs also offer a considerable practical advantage since they are readily\nmanufacturable in current standard CMOS processes. As a first step towards\nrealizing a CMOS SPAD-based annealer, we have designed Ising and Potts models\ndriven by an array of discrete SPADs and show they accurately sample from their\ntheoretical distributions.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.12607v1"
    },
    {
        "title": "A full-stack view of probabilistic computing with p-bits: devices,\n  architectures and algorithms",
        "authors": [
            "Shuvro Chowdhury",
            "Andrea Grimaldi",
            "Navid Anjum Aadit",
            "Shaila Niazi",
            "Masoud Mohseni",
            "Shun Kanai",
            "Hideo Ohno",
            "Shunsuke Fukami",
            "Luke Theogarajan",
            "Giovanni Finocchio",
            "Supriyo Datta",
            "Kerem Y. Camsari"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The transistor celebrated its 75${}^\\text{th}$ birthday in 2022. The\ncontinued scaling of the transistor defined by Moore's Law continues, albeit at\na slower pace. Meanwhile, computing demands and energy consumption required by\nmodern artificial intelligence (AI) algorithms have skyrocketed. As an\nalternative to scaling transistors for general-purpose computing, the\nintegration of transistors with unconventional technologies has emerged as a\npromising path for domain-specific computing. In this article, we provide a\nfull-stack review of probabilistic computing with p-bits as a representative\nexample of the energy-efficient and domain-specific computing movement. We\nargue that p-bits could be used to build energy-efficient probabilistic\nsystems, tailored for probabilistic algorithms and applications. From hardware,\narchitecture, and algorithmic perspectives, we outline the main applications of\nprobabilistic computers ranging from probabilistic machine learning and AI to\ncombinatorial optimization and quantum simulation. Combining emerging\nnanodevices with the existing CMOS ecosystem will lead to probabilistic\ncomputers with orders of magnitude improvements in energy efficiency and\nprobabilistic sampling, potentially unlocking previously unexplored regimes for\npowerful probabilistic algorithms.\n",
        "pdf_link": "http://arxiv.org/pdf/2302.06457v3"
    },
    {
        "title": "Optical Transformers",
        "authors": [
            "Maxwell G. Anderson",
            "Shi-Yuan Ma",
            "Tianyu Wang",
            "Logan G. Wright",
            "Peter L. McMahon"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  The rapidly increasing size of deep-learning models has caused renewed and\ngrowing interest in alternatives to digital computers to dramatically reduce\nthe energy cost of running state-of-the-art neural networks. Optical\nmatrix-vector multipliers are best suited to performing computations with very\nlarge operands, which suggests that large Transformer models could be a good\ntarget for optical computing. To test this idea, we performed small-scale\noptical experiments with a prototype accelerator to demonstrate that\nTransformer operations can run on optical hardware despite noise and errors.\nUsing simulations, validated by our experiments, we then explored the energy\nefficiency of optical implementations of Transformers and identified scaling\nlaws for model performance with respect to optical energy usage. We found that\nthe optical energy per multiply-accumulate (MAC) scales as $\\frac{1}{d}$ where\n$d$ is the Transformer width, an asymptotic advantage over digital systems. We\nconclude that with well-engineered, large-scale optical hardware, it may be\npossible to achieve a $100 \\times$ energy-efficiency advantage for running some\nof the largest current Transformer models, and that if both the models and the\noptical hardware are scaled to the quadrillion-parameter regime, optical\ncomputers could have a $>8,000\\times$ energy-efficiency advantage over\nstate-of-the-art digital-electronic processors that achieve 300 fJ/MAC. We\nanalyzed how these results motivate and inform the construction of future\noptical accelerators along with optics-amenable deep-learning approaches. With\nassumptions about future improvements to electronics and Transformer\nquantization techniques (5$\\times$ cheaper memory access, double the\ndigital--analog conversion efficiency, and 4-bit precision), we estimated that\noptical computers' advantage against current 300-fJ/MAC digital processors\ncould grow to $>100,000\\times$.\n",
        "pdf_link": "http://arxiv.org/pdf/2302.10360v1"
    },
    {
        "title": "Variational Quantum Harmonizer: Generating Chord Progressions and Other\n  Sonification Methods with the VQE Algorithm",
        "authors": [
            "Paulo Vitor ItaboraÃ­",
            "Tim SchwÃ¤gerl",
            "MarÃ­a Aguado YÃ¡Ã±ez",
            "Arianna Crippa",
            "Karl Jansen",
            "Eduardo Reck Miranda",
            "Peter Thomas"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  This work investigates a case study of using physical-based sonification of\nQuadratic Unconstrained Binary Optimization (QUBO) problems, optimized by the\nVariational Quantum Eigensolver (VQE) algorithm. The VQE approximates the\nsolution of the problem by using an iterative loop between the quantum computer\nand a classical optimization routine. This work explores the intermediary\nstatevectors found in each VQE iteration as the means of sonifying the\noptimization process itself. The implementation was realised in the form of a\nmusical interface prototype named Variational Quantum Harmonizer (VQH),\nproviding potential design strategies for musical applications, focusing on\nchords, chord progressions, and arpeggios. The VQH can be used both to enhance\ndata visualization or to create artistic pieces. The methodology is also\nrelevant in terms of how an artist would gain intuition towards achieving a\ndesired musical sound by carefully designing QUBO cost functions. Flexible\nmapping strategies could supply a broad portfolio of sounds for QUBO and\nquantum-inspired musical compositions, as demonstrated in a case study\ncomposition, \"Dependent Origination\" by Peter Thomas and Paulo Itaborai.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.12254v1"
    },
    {
        "title": "Analytical Modelling of Raw Data for Flow-Guided In-body Nanoscale\n  Localization",
        "authors": [
            "Guillem Pascual",
            "Filip Lemic",
            "Carmen Delgado",
            "Xavier Costa-Perez"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Advancements in nanotechnology and material science are paving the way toward\nnanoscale devices that combine sensing, computing, data and energy storage, and\nwireless communication. In precision medicine, these nanodevices show promise\nfor disease diagnostics, treatment, and monitoring from within the patients'\nbloodstreams. Assigning the location of a sensed biological event with the\nevent itself, which is the main proposition of flow-guided in-body nanoscale\nlocalization, would be immensely beneficial from the perspective of precision\nmedicine. The nanoscale nature of the nanodevices and the challenging\nenvironment that the bloodstream represents, result in current flow-guided\nlocalization approaches being constrained in their communication and\nenergy-related capabilities. The communication and energy constraints of the\nnanodevices result in different features of raw data for flow-guided\nlocalization, in turn affecting its performance. An analytical modeling of the\neffects of imperfect communication and constrained energy causing intermittent\noperation of the nanodevices on the raw data produced by the nanodevices would\nbe beneficial. Hence, we propose an analytical model of raw data for\nflow-guided localization, where the raw data is modeled as a function of\ncommunication and energy-related capabilities of the nanodevice. We evaluate\nthe model by comparing its output with the one obtained through the utilization\nof a simulator for objective evaluation of flow-guided localization, featuring\ncomparably higher level of realism. Our results across a number of scenarios\nand heterogeneous performance metrics indicate high similarity between the\nmodel and simulator-generated raw datasets.\n",
        "pdf_link": "http://arxiv.org/pdf/2309.16034v2"
    },
    {
        "title": "A kinetic Monte Carlo Approach for Boolean Logic Functionality in Gold\n  Nanoparticle Networks",
        "authors": [
            "Jonas Mensing",
            "Wilfred G. van der Wiel",
            "Andreas Heuer"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Nanoparticles interconnected by insulating organic molecules exhibit\nnonlinear switching behavior at low temperatures. By assembling these switches\ninto a network and manipulating charge transport dynamics through surrounding\nelectrodes, the network can be reconfigurably functionalized to act as any\nBoolean logic gate. This work introduces a kinetic Monte Carlo-based simulation\ntool, applying established principles of single electronics to model charge\ntransport dynamics in nanoparticle networks. We functionalize nanoparticle\nnetworks as Boolean logic gates and assess their quality using a fitness\nfunction. Based on the definition of fitness, we derive new metrics to quantify\nessential nonlinear properties of the network, including negative differential\nresistance and nonlinear separability. These nonlinear properties are crucial\nnot only for functionalizing the network as Boolean logic gates but also when\nour networks are functionalized for brain-inspired computing applications in\nthe future. We address fundamental questions about the dependence of fitness\nand nonlinear properties on system size, number of surrounding electrodes, and\nelectrode positioning. We assert the overall benefit of having more electrodes,\nwith proximity to the network's output being pivotal for functionality and\nnonlinearity. Additionally, we demonstrate a optimal system size and argue for\nbreaking symmetry in electrode positioning to favor nonlinear properties.\n",
        "pdf_link": "http://arxiv.org/pdf/2312.04717v1"
    },
    {
        "title": "Critical nonlinear aspects of hopping transport for reconfigurable logic\n  in disordered dopant networks",
        "authors": [
            "Henri Tertilt",
            "Jonas Mensing",
            "Marlon Becker",
            "Wilfred G. van der Wiel",
            "Peter A. Bobbert",
            "Andreas Heuer"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Nonlinear behavior in the hopping transport of interacting charges enables\nreconfigurable logic in disordered dopant network devices, where voltages\napplied at control electrodes tune the relation between voltages applied at\ninput electrodes and the current measured at an output electrode. From kinetic\nMonte Carlo simulations we analyze the critical nonlinear aspects of\nvariable-range hopping transport for realizing Boolean logic gates in these\ndevices on three levels. First, we quantify the occurrence of individual gates\nfor random choices of control voltages. We find that linearly inseparable gates\nsuch as the XOR gate are less likely to occur than linearly separable gates\nsuch as the AND gate, despite the fact that the number of different regions in\nthe multidimensional control voltage space for which AND or XOR gates occur is\ncomparable. Second, we use principal component analysis to characterize the\ndistribution of the output current vectors for the (00,10,01,11) logic input\ncombinations in terms of eigenvectors and eigenvalues of the output covariance\nmatrix. This allows a simple and direct comparison of the behavior of different\nsimulated devices and a comparison to experimental devices. Third, we quantify\nthe nonlinearity in the distribution of the output current vectors necessary\nfor realizing Boolean functionality by introducing three nonlinearity\nindicators. The analysis provides a physical interpretation of the effects of\nchanging the hopping distance and temperature and is used in a comparison with\ndata generated by a deep neural network trained on a physical device.\n",
        "pdf_link": "http://arxiv.org/pdf/2312.16037v1"
    },
    {
        "title": "Dynamic Electro-Optic Analog Memory for Neuromorphic Photonic Computing",
        "authors": [
            "Sean Lam",
            "Ahmed Khaled",
            "Simon Bilodeau",
            "Bicky A. Marquez",
            "Paul R. Prucnal",
            "Lukas Chrostowski",
            "Bhavin J. Shastri",
            "Sudip Shekhar"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Artificial intelligence (AI) has seen remarkable advancements across various\ndomains, including natural language processing, computer vision, autonomous\nvehicles, and biology. However, the rapid expansion of AI technologies has\nescalated the demand for more powerful computing resources. As digital\ncomputing approaches fundamental limits, neuromorphic photonics emerges as a\npromising platform to complement existing digital systems. In neuromorphic\nphotonic computing, photonic devices are controlled using analog signals. This\nnecessitates the use of digital-to-analog converters (DAC) and\nanalog-to-digital converters (ADC) for interfacing with these devices during\ninference and training. However, data movement between memory and these\nconverters in conventional von Neumann computing architectures consumes energy.\nTo address this, analog memory co-located with photonic computing devices is\nproposed. This approach aims to reduce the reliance on DACs and ADCs and\nminimize data movement to enhance compute efficiency. This paper demonstrates a\nmonolithically integrated neuromorphic photonic circuit with co-located\ncapacitive analog memory and compares various analog memory technologies for\nneuromorphic photonic computing using the MNIST dataset as a benchmark.\n",
        "pdf_link": "http://arxiv.org/pdf/2401.16515v2"
    },
    {
        "title": "Training Coupled Phase Oscillators as a Neuromorphic Platform using\n  Equilibrium Propagation",
        "authors": [
            "Qingshan Wang",
            "Clara C. Wanjura",
            "Florian Marquardt"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Given the rapidly growing scale and resource requirements of machine learning\napplications, the idea of building more efficient learning machines much closer\nto the laws of physics is an attractive proposition. One central question for\nidentifying promising candidates for such neuromorphic platforms is whether not\nonly inference but also training can exploit the physical dynamics. In this\nwork, we show that it is possible to successfully train a system of coupled\nphase oscillators - one of the most widely investigated nonlinear dynamical\nsystems with a multitude of physical implementations, comprising laser arrays,\ncoupled mechanical limit cycles, superfluids, and exciton-polaritons. To this\nend, we apply the approach of equilibrium propagation, which permits to extract\ntraining gradients via a physical realization of backpropagation, based only on\nlocal interactions. The complex energy landscape of the XY/ Kuramoto model\nleads to multistability, and we show how to address this challenge. Our study\nidentifies coupled phase oscillators as a new general-purpose neuromorphic\nplatform and opens the door towards future experimental implementations.\n",
        "pdf_link": "http://arxiv.org/pdf/2402.08579v1"
    },
    {
        "title": "Neuromorphic Event-Driven Semantic Communication in Microgrids",
        "authors": [
            "Xiaoguang Diao",
            "Yubo Song",
            "Subham Sahoo",
            "Yuan Li"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Synergies between advanced communications, computing and artificial\nintelligence are unraveling new directions of coordinated operation and\nresiliency in microgrids. On one hand, coordination among sources is\nfacilitated by distributed, privacy-minded processing at multiple locations,\nwhereas on the other hand, it also creates exogenous data arrival paths for\nadversaries that can lead to cyber-physical attacks amongst other reliability\nissues in the communication layer. This long-standing problem necessitates new\nintrinsic ways of exchanging information between converters through power lines\nto optimize the system's control performance. Going beyond the existing power\nand data co-transfer technologies that are limited by efficiency and\nscalability concerns, this paper proposes neuromorphic learning to implant\ncommunicative features using spiking neural networks (SNNs) at each node, which\nis trained collaboratively in an online manner simply using the power exchanges\nbetween the nodes. As opposed to the conventional neuromorphic sensors that\noperate with spiking signals, we employ an event-driven selective process to\ncollect sparse data for training of SNNs. Finally, its multi-fold effectiveness\nand reliable performance is validated under simulation conditions with\ndifferent microgrid topologies and components to establish a new direction in\nthe sense-actuate-compute cycle for power electronic dominated grids and\nmicrogrids.\n",
        "pdf_link": "http://arxiv.org/pdf/2402.18390v1"
    },
    {
        "title": "A Systematic Survey of the Gemini Principles for Digital Twin Ontologies",
        "authors": [
            "James Michael Tooth",
            "Nilufer Tuptuk",
            "Jeremy Daniel McKendrick Watson"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Ontologies are widely used for achieving interoperable Digital Twins (DTws),\nyet competing DTw definitions compound interoperability issues. Semantically\nlinking these differing twins is feasible through ontologies and Cognitive\nDigital Twins (CDTws). However, it is often unclear how ontology use bolsters\nbroader DTw advancements. This article presents a systematic survey following\nthe PRISMA method, to explore the potential of ontologies to support DTws to\nmeet the Centre for Digital Built Britain's Gemini Principles and aims to link\nprogress in ontologies to this framework. The Gemini Principles focus on common\nDTw requirements, considering: Purpose for 1) Public Good, 2) Value Creation,\nand 3) Insight; Trustworthiness with sufficient 4) Security, 5) Openness, and\n6) Quality; and appropriate Functionality of 7) Federation, 8) Curation, and 9)\nEvolution. This systematic literature review examines the role of ontologies in\nfacilitating each principle. Existing research uses ontologies to solve DTw\nchallenges within these principles, particularly by connecting DTws, optimising\ndecisionmaking, and reasoning governance policies. Furthermore, analysing the\nsectoral distribution of literature found that research encompassing the\ncrossover of ontologies, DTws and the Gemini Principles is emerging, and that\nmost innovation is predominantly within manufacturing and built environment\nsectors. Critical gaps for researchers, industry practitioners, and\npolicymakers are subsequently identified.\n",
        "pdf_link": "http://arxiv.org/pdf/2404.10754v1"
    },
    {
        "title": "Information-theoretic language of proteinoid gels: Boolean gates and QR\n  codes",
        "authors": [
            "Saksham Sharma",
            "Adnan Mahmud",
            "Giuseppe Tarabella",
            "Panagiotis Mougoyannis",
            "Andrew Adamatzky"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  With an aim to build analog computers out of soft matter fluidic systems in\nfuture, this work attempts to invent a new information-theoretic language, in\nthe form of two-dimensional Quick Response (QR) codes. This language is,\neffectively, a digital representation of the analog signals shown by the\nproteinoids. We use two different experimental techniques: (i) a\nvoltage-sensitive dye and (ii) a pair of differential electrodes, to record the\nanalog signals. The analog signals are digitally approximatied (synthesised) by\nsampling the analog signals into a series of discrete values, which are then\nconverted into binary representations. We have shown the\nAND-OR-NOT-XOR-NOR-NAND-XNOR gate representation of the digitally sampled\nsignal of proteinoids. Additional encoding schemes are applied to convert the\nbinary code identified above to a two-dimensional QR code. As a result, the QR\ncode becomes a digital, unique marker of a given proteinoid network. We show\nthat it is possible to retrieve the analog signal from the QR code by scanning\nthe QR code using a mobile phone. Our work shows that soft matter fluidic\nsystems, such as proteinoids, can have a fundamental informatiom-theoretic\nlanguage, unique to their internal information transmission properties\n(electrical activity in this case) - such a language can be made universal and\naccessible to everyone using 2D QR codes, which can digitally encode their\ninternal properties and give an option to recover the original signal when\nrequired. On a more fundamental note, this study identifies the techniques of\napproximating continuum properties of soft matter fluidic systems using a\nseries representation of gates and QR codes, which are a piece-wise digital\nrepresentation, and thus one step closer to programming the fluids using\ninformation-theoretic methods, as suggested almost a decade ago by Tao's fluid\nprogram.\n",
        "pdf_link": "http://arxiv.org/pdf/2405.19337v1"
    },
    {
        "title": "Metasurface Energy Harvesters: State-of-the-Art Designs and Their\n  Potential for Energy Sustainable Reconfigurable Intelligent Surfaces",
        "authors": [
            "Alireza Ghaneizadeh",
            "Panagiotis Gavriilidis",
            "Mojtaba Joodaki",
            "George C. Alexandropoulos"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Metasurface Energy Harvesters (MEHs) have emerged as a prominent enabler of\nhighly efficient Radio Frequency (RF) energy harvesters. This survey delves\ninto the fundamentals of the MEH technology, providing a comprehensive overview\nof their working principle, unit cell designs and prototypes over various\nfrequency bands, as well as state-of-the art modes of operation. Inspired by\nthe recent academic and industrial interest on Reconfigurable Intelligent\nSurfaces (RISs)for the upcoming sixth-Generation (6G) of wireless networks, we\nstudy the interplay between this technology and MEHs aiming for energy\nsustainable RISs power by metasurface-based RF energy harvesting. We present a\nnovel hybrid unit cell design capable of simultaneous energy harvesting and\n1-bit tunable reflection whose dual-functional response is validated via\nfull-wave simulations. Then, we conduct a comparative collection of real-world\nmeasurements for ambient RF power levels and power consumption budgets of\nreflective RISs to unveil the potential for a self-sustainable RIS via ambient\nRF energy harvesting. The paper is concluded with an elaborative discussion on\nopen design challenges and future research directions for MEHs and energy\nsustainable hybrid RISs.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.14638v1"
    },
    {
        "title": "Optical training of large-scale Transformers and deep neural networks\n  with direct feedback alignment",
        "authors": [
            "Ziao Wang",
            "Kilian MÃ¼ller",
            "Matthew Filipovich",
            "Julien Launay",
            "Ruben Ohana",
            "Gustave Pariente",
            "Safa Mokaadi",
            "Charles Brossollet",
            "Fabien Moreau",
            "Alessandro Cappelli",
            "Iacopo Poli",
            "Igor Carron",
            "Laurent Daudet",
            "Florent Krzakala",
            "Sylvain Gigan"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Modern machine learning relies nearly exclusively on dedicated electronic\nhardware accelerators. Photonic approaches, with low consumption and high\noperation speed, are increasingly considered for inference but, to date, remain\nmostly limited to relatively basic tasks. Simultaneously, the problem of\ntraining deep and complex neural networks, overwhelmingly performed through\nbackpropagation, remains a significant limitation to the size and,\nconsequently, the performance of current architectures and a major compute and\nenergy bottleneck. Here, we experimentally implement a versatile and scalable\ntraining algorithm, called direct feedback alignment, on a hybrid\nelectronic-photonic platform. An optical processing unit performs large-scale\nrandom matrix multiplications, which is the central operation of this\nalgorithm, at speeds up to 1500 TeraOps. We perform optical training of one of\nthe most recent deep learning architectures, including Transformers, with more\nthan 1B parameters, and obtain good performances on both language and vision\ntasks. We study the compute scaling of our hybrid optical approach, and\ndemonstrate a potential advantage for ultra-deep and wide neural networks, thus\nopening a promising route to sustain the exponential growth of modern\nartificial intelligence beyond traditional von Neumann approaches.\n",
        "pdf_link": "http://arxiv.org/pdf/2409.12965v1"
    },
    {
        "title": "UniTraj: Learning a Universal Trajectory Foundation Model from\n  Billion-Scale Worldwide Traces",
        "authors": [
            "Yuanshao Zhu",
            "James Jianqiao Yu",
            "Xiangyu Zhao",
            "Xuetao Wei",
            "Yuxuan Liang"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Human trajectory modeling is essential for deciphering movement patterns and\nsupporting advanced applications across various domains. However, existing\nmethods are often tailored to specific tasks and regions, resulting in\nlimitations related to task specificity, regional dependency, and data quality\nsensitivity. Addressing these challenges requires a universal human trajectory\nfoundation model capable of generalizing and scaling across diverse tasks and\ngeographic contexts. To this end, we propose UniTraj, a Universal human\nTrajectory foundation model that is task-adaptive, region-independent, and\nhighly generalizable. To further enhance performance, we construct WorldTrace,\nthe first large-scale, high-quality, globally distributed dataset sourced from\nopen web platforms, encompassing 2.45 million trajectories with billions of\npoints across 70 countries. Through multiple resampling and masking strategies\ndesigned for pre-training, UniTraj effectively overcomes geographic and task\nconstraints, adapting to heterogeneous data quality. Extensive experiments\nacross multiple trajectory analysis tasks and real-world datasets demonstrate\nthat UniTraj consistently outperforms existing approaches in terms of\nscalability and adaptability. These results underscore the potential of UniTraj\nas a versatile, robust solution for a wide range of trajectory analysis\napplications, with WorldTrace serving as an ideal but non-exclusive foundation\nfor training.\n",
        "pdf_link": "http://arxiv.org/pdf/2411.03859v2"
    },
    {
        "title": "Spike Talk in Power Electronic Grids -- Leveraging Post Moore's\n  Computing Laws",
        "authors": [
            "Yubo Song",
            "Subham Sahoo"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Emerging distributed generation demands highly reliable and resilient\ncoordinating control in microgrids. To improve on these aspects, spiking neural\nnetwork is leveraged, as a grid-edge intelligence tool to establish a talkative\ninfrastructure, Spike Talk, expediting coordination in next-generation\nmicrogrids without the need of communication at all. This paper unravels the\nphysics behind Spike Talk from the perspective of its distributed\ninfrastructure, which aims to address the Von Neumann Bottleneck. Relying on\ninferring information via power flows in tie lines, Spike Talk allows adaptive\nand flexible control and coordination itself, and features in synaptic\nplasticity facilitating online and local training functionality. Preliminary\ncase studies are demonstrated with results, while more extensive validations\nare to be included as future scopes of work.\n",
        "pdf_link": "http://arxiv.org/pdf/2411.07654v1"
    },
    {
        "title": "A reaction network scheme which implements the EM algorithm",
        "authors": [
            "Muppirala Viswa Virinchi",
            "Abhishek Behera",
            "Manoj Gopalkrishnan"
        ],
        "category": "cs.ET",
        "published_year": "2018",
        "summary": "  A detailed algorithmic explanation is required for how a network of chemical\nreactions can generate the sophisticated behavior displayed by living cells.\nThough several previous works have shown that reaction networks are\ncomputationally universal and can in principle implement any algorithm, there\nis scope for constructions that map well onto biological reality, make\nefficient use of the computational potential of the native dynamics of reaction\nnetworks, and make contact with statistical mechanics. We describe a new\nreaction network scheme for solving a large class of statistical problems\nincluding the problem of how a cell would infer its environment from\nreceptor-ligand bindings. Specifically we show how reaction networks can\nimplement information projection, and consequently a generalized\nExpectation-Maximization algorithm, to solve maximum likelihood estimation\nproblems in partially-observed exponential families on categorical data. Our\nscheme can be thought of as an algorithmic interpretation of E. T. Jaynes's\nvision of statistical mechanics as statistical inference.\n",
        "pdf_link": "http://arxiv.org/pdf/1804.09062v1"
    },
    {
        "title": "Bias-Scalable Near-Memory CMOS Analog Processor for Machine Learning",
        "authors": [
            "Pratik Kumar",
            "Ankita Nandi",
            "Shantanu Chakrabartty",
            "Chetan Singh Thakur"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  Bias-scalable analog computing is attractive for implementing machine\nlearning (ML) processors with distinct power-performance specifications. For\ninstance, ML implementations for server workloads are focused on higher\ncomputational throughput for faster training, whereas ML implementations for\nedge devices are focused on energy-efficient inference. In this paper, we\ndemonstrate the implementation of bias-scalable approximate analog computing\ncircuits using the generalization of the margin-propagation principle called\nshape-based analog computing (S-AC). The resulting S-AC core integrates several\nnear-memory compute elements, which include: (a) non-linear activation\nfunctions; (b) inner-product compute circuits; and (c) a mixed-signal\ncompressive memory, all of which can be scaled for performance or power while\npreserving its functionality. Using measured results from prototypes fabricated\nin a 180nm CMOS process, we demonstrate that the performance of computing\nmodules remains robust to transistor biasing and variations in temperature. In\nthis paper, we also demonstrate the effect of bias-scalability and\ncomputational accuracy on a simple ML regression task.\n",
        "pdf_link": "http://arxiv.org/pdf/2202.05022v3"
    },
    {
        "title": "A Non-Volatile All-Spin Non-Binary Matrix Multiplier: An Efficient\n  Hardware Accelerator for Machine Learning",
        "authors": [
            "Rahnuma Rahman",
            "Supriyo Bandyopadhyay"
        ],
        "category": "cs.ET",
        "published_year": "2022",
        "summary": "  We propose and analyze a compact and non-volatile nanomagnetic (all-spin)\nnon-binary matrix multiplier performing the multiply-and-accumulate (MAC)\noperation using two magnetic tunnel junctions - one activated by strain to act\nas the multiplier, and the other activated by spin-orbit torque pulses to act\nas a domain wall synapse that performs the operation of the accumulator. It has\ntwo advantages over the usual crossbar-based electronic non-binary matrix\nmultiplier. First, while the crossbar architecture requires N3 devices to\nmultiply two matrices, we require only 2N2 devices. Second, our matrix\nmultiplier is non-volatile and retains the information about the product matrix\nafter being powered off. Here, we present an example where each MAC operation\ncan be performed in ~5 ns and the maximum energy dissipated per operation is\n~60Nmax aJ, where Nmax is the largest matrix size. This provides a very useful\nhardware accelerator for machine learning and artificial intelligence tasks\nwhich involve the multiplication of large matrices. The non-volatility allows\nthe matrix multiplier to be embedded in powerful non-von-Neumann architectures,\nincluding processor-in-memory. It also allows much of the computing to be done\nat the edge (of internet-of-things) while reducing the need to access the\ncloud, thereby making artificial intelligence more resilient against\ncyberattacks.\n",
        "pdf_link": "http://arxiv.org/pdf/2211.06490v3"
    },
    {
        "title": "Experimental demonstration of magnetic tunnel junction-based\n  computational random-access memory",
        "authors": [
            "Yang Lv",
            "Brandon R. Zink",
            "Robert P. Bloom",
            "HÃ¼srev CÄ±lasun",
            "Pravin Khanal",
            "Salonik Resch",
            "Zamshed Chowdhury",
            "Ali Habiboglu",
            "Weigang Wang",
            "Sachin S. Sapatnekar",
            "Ulya Karpuzcu",
            "Jian-Ping Wang"
        ],
        "category": "cs.ET",
        "published_year": "2023",
        "summary": "  Conventional computing paradigm struggles to fulfill the rapidly growing\ndemands from emerging applications, especially those for machine intelligence,\nbecause much of the power and energy is consumed by constant data transfers\nbetween logic and memory modules. A new paradigm, called \"computational\nrandom-access memory (CRAM)\" has emerged to address this fundamental\nlimitation. CRAM performs logic operations directly using the memory cells\nthemselves, without having the data ever leave the memory. The energy and\nperformance benefits of CRAM for both conventional and emerging applications\nhave been well established by prior numerical studies. However, there lacks an\nexperimental demonstration and study of CRAM to evaluate its computation\naccuracy, which is a realistic and application-critical metrics for its\ntechnological feasibility and competitiveness. In this work, a CRAM array based\non magnetic tunnel junctions (MTJs) is experimentally demonstrated. First,\nbasic memory operations as well as 2-, 3-, and 5-input logic operations are\nstudied. Then, a 1-bit full adder with two different designs is demonstrated.\nBased on the experimental results, a suite of modeling has been developed to\ncharacterize the accuracy of CRAM computation. Scalar addition, multiplication,\nand matrix multiplication, which are essential building blocks for many\nconventional and machine intelligence applications, are evaluated and show\npromising accuracy performance. With the confirmation of MTJ-based CRAM's\naccuracy, there is a strong case that this technology will have a significant\nimpact on power- and energy-demanding applications of machine intelligence.\n",
        "pdf_link": "http://arxiv.org/pdf/2312.14264v3"
    },
    {
        "title": "Classical and Quantum Physical Reservoir Computing for Onboard\n  Artificial Intelligence Systems: A Perspective",
        "authors": [
            "A. H. Abbas",
            "Hend Abdel-Ghani",
            "Ivan S. Maksymov"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  Artificial intelligence (AI) systems of autonomous systems such as drones,\nrobots and self-driving cars may consume up to 50% of total power available\nonboard, thereby limiting the vehicle's range of functions and considerably\nreducing the distance the vehicle can travel on a single charge.\nNext-generation onboard AI systems need an even higher power since they collect\nand process even larger amounts of data in real time. This problem cannot be\nsolved using the traditional computing devices since they become more and more\npower-consuming. In this review article, we discuss the perspectives of\ndevelopment of onboard neuromorphic computers that mimic the operation of a\nbiological brain using nonlinear-dynamical properties of natural physical\nenvironments surrounding autonomous vehicles. Previous research also\ndemonstrated that quantum neuromorphic processors (QNPs) can conduct\ncomputations with the efficiency of a standard computer while consuming less\nthan 1% of the onboard battery power. Since QNPs is a semi-classical\ntechnology, their technical simplicity and low, compared with quantum\ncomputers, cost make them ideally suitable for application in autonomous AI\nsystem. Providing a perspective view on the future progress in unconventional\nphysical reservoir computing and surveying the outcomes of more than 200\ninterdisciplinary research works, this article will be of interest to a broad\nreadership, including both students and experts in the fields of physics,\nengineering, quantum technologies and computing.\n",
        "pdf_link": "http://arxiv.org/pdf/2407.04717v1"
    },
    {
        "title": "An introduction to reservoir computing",
        "authors": [
            "Michael te Vrugt"
        ],
        "category": "cs.ET",
        "published_year": "2024",
        "summary": "  There is a growing interest in the development of artificial neural networks\nthat are implemented in a physical system. A major challenge in this context is\nthat these networks are difficult to train since training here would require a\nchange of physical parameters rather than simply of coefficients in a computer\nprogram. For this reason, reservoir computing, where one employs\nhigh-dimensional recurrent networks and trains only the final layer, is widely\nused in this context. In this chapter, I introduce the basic concepts of\nreservoir computing. Moreover, I present some important physical\nimplementations coming from electronics, photonics, spintronics, mechanics, and\nbiology. Finally, I provide a brief discussion of quantum reservoir computing.\n",
        "pdf_link": "http://arxiv.org/pdf/2412.13212v1"
    }
]