\doxysection{FLASH\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_f_l_a_s_h___type_def}{}\label{struct_f_l_a_s_h___type_def}\index{FLASH\_TypeDef@{FLASH\_TypeDef}}


FLASH Registers.  




{\ttfamily \#include $<$stm32l476xx.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe}{ACR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a17d6fcde53db4cb932b3fbfe08235b31}{PDKEYR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a802e9a26a89b44decd2d32d97f729dd3}{KEYR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab}{OPTKEYR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6}{SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a7919306d0e032a855200420a57f884d7}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a2047fe7777581ea1c15e1047ba614808}{ECCR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a0ce7616f176b297b9997185944cc9c23}{RESERVED1}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_ac52493cbf73d2f638b0c984521f9bdd8}{OPTR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a5559e6adaf4d43646db1746bc64f02b2}{PCROP1\+SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a50f569c214e5b2de1c6a99da00d45f1d}{PCROP1\+ER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a8a0d38bac123e6fb3f7e06ea3e5e4559}{WRP1\+AR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a20330dd7caa16b78a64194880b7cf199}{WRP1\+BR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a455291ba4b3a74c0125567653c80b50a}{RESERVED2}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a0d2862dd067fc279e6c0f4e9027d1001}{PCROP2\+SR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a8dcf1b8b7d546af5c53ad1cec5accf7e}{PCROP2\+ER}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_affcb3601d06737dfff1ab1e8179bb3a6}{WRP2\+AR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a45f6c92d6d1e4be6cac6651db4d5c72e}{WRP2\+BR}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FLASH Registers. 

\doxysubsection{Member Data Documentation}
\Hypertarget{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!ACR@{ACR}}
\index{ACR@{ACR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ACR}{ACR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_aaf432a8a8948613f4f66fcace5d2e5fe} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+ACR}

FLASH access control register, Address offset\+: 0x00 \Hypertarget{struct_f_l_a_s_h___type_def_a7919306d0e032a855200420a57f884d7}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!CR@{CR}}
\index{CR@{CR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a7919306d0e032a855200420a57f884d7} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+CR}

FLASH control register, Address offset\+: 0x14 \Hypertarget{struct_f_l_a_s_h___type_def_a2047fe7777581ea1c15e1047ba614808}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!ECCR@{ECCR}}
\index{ECCR@{ECCR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ECCR}{ECCR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a2047fe7777581ea1c15e1047ba614808} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+ECCR}

FLASH ECC register, Address offset\+: 0x18 \Hypertarget{struct_f_l_a_s_h___type_def_a802e9a26a89b44decd2d32d97f729dd3}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!KEYR@{KEYR}}
\index{KEYR@{KEYR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{KEYR}{KEYR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a802e9a26a89b44decd2d32d97f729dd3} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+KEYR}

FLASH key register, Address offset\+: 0x08 \Hypertarget{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTKEYR@{OPTKEYR}}
\index{OPTKEYR@{OPTKEYR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPTKEYR}{OPTKEYR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a793cd13a4636c9785fdb99316f7fd7ab} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+OPTKEYR}

FLASH option key register, Address offset\+: 0x0C \Hypertarget{struct_f_l_a_s_h___type_def_ac52493cbf73d2f638b0c984521f9bdd8}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTR@{OPTR}}
\index{OPTR@{OPTR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPTR}{OPTR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_ac52493cbf73d2f638b0c984521f9bdd8} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+OPTR}

FLASH option register, Address offset\+: 0x20 \Hypertarget{struct_f_l_a_s_h___type_def_a50f569c214e5b2de1c6a99da00d45f1d}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PCROP1ER@{PCROP1ER}}
\index{PCROP1ER@{PCROP1ER}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCROP1ER}{PCROP1ER}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a50f569c214e5b2de1c6a99da00d45f1d} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+PCROP1\+ER}

FLASH bank1 PCROP end address register, Address offset\+: 0x28 \Hypertarget{struct_f_l_a_s_h___type_def_a5559e6adaf4d43646db1746bc64f02b2}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PCROP1SR@{PCROP1SR}}
\index{PCROP1SR@{PCROP1SR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCROP1SR}{PCROP1SR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a5559e6adaf4d43646db1746bc64f02b2} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+PCROP1\+SR}

FLASH bank1 PCROP start address register, Address offset\+: 0x24 \Hypertarget{struct_f_l_a_s_h___type_def_a8dcf1b8b7d546af5c53ad1cec5accf7e}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PCROP2ER@{PCROP2ER}}
\index{PCROP2ER@{PCROP2ER}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCROP2ER}{PCROP2ER}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a8dcf1b8b7d546af5c53ad1cec5accf7e} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+PCROP2\+ER}

FLASH bank2 PCROP end address register, Address offset\+: 0x48 \Hypertarget{struct_f_l_a_s_h___type_def_a0d2862dd067fc279e6c0f4e9027d1001}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PCROP2SR@{PCROP2SR}}
\index{PCROP2SR@{PCROP2SR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PCROP2SR}{PCROP2SR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a0d2862dd067fc279e6c0f4e9027d1001} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+PCROP2\+SR}

FLASH bank2 PCROP start address register, Address offset\+: 0x44 \Hypertarget{struct_f_l_a_s_h___type_def_a17d6fcde53db4cb932b3fbfe08235b31}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!PDKEYR@{PDKEYR}}
\index{PDKEYR@{PDKEYR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PDKEYR}{PDKEYR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a17d6fcde53db4cb932b3fbfe08235b31} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+PDKEYR}

FLASH power down key register, Address offset\+: 0x04 \Hypertarget{struct_f_l_a_s_h___type_def_a0ce7616f176b297b9997185944cc9c23}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!RESERVED1@{RESERVED1}}
\index{RESERVED1@{RESERVED1}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED1}{RESERVED1}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a0ce7616f176b297b9997185944cc9c23} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+RESERVED1}

Reserved1, Address offset\+: 0x1C \Hypertarget{struct_f_l_a_s_h___type_def_a455291ba4b3a74c0125567653c80b50a}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!RESERVED2@{RESERVED2}}
\index{RESERVED2@{RESERVED2}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED2}{RESERVED2}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a455291ba4b3a74c0125567653c80b50a} 
uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+RESERVED2\mbox{[}4\mbox{]}}

Reserved2, Address offset\+: 0x34-\/0x40 \Hypertarget{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!SR@{SR}}
\index{SR@{SR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a52c4943c64904227a559bf6f14ce4de6} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+SR}

FLASH status register, Address offset\+: 0x10 \Hypertarget{struct_f_l_a_s_h___type_def_a8a0d38bac123e6fb3f7e06ea3e5e4559}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!WRP1AR@{WRP1AR}}
\index{WRP1AR@{WRP1AR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WRP1AR}{WRP1AR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a8a0d38bac123e6fb3f7e06ea3e5e4559} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+WRP1\+AR}

FLASH bank1 WRP area A address register, Address offset\+: 0x2C \Hypertarget{struct_f_l_a_s_h___type_def_a20330dd7caa16b78a64194880b7cf199}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!WRP1BR@{WRP1BR}}
\index{WRP1BR@{WRP1BR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WRP1BR}{WRP1BR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a20330dd7caa16b78a64194880b7cf199} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+WRP1\+BR}

FLASH bank1 WRP area B address register, Address offset\+: 0x30 \Hypertarget{struct_f_l_a_s_h___type_def_affcb3601d06737dfff1ab1e8179bb3a6}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!WRP2AR@{WRP2AR}}
\index{WRP2AR@{WRP2AR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WRP2AR}{WRP2AR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_affcb3601d06737dfff1ab1e8179bb3a6} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+WRP2\+AR}

FLASH bank2 WRP area A address register, Address offset\+: 0x4C \Hypertarget{struct_f_l_a_s_h___type_def_a45f6c92d6d1e4be6cac6651db4d5c72e}\index{FLASH\_TypeDef@{FLASH\_TypeDef}!WRP2BR@{WRP2BR}}
\index{WRP2BR@{WRP2BR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{WRP2BR}{WRP2BR}}
{\footnotesize\ttfamily \label{struct_f_l_a_s_h___type_def_a45f6c92d6d1e4be6cac6651db4d5c72e} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t FLASH\+\_\+\+Type\+Def\+::\+WRP2\+BR}

FLASH bank2 WRP area B address register, Address offset\+: 0x50 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+L4xx/\+Include/\mbox{\hyperlink{stm32l476xx_8h}{stm32l476xx.\+h}}\end{DoxyCompactItemize}
