![ILAng-Overview](https://raw.githubusercontent.com/Bo-Yuan-Huang/ILA-Tools/master/docs/pics/ilang-overview.png)

## About

ILAng is a modeling and verification platform for systems-on-chips (SoCs) where **Instruction-Level Abstraction (ILA)** is used as the formal model for hardware components.
A paper describing the ILA formal model [TODAES18](/papers/todaes18.pdf).

## Download

-   The ILAng platform is publicly available on [GitHub](https://github.com/Bo-Yuan-Huang/ILA-Tools).
-   The docker images with pre-built ILAng platform and all dependencies can be fetched from [Docker Hub](https://cloud.docker.com/u/byhuang/repository/docker/byhuang/ilang).

## Documentations

-   A draft documentation of writing refinement mapping. \[[PDF](/manuals/ref-map.pdf)]
-   Link to the C++ implementation annotation (powered by Doxygen). \[[LINK](/doxygen-html/index.html)]

## Publications

-   Y. Xing, B.-Y. Huang, A. Gupta, and S. Malik. _A Formal Instruction-Level GPU Model for Scalable Verification_. At ICCAD 2018. \[[PDF](/papers/iccad18.pdf)]
-   H. Zhang, C. Trippel, Y. A. Manerkar, A. Gupta, M. Martonosi, and S. Malik. _ILA-MCM: Integrating Memory Consistency Models with Instruction-Level Abstractions for Heterogeneous System-on-Chip Verification_. At FMCAD 2018. \[[PDF](/papers/fmcad18.pdf)]
-   B.-Y. Huang, S. Ray, A. Gupta, J. M. Fung, and S. Malik. _Formal Security Verification of Concurrent Firmware in SoCs using Instruction-Level Abstraction for Hardware_. At DAC 2018. \[[PDF](/papers/dac18.pdf)]
-   B.-Y. Huang, H. Zhang, P. Subramanyan, Y. Vizel, A. Gupta, and S. Malik. _Instruction-Level Abstraction (ILA): A Uniform Specification for System-on-Chip (SoC) Verification_. At TODAES 2018. \[[PDF](/papers/todaes18.pdf)]
-   P. Subramanyan, B.-Y. Huang, Y. Vizel, A. Gupta, and S. Malik. _Template-based Parameterized Synthesis of Uniform Instruction-Level Abstractions for SoC Verification_. At TCAD 2018. \[[PDF](/papers/tcad18.pdf)]
-   P. Subramanyan, and S. Malik. _Invited: Specification and Modeling for Systems-on-Chip Security Verification_. At DAC 2016. \[[PDF](/papers/dac16.pdf)]
-   P. Subramanyan, S. Malik, H. Khattri, A. Maiti, and J. M. Fung. _Verifying Information Flow Properties of Firmware using Symbolic Execution_. At DATE 2016. \[[PDF](/papers/date16.pdf)]
-   P. Subramanyan, Y. Vizel, S. Ray, and S. Malik. _Template-based Synthesis of Instruction-Level Abstractions for SoC Verification_. At DMCAD 2015. \[[PDF](/papers/fmcad15.pdf)]
