

================================================================
== Vitis HLS Report for 'fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1'
================================================================
* Date:           Thu May  9 14:38:53 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_39 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.751 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_1  |        3|        3|         2|          1|          1|     3|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    3012|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|   130|       0|    1344|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     117|    -|
|Register         |        -|     -|    1227|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|   130|    1227|    4473|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     5|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U25  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U26  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U27  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U28  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U29  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U30  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U31  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U32  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U33  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U34  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U35  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U36  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U37  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U38  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U39  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U40  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U41  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U42  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U43  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U44  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U45  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U46  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U47  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U48  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U58    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U59    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U60    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U61    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U62    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U63    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U64    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_6ns_32_1_1_U65    |mul_32s_6ns_32_1_1    |        0|   2|  0|  20|    0|
    |mul_32s_7s_32_1_1_U49     |mul_32s_7s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_32s_7s_32_1_1_U50     |mul_32s_7s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_32s_7s_32_1_1_U51     |mul_32s_7s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_32s_7s_32_1_1_U52     |mul_32s_7s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_32s_7s_32_1_1_U53     |mul_32s_7s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_32s_7s_32_1_1_U54     |mul_32s_7s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_32s_7s_32_1_1_U55     |mul_32s_7s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_32s_7s_32_1_1_U56     |mul_32s_7s_32_1_1     |        0|   2|  0|  20|    0|
    |mul_32s_7s_32_1_1_U57     |mul_32s_7s_32_1_1     |        0|   2|  0|  20|    0|
    |mux_10_4_32_1_1_U66       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U67       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U68       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U69       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U70       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U71       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U72       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_10_4_32_1_1_U73       |mux_10_4_32_1_1       |        0|   0|  0|  54|    0|
    |mux_8_3_32_1_1_U75        |mux_8_3_32_1_1        |        0|   0|  0|  43|    0|
    |mux_9_4_32_1_1_U74        |mux_9_4_32_1_1        |        0|   0|  0|  49|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0| 130|  0|1344|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln36_fu_906_p2        |         +|   0|  0|  12|           4|           3|
    |add_ln49_10_fu_1175_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln49_11_fu_1181_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln49_13_fu_1209_p2    |         +|   0|  0|  12|           4|           3|
    |add_ln49_14_fu_1284_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln49_15_fu_1290_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln49_17_fu_1328_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln49_18_fu_1334_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln49_20_fu_1358_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln49_21_fu_1364_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln49_23_fu_1382_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln49_24_fu_1388_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln49_26_fu_1400_p2    |         +|   0|  0|  71|          64|          64|
    |add_ln49_27_fu_1406_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln49_2_fu_992_p2      |         +|   0|  0|  12|           4|           2|
    |add_ln49_3_fu_1008_p2     |         +|   0|  0|  12|           4|           2|
    |add_ln49_4_fu_1024_p2     |         +|   0|  0|  12|           4|           3|
    |add_ln49_5_fu_1075_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln49_7_fu_1131_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln49_8_fu_1137_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln49_fu_956_p2        |         +|   0|  0|  12|           4|           1|
    |arr_18_fu_1081_p2         |         +|   0|  0|  64|          64|          64|
    |arr_19_fu_1143_p2         |         +|   0|  0|  64|          64|          64|
    |arr_20_fu_1187_p2         |         +|   0|  0|  64|          64|          64|
    |arr_21_fu_1296_p2         |         +|   0|  0|  64|          64|          64|
    |arr_22_fu_1340_p2         |         +|   0|  0|  64|          64|          64|
    |arr_23_fu_1370_p2         |         +|   0|  0|  64|          64|          64|
    |arr_24_fu_1394_p2         |         +|   0|  0|  64|          64|          64|
    |arr_25_fu_1412_p2         |         +|   0|  0|  64|          64|          64|
    |arr_fu_986_p2             |         +|   0|  0|  71|          64|          64|
    |empty_24_fu_1193_p2       |         +|   0|  0|  12|           4|           3|
    |tmp_1_fu_883_p9           |         -|   0|  0|  10|           2|           3|
    |tmp_3_fu_617_p11          |         -|   0|  0|  12|           1|           4|
    |tmp_7_fu_749_p11          |         -|   0|  0|  12|           3|           4|
    |tmp_8_fu_783_p11          |         -|   0|  0|  12|           3|           4|
    |tmp_9_fu_817_p11          |         -|   0|  0|  12|           4|           4|
    |tmp_s_fu_851_p10          |         -|   0|  0|  12|           4|           4|
    |and_ln49_10_fu_1272_p2    |       and|   0|  0|  64|          64|          64|
    |and_ln49_11_fu_1278_p2    |       and|   0|  0|  64|          64|          64|
    |and_ln49_12_fu_1302_p2    |       and|   0|  0|  64|          64|          64|
    |and_ln49_13_fu_1316_p2    |       and|   0|  0|  64|          64|          64|
    |and_ln49_14_fu_1322_p2    |       and|   0|  0|  64|          64|          64|
    |and_ln49_15_fu_1346_p2    |       and|   0|  0|  64|          64|          64|
    |and_ln49_16_fu_1352_p2    |       and|   0|  0|  64|          64|          64|
    |and_ln49_17_fu_1376_p2    |       and|   0|  0|  64|          64|          64|
    |and_ln49_1_fu_1063_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln49_2_fu_1069_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln49_3_fu_1105_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln49_4_fu_1119_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln49_5_fu_1125_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln49_6_fu_1149_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln49_7_fu_1163_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln49_8_fu_1169_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln49_9_fu_1258_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln49_fu_980_p2        |       and|   0|  0|  64|          64|          64|
    |icmp_ln36_fu_558_p2       |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln49_1_fu_1002_p2    |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln49_2_fu_1018_p2    |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln49_3_fu_1034_p2    |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln49_4_fu_1203_p2    |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln49_5_fu_1219_p2    |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln49_fu_966_p2       |      icmp|   0|  0|  12|           4|           4|
    |select_ln49_1_fu_972_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln49_2_fu_705_p3   |    select|   0|  0|   6|           1|           5|
    |select_ln49_3_fu_1055_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln49_4_fu_1111_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln49_5_fu_1155_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln49_6_fu_1264_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln49_7_fu_1308_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln49_fu_598_p3     |    select|   0|  0|   6|           1|           6|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    |tmp_4_fu_651_p11          |       xor|   0|  0|   4|           4|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|3012|        2774|        2780|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_2    |   9|          2|    4|          8|
    |arr_10_fu_122            |   9|          2|   64|        128|
    |arr_11_fu_126            |   9|          2|   64|        128|
    |arr_12_fu_130            |   9|          2|   64|        128|
    |arr_13_fu_134            |   9|          2|   64|        128|
    |arr_14_fu_138            |   9|          2|   64|        128|
    |arr_15_fu_142            |   9|          2|   64|        128|
    |arr_16_fu_146            |   9|          2|   64|        128|
    |arr_17_fu_150            |   9|          2|   64|        128|
    |arr_9_fu_118             |   9|          2|   64|        128|
    |i1_fu_154                |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 117|         26|  586|       1172|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |arr_10_fu_122            |  64|   0|   64|          0|
    |arr_11_fu_126            |  64|   0|   64|          0|
    |arr_12_fu_130            |  64|   0|   64|          0|
    |arr_13_fu_134            |  64|   0|   64|          0|
    |arr_14_fu_138            |  64|   0|   64|          0|
    |arr_15_fu_142            |  64|   0|   64|          0|
    |arr_16_fu_146            |  64|   0|   64|          0|
    |arr_17_fu_150            |  64|   0|   64|          0|
    |arr_9_fu_118             |  64|   0|   64|          0|
    |i1_2_reg_1578            |   4|   0|    4|          0|
    |i1_fu_154                |   4|   0|    4|          0|
    |mul_ln49_16_reg_1641     |  32|   0|   32|          0|
    |mul_ln49_17_reg_1646     |  32|   0|   32|          0|
    |mul_ln49_18_reg_1651     |  32|   0|   32|          0|
    |mul_ln49_19_reg_1656     |  32|   0|   32|          0|
    |mul_ln49_20_reg_1661     |  32|   0|   32|          0|
    |mul_ln49_21_reg_1666     |  32|   0|   32|          0|
    |mul_ln49_22_reg_1671     |  32|   0|   32|          0|
    |mul_ln49_23_reg_1676     |  32|   0|   32|          0|
    |mul_ln49_24_reg_1681     |  32|   0|   32|          0|
    |mul_ln49_25_reg_1686     |  32|   0|   32|          0|
    |mul_ln49_2_reg_1601      |  32|   0|   32|          0|
    |mul_ln49_3_reg_1606      |  32|   0|   32|          0|
    |mul_ln49_4_reg_1611      |  32|   0|   32|          0|
    |mul_ln49_5_reg_1621      |  32|   0|   32|          0|
    |mul_ln49_8_reg_1626      |  32|   0|   32|          0|
    |mul_ln49_9_reg_1631      |  32|   0|   32|          0|
    |mul_ln49_reg_1596        |  32|   0|   32|          0|
    |tmp_5_reg_1616           |  32|   0|   32|          0|
    |tmp_6_reg_1636           |  32|   0|   32|          0|
    |tmp_reg_1591             |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |1227|   0| 1227|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_mul_Pipeline_VITIS_LOOP_36_1|  return value|
|arg1_r_3_reload            |   in|   32|     ap_none|                                arg1_r_3_reload|        scalar|
|arg1_r_4_reload            |   in|   32|     ap_none|                                arg1_r_4_reload|        scalar|
|arg1_r_5_reload            |   in|   32|     ap_none|                                arg1_r_5_reload|        scalar|
|arg1_r_6_reload            |   in|   32|     ap_none|                                arg1_r_6_reload|        scalar|
|arg1_r_7_reload            |   in|   32|     ap_none|                                arg1_r_7_reload|        scalar|
|arg1_r_8_reload            |   in|   32|     ap_none|                                arg1_r_8_reload|        scalar|
|arg1_r_9_reload            |   in|   32|     ap_none|                                arg1_r_9_reload|        scalar|
|arg2_r_9_reload            |   in|   32|     ap_none|                                arg2_r_9_reload|        scalar|
|arg2_r_8_reload            |   in|   32|     ap_none|                                arg2_r_8_reload|        scalar|
|arg2_r_7_reload            |   in|   32|     ap_none|                                arg2_r_7_reload|        scalar|
|arg2_r_6_reload            |   in|   32|     ap_none|                                arg2_r_6_reload|        scalar|
|arg1_r_2_reload            |   in|   32|     ap_none|                                arg1_r_2_reload|        scalar|
|arg1_r_1_reload            |   in|   32|     ap_none|                                arg1_r_1_reload|        scalar|
|arg2_r_5_reload            |   in|   32|     ap_none|                                arg2_r_5_reload|        scalar|
|arg2_r_4_reload            |   in|   32|     ap_none|                                arg2_r_4_reload|        scalar|
|arg2_r_3_reload            |   in|   32|     ap_none|                                arg2_r_3_reload|        scalar|
|arg2_r_2_reload            |   in|   32|     ap_none|                                arg2_r_2_reload|        scalar|
|arg2_r_1_reload            |   in|   32|     ap_none|                                arg2_r_1_reload|        scalar|
|add55_1_4128_out           |  out|   64|      ap_vld|                               add55_1_4128_out|       pointer|
|add55_1_4128_out_ap_vld    |  out|    1|      ap_vld|                               add55_1_4128_out|       pointer|
|add55_1_3127_out           |  out|   64|      ap_vld|                               add55_1_3127_out|       pointer|
|add55_1_3127_out_ap_vld    |  out|    1|      ap_vld|                               add55_1_3127_out|       pointer|
|add55_1_242126_out         |  out|   64|      ap_vld|                             add55_1_242126_out|       pointer|
|add55_1_242126_out_ap_vld  |  out|    1|      ap_vld|                             add55_1_242126_out|       pointer|
|add55_1_126125_out         |  out|   64|      ap_vld|                             add55_1_126125_out|       pointer|
|add55_1_126125_out_ap_vld  |  out|    1|      ap_vld|                             add55_1_126125_out|       pointer|
|add55_1124_out             |  out|   64|      ap_vld|                                 add55_1124_out|       pointer|
|add55_1124_out_ap_vld      |  out|    1|      ap_vld|                                 add55_1124_out|       pointer|
|add55_4123_out             |  out|   64|      ap_vld|                                 add55_4123_out|       pointer|
|add55_4123_out_ap_vld      |  out|    1|      ap_vld|                                 add55_4123_out|       pointer|
|add55_3122_out             |  out|   64|      ap_vld|                                 add55_3122_out|       pointer|
|add55_3122_out_ap_vld      |  out|    1|      ap_vld|                                 add55_3122_out|       pointer|
|add55_2102121_out          |  out|   64|      ap_vld|                              add55_2102121_out|       pointer|
|add55_2102121_out_ap_vld   |  out|    1|      ap_vld|                              add55_2102121_out|       pointer|
|add55_187120_out           |  out|   64|      ap_vld|                               add55_187120_out|       pointer|
|add55_187120_out_ap_vld    |  out|    1|      ap_vld|                               add55_187120_out|       pointer|
+---------------------------+-----+-----+------------+-----------------------------------------------+--------------+

