# Hardware-Verification

This repository highlights my learning process of verification techniques and methodologies using SystemVerilog.

My goal is to understand the basic layered testbench components all the way to UVM and formal verification.
