#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Nov 23 23:40:25 2024
# Process ID: 17040
# Current directory: E:/FPGA_projects/uart_loopback/prj/uart_loopback.runs/synth_1
# Command line: vivado.exe -log uart_loopback.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_loopback.tcl
# Log file: E:/FPGA_projects/uart_loopback/prj/uart_loopback.runs/synth_1/uart_loopback.vds
# Journal file: E:/FPGA_projects/uart_loopback/prj/uart_loopback.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source uart_loopback.tcl -notrace
