

================================================================
== Vivado HLS Report for 'normalize_array_array_ap_fixed_16u_config24_s'
================================================================
* Date:           Sun Nov 14 10:24:42 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.264|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    378|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     16|     952|     32|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    306|    -|
|Register         |        -|      -|     454|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     16|    1406|    716|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      7|       1|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------+-----------------------------------+---------+-------+----+----+-----+
    |                 Instance                |               Module              | BRAM_18K| DSP48E| FF | LUT| URAM|
    +-----------------------------------------+-----------------------------------+---------+-------+----+----+-----+
    |myproject_axi_mul_14s_12ns_24_2_1_U2183  |myproject_axi_mul_14s_12ns_24_2_1  |        0|      1|  59|   2|    0|
    |myproject_axi_mul_14s_13ns_24_2_1_U2192  |myproject_axi_mul_14s_13ns_24_2_1  |        0|      1|  59|   2|    0|
    |myproject_axi_mul_14s_13ns_24_2_1_U2195  |myproject_axi_mul_14s_13ns_24_2_1  |        0|      1|  59|   2|    0|
    |myproject_axi_mul_14s_13ns_24_2_1_U2196  |myproject_axi_mul_14s_13ns_24_2_1  |        0|      1|  59|   2|    0|
    |myproject_axi_mul_14s_14ns_24_2_1_U2182  |myproject_axi_mul_14s_14ns_24_2_1  |        0|      1|  59|   2|    0|
    |myproject_axi_mul_14s_14ns_24_2_1_U2185  |myproject_axi_mul_14s_14ns_24_2_1  |        0|      1|  59|   2|    0|
    |myproject_axi_mul_14s_14ns_24_2_1_U2186  |myproject_axi_mul_14s_14ns_24_2_1  |        0|      1|  59|   2|    0|
    |myproject_axi_mul_14s_14ns_24_2_1_U2187  |myproject_axi_mul_14s_14ns_24_2_1  |        0|      1|  59|   2|    0|
    |myproject_axi_mul_14s_14ns_24_2_1_U2188  |myproject_axi_mul_14s_14ns_24_2_1  |        0|      1|  59|   2|    0|
    |myproject_axi_mul_14s_14ns_24_2_1_U2189  |myproject_axi_mul_14s_14ns_24_2_1  |        0|      1|  59|   2|    0|
    |myproject_axi_mul_14s_14ns_24_2_1_U2190  |myproject_axi_mul_14s_14ns_24_2_1  |        0|      1|  59|   2|    0|
    |myproject_axi_mul_14s_14ns_24_2_1_U2191  |myproject_axi_mul_14s_14ns_24_2_1  |        0|      1|  59|   2|    0|
    |myproject_axi_mul_14s_14ns_24_2_1_U2193  |myproject_axi_mul_14s_14ns_24_2_1  |        0|      1|  59|   2|    0|
    |myproject_axi_mul_14s_14ns_24_2_1_U2194  |myproject_axi_mul_14s_14ns_24_2_1  |        0|      1|  59|   2|    0|
    |myproject_axi_mul_14s_15ns_24_2_1_U2184  |myproject_axi_mul_14s_15ns_24_2_1  |        0|      1|  63|   2|    0|
    |myproject_axi_mul_14s_15ns_24_2_1_U2197  |myproject_axi_mul_14s_15ns_24_2_1  |        0|      1|  63|   2|    0|
    +-----------------------------------------+-----------------------------------+---------+-------+----+----+-----+
    |Total                                    |                                   |        0|     16| 952|  32|    0|
    +-----------------------------------------+-----------------------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1192_10_fu_1856_p2          |     +    |      0|  0|  23|          16|          11|
    |add_ln1192_11_fu_1880_p2          |     +    |      0|  0|  23|          16|           8|
    |add_ln1192_12_fu_1904_p2          |     +    |      0|  0|  23|          16|          13|
    |add_ln1192_13_fu_1928_p2          |     +    |      0|  0|  23|          16|          11|
    |add_ln1192_14_fu_1952_p2          |     +    |      0|  0|  23|          16|          11|
    |add_ln1192_15_fu_1976_p2          |     +    |      0|  0|  23|          16|          11|
    |add_ln1192_16_fu_2000_p2          |     +    |      0|  0|  23|          16|           8|
    |add_ln1192_17_fu_2024_p2          |     +    |      0|  0|  23|          16|          10|
    |add_ln1192_18_fu_2048_p2          |     +    |      0|  0|  23|          16|          12|
    |add_ln1192_19_fu_2072_p2          |     +    |      0|  0|  23|          16|           8|
    |add_ln1192_5_fu_1736_p2           |     +    |      0|  0|  23|          16|          13|
    |add_ln1192_6_fu_1760_p2           |     +    |      0|  0|  23|          16|          11|
    |add_ln1192_7_fu_1784_p2           |     +    |      0|  0|  23|          16|          12|
    |add_ln1192_8_fu_1808_p2           |     +    |      0|  0|  23|          16|          10|
    |add_ln1192_9_fu_1832_p2           |     +    |      0|  0|  23|          16|          11|
    |add_ln1192_fu_1712_p2             |     +    |      0|  0|  23|          16|           9|
    |io_acc_block_signal_op170         |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op5           |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 378|         261|         175|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_done                 |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_10_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_11_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_12_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_13_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_14_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_15_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n   |   9|          2|    1|          2|
    |real_start              |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n    |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 306|         68|   34|         68|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   1|   0|    1|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |start_once_reg             |   1|   0|    1|          0|
    |tmp_10_reg_2299            |  14|   0|   14|          0|
    |tmp_11_reg_2304            |  14|   0|   14|          0|
    |tmp_12_reg_2309            |  14|   0|   14|          0|
    |tmp_13_reg_2314            |  14|   0|   14|          0|
    |tmp_14_reg_2319            |  14|   0|   14|          0|
    |tmp_15_reg_2324            |  14|   0|   14|          0|
    |tmp_1_reg_2264             |  14|   0|   14|          0|
    |tmp_2_reg_2269             |  14|   0|   14|          0|
    |tmp_3_reg_2274             |  14|   0|   14|          0|
    |tmp_4_reg_2279             |  14|   0|   14|          0|
    |tmp_5_reg_2284             |  14|   0|   14|          0|
    |tmp_6_reg_2289             |  14|   0|   14|          0|
    |tmp_7_reg_2294             |  14|   0|   14|          0|
    |tmp_8_reg_2249             |  14|   0|   14|          0|
    |tmp_9_reg_2254             |  14|   0|   14|          0|
    |tmp_data_V_58_0_reg_2089   |  14|   0|   14|          0|
    |tmp_data_V_58_10_reg_2139  |  14|   0|   14|          0|
    |tmp_data_V_58_11_reg_2144  |  14|   0|   14|          0|
    |tmp_data_V_58_12_reg_2149  |  14|   0|   14|          0|
    |tmp_data_V_58_13_reg_2154  |  14|   0|   14|          0|
    |tmp_data_V_58_14_reg_2159  |  14|   0|   14|          0|
    |tmp_data_V_58_15_reg_2164  |  14|   0|   14|          0|
    |tmp_data_V_58_1_reg_2094   |  14|   0|   14|          0|
    |tmp_data_V_58_2_reg_2099   |  14|   0|   14|          0|
    |tmp_data_V_58_3_reg_2104   |  14|   0|   14|          0|
    |tmp_data_V_58_4_reg_2109   |  14|   0|   14|          0|
    |tmp_data_V_58_5_reg_2114   |  14|   0|   14|          0|
    |tmp_data_V_58_6_reg_2119   |  14|   0|   14|          0|
    |tmp_data_V_58_7_reg_2124   |  14|   0|   14|          0|
    |tmp_data_V_58_8_reg_2129   |  14|   0|   14|          0|
    |tmp_data_V_58_9_reg_2134   |  14|   0|   14|          0|
    |tmp_s_reg_2259             |  14|   0|   14|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 454|   0|  454|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | normalize<array,array<ap_fixed,16u>,config24> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | normalize<array,array<ap_fixed,16u>,config24> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | normalize<array,array<ap_fixed,16u>,config24> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | normalize<array,array<ap_fixed,16u>,config24> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | normalize<array,array<ap_fixed,16u>,config24> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | normalize<array,array<ap_fixed,16u>,config24> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | normalize<array,array<ap_fixed,16u>,config24> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | normalize<array,array<ap_fixed,16u>,config24> | return value |
|start_out                 | out |    1| ap_ctrl_hs | normalize<array,array<ap_fixed,16u>,config24> | return value |
|start_write               | out |    1| ap_ctrl_hs | normalize<array,array<ap_fixed,16u>,config24> | return value |
|data_V_data_0_V_dout      |  in |   14|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_1_V_dout      |  in |   14|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_2_V_dout      |  in |   14|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_3_V_dout      |  in |   14|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|data_V_data_4_V_dout      |  in |   14|   ap_fifo  |                data_V_data_4_V                |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_4_V                |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                data_V_data_4_V                |    pointer   |
|data_V_data_5_V_dout      |  in |   14|   ap_fifo  |                data_V_data_5_V                |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_5_V                |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                data_V_data_5_V                |    pointer   |
|data_V_data_6_V_dout      |  in |   14|   ap_fifo  |                data_V_data_6_V                |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_6_V                |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                data_V_data_6_V                |    pointer   |
|data_V_data_7_V_dout      |  in |   14|   ap_fifo  |                data_V_data_7_V                |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_7_V                |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                data_V_data_7_V                |    pointer   |
|data_V_data_8_V_dout      |  in |   14|   ap_fifo  |                data_V_data_8_V                |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_8_V                |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                data_V_data_8_V                |    pointer   |
|data_V_data_9_V_dout      |  in |   14|   ap_fifo  |                data_V_data_9_V                |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_9_V                |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                data_V_data_9_V                |    pointer   |
|data_V_data_10_V_dout     |  in |   14|   ap_fifo  |                data_V_data_10_V               |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_10_V               |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |                data_V_data_10_V               |    pointer   |
|data_V_data_11_V_dout     |  in |   14|   ap_fifo  |                data_V_data_11_V               |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_11_V               |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |                data_V_data_11_V               |    pointer   |
|data_V_data_12_V_dout     |  in |   14|   ap_fifo  |                data_V_data_12_V               |    pointer   |
|data_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_12_V               |    pointer   |
|data_V_data_12_V_read     | out |    1|   ap_fifo  |                data_V_data_12_V               |    pointer   |
|data_V_data_13_V_dout     |  in |   14|   ap_fifo  |                data_V_data_13_V               |    pointer   |
|data_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_13_V               |    pointer   |
|data_V_data_13_V_read     | out |    1|   ap_fifo  |                data_V_data_13_V               |    pointer   |
|data_V_data_14_V_dout     |  in |   14|   ap_fifo  |                data_V_data_14_V               |    pointer   |
|data_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_14_V               |    pointer   |
|data_V_data_14_V_read     | out |    1|   ap_fifo  |                data_V_data_14_V               |    pointer   |
|data_V_data_15_V_dout     |  in |   14|   ap_fifo  |                data_V_data_15_V               |    pointer   |
|data_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_15_V               |    pointer   |
|data_V_data_15_V_read     | out |    1|   ap_fifo  |                data_V_data_15_V               |    pointer   |
|res_V_data_0_V_din        | out |   14|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_1_V_din        | out |   14|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_2_V_din        | out |   14|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_3_V_din        | out |   14|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_4_V_din        | out |   14|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_5_V_din        | out |   14|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_6_V_din        | out |   14|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_7_V_din        | out |   14|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_8_V_din        | out |   14|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_9_V_din        | out |   14|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_10_V_din       | out |   14|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_write     | out |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_11_V_din       | out |   14|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_write     | out |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_12_V_din       | out |   14|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_write     | out |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_13_V_din       | out |   14|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_write     | out |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_14_V_din       | out |   14|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_write     | out |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_15_V_din       | out |   14|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_write     | out |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
+--------------------------+-----+-----+------------+-----------------------------------------------+--------------+

