% SPDX-FileCopyrightText: 2025 IObundle, Lda
%
% SPDX-License-Identifier: MIT
%
% Py2HWSW Version 0.81 has generated this code (https://github.com/IObundle/py2hwsw).

The Verilog modules in the top-level entity of the core are         described in the following tables. The table elements represent         the subblocks in the Block Diagram.

\begin{xltabular}{\textwidth}{|l|l|X|}

  \hline
  \rowcolor{iob-green}
  {\bf Module} & {\bf Name} & {\bf Description}  \\ \hline \hline

  \input subblocks_tab

  \caption{Table of subblocks in the core.}
\end{xltabular}
\label{subblocks_tab:is}
\clearpage