// Seed: 3816534529
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  assign id_3 = id_5;
  logic id_7;
  logic \id_8 ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_4,
      id_3
  );
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [!  -1 : 1] id_7;
endmodule
