// Seed: 2042524504
module module_0 (
    input tri1 id_0,
    output tri id_1
    , id_8,
    output wor id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply1 id_6
);
  wand id_9;
  wire id_10;
  supply1 id_11 = 1;
  assign id_9 = 1;
  assign id_2 = 1;
  wire id_12;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input logic id_2,
    input wire id_3,
    output wor id_4,
    output wor id_5,
    output supply0 id_6,
    input wor id_7,
    output wor id_8,
    input tri0 id_9,
    input tri0 id_10
    , id_15,
    input tri0 id_11,
    input wand id_12,
    input uwire id_13
);
  always @(id_1 * 1 or 1 or id_10) force id_8 = (id_2);
  module_0 modCall_1 (
      id_13,
      id_6,
      id_4,
      id_13,
      id_9,
      id_11,
      id_0
  );
  assign modCall_1.type_2 = 0;
endmodule
