

================================================================
== Vivado HLS Report for 'compute'
================================================================
* Date:           Sat Apr 15 16:01:09 2017

* Version:        2016.3 (Build 1721985 on Tue Nov 29 18:45:36 MST 2016)
* Project:        threshold_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.42|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |    1|  34808387|    1|  34808387|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+----------+----------+-----------+-----------+-----------+-------+----------+
        |          |       Latency       | Iteration |  Initiation Interval  |  Trip |          |
        | Loop Name|    min   |    max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +----------+----------+----------+-----------+-----------+-----------+-------+----------+
        |- Loop 1  |  34147850|  34808350| 517 ~ 527 |          -|          -|  66050|    no    |
        +----------+----------+----------+-----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     369|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      4|     576|     640|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|    5745|
|Register         |        -|      -|    5059|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      4|    5635|    6754|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |                   Instance                   |                   Module                  | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |threshold_kernel_mul_8ns_10ns_18_3_U8         |threshold_kernel_mul_8ns_10ns_18_3         |        0|      1|    0|    0|
    |threshold_kernel_mul_8ns_10ns_18_3_U9         |threshold_kernel_mul_8ns_10ns_18_3         |        0|      1|    0|    0|
    |threshold_kernel_mul_8ns_10ns_18_3_U10        |threshold_kernel_mul_8ns_10ns_18_3         |        0|      1|    0|    0|
    |threshold_kernel_mul_8ns_10ns_18_3_U11        |threshold_kernel_mul_8ns_10ns_18_3         |        0|      1|    0|    0|
    |threshold_kernel_sdiv_32ns_32ns_32_36_seq_U7  |threshold_kernel_sdiv_32ns_32ns_32_36_seq  |        0|      0|  288|  320|
    |threshold_kernel_srem_32ns_32ns_32_36_seq_U6  |threshold_kernel_srem_32ns_32ns_32_36_seq  |        0|      0|  288|  320|
    +----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+
    |Total                                         |                                           |        0|      4|  576|  640|
    +----------------------------------------------+-------------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |stencil_buf_U  |compute_stencil_buf  |        1|  0|   0|   515|    8|     1|         4120|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                     |        1|  0|   0|   515|    8|     1|         4120|
    +---------------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |input_index_1_fu_4881_p2  |     +    |      0|  0|  17|          17|           1|
    |p_fu_4936_p2              |     +    |      0|  0|  32|          32|          32|
    |q_fu_4990_p2              |     +    |      0|  0|  32|          32|          32|
    |tmp3_fu_5039_p2           |     +    |      0|  0|   4|           8|           8|
    |tmp4_fu_5051_p2           |     +    |      0|  0|   4|           8|           8|
    |tmp5_fu_5060_p2           |     +    |      0|  0|   4|           8|           8|
    |tmp6_fu_5127_p2           |     +    |      0|  0|   4|           8|           8|
    |tmp_12_fu_5045_p2         |     +    |      0|  0|   4|           8|           8|
    |tmp_14_fu_5055_p2         |     +    |      0|  0|   4|           8|           8|
    |tmp_15_fu_5065_p2         |     +    |      0|  0|   4|           8|           8|
    |tmp_16_fu_5131_p2         |     +    |      0|  0|   4|           8|           8|
    |tmp_4_cast7_fu_4910_p2    |     +    |      0|  0|   8|           3|           8|
    |tmp_4_fu_4941_p2          |     +    |      0|  0|  17|          11|          17|
    |tmp_5_fu_4867_p2          |     +    |      0|  0|  32|          32|          32|
    |tmp_6_fu_4871_p2          |     +    |      0|  0|  32|          32|          32|
    |p_neg_fu_4920_p2          |     -    |      0|  0|  17|          10|          17|
    |p_neg_t_fu_4958_p2        |     -    |      0|  0|  10|           1|          10|
    |tmp_fu_4845_p2            |     -    |      0|  0|  32|          32|          32|
    |tmp_s_fu_4861_p2          |     -    |      0|  0|  32|          32|          32|
    |or_cond9_fu_5033_p2       |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_5022_p2           |    and   |      0|  0|   1|           1|           1|
    |tmp2_fu_5028_p2           |    and   |      0|  0|   1|           1|           1|
    |exitcond6_fu_4875_p2      |   icmp   |      0|  0|   6|          17|          17|
    |output_r_d0               |   icmp   |      0|  0|   3|           8|           8|
    |slt1_fu_5008_p2           |   icmp   |      0|  0|  11|          32|          32|
    |slt_fu_4995_p2            |   icmp   |      0|  0|  11|          32|          32|
    |tmp_10_fu_4999_p2         |   icmp   |      0|  0|  11|          32|          32|
    |tmp_11_fu_5018_p2         |   icmp   |      0|  0|  11|          32|          32|
    |tmp_2_fu_4900_p2          |   icmp   |      0|  0|   6|          17|          10|
    |tmp_3_fu_4978_p3          |  select  |      0|  0|  10|           1|          10|
    |rev1_fu_5012_p2           |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_5003_p2            |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 369|         474|         489|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+------+-----------+-----+-----------+
    |               Name              |  LUT | Input Size| Bits| Total Bits|
    +---------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                        |  1840|        565|    1|        565|
    |input_index_reg_4788             |    17|          2|   17|         34|
    |reg_4811                         |     8|          2|    8|         16|
    |reg_4817                         |     8|          2|    8|         16|
    |stencil_buf_addr_1_loc_reg_4800  |     8|          2|    8|         16|
    |stencil_buf_address0             |  1260|        387|   10|       3870|
    |stencil_buf_address1             |  1260|        387|   10|       3870|
    |stencil_buf_d0                   |   672|        258|    8|       2064|
    |stencil_buf_d1                   |   672|        257|    8|       2056|
    +---------------------------------+------+-----------+-----+-----------+
    |Total                            |  5745|       1862|   78|      12507|
    +---------------------------------+------+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                        |  564|   0|  564|          0|
    |div1_reg_8204                    |    8|   0|    8|          0|
    |div2_reg_8209                    |    8|   0|    8|          0|
    |div3_reg_8224                    |    8|   0|    8|          0|
    |div_reg_8199                     |    8|   0|    8|          0|
    |input_index_1_reg_8069           |   17|   0|   17|          0|
    |input_index_reg_4788             |   17|   0|   17|          0|
    |input_load_reg_8088              |    8|   0|    8|          0|
    |or_cond9_reg_8165                |    1|   0|    1|          0|
    |p_reg_8133                       |   32|   0|   32|          0|
    |q_reg_8144                       |   32|   0|   32|          0|
    |reg_4811                         |    8|   0|    8|          0|
    |reg_4817                         |    8|   0|    8|          0|
    |slt_reg_8150                     |    1|   0|    1|          0|
    |stencil_buf_addr_1_loc_reg_4800  |    8|   0|    8|          0|
    |stencil_buf_load_100_reg_8684    |    8|   0|    8|          0|
    |stencil_buf_load_101_reg_8689    |    8|   0|    8|          0|
    |stencil_buf_load_102_reg_8694    |    8|   0|    8|          0|
    |stencil_buf_load_103_reg_8699    |    8|   0|    8|          0|
    |stencil_buf_load_104_reg_8704    |    8|   0|    8|          0|
    |stencil_buf_load_105_reg_8709    |    8|   0|    8|          0|
    |stencil_buf_load_106_reg_8714    |    8|   0|    8|          0|
    |stencil_buf_load_107_reg_8719    |    8|   0|    8|          0|
    |stencil_buf_load_108_reg_8724    |    8|   0|    8|          0|
    |stencil_buf_load_109_reg_8729    |    8|   0|    8|          0|
    |stencil_buf_load_10_reg_8234     |    8|   0|    8|          0|
    |stencil_buf_load_110_reg_8734    |    8|   0|    8|          0|
    |stencil_buf_load_111_reg_8739    |    8|   0|    8|          0|
    |stencil_buf_load_112_reg_8744    |    8|   0|    8|          0|
    |stencil_buf_load_113_reg_8749    |    8|   0|    8|          0|
    |stencil_buf_load_114_reg_8754    |    8|   0|    8|          0|
    |stencil_buf_load_115_reg_8759    |    8|   0|    8|          0|
    |stencil_buf_load_116_reg_8764    |    8|   0|    8|          0|
    |stencil_buf_load_117_reg_8769    |    8|   0|    8|          0|
    |stencil_buf_load_118_reg_8774    |    8|   0|    8|          0|
    |stencil_buf_load_119_reg_8779    |    8|   0|    8|          0|
    |stencil_buf_load_11_reg_8239     |    8|   0|    8|          0|
    |stencil_buf_load_120_reg_8784    |    8|   0|    8|          0|
    |stencil_buf_load_121_reg_8789    |    8|   0|    8|          0|
    |stencil_buf_load_122_reg_8794    |    8|   0|    8|          0|
    |stencil_buf_load_123_reg_8799    |    8|   0|    8|          0|
    |stencil_buf_load_124_reg_8804    |    8|   0|    8|          0|
    |stencil_buf_load_125_reg_8809    |    8|   0|    8|          0|
    |stencil_buf_load_126_reg_8814    |    8|   0|    8|          0|
    |stencil_buf_load_127_reg_8819    |    8|   0|    8|          0|
    |stencil_buf_load_128_reg_8824    |    8|   0|    8|          0|
    |stencil_buf_load_129_reg_8829    |    8|   0|    8|          0|
    |stencil_buf_load_12_reg_8244     |    8|   0|    8|          0|
    |stencil_buf_load_130_reg_8834    |    8|   0|    8|          0|
    |stencil_buf_load_131_reg_8839    |    8|   0|    8|          0|
    |stencil_buf_load_132_reg_8844    |    8|   0|    8|          0|
    |stencil_buf_load_133_reg_8849    |    8|   0|    8|          0|
    |stencil_buf_load_134_reg_8854    |    8|   0|    8|          0|
    |stencil_buf_load_135_reg_8859    |    8|   0|    8|          0|
    |stencil_buf_load_136_reg_8864    |    8|   0|    8|          0|
    |stencil_buf_load_137_reg_8869    |    8|   0|    8|          0|
    |stencil_buf_load_138_reg_8874    |    8|   0|    8|          0|
    |stencil_buf_load_139_reg_8879    |    8|   0|    8|          0|
    |stencil_buf_load_13_reg_8249     |    8|   0|    8|          0|
    |stencil_buf_load_140_reg_8884    |    8|   0|    8|          0|
    |stencil_buf_load_141_reg_8889    |    8|   0|    8|          0|
    |stencil_buf_load_142_reg_8894    |    8|   0|    8|          0|
    |stencil_buf_load_143_reg_8899    |    8|   0|    8|          0|
    |stencil_buf_load_144_reg_8904    |    8|   0|    8|          0|
    |stencil_buf_load_145_reg_8909    |    8|   0|    8|          0|
    |stencil_buf_load_146_reg_8914    |    8|   0|    8|          0|
    |stencil_buf_load_147_reg_8919    |    8|   0|    8|          0|
    |stencil_buf_load_148_reg_8924    |    8|   0|    8|          0|
    |stencil_buf_load_149_reg_8929    |    8|   0|    8|          0|
    |stencil_buf_load_14_reg_8254     |    8|   0|    8|          0|
    |stencil_buf_load_150_reg_8934    |    8|   0|    8|          0|
    |stencil_buf_load_151_reg_8939    |    8|   0|    8|          0|
    |stencil_buf_load_152_reg_8944    |    8|   0|    8|          0|
    |stencil_buf_load_153_reg_8949    |    8|   0|    8|          0|
    |stencil_buf_load_154_reg_8954    |    8|   0|    8|          0|
    |stencil_buf_load_155_reg_8959    |    8|   0|    8|          0|
    |stencil_buf_load_156_reg_8964    |    8|   0|    8|          0|
    |stencil_buf_load_157_reg_8969    |    8|   0|    8|          0|
    |stencil_buf_load_158_reg_8974    |    8|   0|    8|          0|
    |stencil_buf_load_159_reg_8979    |    8|   0|    8|          0|
    |stencil_buf_load_15_reg_8259     |    8|   0|    8|          0|
    |stencil_buf_load_160_reg_8984    |    8|   0|    8|          0|
    |stencil_buf_load_161_reg_8989    |    8|   0|    8|          0|
    |stencil_buf_load_162_reg_8994    |    8|   0|    8|          0|
    |stencil_buf_load_163_reg_8999    |    8|   0|    8|          0|
    |stencil_buf_load_164_reg_9004    |    8|   0|    8|          0|
    |stencil_buf_load_165_reg_9009    |    8|   0|    8|          0|
    |stencil_buf_load_166_reg_9014    |    8|   0|    8|          0|
    |stencil_buf_load_167_reg_9019    |    8|   0|    8|          0|
    |stencil_buf_load_168_reg_9024    |    8|   0|    8|          0|
    |stencil_buf_load_169_reg_9029    |    8|   0|    8|          0|
    |stencil_buf_load_16_reg_8264     |    8|   0|    8|          0|
    |stencil_buf_load_170_reg_9034    |    8|   0|    8|          0|
    |stencil_buf_load_171_reg_9039    |    8|   0|    8|          0|
    |stencil_buf_load_172_reg_9044    |    8|   0|    8|          0|
    |stencil_buf_load_173_reg_9049    |    8|   0|    8|          0|
    |stencil_buf_load_174_reg_9054    |    8|   0|    8|          0|
    |stencil_buf_load_175_reg_9059    |    8|   0|    8|          0|
    |stencil_buf_load_176_reg_9064    |    8|   0|    8|          0|
    |stencil_buf_load_177_reg_9069    |    8|   0|    8|          0|
    |stencil_buf_load_178_reg_9074    |    8|   0|    8|          0|
    |stencil_buf_load_179_reg_9079    |    8|   0|    8|          0|
    |stencil_buf_load_17_reg_8269     |    8|   0|    8|          0|
    |stencil_buf_load_180_reg_9084    |    8|   0|    8|          0|
    |stencil_buf_load_181_reg_9089    |    8|   0|    8|          0|
    |stencil_buf_load_182_reg_9094    |    8|   0|    8|          0|
    |stencil_buf_load_183_reg_9099    |    8|   0|    8|          0|
    |stencil_buf_load_184_reg_9104    |    8|   0|    8|          0|
    |stencil_buf_load_185_reg_9109    |    8|   0|    8|          0|
    |stencil_buf_load_186_reg_9114    |    8|   0|    8|          0|
    |stencil_buf_load_187_reg_9119    |    8|   0|    8|          0|
    |stencil_buf_load_188_reg_9124    |    8|   0|    8|          0|
    |stencil_buf_load_189_reg_9129    |    8|   0|    8|          0|
    |stencil_buf_load_18_reg_8274     |    8|   0|    8|          0|
    |stencil_buf_load_190_reg_9134    |    8|   0|    8|          0|
    |stencil_buf_load_191_reg_9139    |    8|   0|    8|          0|
    |stencil_buf_load_192_reg_9144    |    8|   0|    8|          0|
    |stencil_buf_load_193_reg_9149    |    8|   0|    8|          0|
    |stencil_buf_load_194_reg_9154    |    8|   0|    8|          0|
    |stencil_buf_load_195_reg_9159    |    8|   0|    8|          0|
    |stencil_buf_load_196_reg_9164    |    8|   0|    8|          0|
    |stencil_buf_load_197_reg_9169    |    8|   0|    8|          0|
    |stencil_buf_load_198_reg_9174    |    8|   0|    8|          0|
    |stencil_buf_load_199_reg_9179    |    8|   0|    8|          0|
    |stencil_buf_load_19_reg_8279     |    8|   0|    8|          0|
    |stencil_buf_load_200_reg_9184    |    8|   0|    8|          0|
    |stencil_buf_load_201_reg_9189    |    8|   0|    8|          0|
    |stencil_buf_load_202_reg_9194    |    8|   0|    8|          0|
    |stencil_buf_load_203_reg_9199    |    8|   0|    8|          0|
    |stencil_buf_load_204_reg_9204    |    8|   0|    8|          0|
    |stencil_buf_load_205_reg_9209    |    8|   0|    8|          0|
    |stencil_buf_load_206_reg_9214    |    8|   0|    8|          0|
    |stencil_buf_load_207_reg_9219    |    8|   0|    8|          0|
    |stencil_buf_load_208_reg_9224    |    8|   0|    8|          0|
    |stencil_buf_load_209_reg_9229    |    8|   0|    8|          0|
    |stencil_buf_load_20_reg_8284     |    8|   0|    8|          0|
    |stencil_buf_load_210_reg_9234    |    8|   0|    8|          0|
    |stencil_buf_load_211_reg_9239    |    8|   0|    8|          0|
    |stencil_buf_load_212_reg_9244    |    8|   0|    8|          0|
    |stencil_buf_load_213_reg_9249    |    8|   0|    8|          0|
    |stencil_buf_load_214_reg_9254    |    8|   0|    8|          0|
    |stencil_buf_load_215_reg_9259    |    8|   0|    8|          0|
    |stencil_buf_load_216_reg_9264    |    8|   0|    8|          0|
    |stencil_buf_load_217_reg_9269    |    8|   0|    8|          0|
    |stencil_buf_load_218_reg_9274    |    8|   0|    8|          0|
    |stencil_buf_load_219_reg_9279    |    8|   0|    8|          0|
    |stencil_buf_load_21_reg_8289     |    8|   0|    8|          0|
    |stencil_buf_load_220_reg_9284    |    8|   0|    8|          0|
    |stencil_buf_load_221_reg_9289    |    8|   0|    8|          0|
    |stencil_buf_load_222_reg_9294    |    8|   0|    8|          0|
    |stencil_buf_load_223_reg_9299    |    8|   0|    8|          0|
    |stencil_buf_load_224_reg_9304    |    8|   0|    8|          0|
    |stencil_buf_load_225_reg_9309    |    8|   0|    8|          0|
    |stencil_buf_load_226_reg_9314    |    8|   0|    8|          0|
    |stencil_buf_load_227_reg_9319    |    8|   0|    8|          0|
    |stencil_buf_load_228_reg_9324    |    8|   0|    8|          0|
    |stencil_buf_load_229_reg_9329    |    8|   0|    8|          0|
    |stencil_buf_load_22_reg_8294     |    8|   0|    8|          0|
    |stencil_buf_load_230_reg_9334    |    8|   0|    8|          0|
    |stencil_buf_load_231_reg_9339    |    8|   0|    8|          0|
    |stencil_buf_load_232_reg_9344    |    8|   0|    8|          0|
    |stencil_buf_load_233_reg_9349    |    8|   0|    8|          0|
    |stencil_buf_load_234_reg_9354    |    8|   0|    8|          0|
    |stencil_buf_load_235_reg_9359    |    8|   0|    8|          0|
    |stencil_buf_load_236_reg_9364    |    8|   0|    8|          0|
    |stencil_buf_load_237_reg_9369    |    8|   0|    8|          0|
    |stencil_buf_load_238_reg_9374    |    8|   0|    8|          0|
    |stencil_buf_load_239_reg_9379    |    8|   0|    8|          0|
    |stencil_buf_load_23_reg_8299     |    8|   0|    8|          0|
    |stencil_buf_load_240_reg_9384    |    8|   0|    8|          0|
    |stencil_buf_load_241_reg_9389    |    8|   0|    8|          0|
    |stencil_buf_load_242_reg_9394    |    8|   0|    8|          0|
    |stencil_buf_load_243_reg_9399    |    8|   0|    8|          0|
    |stencil_buf_load_244_reg_9404    |    8|   0|    8|          0|
    |stencil_buf_load_245_reg_9409    |    8|   0|    8|          0|
    |stencil_buf_load_246_reg_9414    |    8|   0|    8|          0|
    |stencil_buf_load_247_reg_9419    |    8|   0|    8|          0|
    |stencil_buf_load_248_reg_9424    |    8|   0|    8|          0|
    |stencil_buf_load_249_reg_9429    |    8|   0|    8|          0|
    |stencil_buf_load_24_reg_8304     |    8|   0|    8|          0|
    |stencil_buf_load_250_reg_9434    |    8|   0|    8|          0|
    |stencil_buf_load_251_reg_9439    |    8|   0|    8|          0|
    |stencil_buf_load_252_reg_9444    |    8|   0|    8|          0|
    |stencil_buf_load_253_reg_9449    |    8|   0|    8|          0|
    |stencil_buf_load_254_reg_9454    |    8|   0|    8|          0|
    |stencil_buf_load_255_reg_9459    |    8|   0|    8|          0|
    |stencil_buf_load_256_reg_9464    |    8|   0|    8|          0|
    |stencil_buf_load_257_reg_9469    |    8|   0|    8|          0|
    |stencil_buf_load_258_reg_9474    |    8|   0|    8|          0|
    |stencil_buf_load_259_reg_9479    |    8|   0|    8|          0|
    |stencil_buf_load_25_reg_8309     |    8|   0|    8|          0|
    |stencil_buf_load_260_reg_9484    |    8|   0|    8|          0|
    |stencil_buf_load_261_reg_9489    |    8|   0|    8|          0|
    |stencil_buf_load_262_reg_9494    |    8|   0|    8|          0|
    |stencil_buf_load_263_reg_9499    |    8|   0|    8|          0|
    |stencil_buf_load_264_reg_9504    |    8|   0|    8|          0|
    |stencil_buf_load_265_reg_9509    |    8|   0|    8|          0|
    |stencil_buf_load_266_reg_9514    |    8|   0|    8|          0|
    |stencil_buf_load_267_reg_9519    |    8|   0|    8|          0|
    |stencil_buf_load_268_reg_9524    |    8|   0|    8|          0|
    |stencil_buf_load_269_reg_9529    |    8|   0|    8|          0|
    |stencil_buf_load_26_reg_8314     |    8|   0|    8|          0|
    |stencil_buf_load_270_reg_9534    |    8|   0|    8|          0|
    |stencil_buf_load_271_reg_9539    |    8|   0|    8|          0|
    |stencil_buf_load_272_reg_9544    |    8|   0|    8|          0|
    |stencil_buf_load_273_reg_9549    |    8|   0|    8|          0|
    |stencil_buf_load_274_reg_9554    |    8|   0|    8|          0|
    |stencil_buf_load_275_reg_9559    |    8|   0|    8|          0|
    |stencil_buf_load_276_reg_9564    |    8|   0|    8|          0|
    |stencil_buf_load_277_reg_9569    |    8|   0|    8|          0|
    |stencil_buf_load_278_reg_9574    |    8|   0|    8|          0|
    |stencil_buf_load_279_reg_9579    |    8|   0|    8|          0|
    |stencil_buf_load_27_reg_8319     |    8|   0|    8|          0|
    |stencil_buf_load_280_reg_9584    |    8|   0|    8|          0|
    |stencil_buf_load_281_reg_9589    |    8|   0|    8|          0|
    |stencil_buf_load_282_reg_9594    |    8|   0|    8|          0|
    |stencil_buf_load_283_reg_9599    |    8|   0|    8|          0|
    |stencil_buf_load_284_reg_9604    |    8|   0|    8|          0|
    |stencil_buf_load_285_reg_9609    |    8|   0|    8|          0|
    |stencil_buf_load_286_reg_9614    |    8|   0|    8|          0|
    |stencil_buf_load_287_reg_9619    |    8|   0|    8|          0|
    |stencil_buf_load_288_reg_9624    |    8|   0|    8|          0|
    |stencil_buf_load_289_reg_9629    |    8|   0|    8|          0|
    |stencil_buf_load_28_reg_8324     |    8|   0|    8|          0|
    |stencil_buf_load_290_reg_9634    |    8|   0|    8|          0|
    |stencil_buf_load_291_reg_9639    |    8|   0|    8|          0|
    |stencil_buf_load_292_reg_9644    |    8|   0|    8|          0|
    |stencil_buf_load_293_reg_9649    |    8|   0|    8|          0|
    |stencil_buf_load_294_reg_9654    |    8|   0|    8|          0|
    |stencil_buf_load_295_reg_9659    |    8|   0|    8|          0|
    |stencil_buf_load_296_reg_9664    |    8|   0|    8|          0|
    |stencil_buf_load_297_reg_9669    |    8|   0|    8|          0|
    |stencil_buf_load_298_reg_9674    |    8|   0|    8|          0|
    |stencil_buf_load_299_reg_9679    |    8|   0|    8|          0|
    |stencil_buf_load_29_reg_8329     |    8|   0|    8|          0|
    |stencil_buf_load_2_reg_8094      |    8|   0|    8|          0|
    |stencil_buf_load_300_reg_9684    |    8|   0|    8|          0|
    |stencil_buf_load_301_reg_9689    |    8|   0|    8|          0|
    |stencil_buf_load_302_reg_9694    |    8|   0|    8|          0|
    |stencil_buf_load_303_reg_9699    |    8|   0|    8|          0|
    |stencil_buf_load_304_reg_9704    |    8|   0|    8|          0|
    |stencil_buf_load_305_reg_9709    |    8|   0|    8|          0|
    |stencil_buf_load_306_reg_9714    |    8|   0|    8|          0|
    |stencil_buf_load_307_reg_9719    |    8|   0|    8|          0|
    |stencil_buf_load_308_reg_9724    |    8|   0|    8|          0|
    |stencil_buf_load_309_reg_9729    |    8|   0|    8|          0|
    |stencil_buf_load_30_reg_8334     |    8|   0|    8|          0|
    |stencil_buf_load_310_reg_9734    |    8|   0|    8|          0|
    |stencil_buf_load_311_reg_9739    |    8|   0|    8|          0|
    |stencil_buf_load_312_reg_9744    |    8|   0|    8|          0|
    |stencil_buf_load_313_reg_9749    |    8|   0|    8|          0|
    |stencil_buf_load_314_reg_9754    |    8|   0|    8|          0|
    |stencil_buf_load_315_reg_9759    |    8|   0|    8|          0|
    |stencil_buf_load_316_reg_9764    |    8|   0|    8|          0|
    |stencil_buf_load_317_reg_9769    |    8|   0|    8|          0|
    |stencil_buf_load_318_reg_9774    |    8|   0|    8|          0|
    |stencil_buf_load_319_reg_9779    |    8|   0|    8|          0|
    |stencil_buf_load_31_reg_8339     |    8|   0|    8|          0|
    |stencil_buf_load_320_reg_9784    |    8|   0|    8|          0|
    |stencil_buf_load_321_reg_9789    |    8|   0|    8|          0|
    |stencil_buf_load_322_reg_9794    |    8|   0|    8|          0|
    |stencil_buf_load_323_reg_9799    |    8|   0|    8|          0|
    |stencil_buf_load_324_reg_9804    |    8|   0|    8|          0|
    |stencil_buf_load_325_reg_9809    |    8|   0|    8|          0|
    |stencil_buf_load_326_reg_9814    |    8|   0|    8|          0|
    |stencil_buf_load_327_reg_9819    |    8|   0|    8|          0|
    |stencil_buf_load_328_reg_9824    |    8|   0|    8|          0|
    |stencil_buf_load_329_reg_9829    |    8|   0|    8|          0|
    |stencil_buf_load_32_reg_8344     |    8|   0|    8|          0|
    |stencil_buf_load_330_reg_9834    |    8|   0|    8|          0|
    |stencil_buf_load_331_reg_9839    |    8|   0|    8|          0|
    |stencil_buf_load_332_reg_9844    |    8|   0|    8|          0|
    |stencil_buf_load_333_reg_9849    |    8|   0|    8|          0|
    |stencil_buf_load_334_reg_9854    |    8|   0|    8|          0|
    |stencil_buf_load_335_reg_9859    |    8|   0|    8|          0|
    |stencil_buf_load_336_reg_9864    |    8|   0|    8|          0|
    |stencil_buf_load_337_reg_9869    |    8|   0|    8|          0|
    |stencil_buf_load_338_reg_9874    |    8|   0|    8|          0|
    |stencil_buf_load_339_reg_9879    |    8|   0|    8|          0|
    |stencil_buf_load_33_reg_8349     |    8|   0|    8|          0|
    |stencil_buf_load_340_reg_9884    |    8|   0|    8|          0|
    |stencil_buf_load_341_reg_9889    |    8|   0|    8|          0|
    |stencil_buf_load_342_reg_9894    |    8|   0|    8|          0|
    |stencil_buf_load_343_reg_9899    |    8|   0|    8|          0|
    |stencil_buf_load_344_reg_9904    |    8|   0|    8|          0|
    |stencil_buf_load_345_reg_9909    |    8|   0|    8|          0|
    |stencil_buf_load_346_reg_9914    |    8|   0|    8|          0|
    |stencil_buf_load_347_reg_9919    |    8|   0|    8|          0|
    |stencil_buf_load_348_reg_9924    |    8|   0|    8|          0|
    |stencil_buf_load_349_reg_9929    |    8|   0|    8|          0|
    |stencil_buf_load_34_reg_8354     |    8|   0|    8|          0|
    |stencil_buf_load_350_reg_9934    |    8|   0|    8|          0|
    |stencil_buf_load_351_reg_9939    |    8|   0|    8|          0|
    |stencil_buf_load_352_reg_9944    |    8|   0|    8|          0|
    |stencil_buf_load_353_reg_9949    |    8|   0|    8|          0|
    |stencil_buf_load_354_reg_9954    |    8|   0|    8|          0|
    |stencil_buf_load_355_reg_9959    |    8|   0|    8|          0|
    |stencil_buf_load_356_reg_9964    |    8|   0|    8|          0|
    |stencil_buf_load_357_reg_9969    |    8|   0|    8|          0|
    |stencil_buf_load_358_reg_9974    |    8|   0|    8|          0|
    |stencil_buf_load_359_reg_9979    |    8|   0|    8|          0|
    |stencil_buf_load_35_reg_8359     |    8|   0|    8|          0|
    |stencil_buf_load_360_reg_9984    |    8|   0|    8|          0|
    |stencil_buf_load_361_reg_9989    |    8|   0|    8|          0|
    |stencil_buf_load_362_reg_9994    |    8|   0|    8|          0|
    |stencil_buf_load_363_reg_9999    |    8|   0|    8|          0|
    |stencil_buf_load_364_reg_10004   |    8|   0|    8|          0|
    |stencil_buf_load_365_reg_10009   |    8|   0|    8|          0|
    |stencil_buf_load_366_reg_10014   |    8|   0|    8|          0|
    |stencil_buf_load_367_reg_10019   |    8|   0|    8|          0|
    |stencil_buf_load_368_reg_10024   |    8|   0|    8|          0|
    |stencil_buf_load_369_reg_10029   |    8|   0|    8|          0|
    |stencil_buf_load_36_reg_8364     |    8|   0|    8|          0|
    |stencil_buf_load_370_reg_10034   |    8|   0|    8|          0|
    |stencil_buf_load_371_reg_10039   |    8|   0|    8|          0|
    |stencil_buf_load_372_reg_10044   |    8|   0|    8|          0|
    |stencil_buf_load_373_reg_10049   |    8|   0|    8|          0|
    |stencil_buf_load_374_reg_10054   |    8|   0|    8|          0|
    |stencil_buf_load_375_reg_10059   |    8|   0|    8|          0|
    |stencil_buf_load_376_reg_10064   |    8|   0|    8|          0|
    |stencil_buf_load_377_reg_10069   |    8|   0|    8|          0|
    |stencil_buf_load_378_reg_10074   |    8|   0|    8|          0|
    |stencil_buf_load_379_reg_10079   |    8|   0|    8|          0|
    |stencil_buf_load_37_reg_8369     |    8|   0|    8|          0|
    |stencil_buf_load_380_reg_10084   |    8|   0|    8|          0|
    |stencil_buf_load_381_reg_10089   |    8|   0|    8|          0|
    |stencil_buf_load_382_reg_10094   |    8|   0|    8|          0|
    |stencil_buf_load_383_reg_10099   |    8|   0|    8|          0|
    |stencil_buf_load_384_reg_10104   |    8|   0|    8|          0|
    |stencil_buf_load_385_reg_10109   |    8|   0|    8|          0|
    |stencil_buf_load_386_reg_10114   |    8|   0|    8|          0|
    |stencil_buf_load_387_reg_10119   |    8|   0|    8|          0|
    |stencil_buf_load_388_reg_10124   |    8|   0|    8|          0|
    |stencil_buf_load_389_reg_10129   |    8|   0|    8|          0|
    |stencil_buf_load_38_reg_8374     |    8|   0|    8|          0|
    |stencil_buf_load_390_reg_10134   |    8|   0|    8|          0|
    |stencil_buf_load_391_reg_10139   |    8|   0|    8|          0|
    |stencil_buf_load_392_reg_10144   |    8|   0|    8|          0|
    |stencil_buf_load_393_reg_10149   |    8|   0|    8|          0|
    |stencil_buf_load_394_reg_10154   |    8|   0|    8|          0|
    |stencil_buf_load_395_reg_10159   |    8|   0|    8|          0|
    |stencil_buf_load_396_reg_10164   |    8|   0|    8|          0|
    |stencil_buf_load_397_reg_10169   |    8|   0|    8|          0|
    |stencil_buf_load_398_reg_10174   |    8|   0|    8|          0|
    |stencil_buf_load_399_reg_10179   |    8|   0|    8|          0|
    |stencil_buf_load_39_reg_8379     |    8|   0|    8|          0|
    |stencil_buf_load_3_reg_8100      |    8|   0|    8|          0|
    |stencil_buf_load_400_reg_10184   |    8|   0|    8|          0|
    |stencil_buf_load_401_reg_10189   |    8|   0|    8|          0|
    |stencil_buf_load_402_reg_10194   |    8|   0|    8|          0|
    |stencil_buf_load_403_reg_10199   |    8|   0|    8|          0|
    |stencil_buf_load_404_reg_10204   |    8|   0|    8|          0|
    |stencil_buf_load_405_reg_10209   |    8|   0|    8|          0|
    |stencil_buf_load_406_reg_10214   |    8|   0|    8|          0|
    |stencil_buf_load_407_reg_10219   |    8|   0|    8|          0|
    |stencil_buf_load_408_reg_10224   |    8|   0|    8|          0|
    |stencil_buf_load_409_reg_10229   |    8|   0|    8|          0|
    |stencil_buf_load_40_reg_8384     |    8|   0|    8|          0|
    |stencil_buf_load_410_reg_10234   |    8|   0|    8|          0|
    |stencil_buf_load_411_reg_10239   |    8|   0|    8|          0|
    |stencil_buf_load_412_reg_10244   |    8|   0|    8|          0|
    |stencil_buf_load_413_reg_10249   |    8|   0|    8|          0|
    |stencil_buf_load_414_reg_10254   |    8|   0|    8|          0|
    |stencil_buf_load_415_reg_10259   |    8|   0|    8|          0|
    |stencil_buf_load_416_reg_10264   |    8|   0|    8|          0|
    |stencil_buf_load_417_reg_10269   |    8|   0|    8|          0|
    |stencil_buf_load_418_reg_10274   |    8|   0|    8|          0|
    |stencil_buf_load_419_reg_10279   |    8|   0|    8|          0|
    |stencil_buf_load_41_reg_8389     |    8|   0|    8|          0|
    |stencil_buf_load_420_reg_10284   |    8|   0|    8|          0|
    |stencil_buf_load_421_reg_10289   |    8|   0|    8|          0|
    |stencil_buf_load_422_reg_10294   |    8|   0|    8|          0|
    |stencil_buf_load_423_reg_10299   |    8|   0|    8|          0|
    |stencil_buf_load_424_reg_10304   |    8|   0|    8|          0|
    |stencil_buf_load_425_reg_10309   |    8|   0|    8|          0|
    |stencil_buf_load_426_reg_10314   |    8|   0|    8|          0|
    |stencil_buf_load_427_reg_10319   |    8|   0|    8|          0|
    |stencil_buf_load_428_reg_10324   |    8|   0|    8|          0|
    |stencil_buf_load_429_reg_10329   |    8|   0|    8|          0|
    |stencil_buf_load_42_reg_8394     |    8|   0|    8|          0|
    |stencil_buf_load_430_reg_10334   |    8|   0|    8|          0|
    |stencil_buf_load_431_reg_10339   |    8|   0|    8|          0|
    |stencil_buf_load_432_reg_10344   |    8|   0|    8|          0|
    |stencil_buf_load_433_reg_10349   |    8|   0|    8|          0|
    |stencil_buf_load_434_reg_10354   |    8|   0|    8|          0|
    |stencil_buf_load_435_reg_10359   |    8|   0|    8|          0|
    |stencil_buf_load_436_reg_10364   |    8|   0|    8|          0|
    |stencil_buf_load_437_reg_10369   |    8|   0|    8|          0|
    |stencil_buf_load_438_reg_10374   |    8|   0|    8|          0|
    |stencil_buf_load_439_reg_10379   |    8|   0|    8|          0|
    |stencil_buf_load_43_reg_8399     |    8|   0|    8|          0|
    |stencil_buf_load_440_reg_10384   |    8|   0|    8|          0|
    |stencil_buf_load_441_reg_10389   |    8|   0|    8|          0|
    |stencil_buf_load_442_reg_10394   |    8|   0|    8|          0|
    |stencil_buf_load_443_reg_10399   |    8|   0|    8|          0|
    |stencil_buf_load_444_reg_10404   |    8|   0|    8|          0|
    |stencil_buf_load_445_reg_10409   |    8|   0|    8|          0|
    |stencil_buf_load_446_reg_10414   |    8|   0|    8|          0|
    |stencil_buf_load_447_reg_10419   |    8|   0|    8|          0|
    |stencil_buf_load_448_reg_10424   |    8|   0|    8|          0|
    |stencil_buf_load_449_reg_10429   |    8|   0|    8|          0|
    |stencil_buf_load_44_reg_8404     |    8|   0|    8|          0|
    |stencil_buf_load_450_reg_10434   |    8|   0|    8|          0|
    |stencil_buf_load_451_reg_10439   |    8|   0|    8|          0|
    |stencil_buf_load_452_reg_10444   |    8|   0|    8|          0|
    |stencil_buf_load_453_reg_10449   |    8|   0|    8|          0|
    |stencil_buf_load_454_reg_10454   |    8|   0|    8|          0|
    |stencil_buf_load_455_reg_10459   |    8|   0|    8|          0|
    |stencil_buf_load_456_reg_10464   |    8|   0|    8|          0|
    |stencil_buf_load_457_reg_10469   |    8|   0|    8|          0|
    |stencil_buf_load_458_reg_10474   |    8|   0|    8|          0|
    |stencil_buf_load_459_reg_10479   |    8|   0|    8|          0|
    |stencil_buf_load_45_reg_8409     |    8|   0|    8|          0|
    |stencil_buf_load_460_reg_10484   |    8|   0|    8|          0|
    |stencil_buf_load_461_reg_10489   |    8|   0|    8|          0|
    |stencil_buf_load_462_reg_10494   |    8|   0|    8|          0|
    |stencil_buf_load_463_reg_10499   |    8|   0|    8|          0|
    |stencil_buf_load_464_reg_10504   |    8|   0|    8|          0|
    |stencil_buf_load_465_reg_10509   |    8|   0|    8|          0|
    |stencil_buf_load_466_reg_10514   |    8|   0|    8|          0|
    |stencil_buf_load_467_reg_10519   |    8|   0|    8|          0|
    |stencil_buf_load_468_reg_10524   |    8|   0|    8|          0|
    |stencil_buf_load_469_reg_10529   |    8|   0|    8|          0|
    |stencil_buf_load_46_reg_8414     |    8|   0|    8|          0|
    |stencil_buf_load_470_reg_10534   |    8|   0|    8|          0|
    |stencil_buf_load_471_reg_10539   |    8|   0|    8|          0|
    |stencil_buf_load_472_reg_10544   |    8|   0|    8|          0|
    |stencil_buf_load_473_reg_10549   |    8|   0|    8|          0|
    |stencil_buf_load_474_reg_10554   |    8|   0|    8|          0|
    |stencil_buf_load_475_reg_10559   |    8|   0|    8|          0|
    |stencil_buf_load_476_reg_10564   |    8|   0|    8|          0|
    |stencil_buf_load_477_reg_10569   |    8|   0|    8|          0|
    |stencil_buf_load_478_reg_10574   |    8|   0|    8|          0|
    |stencil_buf_load_479_reg_10579   |    8|   0|    8|          0|
    |stencil_buf_load_47_reg_8419     |    8|   0|    8|          0|
    |stencil_buf_load_480_reg_10584   |    8|   0|    8|          0|
    |stencil_buf_load_481_reg_10589   |    8|   0|    8|          0|
    |stencil_buf_load_482_reg_10594   |    8|   0|    8|          0|
    |stencil_buf_load_483_reg_10599   |    8|   0|    8|          0|
    |stencil_buf_load_484_reg_10604   |    8|   0|    8|          0|
    |stencil_buf_load_485_reg_10609   |    8|   0|    8|          0|
    |stencil_buf_load_486_reg_10614   |    8|   0|    8|          0|
    |stencil_buf_load_487_reg_10619   |    8|   0|    8|          0|
    |stencil_buf_load_488_reg_10624   |    8|   0|    8|          0|
    |stencil_buf_load_489_reg_10629   |    8|   0|    8|          0|
    |stencil_buf_load_48_reg_8424     |    8|   0|    8|          0|
    |stencil_buf_load_490_reg_10634   |    8|   0|    8|          0|
    |stencil_buf_load_491_reg_10639   |    8|   0|    8|          0|
    |stencil_buf_load_492_reg_10644   |    8|   0|    8|          0|
    |stencil_buf_load_493_reg_10649   |    8|   0|    8|          0|
    |stencil_buf_load_494_reg_10654   |    8|   0|    8|          0|
    |stencil_buf_load_495_reg_10659   |    8|   0|    8|          0|
    |stencil_buf_load_496_reg_10664   |    8|   0|    8|          0|
    |stencil_buf_load_497_reg_10669   |    8|   0|    8|          0|
    |stencil_buf_load_498_reg_10674   |    8|   0|    8|          0|
    |stencil_buf_load_499_reg_10679   |    8|   0|    8|          0|
    |stencil_buf_load_49_reg_8429     |    8|   0|    8|          0|
    |stencil_buf_load_4_reg_8106      |    8|   0|    8|          0|
    |stencil_buf_load_500_reg_10684   |    8|   0|    8|          0|
    |stencil_buf_load_501_reg_10689   |    8|   0|    8|          0|
    |stencil_buf_load_502_reg_10694   |    8|   0|    8|          0|
    |stencil_buf_load_503_reg_10699   |    8|   0|    8|          0|
    |stencil_buf_load_504_reg_10704   |    8|   0|    8|          0|
    |stencil_buf_load_505_reg_10709   |    8|   0|    8|          0|
    |stencil_buf_load_506_reg_10714   |    8|   0|    8|          0|
    |stencil_buf_load_507_reg_10719   |    8|   0|    8|          0|
    |stencil_buf_load_508_reg_10724   |    8|   0|    8|          0|
    |stencil_buf_load_509_reg_10729   |    8|   0|    8|          0|
    |stencil_buf_load_50_reg_8434     |    8|   0|    8|          0|
    |stencil_buf_load_510_reg_10734   |    8|   0|    8|          0|
    |stencil_buf_load_511_reg_10739   |    8|   0|    8|          0|
    |stencil_buf_load_512_reg_10744   |    8|   0|    8|          0|
    |stencil_buf_load_51_reg_8439     |    8|   0|    8|          0|
    |stencil_buf_load_52_reg_8444     |    8|   0|    8|          0|
    |stencil_buf_load_53_reg_8449     |    8|   0|    8|          0|
    |stencil_buf_load_54_reg_8454     |    8|   0|    8|          0|
    |stencil_buf_load_55_reg_8459     |    8|   0|    8|          0|
    |stencil_buf_load_56_reg_8464     |    8|   0|    8|          0|
    |stencil_buf_load_57_reg_8469     |    8|   0|    8|          0|
    |stencil_buf_load_58_reg_8474     |    8|   0|    8|          0|
    |stencil_buf_load_59_reg_8479     |    8|   0|    8|          0|
    |stencil_buf_load_5_reg_8112      |    8|   0|    8|          0|
    |stencil_buf_load_60_reg_8484     |    8|   0|    8|          0|
    |stencil_buf_load_61_reg_8489     |    8|   0|    8|          0|
    |stencil_buf_load_62_reg_8494     |    8|   0|    8|          0|
    |stencil_buf_load_63_reg_8499     |    8|   0|    8|          0|
    |stencil_buf_load_64_reg_8504     |    8|   0|    8|          0|
    |stencil_buf_load_65_reg_8509     |    8|   0|    8|          0|
    |stencil_buf_load_66_reg_8514     |    8|   0|    8|          0|
    |stencil_buf_load_67_reg_8519     |    8|   0|    8|          0|
    |stencil_buf_load_68_reg_8524     |    8|   0|    8|          0|
    |stencil_buf_load_69_reg_8529     |    8|   0|    8|          0|
    |stencil_buf_load_6_reg_8118      |    8|   0|    8|          0|
    |stencil_buf_load_70_reg_8534     |    8|   0|    8|          0|
    |stencil_buf_load_71_reg_8539     |    8|   0|    8|          0|
    |stencil_buf_load_72_reg_8544     |    8|   0|    8|          0|
    |stencil_buf_load_73_reg_8549     |    8|   0|    8|          0|
    |stencil_buf_load_74_reg_8554     |    8|   0|    8|          0|
    |stencil_buf_load_75_reg_8559     |    8|   0|    8|          0|
    |stencil_buf_load_76_reg_8564     |    8|   0|    8|          0|
    |stencil_buf_load_77_reg_8569     |    8|   0|    8|          0|
    |stencil_buf_load_78_reg_8574     |    8|   0|    8|          0|
    |stencil_buf_load_79_reg_8579     |    8|   0|    8|          0|
    |stencil_buf_load_80_reg_8584     |    8|   0|    8|          0|
    |stencil_buf_load_81_reg_8589     |    8|   0|    8|          0|
    |stencil_buf_load_82_reg_8594     |    8|   0|    8|          0|
    |stencil_buf_load_83_reg_8599     |    8|   0|    8|          0|
    |stencil_buf_load_84_reg_8604     |    8|   0|    8|          0|
    |stencil_buf_load_85_reg_8609     |    8|   0|    8|          0|
    |stencil_buf_load_86_reg_8614     |    8|   0|    8|          0|
    |stencil_buf_load_87_reg_8619     |    8|   0|    8|          0|
    |stencil_buf_load_88_reg_8624     |    8|   0|    8|          0|
    |stencil_buf_load_89_reg_8629     |    8|   0|    8|          0|
    |stencil_buf_load_90_reg_8634     |    8|   0|    8|          0|
    |stencil_buf_load_91_reg_8639     |    8|   0|    8|          0|
    |stencil_buf_load_92_reg_8644     |    8|   0|    8|          0|
    |stencil_buf_load_93_reg_8649     |    8|   0|    8|          0|
    |stencil_buf_load_94_reg_8654     |    8|   0|    8|          0|
    |stencil_buf_load_95_reg_8659     |    8|   0|    8|          0|
    |stencil_buf_load_96_reg_8664     |    8|   0|    8|          0|
    |stencil_buf_load_97_reg_8669     |    8|   0|    8|          0|
    |stencil_buf_load_98_reg_8674     |    8|   0|    8|          0|
    |stencil_buf_load_99_reg_8679     |    8|   0|    8|          0|
    |stencil_buf_load_9_reg_8229      |    8|   0|    8|          0|
    |stencil_buf_load_reg_8160        |    8|   0|    8|          0|
    |tile_index_dim0_reg_5202         |   32|   0|   32|          0|
    |tile_index_dim1_reg_5208         |   32|   0|   32|          0|
    |tmp_10_reg_8155                  |    1|   0|    1|          0|
    |tmp_12_reg_8169                  |    8|   0|    8|          0|
    |tmp_14_reg_8174                  |    8|   0|    8|          0|
    |tmp_15_reg_8179                  |    8|   0|    8|          0|
    |tmp_16_reg_8214                  |    8|   0|    8|          0|
    |tmp_21_reg_8074                  |    1|   0|    1|          0|
    |tmp_2_reg_8124                   |    1|   0|    1|          0|
    |tmp_4_reg_8139                   |   17|   0|   17|          0|
    |tmp_5_reg_5273                   |   32|   0|   32|          0|
    |tmp_6_reg_5278                   |   32|   0|   32|          0|
    |tmp_7_reg_8128                   |    9|   0|    9|          0|
    |tmp_reg_5225                     |   31|   0|   32|          1|
    |tmp_s_reg_5230                   |   31|   0|   32|          1|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            | 5059|   0| 5061|          2|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+--------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |          compute         | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |          compute         | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |          compute         | return value |
|ap_done                   | out |    1| ap_ctrl_hs |          compute         | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |          compute         | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |          compute         | return value |
|compute_flag              |  in |    1|   ap_none  |       compute_flag       |    scalar    |
|output_r_address0         | out |   16|  ap_memory |         output_r         |     array    |
|output_r_ce0              | out |    1|  ap_memory |         output_r         |     array    |
|output_r_we0              | out |    1|  ap_memory |         output_r         |     array    |
|output_r_d0               | out |    1|  ap_memory |         output_r         |     array    |
|input_r_address0          | out |   16|  ap_memory |          input_r         |     array    |
|input_r_ce0               | out |    1|  ap_memory |          input_r         |     array    |
|input_r_q0                |  in |    8|  ap_memory |          input_r         |     array    |
|tile_index                |  in |   32|   ap_none  |        tile_index        |    scalar    |
|tile_num_dim0             |  in |   32|   ap_none  |       tile_num_dim0      |    scalar    |
|var_threshold_y_extent_0  |  in |   32|   ap_none  | var_threshold_y_extent_0 |    scalar    |
|var_threshold_y_extent_1  |  in |   32|   ap_none  | var_threshold_y_extent_1 |    scalar    |
|var_threshold_y_min_0     |  in |   32|   ap_none  |   var_threshold_y_min_0  |    scalar    |
|var_threshold_y_min_1     |  in |   32|   ap_none  |   var_threshold_y_min_1  |    scalar    |
+--------------------------+-----+-----+------------+--------------------------+--------------+

