{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746527450374 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746527450374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  6 16:00:50 2025 " "Processing started: Tue May  6 16:00:50 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746527450374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746527450374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746527450374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746527450559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746527450559 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TX.v(22) " "Verilog HDL information at TX.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1746527455371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Tx TX TX.v(8) " "Verilog HDL Declaration information at TX.v(8): object \"Tx\" differs only in case from object \"TX\" in the same scope" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746527455371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rx RX TX.v(7) " "Verilog HDL Declaration information at TX.v(7): object \"Rx\" differs only in case from object \"RX\" in the same scope" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746527455371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "data DATA TX.v(66) " "Verilog HDL Declaration information at TX.v(66): object \"data\" differs only in case from object \"DATA\" in the same scope" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1746527455371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx.v 3 3 " "Found 3 design units, including 3 entities, in source file tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX " "Found entity 1: TX" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746527455372 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART_tx2 " "Found entity 2: UART_tx2" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746527455372 ""} { "Info" "ISGN_ENTITY_NAME" "3 UART_rx2 " "Found entity 3: UART_rx2" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746527455372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746527455372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/tx_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/tx_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 TX_tb " "Found entity 1: TX_tb" {  } { { "output_files/TX_tb.v" "" { Text "D:/UART/output_files/TX_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746527455373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746527455373 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "UART_rx2 TX.v(163) " "Verilog HDL Parameter Declaration warning at TX.v(163): Parameter Declaration in module \"UART_rx2\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 163 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1746527455373 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TX " "Elaborating entity \"TX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746527455387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx2 UART_tx2:TX " "Elaborating entity \"UART_tx2\" for hierarchy \"UART_tx2:TX\"" {  } { { "TX.v" "TX" { Text "D:/UART/TX.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746527455396 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter TX.v(80) " "Verilog HDL or VHDL warning at TX.v(80): object \"counter\" assigned a value but never read" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746527455397 "|TX|UART_tx2:TX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bit_counter TX.v(81) " "Verilog HDL or VHDL warning at TX.v(81): object \"bit_counter\" assigned a value but never read" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746527455397 "|TX|UART_tx2:TX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "stat TX.v(82) " "Verilog HDL or VHDL warning at TX.v(82): object \"stat\" assigned a value but never read" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746527455397 "|TX|UART_tx2:TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TX.v(98) " "Verilog HDL assignment warning at TX.v(98): truncated value with size 32 to match size of target (16)" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746527455397 "|TX|UART_tx2:TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TX.v(112) " "Verilog HDL assignment warning at TX.v(112): truncated value with size 32 to match size of target (16)" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746527455397 "|TX|UART_tx2:TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TX.v(124) " "Verilog HDL assignment warning at TX.v(124): truncated value with size 32 to match size of target (16)" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746527455397 "|TX|UART_tx2:TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TX.v(128) " "Verilog HDL assignment warning at TX.v(128): truncated value with size 32 to match size of target (4)" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746527455397 "|TX|UART_tx2:TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TX.v(139) " "Verilog HDL assignment warning at TX.v(139): truncated value with size 32 to match size of target (16)" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746527455398 "|TX|UART_tx2:TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rx2 UART_rx2:RX " "Elaborating entity \"UART_rx2\" for hierarchy \"UART_rx2:RX\"" {  } { { "TX.v" "RX" { Text "D:/UART/TX.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746527455403 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count TX.v(166) " "Verilog HDL or VHDL warning at TX.v(166): object \"count\" assigned a value but never read" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746527455403 "|TX|UART_rx2:RX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag TX.v(172) " "Verilog HDL or VHDL warning at TX.v(172): object \"flag\" assigned a value but never read" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 172 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746527455403 "|TX|UART_rx2:RX"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "statflag TX.v(173) " "Verilog HDL or VHDL warning at TX.v(173): object \"statflag\" assigned a value but never read" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746527455403 "|TX|UART_rx2:RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TX.v(193) " "Verilog HDL assignment warning at TX.v(193): truncated value with size 32 to match size of target (16)" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746527455404 "|TX|UART_rx2:RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TX.v(203) " "Verilog HDL assignment warning at TX.v(203): truncated value with size 32 to match size of target (16)" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746527455404 "|TX|UART_rx2:RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TX.v(207) " "Verilog HDL assignment warning at TX.v(207): truncated value with size 32 to match size of target (4)" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746527455404 "|TX|UART_rx2:RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TX.v(212) " "Verilog HDL assignment warning at TX.v(212): truncated value with size 32 to match size of target (4)" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746527455404 "|TX|UART_rx2:RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TX.v(226) " "Verilog HDL assignment warning at TX.v(226): truncated value with size 32 to match size of target (16)" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746527455404 "|TX|UART_rx2:RX"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 67 -1 0 } } { "TX.v" "" { Text "D:/UART/TX.v" 69 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1746527455675 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1746527455675 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART_tx2:TX\|data_buff\[0\] UART_tx2:TX\|data_buff\[0\]~_emulated UART_tx2:TX\|data_buff\[0\]~1 " "Register \"UART_tx2:TX\|data_buff\[0\]\" is converted into an equivalent circuit using register \"UART_tx2:TX\|data_buff\[0\]~_emulated\" and latch \"UART_tx2:TX\|data_buff\[0\]~1\"" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746527455675 "|TX|UART_tx2:TX|data_buff[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART_tx2:TX\|data_buff\[1\] UART_tx2:TX\|data_buff\[1\]~_emulated UART_tx2:TX\|data_buff\[1\]~5 " "Register \"UART_tx2:TX\|data_buff\[1\]\" is converted into an equivalent circuit using register \"UART_tx2:TX\|data_buff\[1\]~_emulated\" and latch \"UART_tx2:TX\|data_buff\[1\]~5\"" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746527455675 "|TX|UART_tx2:TX|data_buff[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART_tx2:TX\|data_buff\[2\] UART_tx2:TX\|data_buff\[2\]~_emulated UART_tx2:TX\|data_buff\[2\]~9 " "Register \"UART_tx2:TX\|data_buff\[2\]\" is converted into an equivalent circuit using register \"UART_tx2:TX\|data_buff\[2\]~_emulated\" and latch \"UART_tx2:TX\|data_buff\[2\]~9\"" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746527455675 "|TX|UART_tx2:TX|data_buff[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART_tx2:TX\|data_buff\[3\] UART_tx2:TX\|data_buff\[3\]~_emulated UART_tx2:TX\|data_buff\[3\]~13 " "Register \"UART_tx2:TX\|data_buff\[3\]\" is converted into an equivalent circuit using register \"UART_tx2:TX\|data_buff\[3\]~_emulated\" and latch \"UART_tx2:TX\|data_buff\[3\]~13\"" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746527455675 "|TX|UART_tx2:TX|data_buff[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART_tx2:TX\|data_buff\[5\] UART_tx2:TX\|data_buff\[5\]~_emulated UART_tx2:TX\|data_buff\[5\]~17 " "Register \"UART_tx2:TX\|data_buff\[5\]\" is converted into an equivalent circuit using register \"UART_tx2:TX\|data_buff\[5\]~_emulated\" and latch \"UART_tx2:TX\|data_buff\[5\]~17\"" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746527455675 "|TX|UART_tx2:TX|data_buff[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART_tx2:TX\|data_buff\[6\] UART_tx2:TX\|data_buff\[6\]~_emulated UART_tx2:TX\|data_buff\[6\]~21 " "Register \"UART_tx2:TX\|data_buff\[6\]\" is converted into an equivalent circuit using register \"UART_tx2:TX\|data_buff\[6\]~_emulated\" and latch \"UART_tx2:TX\|data_buff\[6\]~21\"" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746527455675 "|TX|UART_tx2:TX|data_buff[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "UART_tx2:TX\|data_buff\[7\] UART_tx2:TX\|data_buff\[7\]~_emulated UART_tx2:TX\|data_buff\[7\]~25 " "Register \"UART_tx2:TX\|data_buff\[7\]\" is converted into an equivalent circuit using register \"UART_tx2:TX\|data_buff\[7\]~_emulated\" and latch \"UART_tx2:TX\|data_buff\[7\]~25\"" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 93 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1746527455675 "|TX|UART_tx2:TX|data_buff[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1746527455675 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx_data\[4\] GND " "Pin \"tx_data\[4\]\" is stuck at GND" {  } { { "TX.v" "" { Text "D:/UART/TX.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746527455709 "|TX|tx_data[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746527455709 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746527455760 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746527456016 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UART/output_files/UART.map.smsg " "Generated suppressed messages file D:/UART/output_files/UART.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746527456040 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746527456103 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746527456103 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "253 " "Implemented 253 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746527456125 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746527456125 ""} { "Info" "ICUT_CUT_TM_LCELLS" "232 " "Implemented 232 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746527456125 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746527456125 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746527456133 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  6 16:00:56 2025 " "Processing ended: Tue May  6 16:00:56 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746527456133 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746527456133 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746527456133 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746527456133 ""}
