

================================================================
== Vivado HLS Report for 'Loop_memset_y_proc'
================================================================
* Date:           Mon Jun  1 11:35:24 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        matvec
* Solution:       solution4
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.035 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7| 70.000 ns | 70.000 ns |    7|    7|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- memset_y               |        1|        1|         1|          -|          -|     2|    no    |
        |- tiled_matvec_computei  |        3|        3|         3|          1|          1|     2|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      6|       0|     134|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      87|    -|
|Register         |        -|      -|      79|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      6|      79|     221|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln28_1_fu_198_p2     |     *    |      3|  0|  20|          32|          32|
    |mul_ln28_fu_192_p2       |     *    |      3|  0|  20|          32|          32|
    |add_ln28_fu_204_p2       |     +    |      0|  0|  32|          32|          32|
    |i_fu_153_p2              |     +    |      0|  0|  10|           2|           1|
    |y_d1                     |     +    |      0|  0|  32|          32|          32|
    |icmp_ln26_fu_147_p2      |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_177_p2        |    or    |      0|  0|   3|           3|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |xor_ln25_fu_141_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      6|  0| 134|         140|         139|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i4_0_i_reg_125           |   9|          2|    2|          4|
    |phi_ln25_i_reg_113       |   9|          2|    1|          2|
    |y_address0               |  15|          3|    1|          3|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  87|         18|    8|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i4_0_i_reg_125                   |   2|   0|    2|          0|
    |icmp_ln26_reg_220                |   1|   0|    1|          0|
    |icmp_ln26_reg_220_pp0_iter1_reg  |   1|   0|    1|          0|
    |mul_ln28_1_reg_250               |  32|   0|   32|          0|
    |mul_ln28_reg_245                 |  32|   0|   32|          0|
    |phi_ln25_i_reg_113               |   1|   0|    1|          0|
    |y_addr_1_reg_239                 |   1|   0|    1|          0|
    |y_addr_1_reg_239_pp0_iter1_reg   |   1|   0|    1|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  79|   0|   79|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-------------+-----+-----+------------+--------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | Loop_memset_y_proc | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | Loop_memset_y_proc | return value |
|ap_start     |  in |    1| ap_ctrl_hs | Loop_memset_y_proc | return value |
|ap_done      | out |    1| ap_ctrl_hs | Loop_memset_y_proc | return value |
|ap_continue  |  in |    1| ap_ctrl_hs | Loop_memset_y_proc | return value |
|ap_idle      | out |    1| ap_ctrl_hs | Loop_memset_y_proc | return value |
|ap_ready     | out |    1| ap_ctrl_hs | Loop_memset_y_proc | return value |
|y_address0   | out |    1|  ap_memory |          y         |     array    |
|y_ce0        | out |    1|  ap_memory |          y         |     array    |
|y_we0        | out |    1|  ap_memory |          y         |     array    |
|y_d0         | out |   32|  ap_memory |          y         |     array    |
|y_q0         |  in |   32|  ap_memory |          y         |     array    |
|y_address1   | out |    1|  ap_memory |          y         |     array    |
|y_ce1        | out |    1|  ap_memory |          y         |     array    |
|y_we1        | out |    1|  ap_memory |          y         |     array    |
|y_d1         | out |   32|  ap_memory |          y         |     array    |
|A_address0   | out |    2|  ap_memory |          A         |     array    |
|A_ce0        | out |    1|  ap_memory |          A         |     array    |
|A_q0         |  in |   32|  ap_memory |          A         |     array    |
|A_address1   | out |    2|  ap_memory |          A         |     array    |
|A_ce1        | out |    1|  ap_memory |          A         |     array    |
|A_q1         |  in |   32|  ap_memory |          A         |     array    |
|x_address0   | out |    1|  ap_memory |          x         |     array    |
|x_ce0        | out |    1|  ap_memory |          x         |     array    |
|x_q0         |  in |   32|  ap_memory |          x         |     array    |
|x_address1   | out |    1|  ap_memory |          x         |     array    |
|x_ce1        | out |    1|  ap_memory |          x         |     array    |
|x_q1         |  in |   32|  ap_memory |          x         |     array    |
+-------------+-----+-----+------------+--------------------+--------------+

