//! Automatically rewritten from C to Rust
//! Source: drivers/gpu/drm/omapdrm/dss/hdmi_phy.c
#![no_std]
#![allow(non_camel_case_types)]
#![allow(non_snake_case)]
#![allow(non_upper_case_globals)]
#![allow(dead_code)]
#![allow(unused_variables)]
#![allow(unused_mut)]

use core::ffi::*;

// --- Linux Kernel Primitives Prelude ---
pub type uid_t = u32;
pub type gid_t = u32;
pub type uid16_t = u16;
pub type gid16_t = u16;
pub type pid_t = i32;
pub type mode_t = u32;
pub type umode_t = u16;
pub type nlink_t = u32;
pub type off_t = i64;
pub type loff_t = i64;
pub type dev_t = u32;
pub type ino_t = u64;
pub type size_t = usize;
pub type ssize_t = isize;
pub type uintptr_t = usize;
pub type intptr_t = isize;
pub type ptrdiff_t = isize;
pub type clockid_t = i32;
pub type timer_t = i32;
pub type time64_t = i64;
pub type atomic_t = core::sync::atomic::AtomicI32;
pub type atomic64_t = core::sync::atomic::AtomicI64;
// ---------------------------------------


// SPDX-License-Identifier: GPL-2.0-only
//
// HDMI PHY
//
// Copyright (C) 2013 Texas Instruments Incorporated - https://www.ti.com
//

#[no_mangle]
pub unsafe extern "C" fn hdmi_phy_dump(phy: *mut hdmi_phy_data, s: *mut seq_file) {
    void hdmi_phy_dump(struct hdmi_phy_data *phy, struct seq_file *s)
    {

    hdmi_read_reg(phy.base, r))
    DUMPPHY(HDMI_TXPHY_TX_CTRL);
    DUMPPHY(HDMI_TXPHY_DIGITAL_CTRL);
    DUMPPHY(HDMI_TXPHY_POWER_CTRL);
    DUMPPHY(HDMI_TXPHY_PAD_CFG_CTRL);
    if (phy.features.bist_ctrl)
    DUMPPHY(HDMI_TXPHY_BIST_CONTROL);
    }
#[no_mangle]
pub unsafe extern "C" fn hdmi_phy_parse_lanes(phy: *mut hdmi_phy_data, lanes: *const u32) -> c_int {
    int hdmi_phy_parse_lanes(struct hdmi_phy_data *phy, const u32 *lanes)
    {
    int i;
    for (i = 0; i < 8; i += 2) {
    u8 lane, pol;
    int dx, dy;
    dx = lanes[i];
    dy = lanes[i + 1];
    if (dx < 0 || dx >= 8)
    return -EINVAL;
    if (dy < 0 || dy >= 8)
    return -EINVAL;
    if (dx & 1) {
    if (dy != dx - 1)
    return -EINVAL;
    pol = 1;
    } else {
    if (dy != dx + 1)
    return -EINVAL;
    pol = 0;
    }
    lane = dx / 2;
    phy.lane_function[lane] = i / 2;
    phy.lane_polarity[lane] = pol;
    }
    return 0;
    }
#[no_mangle]
unsafe extern "C" fn hdmi_phy_configure_lanes(phy: *mut hdmi_phy_data) {
    static void hdmi_phy_configure_lanes(struct hdmi_phy_data *phy)
    {
    static const u16 pad_cfg_list[] = {
    0x0123,
    0x0132,
    0x0312,
    0x0321,
    0x0231,
    0x0213,
    0x1023,
    0x1032,
    0x3012,
    0x3021,
    0x2031,
    0x2013,
    0x1203,
    0x1302,
    0x3102,
    0x3201,
    0x2301,
    0x2103,
    0x1230,
    0x1320,
    0x3120,
    0x3210,
    0x2310,
    0x2130,
    };
    let mut lane_cfg: u16 = 0;
    int i;
    unsigned int lane_cfg_val;
    let mut pol_val: u16 = 0;
    for (i = 0; i < 4; ++i)
    lane_cfg |= phy.lane_function[i] << ((3 - i) * 4);
    pol_val |= phy.lane_polarity[0] << 0;
    pol_val |= phy.lane_polarity[1] << 3;
    pol_val |= phy.lane_polarity[2] << 2;
    pol_val |= phy.lane_polarity[3] << 1;
    for (i = 0; i < ARRAY_SIZE(pad_cfg_list); ++i)
    if (pad_cfg_list[i] == lane_cfg)
    break;
    if (WARN_ON(i == ARRAY_SIZE(pad_cfg_list)))
    i = 0;
    lane_cfg_val = i;
    REG_FLD_MOD(phy.base, HDMI_TXPHY_PAD_CFG_CTRL, lane_cfg_val, 26, 22);
    REG_FLD_MOD(phy.base, HDMI_TXPHY_PAD_CFG_CTRL, pol_val, 30, 27);
    }
    int hdmi_phy_configure(struct hdmi_phy_data *phy, unsigned long hfbitclk,
    unsigned long lfbitclk)
    {
    u8 freqout;
//
// Read address 0 in order to get the SCP reset done completed
// Dummy access performed to make sure reset is done
//
    hdmi_read_reg(phy.base, HDMI_TXPHY_TX_CTRL);
//
// In OMAP5+, the HFBITCLK must be divided by 2 before issuing the
// HDMI_PHYPWRCMD_LDOON command.
//
    if (phy.features.bist_ctrl)
    REG_FLD_MOD(phy.base, HDMI_TXPHY_BIST_CONTROL, 1, 11, 11);
//
// If the hfbitclk != lfbitclk, it means the lfbitclk was configured
// to be used for TMDS.
//
    if (hfbitclk != lfbitclk)
    freqout = 0;
#[no_mangle]
pub unsafe extern "C" fn if(phy->features->max_phy: hfbitclk / 10 <) -> else {
    else if (hfbitclk / 10 < phy.features.max_phy)
    freqout = 1;
    else
    freqout = 2;
//
// Write to phy address 0 to configure the clock
// use HFBITCLK write HDMI_TXPHY_TX_CONTROL_FREQOUT field
//
    REG_FLD_MOD(phy.base, HDMI_TXPHY_TX_CTRL, freqout, 31, 30);
// Write to phy address 1 to start HDMI line (TXVALID and TMDSCLKEN)
    hdmi_write_reg(phy.base, HDMI_TXPHY_DIGITAL_CTRL, 0xF0000000);
// Setup max LDO voltage
    if (phy.features.ldo_voltage)
    REG_FLD_MOD(phy.base, HDMI_TXPHY_POWER_CTRL, 0xB, 3, 0);
    hdmi_phy_configure_lanes(phy);
    return 0;
    }
    static const struct hdmi_phy_features omap44xx_phy_feats = {
    .bist_ctrl	=	false,
    .ldo_voltage	=	true,
    .max_phy	=	185675000,
    };
    static const struct hdmi_phy_features omap54xx_phy_feats = {
    .bist_ctrl	=	true,
    .ldo_voltage	=	false,
    .max_phy	=	186000000,
    };
    int hdmi_phy_init(struct platform_device *pdev, struct hdmi_phy_data *phy,
    unsigned int version)
    {
    if (version == 4)
    phy.features = &omap44xx_phy_feats;
    else
    phy.features = &omap54xx_phy_feats;
    phy.base = devm_platform_ioremap_resource_byname(pdev, "phy");
    if (IS_ERR(phy.base))
    return PTR_ERR(phy.base);
    return 0;
    }
