<!-- Sinlge port 64x1 DRAM.  Used in 64x1 and 256x1 modes. -->
<pb_type name="BLK_MM-SPRAM64_{N}" num_pb="1" blif_model=".subckt SPRAM64_{N}">
  <clock  name="CLK" num_pins="1" />

  <!-- A - Read/write port -->
  <input  name="A"   num_pins="6" />
  <input  name="WA7" num_pins="1" />
  <input  name="WA8" num_pins="1" />
  <input  name="DI1" num_pins="1" />
  <input  name="WE"  num_pins="1" />

  <output name="O6"  num_pins="1" />

  <delay_matrix type="max" in_port="BLK_MM-SPRAM64_{N}.A" out_port="BLK_MM-SPRAM64_{N}.O6">
    0.068e-9
    0.068e-9
    0.068e-9
    0.068e-9
    0.068e-9
    0.068e-9
  </delay_matrix>

  <!-- B1 - Write Port -->

  <T_setup      value="10e-12" port="BLK_MM-SPRAM64_{N}.A"  clock="CLK" />
  <T_clock_to_Q   max="10e-12" port="BLK_MM-SPRAM64_{N}.A"  clock="CLK" />
  <T_setup      value="10e-12" port="BLK_MM-SPRAM64_{N}.WA7"  clock="CLK" />
  <T_clock_to_Q   max="10e-12" port="BLK_MM-SPRAM64_{N}.WA7"  clock="CLK" />
  <delay_constant max="10e-12" in_port="BLK_MM-SPRAM64_{N}.WA7"  out_port="BLK_MM-SPRAM64_{N}.O6" />
  <T_setup      value="10e-12" port="BLK_MM-SPRAM64_{N}.WA8"  clock="CLK" />
  <T_clock_to_Q   max="10e-12" port="BLK_MM-SPRAM64_{N}.WA8"  clock="CLK" />
  <delay_constant max="10e-12" in_port="BLK_MM-SPRAM64_{N}.WA8"  out_port="BLK_MM-SPRAM64_{N}.O6" />
  <T_setup    value="10e-12" port="BLK_MM-SPRAM64_{N}.WE"  clock="CLK" />
  <T_clock_to_Q   max="10e-12" port="BLK_MM-SPRAM64_{N}.WE"  clock="CLK" />
  <delay_constant max="10e-12" in_port="BLK_MM-SPRAM64_{N}.WE"  out_port="BLK_MM-SPRAM64_{N}.O6" />
  <T_setup    value="10e-12" port="BLK_MM-SPRAM64_{N}.DI1"  clock="CLK" />
  <T_clock_to_Q   max="10e-12" port="BLK_MM-SPRAM64_{N}.DI1"  clock="CLK" />
  <delay_constant max="10e-12" in_port="BLK_MM-SPRAM64_{N}.DI1"  out_port="BLK_MM-SPRAM64_{N}.O6" />
  <metadata>
    <meta name="fasm_params">
      INIT[63:0] = INIT
    </meta>
    <meta name="fasm_features">
      RAM
    </meta>
  </metadata>
</pb_type>
