0.6
2019.1
May 24 2019
15:06:07
E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sim_1/new/FetchUnit_tb.sv,1701165727,systemVerilog,,,,FetchUnit_tb,,,,,,,,
E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sim_1/new/regFile_tb.sv,1701081116,systemVerilog,,,,regFile_tb,,,,,,,,
E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sim_1/new/system_tb.sv,1701245151,systemVerilog,,,,system_tb,,,,,,,,
E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/DataMemory.sv,1701166467,systemVerilog,,E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/FetchUnit.sv,,DataMemory,,,,,,,,
E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/FetchUnit.sv,1701179847,systemVerilog,,E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/PE.sv,,FetchUnit,,,,,,,,
E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/PE.sv,1701187057,systemVerilog,,E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/memWriter.sv,,PE,,,,,,,,
E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/memWriter.sv,1701245304,systemVerilog,,E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/regFile.sv,,memWriter,,,,,,,,
E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/regFile.sv,1701179840,systemVerilog,,E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/system.sv,,regFile,,,,,,,,
E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sources_1/new/system.sv,1701245197,systemVerilog,,E:/Projects/Vivado/Vector-Processor-SOC/SOC_V7/SOC_V7.srcs/sim_1/new/system_tb.sv,,system,,,,,,,,
