LIBRARY ieee;                                               
USE ieee.std_logic_1164.all;                                

ENTITY uniciclo_vhd_tst IS
END uniciclo_vhd_tst;
ARCHITECTURE uniciclo_arch OF uniciclo_vhd_tst IS
-- constants                                                 
-- signals                                                   
SIGNAL clk : STD_LOGIC;
SIGNAL display : STD_LOGIC_VECTOR(31 DOWNTO 0);
COMPONENT uniciclo
	PORT (
	clk : IN STD_LOGIC;
	display : OUT STD_LOGIC_VECTOR(31 DOWNTO 0)
	);
END COMPONENT;
BEGIN
	i1 : uniciclo
	PORT MAP (
-- list connections between master ports and signals
	clk => clk,
	display => display
	);
init : PROCESS                                               
-- variable declarations                                     
BEGIN                                                        
        -- code that executes only once                      
WAIT;                                                       
END PROCESS init;                                           
always : PROCESS                                              
-- optional sensitivity list                                  
-- (        )                                                 
-- variable declarations                                      
BEGIN                                                         
        -- code executes for every event on sensitivity list  
WAIT;                                                        
END PROCESS always;                                          
END uniciclo_arch;
