<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>VHDL</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part414.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part416.htm">Next &gt;</a></p><h3 style="padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark537">&zwnj;</a>VHDL</h3><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: left;"><span><img width="673" height="404" alt="image" src="Image_525.png"/></span></p><p style="text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Instantiation template <span class="s33">for </span>ACX_LRAM2K_SDP instance_name : ACX_LRAM2K_SDP</p><p style="text-indent: 0pt;text-align: left;">generic map (</p><p style="text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Instantiation template <span class="s33">for </span>ACX_LRAM2K_SDP instance_name : ACX_LRAM2K_SDP</p><p style="text-indent: 0pt;text-align: left;">generic map (</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;line-height: 120%;text-align: left;">-- VHDL Instantiation template <span class="s33">for </span>ACX_LRAM2K_SDP instance_name : ACX_LRAM2K_SDP</p><p style="text-indent: 0pt;text-align: left;">generic map (</p><p style="text-indent: 0pt;line-height: 120%;text-align: left;">clear_enable initd_0</p><p style="text-indent: 0pt;text-align: left;">&lt;...&gt;</p><p style="padding-top: 1pt;text-indent: 0pt;line-height: 120%;text-align: left;">initd_31 mem_init_file outreg_enable outreg_sr_assertion rdclk_polarity read_width wrclk_polarity</p><p style="text-indent: 0pt;text-align: left;">write_width</p><p style="text-indent: 0pt;line-height: 120%;text-align: left;">clear_enable initd_0</p><p style="text-indent: 0pt;text-align: left;">&lt;...&gt;</p><p style="padding-top: 1pt;text-indent: 0pt;line-height: 120%;text-align: left;">initd_31 mem_init_file outreg_enable outreg_sr_assertion rdclk_polarity read_width wrclk_polarity</p><p style="text-indent: 0pt;text-align: left;">write_width</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;line-height: 120%;text-align: left;">clear_enable initd_0</p><p style="text-indent: 0pt;text-align: left;">&lt;...&gt;</p><p style="padding-top: 1pt;text-indent: 0pt;line-height: 120%;text-align: left;">initd_31 mem_init_file outreg_enable outreg_sr_assertion rdclk_polarity read_width wrclk_polarity</p><p style="text-indent: 0pt;text-align: left;">write_width</p><p style="text-indent: 0pt;text-align: left;">=&gt; clear_enable,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; initd_0,</p><p style="text-indent: 0pt;text-align: left;">=&gt; clear_enable,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; initd_0,</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">=&gt; clear_enable,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; initd_0,</p><p style="text-indent: 0pt;text-align: left;">=&gt; initd_31,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; mem_init_file,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; outreg_enable,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; outreg_sr_assertion,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; rdclk_polarity,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; read_width,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; wrclk_polarity,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; write_width</p><p style="text-indent: 0pt;text-align: left;">=&gt; initd_31,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; mem_init_file,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; outreg_enable,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; outreg_sr_assertion,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; rdclk_polarity,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; read_width,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; wrclk_polarity,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; write_width</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">=&gt; initd_31,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; mem_init_file,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; outreg_enable,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; outreg_sr_assertion,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; rdclk_polarity,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; read_width,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; wrclk_polarity,</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">=&gt; write_width</p><p style="text-indent: 0pt;text-align: left;">)</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">port map (</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">rdaddr        =&gt; user_rdaddr,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">outreg_ce       =&gt; user_outreg_ce,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">outreg_rstn      =&gt; user_outreg_rstn,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">rdclk        =&gt; user_rdclk,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">dout         =&gt; user_dout,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">wraddr        =&gt; user_wraddr,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">din         =&gt; user_din,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">wren         =&gt; user_wren,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">wrclk        =&gt; user_wrclk</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;">)</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">port map (</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">rdaddr        =&gt; user_rdaddr,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">outreg_ce       =&gt; user_outreg_ce,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">outreg_rstn      =&gt; user_outreg_rstn,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">rdclk        =&gt; user_rdclk,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">dout         =&gt; user_dout,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">wraddr        =&gt; user_wraddr,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">din         =&gt; user_din,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">wren         =&gt; user_wren,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">wrclk        =&gt; user_wrclk</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">);</p><p style="text-indent: 0pt;text-align: left;"/><p style="text-indent: 0pt;text-align: left;">)</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">port map (</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">rdaddr        =&gt; user_rdaddr,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">outreg_ce       =&gt; user_outreg_ce,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">outreg_rstn      =&gt; user_outreg_rstn,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">rdclk        =&gt; user_rdclk,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">dout         =&gt; user_dout,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">wraddr        =&gt; user_wraddr,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">din         =&gt; user_din,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">wren         =&gt; user_wren,</p><p style="padding-top: 1pt;padding-left: 19pt;text-indent: 0pt;text-align: left;">wrclk        =&gt; user_wrclk</p><p style="padding-top: 1pt;text-indent: 0pt;text-align: left;">);</p><p style="padding-top: 12pt;text-indent: 0pt;text-align: left;"><br/></p><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part414.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_Component_Library_User_Guide_UG086-1.html">Contents</a><span> | </span><a href="part416.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
