{:input (genetic.crossover/dumb-crossover 1335474647 (genetic.mutation/change-constant-value 934936725 (genetic.representation/genetic-representation "examples/58451.D939260B.blif")) (genetic.mutation/change-names-remove-clause 416303718 (genetic.mutation/change-constant-value 838568977 (genetic.representation/genetic-representation "examples/58451.D939260B.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_6_8, wire1_6, \\wire2_:missing_9 , wire3_11, \\wire12_:missing , \\wire13_:missing , wire14_17);\n  wire \\:missing_edge ;\n  input wire0_6_8;\n  wire wire0_6_8;\n  input \\wire12_:missing ;\n  wire \\wire12_:missing ;\n  wire wire13_11;\n  wire wire13_20_21;\n  wire \\wire13_22_:missing ;\n  wire wire13_23;\n  input \\wire13_:missing ;\n  wire \\wire13_:missing ;\n  output wire14_17;\n  wire wire14_17;\n  wire wire15;\n  wire wire16;\n  wire wire18_19_22_21;\n  wire \\wire18_:missing ;\n  wire wire19_17;\n  wire \\wire19_:missing ;\n  input wire1_6;\n  wire wire1_6;\n  wire wire20_21_13;\n  wire \\wire20_:missing ;\n  wire wire22_23;\n  input \\wire2_:missing_9 ;\n  wire \\wire2_:missing_9 ;\n  output wire3_11;\n  wire wire3_11;\n  wire \\wire5_7_:missing_21 ;\n  wire wire5_8;\n  wire \\wire6_:missing ;\n  wire wire7_10;\n  wire wire7_9;\n  wire \\wire:missing_10 ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_edge ;\n  assign wire5_8 = 2'h1 >> \\wire5_7_:missing_21 ;\n  assign \\wire20_:missing  = 4'h6 >> { wire13_20_21, wire20_21_13 };\n  assign \\wire5_7_:missing_21  = 4'h8 >> { wire13_20_21, wire20_21_13 };\n  assign wire22_23 = 4'h8 >> { \\wire13_22_:missing , wire18_19_22_21 };\n  assign \\wire:missing_edge  = 4'he >> { wire13_23, wire22_23 };\n  assign \\wire6_:missing  = 4'h6 >> { wire1_6, wire0_6_8 };\n  assign wire7_10 = 4'h6 >> { wire7_9, \\wire5_7_:missing_21  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire0_6_8, wire5_8 };\n  assign \\wire18_:missing  = 2'h1 >> wire18_19_22_21;\n  assign \\wire19_:missing  = 4'h6 >> { wire19_17, wire18_19_22_21 };\n  assign \\wire:missing_edge  = 1'h0;\n  assign wire15 = 1'h0;\n  assign wire16 = 1'h0;\n  assign \\wire:missing_17  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire3_11 = wire13_11;\n  assign \\wire:missing_10  = wire7_10;\n  assign wire7_9 = \\wire2_:missing_9 ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/906E547F.v:3.1-58.10\" *)\nmodule postsynth(wire0_6_8, wire1_6, \\wire2_:missing_9 , wire3_11, \\wire12_:missing , \\wire13_:missing , wire14_17);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/906E547F.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/906E547F.v:5.9-5.18\" *)\n  input wire0_6_8;\n  wire wire0_6_8;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/906E547F.v:7.9-7.25\" *)\n  input \\wire12_:missing ;\n  wire \\wire12_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/906E547F.v:9.8-9.17\" *)\n  wire wire13_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/906E547F.v:13.9-13.25\" *)\n  input \\wire13_:missing ;\n  wire \\wire13_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/906E547F.v:15.10-15.19\" *)\n  output wire14_17;\n  wire wire14_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/906E547F.v:17.8-17.14\" *)\n  wire wire15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/906E547F.v:18.8-18.14\" *)\n  wire wire16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/906E547F.v:23.9-23.16\" *)\n  input wire1_6;\n  wire wire1_6;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/906E547F.v:28.9-28.26\" *)\n  input \\wire2_:missing_9 ;\n  wire \\wire2_:missing_9 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/906E547F.v:30.10-30.18\" *)\n  output wire3_11;\n  wire wire3_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/906E547F.v:36.8-36.15\" *)\n  (* unused_bits = \"0\" *)\n  wire wire7_9;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/906E547F.v:38.8-38.24\" *)\n  wire \\wire:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/906E547F.v:39.8-39.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire13_11 = 1'hx;\n  assign wire14_17 = 1'hx;\n  assign wire15 = 1'h0;\n  assign wire16 = 1'h0;\n  assign wire3_11 = 1'hx;\n  assign wire7_9 = \\wire2_:missing_9 ;\n  assign \\wire:missing_17  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:07:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm/src/top.v'.\nSBY  1:07:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] Copy '/tmp/fuzzmount2DDF5D8C/906E547F.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm/src/906E547F.v'.\nSBY  1:07:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] Copy '/tmp/fuzzmount2DDF5D8C/906E547F.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm/src/906E547F.post.v'.\nSBY  1:07:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] engine_0: abc pdr\nSBY  1:07:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:07:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] base: Warning: Wire presynth.\\wire3_11 is used but has no driver.\nSBY  1:07:57 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] base: Warning: Wire presynth.\\wire14_17 is used but has no driver.\nSBY  1:07:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] base: finished (returncode=0)\nSBY  1:07:58 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:08:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] aig: Warning: Wire presynth.\\wire3_11 is used but has no driver.\nSBY  1:08:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] aig: Warning: Wire presynth.\\wire14_17 is used but has no driver.\nSBY  1:08:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] aig: finished (returncode=0)\nSBY  1:08:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:08:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:08:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] engine_0: Warning: The network has no constraints.\nSBY  1:08:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.02 sec\nSBY  1:08:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] engine_0: finished (returncode=0)\nSBY  1:08:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] engine_0: Status returned by engine: FAIL\nSBY  1:08:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:08 (8)\nSBY  1:08:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:08:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:08:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm'.\nSBY  1:08:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmphh_dnagm] DONE (FAIL, rc=2)\n", :err ""}}}