# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Gambling_Tec_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Condition_Check.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:05 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Condition_Check.sv 
# -- Compiling module Condition_Check
# 
# Top level modules:
# 	Condition_Check
# End time: 12:56:05 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Register_File.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:05 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Register_File.sv 
# -- Compiling module Register_File
# 
# Top level modules:
# 	Register_File
# End time: 12:56:05 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:05 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Register.sv 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 12:56:05 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:05 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Mux.sv 
# -- Compiling module Mux
# 
# Top level modules:
# 	Mux
# End time: 12:56:05 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Extender.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:05 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Extender.sv 
# -- Compiling module Extender
# 
# Top level modules:
# 	Extender
# End time: 12:56:05 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Data_Memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:05 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Data_Memory.sv 
# -- Compiling module Data_Memory
# 
# Top level modules:
# 	Data_Memory
# End time: 12:56:05 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/CPU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:05 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/CPU.sv 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 12:56:05 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:05 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:56:05 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:05 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Adder.sv 
# -- Compiling module Adder
# 
# Top level modules:
# 	Adder
# End time: 12:56:05 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Gambling_Tec.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:05 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Gambling_Tec.sv 
# -- Compiling module Gambling_Tec
# 
# Top level modules:
# 	Gambling_Tec
# End time: 12:56:05 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Control_Unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:05 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Control_Unit.sv 
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# End time: 12:56:06 on Jun 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/Decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:06 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/Decoder.sv 
# -- Compiling module Decoder
# -- Compiling module PC_Logic
# -- Compiling module Main_Decoder
# -- Compiling module ALU_Decoder
# 
# Top level modules:
# 	Decoder
# End time: 12:56:06 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/jimmy/GitHub/CE3201_PF {C:/Users/jimmy/GitHub/CE3201_PF/CPU_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:56:06 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/jimmy/GitHub/CE3201_PF" C:/Users/jimmy/GitHub/CE3201_PF/CPU_tb.sv 
# -- Compiling module CPU_tb
# 
# Top level modules:
# 	CPU_tb
# End time: 12:56:06 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  CPU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" CPU_tb 
# Start time: 12:56:06 on Jun 14,2025
# Loading sv_std.std
# Loading work.CPU_tb
# Loading work.CPU
# Loading work.Mux
# Loading work.Register
# Loading work.Adder
# Loading work.Register_File
# Loading work.Extender
# Loading work.ALU
# Loading work.Control_Unit
# Loading work.Decoder
# Loading work.PC_Logic
# Loading work.Main_Decoder
# Loading work.ALU_Decoder
# Loading work.Condition_Check
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ==== INICIO TEST CPU ====
# iniciando r2 en 0000000c
# r1 deberia tener 4, tiene: 00000004
# PC actual: 00000004: 
# Reg[1] = 4
# Reg[2] = 12
# Reg[3] = 16
# PC actual: 8: 
# deberia escribir 16: 16
# deberia escribir en 12: 12
# PC actual: 12: 
# OK: MemWrite activado.
# ADD: Reg[2] = 15 (esperado 15)
# SUB: Reg[2] = 15 (esperado 15)
# AND: Reg[2] = 0 (esperado 0)
# ORR: Reg[2] = 15 (esperado 15)
# PC antes del branch: 0000001c
# PC despues del branch: 0000003c
# PC esperado: 0000002c
# CMP Operands: A=0 B=0
# DEBUG CMP A=0 B=0  N=0 Z=1
# OK    CMP (0 vs 0)
# CMP Operands: A=80 B=20
# DEBUG CMP A=100 B=20  N=0 Z=0
# OK    CMP (100 vs 20)
# CMP Operands: A=4294967281 B=20
# DEBUG CMP A=5 B=20  N=1 Z=0
# OK    CMP (5 vs 20)
# CMP Operands: A=0 B=0
# DEBUG CMP A=0 B=0  N=0 Z=1
# ERROR CMP (0 vs 0): N,Z esperados = 00  obtenidos = 01
# PC antes del branch: 00000050
# PC despues del branch: 00000054
# ==== FIN TEST ====
# ** Note: $finish    : C:/Users/jimmy/GitHub/CE3201_PF/CPU_tb.sv(180)
#    Time: 155 ns  Iteration: 1  Instance: /CPU_tb
# 1
# Break in Module CPU_tb at C:/Users/jimmy/GitHub/CE3201_PF/CPU_tb.sv line 180
# End time: 12:56:19 on Jun 14,2025, Elapsed time: 0:00:13
# Errors: 0, Warnings: 0
