Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun May 17 11:42:11 2020
| Host         : gabriele-HP-Laptop running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: ALPIDE_reader/current_task_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ALPIDE_reader/current_task_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 7 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 1303 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.765     -132.862                     84                12751        0.015        0.000                      0                12750        1.845        0.000                       0                  5525  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
clk_rx            {0.000 20.000}       40.000          25.000          
clk_tx_mac        {0.000 20.000}       40.000          25.000          
mii_rx_clk_i      {0.000 20.000}       40.000          25.000          
mii_tx_clk_i      {0.000 20.000}       40.000          25.000          
sys_clk_pin       {0.000 5.000}        10.000          100.000         
  I               {0.000 8.000}        16.000          62.500          
  clk_fout        {0.000 5.000}        10.000          100.000         
  clk_ipb_i       {0.000 16.000}       32.000          31.250          
  clk_out1_mmcm   {0.000 12.500}       25.000          40.000          
  clk_out2_mmcm   {6.250 18.750}       25.000          40.000          
  s_clk_200_in    {0.000 2.500}        5.000           200.000         
  s_fb_txclk_in   {0.000 10.000}       20.000          50.000          
  s_phy_clk_in    {0.000 20.000}       40.000          25.000          
  s_sysclk_x2_in  {0.000 4.000}        8.000           125.000         
  s_sysclk_x4_in  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_rx                 34.059        0.000                      0                 1321        0.066        0.000                      0                 1321       18.750        0.000                       0                   566  
clk_tx_mac             33.064        0.000                      0                 1537        0.121        0.000                      0                 1537       19.020        0.000                       0                   739  
mii_rx_clk_i           34.059        0.000                      0                 1321        0.066        0.000                      0                 1321       18.750        0.000                       0                   566  
mii_tx_clk_i           33.064        0.000                      0                 1537        0.121        0.000                      0                 1537       19.020        0.000                       0                   739  
sys_clk_pin             7.420        0.000                      0                   20        0.144        0.000                      0                   20        3.000        0.000                       0                    24  
  I                    13.521        0.000                      0                   36        0.251        0.000                      0                   36        7.500        0.000                       0                    38  
  clk_fout                                                                                                                                                          7.845        0.000                       0                     3  
  clk_ipb_i            21.923        0.000                      0                 1594        0.122        0.000                      0                 1594       15.500        0.000                       0                   578  
  clk_out1_mmcm        10.025        0.000                      0                  883        0.026        0.000                      0                  883       12.000        0.000                       0                   454  
  clk_out2_mmcm        19.409        0.000                      0                  122        0.143        0.000                      0                  122       12.000        0.000                       0                    53  
  s_clk_200_in                                                                                                                                                      2.845        0.000                       0                     2  
  s_fb_txclk_in                                                                                                                                                    17.845        0.000                       0                     3  
  s_phy_clk_in                                                                                                                                                     37.845        0.000                       0                     2  
  s_sysclk_x2_in        0.675        0.000                      0                 7041        0.015        0.000                      0                 7041        3.020        0.000                       0                  3061  
  s_sysclk_x4_in                                                                                                                                                    1.845        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock      To Clock            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------      --------            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
mii_rx_clk_i    clk_rx               34.059        0.000                      0                 1321        0.031        0.000                      0                 1321  
mii_rx_clk_i    clk_tx_mac            4.941        0.000                      0                   18                                                                        
mii_tx_clk_i    clk_tx_mac           33.064        0.000                      0                 1537        0.086        0.000                      0                 1537  
clk_rx          mii_rx_clk_i         34.059        0.000                      0                 1321        0.031        0.000                      0                 1321  
s_sysclk_x2_in  mii_rx_clk_i          4.209        0.000                      0                    7        0.173        0.000                      0                    7  
clk_rx          mii_tx_clk_i          4.941        0.000                      0                   18                                                                        
clk_tx_mac      mii_tx_clk_i         33.064        0.000                      0                 1537        0.086        0.000                      0                 1537  
mii_rx_clk_i    mii_tx_clk_i          4.941        0.000                      0                   18                                                                        
s_sysclk_x2_in  mii_tx_clk_i          4.435        0.000                      0                    3        0.217        0.000                      0                    3  
sys_clk_pin     clk_ipb_i            -0.214       -0.214                      1                    1        0.199        0.000                      0                    1  
clk_out1_mmcm   clk_ipb_i            -1.765      -17.830                     11                   11        0.074        0.000                      0                   11  
s_sysclk_x2_in  clk_ipb_i             2.465        0.000                      0                   43        0.203        0.000                      0                   43  
clk_ipb_i       clk_out1_mmcm        -1.759     -114.608                     71                   71        0.059        0.000                      0                   71  
clk_out2_mmcm   clk_out1_mmcm        13.459        0.000                      0                   44        5.933        0.000                      0                   44  
clk_out1_mmcm   clk_out2_mmcm         4.205        0.000                      0                    2       18.684        0.000                      0                    2  
mii_rx_clk_i    s_sysclk_x2_in        5.540        0.000                      0                    1        0.306        0.000                      0                    1  
mii_tx_clk_i    s_sysclk_x2_in        4.844        0.000                      0                   14        0.168        0.000                      0                   14  
sys_clk_pin     s_sysclk_x2_in       -0.211       -0.211                      1                    1        0.123        0.000                      0                    1  
clk_ipb_i       s_sysclk_x2_in        2.073        0.000                      0                    5        0.180        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_rx             clk_rx                  38.475        0.000                      0                    6        0.429        0.000                      0                    6  
**async_default**  mii_rx_clk_i       clk_rx                  38.475        0.000                      0                    6        0.394        0.000                      0                    6  
**async_default**  clk_tx_mac         clk_tx_mac              34.879        0.000                      0                    5        2.044        0.000                      0                    5  
**async_default**  mii_tx_clk_i       clk_tx_mac              34.879        0.000                      0                    5        2.009        0.000                      0                    5  
**async_default**  clk_rx             mii_rx_clk_i            38.475        0.000                      0                    6        0.394        0.000                      0                    6  
**async_default**  mii_rx_clk_i       mii_rx_clk_i            38.475        0.000                      0                    6        0.429        0.000                      0                    6  
**async_default**  clk_tx_mac         mii_tx_clk_i            34.879        0.000                      0                    5        2.009        0.000                      0                    5  
**async_default**  mii_tx_clk_i       mii_tx_clk_i            34.879        0.000                      0                    5        2.044        0.000                      0                    5  
**async_default**  sys_clk_pin        sys_clk_pin              6.412        0.000                      0                   17        1.005        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_rx
  To Clock:  clk_rx

Setup :            0  Failing Endpoints,  Worst Slack       34.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.059ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 2.305ns (39.532%)  route 3.526ns (60.468%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 43.054 - 40.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.738     3.231    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X2Y68          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.606     4.837 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/Q
                         net (fo=4, routed)           0.890     5.727    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RX_DV_REG5
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.119     5.846 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3/O
                         net (fo=1, routed)           0.586     6.432    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.332     6.764 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_2/O
                         net (fo=3, routed)           0.819     7.583    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RXD_REG5_reg[5]
    SLICE_X7Y73          LUT4 (Prop_lut4_I0_O)        0.124     7.707 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FALSE_CARR_FLAG_i_1/O
                         net (fo=2, routed)           0.585     8.292    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PRE_FALSE_CARR_FLAG
    SLICE_X5Y72          LUT5 (Prop_lut5_I0_O)        0.124     8.416 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_i_1/O
                         net (fo=1, routed)           0.646     9.062    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT0
    SLICE_X4Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.698    43.054    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X4Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/C
                         clock pessimism              0.149    43.203    
                         clock uncertainty           -0.035    43.168    
    SLICE_X4Y72          FDRE (Setup_fdre_C_D)       -0.047    43.121    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg
  -------------------------------------------------------------------
                         required time                         43.121    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                 34.059    

Slack (MET) :             34.342ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 2.305ns (41.017%)  route 3.315ns (58.983%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.738     3.231    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X2Y68          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.606     4.837 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/Q
                         net (fo=4, routed)           0.890     5.727    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RX_DV_REG5
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.119     5.846 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3/O
                         net (fo=1, routed)           0.586     6.432    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.332     6.764 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_2/O
                         net (fo=3, routed)           0.803     7.567    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RXD_REG5_reg[5]
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.124     7.691 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_2/O
                         net (fo=1, routed)           0.469     8.160    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_2_n_0
    SLICE_X7Y73          LUT4 (Prop_lut4_I0_O)        0.124     8.284 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_1/O
                         net (fo=1, routed)           0.566     8.851    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.751    43.107    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X8Y73          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.221    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)       -0.028    43.193    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg
  -------------------------------------------------------------------
                         required time                         43.193    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                 34.342    

Slack (MET) :             34.525ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.580ns (11.540%)  route 4.446ns (88.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 43.108 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.968     8.268    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.752    43.108    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[12]/C
                         clock pessimism              0.149    43.257    
                         clock uncertainty           -0.035    43.222    
    SLICE_X11Y77         FDRE (Setup_fdre_C_R)       -0.429    42.793    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[12]
  -------------------------------------------------------------------
                         required time                         42.793    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                 34.525    

Slack (MET) :             34.525ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.580ns (11.540%)  route 4.446ns (88.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 43.108 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.968     8.268    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.752    43.108    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[13]/C
                         clock pessimism              0.149    43.257    
                         clock uncertainty           -0.035    43.222    
    SLICE_X11Y77         FDRE (Setup_fdre_C_R)       -0.429    42.793    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                         42.793    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                 34.525    

Slack (MET) :             34.525ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.580ns (11.540%)  route 4.446ns (88.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 43.108 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.968     8.268    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.752    43.108    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]/C
                         clock pessimism              0.149    43.257    
                         clock uncertainty           -0.035    43.222    
    SLICE_X11Y77         FDRE (Setup_fdre_C_R)       -0.429    42.793    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                         42.793    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                 34.525    

Slack (MET) :             34.600ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 0.704ns (12.890%)  route 4.757ns (87.110%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 43.113 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.280     8.579    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.703 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[10]_i_1/O
                         net (fo=1, routed)           0.000     8.703    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[10]_i_1_n_0
    SLICE_X12Y69         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.757    43.113    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X12Y69         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[10]/C
                         clock pessimism              0.149    43.262    
                         clock uncertainty           -0.035    43.227    
    SLICE_X12Y69         FDRE (Setup_fdre_C_D)        0.077    43.304    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[10]
  -------------------------------------------------------------------
                         required time                         43.304    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                 34.600    

Slack (MET) :             34.614ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 0.704ns (12.914%)  route 4.747ns (87.086%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 43.113 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.270     8.569    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.693 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[8]_i_1/O
                         net (fo=1, routed)           0.000     8.693    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[8]_i_1_n_0
    SLICE_X12Y69         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.757    43.113    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X12Y69         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[8]/C
                         clock pessimism              0.149    43.262    
                         clock uncertainty           -0.035    43.227    
    SLICE_X12Y69         FDRE (Setup_fdre_C_D)        0.081    43.308    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[8]
  -------------------------------------------------------------------
                         required time                         43.308    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                 34.614    

Slack (MET) :             34.662ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.580ns (11.867%)  route 4.307ns (88.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.830     8.129    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.751    43.107    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[10]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.221    
    SLICE_X11Y76         FDRE (Setup_fdre_C_R)       -0.429    42.792    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[10]
  -------------------------------------------------------------------
                         required time                         42.792    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                 34.662    

Slack (MET) :             34.662ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.580ns (11.867%)  route 4.307ns (88.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.830     8.129    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.751    43.107    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[11]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.221    
    SLICE_X11Y76         FDRE (Setup_fdre_C_R)       -0.429    42.792    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[11]
  -------------------------------------------------------------------
                         required time                         42.792    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                 34.662    

Slack (MET) :             34.662ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.580ns (11.867%)  route 4.307ns (88.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.830     8.129    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.751    43.107    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.221    
    SLICE_X11Y76         FDRE (Setup_fdre_C_R)       -0.429    42.792    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                         42.792    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                 34.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.604%)  route 0.261ns (61.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.288     0.836    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X10Y59         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_fdre_C_Q)         0.164     1.000 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[2]/Q
                         net (fo=1, routed)           0.261     1.261    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_din[2]
    RAMB36_X0Y11         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.363     1.367    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_clk
    RAMB36_X0Y11         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.468     0.899    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.195    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/Q
                         net (fo=2, routed)           0.115     1.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/D
    SLICE_X2Y76          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.283     1.286    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X2Y76          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.468     0.818    
    SLICE_X2Y76          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.962    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.252     0.800    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y75          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141     0.941 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/Q
                         net (fo=2, routed)           0.115     1.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/D
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.468     0.817    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.961    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y77          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/Q
                         net (fo=2, routed)           0.119     1.063    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/D
    SLICE_X2Y77          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.285     1.288    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X2Y77          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.468     0.820    
    SLICE_X2Y77          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.964    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.467%)  route 0.280ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.280     1.222    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A1
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.813    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.122    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.467%)  route 0.280ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.280     1.222    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A1
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.813    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.122    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.467%)  route 0.280ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.280     1.222    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A1
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.813    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.122    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.467%)  route 0.280ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.280     1.222    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A1
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.813    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.122    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDPE (Prop_fdpe_C_Q)         0.141     0.954 r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.056     1.010    eth_mac_block_1/rx_mac_reset_gen/reset_sync_reg0
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.488     0.813    
    SLICE_X1Y55          FDPE (Hold_fdpe_C_D)         0.075     0.888    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.258     0.806    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     0.947 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.003    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync0
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.289     1.292    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/C
                         clock pessimism             -0.486     0.806    
    SLICE_X3Y68          FDRE (Hold_fdre_C_D)         0.075     0.881    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rx
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_rx_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y4     eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rx_dv_to_mac_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y57  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y68  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y58  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y63  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y73   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_CHECKER/ALIGNMENT_ERR_INT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y71   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_CHECKER/BAD_FRAME_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y71  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_CHECKER/CRC_ENGINE_ERR_reg/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y74   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y74   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y74   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y74   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y76   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y76   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y76   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y76   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y75   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y75   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y76   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y76   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y76   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y76   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y74   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y74   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_mac
  To Clock:  clk_tx_mac

Setup :            0  Failing Endpoints,  Worst Slack       33.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.064ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__63/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        6.956ns  (logic 1.498ns (21.537%)  route 5.458ns (78.463%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y56         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__63/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     3.813 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__63/Q
                         net (fo=4, routed)           1.459     5.272    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__63_0
    SLICE_X13Y53         LUT5 (Prop_lut5_I1_O)        0.124     5.396 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_6/O
                         net (fo=2, routed)           1.189     6.585    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_6_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.709 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_11/O
                         net (fo=1, routed)           0.665     7.374    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_11_n_0
    SLICE_X13Y49         LUT5 (Prop_lut5_I2_O)        0.124     7.498 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_4/O
                         net (fo=4, routed)           0.613     8.111    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state[0]
    SLICE_X12Y51         LUT3 (Prop_lut3_I0_O)        0.153     8.264 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3/O
                         net (fo=1, routed)           1.005     9.269    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I5_O)        0.331     9.600 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2/O
                         net (fo=1, routed)           0.526    10.126    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, routed)           0.000    10.250    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
    SLICE_X12Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X12Y51         FDRE (Setup_fdre_C_D)        0.079    43.314    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         43.314    
                         arrival time                         -10.250    
  -------------------------------------------------------------------
                         slack                                 33.064    

Slack (MET) :             33.652ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.456ns (7.840%)  route 5.360ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.360     9.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/count_set_reg_reg
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_axi_clk
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[0]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X8Y56          FDRE (Setup_fdre_C_R)       -0.524    42.708    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[0]
  -------------------------------------------------------------------
                         required time                         42.708    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 33.652    

Slack (MET) :             33.652ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.456ns (7.840%)  route 5.360ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.360     9.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/count_set_reg_reg
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_axi_clk
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[1]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X8Y56          FDRE (Setup_fdre_C_R)       -0.524    42.708    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[1]
  -------------------------------------------------------------------
                         required time                         42.708    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 33.652    

Slack (MET) :             33.652ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.456ns (7.840%)  route 5.360ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.360     9.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/count_set_reg_reg
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_axi_clk
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[2]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X8Y56          FDRE (Setup_fdre_C_R)       -0.524    42.708    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         42.708    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 33.652    

Slack (MET) :             33.747ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/end_of_tx_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.456ns (7.840%)  route 5.360ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.360     9.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_count_reg[0]_0
    SLICE_X9Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/end_of_tx_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X9Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/end_of_tx_reg_reg/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X9Y56          FDRE (Setup_fdre_C_R)       -0.429    42.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/end_of_tx_reg_reg
  -------------------------------------------------------------------
                         required time                         42.803    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 33.747    

Slack (MET) :             33.897ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 0.456ns (8.048%)  route 5.210ns (91.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.210     8.906    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_underrun_reg_0
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X9Y55          FDRE (Setup_fdre_C_R)       -0.429    42.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         42.803    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 33.897    

Slack (MET) :             33.897ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 0.456ns (8.048%)  route 5.210ns (91.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.210     8.906    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_underrun_reg_0
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X9Y55          FDRE (Setup_fdre_C_R)       -0.429    42.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]
  -------------------------------------------------------------------
                         required time                         42.803    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 33.897    

Slack (MET) :             33.897ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 0.456ns (8.048%)  route 5.210ns (91.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.210     8.906    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_underrun_reg_0
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X9Y55          FDRE (Setup_fdre_C_R)       -0.429    42.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]
  -------------------------------------------------------------------
                         required time                         42.803    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 33.897    

Slack (MET) :             33.977ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.244ns (20.917%)  route 4.703ns (79.083%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X12Y56         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     3.813 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/Q
                         net (fo=14, routed)          1.038     4.851    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_ack_int
    SLICE_X13Y53         LUT2 (Prop_lut2_I1_O)        0.152     5.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_2/O
                         net (fo=11, routed)          1.061     6.064    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_2_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I3_O)        0.326     6.390 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_15/O
                         net (fo=1, routed)           1.002     7.392    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_15_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.516 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_5/O
                         net (fo=4, routed)           1.034     8.550    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state[1]
    SLICE_X12Y51         LUT5 (Prop_lut5_I4_O)        0.124     8.674 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_1/O
                         net (fo=1, routed)           0.568     9.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_1_n_0
    SLICE_X12Y51         FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y51         FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X12Y51         FDSE (Setup_fdse_C_D)       -0.016    43.219    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg
  -------------------------------------------------------------------
                         required time                         43.219    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                 33.977    

Slack (MET) :             34.185ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 0.704ns (12.191%)  route 5.071ns (87.809%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 43.116 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.968     7.663    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][0]_0
    SLICE_X14Y62         LUT4 (Prop_lut4_I0_O)        0.124     7.787 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_i_2/O
                         net (fo=1, routed)           0.591     8.378    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_i_2_n_0
    SLICE_X14Y63         LUT5 (Prop_lut5_I4_O)        0.124     8.502 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_i_1/O
                         net (fo=1, routed)           0.512     9.014    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_i_1_n_0
    SLICE_X12Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.763    43.116    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X12Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_reg/C
                         clock pessimism              0.149    43.265    
                         clock uncertainty           -0.035    43.229    
    SLICE_X12Y63         FDRE (Setup_fdre_C_D)       -0.030    43.199    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_reg
  -------------------------------------------------------------------
                         required time                         43.199    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                 34.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.285     0.830    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X15Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.141     0.971 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[3]/Q
                         net (fo=6, routed)           0.068     1.039    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg_n_0_[3]
    SLICE_X14Y63         LUT4 (Prop_lut4_I1_O)        0.045     1.084 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[5]_i_1/O
                         net (fo=1, routed)           0.000     1.084    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[5]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.320     1.320    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X14Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[5]/C
                         clock pessimism             -0.477     0.843    
    SLICE_X14Y63         FDRE (Hold_fdre_C_D)         0.120     0.963    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.260     0.805    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X7Y66          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     0.946 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.002    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync0
    SLICE_X7Y66          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.291     1.291    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X7Y66          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/C
                         clock pessimism             -0.486     0.805    
    SLICE_X7Y66          FDRE (Hold_fdre_C_D)         0.075     0.880    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDPE (Prop_fdpe_C_Q)         0.141     0.976 r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.056     1.032    eth_mac_block_1/tx_mac_reset_gen/reset_sync_reg0
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.491     0.835    
    SLICE_X15Y51         FDPE (Hold_fdpe_C_D)         0.075     0.910    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    0.837ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.292     0.837    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X28Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     0.978 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/Q
                         net (fo=1, routed)           0.065     1.043    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync0
    SLICE_X28Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.328     1.328    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X28Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/C
                         clock pessimism             -0.491     0.837    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.075     0.912    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.261     0.806    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X4Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     0.947 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[12]/Q
                         net (fo=1, routed)           0.054     1.001    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg_n_0_[12]
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.045     1.046 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC[20]_i_1/O
                         net (fo=1, routed)           0.000     1.046    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/p_1_in[20]
    SLICE_X5Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.293     1.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X5Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]/C
                         clock pessimism             -0.474     0.819    
    SLICE_X5Y64          FDRE (Hold_fdre_C_D)         0.092     0.911    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.261     0.806    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X4Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     0.947 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[10]/Q
                         net (fo=1, routed)           0.054     1.001    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg_n_0_[10]
    SLICE_X5Y64          LUT6 (Prop_lut6_I5_O)        0.045     1.046 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC[18]_i_1/O
                         net (fo=1, routed)           0.000     1.046    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/p_1_in[18]
    SLICE_X5Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.293     1.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X5Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[18]/C
                         clock pessimism             -0.474     0.819    
    SLICE_X5Y64          FDRE (Hold_fdre_C_D)         0.091     0.910    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.078%)  route 0.250ns (63.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y51         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/Q
                         net (fo=5, routed)           0.250     1.226    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_addr[3]
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.365     1.365    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_clk
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism             -0.468     0.897    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.080    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.201%)  route 0.097ns (40.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.264     0.809    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/tx_axi_clk
    SLICE_X1Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     0.950 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[2]/Q
                         net (fo=1, routed)           0.097     1.047    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[15]_0[2]
    SLICE_X2Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.297     1.297    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X2Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[2]/C
                         clock pessimism             -0.472     0.825    
    SLICE_X2Y57          FDRE (Hold_fdre_C_D)         0.076     0.901    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.265     0.810    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/tx_axi_clk
    SLICE_X2Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164     0.974 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[12]/Q
                         net (fo=1, routed)           0.049     1.023    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[15]_0[12]
    SLICE_X3Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.298     1.298    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X3Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[12]/C
                         clock pessimism             -0.475     0.823    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.047     0.870    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.289     0.834    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.164     0.998 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_delay_reg[7]/Q
                         net (fo=1, routed)           0.056     1.054    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_delay[7]
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.323     1.323    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[7]/C
                         clock pessimism             -0.489     0.834    
    SLICE_X10Y53         FDRE (Hold_fdre_C_D)         0.064     0.898    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tx_mac
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_tx_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y5     eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/I
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y61  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_en_obuf_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y70  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y62  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y65  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y64  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y50  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y52  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y50  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X5Y53   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y53   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/INT_CRC_MODE_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pause_vector_tx_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state_reg[3]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y50  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y52  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y50  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y52  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y51  eth_mac_block_1/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_delay_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y51  eth_mac_block_1/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y52  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y53  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk_i
  To Clock:  mii_rx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       34.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.059ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
                            (rising edge-triggered cell SRL16E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 2.305ns (39.532%)  route 3.526ns (60.468%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 43.054 - 40.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.738     3.231    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X2Y68          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.606     4.837 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/Q
                         net (fo=4, routed)           0.890     5.727    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RX_DV_REG5
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.119     5.846 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3/O
                         net (fo=1, routed)           0.586     6.432    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.332     6.764 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_2/O
                         net (fo=3, routed)           0.819     7.583    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RXD_REG5_reg[5]
    SLICE_X7Y73          LUT4 (Prop_lut4_I0_O)        0.124     7.707 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FALSE_CARR_FLAG_i_1/O
                         net (fo=2, routed)           0.585     8.292    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PRE_FALSE_CARR_FLAG
    SLICE_X5Y72          LUT5 (Prop_lut5_I0_O)        0.124     8.416 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_i_1/O
                         net (fo=1, routed)           0.646     9.062    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT0
    SLICE_X4Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.698    43.054    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X4Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/C
                         clock pessimism              0.149    43.203    
                         clock uncertainty           -0.035    43.168    
    SLICE_X4Y72          FDRE (Setup_fdre_C_D)       -0.047    43.121    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg
  -------------------------------------------------------------------
                         required time                         43.121    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                 34.059    

Slack (MET) :             34.342ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
                            (rising edge-triggered cell SRL16E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 2.305ns (41.017%)  route 3.315ns (58.983%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.738     3.231    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X2Y68          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.606     4.837 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/Q
                         net (fo=4, routed)           0.890     5.727    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RX_DV_REG5
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.119     5.846 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3/O
                         net (fo=1, routed)           0.586     6.432    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.332     6.764 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_2/O
                         net (fo=3, routed)           0.803     7.567    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RXD_REG5_reg[5]
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.124     7.691 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_2/O
                         net (fo=1, routed)           0.469     8.160    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_2_n_0
    SLICE_X7Y73          LUT4 (Prop_lut4_I0_O)        0.124     8.284 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_1/O
                         net (fo=1, routed)           0.566     8.851    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.751    43.107    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X8Y73          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.221    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)       -0.028    43.193    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg
  -------------------------------------------------------------------
                         required time                         43.193    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                 34.342    

Slack (MET) :             34.525ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.580ns (11.540%)  route 4.446ns (88.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 43.108 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.968     8.268    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.752    43.108    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[12]/C
                         clock pessimism              0.149    43.257    
                         clock uncertainty           -0.035    43.222    
    SLICE_X11Y77         FDRE (Setup_fdre_C_R)       -0.429    42.793    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[12]
  -------------------------------------------------------------------
                         required time                         42.793    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                 34.525    

Slack (MET) :             34.525ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.580ns (11.540%)  route 4.446ns (88.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 43.108 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.968     8.268    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.752    43.108    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[13]/C
                         clock pessimism              0.149    43.257    
                         clock uncertainty           -0.035    43.222    
    SLICE_X11Y77         FDRE (Setup_fdre_C_R)       -0.429    42.793    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                         42.793    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                 34.525    

Slack (MET) :             34.525ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.580ns (11.540%)  route 4.446ns (88.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 43.108 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.968     8.268    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.752    43.108    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]/C
                         clock pessimism              0.149    43.257    
                         clock uncertainty           -0.035    43.222    
    SLICE_X11Y77         FDRE (Setup_fdre_C_R)       -0.429    42.793    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                         42.793    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                 34.525    

Slack (MET) :             34.600ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 0.704ns (12.890%)  route 4.757ns (87.110%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 43.113 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.280     8.579    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.703 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[10]_i_1/O
                         net (fo=1, routed)           0.000     8.703    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[10]_i_1_n_0
    SLICE_X12Y69         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.757    43.113    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X12Y69         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[10]/C
                         clock pessimism              0.149    43.262    
                         clock uncertainty           -0.035    43.227    
    SLICE_X12Y69         FDRE (Setup_fdre_C_D)        0.077    43.304    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[10]
  -------------------------------------------------------------------
                         required time                         43.304    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                 34.600    

Slack (MET) :             34.614ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 0.704ns (12.914%)  route 4.747ns (87.086%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 43.113 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.270     8.569    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.693 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[8]_i_1/O
                         net (fo=1, routed)           0.000     8.693    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[8]_i_1_n_0
    SLICE_X12Y69         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.757    43.113    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X12Y69         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[8]/C
                         clock pessimism              0.149    43.262    
                         clock uncertainty           -0.035    43.227    
    SLICE_X12Y69         FDRE (Setup_fdre_C_D)        0.081    43.308    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[8]
  -------------------------------------------------------------------
                         required time                         43.308    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                 34.614    

Slack (MET) :             34.662ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.580ns (11.867%)  route 4.307ns (88.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.830     8.129    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.751    43.107    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[10]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.221    
    SLICE_X11Y76         FDRE (Setup_fdre_C_R)       -0.429    42.792    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[10]
  -------------------------------------------------------------------
                         required time                         42.792    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                 34.662    

Slack (MET) :             34.662ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.580ns (11.867%)  route 4.307ns (88.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.830     8.129    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.751    43.107    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[11]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.221    
    SLICE_X11Y76         FDRE (Setup_fdre_C_R)       -0.429    42.792    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[11]
  -------------------------------------------------------------------
                         required time                         42.792    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                 34.662    

Slack (MET) :             34.662ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.580ns (11.867%)  route 4.307ns (88.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.830     8.129    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.751    43.107    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.221    
    SLICE_X11Y76         FDRE (Setup_fdre_C_R)       -0.429    42.792    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                         42.792    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                 34.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.604%)  route 0.261ns (61.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.288     0.836    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X10Y59         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_fdre_C_Q)         0.164     1.000 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[2]/Q
                         net (fo=1, routed)           0.261     1.261    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_din[2]
    RAMB36_X0Y11         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.363     1.367    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_clk
    RAMB36_X0Y11         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.468     0.899    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.195    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.195    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/Q
                         net (fo=2, routed)           0.115     1.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/D
    SLICE_X2Y76          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.283     1.286    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X2Y76          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.468     0.818    
    SLICE_X2Y76          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.962    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.962    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.252     0.800    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y75          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141     0.941 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/Q
                         net (fo=2, routed)           0.115     1.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/D
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.468     0.817    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.961    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y77          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/Q
                         net (fo=2, routed)           0.119     1.063    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/D
    SLICE_X2Y77          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.285     1.288    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X2Y77          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.468     0.820    
    SLICE_X2Y77          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.964    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.964    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.467%)  route 0.280ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.280     1.222    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A1
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.813    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.122    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.467%)  route 0.280ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.280     1.222    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A1
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.813    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.122    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.467%)  route 0.280ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.280     1.222    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A1
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.813    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.122    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.467%)  route 0.280ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.280     1.222    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A1
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.813    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.122    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.488ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDPE (Prop_fdpe_C_Q)         0.141     0.954 r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.056     1.010    eth_mac_block_1/rx_mac_reset_gen/reset_sync_reg0
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.488     0.813    
    SLICE_X1Y55          FDPE (Hold_fdpe_C_D)         0.075     0.888    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.888    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.258     0.806    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     0.947 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.003    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync0
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.289     1.292    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/C
                         clock pessimism             -0.486     0.806    
    SLICE_X3Y68          FDRE (Hold_fdre_C_D)         0.075     0.881    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mii_rx_clk_i
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_rx_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y4     eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y73  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rx_dv_to_mac_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y57  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y68  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y58  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     ILOGIC_X0Y63  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/rxd_to_mac_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X3Y73   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_CHECKER/ALIGNMENT_ERR_INT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y71   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_CHECKER/BAD_FRAME_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X10Y71  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_CHECKER/CRC_ENGINE_ERR_reg/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y74   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y74   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y74   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y74   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y76   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y76   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y76   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y76   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y75   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y75   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y76   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y76   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y76   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y76   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y77   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y74   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X2Y74   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mii_tx_clk_i
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       33.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.064ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__63/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        6.956ns  (logic 1.498ns (21.537%)  route 5.458ns (78.463%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y56         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__63/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     3.813 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__63/Q
                         net (fo=4, routed)           1.459     5.272    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__63_0
    SLICE_X13Y53         LUT5 (Prop_lut5_I1_O)        0.124     5.396 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_6/O
                         net (fo=2, routed)           1.189     6.585    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_6_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.709 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_11/O
                         net (fo=1, routed)           0.665     7.374    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_11_n_0
    SLICE_X13Y49         LUT5 (Prop_lut5_I2_O)        0.124     7.498 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_4/O
                         net (fo=4, routed)           0.613     8.111    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state[0]
    SLICE_X12Y51         LUT3 (Prop_lut3_I0_O)        0.153     8.264 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3/O
                         net (fo=1, routed)           1.005     9.269    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I5_O)        0.331     9.600 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2/O
                         net (fo=1, routed)           0.526    10.126    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, routed)           0.000    10.250    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
    SLICE_X12Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X12Y51         FDRE (Setup_fdre_C_D)        0.079    43.314    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         43.314    
                         arrival time                         -10.250    
  -------------------------------------------------------------------
                         slack                                 33.064    

Slack (MET) :             33.652ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.456ns (7.840%)  route 5.360ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.360     9.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/count_set_reg_reg
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_axi_clk
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[0]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X8Y56          FDRE (Setup_fdre_C_R)       -0.524    42.708    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[0]
  -------------------------------------------------------------------
                         required time                         42.708    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 33.652    

Slack (MET) :             33.652ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.456ns (7.840%)  route 5.360ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.360     9.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/count_set_reg_reg
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_axi_clk
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[1]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X8Y56          FDRE (Setup_fdre_C_R)       -0.524    42.708    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[1]
  -------------------------------------------------------------------
                         required time                         42.708    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 33.652    

Slack (MET) :             33.652ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.456ns (7.840%)  route 5.360ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.360     9.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/count_set_reg_reg
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_axi_clk
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[2]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X8Y56          FDRE (Setup_fdre_C_R)       -0.524    42.708    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         42.708    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 33.652    

Slack (MET) :             33.747ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/end_of_tx_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.456ns (7.840%)  route 5.360ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.360     9.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_count_reg[0]_0
    SLICE_X9Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/end_of_tx_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X9Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/end_of_tx_reg_reg/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X9Y56          FDRE (Setup_fdre_C_R)       -0.429    42.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/end_of_tx_reg_reg
  -------------------------------------------------------------------
                         required time                         42.803    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 33.747    

Slack (MET) :             33.897ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 0.456ns (8.048%)  route 5.210ns (91.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.210     8.906    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_underrun_reg_0
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X9Y55          FDRE (Setup_fdre_C_R)       -0.429    42.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         42.803    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 33.897    

Slack (MET) :             33.897ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 0.456ns (8.048%)  route 5.210ns (91.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.210     8.906    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_underrun_reg_0
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X9Y55          FDRE (Setup_fdre_C_R)       -0.429    42.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]
  -------------------------------------------------------------------
                         required time                         42.803    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 33.897    

Slack (MET) :             33.897ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 0.456ns (8.048%)  route 5.210ns (91.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.210     8.906    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_underrun_reg_0
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X9Y55          FDRE (Setup_fdre_C_R)       -0.429    42.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]
  -------------------------------------------------------------------
                         required time                         42.803    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 33.897    

Slack (MET) :             33.977ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg/D
                            (rising edge-triggered cell FDSE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.244ns (20.917%)  route 4.703ns (79.083%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X12Y56         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     3.813 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/Q
                         net (fo=14, routed)          1.038     4.851    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_ack_int
    SLICE_X13Y53         LUT2 (Prop_lut2_I1_O)        0.152     5.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_2/O
                         net (fo=11, routed)          1.061     6.064    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_2_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I3_O)        0.326     6.390 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_15/O
                         net (fo=1, routed)           1.002     7.392    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_15_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.516 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_5/O
                         net (fo=4, routed)           1.034     8.550    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state[1]
    SLICE_X12Y51         LUT5 (Prop_lut5_I4_O)        0.124     8.674 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_1/O
                         net (fo=1, routed)           0.568     9.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_1_n_0
    SLICE_X12Y51         FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y51         FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X12Y51         FDSE (Setup_fdse_C_D)       -0.016    43.219    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg
  -------------------------------------------------------------------
                         required time                         43.219    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                 33.977    

Slack (MET) :             34.185ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 0.704ns (12.191%)  route 5.071ns (87.809%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 43.116 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.968     7.663    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][0]_0
    SLICE_X14Y62         LUT4 (Prop_lut4_I0_O)        0.124     7.787 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_i_2/O
                         net (fo=1, routed)           0.591     8.378    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_i_2_n_0
    SLICE_X14Y63         LUT5 (Prop_lut5_I4_O)        0.124     8.502 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_i_1/O
                         net (fo=1, routed)           0.512     9.014    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_i_1_n_0
    SLICE_X12Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.763    43.116    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X12Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_reg/C
                         clock pessimism              0.149    43.265    
                         clock uncertainty           -0.035    43.229    
    SLICE_X12Y63         FDRE (Setup_fdre_C_D)       -0.030    43.199    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_reg
  -------------------------------------------------------------------
                         required time                         43.199    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                 34.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.285     0.830    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X15Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.141     0.971 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[3]/Q
                         net (fo=6, routed)           0.068     1.039    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg_n_0_[3]
    SLICE_X14Y63         LUT4 (Prop_lut4_I1_O)        0.045     1.084 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[5]_i_1/O
                         net (fo=1, routed)           0.000     1.084    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[5]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.320     1.320    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X14Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[5]/C
                         clock pessimism             -0.477     0.843    
    SLICE_X14Y63         FDRE (Hold_fdre_C_D)         0.120     0.963    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.260     0.805    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X7Y66          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     0.946 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.002    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync0
    SLICE_X7Y66          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.291     1.291    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X7Y66          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/C
                         clock pessimism             -0.486     0.805    
    SLICE_X7Y66          FDRE (Hold_fdre_C_D)         0.075     0.880    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.880    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDPE (Prop_fdpe_C_Q)         0.141     0.976 r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.056     1.032    eth_mac_block_1/tx_mac_reset_gen/reset_sync_reg0
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.491     0.835    
    SLICE_X15Y51         FDPE (Hold_fdpe_C_D)         0.075     0.910    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    0.837ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.292     0.837    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X28Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     0.978 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/Q
                         net (fo=1, routed)           0.065     1.043    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync0
    SLICE_X28Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.328     1.328    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X28Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/C
                         clock pessimism             -0.491     0.837    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.075     0.912    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.261     0.806    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X4Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     0.947 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[12]/Q
                         net (fo=1, routed)           0.054     1.001    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg_n_0_[12]
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.045     1.046 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC[20]_i_1/O
                         net (fo=1, routed)           0.000     1.046    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/p_1_in[20]
    SLICE_X5Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.293     1.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X5Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]/C
                         clock pessimism             -0.474     0.819    
    SLICE_X5Y64          FDRE (Hold_fdre_C_D)         0.092     0.911    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    0.474ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.261     0.806    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X4Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     0.947 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[10]/Q
                         net (fo=1, routed)           0.054     1.001    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg_n_0_[10]
    SLICE_X5Y64          LUT6 (Prop_lut6_I5_O)        0.045     1.046 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC[18]_i_1/O
                         net (fo=1, routed)           0.000     1.046    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/p_1_in[18]
    SLICE_X5Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.293     1.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X5Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[18]/C
                         clock pessimism             -0.474     0.819    
    SLICE_X5Y64          FDRE (Hold_fdre_C_D)         0.091     0.910    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.078%)  route 0.250ns (63.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y51         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/Q
                         net (fo=5, routed)           0.250     1.226    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_addr[3]
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.365     1.365    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_clk
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism             -0.468     0.897    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.080    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.201%)  route 0.097ns (40.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.264     0.809    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/tx_axi_clk
    SLICE_X1Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     0.950 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[2]/Q
                         net (fo=1, routed)           0.097     1.047    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[15]_0[2]
    SLICE_X2Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.297     1.297    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X2Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[2]/C
                         clock pessimism             -0.472     0.825    
    SLICE_X2Y57          FDRE (Hold_fdre_C_D)         0.076     0.901    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.265     0.810    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/tx_axi_clk
    SLICE_X2Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164     0.974 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[12]/Q
                         net (fo=1, routed)           0.049     1.023    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[15]_0[12]
    SLICE_X3Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.298     1.298    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X3Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[12]/C
                         clock pessimism             -0.475     0.823    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.047     0.870    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.870    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.489ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.289     0.834    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.164     0.998 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_delay_reg[7]/Q
                         net (fo=1, routed)           0.056     1.054    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_delay[7]
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.323     1.323    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[7]/C
                         clock pessimism             -0.489     0.834    
    SLICE_X10Y53         FDRE (Hold_fdre_C_D)         0.064     0.898    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mii_tx_clk_i
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mii_tx_clk_i }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFR/I              n/a            3.174         40.000      36.826     BUFR_X0Y5     eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/I
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y61  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_en_obuf_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y70  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y62  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y65  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.474         40.000      38.526     OLOGIC_X0Y64  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_txd_obuf_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y50  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y52  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y50  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X5Y53   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_int_tx_rst_mgmt_tx_clk/sync_rst1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y53   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/sync_tx_axi_rstn_tx_clk/sync_rst1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/INT_CRC_MODE_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y60   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pause_vector_tx_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X2Y59   eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/FSM_onehot_legacy_state_reg[3]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X10Y60  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/BYTECNTSRL/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y50  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y52  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y50  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y52  eth_mac_block_1/user_side_FIFO/tx_fifo_i/FSM_sequential_rd_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y51  eth_mac_block_1/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_delay_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y51  eth_mac_block_1/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y52  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y53  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.420ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/d17_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.552ns  (logic 1.752ns (68.665%)  route 0.800ns (31.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555     5.107    Inst_system_clocks/clkdiv/clk
    SLICE_X52Y23         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.735 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.800     7.534    Inst_system_clocks/clkdiv/rst_b
    SLICE_X51Y23         LUT3 (Prop_lut3_I1_O)        0.124     7.658 r  Inst_system_clocks/clkdiv/d17_i_1/O
                         net (fo=1, routed)           0.000     7.658    Inst_system_clocks/clkdiv/d17_i_1_n_0
    SLICE_X51Y23         FDRE                                         r  Inst_system_clocks/clkdiv/d17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.440    14.812    Inst_system_clocks/clkdiv/clk
    SLICE_X51Y23         FDRE                                         r  Inst_system_clocks/clkdiv/d17_reg/C
                         clock pessimism              0.273    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X51Y23         FDRE (Setup_fdre_C_D)        0.029    15.078    Inst_system_clocks/clkdiv/d17_reg
  -------------------------------------------------------------------
                         required time                         15.078    
                         arrival time                          -7.658    
  -------------------------------------------------------------------
                         slack                                  7.420    

Slack (MET) :             7.737ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 1.745ns (76.046%)  route 0.550ns (23.954%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.559     5.111    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.518     5.629 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.169    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.826 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.826    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.943 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.060 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.177 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.186    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.405 r  Inst_system_clocks/clkdiv/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.405    Inst_system_clocks/clkdiv/cnt_reg[16]_i_1_n_7
    SLICE_X50Y25         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.438    14.810    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y25         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X50Y25         FDCE (Setup_fdce_C_D)        0.109    15.142    Inst_system_clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                          -7.405    
  -------------------------------------------------------------------
                         slack                                  7.737    

Slack (MET) :             7.773ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.732ns (76.211%)  route 0.541ns (23.789%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.559     5.111    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.518     5.629 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.169    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.826 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.826    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.943 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.060 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.383 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.383    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_6
    SLICE_X50Y24         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.438    14.810    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y24         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[13]/C
                         clock pessimism              0.273    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X50Y24         FDCE (Setup_fdce_C_D)        0.109    15.156    Inst_system_clocks/clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  7.773    

Slack (MET) :             7.781ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.724ns (76.127%)  route 0.541ns (23.873%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.559     5.111    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.518     5.629 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.169    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.826 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.826    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.943 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.060 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.375 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.375    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_4
    SLICE_X50Y24         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.438    14.810    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y24         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism              0.273    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X50Y24         FDCE (Setup_fdce_C_D)        0.109    15.156    Inst_system_clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.375    
  -------------------------------------------------------------------
                         slack                                  7.781    

Slack (MET) :             7.857ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 1.648ns (75.298%)  route 0.541ns (24.702%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.559     5.111    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.518     5.629 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.169    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.826 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.826    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.943 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.060 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.299 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.299    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_5
    SLICE_X50Y24         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.438    14.810    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y24         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism              0.273    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X50Y24         FDCE (Setup_fdce_C_D)        0.109    15.156    Inst_system_clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.299    
  -------------------------------------------------------------------
                         slack                                  7.857    

Slack (MET) :             7.877ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.169ns  (logic 1.628ns (75.070%)  route 0.541ns (24.930%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.559     5.111    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.518     5.629 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.169    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.826 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.826    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.943 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.060 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.279 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.279    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_7
    SLICE_X50Y24         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.438    14.810    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y24         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism              0.273    15.083    
                         clock uncertainty           -0.035    15.047    
    SLICE_X50Y24         FDCE (Setup_fdce_C_D)        0.109    15.156    Inst_system_clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -7.279    
  -------------------------------------------------------------------
                         slack                                  7.877    

Slack (MET) :             7.892ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.156ns  (logic 1.615ns (74.919%)  route 0.541ns (25.081%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.559     5.111    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.518     5.629 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.169    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.826 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.826    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.943 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.266 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.266    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_6
    SLICE_X50Y23         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.440    14.812    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y23         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[9]/C
                         clock pessimism              0.273    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X50Y23         FDCE (Setup_fdce_C_D)        0.109    15.158    Inst_system_clocks/clkdiv/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -7.266    
  -------------------------------------------------------------------
                         slack                                  7.892    

Slack (MET) :             7.900ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 1.607ns (74.826%)  route 0.541ns (25.174%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.559     5.111    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.518     5.629 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.169    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.826 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.826    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.943 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.258 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.258    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_4
    SLICE_X50Y23         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.440    14.812    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y23         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism              0.273    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X50Y23         FDCE (Setup_fdce_C_D)        0.109    15.158    Inst_system_clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -7.258    
  -------------------------------------------------------------------
                         slack                                  7.900    

Slack (MET) :             7.976ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 1.531ns (73.903%)  route 0.541ns (26.097%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.559     5.111    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.518     5.629 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.169    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.826 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.826    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.943 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.182 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.182    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_5
    SLICE_X50Y23         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.440    14.812    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y23         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism              0.273    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X50Y23         FDCE (Setup_fdce_C_D)        0.109    15.158    Inst_system_clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  7.976    

Slack (MET) :             7.996ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.052ns  (logic 1.511ns (73.648%)  route 0.541ns (26.352%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.559     5.111    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.518     5.629 r  Inst_system_clocks/clkdiv/cnt_reg[1]/Q
                         net (fo=1, routed)           0.541     6.169    Inst_system_clocks/clkdiv/cnt_reg_n_0_[1]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.826 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.826    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_0
    SLICE_X50Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.943 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.943    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_0
    SLICE_X50Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.162 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.162    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_7
    SLICE_X50Y23         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.440    14.812    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y23         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[8]/C
                         clock pessimism              0.273    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X50Y23         FDCE (Setup_fdce_C_D)        0.109    15.158    Inst_system_clocks/clkdiv/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                  7.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/d17_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/d17_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X51Y23         FDRE                                         r  Inst_system_clocks/clkdiv/d17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_system_clocks/clkdiv/d17_reg/Q
                         net (fo=3, routed)           0.078     1.688    Inst_system_clocks/d17
    SLICE_X51Y23         FDRE                                         r  Inst_system_clocks/d17_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.824     1.982    Inst_system_clocks/sysclk_p
    SLICE_X51Y23         FDRE                                         r  Inst_system_clocks/d17_d_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.075     1.544    Inst_system_clocks/d17_d_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Inst_system_clocks/d17_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/sysclk_p
    SLICE_X51Y23         FDRE                                         r  Inst_system_clocks/d17_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  Inst_system_clocks/d17_d_reg/Q
                         net (fo=1, routed)           0.053     1.651    Inst_system_clocks/d17_d
    SLICE_X51Y23         LUT4 (Prop_lut4_I2_O)        0.099     1.750 r  Inst_system_clocks/rst_i_1/O
                         net (fo=1, routed)           0.000     1.750    Inst_system_clocks/rst_i_1_n_0
    SLICE_X51Y23         FDRE                                         r  Inst_system_clocks/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.824     1.982    Inst_system_clocks/sysclk_p
    SLICE_X51Y23         FDRE                                         r  Inst_system_clocks/rst_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.092     1.561    Inst_system_clocks/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.555     1.468    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y24         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  Inst_system_clocks/clkdiv/cnt_reg[14]/Q
                         net (fo=1, routed)           0.114     1.747    Inst_system_clocks/clkdiv/cnt_reg_n_0_[14]
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_5
    SLICE_X50Y24         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.823     1.981    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y24         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X50Y24         FDCE (Hold_fdce_C_D)         0.134     1.602    Inst_system_clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.558     1.471    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  Inst_system_clocks/clkdiv/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.750    Inst_system_clocks/clkdiv/cnt_reg_n_0_[2]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.860 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_5
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.827     1.985    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[2]/C
                         clock pessimism             -0.514     1.471    
    SLICE_X50Y21         FDCE (Hold_fdce_C_D)         0.134     1.605    Inst_system_clocks/clkdiv/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.558     1.471    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y22         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  Inst_system_clocks/clkdiv/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.750    Inst_system_clocks/clkdiv/cnt_reg_n_0_[6]
    SLICE_X50Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.860 r  Inst_system_clocks/clkdiv/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    Inst_system_clocks/clkdiv/cnt_reg[4]_i_1_n_5
    SLICE_X50Y22         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.826     1.984    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y22         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[6]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X50Y22         FDCE (Hold_fdce_C_D)         0.134     1.605    Inst_system_clocks/clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y23         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  Inst_system_clocks/clkdiv/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.748    Inst_system_clocks/clkdiv/cnt_reg_n_0_[10]
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.858 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_5
    SLICE_X50Y23         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.824     1.982    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y23         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X50Y23         FDCE (Hold_fdce_C_D)         0.134     1.603    Inst_system_clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/d17_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/d17_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X51Y23         FDRE                                         r  Inst_system_clocks/clkdiv/d17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_system_clocks/clkdiv/d17_reg/Q
                         net (fo=3, routed)           0.178     1.788    Inst_system_clocks/clkdiv/d17
    SLICE_X51Y23         LUT3 (Prop_lut3_I2_O)        0.045     1.833 r  Inst_system_clocks/clkdiv/d17_i_1/O
                         net (fo=1, routed)           0.000     1.833    Inst_system_clocks/clkdiv/d17_i_1_n_0
    SLICE_X51Y23         FDRE                                         r  Inst_system_clocks/clkdiv/d17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.824     1.982    Inst_system_clocks/clkdiv/clk
    SLICE_X51Y23         FDRE                                         r  Inst_system_clocks/clkdiv/d17_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X51Y23         FDRE (Hold_fdre_C_D)         0.091     1.560    Inst_system_clocks/clkdiv/d17_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y23         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  Inst_system_clocks/clkdiv/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.748    Inst_system_clocks/clkdiv/cnt_reg_n_0_[10]
    SLICE_X50Y23         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.894 r  Inst_system_clocks/clkdiv/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    Inst_system_clocks/clkdiv/cnt_reg[8]_i_1_n_4
    SLICE_X50Y23         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.824     1.982    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y23         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X50Y23         FDCE (Hold_fdce_C_D)         0.134     1.603    Inst_system_clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.555     1.468    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y24         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y24         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  Inst_system_clocks/clkdiv/cnt_reg[14]/Q
                         net (fo=1, routed)           0.114     1.747    Inst_system_clocks/clkdiv/cnt_reg_n_0_[14]
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.893 r  Inst_system_clocks/clkdiv/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.893    Inst_system_clocks/clkdiv/cnt_reg[12]_i_1_n_4
    SLICE_X50Y24         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.823     1.981    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y24         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X50Y24         FDCE (Hold_fdce_C_D)         0.134     1.602    Inst_system_clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.558     1.471    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y21         FDCE (Prop_fdce_C_Q)         0.164     1.635 r  Inst_system_clocks/clkdiv/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.750    Inst_system_clocks/clkdiv/cnt_reg_n_0_[2]
    SLICE_X50Y21         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.896 r  Inst_system_clocks/clkdiv/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    Inst_system_clocks/clkdiv/cnt_reg[0]_i_1_n_4
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.827     1.985    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[3]/C
                         clock pessimism             -0.514     1.471    
    SLICE_X50Y21         FDCE (Hold_fdce_C_D)         0.134     1.605    Inst_system_clocks/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_base_xc7a_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk_base_xc7a_i_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X50Y21     Inst_system_clocks/clkdiv/cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X50Y23     Inst_system_clocks/clkdiv/cnt_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X50Y23     Inst_system_clocks/clkdiv/cnt_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X50Y24     Inst_system_clocks/clkdiv/cnt_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X50Y24     Inst_system_clocks/clkdiv/cnt_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X50Y24     Inst_system_clocks/clkdiv/cnt_reg[14]/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X50Y24     Inst_system_clocks/clkdiv/cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y23     Inst_system_clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y23     Inst_system_clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X50Y21     Inst_system_clocks/clkdiv/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X50Y21     Inst_system_clocks/clkdiv/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X50Y21     Inst_system_clocks/clkdiv/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X50Y21     Inst_system_clocks/clkdiv/cnt_reg[3]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y23     Inst_system_clocks/clkdiv/reset_gen/CLK
High Pulse Width  Fast    SRL16E/CLK         n/a            0.980         5.000       4.020      SLICE_X52Y23     Inst_system_clocks/clkdiv/reset_gen/CLK
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X50Y23     Inst_system_clocks/clkdiv/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X50Y23     Inst_system_clocks/clkdiv/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X50Y22     Inst_system_clocks/clkdiv/cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X50Y22     Inst_system_clocks/clkdiv/cnt_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack       13.521ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.521ns  (required time - arrival time)
  Source:                 u_led_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.677ns (69.197%)  route 0.747ns (30.803%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 20.894 - 16.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.639     5.193    s_sysclk
    SLICE_X0Y2           FDRE                                         r  u_led_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  u_led_count_reg[8]/Q
                         net (fo=1, routed)           0.747     6.395    u_led_count_reg_n_0_[8]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.051 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_led_count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_led_count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    u_led_count_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.393 r  u_led_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.393    u_led_count_reg[20]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.616 r  u_led_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.616    u_led_count_reg[24]_i_1_n_7
    SLICE_X0Y6           FDRE                                         r  u_led_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.519    20.894    s_sysclk
    SLICE_X0Y6           FDRE                                         r  u_led_count_reg[24]/C
                         clock pessimism              0.273    21.167    
                         clock uncertainty           -0.091    21.076    
    SLICE_X0Y6           FDRE (Setup_fdre_C_D)        0.062    21.138    u_led_count_reg[24]
  -------------------------------------------------------------------
                         required time                         21.138    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                 13.521    

Slack (MET) :             13.524ns  (required time - arrival time)
  Source:                 u_led_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 1.674ns (69.158%)  route 0.747ns (30.842%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 20.894 - 16.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.639     5.193    s_sysclk
    SLICE_X0Y2           FDRE                                         r  u_led_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  u_led_count_reg[8]/Q
                         net (fo=1, routed)           0.747     6.395    u_led_count_reg_n_0_[8]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.051 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_led_count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_led_count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    u_led_count_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.613 r  u_led_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.613    u_led_count_reg[20]_i_1_n_6
    SLICE_X0Y5           FDRE                                         r  u_led_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.519    20.894    s_sysclk
    SLICE_X0Y5           FDRE                                         r  u_led_count_reg[21]/C
                         clock pessimism              0.273    21.167    
                         clock uncertainty           -0.091    21.076    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.062    21.138    u_led_count_reg[21]
  -------------------------------------------------------------------
                         required time                         21.138    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                 13.524    

Slack (MET) :             13.545ns  (required time - arrival time)
  Source:                 u_led_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.653ns (68.888%)  route 0.747ns (31.112%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 20.894 - 16.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.639     5.193    s_sysclk
    SLICE_X0Y2           FDRE                                         r  u_led_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  u_led_count_reg[8]/Q
                         net (fo=1, routed)           0.747     6.395    u_led_count_reg_n_0_[8]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.051 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_led_count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_led_count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    u_led_count_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.592 r  u_led_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.592    u_led_count_reg[20]_i_1_n_4
    SLICE_X0Y5           FDRE                                         r  u_led_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.519    20.894    s_sysclk
    SLICE_X0Y5           FDRE                                         r  u_led_count_reg[23]/C
                         clock pessimism              0.273    21.167    
                         clock uncertainty           -0.091    21.076    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.062    21.138    u_led_count_reg[23]
  -------------------------------------------------------------------
                         required time                         21.138    
                         arrival time                          -7.592    
  -------------------------------------------------------------------
                         slack                                 13.545    

Slack (MET) :             13.579ns  (required time - arrival time)
  Source:                 pwm_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pwm_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.334ns  (logic 0.842ns (36.073%)  route 1.492ns (63.927%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 20.826 - 16.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.570     5.124    s_sysclk
    SLICE_X48Y4          FDCE                                         r  pwm_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDCE (Prop_fdce_C_Q)         0.419     5.543 f  pwm_cnt_reg[2]/Q
                         net (fo=5, routed)           0.898     6.441    pwm_cnt_reg_n_0_[2]
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.299     6.740 r  pwm_cnt[9]_i_2/O
                         net (fo=4, routed)           0.594     7.334    pwm_cnt[9]_i_2_n_0
    SLICE_X48Y5          LUT2 (Prop_lut2_I0_O)        0.124     7.458 r  pwm_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     7.458    plusOp[6]
    SLICE_X48Y5          FDCE                                         r  pwm_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.451    20.826    s_sysclk
    SLICE_X48Y5          FDCE                                         r  pwm_cnt_reg[6]/C
                         clock pessimism              0.273    21.099    
                         clock uncertainty           -0.091    21.008    
    SLICE_X48Y5          FDCE (Setup_fdce_C_D)        0.029    21.037    pwm_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         21.037    
                         arrival time                          -7.458    
  -------------------------------------------------------------------
                         slack                                 13.579    

Slack (MET) :             13.592ns  (required time - arrival time)
  Source:                 pwm_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pwm_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.842ns (36.247%)  route 1.481ns (63.753%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 20.826 - 16.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.570     5.124    s_sysclk
    SLICE_X48Y4          FDCE                                         r  pwm_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDCE (Prop_fdce_C_Q)         0.419     5.543 f  pwm_cnt_reg[2]/Q
                         net (fo=5, routed)           0.898     6.441    pwm_cnt_reg_n_0_[2]
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.299     6.740 r  pwm_cnt[9]_i_2/O
                         net (fo=4, routed)           0.583     7.323    pwm_cnt[9]_i_2_n_0
    SLICE_X48Y5          LUT4 (Prop_lut4_I2_O)        0.124     7.447 r  pwm_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     7.447    plusOp[8]
    SLICE_X48Y5          FDCE                                         r  pwm_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.451    20.826    s_sysclk
    SLICE_X48Y5          FDCE                                         r  pwm_cnt_reg[8]/C
                         clock pessimism              0.273    21.099    
                         clock uncertainty           -0.091    21.008    
    SLICE_X48Y5          FDCE (Setup_fdce_C_D)        0.031    21.039    pwm_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         21.039    
                         arrival time                          -7.447    
  -------------------------------------------------------------------
                         slack                                 13.592    

Slack (MET) :             13.599ns  (required time - arrival time)
  Source:                 pwm_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pwm_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.868ns (36.777%)  route 1.492ns (63.223%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 20.826 - 16.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.570     5.124    s_sysclk
    SLICE_X48Y4          FDCE                                         r  pwm_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDCE (Prop_fdce_C_Q)         0.419     5.543 f  pwm_cnt_reg[2]/Q
                         net (fo=5, routed)           0.898     6.441    pwm_cnt_reg_n_0_[2]
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.299     6.740 r  pwm_cnt[9]_i_2/O
                         net (fo=4, routed)           0.594     7.334    pwm_cnt[9]_i_2_n_0
    SLICE_X48Y5          LUT3 (Prop_lut3_I1_O)        0.150     7.484 r  pwm_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     7.484    plusOp[7]
    SLICE_X48Y5          FDCE                                         r  pwm_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.451    20.826    s_sysclk
    SLICE_X48Y5          FDCE                                         r  pwm_cnt_reg[7]/C
                         clock pessimism              0.273    21.099    
                         clock uncertainty           -0.091    21.008    
    SLICE_X48Y5          FDCE (Setup_fdce_C_D)        0.075    21.083    pwm_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 13.599    

Slack (MET) :             13.610ns  (required time - arrival time)
  Source:                 pwm_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pwm_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.349ns  (logic 0.868ns (36.953%)  route 1.481ns (63.047%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 20.826 - 16.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.570     5.124    s_sysclk
    SLICE_X48Y4          FDCE                                         r  pwm_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDCE (Prop_fdce_C_Q)         0.419     5.543 f  pwm_cnt_reg[2]/Q
                         net (fo=5, routed)           0.898     6.441    pwm_cnt_reg_n_0_[2]
    SLICE_X48Y4          LUT6 (Prop_lut6_I1_O)        0.299     6.740 r  pwm_cnt[9]_i_2/O
                         net (fo=4, routed)           0.583     7.323    pwm_cnt[9]_i_2_n_0
    SLICE_X48Y5          LUT5 (Prop_lut5_I2_O)        0.150     7.473 r  pwm_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     7.473    plusOp[9]
    SLICE_X48Y5          FDCE                                         r  pwm_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.451    20.826    s_sysclk
    SLICE_X48Y5          FDCE                                         r  pwm_cnt_reg[9]/C
                         clock pessimism              0.273    21.099    
                         clock uncertainty           -0.091    21.008    
    SLICE_X48Y5          FDCE (Setup_fdce_C_D)        0.075    21.083    pwm_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         21.083    
                         arrival time                          -7.473    
  -------------------------------------------------------------------
                         slack                                 13.610    

Slack (MET) :             13.619ns  (required time - arrival time)
  Source:                 u_led_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.326ns  (logic 1.579ns (67.898%)  route 0.747ns (32.102%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 20.894 - 16.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.639     5.193    s_sysclk
    SLICE_X0Y2           FDRE                                         r  u_led_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  u_led_count_reg[8]/Q
                         net (fo=1, routed)           0.747     6.395    u_led_count_reg_n_0_[8]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.051 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_led_count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_led_count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    u_led_count_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.518 r  u_led_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.518    u_led_count_reg[20]_i_1_n_5
    SLICE_X0Y5           FDRE                                         r  u_led_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.519    20.894    s_sysclk
    SLICE_X0Y5           FDRE                                         r  u_led_count_reg[22]/C
                         clock pessimism              0.273    21.167    
                         clock uncertainty           -0.091    21.076    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.062    21.138    u_led_count_reg[22]
  -------------------------------------------------------------------
                         required time                         21.138    
                         arrival time                          -7.518    
  -------------------------------------------------------------------
                         slack                                 13.619    

Slack (MET) :             13.635ns  (required time - arrival time)
  Source:                 u_led_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 1.563ns (67.676%)  route 0.747ns (32.324%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 20.894 - 16.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.639     5.193    s_sysclk
    SLICE_X0Y2           FDRE                                         r  u_led_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  u_led_count_reg[8]/Q
                         net (fo=1, routed)           0.747     6.395    u_led_count_reg_n_0_[8]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.051 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_led_count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_led_count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.279 r  u_led_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.279    u_led_count_reg[16]_i_1_n_0
    SLICE_X0Y5           CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.502 r  u_led_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.502    u_led_count_reg[20]_i_1_n_7
    SLICE_X0Y5           FDRE                                         r  u_led_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.519    20.894    s_sysclk
    SLICE_X0Y5           FDRE                                         r  u_led_count_reg[20]/C
                         clock pessimism              0.273    21.167    
                         clock uncertainty           -0.091    21.076    
    SLICE_X0Y5           FDRE (Setup_fdre_C_D)        0.062    21.138    u_led_count_reg[20]
  -------------------------------------------------------------------
                         required time                         21.138    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                 13.635    

Slack (MET) :             13.638ns  (required time - arrival time)
  Source:                 u_led_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (I rise@16.000ns - I rise@0.000ns)
  Data Path Delay:        2.307ns  (logic 1.560ns (67.634%)  route 0.747ns (32.366%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 20.894 - 16.000 ) 
    Source Clock Delay      (SCD):    5.193ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.639     5.193    s_sysclk
    SLICE_X0Y2           FDRE                                         r  u_led_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.456     5.649 r  u_led_count_reg[8]/Q
                         net (fo=1, routed)           0.747     6.395    u_led_count_reg_n_0_[8]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.051 r  u_led_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.051    u_led_count_reg[8]_i_1_n_0
    SLICE_X0Y3           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.165 r  u_led_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.165    u_led_count_reg[12]_i_1_n_0
    SLICE_X0Y4           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.499 r  u_led_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.499    u_led_count_reg[16]_i_1_n_6
    SLICE_X0Y4           FDRE                                         r  u_led_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         16.000    16.000 r  
    E3                                                0.000    16.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    16.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    17.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    19.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    20.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    17.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           1.581    19.283    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    19.374 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          1.519    20.894    s_sysclk
    SLICE_X0Y4           FDRE                                         r  u_led_count_reg[17]/C
                         clock pessimism              0.273    21.167    
                         clock uncertainty           -0.091    21.076    
    SLICE_X0Y4           FDRE (Setup_fdre_C_D)        0.062    21.138    u_led_count_reg[17]
  -------------------------------------------------------------------
                         required time                         21.138    
                         arrival time                          -7.499    
  -------------------------------------------------------------------
                         slack                                 13.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 pwm_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pwm_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.566     1.481    s_sysclk
    SLICE_X48Y4          FDCE                                         r  pwm_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDCE (Prop_fdce_C_Q)         0.141     1.622 r  pwm_cnt_reg[1]/Q
                         net (fo=6, routed)           0.174     1.796    pwm_cnt_reg_n_0_[1]
    SLICE_X48Y4          LUT5 (Prop_lut5_I3_O)        0.043     1.839 r  pwm_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.839    plusOp[4]
    SLICE_X48Y4          FDCE                                         r  pwm_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.836     1.996    s_sysclk
    SLICE_X48Y4          FDCE                                         r  pwm_cnt_reg[4]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X48Y4          FDCE (Hold_fdce_C_D)         0.107     1.588    pwm_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 pwm_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pwm_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.566     1.481    s_sysclk
    SLICE_X48Y5          FDCE                                         r  pwm_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.141     1.622 r  pwm_cnt_reg[6]/Q
                         net (fo=5, routed)           0.174     1.796    pwm_cnt_reg[6]
    SLICE_X48Y5          LUT5 (Prop_lut5_I3_O)        0.043     1.839 r  pwm_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.839    plusOp[9]
    SLICE_X48Y5          FDCE                                         r  pwm_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.836     1.996    s_sysclk
    SLICE_X48Y5          FDCE                                         r  pwm_cnt_reg[9]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X48Y5          FDCE (Hold_fdce_C_D)         0.107     1.588    pwm_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 pwm_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pwm_signal_reg/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.226ns (65.784%)  route 0.118ns (34.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.566     1.481    s_sysclk
    SLICE_X48Y5          FDCE                                         r  pwm_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.128     1.609 f  pwm_cnt_reg[9]/Q
                         net (fo=2, routed)           0.118     1.727    pwm_cnt_reg[9]
    SLICE_X48Y5          LUT6 (Prop_lut6_I0_O)        0.098     1.825 r  pwm_signal_i_1/O
                         net (fo=1, routed)           0.000     1.825    pwm_signal_i_1_n_0
    SLICE_X48Y5          FDCE                                         r  pwm_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.836     1.996    s_sysclk
    SLICE_X48Y5          FDCE                                         r  pwm_signal_reg/C
                         clock pessimism             -0.515     1.481    
    SLICE_X48Y5          FDCE (Hold_fdce_C_D)         0.092     1.573    pwm_signal_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 u_led_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.251ns (68.884%)  route 0.113ns (31.116%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.596     1.511    s_sysclk
    SLICE_X0Y0           FDRE                                         r  u_led_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y0           FDRE (Prop_fdre_C_Q)         0.141     1.652 r  u_led_count_reg[1]/Q
                         net (fo=1, routed)           0.113     1.766    u_led_count_reg_n_0_[1]
    SLICE_X0Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.876 r  u_led_count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.876    u_led_count_reg[0]_i_1_n_6
    SLICE_X0Y0           FDRE                                         r  u_led_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.867     2.027    s_sysclk
    SLICE_X0Y0           FDRE                                         r  u_led_count_reg[1]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X0Y0           FDRE (Hold_fdre_C_D)         0.105     1.616    u_led_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 pwm_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pwm_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.035%)  route 0.171ns (47.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.566     1.481    s_sysclk
    SLICE_X48Y5          FDCE                                         r  pwm_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y5          FDCE (Prop_fdce_C_Q)         0.141     1.622 r  pwm_cnt_reg[8]/Q
                         net (fo=3, routed)           0.171     1.794    pwm_cnt_reg[8]
    SLICE_X48Y5          LUT4 (Prop_lut4_I0_O)        0.045     1.839 r  pwm_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.839    plusOp[8]
    SLICE_X48Y5          FDCE                                         r  pwm_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.836     1.996    s_sysclk
    SLICE_X48Y5          FDCE                                         r  pwm_cnt_reg[8]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X48Y5          FDCE (Hold_fdce_C_D)         0.092     1.573    pwm_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 pwm_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            pwm_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.566     1.481    s_sysclk
    SLICE_X48Y4          FDCE                                         r  pwm_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y4          FDCE (Prop_fdce_C_Q)         0.141     1.622 r  pwm_cnt_reg[1]/Q
                         net (fo=6, routed)           0.174     1.796    pwm_cnt_reg_n_0_[1]
    SLICE_X48Y4          LUT4 (Prop_lut4_I1_O)        0.045     1.841 r  pwm_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.841    plusOp[3]
    SLICE_X48Y4          FDCE                                         r  pwm_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.836     1.996    s_sysclk
    SLICE_X48Y4          FDCE                                         r  pwm_cnt_reg[3]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X48Y4          FDCE (Hold_fdce_C_D)         0.092     1.573    pwm_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_led_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.595     1.510    s_sysclk
    SLICE_X0Y3           FDRE                                         r  u_led_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.141     1.651 r  u_led_count_reg[14]/Q
                         net (fo=1, routed)           0.121     1.773    u_led_count_reg_n_0_[14]
    SLICE_X0Y3           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  u_led_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    u_led_count_reg[12]_i_1_n_5
    SLICE_X0Y3           FDRE                                         r  u_led_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.866     2.026    s_sysclk
    SLICE_X0Y3           FDRE                                         r  u_led_count_reg[14]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y3           FDRE (Hold_fdre_C_D)         0.105     1.615    u_led_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_led_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.595     1.510    s_sysclk
    SLICE_X0Y4           FDRE                                         r  u_led_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141     1.651 r  u_led_count_reg[18]/Q
                         net (fo=1, routed)           0.121     1.773    u_led_count_reg_n_0_[18]
    SLICE_X0Y4           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  u_led_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    u_led_count_reg[16]_i_1_n_5
    SLICE_X0Y4           FDRE                                         r  u_led_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.866     2.026    s_sysclk
    SLICE_X0Y4           FDRE                                         r  u_led_count_reg[18]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y4           FDRE (Hold_fdre_C_D)         0.105     1.615    u_led_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_led_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.595     1.510    s_sysclk
    SLICE_X0Y5           FDRE                                         r  u_led_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.651 r  u_led_count_reg[22]/Q
                         net (fo=1, routed)           0.121     1.773    u_led_count_reg_n_0_[22]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  u_led_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    u_led_count_reg[20]_i_1_n_5
    SLICE_X0Y5           FDRE                                         r  u_led_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.866     2.026    s_sysclk
    SLICE_X0Y5           FDRE                                         r  u_led_count_reg[22]/C
                         clock pessimism             -0.516     1.510    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105     1.615    u_led_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u_led_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            u_led_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.596     1.511    s_sysclk
    SLICE_X0Y2           FDRE                                         r  u_led_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     1.652 r  u_led_count_reg[10]/Q
                         net (fo=1, routed)           0.121     1.774    u_led_count_reg_n_0_[10]
    SLICE_X0Y2           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.885 r  u_led_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    u_led_count_reg[8]_i_1_n_5
    SLICE_X0Y2           FDRE                                         r  u_led_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/I
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK/O
                         net (fo=36, routed)          0.867     2.027    s_sysclk
    SLICE_X0Y2           FDRE                                         r  u_led_count_reg[10]/C
                         clock pessimism             -0.516     1.511    
    SLICE_X0Y2           FDRE (Hold_fdre_C_D)         0.105     1.616    u_led_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         16.000      13.845     BUFGCTRL_X0Y5    Inst_system_clocks/BUFG_SYS_CLK/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         16.000      14.751     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X48Y5      pwm_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X48Y4      pwm_cnt_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X48Y4      pwm_cnt_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X48Y4      pwm_cnt_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X48Y4      pwm_cnt_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X48Y4      pwm_cnt_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X48Y5      pwm_cnt_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         16.000      15.000     SLICE_X48Y5      pwm_cnt_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       16.000      197.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X48Y5      pwm_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X48Y4      pwm_cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X48Y4      pwm_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X48Y4      pwm_cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X48Y4      pwm_cnt_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X48Y4      pwm_cnt_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X48Y5      pwm_cnt_reg[6]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X48Y5      pwm_cnt_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X48Y5      pwm_cnt_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X48Y5      pwm_cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X48Y5      pwm_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X48Y4      pwm_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X48Y4      pwm_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X48Y4      pwm_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X48Y4      pwm_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X48Y4      pwm_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X48Y5      pwm_cnt_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X48Y5      pwm_cnt_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X48Y5      pwm_cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         8.000       7.500      SLICE_X48Y5      pwm_cnt_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fout
  To Clock:  clk_fout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    ALPIDE_reader/MMCM/BUFG_inst/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack       21.923ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.923ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.252ns  (logic 1.076ns (11.630%)  route 8.176ns (88.370%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 36.870 - 32.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.562     5.116    ipbus/trans/sm/clk
    SLICE_X45Y13         FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=104, routed)         3.042     8.614    CMD_reg/ipbus_in[ipb_addr][1]
    SLICE_X36Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.738 r  CMD_reg/ipbus_out[ipb_rdata][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.819     9.557    CMD_reg/ipbus_out[ipb_rdata][1]_INST_0_i_1_n_0
    SLICE_X38Y7          LUT5 (Prop_lut5_I0_O)        0.124     9.681 r  CMD_reg/ipbus_out[ipb_rdata][1]_INST_0/O
                         net (fo=1, routed)           0.668    10.348    fabric/ipb_from_slaves[2][ipb_rdata][1]
    SLICE_X40Y8          LUT5 (Prop_lut5_I4_O)        0.124    10.472 r  fabric/ipb_out[ipb_rdata][1]_INST_0/O
                         net (fo=2, routed)           1.464    11.937    ipbus/trans/sm/ipb_in[ipb_rdata][1]
    SLICE_X40Y17         LUT5 (Prop_lut5_I4_O)        0.124    12.061 r  ipbus/trans/sm/tx_data[1]_INST_0/O
                         net (fo=1, routed)           0.580    12.641    ipbus/trans/iface/tx_data[1]
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.124    12.765 r  ipbus/trans/iface/trans_out[wdata][1]_INST_0/O
                         net (fo=1, routed)           1.603    14.368    ipbus/udp_if/ipbus_tx_ram/tx_dia[1]
    RAMB36_X2Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.496    36.870    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.259    37.129    
                         clock uncertainty           -0.101    37.028    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    36.291    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         36.291    
                         arrival time                         -14.368    
  -------------------------------------------------------------------
                         slack                                 21.923    

Slack (MET) :             22.154ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 1.076ns (11.928%)  route 7.945ns (88.072%))
  Logic Levels:           5  (LUT5=3 LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 36.870 - 32.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.562     5.116    ipbus/trans/sm/clk
    SLICE_X45Y13         FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=104, routed)         2.636     8.208    CMD_reg/ipbus_in[ipb_addr][1]
    SLICE_X38Y6          LUT6 (Prop_lut6_I2_O)        0.124     8.332 r  CMD_reg/ipbus_out[ipb_rdata][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.659     8.991    CMD_reg/ipbus_out[ipb_rdata][3]_INST_0_i_1_n_0
    SLICE_X38Y7          LUT5 (Prop_lut5_I0_O)        0.124     9.115 r  CMD_reg/ipbus_out[ipb_rdata][3]_INST_0/O
                         net (fo=1, routed)           0.962    10.077    fabric/ipb_from_slaves[2][ipb_rdata][3]
    SLICE_X40Y10         LUT5 (Prop_lut5_I4_O)        0.124    10.201 r  fabric/ipb_out[ipb_rdata][3]_INST_0/O
                         net (fo=2, routed)           1.409    11.610    ipbus/trans/sm/ipb_in[ipb_rdata][3]
    SLICE_X41Y16         LUT6 (Prop_lut6_I0_O)        0.124    11.734 r  ipbus/trans/sm/tx_data[3]_INST_0/O
                         net (fo=1, routed)           0.579    12.313    ipbus/trans/iface/tx_data[3]
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.124    12.437 r  ipbus/trans/iface/trans_out[wdata][3]_INST_0/O
                         net (fo=1, routed)           1.700    14.137    ipbus/udp_if/ipbus_tx_ram/tx_dia[3]
    RAMB36_X2Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.496    36.870    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.259    37.129    
                         clock uncertainty           -0.101    37.028    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    36.291    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         36.291    
                         arrival time                         -14.137    
  -------------------------------------------------------------------
                         slack                                 22.154    

Slack (MET) :             22.339ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.496ns  (logic 4.643ns (48.893%)  route 4.853ns (51.107%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 36.816 - 32.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.614     5.167    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y0          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.621 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[2]
                         net (fo=2, routed)           1.993     9.614    ipbus/trans/iface/trans_in[rdata][2]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.152     9.766 r  ipbus/trans/iface/rx_data[2]_INST_0/O
                         net (fo=11, routed)          2.047    11.813    ipbus/trans/sm/rx_data[2]
    SLICE_X42Y9          LUT2 (Prop_lut2_I1_O)        0.326    12.139 r  ipbus/trans/sm/rmw_result[3]_i_4/O
                         net (fo=1, routed)           0.000    12.139    ipbus/trans/sm/rmw_result[3]_i_4_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.519 r  ipbus/trans/sm/rmw_result_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.519    ipbus/trans/sm/rmw_result_reg[3]_i_2_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.636 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.636    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.753 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.753    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.870 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.870    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.987 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.987    ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.104 r  ipbus/trans/sm/rmw_result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.104    ipbus/trans/sm/rmw_result_reg[23]_i_2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.221 r  ipbus/trans/sm/rmw_result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.221    ipbus/trans/sm/rmw_result_reg[27]_i_2_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.544 r  ipbus/trans/sm/rmw_result_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.813    14.358    ipbus/trans/sm/in20[29]
    SLICE_X47Y16         LUT5 (Prop_lut5_I0_O)        0.306    14.664 r  ipbus/trans/sm/rmw_result[29]_i_1/O
                         net (fo=1, routed)           0.000    14.664    ipbus/trans/sm/rmw_result[29]
    SLICE_X47Y16         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.441    36.816    ipbus/trans/sm/clk
    SLICE_X47Y16         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[29]/C
                         clock pessimism              0.259    37.075    
                         clock uncertainty           -0.101    36.973    
    SLICE_X47Y16         FDRE (Setup_fdre_C_D)        0.029    37.002    ipbus/trans/sm/rmw_result_reg[29]
  -------------------------------------------------------------------
                         required time                         37.002    
                         arrival time                         -14.664    
  -------------------------------------------------------------------
                         slack                                 22.339    

Slack (MET) :             22.353ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.484ns  (logic 4.636ns (48.883%)  route 4.848ns (51.117%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 36.816 - 32.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.614     5.167    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y0          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.621 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[2]
                         net (fo=2, routed)           1.993     9.614    ipbus/trans/iface/trans_in[rdata][2]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.152     9.766 r  ipbus/trans/iface/rx_data[2]_INST_0/O
                         net (fo=11, routed)          2.047    11.813    ipbus/trans/sm/rx_data[2]
    SLICE_X42Y9          LUT2 (Prop_lut2_I1_O)        0.326    12.139 r  ipbus/trans/sm/rmw_result[3]_i_4/O
                         net (fo=1, routed)           0.000    12.139    ipbus/trans/sm/rmw_result[3]_i_4_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.519 r  ipbus/trans/sm/rmw_result_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.519    ipbus/trans/sm/rmw_result_reg[3]_i_2_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.636 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.636    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.753 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.753    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.870 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.870    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.987 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.987    ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.104 r  ipbus/trans/sm/rmw_result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.104    ipbus/trans/sm/rmw_result_reg[23]_i_2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.221 r  ipbus/trans/sm/rmw_result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.221    ipbus/trans/sm/rmw_result_reg[27]_i_2_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.536 r  ipbus/trans/sm/rmw_result_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.808    14.344    ipbus/trans/sm/in20[31]
    SLICE_X47Y16         LUT5 (Prop_lut5_I0_O)        0.307    14.651 r  ipbus/trans/sm/rmw_result[31]_i_2/O
                         net (fo=1, routed)           0.000    14.651    ipbus/trans/sm/rmw_result[31]
    SLICE_X47Y16         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.441    36.816    ipbus/trans/sm/clk
    SLICE_X47Y16         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[31]/C
                         clock pessimism              0.259    37.075    
                         clock uncertainty           -0.101    36.973    
    SLICE_X47Y16         FDRE (Setup_fdre_C_D)        0.031    37.004    ipbus/trans/sm/rmw_result_reg[31]
  -------------------------------------------------------------------
                         required time                         37.004    
                         arrival time                         -14.651    
  -------------------------------------------------------------------
                         slack                                 22.353    

Slack (MET) :             22.390ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.446ns  (logic 4.411ns (46.695%)  route 5.035ns (53.305%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 36.817 - 32.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.614     5.167    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y0          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.621 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[2]
                         net (fo=2, routed)           1.993     9.614    ipbus/trans/iface/trans_in[rdata][2]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.152     9.766 r  ipbus/trans/iface/rx_data[2]_INST_0/O
                         net (fo=11, routed)          2.047    11.813    ipbus/trans/sm/rx_data[2]
    SLICE_X42Y9          LUT2 (Prop_lut2_I1_O)        0.326    12.139 r  ipbus/trans/sm/rmw_result[3]_i_4/O
                         net (fo=1, routed)           0.000    12.139    ipbus/trans/sm/rmw_result[3]_i_4_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.519 r  ipbus/trans/sm/rmw_result_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.519    ipbus/trans/sm/rmw_result_reg[3]_i_2_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.636 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.636    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.753 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.753    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.870 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.870    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.987 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.987    ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.104 r  ipbus/trans/sm/rmw_result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.104    ipbus/trans/sm/rmw_result_reg[23]_i_2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.323 r  ipbus/trans/sm/rmw_result_reg[27]_i_2/O[0]
                         net (fo=1, routed)           0.996    14.319    ipbus/trans/sm/in20[24]
    SLICE_X45Y15         LUT5 (Prop_lut5_I0_O)        0.295    14.614 r  ipbus/trans/sm/rmw_result[24]_i_1/O
                         net (fo=1, routed)           0.000    14.614    ipbus/trans/sm/rmw_result[24]
    SLICE_X45Y15         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.442    36.817    ipbus/trans/sm/clk
    SLICE_X45Y15         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[24]/C
                         clock pessimism              0.259    37.076    
                         clock uncertainty           -0.101    36.974    
    SLICE_X45Y15         FDRE (Setup_fdre_C_D)        0.029    37.003    ipbus/trans/sm/rmw_result_reg[24]
  -------------------------------------------------------------------
                         required time                         37.003    
                         arrival time                         -14.614    
  -------------------------------------------------------------------
                         slack                                 22.390    

Slack (MET) :             22.452ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.385ns  (logic 4.528ns (48.246%)  route 4.857ns (51.754%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.816ns = ( 36.816 - 32.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.614     5.167    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y0          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.621 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[2]
                         net (fo=2, routed)           1.993     9.614    ipbus/trans/iface/trans_in[rdata][2]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.152     9.766 r  ipbus/trans/iface/rx_data[2]_INST_0/O
                         net (fo=11, routed)          2.047    11.813    ipbus/trans/sm/rx_data[2]
    SLICE_X42Y9          LUT2 (Prop_lut2_I1_O)        0.326    12.139 r  ipbus/trans/sm/rmw_result[3]_i_4/O
                         net (fo=1, routed)           0.000    12.139    ipbus/trans/sm/rmw_result[3]_i_4_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.519 r  ipbus/trans/sm/rmw_result_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.519    ipbus/trans/sm/rmw_result_reg[3]_i_2_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.636 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.636    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.753 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.753    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.870 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.870    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.987 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.987    ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.104 r  ipbus/trans/sm/rmw_result_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.104    ipbus/trans/sm/rmw_result_reg[23]_i_2_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.221 r  ipbus/trans/sm/rmw_result_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.221    ipbus/trans/sm/rmw_result_reg[27]_i_2_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.440 r  ipbus/trans/sm/rmw_result_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.817    14.257    ipbus/trans/sm/in20[28]
    SLICE_X44Y16         LUT5 (Prop_lut5_I0_O)        0.295    14.552 r  ipbus/trans/sm/rmw_result[28]_i_1/O
                         net (fo=1, routed)           0.000    14.552    ipbus/trans/sm/rmw_result[28]
    SLICE_X44Y16         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.441    36.816    ipbus/trans/sm/clk
    SLICE_X44Y16         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[28]/C
                         clock pessimism              0.259    37.075    
                         clock uncertainty           -0.101    36.973    
    SLICE_X44Y16         FDRE (Setup_fdre_C_D)        0.031    37.004    ipbus/trans/sm/rmw_result_reg[28]
  -------------------------------------------------------------------
                         required time                         37.004    
                         arrival time                         -14.552    
  -------------------------------------------------------------------
                         slack                                 22.452    

Slack (MET) :             22.469ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.596ns  (logic 2.932ns (34.110%)  route 5.664ns (65.890%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 36.863 - 32.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.594     5.147    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.601 r  ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/DOBDO[1]
                         net (fo=3, routed)           1.906     9.507    ipbus/trans/iface/trans_in[rdata][25]
    SLICE_X32Y17         LUT3 (Prop_lut3_I0_O)        0.152     9.659 r  ipbus/trans/iface/rx_data[25]_INST_0/O
                         net (fo=7, routed)           2.664    12.323    ipbus/trans/iface/rx_data[25]
    SLICE_X48Y19         LUT5 (Prop_lut5_I2_O)        0.326    12.649 r  ipbus/trans/iface/trans_out[wdata][25]_INST_0/O
                         net (fo=1, routed)           1.094    13.743    ipbus/udp_if/ipbus_tx_ram/tx_dia[25]
    RAMB36_X2Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.489    36.863    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.187    37.050    
                         clock uncertainty           -0.101    36.949    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    36.212    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         36.212    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                 22.469    

Slack (MET) :             22.499ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        8.673ns  (logic 1.076ns (12.406%)  route 7.597ns (87.594%))
  Logic Levels:           5  (LUT5=4 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 36.867 - 32.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.562     5.116    ipbus/trans/sm/clk
    SLICE_X45Y13         FDRE                                         r  ipbus/trans/sm/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y13         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  ipbus/trans/sm/addr_reg[1]/Q
                         net (fo=104, routed)         3.378     8.950    CMD_reg/ipbus_in[ipb_addr][1]
    SLICE_X33Y5          LUT6 (Prop_lut6_I2_O)        0.124     9.074 r  CMD_reg/ipbus_out[ipb_rdata][14]_INST_0_i_1/O
                         net (fo=1, routed)           0.647     9.721    CMD_reg/ipbus_out[ipb_rdata][14]_INST_0_i_1_n_0
    SLICE_X35Y5          LUT5 (Prop_lut5_I0_O)        0.124     9.845 r  CMD_reg/ipbus_out[ipb_rdata][14]_INST_0/O
                         net (fo=1, routed)           1.157    11.001    fabric/ipb_from_slaves[2][ipb_rdata][14]
    SLICE_X40Y11         LUT5 (Prop_lut5_I4_O)        0.124    11.125 r  fabric/ipb_out[ipb_rdata][14]_INST_0/O
                         net (fo=2, routed)           0.769    11.895    ipbus/trans/sm/ipb_in[ipb_rdata][14]
    SLICE_X41Y18         LUT5 (Prop_lut5_I4_O)        0.124    12.019 r  ipbus/trans/sm/tx_data[14]_INST_0/O
                         net (fo=1, routed)           0.456    12.474    ipbus/trans/iface/tx_data[14]
    SLICE_X46Y19         LUT5 (Prop_lut5_I4_O)        0.124    12.598 r  ipbus/trans/iface/trans_out[wdata][14]_INST_0/O
                         net (fo=1, routed)           1.191    13.789    ipbus/udp_if/ipbus_tx_ram/tx_dia[14]
    RAMB36_X2Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.493    36.867    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              0.259    37.126    
                         clock uncertainty           -0.101    37.025    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    36.288    ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         36.288    
                         arrival time                         -13.789    
  -------------------------------------------------------------------
                         slack                                 22.499    

Slack (MET) :             22.671ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.170ns  (logic 4.177ns (45.552%)  route 4.993ns (54.448%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 36.820 - 32.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.614     5.167    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y0          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.621 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[2]
                         net (fo=2, routed)           1.993     9.614    ipbus/trans/iface/trans_in[rdata][2]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.152     9.766 r  ipbus/trans/iface/rx_data[2]_INST_0/O
                         net (fo=11, routed)          2.047    11.813    ipbus/trans/sm/rx_data[2]
    SLICE_X42Y9          LUT2 (Prop_lut2_I1_O)        0.326    12.139 r  ipbus/trans/sm/rmw_result[3]_i_4/O
                         net (fo=1, routed)           0.000    12.139    ipbus/trans/sm/rmw_result[3]_i_4_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.519 r  ipbus/trans/sm/rmw_result_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.519    ipbus/trans/sm/rmw_result_reg[3]_i_2_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.636 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.636    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.753 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.753    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.870 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.870    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.089 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/O[0]
                         net (fo=1, routed)           0.953    14.042    ipbus/trans/sm/in20[16]
    SLICE_X43Y9          LUT5 (Prop_lut5_I0_O)        0.295    14.337 r  ipbus/trans/sm/rmw_result[16]_i_1/O
                         net (fo=1, routed)           0.000    14.337    ipbus/trans/sm/rmw_result[16]
    SLICE_X43Y9          FDRE                                         r  ipbus/trans/sm/rmw_result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.445    36.820    ipbus/trans/sm/clk
    SLICE_X43Y9          FDRE                                         r  ipbus/trans/sm/rmw_result_reg[16]/C
                         clock pessimism              0.259    37.079    
                         clock uncertainty           -0.101    36.977    
    SLICE_X43Y9          FDRE (Setup_fdre_C_D)        0.031    37.008    ipbus/trans/sm/rmw_result_reg[16]
  -------------------------------------------------------------------
                         required time                         37.008    
                         arrival time                         -14.337    
  -------------------------------------------------------------------
                         slack                                 22.671    

Slack (MET) :             22.679ns  (required time - arrival time)
  Source:                 ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb_i rise@32.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 4.294ns (46.886%)  route 4.864ns (53.114%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 36.818 - 32.000 ) 
    Source Clock Delay      (SCD):    5.167ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.101ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.614     5.167    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X1Y0          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.621 r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_0/DOBDO[2]
                         net (fo=2, routed)           1.993     9.614    ipbus/trans/iface/trans_in[rdata][2]
    SLICE_X32Y13         LUT3 (Prop_lut3_I0_O)        0.152     9.766 r  ipbus/trans/iface/rx_data[2]_INST_0/O
                         net (fo=11, routed)          2.047    11.813    ipbus/trans/sm/rx_data[2]
    SLICE_X42Y9          LUT2 (Prop_lut2_I1_O)        0.326    12.139 r  ipbus/trans/sm/rmw_result[3]_i_4/O
                         net (fo=1, routed)           0.000    12.139    ipbus/trans/sm/rmw_result[3]_i_4_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.519 r  ipbus/trans/sm/rmw_result_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.519    ipbus/trans/sm/rmw_result_reg[3]_i_2_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.636 r  ipbus/trans/sm/rmw_result_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.636    ipbus/trans/sm/rmw_result_reg[7]_i_2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.753 r  ipbus/trans/sm/rmw_result_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.753    ipbus/trans/sm/rmw_result_reg[11]_i_2_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.870 r  ipbus/trans/sm/rmw_result_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.870    ipbus/trans/sm/rmw_result_reg[15]_i_2_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.987 r  ipbus/trans/sm/rmw_result_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.987    ipbus/trans/sm/rmw_result_reg[19]_i_2_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.206 r  ipbus/trans/sm/rmw_result_reg[23]_i_2/O[0]
                         net (fo=1, routed)           0.825    14.031    ipbus/trans/sm/in20[20]
    SLICE_X44Y14         LUT5 (Prop_lut5_I0_O)        0.295    14.326 r  ipbus/trans/sm/rmw_result[20]_i_1/O
                         net (fo=1, routed)           0.000    14.326    ipbus/trans/sm/rmw_result[20]
    SLICE_X44Y14         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.443    36.818    ipbus/trans/sm/clk
    SLICE_X44Y14         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[20]/C
                         clock pessimism              0.259    37.077    
                         clock uncertainty           -0.101    36.975    
    SLICE_X44Y14         FDRE (Setup_fdre_C_D)        0.029    37.004    ipbus/trans/sm/rmw_result_reg[20]
  -------------------------------------------------------------------
                         required time                         37.004    
                         arrival time                         -14.326    
  -------------------------------------------------------------------
                         slack                                 22.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.759%)  route 0.223ns (61.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.567     1.482    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X9Y1           FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y1           FDRE (Prop_fdre_C_Q)         0.141     1.623 r  ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[2]/Q
                         net (fo=8, routed)           0.223     1.846    ipbus/udp_if/ipbus_rx_ram/rx_addrb[11]
    RAMB36_X0Y0          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.879     2.039    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y0          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK
                         clock pessimism             -0.499     1.541    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.724    ipbus/udp_if/ipbus_rx_ram/ram2_reg_0
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/rmw_coeff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.560     1.475    ipbus/trans/sm/clk
    SLICE_X45Y14         FDRE                                         r  ipbus/trans/sm/rmw_coeff_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ipbus/trans/sm/rmw_coeff_reg[22]/Q
                         net (fo=1, routed)           0.058     1.675    ipbus/trans/sm/rmw_coeff[22]
    SLICE_X44Y14         LUT5 (Prop_lut5_I4_O)        0.045     1.720 r  ipbus/trans/sm/rmw_result[22]_i_1/O
                         net (fo=1, routed)           0.000     1.720    ipbus/trans/sm/rmw_result[22]
    SLICE_X44Y14         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.829     1.989    ipbus/trans/sm/clk
    SLICE_X44Y14         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[22]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X44Y14         FDRE (Hold_fdre_C_D)         0.092     1.580    ipbus/trans/sm/rmw_result_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/timer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/err_d_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.559     1.474    ipbus/trans/sm/clk
    SLICE_X39Y14         FDRE                                         r  ipbus/trans/sm/timer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ipbus/trans/sm/timer_reg[7]/Q
                         net (fo=4, routed)           0.099     1.715    ipbus/trans/sm/timer_reg__0[7]
    SLICE_X38Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.760 r  ipbus/trans/sm/err_d[2]_i_1/O
                         net (fo=1, routed)           0.000     1.760    ipbus/trans/sm/err_d[2]_i_1_n_0
    SLICE_X38Y14         FDRE                                         r  ipbus/trans/sm/err_d_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.827     1.987    ipbus/trans/sm/clk
    SLICE_X38Y14         FDRE                                         r  ipbus/trans/sm/err_d_reg[2]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X38Y14         FDRE (Hold_fdre_C_D)         0.120     1.607    ipbus/trans/sm/err_d_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ipbus/trans/iface/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/iface/dsel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.187ns (35.632%)  route 0.338ns (64.368%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.559     1.474    ipbus/trans/iface/clk
    SLICE_X36Y14         FDRE                                         r  ipbus/trans/iface/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ipbus/trans/iface/FSM_onehot_state_reg[5]/Q
                         net (fo=10, routed)          0.338     1.953    ipbus/trans/iface/p_1_in0_in
    SLICE_X35Y13         LUT5 (Prop_lut5_I3_O)        0.046     1.999 r  ipbus/trans/iface/dsel_i_1/O
                         net (fo=1, routed)           0.000     1.999    ipbus/trans/iface/dsel0
    SLICE_X35Y13         FDRE                                         r  ipbus/trans/iface/dsel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.826     1.986    ipbus/trans/iface/clk
    SLICE_X35Y13         FDRE                                         r  ipbus/trans/iface/dsel_reg/C
                         clock pessimism             -0.250     1.736    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.107     1.843    ipbus/trans/iface/dsel_reg
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/rmw_result_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            CMD_reg/reg_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.434%)  route 0.311ns (62.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.561     1.476    ipbus/trans/sm/clk
    SLICE_X39Y11         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ipbus/trans/sm/rmw_result_reg[12]/Q
                         net (fo=1, routed)           0.136     1.754    ipbus/trans/sm/rmw_result_reg_n_0_[12]
    SLICE_X39Y11         LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  ipbus/trans/sm/ipb_out[ipb_wdata][12]_INST_0/O
                         net (fo=7, routed)           0.175     1.973    CMD_reg/ipbus_in[ipb_wdata][12]
    SLICE_X34Y11         FDRE                                         r  CMD_reg/reg_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.829     1.989    CMD_reg/clk
    SLICE_X34Y11         FDRE                                         r  CMD_reg/reg_reg[1][12]/C
                         clock pessimism             -0.250     1.739    
    SLICE_X34Y11         FDRE (Hold_fdre_C_D)         0.075     1.814    CMD_reg/reg_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -1.814    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 ipbus/trans/iface/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/iface/dnext_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.509%)  route 0.338ns (64.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.559     1.474    ipbus/trans/iface/clk
    SLICE_X36Y14         FDRE                                         r  ipbus/trans/iface/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  ipbus/trans/iface/FSM_onehot_state_reg[5]/Q
                         net (fo=10, routed)          0.338     1.953    ipbus/trans/iface/p_1_in0_in
    SLICE_X35Y13         LUT4 (Prop_lut4_I0_O)        0.045     1.998 r  ipbus/trans/iface/dnext_d_i_1/O
                         net (fo=1, routed)           0.000     1.998    ipbus/trans/iface/p_5_in
    SLICE_X35Y13         FDRE                                         r  ipbus/trans/iface/dnext_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.826     1.986    ipbus/trans/iface/clk
    SLICE_X35Y13         FDRE                                         r  ipbus/trans/iface/dnext_d_reg/C
                         clock pessimism             -0.250     1.736    
    SLICE_X35Y13         FDRE (Hold_fdre_C_D)         0.091     1.827    ipbus/trans/iface/dnext_d_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.592%)  route 0.073ns (36.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.561     1.476    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X28Y11         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y11         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[0]/Q
                         net (fo=2, routed)           0.073     1.678    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[0]
    SLICE_X29Y11         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.831     1.991    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X29Y11         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[1]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X29Y11         FDRE (Hold_fdre_C_D)         0.016     1.505    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.164ns (37.557%)  route 0.273ns (62.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.566     1.481    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X12Y6          FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y6          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[3]/Q
                         net (fo=8, routed)           0.273     1.918    ipbus/udp_if/ipbus_rx_ram/rx_addrb[12]
    RAMB36_X0Y1          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.878     2.038    ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X0Y1          RAMB36E1                                     r  ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
                         clock pessimism             -0.479     1.560    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     1.743    ipbus/udp_if/ipbus_rx_ram/ram1_reg_1
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ipbus/trans/sm/rmw_coeff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/trans/sm/rmw_result_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.524%)  route 0.098ns (34.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.560     1.475    ipbus/trans/sm/clk
    SLICE_X45Y14         FDRE                                         r  ipbus/trans/sm/rmw_coeff_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ipbus/trans/sm/rmw_coeff_reg[21]/Q
                         net (fo=1, routed)           0.098     1.714    ipbus/trans/sm/rmw_coeff[21]
    SLICE_X44Y14         LUT5 (Prop_lut5_I4_O)        0.045     1.759 r  ipbus/trans/sm/rmw_result[21]_i_1/O
                         net (fo=1, routed)           0.000     1.759    ipbus/trans/sm/rmw_result[21]
    SLICE_X44Y14         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.829     1.989    ipbus/trans/sm/clk
    SLICE_X44Y14         FDRE                                         r  ipbus/trans/sm/rmw_result_reg[21]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X44Y14         FDRE (Hold_fdre_C_D)         0.092     1.580    ipbus/trans/sm/rmw_result_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ALPIDE_status/Q1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_status/Q2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.560     1.475    ALPIDE_status/Clk
    SLICE_X35Y10         FDRE                                         r  ALPIDE_status/Q1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ALPIDE_status/Q1_reg[12]/Q
                         net (fo=1, routed)           0.110     1.726    ALPIDE_status/Q1[12]
    SLICE_X35Y10         FDRE                                         r  ALPIDE_status/Q2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.829     1.989    ALPIDE_status/Clk
    SLICE_X35Y10         FDRE                                         r  ALPIDE_status/Q2_reg[12]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X35Y10         FDRE (Hold_fdre_C_D)         0.072     1.547    ALPIDE_status/Q2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ipb_i
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         32.000      29.056     RAMB36_X1Y2      Data_reg/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y0      ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y5      ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y5      ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y6      ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y4      ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X0Y2      ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X2Y7      ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y7      ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         32.000      29.424     RAMB36_X1Y1      ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       32.000      181.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X50Y6      ALPIDE_status/Q1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X50Y6      ALPIDE_status/Q1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X50Y6      ALPIDE_status/Q2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X50Y6      ALPIDE_status/Q2_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X50Y6      ALPIDE_status/Q2_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         16.000      15.500     SLICE_X44Y23     ipbus/trans/iface/waddr_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         16.000      15.500     SLICE_X44Y23     ipbus/trans/iface/waddr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X44Y23     ipbus/trans/iface/waddr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X44Y23     ipbus/trans/iface/waddr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X44Y23     ipbus/trans/iface/waddr_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         16.000      15.500     SLICE_X44Y23     ipbus/trans/iface/waddr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X44Y23     ipbus/trans/iface/waddr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X44Y23     ipbus/trans/iface/waddr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X44Y23     ipbus/trans/iface/waddr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X44Y24     ipbus/trans/iface/waddr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X44Y24     ipbus/trans/iface/waddr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X44Y24     ipbus/trans/iface/waddr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X44Y24     ipbus/trans/iface/waddr_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X44Y24     ipbus/trans/iface/waddr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         16.000      15.500     SLICE_X44Y24     ipbus/trans/iface/waddr_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       10.025ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.025ns  (required time - arrival time)
  Source:                 addr_s_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_mmcm fall@12.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.830ns  (logic 0.518ns (28.299%)  route 1.312ns (71.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 17.365 - 12.500 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.565     5.119    DCLK_o_OBUF
    SLICE_X46Y9          FDRE                                         r  addr_s_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.518     5.637 r  addr_s_data_reg[0]/Q
                         net (fo=11, routed)          1.312     6.949    Data_reg/addr[0]
    RAMB36_X1Y2          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    12.500    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.918 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.780    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.871 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    17.330    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    14.196 f  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    15.783    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    15.874 f  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.491    17.365    Data_reg/rclk
    RAMB36_X1Y2          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    17.624    
                         clock uncertainty           -0.085    17.540    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    16.974    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                         16.974    
                         arrival time                          -6.949    
  -------------------------------------------------------------------
                         slack                                 10.025    

Slack (MET) :             10.333ns  (required time - arrival time)
  Source:                 addr_s_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_mmcm fall@12.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.522ns  (logic 0.456ns (29.962%)  route 1.066ns (70.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 17.365 - 12.500 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.565     5.119    DCLK_o_OBUF
    SLICE_X47Y10         FDRE                                         r  addr_s_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  addr_s_data_reg[9]/Q
                         net (fo=6, routed)           1.066     6.641    Data_reg/addr[9]
    RAMB36_X1Y2          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    12.500    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.918 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.780    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.871 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    17.330    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    14.196 f  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    15.783    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    15.874 f  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.491    17.365    Data_reg/rclk
    RAMB36_X1Y2          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    17.624    
                         clock uncertainty           -0.085    17.540    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    16.974    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                         16.974    
                         arrival time                          -6.641    
  -------------------------------------------------------------------
                         slack                                 10.333    

Slack (MET) :             10.368ns  (required time - arrival time)
  Source:                 addr_s_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_mmcm fall@12.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.456ns (30.661%)  route 1.031ns (69.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 17.365 - 12.500 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.565     5.119    DCLK_o_OBUF
    SLICE_X47Y10         FDRE                                         r  addr_s_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  addr_s_data_reg[3]/Q
                         net (fo=7, routed)           1.031     6.606    Data_reg/addr[3]
    RAMB36_X1Y2          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    12.500    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.918 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.780    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.871 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    17.330    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    14.196 f  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    15.783    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    15.874 f  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.491    17.365    Data_reg/rclk
    RAMB36_X1Y2          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    17.624    
                         clock uncertainty           -0.085    17.540    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    16.974    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                         16.974    
                         arrival time                          -6.606    
  -------------------------------------------------------------------
                         slack                                 10.368    

Slack (MET) :             10.385ns  (required time - arrival time)
  Source:                 addr_s_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_mmcm fall@12.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.419ns (32.353%)  route 0.876ns (67.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 17.365 - 12.500 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.565     5.119    DCLK_o_OBUF
    SLICE_X47Y10         FDRE                                         r  addr_s_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.419     5.538 r  addr_s_data_reg[1]/Q
                         net (fo=10, routed)          0.876     6.414    Data_reg/addr[1]
    RAMB36_X1Y2          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    12.500    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.918 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.780    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.871 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    17.330    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    14.196 f  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    15.783    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    15.874 f  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.491    17.365    Data_reg/rclk
    RAMB36_X1Y2          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    17.624    
                         clock uncertainty           -0.085    17.540    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.741    16.799    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                         16.799    
                         arrival time                          -6.414    
  -------------------------------------------------------------------
                         slack                                 10.385    

Slack (MET) :             10.452ns  (required time - arrival time)
  Source:                 addr_s_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_mmcm fall@12.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 0.456ns (32.252%)  route 0.958ns (67.748%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 17.365 - 12.500 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.568     5.122    DCLK_o_OBUF
    SLICE_X48Y9          FDRE                                         r  addr_s_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.456     5.578 r  addr_s_data_reg[5]/Q
                         net (fo=8, routed)           0.958     6.536    Data_reg/addr[5]
    RAMB36_X1Y2          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    12.500    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.918 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.780    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.871 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    17.330    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    14.196 f  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    15.783    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    15.874 f  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.491    17.365    Data_reg/rclk
    RAMB36_X1Y2          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.273    17.638    
                         clock uncertainty           -0.085    17.554    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    16.988    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                         16.988    
                         arrival time                          -6.536    
  -------------------------------------------------------------------
                         slack                                 10.452    

Slack (MET) :             10.489ns  (required time - arrival time)
  Source:                 addr_s_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_mmcm fall@12.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.202ns  (logic 0.419ns (34.872%)  route 0.783ns (65.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 17.365 - 12.500 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.568     5.122    DCLK_o_OBUF
    SLICE_X48Y10         FDRE                                         r  addr_s_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.419     5.541 r  addr_s_data_reg[2]/Q
                         net (fo=8, routed)           0.783     6.323    Data_reg/addr[2]
    RAMB36_X1Y2          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    12.500    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.918 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.780    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.871 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    17.330    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    14.196 f  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    15.783    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    15.874 f  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.491    17.365    Data_reg/rclk
    RAMB36_X1Y2          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.273    17.638    
                         clock uncertainty           -0.085    17.554    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.741    16.813    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                         16.813    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                 10.489    

Slack (MET) :             10.550ns  (required time - arrival time)
  Source:                 addr_s_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_mmcm fall@12.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.305ns  (logic 0.456ns (34.950%)  route 0.849ns (65.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 17.365 - 12.500 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.565     5.119    DCLK_o_OBUF
    SLICE_X47Y10         FDRE                                         r  addr_s_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y10         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  addr_s_data_reg[8]/Q
                         net (fo=4, routed)           0.849     6.424    Data_reg/addr[8]
    RAMB36_X1Y2          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    12.500    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.918 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.780    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.871 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    17.330    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    14.196 f  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    15.783    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    15.874 f  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.491    17.365    Data_reg/rclk
    RAMB36_X1Y2          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.259    17.624    
                         clock uncertainty           -0.085    17.540    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    16.974    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                         16.974    
                         arrival time                          -6.424    
  -------------------------------------------------------------------
                         slack                                 10.550    

Slack (MET) :             10.622ns  (required time - arrival time)
  Source:                 addr_s_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[12]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_mmcm fall@12.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.244ns  (logic 0.456ns (36.659%)  route 0.788ns (63.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 17.365 - 12.500 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.568     5.122    DCLK_o_OBUF
    SLICE_X48Y10         FDRE                                         r  addr_s_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y10         FDRE (Prop_fdre_C_Q)         0.456     5.578 r  addr_s_data_reg[7]/Q
                         net (fo=5, routed)           0.788     6.366    Data_reg/addr[7]
    RAMB36_X1Y2          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    12.500    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.918 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.780    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.871 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    17.330    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    14.196 f  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    15.783    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    15.874 f  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.491    17.365    Data_reg/rclk
    RAMB36_X1Y2          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.273    17.638    
                         clock uncertainty           -0.085    17.554    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    16.988    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                         16.988    
                         arrival time                          -6.366    
  -------------------------------------------------------------------
                         slack                                 10.622    

Slack (MET) :             10.623ns  (required time - arrival time)
  Source:                 addr_s_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_mmcm fall@12.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 0.419ns (39.232%)  route 0.649ns (60.768%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 17.365 - 12.500 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.568     5.122    DCLK_o_OBUF
    SLICE_X48Y9          FDRE                                         r  addr_s_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.419     5.541 r  addr_s_data_reg[6]/Q
                         net (fo=7, routed)           0.649     6.190    Data_reg/addr[6]
    RAMB36_X1Y2          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    12.500    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.918 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.780    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.871 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    17.330    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    14.196 f  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    15.783    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    15.874 f  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.491    17.365    Data_reg/rclk
    RAMB36_X1Y2          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.273    17.638    
                         clock uncertainty           -0.085    17.554    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.741    16.813    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                         16.813    
                         arrival time                          -6.190    
  -------------------------------------------------------------------
                         slack                                 10.623    

Slack (MET) :             10.635ns  (required time - arrival time)
  Source:                 addr_s_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Data_reg/ram_reg/ADDRBWRADDR[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out1_mmcm fall@12.500ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.231ns  (logic 0.456ns (37.037%)  route 0.775ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 17.365 - 12.500 ) 
    Source Clock Delay      (SCD):    5.122ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.568     5.122    DCLK_o_OBUF
    SLICE_X48Y9          FDRE                                         r  addr_s_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y9          FDRE (Prop_fdre_C_Q)         0.456     5.578 r  addr_s_data_reg[4]/Q
                         net (fo=9, routed)           0.775     6.353    Data_reg/addr[4]
    RAMB36_X1Y2          RAMB36E1                                     r  Data_reg/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm fall edge)
                                                     12.500    12.500 f  
    E3                                                0.000    12.500 f  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    12.500    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    13.918 f  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    15.780    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.871 f  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    17.330    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    14.196 f  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    15.783    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    15.874 f  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.491    17.365    Data_reg/rclk
    RAMB36_X1Y2          RAMB36E1                                     r  Data_reg/ram_reg/CLKBWRCLK  (IS_INVERTED)
                         clock pessimism              0.273    17.638    
                         clock uncertainty           -0.085    17.554    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    16.988    Data_reg/ram_reg
  -------------------------------------------------------------------
                         required time                         16.988    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                 10.635    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ALPIDE_CMD_regs/Q1_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_CMD_regs/Q2_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.500%)  route 0.160ns (55.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.563     1.478    ALPIDE_CMD_regs/Clk
    SLICE_X36Y4          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y4          FDRE (Prop_fdre_C_Q)         0.128     1.606 r  ALPIDE_CMD_regs/Q1_reg[40]/Q
                         net (fo=1, routed)           0.160     1.766    ALPIDE_CMD_regs/Q1[40]
    SLICE_X34Y3          FDRE                                         r  ALPIDE_CMD_regs/Q2_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.831     1.991    ALPIDE_CMD_regs/Clk
    SLICE_X34Y3          FDRE                                         r  ALPIDE_CMD_regs/Q2_reg[40]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X34Y3          FDRE (Hold_fdre_C_D)        -0.001     1.740    ALPIDE_CMD_regs/Q2_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.740    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 ALPIDE_CMD_regs/Q1_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_CMD_regs/Q2_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.164ns (43.517%)  route 0.213ns (56.483%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.560     1.475    ALPIDE_CMD_regs/Clk
    SLICE_X34Y10         FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y10         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  ALPIDE_CMD_regs/Q1_reg[41]/Q
                         net (fo=1, routed)           0.213     1.852    ALPIDE_CMD_regs/Q1[41]
    SLICE_X36Y7          FDRE                                         r  ALPIDE_CMD_regs/Q2_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.831     1.991    ALPIDE_CMD_regs/Clk
    SLICE_X36Y7          FDRE                                         r  ALPIDE_CMD_regs/Q2_reg[41]/C
                         clock pessimism             -0.250     1.741    
    SLICE_X36Y7          FDRE (Hold_fdre_C_D)         0.070     1.811    ALPIDE_CMD_regs/Q2_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 ALPIDE_CMD_regs/Q1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_CMD_regs/Q2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.328%)  route 0.237ns (62.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.563     1.478    ALPIDE_CMD_regs/Clk
    SLICE_X31Y5          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ALPIDE_CMD_regs/Q1_reg[2]/Q
                         net (fo=1, routed)           0.237     1.856    ALPIDE_CMD_regs/Q1[2]
    SLICE_X37Y2          FDRE                                         r  ALPIDE_CMD_regs/Q2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.833     1.993    ALPIDE_CMD_regs/Clk
    SLICE_X37Y2          FDRE                                         r  ALPIDE_CMD_regs/Q2_reg[2]/C
                         clock pessimism             -0.250     1.743    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.070     1.813    ALPIDE_CMD_regs/Q2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 ALPIDE_CMD_regs/Q1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_CMD_regs/Q2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.128ns (37.344%)  route 0.215ns (62.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.563     1.478    ALPIDE_CMD_regs/Clk
    SLICE_X32Y6          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y6          FDRE (Prop_fdre_C_Q)         0.128     1.606 r  ALPIDE_CMD_regs/Q1_reg[25]/Q
                         net (fo=1, routed)           0.215     1.821    ALPIDE_CMD_regs/Q1[25]
    SLICE_X36Y4          FDRE                                         r  ALPIDE_CMD_regs/Q2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.832     1.992    ALPIDE_CMD_regs/Clk
    SLICE_X36Y4          FDRE                                         r  ALPIDE_CMD_regs/Q2_reg[25]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X36Y4          FDRE (Hold_fdre_C_D)         0.017     1.759    ALPIDE_CMD_regs/Q2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ALPIDE_CMD_regs/Q1_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_CMD_regs/Q2_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.224%)  route 0.207ns (61.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.563     1.478    ALPIDE_CMD_regs/Clk
    SLICE_X36Y6          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y6          FDRE (Prop_fdre_C_Q)         0.128     1.606 r  ALPIDE_CMD_regs/Q1_reg[38]/Q
                         net (fo=1, routed)           0.207     1.813    ALPIDE_CMD_regs/Q1[38]
    SLICE_X30Y6          FDRE                                         r  ALPIDE_CMD_regs/Q2_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.832     1.992    ALPIDE_CMD_regs/Clk
    SLICE_X30Y6          FDRE                                         r  ALPIDE_CMD_regs/Q2_reg[38]/C
                         clock pessimism             -0.250     1.742    
    SLICE_X30Y6          FDRE (Hold_fdre_C_D)        -0.001     1.741    ALPIDE_CMD_regs/Q2_reg[38]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 FIFO_din_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.528%)  route 0.262ns (61.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.564     1.479    DCLK_o_OBUF
    SLICE_X56Y13         FDRE                                         r  FIFO_din_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  FIFO_din_reg[12]/Q
                         net (fo=1, routed)           0.262     1.905    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[12]
    RAMB36_X2Y3          RAMB36E1                                     r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.870     2.030    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y3          RAMB36E1                                     r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
                         clock pessimism             -0.498     1.533    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.829    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 FIFO_din_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.164ns (36.337%)  route 0.287ns (63.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.563     1.478    DCLK_o_OBUF
    SLICE_X52Y12         FDRE                                         r  FIFO_din_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  FIFO_din_reg[21]/Q
                         net (fo=1, routed)           0.287     1.930    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[21]
    RAMB36_X1Y3          RAMB36E1                                     r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.869     2.029    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y3          RAMB36E1                                     r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/CLKARDCLK
                         clock pessimism             -0.479     1.551    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.847    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 ALPIDE_reader/addra_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/ROM/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.254%)  route 0.162ns (49.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.568     1.483    ALPIDE_reader/DCLK
    SLICE_X56Y3          FDRE                                         r  ALPIDE_reader/addra_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y3          FDRE (Prop_fdre_C_Q)         0.164     1.647 r  ALPIDE_reader/addra_reg[7]/Q
                         net (fo=2, routed)           0.162     1.810    ALPIDE_reader/ROM/xpm_memory_sprom_inst/xpm_memory_base_inst/addra[7]
    RAMB18_X2Y0          RAMB18E1                                     r  ALPIDE_reader/ROM/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.879     2.039    ALPIDE_reader/ROM/xpm_memory_sprom_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y0          RAMB18E1                                     r  ALPIDE_reader/ROM/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                         clock pessimism             -0.498     1.542    
    RAMB18_X2Y0          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.725    ALPIDE_reader/ROM/xpm_memory_sprom_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 FIFO_din_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.297%)  route 0.260ns (63.703%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.563     1.478    DCLK_o_OBUF
    SLICE_X52Y12         FDRE                                         r  FIFO_din_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y12         FDRE (Prop_fdre_C_Q)         0.148     1.626 r  FIFO_din_reg[23]/Q
                         net (fo=1, routed)           0.260     1.886    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[23]
    RAMB36_X1Y3          RAMB36E1                                     r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.869     2.029    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y3          RAMB36E1                                     r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/CLKARDCLK
                         clock pessimism             -0.479     1.551    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.243     1.794    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.822%)  route 0.196ns (58.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.565     1.480    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/clk
    SLICE_X57Y12         FDRE                                         r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[12]/Q
                         net (fo=9, routed)           0.196     1.818    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[12]
    RAMB36_X2Y2          RAMB36E1                                     r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.874     2.034    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y2          RAMB36E1                                     r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
                         clock pessimism             -0.498     1.537    
    RAMB36_X2Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.720    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mmcm
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         25.000      22.056     RAMB36_X1Y2      Data_reg/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y3      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y3      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y4      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y4      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y1      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y1      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y3      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y3      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y4      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y4      ALPIDE_CMD_regs/Q1_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X49Y11     ALPIDE_CMD_regs/Q1_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y4      ALPIDE_CMD_regs/Q1_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X49Y11     ALPIDE_CMD_regs/Q1_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y5      ALPIDE_CMD_regs/Q1_reg[48]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y5      ALPIDE_CMD_regs/Q1_reg[54]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y4      ALPIDE_CMD_regs/Q1_reg[62]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y3      ALPIDE_CMD_regs/Q2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y5      ALPIDE_CMD_regs/Q2_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y4      ALPIDE_CMD_regs/Q2_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y9      ALPIDE_CMD_regs/Q1_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y7      ALPIDE_CMD_regs/Q1_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y7      ALPIDE_CMD_regs/Q1_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X50Y5      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/d_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X55Y5      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y8      ALPIDE_CMD_regs/Q1_reg[36]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y10     ALPIDE_CMD_regs/Q1_reg[41]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X37Y7      ALPIDE_CMD_regs/Q1_reg[43]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X33Y7      ALPIDE_CMD_regs/Q1_reg[44]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         12.500      12.000     SLICE_X51Y6      FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       19.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.409ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        5.263ns  (logic 0.952ns (18.090%)  route 4.311ns (81.910%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 36.076 - 31.250 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X53Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456    11.830 f  ALPIDE_reader/Read_FSM/word_cnt_reg[11]/Q
                         net (fo=2, routed)           0.868    12.697    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[11]
    SLICE_X52Y9          LUT4 (Prop_lut4_I1_O)        0.124    12.821 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_9/O
                         net (fo=1, routed)           0.821    13.643    ALPIDE_reader/Read_FSM/word_buff[7]_i_9_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I3_O)        0.124    13.767 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           0.670    14.436    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    14.560 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           1.304    15.865    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X49Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.989 r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_1/O
                         net (fo=4, routed)           0.648    16.637    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_1_n_0
    SLICE_X49Y3          FDPE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    31.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    34.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    36.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    32.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587    34.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.451    36.076    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X49Y3          FDPE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/C
                         clock pessimism              0.259    36.335    
                         clock uncertainty           -0.085    36.250    
    SLICE_X49Y3          FDPE (Setup_fdpe_C_CE)      -0.205    36.045    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         36.045    
                         arrival time                         -16.637    
  -------------------------------------------------------------------
                         slack                                 19.409    

Slack (MET) :             19.409ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        5.263ns  (logic 0.952ns (18.090%)  route 4.311ns (81.910%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 36.076 - 31.250 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X53Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456    11.830 f  ALPIDE_reader/Read_FSM/word_cnt_reg[11]/Q
                         net (fo=2, routed)           0.868    12.697    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[11]
    SLICE_X52Y9          LUT4 (Prop_lut4_I1_O)        0.124    12.821 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_9/O
                         net (fo=1, routed)           0.821    13.643    ALPIDE_reader/Read_FSM/word_buff[7]_i_9_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I3_O)        0.124    13.767 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           0.670    14.436    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    14.560 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           1.304    15.865    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X49Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.989 r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_1/O
                         net (fo=4, routed)           0.648    16.637    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_1_n_0
    SLICE_X49Y3          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    31.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    34.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    36.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    32.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587    34.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.451    36.076    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X49Y3          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
                         clock pessimism              0.259    36.335    
                         clock uncertainty           -0.085    36.250    
    SLICE_X49Y3          FDCE (Setup_fdce_C_CE)      -0.205    36.045    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         36.045    
                         arrival time                         -16.637    
  -------------------------------------------------------------------
                         slack                                 19.409    

Slack (MET) :             19.409ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        5.263ns  (logic 0.952ns (18.090%)  route 4.311ns (81.910%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 36.076 - 31.250 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X53Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456    11.830 f  ALPIDE_reader/Read_FSM/word_cnt_reg[11]/Q
                         net (fo=2, routed)           0.868    12.697    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[11]
    SLICE_X52Y9          LUT4 (Prop_lut4_I1_O)        0.124    12.821 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_9/O
                         net (fo=1, routed)           0.821    13.643    ALPIDE_reader/Read_FSM/word_buff[7]_i_9_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I3_O)        0.124    13.767 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           0.670    14.436    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    14.560 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           1.304    15.865    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X49Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.989 r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_1/O
                         net (fo=4, routed)           0.648    16.637    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_1_n_0
    SLICE_X49Y3          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    31.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    34.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    36.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    32.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587    34.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.451    36.076    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X49Y3          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/C
                         clock pessimism              0.259    36.335    
                         clock uncertainty           -0.085    36.250    
    SLICE_X49Y3          FDCE (Setup_fdce_C_CE)      -0.205    36.045    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         36.045    
                         arrival time                         -16.637    
  -------------------------------------------------------------------
                         slack                                 19.409    

Slack (MET) :             19.409ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        5.263ns  (logic 0.952ns (18.090%)  route 4.311ns (81.910%))
  Logic Levels:           4  (LUT4=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 36.076 - 31.250 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X53Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456    11.830 f  ALPIDE_reader/Read_FSM/word_cnt_reg[11]/Q
                         net (fo=2, routed)           0.868    12.697    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[11]
    SLICE_X52Y9          LUT4 (Prop_lut4_I1_O)        0.124    12.821 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_9/O
                         net (fo=1, routed)           0.821    13.643    ALPIDE_reader/Read_FSM/word_buff[7]_i_9_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I3_O)        0.124    13.767 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           0.670    14.436    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    14.560 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           1.304    15.865    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X49Y3          LUT4 (Prop_lut4_I0_O)        0.124    15.989 r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_1/O
                         net (fo=4, routed)           0.648    16.637    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[3]_i_1_n_0
    SLICE_X49Y3          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    31.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    34.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    36.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    32.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587    34.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.451    36.076    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X49Y3          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]/C
                         clock pessimism              0.259    36.335    
                         clock uncertainty           -0.085    36.250    
    SLICE_X49Y3          FDCE (Setup_fdce_C_CE)      -0.205    36.045    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]
  -------------------------------------------------------------------
                         required time                         36.045    
                         arrival time                         -16.637    
  -------------------------------------------------------------------
                         slack                                 19.409    

Slack (MET) :             19.412ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        5.047ns  (logic 0.952ns (18.864%)  route 4.095ns (81.136%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 36.073 - 31.250 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X53Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456    11.830 f  ALPIDE_reader/Read_FSM/word_cnt_reg[11]/Q
                         net (fo=2, routed)           0.868    12.697    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[11]
    SLICE_X52Y9          LUT4 (Prop_lut4_I1_O)        0.124    12.821 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_9/O
                         net (fo=1, routed)           0.821    13.643    ALPIDE_reader/Read_FSM/word_buff[7]_i_9_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I3_O)        0.124    13.767 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           0.670    14.436    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    14.560 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.477    15.037    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.161 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          1.259    16.420    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X53Y12         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    31.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    34.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    36.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    32.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587    34.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.448    36.073    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X53Y12         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[25]/C
                         clock pessimism              0.273    36.346    
                         clock uncertainty           -0.085    36.261    
    SLICE_X53Y12         FDRE (Setup_fdre_C_R)       -0.429    35.832    ALPIDE_reader/Read_FSM/word_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         35.832    
                         arrival time                         -16.420    
  -------------------------------------------------------------------
                         slack                                 19.412    

Slack (MET) :             19.412ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        5.047ns  (logic 0.952ns (18.864%)  route 4.095ns (81.136%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 36.073 - 31.250 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X53Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456    11.830 f  ALPIDE_reader/Read_FSM/word_cnt_reg[11]/Q
                         net (fo=2, routed)           0.868    12.697    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[11]
    SLICE_X52Y9          LUT4 (Prop_lut4_I1_O)        0.124    12.821 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_9/O
                         net (fo=1, routed)           0.821    13.643    ALPIDE_reader/Read_FSM/word_buff[7]_i_9_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I3_O)        0.124    13.767 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           0.670    14.436    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    14.560 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.477    15.037    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.161 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          1.259    16.420    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X53Y12         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    31.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    34.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    36.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    32.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587    34.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.448    36.073    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X53Y12         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[26]/C
                         clock pessimism              0.273    36.346    
                         clock uncertainty           -0.085    36.261    
    SLICE_X53Y12         FDRE (Setup_fdre_C_R)       -0.429    35.832    ALPIDE_reader/Read_FSM/word_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         35.832    
                         arrival time                         -16.420    
  -------------------------------------------------------------------
                         slack                                 19.412    

Slack (MET) :             19.412ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        5.047ns  (logic 0.952ns (18.864%)  route 4.095ns (81.136%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 36.073 - 31.250 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X53Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456    11.830 f  ALPIDE_reader/Read_FSM/word_cnt_reg[11]/Q
                         net (fo=2, routed)           0.868    12.697    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[11]
    SLICE_X52Y9          LUT4 (Prop_lut4_I1_O)        0.124    12.821 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_9/O
                         net (fo=1, routed)           0.821    13.643    ALPIDE_reader/Read_FSM/word_buff[7]_i_9_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I3_O)        0.124    13.767 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           0.670    14.436    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    14.560 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.477    15.037    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.161 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          1.259    16.420    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X53Y12         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    31.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    34.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    36.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    32.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587    34.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.448    36.073    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X53Y12         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[27]/C
                         clock pessimism              0.273    36.346    
                         clock uncertainty           -0.085    36.261    
    SLICE_X53Y12         FDRE (Setup_fdre_C_R)       -0.429    35.832    ALPIDE_reader/Read_FSM/word_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         35.832    
                         arrival time                         -16.420    
  -------------------------------------------------------------------
                         slack                                 19.412    

Slack (MET) :             19.412ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        5.047ns  (logic 0.952ns (18.864%)  route 4.095ns (81.136%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 36.073 - 31.250 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X53Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456    11.830 f  ALPIDE_reader/Read_FSM/word_cnt_reg[11]/Q
                         net (fo=2, routed)           0.868    12.697    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[11]
    SLICE_X52Y9          LUT4 (Prop_lut4_I1_O)        0.124    12.821 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_9/O
                         net (fo=1, routed)           0.821    13.643    ALPIDE_reader/Read_FSM/word_buff[7]_i_9_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I3_O)        0.124    13.767 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           0.670    14.436    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    14.560 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.477    15.037    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.161 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          1.259    16.420    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X53Y12         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    31.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    34.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    36.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    32.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587    34.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.448    36.073    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X53Y12         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[28]/C
                         clock pessimism              0.273    36.346    
                         clock uncertainty           -0.085    36.261    
    SLICE_X53Y12         FDRE (Setup_fdre_C_R)       -0.429    35.832    ALPIDE_reader/Read_FSM/word_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         35.832    
                         arrival time                         -16.420    
  -------------------------------------------------------------------
                         slack                                 19.412    

Slack (MET) :             19.568ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        4.889ns  (logic 0.952ns (19.471%)  route 3.937ns (80.529%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 36.072 - 31.250 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X53Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456    11.830 f  ALPIDE_reader/Read_FSM/word_cnt_reg[11]/Q
                         net (fo=2, routed)           0.868    12.697    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[11]
    SLICE_X52Y9          LUT4 (Prop_lut4_I1_O)        0.124    12.821 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_9/O
                         net (fo=1, routed)           0.821    13.643    ALPIDE_reader/Read_FSM/word_buff[7]_i_9_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I3_O)        0.124    13.767 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           0.670    14.436    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    14.560 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.477    15.037    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.161 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          1.102    16.263    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X53Y13         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    31.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    34.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    36.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    32.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587    34.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.447    36.072    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X53Y13         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[29]/C
                         clock pessimism              0.273    36.345    
                         clock uncertainty           -0.085    36.260    
    SLICE_X53Y13         FDRE (Setup_fdre_C_R)       -0.429    35.831    ALPIDE_reader/Read_FSM/word_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         35.831    
                         arrival time                         -16.263    
  -------------------------------------------------------------------
                         slack                                 19.568    

Slack (MET) :             19.568ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_mmcm rise@31.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        4.889ns  (logic 0.952ns (19.471%)  route 3.937ns (80.529%))
  Logic Levels:           4  (LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 36.072 - 31.250 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X53Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y8          FDRE (Prop_fdre_C_Q)         0.456    11.830 f  ALPIDE_reader/Read_FSM/word_cnt_reg[11]/Q
                         net (fo=2, routed)           0.868    12.697    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[11]
    SLICE_X52Y9          LUT4 (Prop_lut4_I1_O)        0.124    12.821 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_9/O
                         net (fo=1, routed)           0.821    13.643    ALPIDE_reader/Read_FSM/word_buff[7]_i_9_n_0
    SLICE_X52Y10         LUT4 (Prop_lut4_I3_O)        0.124    13.767 f  ALPIDE_reader/Read_FSM/word_buff[7]_i_3/O
                         net (fo=3, routed)           0.670    14.436    ALPIDE_reader/Read_FSM/word_buff[7]_i_3_n_0
    SLICE_X52Y9          LUT6 (Prop_lut6_I0_O)        0.124    14.560 r  ALPIDE_reader/Read_FSM/word_buff[7]_i_2/O
                         net (fo=3, routed)           0.477    15.037    ALPIDE_reader/Read_FSM/word_buff[7]_i_2_n_0
    SLICE_X52Y6          LUT3 (Prop_lut3_I0_O)        0.124    15.161 r  ALPIDE_reader/Read_FSM/word_cnt[30]_i_1/O
                         net (fo=30, routed)          1.102    16.263    ALPIDE_reader/Read_FSM/word_cnt[30]_i_1_n_0
    SLICE_X53Y13         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                     31.250    31.250 r  
    E3                                                0.000    31.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    31.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    32.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    34.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    36.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133    32.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587    34.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    34.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.447    36.072    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X53Y13         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[30]/C
                         clock pessimism              0.273    36.345    
                         clock uncertainty           -0.085    36.260    
    SLICE_X53Y13         FDRE (Setup_fdre_C_R)       -0.429    35.831    ALPIDE_reader/Read_FSM/word_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         35.831    
                         arrival time                         -16.263    
  -------------------------------------------------------------------
                         slack                                 19.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_buff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@6.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.098%)  route 0.091ns (32.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 8.246 - 6.250 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 7.732 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.567     7.732    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141     7.873 r  ALPIDE_reader/Read_FSM/word_reg[0]/Q
                         net (fo=2, routed)           0.091     7.965    ALPIDE_reader/Read_FSM/word_reg_n_0_[0]
    SLICE_X56Y8          LUT5 (Prop_lut5_I0_O)        0.045     8.010 r  ALPIDE_reader/Read_FSM/word_buff[0]_i_1/O
                         net (fo=1, routed)           0.000     8.010    ALPIDE_reader/Read_FSM/mux4_out[0]
    SLICE_X56Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.836     8.246    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X56Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
                         clock pessimism             -0.501     7.745    
    SLICE_X56Y8          FDRE (Hold_fdre_C_D)         0.121     7.866    ALPIDE_reader/Read_FSM/word_buff_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.866    
                         arrival time                           8.010    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_buff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@6.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 8.246 - 6.250 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 7.732 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.567     7.732    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141     7.873 r  ALPIDE_reader/Read_FSM/word_reg[1]/Q
                         net (fo=2, routed)           0.098     7.972    ALPIDE_reader/Read_FSM/word_reg_n_0_[1]
    SLICE_X56Y8          LUT5 (Prop_lut5_I0_O)        0.045     8.017 r  ALPIDE_reader/Read_FSM/word_buff[1]_i_1/O
                         net (fo=1, routed)           0.000     8.017    ALPIDE_reader/Read_FSM/mux4_out[1]
    SLICE_X56Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.836     8.246    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X56Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
                         clock pessimism             -0.501     7.745    
    SLICE_X56Y8          FDRE (Hold_fdre_C_D)         0.120     7.865    ALPIDE_reader/Read_FSM/word_buff_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.865    
                         arrival time                           8.017    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_buff_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@6.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.323%)  route 0.150ns (44.677%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 8.246 - 6.250 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 7.732 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.567     7.732    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141     7.873 r  ALPIDE_reader/Read_FSM/word_reg[3]/Q
                         net (fo=2, routed)           0.150     8.024    ALPIDE_reader/Read_FSM/word_reg_n_0_[3]
    SLICE_X56Y8          LUT5 (Prop_lut5_I0_O)        0.045     8.069 r  ALPIDE_reader/Read_FSM/word_buff[3]_i_1/O
                         net (fo=1, routed)           0.000     8.069    ALPIDE_reader/Read_FSM/mux4_out[3]
    SLICE_X56Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.836     8.246    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X56Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[3]/C
                         clock pessimism             -0.501     7.745    
    SLICE_X56Y8          FDRE (Hold_fdre_C_D)         0.121     7.866    ALPIDE_reader/Read_FSM/word_buff_reg[3]
  -------------------------------------------------------------------
                         required time                         -7.866    
                         arrival time                           8.069    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@6.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.269%)  route 0.151ns (51.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 8.246 - 6.250 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 7.731 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.566     7.731    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X49Y3          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDCE (Prop_fdce_C_Q)         0.141     7.872 r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/Q
                         net (fo=7, routed)           0.151     8.023    ALPIDE_reader/Read_FSM/word_cnt
    SLICE_X49Y3          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.836     8.246    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X49Y3          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/C
                         clock pessimism             -0.515     7.731    
    SLICE_X49Y3          FDCE (Hold_fdce_C_D)         0.071     7.802    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         -7.802    
                         arrival time                           8.023    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@6.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.010%)  route 0.185ns (46.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 8.246 - 6.250 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 7.731 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.566     7.731    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y6          FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE (Prop_fdre_C_Q)         0.164     7.895 r  ALPIDE_reader/Read_FSM/word_cnt_reg[0]/Q
                         net (fo=17, routed)          0.185     8.081    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[0]
    SLICE_X56Y7          LUT6 (Prop_lut6_I3_O)        0.045     8.126 r  ALPIDE_reader/Read_FSM/word[4]_i_1/O
                         net (fo=1, routed)           0.000     8.126    ALPIDE_reader/Read_FSM/word[4]_i_1_n_0
    SLICE_X56Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.836     8.246    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X56Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[4]/C
                         clock pessimism             -0.479     7.767    
    SLICE_X56Y7          FDRE (Hold_fdre_C_D)         0.121     7.888    ALPIDE_reader/Read_FSM/word_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.888    
                         arrival time                           8.126    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@6.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.571%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns = ( 8.247 - 6.250 ) 
    Source Clock Delay      (SCD):    1.481ns = ( 7.731 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.566     7.731    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y6          FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDRE (Prop_fdre_C_Q)         0.164     7.895 r  ALPIDE_reader/Read_FSM/word_cnt_reg[0]/Q
                         net (fo=17, routed)          0.161     8.057    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[0]
    SLICE_X54Y6          LUT3 (Prop_lut3_I2_O)        0.045     8.102 r  ALPIDE_reader/Read_FSM/word_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     8.102    ALPIDE_reader/Read_FSM/word_cnt[0]_i_1_n_0
    SLICE_X54Y6          FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.837     8.247    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X54Y6          FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[0]/C
                         clock pessimism             -0.516     7.731    
    SLICE_X54Y6          FDRE (Hold_fdre_C_D)         0.121     7.852    ALPIDE_reader/Read_FSM/word_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.852    
                         arrival time                           8.102    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@6.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 8.245 - 6.250 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 7.729 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.564     7.729    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X53Y11         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y11         FDRE (Prop_fdre_C_Q)         0.141     7.870 r  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/Q
                         net (fo=2, routed)           0.118     7.988    ALPIDE_reader/Read_FSM/word_cnt_reg_n_0_[24]
    SLICE_X53Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     8.096 r  ALPIDE_reader/Read_FSM/word_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.096    ALPIDE_reader/Read_FSM/data0[24]
    SLICE_X53Y11         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.835     8.245    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X53Y11         FDRE                                         r  ALPIDE_reader/Read_FSM/word_cnt_reg[24]/C
                         clock pessimism             -0.516     7.729    
    SLICE_X53Y11         FDRE (Hold_fdre_C_D)         0.105     7.834    ALPIDE_reader/Read_FSM/word_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -7.834    
                         arrival time                           8.096    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@6.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 8.246 - 6.250 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 7.732 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.567     7.732    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141     7.873 r  ALPIDE_reader/Read_FSM/word_reg[1]/Q
                         net (fo=2, routed)           0.167     8.041    ALPIDE_reader/Read_FSM/word_reg_n_0_[1]
    SLICE_X57Y8          LUT6 (Prop_lut6_I5_O)        0.045     8.086 r  ALPIDE_reader/Read_FSM/word[1]_i_1/O
                         net (fo=1, routed)           0.000     8.086    ALPIDE_reader/Read_FSM/word[1]_i_1_n_0
    SLICE_X57Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.836     8.246    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[1]/C
                         clock pessimism             -0.514     7.732    
    SLICE_X57Y8          FDRE (Hold_fdre_C_D)         0.091     7.823    ALPIDE_reader/Read_FSM/word_reg[1]
  -------------------------------------------------------------------
                         required time                         -7.823    
                         arrival time                           8.086    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@6.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 8.246 - 6.250 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 7.732 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.567     7.732    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDRE (Prop_fdre_C_Q)         0.141     7.873 r  ALPIDE_reader/Read_FSM/word_reg[0]/Q
                         net (fo=2, routed)           0.169     8.043    ALPIDE_reader/Read_FSM/word_reg_n_0_[0]
    SLICE_X57Y8          LUT6 (Prop_lut6_I5_O)        0.045     8.088 r  ALPIDE_reader/Read_FSM/word[0]_i_1/O
                         net (fo=1, routed)           0.000     8.088    ALPIDE_reader/Read_FSM/word[0]_i_1_n_0
    SLICE_X57Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.836     8.246    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X57Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[0]/C
                         clock pessimism             -0.514     7.732    
    SLICE_X57Y8          FDRE (Hold_fdre_C_D)         0.092     7.824    ALPIDE_reader/Read_FSM/word_reg[0]
  -------------------------------------------------------------------
                         required time                         -7.824    
                         arrival time                           8.088    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/word_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mmcm rise@6.250ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 8.246 - 6.250 ) 
    Source Clock Delay      (SCD):    1.480ns = ( 7.730 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.565     7.730    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X51Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.141     7.871 r  ALPIDE_reader/Read_FSM/word_reg[6]/Q
                         net (fo=2, routed)           0.168     8.040    ALPIDE_reader/Read_FSM/word_reg_n_0_[6]
    SLICE_X51Y8          LUT6 (Prop_lut6_I5_O)        0.045     8.085 r  ALPIDE_reader/Read_FSM/word[6]_i_1/O
                         net (fo=1, routed)           0.000     8.085    ALPIDE_reader/Read_FSM/word[6]_i_1_n_0
    SLICE_X51Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.836     8.246    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X51Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_reg[6]/C
                         clock pessimism             -0.516     7.730    
    SLICE_X51Y8          FDRE (Hold_fdre_C_D)         0.091     7.821    ALPIDE_reader/Read_FSM/word_reg[6]
  -------------------------------------------------------------------
                         required time                         -7.821    
                         arrival time                           8.085    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mmcm
Waveform(ns):       { 6.250 18.750 }
Period(ns):         25.000
Sources:            { ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y4    ALPIDE_reader/MMCM/BUFGCE_clk_out2/I0
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X35Y46     ALPIDE_reader/MMCM/clk2_en_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         25.000      24.000     SLICE_X49Y3      ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X49Y3      ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X49Y3      ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         25.000      24.000     SLICE_X49Y3      ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X56Y8      ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X56Y8      ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X55Y7      ALPIDE_reader/Read_FSM/word_buff_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y0  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     ALPIDE_reader/MMCM/clk2_en_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y8      ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y8      ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y8      ALPIDE_reader/Read_FSM/word_buff_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X56Y8      ALPIDE_reader/Read_FSM/word_buff_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y12     ALPIDE_reader/Read_FSM/word_cnt_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y12     ALPIDE_reader/Read_FSM/word_cnt_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y12     ALPIDE_reader/Read_FSM/word_cnt_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y12     ALPIDE_reader/Read_FSM/word_cnt_reg[28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X57Y8      ALPIDE_reader/Read_FSM/word_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X35Y46     ALPIDE_reader/MMCM/clk2_en_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X54Y6      ALPIDE_reader/Read_FSM/word_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y6      ALPIDE_reader/Read_FSM/word_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y6      ALPIDE_reader/Read_FSM/word_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y6      ALPIDE_reader/Read_FSM/word_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X53Y6      ALPIDE_reader/Read_FSM/word_cnt_reg[4]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X49Y3      ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X49Y3      ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X49Y3      ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         12.500      12.000     SLICE_X49Y3      ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_clk_200_in
  To Clock:  s_clk_200_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_clk_200_in
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y9    Inst_system_clocks/buf200/I
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  s_fb_txclk_in
  To Clock:  s_fb_txclk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_fb_txclk_in
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y7    Inst_system_clocks/BUFG_SYS_CLK_FB/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  s_phy_clk_in
  To Clock:  s_phy_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_phy_clk_in
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    Inst_system_clocks/BUFG_TDC_CLK/I
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x2_in
  To Clock:  s_sysclk_x2_in

Setup :            0  Failing Endpoints,  Worst Slack        0.675ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][4]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 0.456ns (6.728%)  route 6.322ns (93.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.554     5.108    Inst_system_clocks/sysclk_x2_o
    SLICE_X51Y22         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.322    11.886    ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X4Y16          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.510    12.885    ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X4Y16          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][4]/C
                         clock pessimism              0.187    13.072    
                         clock uncertainty           -0.082    12.990    
    SLICE_X4Y16          FDRE (Setup_fdre_C_R)       -0.429    12.561    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][4]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                         -11.886    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][6]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 0.456ns (6.728%)  route 6.322ns (93.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.554     5.108    Inst_system_clocks/sysclk_x2_o
    SLICE_X51Y22         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.322    11.886    ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X4Y16          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.510    12.885    ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X4Y16          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][6]/C
                         clock pessimism              0.187    13.072    
                         clock uncertainty           -0.082    12.990    
    SLICE_X4Y16          FDRE (Setup_fdre_C_R)       -0.429    12.561    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][6]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                         -11.886    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][8]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 0.456ns (6.728%)  route 6.322ns (93.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.554     5.108    Inst_system_clocks/sysclk_x2_o
    SLICE_X51Y22         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.322    11.886    ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X4Y16          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.510    12.885    ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X4Y16          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][8]/C
                         clock pessimism              0.187    13.072    
                         clock uncertainty           -0.082    12.990    
    SLICE_X4Y16          FDRE (Setup_fdre_C_R)       -0.429    12.561    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][8]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                         -11.886    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][9]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.778ns  (logic 0.456ns (6.728%)  route 6.322ns (93.272%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 12.885 - 8.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.554     5.108    Inst_system_clocks/sysclk_x2_o
    SLICE_X51Y22         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.322    11.886    ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X4Y16          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.510    12.885    ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X4Y16          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][9]/C
                         clock pessimism              0.187    13.072    
                         clock uncertainty           -0.082    12.990    
    SLICE_X4Y16          FDRE (Setup_fdre_C_R)       -0.429    12.561    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][9]
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                         -11.886    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][0]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 0.456ns (6.846%)  route 6.204ns (93.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 12.887 - 8.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.554     5.108    Inst_system_clocks/sysclk_x2_o
    SLICE_X51Y22         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.204    11.768    ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X2Y16          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.512    12.887    ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X2Y16          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][0]/C
                         clock pessimism              0.187    13.074    
                         clock uncertainty           -0.082    12.992    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.524    12.468    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][0]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                         -11.768    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][10]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 0.456ns (6.846%)  route 6.204ns (93.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 12.887 - 8.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.554     5.108    Inst_system_clocks/sysclk_x2_o
    SLICE_X51Y22         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.204    11.768    ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X2Y16          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.512    12.887    ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X2Y16          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][10]/C
                         clock pessimism              0.187    13.074    
                         clock uncertainty           -0.082    12.992    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.524    12.468    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][10]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                         -11.768    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][11]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 0.456ns (6.846%)  route 6.204ns (93.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 12.887 - 8.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.554     5.108    Inst_system_clocks/sysclk_x2_o
    SLICE_X51Y22         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.204    11.768    ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X2Y16          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.512    12.887    ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X2Y16          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][11]/C
                         clock pessimism              0.187    13.074    
                         clock uncertainty           -0.082    12.992    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.524    12.468    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][11]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                         -11.768    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][1]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 0.456ns (6.846%)  route 6.204ns (93.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 12.887 - 8.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.554     5.108    Inst_system_clocks/sysclk_x2_o
    SLICE_X51Y22         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.204    11.768    ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X2Y16          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.512    12.887    ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X2Y16          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][1]/C
                         clock pessimism              0.187    13.074    
                         clock uncertainty           -0.082    12.992    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.524    12.468    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][1]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                         -11.768    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][2]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 0.456ns (6.846%)  route 6.204ns (93.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 12.887 - 8.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.554     5.108    Inst_system_clocks/sysclk_x2_o
    SLICE_X51Y22         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.204    11.768    ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X2Y16          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.512    12.887    ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X2Y16          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][2]/C
                         clock pessimism              0.187    13.074    
                         clock uncertainty           -0.082    12.992    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.524    12.468    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][2]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                         -11.768    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.699ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][3]/R
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        6.660ns  (logic 0.456ns (6.846%)  route 6.204ns (93.154%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 12.887 - 8.000 ) 
    Source Clock Delay      (SCD):    5.108ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.554     5.108    Inst_system_clocks/sysclk_x2_o
    SLICE_X51Y22         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.456     5.564 r  Inst_system_clocks/rst_125_reg/Q
                         net (fo=1086, routed)        6.204    11.768    ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X2Y16          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.512    12.887    ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X2Y16          FDRE                                         r  ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][3]/C
                         clock pessimism              0.187    13.074    
                         clock uncertainty           -0.082    12.992    
    SLICE_X2Y16          FDRE (Setup_fdre_C_R)       -0.524    12.468    ipbus/udp_if/tx_transactor/pkt_id_buf_reg[15][3]
  -------------------------------------------------------------------
                         required time                         12.468    
                         arrival time                         -11.768    
  -------------------------------------------------------------------
                         slack                                  0.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/internal_ram_shim/rxram_end_addr_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.187ns (48.644%)  route 0.197ns (51.356%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.552     1.467    ipbus/udp_if/internal_ram_shim/mac_clk
    SLICE_X35Y27         FDRE                                         r  ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0][3]/Q
                         net (fo=1, routed)           0.197     1.806    ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0]__0[3]
    SLICE_X37Y27         LUT3 (Prop_lut3_I1_O)        0.046     1.852 r  ipbus/udp_if/internal_ram_shim/rxram_end_addr_x[3]_i_1/O
                         net (fo=1, routed)           0.000     1.852    ipbus/udp_if/internal_ram_shim/p_1_in[3]
    SLICE_X37Y27         FDRE                                         r  ipbus/udp_if/internal_ram_shim/rxram_end_addr_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.819     1.979    ipbus/udp_if/internal_ram_shim/mac_clk
    SLICE_X37Y27         FDRE                                         r  ipbus/udp_if/internal_ram_shim/rxram_end_addr_x_reg[3]/C
                         clock pessimism             -0.250     1.729    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.107     1.836    ipbus/udp_if/internal_ram_shim/rxram_end_addr_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[29]__0/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__0_srl8___pkt_data_reg_r_57/D
                            (rising edge-triggered cell SRL16E clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.006%)  route 0.238ns (64.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.556     1.471    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X36Y18         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[29]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDRE (Prop_fdre_C_Q)         0.128     1.599 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[29]__0/Q
                         net (fo=1, routed)           0.238     1.837    ipbus/udp_if/rx_packet_parser/pkt_data_reg[29]__0_n_0
    SLICE_X34Y15         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__0_srl8___pkt_data_reg_r_57/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.825     1.985    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X34Y15         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__0_srl8___pkt_data_reg_r_57/CLK
                         clock pessimism             -0.250     1.735    
    SLICE_X34Y15         SRL16E (Hold_srl16e_CLK_D)
                                                      0.062     1.797    ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__0_srl8___pkt_data_reg_r_57
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[60]_srl4___pkt_data_reg_r_45/D
                            (rising edge-triggered cell SRL16E clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.128ns (33.949%)  route 0.249ns (66.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.555     1.470    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X37Y19         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[28]/Q
                         net (fo=1, routed)           0.249     1.847    ipbus/udp_if/rx_packet_parser/pkt_data_reg_n_0_[28]
    SLICE_X30Y17         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[60]_srl4___pkt_data_reg_r_45/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.824     1.984    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X30Y17         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[60]_srl4___pkt_data_reg_r_45/CLK
                         clock pessimism             -0.250     1.734    
    SLICE_X30Y17         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     1.795    ipbus/udp_if/rx_packet_parser/pkt_data_reg[60]_srl4___pkt_data_reg_r_45
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__0/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__1_srl8____pkt_mask_reg_s_14/D
                            (rising edge-triggered cell SRL16E clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.558     1.473    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X35Y34         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__0/Q
                         net (fo=2, routed)           0.110     1.724    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[1]__0_n_0
    SLICE_X34Y34         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__1_srl8____pkt_mask_reg_s_14/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.825     1.985    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X34Y34         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__1_srl8____pkt_mask_reg_s_14/CLK
                         clock pessimism             -0.499     1.486    
    SLICE_X34Y34         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.669    ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__1_srl8____pkt_mask_reg_s_14
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/internal_ram_shim/rxram_end_addr_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.227ns (54.854%)  route 0.187ns (45.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.550     1.465    ipbus/udp_if/internal_ram_shim/mac_clk
    SLICE_X35Y26         FDRE                                         r  ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0][2]/Q
                         net (fo=1, routed)           0.187     1.780    ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0]__0[2]
    SLICE_X37Y27         LUT3 (Prop_lut3_I1_O)        0.099     1.879 r  ipbus/udp_if/internal_ram_shim/rxram_end_addr_x[2]_i_1/O
                         net (fo=1, routed)           0.000     1.879    ipbus/udp_if/internal_ram_shim/p_1_in[2]
    SLICE_X37Y27         FDRE                                         r  ipbus/udp_if/internal_ram_shim/rxram_end_addr_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.819     1.979    ipbus/udp_if/internal_ram_shim/mac_clk
    SLICE_X37Y27         FDRE                                         r  ipbus/udp_if/internal_ram_shim/rxram_end_addr_x_reg[2]/C
                         clock pessimism             -0.250     1.729    
    SLICE_X37Y27         FDRE (Hold_fdre_C_D)         0.091     1.820    ipbus/udp_if/internal_ram_shim/rxram_end_addr_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/IP_addr_rx_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/IPADDR/My_IP_addr_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.148ns (43.677%)  route 0.191ns (56.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.558     1.473    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X38Y16         FDRE                                         r  ipbus/udp_if/IPADDR/IP_addr_rx_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y16         FDRE (Prop_fdre_C_Q)         0.148     1.621 r  ipbus/udp_if/IPADDR/IP_addr_rx_int_reg[4]/Q
                         net (fo=3, routed)           0.191     1.812    ipbus/udp_if/IPADDR/p_1_in[12]
    SLICE_X35Y16         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.824     1.984    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X35Y16         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_int_reg[4]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X35Y16         FDRE (Hold_fdre_C_D)         0.013     1.747    ipbus/udp_if/IPADDR/My_IP_addr_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[46]__1/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]__1_srl7___pkt_data_reg_r_65/D
                            (rising edge-triggered cell SRL16E clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.564     1.479    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X15Y39         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[46]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[46]__1/Q
                         net (fo=2, routed)           0.124     1.745    ipbus/udp_if/rx_packet_parser/pkt_data_reg[46]__1_n_0
    SLICE_X14Y40         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]__1_srl7___pkt_data_reg_r_65/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.835     1.995    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X14Y40         SRL16E                                       r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]__1_srl7___pkt_data_reg_r_65/CLK
                         clock pessimism             -0.499     1.496    
    SLICE_X14Y40         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.679    ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]__1_srl7___pkt_data_reg_r_65
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/internal_ram_shim/rxram_end_addr_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.226ns (53.111%)  route 0.200ns (46.889%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.550     1.465    ipbus/udp_if/internal_ram_shim/mac_clk
    SLICE_X35Y26         FDRE                                         r  ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0][8]/Q
                         net (fo=1, routed)           0.200     1.793    ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0]__0[8]
    SLICE_X36Y26         LUT3 (Prop_lut3_I1_O)        0.098     1.891 r  ipbus/udp_if/internal_ram_shim/rxram_end_addr_x[8]_i_1/O
                         net (fo=1, routed)           0.000     1.891    ipbus/udp_if/internal_ram_shim/p_1_in[8]
    SLICE_X36Y26         FDRE                                         r  ipbus/udp_if/internal_ram_shim/rxram_end_addr_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.817     1.977    ipbus/udp_if/internal_ram_shim/mac_clk
    SLICE_X36Y26         FDRE                                         r  ipbus/udp_if/internal_ram_shim/rxram_end_addr_x_reg[8]/C
                         clock pessimism             -0.250     1.727    
    SLICE_X36Y26         FDRE (Hold_fdre_C_D)         0.092     1.819    ipbus/udp_if/internal_ram_shim/rxram_end_addr_x_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/internal_ram_shim/rxram_end_addr_x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.226ns (53.098%)  route 0.200ns (46.902%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.550     1.465    ipbus/udp_if/internal_ram_shim/mac_clk
    SLICE_X35Y26         FDRE                                         r  ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDRE (Prop_fdre_C_Q)         0.128     1.593 r  ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0][6]/Q
                         net (fo=1, routed)           0.200     1.793    ipbus/udp_if/internal_ram_shim/end_address_buf_reg[0]__0[6]
    SLICE_X36Y26         LUT3 (Prop_lut3_I1_O)        0.098     1.891 r  ipbus/udp_if/internal_ram_shim/rxram_end_addr_x[6]_i_1/O
                         net (fo=1, routed)           0.000     1.891    ipbus/udp_if/internal_ram_shim/p_1_in[6]
    SLICE_X36Y26         FDRE                                         r  ipbus/udp_if/internal_ram_shim/rxram_end_addr_x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.817     1.977    ipbus/udp_if/internal_ram_shim/mac_clk
    SLICE_X36Y26         FDRE                                         r  ipbus/udp_if/internal_ram_shim/rxram_end_addr_x_reg[6]/C
                         clock pessimism             -0.250     1.727    
    SLICE_X36Y26         FDRE (Hold_fdre_C_D)         0.092     1.819    ipbus/udp_if/internal_ram_shim/rxram_end_addr_x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_packet_parser/pkt_data_reg[106]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/rx_packet_parser/pkt_data_reg[114]/D
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.047%)  route 0.246ns (59.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.553     1.468    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X42Y21         FDRE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[106]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y21         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[106]/Q
                         net (fo=1, routed)           0.246     1.878    ipbus/udp_if/rx_packet_parser/pkt_data_reg_n_0_[106]
    SLICE_X35Y20         FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.820     1.980    ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X35Y20         FDSE                                         r  ipbus/udp_if/rx_packet_parser/pkt_data_reg[114]/C
                         clock pessimism             -0.250     1.730    
    SLICE_X35Y20         FDSE (Hold_fdse_C_D)         0.075     1.805    ipbus/udp_if/rx_packet_parser/pkt_data_reg[114]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_sysclk_x2_in
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y0      ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y5      ipbus/udp_if/ipbus_rx_ram/ram4_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y5      ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y6      ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y4      ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y2      ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y7      ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y7      ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y1      ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y8      ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y17     ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]_srl3___pkt_data_reg_r_44/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y17     ipbus/udp_if/rx_packet_parser/pkt_data_reg[60]_srl4___pkt_data_reg_r_45/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y37     ipbus/udp_if/rx_packet_parser/pkt_data_reg[67]__1_srl4___pkt_data_reg_r_62/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y37     ipbus/udp_if/rx_packet_parser/pkt_data_reg[72]__1_srl5___pkt_data_reg_r_63/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y17     ipbus/udp_if/rx_packet_parser/pkt_data_reg[77]_srl6___pkt_data_reg_r_47/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y17     ipbus/udp_if/rx_packet_parser/pkt_data_reg[86]_srl3___pkt_data_reg_r_44/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y37     ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___pkt_data_reg_r_60/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y15     ipbus/udp_if/rx_packet_parser/pkt_data_reg[92]__0_srl8___pkt_data_reg_r_57/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y37     ipbus/udp_if/rx_packet_parser/pkt_data_reg[92]__1_srl8___pkt_data_reg_r_66/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X34Y15     ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__0_srl8___pkt_data_reg_r_57/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y40     ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]__1_srl7___pkt_data_reg_r_65/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y40     ipbus/udp_if/rx_packet_parser/pkt_data_reg[102]__1_srl7___pkt_data_reg_r_65/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y40     ipbus/udp_if/rx_packet_parser/pkt_data_reg[103]__1_srl9___pkt_data_reg_r_67/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y40     ipbus/udp_if/rx_packet_parser/pkt_data_reg[103]__1_srl9___pkt_data_reg_r_67/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y40     ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___pkt_data_reg_r_62/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y40     ipbus/udp_if/rx_packet_parser/pkt_data_reg[105]__1_srl4___pkt_data_reg_r_62/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y40     ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]__1_srl2___pkt_data_reg_r_60/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X14Y40     ipbus/udp_if/rx_packet_parser/pkt_data_reg[107]__1_srl2___pkt_data_reg_r_60/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y13     ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]__0_srl3___pkt_data_reg_r_52/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X30Y13     ipbus/udp_if/rx_packet_parser/pkt_data_reg[51]__0_srl3___pkt_data_reg_r_52/CLK



---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x4_in
  To Clock:  s_sysclk_x4_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_sysclk_x4_in
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y8    Inst_system_clocks/BUFG_SYS_CLK_x4/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk_i
  To Clock:  clk_rx

Setup :            0  Failing Endpoints,  Worst Slack       34.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.059ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
                            (rising edge-triggered cell SRL16E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 2.305ns (39.532%)  route 3.526ns (60.468%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 43.054 - 40.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.738     3.231    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X2Y68          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.606     4.837 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/Q
                         net (fo=4, routed)           0.890     5.727    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RX_DV_REG5
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.119     5.846 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3/O
                         net (fo=1, routed)           0.586     6.432    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.332     6.764 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_2/O
                         net (fo=3, routed)           0.819     7.583    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RXD_REG5_reg[5]
    SLICE_X7Y73          LUT4 (Prop_lut4_I0_O)        0.124     7.707 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FALSE_CARR_FLAG_i_1/O
                         net (fo=2, routed)           0.585     8.292    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PRE_FALSE_CARR_FLAG
    SLICE_X5Y72          LUT5 (Prop_lut5_I0_O)        0.124     8.416 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_i_1/O
                         net (fo=1, routed)           0.646     9.062    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT0
    SLICE_X4Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.698    43.054    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X4Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/C
                         clock pessimism              0.149    43.203    
                         clock uncertainty           -0.035    43.168    
    SLICE_X4Y72          FDRE (Setup_fdre_C_D)       -0.047    43.121    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg
  -------------------------------------------------------------------
                         required time                         43.121    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                 34.059    

Slack (MET) :             34.342ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
                            (rising edge-triggered cell SRL16E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 2.305ns (41.017%)  route 3.315ns (58.983%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.738     3.231    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X2Y68          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.606     4.837 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/Q
                         net (fo=4, routed)           0.890     5.727    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RX_DV_REG5
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.119     5.846 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3/O
                         net (fo=1, routed)           0.586     6.432    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.332     6.764 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_2/O
                         net (fo=3, routed)           0.803     7.567    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RXD_REG5_reg[5]
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.124     7.691 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_2/O
                         net (fo=1, routed)           0.469     8.160    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_2_n_0
    SLICE_X7Y73          LUT4 (Prop_lut4_I0_O)        0.124     8.284 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_1/O
                         net (fo=1, routed)           0.566     8.851    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.751    43.107    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X8Y73          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.221    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)       -0.028    43.193    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg
  -------------------------------------------------------------------
                         required time                         43.193    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                 34.342    

Slack (MET) :             34.525ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.580ns (11.540%)  route 4.446ns (88.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 43.108 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.968     8.268    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.752    43.108    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[12]/C
                         clock pessimism              0.149    43.257    
                         clock uncertainty           -0.035    43.222    
    SLICE_X11Y77         FDRE (Setup_fdre_C_R)       -0.429    42.793    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[12]
  -------------------------------------------------------------------
                         required time                         42.793    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                 34.525    

Slack (MET) :             34.525ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.580ns (11.540%)  route 4.446ns (88.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 43.108 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.968     8.268    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.752    43.108    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[13]/C
                         clock pessimism              0.149    43.257    
                         clock uncertainty           -0.035    43.222    
    SLICE_X11Y77         FDRE (Setup_fdre_C_R)       -0.429    42.793    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                         42.793    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                 34.525    

Slack (MET) :             34.525ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.580ns (11.540%)  route 4.446ns (88.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 43.108 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.968     8.268    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.752    43.108    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]/C
                         clock pessimism              0.149    43.257    
                         clock uncertainty           -0.035    43.222    
    SLICE_X11Y77         FDRE (Setup_fdre_C_R)       -0.429    42.793    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                         42.793    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                 34.525    

Slack (MET) :             34.600ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 0.704ns (12.890%)  route 4.757ns (87.110%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 43.113 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.280     8.579    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.703 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[10]_i_1/O
                         net (fo=1, routed)           0.000     8.703    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[10]_i_1_n_0
    SLICE_X12Y69         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.757    43.113    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X12Y69         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[10]/C
                         clock pessimism              0.149    43.262    
                         clock uncertainty           -0.035    43.227    
    SLICE_X12Y69         FDRE (Setup_fdre_C_D)        0.077    43.304    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[10]
  -------------------------------------------------------------------
                         required time                         43.304    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                 34.600    

Slack (MET) :             34.614ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 0.704ns (12.914%)  route 4.747ns (87.086%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 43.113 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.270     8.569    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.693 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[8]_i_1/O
                         net (fo=1, routed)           0.000     8.693    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[8]_i_1_n_0
    SLICE_X12Y69         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.757    43.113    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X12Y69         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[8]/C
                         clock pessimism              0.149    43.262    
                         clock uncertainty           -0.035    43.227    
    SLICE_X12Y69         FDRE (Setup_fdre_C_D)        0.081    43.308    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[8]
  -------------------------------------------------------------------
                         required time                         43.308    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                 34.614    

Slack (MET) :             34.662ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.580ns (11.867%)  route 4.307ns (88.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.830     8.129    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.751    43.107    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[10]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.221    
    SLICE_X11Y76         FDRE (Setup_fdre_C_R)       -0.429    42.792    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[10]
  -------------------------------------------------------------------
                         required time                         42.792    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                 34.662    

Slack (MET) :             34.662ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.580ns (11.867%)  route 4.307ns (88.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.830     8.129    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.751    43.107    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[11]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.221    
    SLICE_X11Y76         FDRE (Setup_fdre_C_R)       -0.429    42.792    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[11]
  -------------------------------------------------------------------
                         required time                         42.792    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                 34.662    

Slack (MET) :             34.662ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.580ns (11.867%)  route 4.307ns (88.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.830     8.129    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.751    43.107    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.221    
    SLICE_X11Y76         FDRE (Setup_fdre_C_R)       -0.429    42.792    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                         42.792    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                 34.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.604%)  route 0.261ns (61.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.288     0.836    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X10Y59         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_fdre_C_Q)         0.164     1.000 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[2]/Q
                         net (fo=1, routed)           0.261     1.261    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_din[2]
    RAMB36_X0Y11         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.363     1.367    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_clk
    RAMB36_X0Y11         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.468     0.899    
                         clock uncertainty            0.035     0.934    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.230    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/Q
                         net (fo=2, routed)           0.115     1.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/D
    SLICE_X2Y76          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.283     1.286    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X2Y76          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.468     0.818    
                         clock uncertainty            0.035     0.854    
    SLICE_X2Y76          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.998    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.252     0.800    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y75          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141     0.941 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/Q
                         net (fo=2, routed)           0.115     1.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/D
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.468     0.817    
                         clock uncertainty            0.035     0.853    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.997    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y77          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/Q
                         net (fo=2, routed)           0.119     1.063    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/D
    SLICE_X2Y77          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.285     1.288    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X2Y77          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.468     0.820    
                         clock uncertainty            0.035     0.856    
    SLICE_X2Y77          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.467%)  route 0.280ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.280     1.222    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A1
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.813    
                         clock uncertainty            0.035     0.849    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.158    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.467%)  route 0.280ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.280     1.222    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A1
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.813    
                         clock uncertainty            0.035     0.849    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.158    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.467%)  route 0.280ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.280     1.222    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A1
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.813    
                         clock uncertainty            0.035     0.849    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.158    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.467%)  route 0.280ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.280     1.222    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A1
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.813    
                         clock uncertainty            0.035     0.849    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.158    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDPE (Prop_fdpe_C_Q)         0.141     0.954 r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.056     1.010    eth_mac_block_1/rx_mac_reset_gen/reset_sync_reg0
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.488     0.813    
                         clock uncertainty            0.035     0.849    
    SLICE_X1Y55          FDPE (Hold_fdpe_C_D)         0.075     0.924    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_rx
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.258     0.806    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     0.947 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.003    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync0
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.289     1.292    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/C
                         clock pessimism             -0.486     0.806    
                         clock uncertainty            0.035     0.842    
    SLICE_X3Y68          FDRE (Hold_fdre_C_D)         0.075     0.917    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk_i
  To Clock:  clk_tx_mac

Setup :            0  Failing Endpoints,  Worst Slack        4.941ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.964ns  (logic 0.518ns (53.735%)  route 0.446ns (46.265%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.446     0.964    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X7Y66          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X7Y66          FDRE (Setup_fdre_C_D)       -0.095     5.905    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             28.063ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        3.968ns  (logic 1.090ns (27.468%)  route 2.878ns (72.532%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/Q
                         net (fo=2, routed)           0.869     1.288    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[2]
    SLICE_X9Y66          LUT4 (Prop_lut4_I0_O)        0.299     1.587 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7/O
                         net (fo=1, routed)           0.670     2.258    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7_n_0
    SLICE_X9Y66          LUT5 (Prop_lut5_I4_O)        0.124     2.382 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.510     2.891    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I5_O)        0.124     3.015 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.829     3.844    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.124     3.968 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     3.968    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_0
    SLICE_X11Y64         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y64         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -3.968    
  -------------------------------------------------------------------
                         slack                                 28.063    

Slack (MET) :             30.496ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.535ns  (logic 0.715ns (46.565%)  route 0.820ns (53.435%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/Q
                         net (fo=2, routed)           0.820     1.239    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[7]
    SLICE_X11Y67         LUT4 (Prop_lut4_I0_O)        0.296     1.535 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.535    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_13
    SLICE_X11Y67         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y67         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                 30.496    

Slack (MET) :             30.496ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.535ns  (logic 0.718ns (46.790%)  route 0.817ns (53.210%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/Q
                         net (fo=2, routed)           0.817     1.236    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[2]
    SLICE_X9Y67          LUT4 (Prop_lut4_I0_O)        0.299     1.535 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.535    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_18
    SLICE_X9Y67          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X9Y67          FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                 30.496    

Slack (MET) :             30.632ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.397ns  (logic 0.580ns (41.513%)  route 0.817ns (58.487%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/Q
                         net (fo=2, routed)           0.817     1.273    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[10]
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.124     1.397 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.397    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_10
    SLICE_X11Y66         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.397    
  -------------------------------------------------------------------
                         slack                                 30.632    

Slack (MET) :             30.693ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.384ns  (logic 0.642ns (46.372%)  route 0.742ns (53.628%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/Q
                         net (fo=2, routed)           0.742     1.260    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[12]
    SLICE_X10Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.384 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.384    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_8
    SLICE_X10Y68         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X10Y68         FDRE (Setup_fdre_C_D)        0.077    32.077    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]
  -------------------------------------------------------------------
                         required time                         32.077    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 30.693    

Slack (MET) :             30.729ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.302ns  (logic 0.715ns (54.925%)  route 0.587ns (45.075%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/Q
                         net (fo=2, routed)           0.587     1.006    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[6]
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.296     1.302 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.302    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_14
    SLICE_X11Y66         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                 30.729    

Slack (MET) :             30.754ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.278ns  (logic 0.716ns (56.008%)  route 0.562ns (43.992%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/Q
                         net (fo=2, routed)           0.562     0.981    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[9]
    SLICE_X9Y67          LUT4 (Prop_lut4_I0_O)        0.297     1.278 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.278    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_11
    SLICE_X9Y67          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X9Y67          FDRE (Setup_fdre_C_D)        0.032    32.032    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]
  -------------------------------------------------------------------
                         required time                         32.032    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 30.754    

Slack (MET) :             30.794ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.237ns  (logic 0.580ns (46.882%)  route 0.657ns (53.118%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/Q
                         net (fo=2, routed)           0.657     1.113    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[3]
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.124     1.237 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.237    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_17
    SLICE_X11Y66         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.237    
  -------------------------------------------------------------------
                         slack                                 30.794    

Slack (MET) :             30.797ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.232ns  (logic 0.580ns (47.072%)  route 0.652ns (52.928%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/Q
                         net (fo=2, routed)           0.652     1.108    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[13]
    SLICE_X11Y67         LUT4 (Prop_lut4_I0_O)        0.124     1.232 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[13]_i_1/O
                         net (fo=1, routed)           0.000     1.232    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_7
    SLICE_X11Y67         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y67         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                 30.797    





---------------------------------------------------------------------------------------------------
From Clock:  mii_tx_clk_i
  To Clock:  clk_tx_mac

Setup :            0  Failing Endpoints,  Worst Slack       33.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.064ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__63/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        6.956ns  (logic 1.498ns (21.537%)  route 5.458ns (78.463%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y56         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__63/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     3.813 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__63/Q
                         net (fo=4, routed)           1.459     5.272    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__63_0
    SLICE_X13Y53         LUT5 (Prop_lut5_I1_O)        0.124     5.396 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_6/O
                         net (fo=2, routed)           1.189     6.585    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_6_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.709 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_11/O
                         net (fo=1, routed)           0.665     7.374    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_11_n_0
    SLICE_X13Y49         LUT5 (Prop_lut5_I2_O)        0.124     7.498 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_4/O
                         net (fo=4, routed)           0.613     8.111    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state[0]
    SLICE_X12Y51         LUT3 (Prop_lut3_I0_O)        0.153     8.264 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3/O
                         net (fo=1, routed)           1.005     9.269    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I5_O)        0.331     9.600 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2/O
                         net (fo=1, routed)           0.526    10.126    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, routed)           0.000    10.250    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
    SLICE_X12Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X12Y51         FDRE (Setup_fdre_C_D)        0.079    43.314    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         43.314    
                         arrival time                         -10.250    
  -------------------------------------------------------------------
                         slack                                 33.064    

Slack (MET) :             33.652ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.456ns (7.840%)  route 5.360ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.360     9.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/count_set_reg_reg
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_axi_clk
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[0]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X8Y56          FDRE (Setup_fdre_C_R)       -0.524    42.708    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[0]
  -------------------------------------------------------------------
                         required time                         42.708    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 33.652    

Slack (MET) :             33.652ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.456ns (7.840%)  route 5.360ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.360     9.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/count_set_reg_reg
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_axi_clk
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[1]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X8Y56          FDRE (Setup_fdre_C_R)       -0.524    42.708    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[1]
  -------------------------------------------------------------------
                         required time                         42.708    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 33.652    

Slack (MET) :             33.652ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.456ns (7.840%)  route 5.360ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.360     9.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/count_set_reg_reg
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_axi_clk
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[2]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X8Y56          FDRE (Setup_fdre_C_R)       -0.524    42.708    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         42.708    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 33.652    

Slack (MET) :             33.747ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/end_of_tx_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.456ns (7.840%)  route 5.360ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.360     9.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_count_reg[0]_0
    SLICE_X9Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/end_of_tx_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X9Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/end_of_tx_reg_reg/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X9Y56          FDRE (Setup_fdre_C_R)       -0.429    42.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/end_of_tx_reg_reg
  -------------------------------------------------------------------
                         required time                         42.803    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 33.747    

Slack (MET) :             33.897ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 0.456ns (8.048%)  route 5.210ns (91.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.210     8.906    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_underrun_reg_0
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X9Y55          FDRE (Setup_fdre_C_R)       -0.429    42.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         42.803    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 33.897    

Slack (MET) :             33.897ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 0.456ns (8.048%)  route 5.210ns (91.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.210     8.906    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_underrun_reg_0
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X9Y55          FDRE (Setup_fdre_C_R)       -0.429    42.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]
  -------------------------------------------------------------------
                         required time                         42.803    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 33.897    

Slack (MET) :             33.897ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 0.456ns (8.048%)  route 5.210ns (91.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.210     8.906    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_underrun_reg_0
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X9Y55          FDRE (Setup_fdre_C_R)       -0.429    42.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]
  -------------------------------------------------------------------
                         required time                         42.803    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 33.897    

Slack (MET) :             33.977ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.244ns (20.917%)  route 4.703ns (79.083%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X12Y56         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     3.813 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/Q
                         net (fo=14, routed)          1.038     4.851    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_ack_int
    SLICE_X13Y53         LUT2 (Prop_lut2_I1_O)        0.152     5.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_2/O
                         net (fo=11, routed)          1.061     6.064    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_2_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I3_O)        0.326     6.390 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_15/O
                         net (fo=1, routed)           1.002     7.392    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_15_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.516 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_5/O
                         net (fo=4, routed)           1.034     8.550    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state[1]
    SLICE_X12Y51         LUT5 (Prop_lut5_I4_O)        0.124     8.674 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_1/O
                         net (fo=1, routed)           0.568     9.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_1_n_0
    SLICE_X12Y51         FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y51         FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X12Y51         FDSE (Setup_fdse_C_D)       -0.016    43.219    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg
  -------------------------------------------------------------------
                         required time                         43.219    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                 33.977    

Slack (MET) :             34.185ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 0.704ns (12.191%)  route 5.071ns (87.809%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 43.116 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.968     7.663    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][0]_0
    SLICE_X14Y62         LUT4 (Prop_lut4_I0_O)        0.124     7.787 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_i_2/O
                         net (fo=1, routed)           0.591     8.378    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_i_2_n_0
    SLICE_X14Y63         LUT5 (Prop_lut5_I4_O)        0.124     8.502 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_i_1/O
                         net (fo=1, routed)           0.512     9.014    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_i_1_n_0
    SLICE_X12Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.763    43.116    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X12Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_reg/C
                         clock pessimism              0.149    43.265    
                         clock uncertainty           -0.035    43.229    
    SLICE_X12Y63         FDRE (Setup_fdre_C_D)       -0.030    43.199    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_reg
  -------------------------------------------------------------------
                         required time                         43.199    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                 34.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.285     0.830    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X15Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.141     0.971 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[3]/Q
                         net (fo=6, routed)           0.068     1.039    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg_n_0_[3]
    SLICE_X14Y63         LUT4 (Prop_lut4_I1_O)        0.045     1.084 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[5]_i_1/O
                         net (fo=1, routed)           0.000     1.084    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[5]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.320     1.320    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X14Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[5]/C
                         clock pessimism             -0.477     0.843    
                         clock uncertainty            0.035     0.878    
    SLICE_X14Y63         FDRE (Hold_fdre_C_D)         0.120     0.998    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.260     0.805    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X7Y66          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     0.946 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.002    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync0
    SLICE_X7Y66          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.291     1.291    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X7Y66          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/C
                         clock pessimism             -0.486     0.805    
                         clock uncertainty            0.035     0.840    
    SLICE_X7Y66          FDRE (Hold_fdre_C_D)         0.075     0.915    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDPE (Prop_fdpe_C_Q)         0.141     0.976 r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.056     1.032    eth_mac_block_1/tx_mac_reset_gen/reset_sync_reg0
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.491     0.835    
                         clock uncertainty            0.035     0.870    
    SLICE_X15Y51         FDPE (Hold_fdpe_C_D)         0.075     0.945    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    0.837ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.292     0.837    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X28Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     0.978 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/Q
                         net (fo=1, routed)           0.065     1.043    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync0
    SLICE_X28Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.328     1.328    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X28Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/C
                         clock pessimism             -0.491     0.837    
                         clock uncertainty            0.035     0.872    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.075     0.947    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.261     0.806    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X4Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     0.947 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[12]/Q
                         net (fo=1, routed)           0.054     1.001    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg_n_0_[12]
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.045     1.046 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC[20]_i_1/O
                         net (fo=1, routed)           0.000     1.046    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/p_1_in[20]
    SLICE_X5Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.293     1.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X5Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]/C
                         clock pessimism             -0.474     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X5Y64          FDRE (Hold_fdre_C_D)         0.092     0.946    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.261     0.806    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X4Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     0.947 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[10]/Q
                         net (fo=1, routed)           0.054     1.001    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg_n_0_[10]
    SLICE_X5Y64          LUT6 (Prop_lut6_I5_O)        0.045     1.046 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC[18]_i_1/O
                         net (fo=1, routed)           0.000     1.046    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/p_1_in[18]
    SLICE_X5Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.293     1.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X5Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[18]/C
                         clock pessimism             -0.474     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X5Y64          FDRE (Hold_fdre_C_D)         0.091     0.945    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.078%)  route 0.250ns (63.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y51         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/Q
                         net (fo=5, routed)           0.250     1.226    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_addr[3]
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.365     1.365    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_clk
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism             -0.468     0.897    
                         clock uncertainty            0.035     0.933    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.116    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.201%)  route 0.097ns (40.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.264     0.809    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/tx_axi_clk
    SLICE_X1Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     0.950 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[2]/Q
                         net (fo=1, routed)           0.097     1.047    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[15]_0[2]
    SLICE_X2Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.297     1.297    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X2Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[2]/C
                         clock pessimism             -0.472     0.825    
                         clock uncertainty            0.035     0.860    
    SLICE_X2Y57          FDRE (Hold_fdre_C_D)         0.076     0.936    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.265     0.810    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/tx_axi_clk
    SLICE_X2Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164     0.974 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[12]/Q
                         net (fo=1, routed)           0.049     1.023    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[15]_0[12]
    SLICE_X3Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.298     1.298    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X3Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[12]/C
                         clock pessimism             -0.475     0.823    
                         clock uncertainty            0.035     0.858    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.047     0.905    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_tx_mac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.289     0.834    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.164     0.998 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_delay_reg[7]/Q
                         net (fo=1, routed)           0.056     1.054    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_delay[7]
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.323     1.323    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[7]/C
                         clock pessimism             -0.489     0.834    
                         clock uncertainty            0.035     0.869    
    SLICE_X10Y53         FDRE (Hold_fdre_C_D)         0.064     0.933    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rx
  To Clock:  mii_rx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       34.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.059ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.831ns  (logic 2.305ns (39.532%)  route 3.526ns (60.468%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.054ns = ( 43.054 - 40.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.738     3.231    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X2Y68          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.606     4.837 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/Q
                         net (fo=4, routed)           0.890     5.727    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RX_DV_REG5
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.119     5.846 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3/O
                         net (fo=1, routed)           0.586     6.432    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.332     6.764 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_2/O
                         net (fo=3, routed)           0.819     7.583    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RXD_REG5_reg[5]
    SLICE_X7Y73          LUT4 (Prop_lut4_I0_O)        0.124     7.707 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/FALSE_CARR_FLAG_i_1/O
                         net (fo=2, routed)           0.585     8.292    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/PRE_FALSE_CARR_FLAG
    SLICE_X5Y72          LUT5 (Prop_lut5_I0_O)        0.124     8.416 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_i_1/O
                         net (fo=1, routed)           0.646     9.062    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT0
    SLICE_X4Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.698    43.054    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X4Y72          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg/C
                         clock pessimism              0.149    43.203    
                         clock uncertainty           -0.035    43.168    
    SLICE_X4Y72          FDRE (Setup_fdre_C_D)       -0.047    43.121    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_EXT_reg
  -------------------------------------------------------------------
                         required time                         43.121    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                 34.059    

Slack (MET) :             34.342ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.620ns  (logic 2.305ns (41.017%)  route 3.315ns (58.983%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.231ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.738     3.231    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/rx_axi_clk
    SLICE_X2Y68          SRL16E                                       r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y68          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.606     4.837 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/DELAY_RX_DV2/Q
                         net (fo=4, routed)           0.890     5.727    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RX_DV_REG5
    SLICE_X5Y72          LUT2 (Prop_lut2_I0_O)        0.119     5.846 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3/O
                         net (fo=1, routed)           0.586     6.432    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_3_n_0
    SLICE_X6Y72          LUT6 (Prop_lut6_I5_O)        0.332     6.764 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/IFG_FLAG_i_2/O
                         net (fo=3, routed)           0.803     7.567    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/RXD_REG5_reg[5]
    SLICE_X7Y73          LUT6 (Prop_lut6_I5_O)        0.124     7.691 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_2/O
                         net (fo=1, routed)           0.469     8.160    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_2_n_0
    SLICE_X7Y73          LUT4 (Prop_lut4_I0_O)        0.124     8.284 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_1/O
                         net (fo=1, routed)           0.566     8.851    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_i_1_n_0
    SLICE_X8Y73          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.751    43.107    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/rx_axi_clk
    SLICE_X8Y73          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.221    
    SLICE_X8Y73          FDRE (Setup_fdre_C_D)       -0.028    43.193    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/END_FRAME_reg
  -------------------------------------------------------------------
                         required time                         43.193    
                         arrival time                          -8.851    
  -------------------------------------------------------------------
                         slack                                 34.342    

Slack (MET) :             34.525ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.580ns (11.540%)  route 4.446ns (88.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 43.108 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.968     8.268    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.752    43.108    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[12]/C
                         clock pessimism              0.149    43.257    
                         clock uncertainty           -0.035    43.222    
    SLICE_X11Y77         FDRE (Setup_fdre_C_R)       -0.429    42.793    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[12]
  -------------------------------------------------------------------
                         required time                         42.793    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                 34.525    

Slack (MET) :             34.525ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.580ns (11.540%)  route 4.446ns (88.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 43.108 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.968     8.268    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.752    43.108    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[13]/C
                         clock pessimism              0.149    43.257    
                         clock uncertainty           -0.035    43.222    
    SLICE_X11Y77         FDRE (Setup_fdre_C_R)       -0.429    42.793    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[13]
  -------------------------------------------------------------------
                         required time                         42.793    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                 34.525    

Slack (MET) :             34.525ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 0.580ns (11.540%)  route 4.446ns (88.460%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.108ns = ( 43.108 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.968     8.268    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.752    43.108    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y77         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]/C
                         clock pessimism              0.149    43.257    
                         clock uncertainty           -0.035    43.222    
    SLICE_X11Y77         FDRE (Setup_fdre_C_R)       -0.429    42.793    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]
  -------------------------------------------------------------------
                         required time                         42.793    
                         arrival time                          -8.268    
  -------------------------------------------------------------------
                         slack                                 34.525    

Slack (MET) :             34.600ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 0.704ns (12.890%)  route 4.757ns (87.110%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 43.113 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.280     8.579    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.703 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[10]_i_1/O
                         net (fo=1, routed)           0.000     8.703    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[10]_i_1_n_0
    SLICE_X12Y69         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.757    43.113    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X12Y69         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[10]/C
                         clock pessimism              0.149    43.262    
                         clock uncertainty           -0.035    43.227    
    SLICE_X12Y69         FDRE (Setup_fdre_C_D)        0.077    43.304    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[10]
  -------------------------------------------------------------------
                         required time                         43.304    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                 34.600    

Slack (MET) :             34.614ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        5.451ns  (logic 0.704ns (12.914%)  route 4.747ns (87.086%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.113ns = ( 43.113 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          1.270     8.569    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X12Y69         LUT6 (Prop_lut6_I5_O)        0.124     8.693 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[8]_i_1/O
                         net (fo=1, routed)           0.000     8.693    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE[8]_i_1_n_0
    SLICE_X12Y69         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.757    43.113    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X12Y69         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[8]/C
                         clock pessimism              0.149    43.262    
                         clock uncertainty           -0.035    43.227    
    SLICE_X12Y69         FDRE (Setup_fdre_C_D)        0.081    43.308    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/LENGTH_TYPE_reg[8]
  -------------------------------------------------------------------
                         required time                         43.308    
                         arrival time                          -8.693    
  -------------------------------------------------------------------
                         slack                                 34.614    

Slack (MET) :             34.662ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.580ns (11.867%)  route 4.307ns (88.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.830     8.129    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.751    43.107    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[10]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.221    
    SLICE_X11Y76         FDRE (Setup_fdre_C_R)       -0.429    42.792    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[10]
  -------------------------------------------------------------------
                         required time                         42.792    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                 34.662    

Slack (MET) :             34.662ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.580ns (11.867%)  route 4.307ns (88.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.830     8.129    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.751    43.107    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[11]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.221    
    SLICE_X11Y76         FDRE (Setup_fdre_C_R)       -0.429    42.792    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[11]
  -------------------------------------------------------------------
                         required time                         42.792    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                 34.662    

Slack (MET) :             34.662ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.580ns (11.867%)  route 4.307ns (88.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.107ns = ( 43.107 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         3.478     7.176    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/DEST_ADDRESS_FIELD_reg_0
    SLICE_X11Y72         LUT4 (Prop_lut4_I0_O)        0.124     7.300 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/RX_SM/LENGTH_TYPE[7]_i_1/O
                         net (fo=26, routed)          0.830     8.129    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[14]_0
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.751    43.107    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/rx_axi_clk
    SLICE_X11Y76         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]/C
                         clock pessimism              0.149    43.256    
                         clock uncertainty           -0.035    43.221    
    SLICE_X11Y76         FDRE (Setup_fdre_C_R)       -0.429    42.792    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rxgen/FRAME_DECODER/FRAME_COUNTER_reg[8]
  -------------------------------------------------------------------
                         required time                         42.792    
                         arrival time                          -8.129    
  -------------------------------------------------------------------
                         slack                                 34.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.164ns (38.604%)  route 0.261ns (61.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    0.836ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.288     0.836    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X10Y59         FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y59         FDRE (Prop_fdre_C_Q)         0.164     1.000 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[2]/Q
                         net (fo=1, routed)           0.261     1.261    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_din[2]
    RAMB36_X0Y11         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.363     1.367    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/a_clk
    RAMB36_X0Y11         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg/CLKARDCLK
                         clock pessimism             -0.468     0.899    
                         clock uncertainty            0.035     0.934    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     1.230    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.261    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.286ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/Q
                         net (fo=2, routed)           0.115     1.057    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/D
    SLICE_X2Y76          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.283     1.286    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X2Y76          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.468     0.818    
                         clock uncertainty            0.035     0.854    
    SLICE_X2Y76          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.998    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.071%)  route 0.115ns (44.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.800ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.252     0.800    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X5Y75          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141     0.941 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/Q
                         net (fo=2, routed)           0.115     1.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/D
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.468     0.817    
                         clock uncertainty            0.035     0.853    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.997    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.288ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X4Y77          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     0.944 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/Q
                         net (fo=2, routed)           0.119     1.063    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/D
    SLICE_X2Y77          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.285     1.288    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X2Y77          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.468     0.820    
                         clock uncertainty            0.035     0.856    
    SLICE_X2Y77          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.063    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.467%)  route 0.280ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.280     1.222    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A1
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.813    
                         clock uncertainty            0.035     0.849    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.158    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.467%)  route 0.280ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.280     1.222    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/A1
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.813    
                         clock uncertainty            0.035     0.849    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.158    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.467%)  route 0.280ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.280     1.222    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A1
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.472     0.813    
                         clock uncertainty            0.035     0.849    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.158    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.467%)  route 0.280ns (66.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.801ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.253     0.801    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X3Y76          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     0.942 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[1]/Q
                         net (fo=25, routed)          0.280     1.222    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/A1
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.282     1.285    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/WCLK
    SLICE_X2Y75          RAMD64E                                      r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.472     0.813    
                         clock uncertainty            0.035     0.849    
    SLICE_X2Y75          RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309     1.158    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDPE (Prop_fdpe_C_Q)         0.141     0.954 r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.056     1.010    eth_mac_block_1/rx_mac_reset_gen/reset_sync_reg0
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.488     0.813    
                         clock uncertainty            0.035     0.849    
    SLICE_X1Y55          FDPE (Hold_fdpe_C_D)         0.075     0.924    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.292ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.258     0.806    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.141     0.947 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.003    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync0
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.289     1.292    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/rx_axi_clk
    SLICE_X3Y68          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1/C
                         clock pessimism             -0.486     0.806    
                         clock uncertainty            0.035     0.842    
    SLICE_X3Y68          FDRE (Hold_fdre_C_D)         0.075     0.917    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x2_in
  To Clock:  mii_rx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.209ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_rx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        1.330ns  (logic 0.518ns (38.935%)  route 0.812ns (61.065%))
  Logic Levels:           0  
  Clock Path Skew:        -2.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 37.176 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.623    37.176    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X6Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518    37.694 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/Q
                         net (fo=3, routed)           0.812    38.507    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/C
                         clock pessimism              0.000    43.068    
                         clock uncertainty           -0.247    42.821    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)       -0.105    42.716    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         42.716    
                         arrival time                         -38.507    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_rx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        1.162ns  (logic 0.518ns (44.569%)  route 0.644ns (55.431%))
  Logic Levels:           0  
  Clock Path Skew:        -2.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 43.069 - 40.000 ) 
    Source Clock Delay      (SCD):    5.177ns = ( 37.177 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.624    37.177    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X6Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.518    37.695 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/Q
                         net (fo=2, routed)           0.644    38.340    eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_in
    SLICE_X6Y51          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.713    43.069    eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/clk
    SLICE_X6Y51          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/C
                         clock pessimism              0.000    43.069    
                         clock uncertainty           -0.247    42.822    
    SLICE_X6Y51          FDRE (Setup_fdre_C_D)       -0.047    42.775    eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         42.775    
                         arrival time                         -38.340    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.516ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_rx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        1.071ns  (logic 0.518ns (48.374%)  route 0.553ns (51.626%))
  Logic Levels:           0  
  Clock Path Skew:        -2.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 37.176 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.623    37.176    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X6Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE (Prop_fdre_C_Q)         0.518    37.694 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/Q
                         net (fo=3, routed)           0.553    38.247    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/C
                         clock pessimism              0.000    43.068    
                         clock uncertainty           -0.247    42.821    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)       -0.058    42.763    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         42.763    
                         arrival time                         -38.247    
  -------------------------------------------------------------------
                         slack                                  4.516    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_rx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        1.018ns  (logic 0.518ns (50.862%)  route 0.500ns (49.138%))
  Logic Levels:           0  
  Clock Path Skew:        -2.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 37.176 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.623    37.176    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X6Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518    37.694 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/Q
                         net (fo=3, routed)           0.500    38.195    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/C
                         clock pessimism              0.000    43.068    
                         clock uncertainty           -0.247    42.821    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)       -0.047    42.774    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         42.774    
                         arrival time                         -38.195    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_rx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        0.884ns  (logic 0.518ns (58.616%)  route 0.366ns (41.384%))
  Logic Levels:           0  
  Clock Path Skew:        -2.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 37.176 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.623    37.176    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X6Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE (Prop_fdre_C_Q)         0.518    37.694 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/Q
                         net (fo=3, routed)           0.366    38.060    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/C
                         clock pessimism              0.000    43.068    
                         clock uncertainty           -0.247    42.821    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)       -0.061    42.760    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         42.760    
                         arrival time                         -38.060    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_rx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        0.862ns  (logic 0.518ns (60.090%)  route 0.344ns (39.910%))
  Logic Levels:           0  
  Clock Path Skew:        -2.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 37.176 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.623    37.176    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X6Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518    37.694 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/Q
                         net (fo=3, routed)           0.344    38.038    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/C
                         clock pessimism              0.000    43.068    
                         clock uncertainty           -0.247    42.821    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)       -0.062    42.759    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         42.759    
                         arrival time                         -38.038    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.725ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_rx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        0.826ns  (logic 0.518ns (62.676%)  route 0.308ns (37.324%))
  Logic Levels:           0  
  Clock Path Skew:        -2.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    5.176ns = ( 37.176 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.623    37.176    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X6Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518    37.694 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/Q
                         net (fo=3, routed)           0.308    38.003    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/C
                         clock pessimism              0.000    43.068    
                         clock uncertainty           -0.247    42.821    
    SLICE_X5Y55          FDRE (Setup_fdre_C_D)       -0.093    42.728    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         42.728    
                         arrival time                         -38.003    
  -------------------------------------------------------------------
                         slack                                  4.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.335%)  route 0.122ns (42.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.591     1.506    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X6Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]/Q
                         net (fo=3, routed)           0.122     1.793    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[9]
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.247     1.548    
    SLICE_X5Y55          FDRE (Hold_fdre_C_D)         0.071     1.619    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.413%)  route 0.127ns (43.587%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.591     1.506    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X6Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]/Q
                         net (fo=3, routed)           0.127     1.797    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[6]
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.247     1.548    
    SLICE_X5Y55          FDRE (Hold_fdre_C_D)         0.070     1.618    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.265%)  route 0.117ns (41.735%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.591     1.506    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X6Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]/Q
                         net (fo=3, routed)           0.117     1.788    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[11]
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.247     1.548    
    SLICE_X5Y55          FDRE (Hold_fdre_C_D)         0.047     1.595    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.173%)  route 0.176ns (51.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.591     1.506    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X6Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]/Q
                         net (fo=3, routed)           0.176     1.847    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[8]
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.247     1.548    
    SLICE_X5Y55          FDRE (Hold_fdre_C_D)         0.075     1.623    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.164ns (47.017%)  route 0.185ns (52.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.591     1.506    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X6Y54          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y54          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]/Q
                         net (fo=3, routed)           0.185     1.855    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[7]
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.247     1.548    
    SLICE_X5Y55          FDRE (Hold_fdre_C_D)         0.072     1.620    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.411%)  route 0.286ns (63.589%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.591     1.506    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X6Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     1.670 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]/Q
                         net (fo=3, routed)           0.286     1.957    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rd_addr_reg[10]
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X5Y55          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]/C
                         clock pessimism              0.000     1.301    
                         clock uncertainty            0.247     1.548    
    SLICE_X5Y55          FDRE (Hold_fdre_C_D)         0.061     1.609    eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_rx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.164ns (32.142%)  route 0.346ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.592     1.507    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_fifo_aclk
    SLICE_X6Y50          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.671 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/update_addr_tog_reg/Q
                         net (fo=2, routed)           0.346     2.018    eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_in
    SLICE_X6Y51          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.299     1.302    eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/clk
    SLICE_X6Y51          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0/C
                         clock pessimism              0.000     1.302    
                         clock uncertainty            0.247     1.549    
    SLICE_X6Y51          FDRE (Hold_fdre_C_D)         0.075     1.624    eth_mac_block_1/user_side_FIFO/rx_fifo_i/sync_rd_addr_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.393    





---------------------------------------------------------------------------------------------------
From Clock:  clk_rx
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.941ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.964ns  (logic 0.518ns (53.735%)  route 0.446ns (46.265%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.446     0.964    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X7Y66          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X7Y66          FDRE (Setup_fdre_C_D)       -0.095     5.905    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             28.063ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        3.968ns  (logic 1.090ns (27.468%)  route 2.878ns (72.532%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/Q
                         net (fo=2, routed)           0.869     1.288    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[2]
    SLICE_X9Y66          LUT4 (Prop_lut4_I0_O)        0.299     1.587 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7/O
                         net (fo=1, routed)           0.670     2.258    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7_n_0
    SLICE_X9Y66          LUT5 (Prop_lut5_I4_O)        0.124     2.382 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.510     2.891    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I5_O)        0.124     3.015 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.829     3.844    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.124     3.968 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     3.968    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_0
    SLICE_X11Y64         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y64         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -3.968    
  -------------------------------------------------------------------
                         slack                                 28.063    

Slack (MET) :             30.496ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.535ns  (logic 0.715ns (46.565%)  route 0.820ns (53.435%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/Q
                         net (fo=2, routed)           0.820     1.239    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[7]
    SLICE_X11Y67         LUT4 (Prop_lut4_I0_O)        0.296     1.535 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.535    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_13
    SLICE_X11Y67         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y67         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                 30.496    

Slack (MET) :             30.496ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.535ns  (logic 0.718ns (46.790%)  route 0.817ns (53.210%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/Q
                         net (fo=2, routed)           0.817     1.236    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[2]
    SLICE_X9Y67          LUT4 (Prop_lut4_I0_O)        0.299     1.535 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.535    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_18
    SLICE_X9Y67          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X9Y67          FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                 30.496    

Slack (MET) :             30.632ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.397ns  (logic 0.580ns (41.513%)  route 0.817ns (58.487%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/Q
                         net (fo=2, routed)           0.817     1.273    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[10]
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.124     1.397 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.397    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_10
    SLICE_X11Y66         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.397    
  -------------------------------------------------------------------
                         slack                                 30.632    

Slack (MET) :             30.693ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.384ns  (logic 0.642ns (46.372%)  route 0.742ns (53.628%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/Q
                         net (fo=2, routed)           0.742     1.260    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[12]
    SLICE_X10Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.384 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.384    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_8
    SLICE_X10Y68         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X10Y68         FDRE (Setup_fdre_C_D)        0.077    32.077    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]
  -------------------------------------------------------------------
                         required time                         32.077    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 30.693    

Slack (MET) :             30.729ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.302ns  (logic 0.715ns (54.925%)  route 0.587ns (45.075%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/Q
                         net (fo=2, routed)           0.587     1.006    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[6]
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.296     1.302 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.302    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_14
    SLICE_X11Y66         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                 30.729    

Slack (MET) :             30.754ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.278ns  (logic 0.716ns (56.008%)  route 0.562ns (43.992%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/Q
                         net (fo=2, routed)           0.562     0.981    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[9]
    SLICE_X9Y67          LUT4 (Prop_lut4_I0_O)        0.297     1.278 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.278    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_11
    SLICE_X9Y67          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X9Y67          FDRE (Setup_fdre_C_D)        0.032    32.032    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]
  -------------------------------------------------------------------
                         required time                         32.032    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 30.754    

Slack (MET) :             30.794ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.237ns  (logic 0.580ns (46.882%)  route 0.657ns (53.118%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/Q
                         net (fo=2, routed)           0.657     1.113    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[3]
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.124     1.237 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.237    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_17
    SLICE_X11Y66         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.237    
  -------------------------------------------------------------------
                         slack                                 30.794    

Slack (MET) :             30.797ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.232ns  (logic 0.580ns (47.072%)  route 0.652ns (52.928%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/Q
                         net (fo=2, routed)           0.652     1.108    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[13]
    SLICE_X11Y67         LUT4 (Prop_lut4_I0_O)        0.124     1.232 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[13]_i_1/O
                         net (fo=1, routed)           0.000     1.232    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_7
    SLICE_X11Y67         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y67         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                 30.797    





---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_mac
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       33.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.064ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__63/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        6.956ns  (logic 1.498ns (21.537%)  route 5.458ns (78.463%))
  Logic Levels:           6  (LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y56         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__63/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     3.813 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__63/Q
                         net (fo=4, routed)           1.459     5.272    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_enable_reg_reg_rep__63_0
    SLICE_X13Y53         LUT5 (Prop_lut5_I1_O)        0.124     5.396 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_6/O
                         net (fo=2, routed)           1.189     6.585    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[0]_i_6_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I0_O)        0.124     6.709 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_11/O
                         net (fo=1, routed)           0.665     7.374    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_11_n_0
    SLICE_X13Y49         LUT5 (Prop_lut5_I2_O)        0.124     7.498 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_4/O
                         net (fo=4, routed)           0.613     8.111    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state[0]
    SLICE_X12Y51         LUT3 (Prop_lut3_I0_O)        0.153     8.264 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3/O
                         net (fo=1, routed)           1.005     9.269    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_3_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I5_O)        0.331     9.600 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2/O
                         net (fo=1, routed)           0.526    10.126    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_2_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_i_1/O
                         net (fo=1, routed)           0.000    10.250    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg0
    SLICE_X12Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y51         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X12Y51         FDRE (Setup_fdre_C_D)        0.079    43.314    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg
  -------------------------------------------------------------------
                         required time                         43.314    
                         arrival time                         -10.250    
  -------------------------------------------------------------------
                         slack                                 33.064    

Slack (MET) :             33.652ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.456ns (7.840%)  route 5.360ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.360     9.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/count_set_reg_reg
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_axi_clk
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[0]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X8Y56          FDRE (Setup_fdre_C_R)       -0.524    42.708    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[0]
  -------------------------------------------------------------------
                         required time                         42.708    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 33.652    

Slack (MET) :             33.652ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.456ns (7.840%)  route 5.360ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.360     9.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/count_set_reg_reg
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_axi_clk
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[1]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X8Y56          FDRE (Setup_fdre_C_R)       -0.524    42.708    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[1]
  -------------------------------------------------------------------
                         required time                         42.708    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 33.652    

Slack (MET) :             33.652ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.456ns (7.840%)  route 5.360ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.360     9.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/count_set_reg_reg
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_axi_clk
    SLICE_X8Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[2]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X8Y56          FDRE (Setup_fdre_C_R)       -0.524    42.708    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_data_int_reg[2]
  -------------------------------------------------------------------
                         required time                         42.708    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 33.652    

Slack (MET) :             33.747ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/end_of_tx_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.816ns  (logic 0.456ns (7.840%)  route 5.360ns (92.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.360     9.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/data_count_reg[0]_0
    SLICE_X9Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/end_of_tx_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X9Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/end_of_tx_reg_reg/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X9Y56          FDRE (Setup_fdre_C_R)       -0.429    42.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/end_of_tx_reg_reg
  -------------------------------------------------------------------
                         required time                         42.803    
                         arrival time                          -9.056    
  -------------------------------------------------------------------
                         slack                                 33.747    

Slack (MET) :             33.897ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 0.456ns (8.048%)  route 5.210ns (91.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.210     8.906    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_underrun_reg_0
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X9Y55          FDRE (Setup_fdre_C_R)       -0.429    42.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         42.803    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 33.897    

Slack (MET) :             33.897ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 0.456ns (8.048%)  route 5.210ns (91.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.210     8.906    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_underrun_reg_0
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X9Y55          FDRE (Setup_fdre_C_R)       -0.429    42.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[1]
  -------------------------------------------------------------------
                         required time                         42.803    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 33.897    

Slack (MET) :             33.897ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 0.456ns (8.048%)  route 5.210ns (91.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 43.119 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         5.210     8.906    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_underrun_reg_0
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.766    43.119    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X9Y55          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]/C
                         clock pessimism              0.149    43.268    
                         clock uncertainty           -0.035    43.232    
    SLICE_X9Y55          FDRE (Setup_fdre_C_R)       -0.429    42.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_data_hold_reg[2]
  -------------------------------------------------------------------
                         required time                         42.803    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 33.897    

Slack (MET) :             33.977ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg/D
                            (rising edge-triggered cell FDSE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 1.244ns (20.917%)  route 4.703ns (79.083%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X12Y56         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y56         FDRE (Prop_fdre_C_Q)         0.518     3.813 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/ack_out_reg/Q
                         net (fo=14, routed)          1.038     4.851    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_ack_int
    SLICE_X13Y53         LUT2 (Prop_lut2_I1_O)        0.152     5.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_2/O
                         net (fo=11, routed)          1.061     6.064    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_state[3]_i_2_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I3_O)        0.326     6.390 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_15/O
                         net (fo=1, routed)           1.002     7.392    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_15_n_0
    SLICE_X12Y49         LUT6 (Prop_lut6_I5_O)        0.124     7.516 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_5/O
                         net (fo=4, routed)           1.034     8.550    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/next_tx_state[1]
    SLICE_X12Y51         LUT5 (Prop_lut5_I4_O)        0.124     8.674 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_1/O
                         net (fo=1, routed)           0.568     9.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_i_1_n_0
    SLICE_X12Y51         FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X12Y51         FDSE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X12Y51         FDSE (Setup_fdse_C_D)       -0.016    43.219    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/gate_tready_reg
  -------------------------------------------------------------------
                         required time                         43.219    
                         arrival time                          -9.242    
  -------------------------------------------------------------------
                         slack                                 33.977    

Slack (MET) :             34.185ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 0.704ns (12.191%)  route 5.071ns (87.809%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.116ns = ( 43.116 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         3.968     7.663    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/BYTE_COUNT_reg[1][0]_0
    SLICE_X14Y62         LUT4 (Prop_lut4_I0_O)        0.124     7.787 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_i_2/O
                         net (fo=1, routed)           0.591     8.378    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_i_2_n_0
    SLICE_X14Y63         LUT5 (Prop_lut5_I4_O)        0.124     8.502 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_i_1/O
                         net (fo=1, routed)           0.512     9.014    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_i_1_n_0
    SLICE_X12Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.763    43.116    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X12Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_reg/C
                         clock pessimism              0.149    43.265    
                         clock uncertainty           -0.035    43.229    
    SLICE_X12Y63         FDRE (Setup_fdre_C_D)       -0.030    43.199    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/IDL_reg
  -------------------------------------------------------------------
                         required time                         43.199    
                         arrival time                          -9.014    
  -------------------------------------------------------------------
                         slack                                 34.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.160%)  route 0.068ns (26.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.320ns
    Source Clock Delay      (SCD):    0.830ns
    Clock Pessimism Removal (CPR):    0.477ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.285     0.830    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X15Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y63         FDRE (Prop_fdre_C_Q)         0.141     0.971 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg[3]/Q
                         net (fo=6, routed)           0.068     1.039    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/INT_IFG_DELAY_reg_n_0_[3]
    SLICE_X14Y63         LUT4 (Prop_lut4_I1_O)        0.045     1.084 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[5]_i_1/O
                         net (fo=1, routed)           0.000     1.084    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED[5]_i_1_n_0
    SLICE_X14Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.320     1.320    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/tx_axi_clk
    SLICE_X14Y63         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[5]/C
                         clock pessimism             -0.477     0.843    
                         clock uncertainty            0.035     0.878    
    SLICE_X14Y63         FDRE (Hold_fdre_C_D)         0.120     0.998    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CORE_DOES_NO_HD_IFG.INT_IFG_DEL_MASKED_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.998    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.291ns
    Source Clock Delay      (SCD):    0.805ns
    Clock Pessimism Removal (CPR):    0.486ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.260     0.805    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X7Y66          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     0.946 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     1.002    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync0
    SLICE_X7Y66          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.291     1.291    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/tx_axi_clk
    SLICE_X7Y66          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1/C
                         clock pessimism             -0.486     0.805    
                         clock uncertainty            0.035     0.840    
    SLICE_X7Y66          FDRE (Hold_fdre_C_D)         0.075     0.915    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.915    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDPE (Prop_fdpe_C_Q)         0.141     0.976 r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.056     1.032    eth_mac_block_1/tx_mac_reset_gen/reset_sync_reg0
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.491     0.835    
                         clock uncertainty            0.035     0.870    
    SLICE_X15Y51         FDPE (Hold_fdpe_C_D)         0.075     0.945    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    0.837ns
    Clock Pessimism Removal (CPR):    0.491ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.292     0.837    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X28Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y50         FDRE (Prop_fdre_C_Q)         0.141     0.978 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/Q
                         net (fo=1, routed)           0.065     1.043    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync0
    SLICE_X28Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.328     1.328    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X28Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1/C
                         clock pessimism             -0.491     0.837    
                         clock uncertainty            0.035     0.872    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.075     0.947    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.261     0.806    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X4Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     0.947 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[12]/Q
                         net (fo=1, routed)           0.054     1.001    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg_n_0_[12]
    SLICE_X5Y64          LUT4 (Prop_lut4_I0_O)        0.045     1.046 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC[20]_i_1/O
                         net (fo=1, routed)           0.000     1.046    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/p_1_in[20]
    SLICE_X5Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.293     1.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X5Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]/C
                         clock pessimism             -0.474     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X5Y64          FDRE (Hold_fdre_C_D)         0.092     0.946    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.946    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    0.806ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.261     0.806    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X4Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDRE (Prop_fdre_C_Q)         0.141     0.947 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[10]/Q
                         net (fo=1, routed)           0.054     1.001    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg_n_0_[10]
    SLICE_X5Y64          LUT6 (Prop_lut6_I5_O)        0.045     1.046 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC[18]_i_1/O
                         net (fo=1, routed)           0.000     1.046    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/p_1_in[18]
    SLICE_X5Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.293     1.293    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/tx_axi_clk
    SLICE_X5Y64          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[18]/C
                         clock pessimism             -0.474     0.819    
                         clock uncertainty            0.035     0.854    
    SLICE_X5Y64          FDRE (Hold_fdre_C_D)         0.091     0.945    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/txgen/TX_SM1/CRCGEN/CALC_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.945    
                         arrival time                           1.046    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.078%)  route 0.250ns (63.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X11Y51         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.141     0.976 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/gen_fd_addr.rd_addr_reg[3]/Q
                         net (fo=5, routed)           0.250     1.226    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_addr[3]
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.365     1.365    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/b_clk
    RAMB36_X0Y10         RAMB36E1                                     r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg/CLKBWRCLK
                         clock pessimism             -0.468     0.897    
                         clock uncertainty            0.035     0.933    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     1.116    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.201%)  route 0.097ns (40.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.809ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.264     0.809    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/tx_axi_clk
    SLICE_X1Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     0.950 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[2]/Q
                         net (fo=1, routed)           0.097     1.047    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[15]_0[2]
    SLICE_X2Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.297     1.297    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X2Y57          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[2]/C
                         clock pessimism             -0.472     0.825    
                         clock uncertainty            0.035     0.860    
    SLICE_X2Y57          FDRE (Hold_fdre_C_D)         0.076     0.936    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.047    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.164ns (76.958%)  route 0.049ns (23.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.810ns
    Clock Pessimism Removal (CPR):    0.475ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.265     0.810    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/tx_axi_clk
    SLICE_X2Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDRE (Prop_fdre_C_Q)         0.164     0.974 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/pfc_tx/pause_value_reg[12]/Q
                         net (fo=1, routed)           0.049     1.023    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[15]_0[12]
    SLICE_X3Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.298     1.298    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/tx_axi_clk
    SLICE_X3Y56          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[12]/C
                         clock pessimism             -0.475     0.823    
                         clock uncertainty            0.035     0.858    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.047     0.905    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx/pause_value_sample_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_delay_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.323ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    0.489ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.289     0.834    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_delay_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y53         FDRE (Prop_fdre_C_Q)         0.164     0.998 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_delay_reg[7]/Q
                         net (fo=1, routed)           0.056     1.054    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_delay[7]
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.323     1.323    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y53         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[7]/C
                         clock pessimism             -0.489     0.834    
                         clock uncertainty            0.035     0.869    
    SLICE_X10Y53         FDRE (Hold_fdre_C_D)         0.064     0.933    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_data_pipe_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           1.054    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk_i
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.941ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.941ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.964ns  (logic 0.518ns (53.735%)  route 0.446ns (46.265%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.446     0.964    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_in
    SLICE_X7Y66          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X7Y66          FDRE (Setup_fdre_C_D)       -0.095     5.905    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                  4.941    

Slack (MET) :             28.063ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        3.968ns  (logic 1.090ns (27.468%)  route 2.878ns (72.532%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/Q
                         net (fo=2, routed)           0.869     1.288    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/Q[2]
    SLICE_X9Y66          LUT4 (Prop_lut4_I0_O)        0.299     1.587 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7/O
                         net (fo=1, routed)           0.670     2.258    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_7_n_0
    SLICE_X9Y66          LUT5 (Prop_lut5_I4_O)        0.124     2.382 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6/O
                         net (fo=1, routed)           0.510     2.891    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_6_n_0
    SLICE_X9Y65          LUT6 (Prop_lut6_I5_O)        0.124     3.015 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/count_set_i_3/O
                         net (fo=1, routed)           0.829     3.844    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_reg_0
    SLICE_X11Y64         LUT6 (Prop_lut6_I3_O)        0.124     3.968 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/count_set_i_1/O
                         net (fo=1, routed)           0.000     3.968    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_0
    SLICE_X11Y64         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y64         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/count_set_reg
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -3.968    
  -------------------------------------------------------------------
                         slack                                 28.063    

Slack (MET) :             30.496ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.535ns  (logic 0.715ns (46.565%)  route 0.820ns (53.435%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[7]/Q
                         net (fo=2, routed)           0.820     1.239    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[7]
    SLICE_X11Y67         LUT4 (Prop_lut4_I0_O)        0.296     1.535 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[7]_i_1/O
                         net (fo=1, routed)           0.000     1.535    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_13
    SLICE_X11Y67         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y67         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[7]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                 30.496    

Slack (MET) :             30.496ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.535ns  (logic 0.718ns (46.790%)  route 0.817ns (53.210%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[2]/Q
                         net (fo=2, routed)           0.817     1.236    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[2]
    SLICE_X9Y67          LUT4 (Prop_lut4_I0_O)        0.299     1.535 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.535    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_18
    SLICE_X9Y67          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X9Y67          FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[2]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.535    
  -------------------------------------------------------------------
                         slack                                 30.496    

Slack (MET) :             30.632ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.397ns  (logic 0.580ns (41.513%)  route 0.817ns (58.487%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[10]/Q
                         net (fo=2, routed)           0.817     1.273    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[10]
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.124     1.397 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.397    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_10
    SLICE_X11Y66         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[10]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.397    
  -------------------------------------------------------------------
                         slack                                 30.632    

Slack (MET) :             30.693ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.384ns  (logic 0.642ns (46.372%)  route 0.742ns (53.628%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y67                                      0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/C
    SLICE_X10Y67         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[12]/Q
                         net (fo=2, routed)           0.742     1.260    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[12]
    SLICE_X10Y68         LUT4 (Prop_lut4_I0_O)        0.124     1.384 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[12]_i_1/O
                         net (fo=1, routed)           0.000     1.384    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_8
    SLICE_X10Y68         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X10Y68         FDRE (Setup_fdre_C_D)        0.077    32.077    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[12]
  -------------------------------------------------------------------
                         required time                         32.077    
                         arrival time                          -1.384    
  -------------------------------------------------------------------
                         slack                                 30.693    

Slack (MET) :             30.729ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.302ns  (logic 0.715ns (54.925%)  route 0.587ns (45.075%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[6]/Q
                         net (fo=2, routed)           0.587     1.006    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[6]
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.296     1.302 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.302    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_14
    SLICE_X11Y66         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[6]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                 30.729    

Slack (MET) :             30.754ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.278ns  (logic 0.716ns (56.008%)  route 0.562ns (43.992%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[9]/Q
                         net (fo=2, routed)           0.562     0.981    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[9]
    SLICE_X9Y67          LUT4 (Prop_lut4_I0_O)        0.297     1.278 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.278    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_11
    SLICE_X9Y67          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X9Y67          FDRE (Setup_fdre_C_D)        0.032    32.032    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[9]
  -------------------------------------------------------------------
                         required time                         32.032    
                         arrival time                          -1.278    
  -------------------------------------------------------------------
                         slack                                 30.754    

Slack (MET) :             30.794ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.237ns  (logic 0.580ns (46.882%)  route 0.657ns (53.118%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y65                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/C
    SLICE_X9Y65          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[3]/Q
                         net (fo=2, routed)           0.657     1.113    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[3]
    SLICE_X11Y66         LUT4 (Prop_lut4_I0_O)        0.124     1.237 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.237    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_17
    SLICE_X11Y66         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y66         FDRE (Setup_fdre_C_D)        0.031    32.031    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[3]
  -------------------------------------------------------------------
                         required time                         32.031    
                         arrival time                          -1.237    
  -------------------------------------------------------------------
                         slack                                 30.794    

Slack (MET) :             30.797ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (MaxDelay Path 32.000ns)
  Data Path Delay:        1.232ns  (logic 0.580ns (47.072%)  route 0.652ns (52.928%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 32.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y66                                       0.000     0.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/C
    SLICE_X9Y66          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/rx_pause/pause_value_to_tx_reg[13]/Q
                         net (fo=2, routed)           0.652     1.108    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/Q[13]
    SLICE_X11Y67         LUT4 (Prop_lut4_I0_O)        0.124     1.232 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx/pause_count[13]_i_1/O
                         net (fo=1, routed)           0.000     1.232    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/sync_good_rx_n_7
    SLICE_X11Y67         FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   32.000    32.000    
    SLICE_X11Y67         FDRE (Setup_fdre_C_D)        0.029    32.029    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/flow/tx_pause/pause_count_reg[13]
  -------------------------------------------------------------------
                         required time                         32.029    
                         arrival time                          -1.232    
  -------------------------------------------------------------------
                         slack                                 30.797    





---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x2_in
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.435ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_tx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        1.270ns  (logic 0.518ns (40.799%)  route 0.752ns (59.201%))
  Logic Levels:           0  
  Clock Path Skew:        -2.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 37.123 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.569    37.123    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X12Y46         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    37.641 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/Q
                         net (fo=3, routed)           0.752    38.392    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_in
    SLICE_X14Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X14Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/C
                         clock pessimism              0.000    43.122    
                         clock uncertainty           -0.247    42.875    
    SLICE_X14Y50         FDRE (Setup_fdre_C_D)       -0.047    42.828    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         42.828    
                         arrival time                         -38.392    
  -------------------------------------------------------------------
                         slack                                  4.435    

Slack (MET) :             4.489ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_tx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        1.216ns  (logic 0.518ns (42.592%)  route 0.698ns (57.408%))
  Logic Levels:           0  
  Clock Path Skew:        -2.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 37.123 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.569    37.123    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X12Y46         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.518    37.641 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/Q
                         net (fo=1, routed)           0.698    38.339    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_in
    SLICE_X14Y51         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X14Y51         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
                         clock pessimism              0.000    43.122    
                         clock uncertainty           -0.247    42.875    
    SLICE_X14Y51         FDRE (Setup_fdre_C_D)       -0.047    42.828    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         42.828    
                         arrival time                         -38.339    
  -------------------------------------------------------------------
                         slack                                  4.489    

Slack (MET) :             4.606ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (mii_tx_clk_i rise@40.000ns - s_sysclk_x2_in rise@32.000ns)
  Data Path Delay:        1.056ns  (logic 0.456ns (43.195%)  route 0.600ns (56.805%))
  Logic Levels:           0  
  Clock Path Skew:        -1.996ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.125ns = ( 43.125 - 40.000 ) 
    Source Clock Delay      (SCD):    5.121ns = ( 37.121 - 32.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    33.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    35.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    35.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    37.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    33.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    35.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    35.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.567    37.121    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X28Y49         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.456    37.577 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/Q
                         net (fo=2, routed)           0.600    38.176    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_in
    SLICE_X28Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.772    43.125    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X28Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
                         clock pessimism              0.000    43.125    
                         clock uncertainty           -0.247    42.878    
    SLICE_X28Y50         FDRE (Setup_fdre_C_D)       -0.095    42.783    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         42.783    
                         arrival time                         -38.176    
  -------------------------------------------------------------------
                         slack                                  4.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.312%)  route 0.218ns (60.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.328ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.564     1.479    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X28Y49         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y49         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/frame_in_fifo_valid_tog_reg/Q
                         net (fo=2, routed)           0.218     1.838    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_in
    SLICE_X28Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.328     1.328    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/clk
    SLICE_X28Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0/C
                         clock pessimism              0.000     1.328    
                         clock uncertainty            0.247     1.575    
    SLICE_X28Y50         FDRE (Hold_fdre_C_D)         0.046     1.621    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_fif_valid_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.921%)  route 0.280ns (63.079%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.566     1.481    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X12Y46         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frames_in_fifo_reg/Q
                         net (fo=1, routed)           0.280     1.926    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_in
    SLICE_X14Y51         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/clk
    SLICE_X14Y51         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0/C
                         clock pessimism              0.000     1.326    
                         clock uncertainty            0.247     1.573    
    SLICE_X14Y51         FDRE (Hold_fdre_C_D)         0.075     1.648    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frames_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             mii_tx_clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.800%)  route 0.282ns (63.200%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.566     1.481    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X12Y46         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y46         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_frame_in_fifo_reg/Q
                         net (fo=3, routed)           0.282     1.927    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_in
    SLICE_X14Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/clk
    SLICE_X14Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0/C
                         clock pessimism              0.000     1.326    
                         clock uncertainty            0.247     1.573    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.075     1.648    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_wr_frame_in_fifo/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.279    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_ipb_i

Setup :            1  Failing Endpoint ,  Worst Slack       -0.214ns,  Total Violation       -0.214ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.214ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_ipb_i rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.763ns  (logic 0.456ns (25.864%)  route 1.307ns (74.136%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 36.810 - 32.000 ) 
    Source Clock Delay      (SCD):    5.107ns = ( 35.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    30.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555    35.107    Inst_system_clocks/sysclk_p
    SLICE_X51Y23         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.456    35.563 r  Inst_system_clocks/rst_reg/Q
                         net (fo=3, routed)           1.307    36.870    Inst_system_clocks/rst
    SLICE_X51Y24         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.435    36.810    Inst_system_clocks/clko_ipb
    SLICE_X51Y24         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
                         clock pessimism              0.180    36.990    
                         clock uncertainty           -0.266    36.723    
    SLICE_X51Y24         FDRE (Setup_fdre_C_D)       -0.067    36.656    Inst_system_clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         36.656    
                         arrival time                         -36.870    
  -------------------------------------------------------------------
                         slack                                 -0.214    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.141ns (17.579%)  route 0.661ns (82.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/sysclk_p
    SLICE_X51Y23         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_system_clocks/rst_reg/Q
                         net (fo=3, routed)           0.661     2.271    Inst_system_clocks/rst
    SLICE_X51Y24         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.821     1.981    Inst_system_clocks/clko_ipb
    SLICE_X51Y24         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
                         clock pessimism             -0.245     1.736    
                         clock uncertainty            0.266     2.003    
    SLICE_X51Y24         FDRE (Hold_fdre_C_D)         0.070     2.073    Inst_system_clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.199    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_ipb_i

Setup :           11  Failing Endpoints,  Worst Slack       -1.765ns,  Total Violation      -17.830ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.765ns  (required time - arrival time)
  Source:                 FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_status/Q1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_ipb_i rise@576.000ns - clk_out1_mmcm rise@575.000ns)
  Data Path Delay:        2.091ns  (logic 0.419ns (20.034%)  route 1.672ns (79.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 580.827 - 576.000 ) 
    Source Clock Delay      (SCD):    5.125ns = ( 580.125 - 575.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                    575.000   575.000 r  
    E3                                                0.000   575.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   575.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   576.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   578.456    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   578.552 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576   580.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   576.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666   578.458    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   578.554 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.571   580.125    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X51Y6          FDSE                                         r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDSE (Prop_fdse_C_Q)         0.419   580.544 r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ram_empty_i_reg/Q
                         net (fo=5, routed)           1.672   582.216    ALPIDE_status/I_s[4]
    SLICE_X50Y6          FDRE                                         r  ALPIDE_status/Q1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                    576.000   576.000 r  
    E3                                                0.000   576.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   576.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   577.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   579.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   579.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460   580.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129   577.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581   579.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   579.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.452   580.827    ALPIDE_status/Clk
    SLICE_X50Y6          FDRE                                         r  ALPIDE_status/Q1_reg[4]/C
                         clock pessimism              0.180   581.007    
                         clock uncertainty           -0.368   580.639    
    SLICE_X50Y6          FDRE (Setup_fdre_C_D)       -0.188   580.451    ALPIDE_status/Q1_reg[4]
  -------------------------------------------------------------------
                         required time                        580.451    
                         arrival time                        -582.216    
  -------------------------------------------------------------------
                         slack                                 -1.765    

Slack (VIOLATED) :        -1.692ns  (required time - arrival time)
  Source:                 ALPIDE_reader/initialized_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_status/Q1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_ipb_i rise@576.000ns - clk_out1_mmcm rise@575.000ns)
  Data Path Delay:        2.162ns  (logic 0.456ns (21.094%)  route 1.706ns (78.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 580.821 - 576.000 ) 
    Source Clock Delay      (SCD):    5.121ns = ( 580.121 - 575.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                    575.000   575.000 r  
    E3                                                0.000   575.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   575.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   576.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   578.456    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   578.552 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576   580.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   576.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666   578.458    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   578.554 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.567   580.121    ALPIDE_reader/DCLK
    SLICE_X41Y1          FDCE                                         r  ALPIDE_reader/initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDCE (Prop_fdce_C_Q)         0.456   580.577 r  ALPIDE_reader/initialized_reg/Q
                         net (fo=7, routed)           1.706   582.283    ALPIDE_status/I_s[1]
    SLICE_X39Y1          FDRE                                         r  ALPIDE_status/Q1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                    576.000   576.000 r  
    E3                                                0.000   576.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   576.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   577.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   579.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   579.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460   580.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129   577.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581   579.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   579.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.446   580.821    ALPIDE_status/Clk
    SLICE_X39Y1          FDRE                                         r  ALPIDE_status/Q1_reg[1]/C
                         clock pessimism              0.180   581.001    
                         clock uncertainty           -0.368   580.633    
    SLICE_X39Y1          FDRE (Setup_fdre_C_D)       -0.043   580.590    ALPIDE_status/Q1_reg[1]
  -------------------------------------------------------------------
                         required time                        580.590    
                         arrival time                        -582.283    
  -------------------------------------------------------------------
                         slack                                 -1.692    

Slack (VIOLATED) :        -1.661ns  (required time - arrival time)
  Source:                 ALPIDE_reader/slave_err_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_status/Q1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_ipb_i rise@576.000ns - clk_out1_mmcm rise@575.000ns)
  Data Path Delay:        2.084ns  (logic 0.456ns (21.886%)  route 1.628ns (78.114%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 580.823 - 576.000 ) 
    Source Clock Delay      (SCD):    5.121ns = ( 580.121 - 575.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                    575.000   575.000 r  
    E3                                                0.000   575.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   575.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   576.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   578.456    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   578.552 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576   580.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   576.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666   578.458    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   578.554 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.567   580.121    ALPIDE_reader/DCLK
    SLICE_X45Y5          FDCE                                         r  ALPIDE_reader/slave_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDCE (Prop_fdce_C_Q)         0.456   580.577 r  ALPIDE_reader/slave_err_reg/Q
                         net (fo=8, routed)           1.628   582.204    ALPIDE_status/I_s[7]
    SLICE_X44Y5          FDRE                                         r  ALPIDE_status/Q1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                    576.000   576.000 r  
    E3                                                0.000   576.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   576.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   577.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   579.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   579.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460   580.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129   577.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581   579.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   579.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.448   580.823    ALPIDE_status/Clk
    SLICE_X44Y5          FDRE                                         r  ALPIDE_status/Q1_reg[7]/C
                         clock pessimism              0.180   581.003    
                         clock uncertainty           -0.368   580.635    
    SLICE_X44Y5          FDRE (Setup_fdre_C_D)       -0.092   580.543    ALPIDE_status/Q1_reg[7]
  -------------------------------------------------------------------
                         required time                        580.543    
                         arrival time                        -582.204    
  -------------------------------------------------------------------
                         slack                                 -1.661    

Slack (VIOLATED) :        -1.655ns  (required time - arrival time)
  Source:                 ALPIDE_reader/chip_id_err_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_status/Q1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_ipb_i rise@576.000ns - clk_out1_mmcm rise@575.000ns)
  Data Path Delay:        2.074ns  (logic 0.456ns (21.986%)  route 1.618ns (78.014%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 580.823 - 576.000 ) 
    Source Clock Delay      (SCD):    5.121ns = ( 580.121 - 575.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                    575.000   575.000 r  
    E3                                                0.000   575.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   575.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   576.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   578.456    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   578.552 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576   580.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   576.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666   578.458    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   578.554 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.567   580.121    ALPIDE_reader/DCLK
    SLICE_X45Y5          FDCE                                         r  ALPIDE_reader/chip_id_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDCE (Prop_fdce_C_Q)         0.456   580.577 r  ALPIDE_reader/chip_id_err_reg/Q
                         net (fo=3, routed)           1.618   582.195    ALPIDE_status/I_s[10]
    SLICE_X44Y5          FDRE                                         r  ALPIDE_status/Q1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                    576.000   576.000 r  
    E3                                                0.000   576.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   576.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   577.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   579.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   579.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460   580.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129   577.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581   579.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   579.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.448   580.823    ALPIDE_status/Clk
    SLICE_X44Y5          FDRE                                         r  ALPIDE_status/Q1_reg[10]/C
                         clock pessimism              0.180   581.003    
                         clock uncertainty           -0.368   580.635    
    SLICE_X44Y5          FDRE (Setup_fdre_C_D)       -0.095   580.540    ALPIDE_status/Q1_reg[10]
  -------------------------------------------------------------------
                         required time                        580.540    
                         arrival time                        -582.195    
  -------------------------------------------------------------------
                         slack                                 -1.655    

Slack (VIOLATED) :        -1.651ns  (required time - arrival time)
  Source:                 ALPIDE_reader/read_err_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_status/Q1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_ipb_i rise@576.000ns - clk_out1_mmcm rise@575.000ns)
  Data Path Delay:        2.103ns  (logic 0.456ns (21.682%)  route 1.647ns (78.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 580.823 - 576.000 ) 
    Source Clock Delay      (SCD):    5.121ns = ( 580.121 - 575.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                    575.000   575.000 r  
    E3                                                0.000   575.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   575.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   576.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   578.456    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   578.552 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576   580.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   576.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666   578.458    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   578.554 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.567   580.121    ALPIDE_reader/DCLK
    SLICE_X45Y5          FDCE                                         r  ALPIDE_reader/read_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDCE (Prop_fdce_C_Q)         0.456   580.577 r  ALPIDE_reader/read_err_reg/Q
                         net (fo=8, routed)           1.647   582.224    ALPIDE_status/I_s[9]
    SLICE_X47Y5          FDRE                                         r  ALPIDE_status/Q1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                    576.000   576.000 r  
    E3                                                0.000   576.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   576.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   577.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   579.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   579.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460   580.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129   577.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581   579.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   579.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.448   580.823    ALPIDE_status/Clk
    SLICE_X47Y5          FDRE                                         r  ALPIDE_status/Q1_reg[9]/C
                         clock pessimism              0.180   581.003    
                         clock uncertainty           -0.368   580.635    
    SLICE_X47Y5          FDRE (Setup_fdre_C_D)       -0.062   580.573    ALPIDE_status/Q1_reg[9]
  -------------------------------------------------------------------
                         required time                        580.573    
                         arrival time                        -582.224    
  -------------------------------------------------------------------
                         slack                                 -1.651    

Slack (VIOLATED) :        -1.642ns  (required time - arrival time)
  Source:                 ALPIDE_reader/busy_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_status/Q1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_ipb_i rise@576.000ns - clk_out1_mmcm rise@575.000ns)
  Data Path Delay:        2.116ns  (logic 0.456ns (21.548%)  route 1.660ns (78.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 580.822 - 576.000 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 580.120 - 575.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                    575.000   575.000 r  
    E3                                                0.000   575.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   575.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   576.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   578.456    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   578.552 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576   580.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   576.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666   578.458    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   578.554 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.566   580.120    ALPIDE_reader/DCLK
    SLICE_X40Y3          FDRE                                         r  ALPIDE_reader/busy_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.456   580.576 r  ALPIDE_reader/busy_led_reg/Q
                         net (fo=11, routed)          1.660   582.236    ALPIDE_status/I_s[2]
    SLICE_X41Y3          FDRE                                         r  ALPIDE_status/Q1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                    576.000   576.000 r  
    E3                                                0.000   576.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   576.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   577.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   579.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   579.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460   580.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129   577.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581   579.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   579.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.447   580.822    ALPIDE_status/Clk
    SLICE_X41Y3          FDRE                                         r  ALPIDE_status/Q1_reg[2]/C
                         clock pessimism              0.180   581.002    
                         clock uncertainty           -0.368   580.634    
    SLICE_X41Y3          FDRE (Setup_fdre_C_D)       -0.040   580.594    ALPIDE_status/Q1_reg[2]
  -------------------------------------------------------------------
                         required time                        580.594    
                         arrival time                        -582.236    
  -------------------------------------------------------------------
                         slack                                 -1.642    

Slack (VIOLATED) :        -1.640ns  (required time - arrival time)
  Source:                 ALPIDE_reader/powered_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_status/Q1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_ipb_i rise@576.000ns - clk_out1_mmcm rise@575.000ns)
  Data Path Delay:        2.086ns  (logic 0.456ns (21.861%)  route 1.630ns (78.139%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 580.822 - 576.000 ) 
    Source Clock Delay      (SCD):    5.121ns = ( 580.121 - 575.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                    575.000   575.000 r  
    E3                                                0.000   575.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   575.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   576.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   578.456    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   578.552 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576   580.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   576.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666   578.458    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   578.554 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.567   580.121    ALPIDE_reader/DCLK
    SLICE_X41Y2          FDRE                                         r  ALPIDE_reader/powered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.456   580.577 r  ALPIDE_reader/powered_reg/Q
                         net (fo=10, routed)          1.630   582.207    ALPIDE_status/I_s[0]
    SLICE_X41Y3          FDRE                                         r  ALPIDE_status/Q1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                    576.000   576.000 r  
    E3                                                0.000   576.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   576.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   577.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   579.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   579.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460   580.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129   577.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581   579.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   579.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.447   580.822    ALPIDE_status/Clk
    SLICE_X41Y3          FDRE                                         r  ALPIDE_status/Q1_reg[0]/C
                         clock pessimism              0.180   581.002    
                         clock uncertainty           -0.368   580.634    
    SLICE_X41Y3          FDRE (Setup_fdre_C_D)       -0.067   580.567    ALPIDE_status/Q1_reg[0]
  -------------------------------------------------------------------
                         required time                        580.567    
                         arrival time                        -582.207    
  -------------------------------------------------------------------
                         slack                                 -1.640    

Slack (VIOLATED) :        -1.634ns  (required time - arrival time)
  Source:                 ALPIDE_reader/idle_err_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_status/Q1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_ipb_i rise@576.000ns - clk_out1_mmcm rise@575.000ns)
  Data Path Delay:        2.105ns  (logic 0.456ns (21.662%)  route 1.649ns (78.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 580.823 - 576.000 ) 
    Source Clock Delay      (SCD):    5.121ns = ( 580.121 - 575.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                    575.000   575.000 r  
    E3                                                0.000   575.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   575.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   576.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   578.456    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   578.552 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576   580.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   576.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666   578.458    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   578.554 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.567   580.121    ALPIDE_reader/DCLK
    SLICE_X44Y4          FDCE                                         r  ALPIDE_reader/idle_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDCE (Prop_fdce_C_Q)         0.456   580.577 r  ALPIDE_reader/idle_err_reg/Q
                         net (fo=3, routed)           1.649   582.226    ALPIDE_status/I_s[8]
    SLICE_X44Y5          FDRE                                         r  ALPIDE_status/Q1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                    576.000   576.000 r  
    E3                                                0.000   576.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   576.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   577.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   579.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   579.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460   580.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129   577.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581   579.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   579.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.448   580.823    ALPIDE_status/Clk
    SLICE_X44Y5          FDRE                                         r  ALPIDE_status/Q1_reg[8]/C
                         clock pessimism              0.180   581.003    
                         clock uncertainty           -0.368   580.635    
    SLICE_X44Y5          FDRE (Setup_fdre_C_D)       -0.043   580.592    ALPIDE_status/Q1_reg[8]
  -------------------------------------------------------------------
                         required time                        580.592    
                         arrival time                        -582.226    
  -------------------------------------------------------------------
                         slack                                 -1.634    

Slack (VIOLATED) :        -1.598ns  (required time - arrival time)
  Source:                 FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_status/Q1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_ipb_i rise@576.000ns - clk_out1_mmcm rise@575.000ns)
  Data Path Delay:        2.067ns  (logic 0.456ns (22.065%)  route 1.611ns (77.935%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 580.826 - 576.000 ) 
    Source Clock Delay      (SCD):    5.123ns = ( 580.123 - 575.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                    575.000   575.000 r  
    E3                                                0.000   575.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   575.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   576.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   578.456    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   578.552 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576   580.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   576.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666   578.458    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   578.554 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.569   580.123    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X48Y7          FDRE                                         r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.456   580.579 r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/Q
                         net (fo=8, routed)           1.611   582.190    ALPIDE_status/I_s[3]
    SLICE_X48Y6          FDRE                                         r  ALPIDE_status/Q1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                    576.000   576.000 r  
    E3                                                0.000   576.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   576.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   577.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   579.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   579.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460   580.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129   577.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581   579.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   579.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.451   580.826    ALPIDE_status/Clk
    SLICE_X48Y6          FDRE                                         r  ALPIDE_status/Q1_reg[3]/C
                         clock pessimism              0.180   581.006    
                         clock uncertainty           -0.368   580.638    
    SLICE_X48Y6          FDRE (Setup_fdre_C_D)       -0.047   580.591    ALPIDE_status/Q1_reg[3]
  -------------------------------------------------------------------
                         required time                        580.591    
                         arrival time                        -582.190    
  -------------------------------------------------------------------
                         slack                                 -1.598    

Slack (VIOLATED) :        -1.598ns  (required time - arrival time)
  Source:                 FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_status/Q1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_ipb_i rise@576.000ns - clk_out1_mmcm rise@575.000ns)
  Data Path Delay:        2.096ns  (logic 0.518ns (24.708%)  route 1.578ns (75.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 580.827 - 576.000 ) 
    Source Clock Delay      (SCD):    5.125ns = ( 580.125 - 575.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                    575.000   575.000 r  
    E3                                                0.000   575.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   575.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   576.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   578.456    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   578.552 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576   580.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337   576.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666   578.458    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   578.554 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.571   580.125    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X52Y6          FDRE                                         r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.518   580.643 r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg/Q
                         net (fo=5, routed)           1.578   582.221    ALPIDE_status/I_s[5]
    SLICE_X50Y6          FDRE                                         r  ALPIDE_status/Q1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                    576.000   576.000 r  
    E3                                                0.000   576.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   576.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   577.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   579.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   579.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460   580.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129   577.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581   579.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   579.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.452   580.827    ALPIDE_status/Clk
    SLICE_X50Y6          FDRE                                         r  ALPIDE_status/Q1_reg[5]/C
                         clock pessimism              0.180   581.007    
                         clock uncertainty           -0.368   580.639    
    SLICE_X50Y6          FDRE (Setup_fdre_C_D)       -0.016   580.623    ALPIDE_status/Q1_reg[5]
  -------------------------------------------------------------------
                         required time                        580.623    
                         arrival time                        -582.221    
  -------------------------------------------------------------------
                         slack                                 -1.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 ALPIDE_mem_readable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_status/Q1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.141ns (18.439%)  route 0.624ns (81.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.562     1.477    DCLK_o_OBUF
    SLICE_X40Y7          FDRE                                         r  ALPIDE_mem_readable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y7          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ALPIDE_mem_readable_reg/Q
                         net (fo=2, routed)           0.624     2.242    ALPIDE_status/I_s[6]
    SLICE_X42Y7          FDRE                                         r  ALPIDE_status/Q1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.832     1.992    ALPIDE_status/Clk
    SLICE_X42Y7          FDRE                                         r  ALPIDE_status/Q1_reg[6]/C
                         clock pessimism             -0.245     1.747    
                         clock uncertainty            0.368     2.115    
    SLICE_X42Y7          FDRE (Hold_fdre_C_D)         0.053     2.168    ALPIDE_status/Q1_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ALPIDE_reader/idle_err_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_status/Q1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.141ns (15.859%)  route 0.748ns (84.141%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.564     1.479    ALPIDE_reader/DCLK
    SLICE_X44Y4          FDCE                                         r  ALPIDE_reader/idle_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y4          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  ALPIDE_reader/idle_err_reg/Q
                         net (fo=3, routed)           0.748     2.368    ALPIDE_status/I_s[8]
    SLICE_X44Y5          FDRE                                         r  ALPIDE_status/Q1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.834     1.994    ALPIDE_status/Clk
    SLICE_X44Y5          FDRE                                         r  ALPIDE_status/Q1_reg[8]/C
                         clock pessimism             -0.245     1.749    
                         clock uncertainty            0.368     2.117    
    SLICE_X44Y5          FDRE (Hold_fdre_C_D)         0.076     2.193    ALPIDE_status/Q1_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ALPIDE_reader/chip_id_err_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_status/Q1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.141ns (16.357%)  route 0.721ns (83.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.564     1.479    ALPIDE_reader/DCLK
    SLICE_X45Y5          FDCE                                         r  ALPIDE_reader/chip_id_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  ALPIDE_reader/chip_id_err_reg/Q
                         net (fo=3, routed)           0.721     2.341    ALPIDE_status/I_s[10]
    SLICE_X44Y5          FDRE                                         r  ALPIDE_status/Q1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.834     1.994    ALPIDE_status/Clk
    SLICE_X44Y5          FDRE                                         r  ALPIDE_status/Q1_reg[10]/C
                         clock pessimism             -0.245     1.749    
                         clock uncertainty            0.368     2.117    
    SLICE_X44Y5          FDRE (Hold_fdre_C_D)         0.046     2.163    ALPIDE_status/Q1_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.341    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_status/Q1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.164ns (18.438%)  route 0.725ns (81.562%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.566     1.481    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X52Y6          FDRE                                         r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y6          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.wrp_eq_rdp_pf_cc.gpf_cc_sym.prog_full_i_reg/Q
                         net (fo=5, routed)           0.725     2.371    ALPIDE_status/I_s[5]
    SLICE_X50Y6          FDRE                                         r  ALPIDE_status/Q1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.837     1.997    ALPIDE_status/Clk
    SLICE_X50Y6          FDRE                                         r  ALPIDE_status/Q1_reg[5]/C
                         clock pessimism             -0.245     1.752    
                         clock uncertainty            0.368     2.120    
    SLICE_X50Y6          FDRE (Hold_fdre_C_D)         0.060     2.180    ALPIDE_status/Q1_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.180    
                         arrival time                           2.371    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ALPIDE_reader/read_err_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_status/Q1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.141ns (15.647%)  route 0.760ns (84.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.564     1.479    ALPIDE_reader/DCLK
    SLICE_X45Y5          FDCE                                         r  ALPIDE_reader/read_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  ALPIDE_reader/read_err_reg/Q
                         net (fo=8, routed)           0.760     2.381    ALPIDE_status/I_s[9]
    SLICE_X47Y5          FDRE                                         r  ALPIDE_status/Q1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.834     1.994    ALPIDE_status/Clk
    SLICE_X47Y5          FDRE                                         r  ALPIDE_status/Q1_reg[9]/C
                         clock pessimism             -0.245     1.749    
                         clock uncertainty            0.368     2.117    
    SLICE_X47Y5          FDRE (Hold_fdre_C_D)         0.071     2.188    ALPIDE_status/Q1_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ALPIDE_reader/busy_led_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_status/Q1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.141ns (15.474%)  route 0.770ns (84.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.563     1.478    ALPIDE_reader/DCLK
    SLICE_X40Y3          FDRE                                         r  ALPIDE_reader/busy_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ALPIDE_reader/busy_led_reg/Q
                         net (fo=11, routed)          0.770     2.390    ALPIDE_status/I_s[2]
    SLICE_X41Y3          FDRE                                         r  ALPIDE_status/Q1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.833     1.993    ALPIDE_status/Clk
    SLICE_X41Y3          FDRE                                         r  ALPIDE_status/Q1_reg[2]/C
                         clock pessimism             -0.245     1.748    
                         clock uncertainty            0.368     2.116    
    SLICE_X41Y3          FDRE (Hold_fdre_C_D)         0.078     2.194    ALPIDE_status/Q1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ALPIDE_reader/initialized_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_status/Q1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.141ns (15.516%)  route 0.768ns (84.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.564     1.479    ALPIDE_reader/DCLK
    SLICE_X41Y1          FDCE                                         r  ALPIDE_reader/initialized_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  ALPIDE_reader/initialized_reg/Q
                         net (fo=7, routed)           0.768     2.388    ALPIDE_status/I_s[1]
    SLICE_X39Y1          FDRE                                         r  ALPIDE_status/Q1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.833     1.993    ALPIDE_status/Clk
    SLICE_X39Y1          FDRE                                         r  ALPIDE_status/Q1_reg[1]/C
                         clock pessimism             -0.245     1.748    
                         clock uncertainty            0.368     2.116    
    SLICE_X39Y1          FDRE (Hold_fdre_C_D)         0.076     2.192    ALPIDE_status/Q1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.388    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_status/Q1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.914ns  (logic 0.141ns (15.434%)  route 0.773ns (84.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.565     1.480    FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/wr_clk
    SLICE_X48Y7          FDRE                                         r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.141     1.621 r  FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg/Q
                         net (fo=8, routed)           0.773     2.394    ALPIDE_status/I_s[3]
    SLICE_X48Y6          FDRE                                         r  ALPIDE_status/Q1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.836     1.996    ALPIDE_status/Clk
    SLICE_X48Y6          FDRE                                         r  ALPIDE_status/Q1_reg[3]/C
                         clock pessimism             -0.245     1.751    
                         clock uncertainty            0.368     2.119    
    SLICE_X48Y6          FDRE (Hold_fdre_C_D)         0.075     2.194    ALPIDE_status/Q1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ALPIDE_reader/slave_err_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_status/Q1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.141ns (15.589%)  route 0.764ns (84.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.564     1.479    ALPIDE_reader/DCLK
    SLICE_X45Y5          FDCE                                         r  ALPIDE_reader/slave_err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y5          FDCE (Prop_fdce_C_Q)         0.141     1.620 r  ALPIDE_reader/slave_err_reg/Q
                         net (fo=8, routed)           0.764     2.384    ALPIDE_status/I_s[7]
    SLICE_X44Y5          FDRE                                         r  ALPIDE_status/Q1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.834     1.994    ALPIDE_status/Clk
    SLICE_X44Y5          FDRE                                         r  ALPIDE_status/Q1_reg[7]/C
                         clock pessimism             -0.245     1.749    
                         clock uncertainty            0.368     2.117    
    SLICE_X44Y5          FDRE (Hold_fdre_C_D)         0.047     2.164    ALPIDE_status/Q1_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.384    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 ALPIDE_reader/powered_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_status/Q1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.141ns (14.890%)  route 0.806ns (85.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063     0.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489     0.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.564     1.479    ALPIDE_reader/DCLK
    SLICE_X41Y2          FDRE                                         r  ALPIDE_reader/powered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  ALPIDE_reader/powered_reg/Q
                         net (fo=10, routed)          0.806     2.426    ALPIDE_status/I_s[0]
    SLICE_X41Y3          FDRE                                         r  ALPIDE_status/Q1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.833     1.993    ALPIDE_status/Clk
    SLICE_X41Y3          FDRE                                         r  ALPIDE_status/Q1_reg[0]/C
                         clock pessimism             -0.245     1.748    
                         clock uncertainty            0.368     2.116    
    SLICE_X41Y3          FDRE (Hold_fdre_C_D)         0.070     2.186    ALPIDE_status/Q1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.186    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.240    





---------------------------------------------------------------------------------------------------
From Clock:  s_sysclk_x2_in
  To Clock:  clk_ipb_i

Setup :            0  Failing Endpoints,  Worst Slack        2.465ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.465ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.433ns  (logic 1.056ns (23.819%)  route 3.377ns (76.181%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 36.870 - 32.000 ) 
    Source Clock Delay      (SCD):    5.107ns = ( 29.107 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.553    29.107    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X35Y18         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y18         FDRE (Prop_fdre_C_Q)         0.456    29.563 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[1]/Q
                         net (fo=4, routed)           0.741    30.304    ipbus/trans/cfg/vec_in[97]
    SLICE_X39Y18         LUT3 (Prop_lut3_I0_O)        0.150    30.454 r  ipbus/trans/cfg/dout[1]_INST_0/O
                         net (fo=1, routed)           0.454    30.908    ipbus/trans/sm/cfg_din[1]
    SLICE_X40Y17         LUT5 (Prop_lut5_I2_O)        0.326    31.234 r  ipbus/trans/sm/tx_data[1]_INST_0/O
                         net (fo=1, routed)           0.580    31.813    ipbus/trans/iface/tx_data[1]
    SLICE_X47Y17         LUT5 (Prop_lut5_I4_O)        0.124    31.937 r  ipbus/trans/iface/trans_out[wdata][1]_INST_0/O
                         net (fo=1, routed)           1.603    33.540    ipbus/udp_if/ipbus_tx_ram/tx_dia[1]
    RAMB36_X2Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.496    36.870    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.094    36.964    
                         clock uncertainty           -0.221    36.743    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    36.006    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         36.006    
                         arrival time                         -33.540    
  -------------------------------------------------------------------
                         slack                                  2.465    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.325ns  (logic 1.024ns (23.675%)  route 3.301ns (76.325%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 36.870 - 32.000 ) 
    Source Clock Delay      (SCD):    5.111ns = ( 29.111 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.557    29.111    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X36Y16         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y16         FDRE (Prop_fdre_C_Q)         0.456    29.567 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[3]/Q
                         net (fo=4, routed)           0.560    30.127    ipbus/trans/cfg/vec_in[99]
    SLICE_X39Y16         LUT3 (Prop_lut3_I0_O)        0.118    30.245 r  ipbus/trans/cfg/dout[3]_INST_0/O
                         net (fo=1, routed)           0.463    30.708    ipbus/trans/sm/cfg_din[3]
    SLICE_X41Y16         LUT6 (Prop_lut6_I4_O)        0.326    31.034 r  ipbus/trans/sm/tx_data[3]_INST_0/O
                         net (fo=1, routed)           0.579    31.612    ipbus/trans/iface/tx_data[3]
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.124    31.736 r  ipbus/trans/iface/trans_out[wdata][3]_INST_0/O
                         net (fo=1, routed)           1.700    33.436    ipbus/udp_if/ipbus_tx_ram/tx_dia[3]
    RAMB36_X2Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.496    36.870    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.094    36.964    
                         clock uncertainty           -0.221    36.743    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    36.006    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         36.006    
                         arrival time                         -33.436    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.616ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.277ns  (logic 1.056ns (24.689%)  route 3.221ns (75.311%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.865ns = ( 36.865 - 32.000 ) 
    Source Clock Delay      (SCD):    5.108ns = ( 29.108 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.554    29.108    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X40Y19         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.456    29.564 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[28]/Q
                         net (fo=4, routed)           1.003    30.566    ipbus/trans/cfg/vec_in[124]
    SLICE_X48Y18         LUT3 (Prop_lut3_I2_O)        0.150    30.716 r  ipbus/trans/cfg/dout[28]_INST_0/O
                         net (fo=1, routed)           0.436    31.153    ipbus/trans/sm/cfg_din[28]
    SLICE_X48Y18         LUT5 (Prop_lut5_I2_O)        0.326    31.479 r  ipbus/trans/sm/tx_data[28]_INST_0/O
                         net (fo=1, routed)           0.667    32.146    ipbus/trans/iface/tx_data[28]
    SLICE_X48Y18         LUT5 (Prop_lut5_I4_O)        0.124    32.270 r  ipbus/trans/iface/trans_out[wdata][28]_INST_0/O
                         net (fo=1, routed)           1.115    33.385    ipbus/udp_if/ipbus_tx_ram/tx_dia[28]
    RAMB36_X1Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.491    36.865    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.094    36.959    
                         clock uncertainty           -0.221    36.738    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    36.001    ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         36.001    
                         arrival time                         -33.385    
  -------------------------------------------------------------------
                         slack                                  2.616    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.223ns  (logic 1.118ns (26.475%)  route 3.105ns (73.526%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 36.863 - 32.000 ) 
    Source Clock Delay      (SCD):    5.107ns = ( 29.107 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.553    29.107    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X46Y21         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[24]/Q
                         net (fo=4, routed)           0.871    30.496    ipbus/trans/cfg/vec_in[120]
    SLICE_X47Y17         LUT3 (Prop_lut3_I2_O)        0.150    30.646 r  ipbus/trans/cfg/dout[24]_INST_0/O
                         net (fo=1, routed)           0.526    31.172    ipbus/trans/sm/cfg_din[24]
    SLICE_X48Y17         LUT5 (Prop_lut5_I2_O)        0.326    31.498 r  ipbus/trans/sm/tx_data[24]_INST_0/O
                         net (fo=1, routed)           0.537    32.035    ipbus/trans/iface/tx_data[24]
    SLICE_X48Y17         LUT5 (Prop_lut5_I4_O)        0.124    32.159 r  ipbus/trans/iface/trans_out[wdata][24]_INST_0/O
                         net (fo=1, routed)           1.171    33.330    ipbus/udp_if/ipbus_tx_ram/tx_dia[24]
    RAMB36_X2Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.489    36.863    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.094    36.957    
                         clock uncertainty           -0.221    36.736    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    35.999    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         35.999    
                         arrival time                         -33.330    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.754ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[27]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.135ns  (logic 0.828ns (20.022%)  route 3.307ns (79.978%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 36.863 - 32.000 ) 
    Source Clock Delay      (SCD):    5.109ns = ( 29.109 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.555    29.109    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X35Y17         FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDSE (Prop_fdse_C_Q)         0.456    29.565 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[27]/Q
                         net (fo=4, routed)           1.121    30.686    ipbus/trans/cfg/vec_in[123]
    SLICE_X48Y18         LUT3 (Prop_lut3_I2_O)        0.124    30.810 r  ipbus/trans/cfg/dout[27]_INST_0/O
                         net (fo=1, routed)           0.669    31.479    ipbus/trans/sm/cfg_din[27]
    SLICE_X48Y18         LUT5 (Prop_lut5_I2_O)        0.124    31.603 r  ipbus/trans/sm/tx_data[27]_INST_0/O
                         net (fo=1, routed)           0.292    31.896    ipbus/trans/iface/tx_data[27]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.124    32.020 r  ipbus/trans/iface/trans_out[wdata][27]_INST_0/O
                         net (fo=1, routed)           1.225    33.244    ipbus/udp_if/ipbus_tx_ram/tx_dia[27]
    RAMB36_X2Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.489    36.863    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.094    36.957    
                         clock uncertainty           -0.221    36.736    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    35.999    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         35.999    
                         arrival time                         -33.244    
  -------------------------------------------------------------------
                         slack                                  2.754    

Slack (MET) :             2.801ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.095ns  (logic 1.118ns (27.299%)  route 2.977ns (72.701%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 36.868 - 32.000 ) 
    Source Clock Delay      (SCD):    5.107ns = ( 29.107 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.553    29.107    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X46Y21         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[22]/Q
                         net (fo=4, routed)           0.816    30.441    ipbus/trans/cfg/vec_in[118]
    SLICE_X46Y18         LUT3 (Prop_lut3_I0_O)        0.148    30.589 r  ipbus/trans/cfg/dout[22]_INST_0/O
                         net (fo=1, routed)           0.454    31.044    ipbus/trans/sm/cfg_din[22]
    SLICE_X47Y18         LUT5 (Prop_lut5_I2_O)        0.328    31.372 r  ipbus/trans/sm/tx_data[22]_INST_0/O
                         net (fo=1, routed)           0.407    31.779    ipbus/trans/iface/tx_data[22]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.124    31.903 r  ipbus/trans/iface/trans_out[wdata][22]_INST_0/O
                         net (fo=1, routed)           1.299    33.202    ipbus/udp_if/ipbus_tx_ram/tx_dia[22]
    RAMB36_X1Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.494    36.868    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              0.094    36.962    
                         clock uncertainty           -0.221    36.741    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    36.004    ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         36.004    
                         arrival time                         -33.202    
  -------------------------------------------------------------------
                         slack                                  2.801    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.062ns  (logic 1.120ns (27.571%)  route 2.942ns (72.429%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 36.863 - 32.000 ) 
    Source Clock Delay      (SCD):    5.107ns = ( 29.107 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.553    29.107    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X46Y21         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y21         FDRE (Prop_fdre_C_Q)         0.518    29.625 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[26]/Q
                         net (fo=4, routed)           1.183    30.808    ipbus/trans/cfg/vec_in[122]
    SLICE_X48Y19         LUT3 (Prop_lut3_I0_O)        0.152    30.960 r  ipbus/trans/cfg/dout[26]_INST_0/O
                         net (fo=1, routed)           0.436    31.396    ipbus/trans/sm/cfg_din[26]
    SLICE_X48Y19         LUT5 (Prop_lut5_I2_O)        0.326    31.722 r  ipbus/trans/sm/tx_data[26]_INST_0/O
                         net (fo=1, routed)           0.407    32.129    ipbus/trans/iface/tx_data[26]
    SLICE_X49Y19         LUT5 (Prop_lut5_I4_O)        0.124    32.253 r  ipbus/trans/iface/trans_out[wdata][26]_INST_0/O
                         net (fo=1, routed)           0.916    33.169    ipbus/udp_if/ipbus_tx_ram/tx_dia[26]
    RAMB36_X2Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.489    36.863    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y6          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.094    36.957    
                         clock uncertainty           -0.221    36.736    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    35.999    ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         35.999    
                         arrival time                         -33.169    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        4.031ns  (logic 0.890ns (22.078%)  route 3.141ns (77.922%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.870ns = ( 36.870 - 32.000 ) 
    Source Clock Delay      (SCD):    5.110ns = ( 29.110 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.556    29.110    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X38Y17         FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y17         FDSE (Prop_fdse_C_Q)         0.518    29.628 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[2]/Q
                         net (fo=4, routed)           0.737    30.365    ipbus/trans/cfg/vec_in[98]
    SLICE_X39Y16         LUT3 (Prop_lut3_I2_O)        0.124    30.489 r  ipbus/trans/cfg/dout[2]_INST_0/O
                         net (fo=1, routed)           0.312    30.801    ipbus/trans/sm/cfg_din[2]
    SLICE_X40Y16         LUT5 (Prop_lut5_I2_O)        0.124    30.925 r  ipbus/trans/sm/tx_data[2]_INST_0/O
                         net (fo=1, routed)           0.404    31.329    ipbus/trans/iface/tx_data[2]
    SLICE_X41Y17         LUT5 (Prop_lut5_I4_O)        0.124    31.453 r  ipbus/trans/iface/trans_out[wdata][2]_INST_0/O
                         net (fo=1, routed)           1.688    33.141    ipbus/udp_if/ipbus_tx_ram/tx_dia[2]
    RAMB36_X2Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.496    36.870    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.094    36.964    
                         clock uncertainty           -0.221    36.743    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    36.006    ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         36.006    
                         arrival time                         -33.141    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.904ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        3.979ns  (logic 1.024ns (25.736%)  route 2.955ns (74.263%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 36.856 - 32.000 ) 
    Source Clock Delay      (SCD):    5.109ns = ( 29.109 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.555    29.109    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X35Y17         FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDSE (Prop_fdse_C_Q)         0.456    29.565 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[11]/Q
                         net (fo=4, routed)           0.722    30.286    ipbus/trans/cfg/vec_in[107]
    SLICE_X40Y18         LUT3 (Prop_lut3_I0_O)        0.118    30.404 r  ipbus/trans/cfg/dout[11]_INST_0/O
                         net (fo=1, routed)           0.652    31.056    ipbus/trans/sm/cfg_din[11]
    SLICE_X41Y18         LUT5 (Prop_lut5_I2_O)        0.326    31.382 r  ipbus/trans/sm/tx_data[11]_INST_0/O
                         net (fo=1, routed)           0.581    31.963    ipbus/trans/iface/tx_data[11]
    SLICE_X42Y18         LUT5 (Prop_lut5_I4_O)        0.124    32.087 r  ipbus/trans/iface/trans_out[wdata][11]_INST_0/O
                         net (fo=1, routed)           1.000    33.088    ipbus/udp_if/ipbus_tx_ram/tx_dia[11]
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.482    36.856    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              0.094    36.950    
                         clock uncertainty           -0.221    36.729    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737    35.992    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         35.992    
                         arrival time                         -33.088    
  -------------------------------------------------------------------
                         slack                                  2.904    

Slack (MET) :             2.935ns  (required time - arrival time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb_i rise@32.000ns - s_sysclk_x2_in rise@24.000ns)
  Data Path Delay:        3.956ns  (logic 1.056ns (26.694%)  route 2.900ns (73.306%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.867ns = ( 36.867 - 32.000 ) 
    Source Clock Delay      (SCD):    5.112ns = ( 29.112 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                     24.000    24.000 r  
    E3                                                0.000    24.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    24.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    25.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    27.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    27.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577    29.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    25.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.661    27.457    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    27.553 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.558    29.112    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X40Y16         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y16         FDRE (Prop_fdre_C_Q)         0.456    29.568 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[13]/Q
                         net (fo=4, routed)           0.599    30.167    ipbus/trans/cfg/vec_in[109]
    SLICE_X40Y15         LUT3 (Prop_lut3_I0_O)        0.150    30.317 r  ipbus/trans/cfg/dout[13]_INST_0/O
                         net (fo=1, routed)           0.441    30.758    ipbus/trans/sm/cfg_din[13]
    SLICE_X40Y15         LUT5 (Prop_lut5_I2_O)        0.326    31.084 r  ipbus/trans/sm/tx_data[13]_INST_0/O
                         net (fo=1, routed)           0.590    31.674    ipbus/trans/iface/tx_data[13]
    SLICE_X43Y20         LUT5 (Prop_lut5_I4_O)        0.124    31.798 r  ipbus/trans/iface/trans_out[wdata][13]_INST_0/O
                         net (fo=1, routed)           1.270    33.068    ipbus/udp_if/ipbus_tx_ram/tx_dia[13]
    RAMB36_X2Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.493    36.867    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y7          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              0.094    36.961    
                         clock uncertainty           -0.221    36.740    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737    36.003    ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         36.003    
                         arrival time                         -33.068    
  -------------------------------------------------------------------
                         slack                                  2.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.164ns (20.471%)  route 0.637ns (79.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.565     1.480    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X14Y7          FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.164     1.644 r  ipbus/udp_if/clock_crossing_if/busy_down_tff_reg/Q
                         net (fo=2, routed)           0.637     2.281    ipbus/udp_if/clock_crossing_if/busy_down_tff
    SLICE_X14Y8          FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.835     1.995    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X14Y8          FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]/C
                         clock pessimism             -0.198     1.797    
                         clock uncertainty            0.221     2.019    
    SLICE_X14Y8          FDRE (Hold_fdre_C_D)         0.060     2.079    ipbus/udp_if/clock_crossing_if/busy_down_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.281    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.164ns (20.038%)  route 0.654ns (79.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.565     1.480    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X12Y7          FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y7          FDRE (Prop_fdre_C_Q)         0.164     1.644 r  ipbus/udp_if/clock_crossing_if/req_send_tff_reg/Q
                         net (fo=2, routed)           0.654     2.299    ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X13Y6          FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.836     1.996    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X13Y6          FDRE                                         r  ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/C
                         clock pessimism             -0.198     1.798    
                         clock uncertainty            0.221     2.020    
    SLICE_X13Y6          FDRE (Hold_fdre_C_D)         0.070     2.090    ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.090    
                         arrival time                           2.299    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.148ns (19.162%)  route 0.624ns (80.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.567     1.482    ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X14Y1          FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.148     1.630 r  ipbus/udp_if/rx_ram_selector/send_i_reg[1]/Q
                         net (fo=18, routed)          0.624     2.255    ipbus/udp_if/clock_crossing_if/rx_read_buffer_125[1]
    SLICE_X12Y6          FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.836     1.996    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X12Y6          FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/C
                         clock pessimism             -0.198     1.798    
                         clock uncertainty            0.221     2.020    
    SLICE_X12Y6          FDRE (Hold_fdre_C_D)         0.006     2.026    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.148ns (18.622%)  route 0.647ns (81.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.565     1.480    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X14Y7          FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y7          FDRE (Prop_fdre_C_Q)         0.148     1.628 r  ipbus/udp_if/clock_crossing_if/busy_up_tff_reg/Q
                         net (fo=2, routed)           0.647     2.275    ipbus/udp_if/clock_crossing_if/busy_up_tff
    SLICE_X14Y8          FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.835     1.995    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X14Y8          FDRE                                         r  ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]/C
                         clock pessimism             -0.198     1.797    
                         clock uncertainty            0.221     2.019    
    SLICE_X14Y8          FDRE (Hold_fdre_C_D)         0.010     2.029    ipbus/udp_if/clock_crossing_if/busy_up_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.275    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.869ns  (logic 0.164ns (18.869%)  route 0.705ns (81.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.567     1.482    ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X14Y1          FDRE                                         r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y1          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  ipbus/udp_if/rx_ram_selector/send_i_reg[0]/Q
                         net (fo=19, routed)          0.705     2.352    ipbus/udp_if/clock_crossing_if/rx_read_buffer_125[0]
    SLICE_X14Y0          FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.837     1.997    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X14Y0          FDRE                                         r  ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]/C
                         clock pessimism             -0.198     1.799    
                         clock uncertainty            0.221     2.021    
    SLICE_X14Y0          FDRE (Hold_fdre_C_D)         0.059     2.080    ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.080    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.276ns (23.201%)  route 0.914ns (76.799%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.556     1.471    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X45Y19         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y19         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[21]/Q
                         net (fo=4, routed)           0.216     1.828    ipbus/trans/cfg/vec_in[117]
    SLICE_X46Y18         LUT3 (Prop_lut3_I2_O)        0.045     1.873 r  ipbus/trans/cfg/dout[21]_INST_0/O
                         net (fo=1, routed)           0.136     2.010    ipbus/trans/sm/cfg_din[21]
    SLICE_X47Y18         LUT5 (Prop_lut5_I2_O)        0.045     2.055 r  ipbus/trans/sm/tx_data[21]_INST_0/O
                         net (fo=1, routed)           0.051     2.106    ipbus/trans/iface/tx_data[21]
    SLICE_X47Y18         LUT5 (Prop_lut5_I4_O)        0.045     2.151 r  ipbus/trans/iface/trans_out[wdata][21]_INST_0/O
                         net (fo=1, routed)           0.510     2.661    ipbus/udp_if/ipbus_tx_ram/tx_dia[21]
    RAMB36_X1Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.878     2.038    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y8          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism             -0.198     1.841    
                         clock uncertainty            0.221     2.062    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296     2.358    ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         -2.358    
                         arrival time                           2.661    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[19]/C
                            (rising edge-triggered cell FDSE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        1.194ns  (logic 0.276ns (23.122%)  route 0.918ns (76.878%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.556     1.471    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X35Y17         FDSE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDSE (Prop_fdse_C_Q)         0.141     1.612 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[19]/Q
                         net (fo=4, routed)           0.232     1.844    ipbus/trans/cfg/vec_in[115]
    SLICE_X40Y17         LUT3 (Prop_lut3_I0_O)        0.045     1.889 r  ipbus/trans/cfg/dout[19]_INST_0/O
                         net (fo=1, routed)           0.240     2.129    ipbus/trans/sm/cfg_din[19]
    SLICE_X49Y17         LUT5 (Prop_lut5_I2_O)        0.045     2.174 r  ipbus/trans/sm/tx_data[19]_INST_0/O
                         net (fo=1, routed)           0.051     2.226    ipbus/trans/iface/tx_data[19]
    SLICE_X49Y17         LUT5 (Prop_lut5_I4_O)        0.045     2.271 r  ipbus/trans/iface/trans_out[wdata][19]_INST_0/O
                         net (fo=1, routed)           0.394     2.665    ipbus/udp_if/ipbus_tx_ram/tx_dia[19]
    RAMB36_X2Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.867     2.027    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism             -0.198     1.830    
                         clock uncertainty            0.221     2.051    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.347    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.665    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        0.935ns  (logic 0.141ns (15.086%)  route 0.794ns (84.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.556     1.471    ipbus/udp_if/tx_ram_selector/mac_clk
    SLICE_X15Y21         FDRE                                         r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  ipbus/udp_if/tx_ram_selector/write_i_reg[2]/Q
                         net (fo=28, routed)          0.794     2.406    ipbus/udp_if/clock_crossing_if/tx_write_buffer_125[2]
    SLICE_X14Y24         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.820     1.980    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X14Y24         FDRE                                         r  ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]/C
                         clock pessimism             -0.198     1.782    
                         clock uncertainty            0.221     2.004    
    SLICE_X14Y24         FDRE (Hold_fdre_C_D)         0.052     2.056    ipbus/udp_if/clock_crossing_if/tx_write_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.406    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        1.230ns  (logic 0.276ns (22.432%)  route 0.954ns (77.568%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.555     1.470    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X40Y19         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/Q
                         net (fo=4, routed)           0.226     1.838    ipbus/trans/cfg/vec_in[106]
    SLICE_X40Y18         LUT3 (Prop_lut3_I2_O)        0.045     1.883 r  ipbus/trans/cfg/dout[10]_INST_0/O
                         net (fo=1, routed)           0.155     2.038    ipbus/trans/sm/cfg_din[10]
    SLICE_X41Y18         LUT5 (Prop_lut5_I2_O)        0.045     2.083 r  ipbus/trans/sm/tx_data[10]_INST_0/O
                         net (fo=1, routed)           0.142     2.225    ipbus/trans/iface/tx_data[10]
    SLICE_X45Y18         LUT5 (Prop_lut5_I4_O)        0.045     2.270 r  ipbus/trans/iface/trans_out[wdata][10]_INST_0/O
                         net (fo=1, routed)           0.431     2.701    ipbus/udp_if/ipbus_tx_ram/tx_dia[10]
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.866     2.026    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X1Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism             -0.198     1.829    
                         clock uncertainty            0.221     2.050    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.346    ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 ipbus/udp_if/IPADDR/My_IP_addr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb_i rise@0.000ns - s_sysclk_x2_in rise@0.000ns)
  Data Path Delay:        1.241ns  (logic 0.276ns (22.238%)  route 0.965ns (77.762%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.556     1.471    ipbus/udp_if/IPADDR/mac_clk
    SLICE_X43Y18         FDRE                                         r  ipbus/udp_if/IPADDR/My_IP_addr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  ipbus/udp_if/IPADDR/My_IP_addr_reg[16]/Q
                         net (fo=4, routed)           0.165     1.777    ipbus/trans/cfg/vec_in[112]
    SLICE_X42Y18         LUT3 (Prop_lut3_I0_O)        0.045     1.822 r  ipbus/trans/cfg/dout[16]_INST_0/O
                         net (fo=1, routed)           0.194     2.016    ipbus/trans/sm/cfg_din[16]
    SLICE_X42Y18         LUT5 (Prop_lut5_I2_O)        0.045     2.061 r  ipbus/trans/sm/tx_data[16]_INST_0/O
                         net (fo=1, routed)           0.107     2.168    ipbus/trans/iface/tx_data[16]
    SLICE_X45Y18         LUT5 (Prop_lut5_I4_O)        0.045     2.213 r  ipbus/trans/iface/trans_out[wdata][16]_INST_0/O
                         net (fo=1, routed)           0.499     2.713    ipbus/udp_if/ipbus_tx_ram/tx_dia[16]
    RAMB36_X2Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.867     2.027    ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X2Y5          RAMB36E1                                     r  ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism             -0.198     1.830    
                         clock uncertainty            0.221     2.051    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     2.347    ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.366    





---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  clk_out1_mmcm

Setup :           71  Failing Endpoints,  Worst Slack       -1.759ns,  Total Violation     -114.608ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.759ns  (required time - arrival time)
  Source:                 CMD_reg/reg_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_CMD_regs/Q1_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_mmcm rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        2.233ns  (logic 0.456ns (20.425%)  route 1.777ns (79.575%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 229.821 - 225.000 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 229.120 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    E3                                                0.000   224.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   224.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   225.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   227.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   227.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577   229.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   225.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   227.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   227.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.566   229.120    CMD_reg/clk
    SLICE_X39Y2          FDRE                                         r  CMD_reg/reg_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y2          FDRE (Prop_fdre_C_Q)         0.456   229.576 r  CMD_reg/reg_reg[4][2]/Q
                         net (fo=2, routed)           1.777   231.352    ALPIDE_CMD_regs/I_s[50]
    SLICE_X37Y2          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    225.000   225.000 r  
    E3                                                0.000   225.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   225.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   226.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   228.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   228.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458   229.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   226.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587   228.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   228.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.446   229.821    ALPIDE_CMD_regs/Clk
    SLICE_X37Y2          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[50]/C
                         clock pessimism              0.180   230.001    
                         clock uncertainty           -0.368   229.633    
    SLICE_X37Y2          FDRE (Setup_fdre_C_D)       -0.040   229.593    ALPIDE_CMD_regs/Q1_reg[50]
  -------------------------------------------------------------------
                         required time                        229.593    
                         arrival time                        -231.352    
  -------------------------------------------------------------------
                         slack                                 -1.759    

Slack (VIOLATED) :        -1.711ns  (required time - arrival time)
  Source:                 CMD_reg/reg_reg[4][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_CMD_regs/Q1_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_mmcm rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        2.005ns  (logic 0.478ns (23.838%)  route 1.527ns (76.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 229.819 - 225.000 ) 
    Source Clock Delay      (SCD):    5.118ns = ( 229.118 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    E3                                                0.000   224.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   224.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   225.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   227.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   227.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577   229.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   225.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   227.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   227.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.564   229.118    CMD_reg/clk
    SLICE_X34Y5          FDRE                                         r  CMD_reg/reg_reg[4][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDRE (Prop_fdre_C_Q)         0.478   229.596 r  CMD_reg/reg_reg[4][6]/Q
                         net (fo=2, routed)           1.527   231.123    ALPIDE_CMD_regs/I_s[54]
    SLICE_X35Y5          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    225.000   225.000 r  
    E3                                                0.000   225.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   225.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   226.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   228.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   228.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458   229.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   226.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587   228.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   228.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.444   229.819    ALPIDE_CMD_regs/Clk
    SLICE_X35Y5          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[54]/C
                         clock pessimism              0.180   229.999    
                         clock uncertainty           -0.368   229.631    
    SLICE_X35Y5          FDRE (Setup_fdre_C_D)       -0.219   229.412    ALPIDE_CMD_regs/Q1_reg[54]
  -------------------------------------------------------------------
                         required time                        229.412    
                         arrival time                        -231.123    
  -------------------------------------------------------------------
                         slack                                 -1.711    

Slack (VIOLATED) :        -1.704ns  (required time - arrival time)
  Source:                 CMD_reg/reg_reg[4][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_CMD_regs/Q1_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_mmcm rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        1.981ns  (logic 0.419ns (21.148%)  route 1.562ns (78.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 229.822 - 225.000 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 229.120 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    E3                                                0.000   224.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   224.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   225.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   227.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   227.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577   229.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   225.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   227.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   227.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.566   229.120    CMD_reg/clk
    SLICE_X48Y12         FDRE                                         r  CMD_reg/reg_reg[4][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.419   229.539 r  CMD_reg/reg_reg[4][13]/Q
                         net (fo=2, routed)           1.562   231.101    ALPIDE_CMD_regs/I_s[61]
    SLICE_X49Y12         FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    225.000   225.000 r  
    E3                                                0.000   225.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   225.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   226.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   228.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   228.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458   229.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   226.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587   228.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   228.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.447   229.822    ALPIDE_CMD_regs/Clk
    SLICE_X49Y12         FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[61]/C
                         clock pessimism              0.180   230.002    
                         clock uncertainty           -0.368   229.634    
    SLICE_X49Y12         FDRE (Setup_fdre_C_D)       -0.237   229.397    ALPIDE_CMD_regs/Q1_reg[61]
  -------------------------------------------------------------------
                         required time                        229.397    
                         arrival time                        -231.101    
  -------------------------------------------------------------------
                         slack                                 -1.704    

Slack (VIOLATED) :        -1.695ns  (required time - arrival time)
  Source:                 CMD_reg/reg_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_CMD_regs/Q1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_mmcm rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        2.142ns  (logic 0.456ns (21.288%)  route 1.686ns (78.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 229.822 - 225.000 ) 
    Source Clock Delay      (SCD):    5.120ns = ( 229.120 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    E3                                                0.000   224.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   224.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   225.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   227.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   227.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577   229.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   225.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   227.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   227.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.566   229.120    CMD_reg/clk
    SLICE_X47Y8          FDRE                                         r  CMD_reg/reg_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.456   229.576 r  CMD_reg/reg_reg[0][15]/Q
                         net (fo=2, routed)           1.686   231.262    ALPIDE_CMD_regs/I_s[15]
    SLICE_X44Y8          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    225.000   225.000 r  
    E3                                                0.000   225.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   225.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   226.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   228.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   228.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458   229.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   226.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587   228.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   228.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.447   229.822    ALPIDE_CMD_regs/Clk
    SLICE_X44Y8          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[15]/C
                         clock pessimism              0.180   230.002    
                         clock uncertainty           -0.368   229.634    
    SLICE_X44Y8          FDRE (Setup_fdre_C_D)       -0.067   229.567    ALPIDE_CMD_regs/Q1_reg[15]
  -------------------------------------------------------------------
                         required time                        229.567    
                         arrival time                        -231.262    
  -------------------------------------------------------------------
                         slack                                 -1.695    

Slack (VIOLATED) :        -1.689ns  (required time - arrival time)
  Source:                 CMD_reg/reg_reg[0][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_CMD_regs/Q1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_mmcm rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        1.983ns  (logic 0.419ns (21.125%)  route 1.564ns (78.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 229.821 - 225.000 ) 
    Source Clock Delay      (SCD):    5.119ns = ( 229.119 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    E3                                                0.000   224.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   224.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   225.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   227.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   227.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577   229.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   225.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   227.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   227.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.565   229.119    CMD_reg/clk
    SLICE_X41Y7          FDRE                                         r  CMD_reg/reg_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDRE (Prop_fdre_C_Q)         0.419   229.538 r  CMD_reg/reg_reg[0][11]/Q
                         net (fo=2, routed)           1.564   231.102    ALPIDE_CMD_regs/I_s[11]
    SLICE_X40Y7          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    225.000   225.000 r  
    E3                                                0.000   225.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   225.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   226.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   228.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   228.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458   229.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   226.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587   228.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   228.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.446   229.821    ALPIDE_CMD_regs/Clk
    SLICE_X40Y7          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[11]/C
                         clock pessimism              0.180   230.001    
                         clock uncertainty           -0.368   229.633    
    SLICE_X40Y7          FDRE (Setup_fdre_C_D)       -0.220   229.413    ALPIDE_CMD_regs/Q1_reg[11]
  -------------------------------------------------------------------
                         required time                        229.413    
                         arrival time                        -231.102    
  -------------------------------------------------------------------
                         slack                                 -1.689    

Slack (VIOLATED) :        -1.687ns  (required time - arrival time)
  Source:                 CMD_reg/reg_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_CMD_regs/Q1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_mmcm rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        1.965ns  (logic 0.478ns (24.329%)  route 1.487ns (75.671%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 229.818 - 225.000 ) 
    Source Clock Delay      (SCD):    5.117ns = ( 229.117 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    E3                                                0.000   224.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   224.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   225.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   227.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   227.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577   229.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   225.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   227.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   227.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.563   229.117    CMD_reg/clk
    SLICE_X34Y7          FDRE                                         r  CMD_reg/reg_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.478   229.595 r  CMD_reg/reg_reg[1][4]/Q
                         net (fo=2, routed)           1.487   231.082    ALPIDE_CMD_regs/I_s[20]
    SLICE_X35Y7          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    225.000   225.000 r  
    E3                                                0.000   225.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   225.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   226.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   228.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   228.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458   229.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   226.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587   228.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   228.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.443   229.818    ALPIDE_CMD_regs/Clk
    SLICE_X35Y7          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[20]/C
                         clock pessimism              0.180   229.998    
                         clock uncertainty           -0.368   229.630    
    SLICE_X35Y7          FDRE (Setup_fdre_C_D)       -0.236   229.394    ALPIDE_CMD_regs/Q1_reg[20]
  -------------------------------------------------------------------
                         required time                        229.394    
                         arrival time                        -231.082    
  -------------------------------------------------------------------
                         slack                                 -1.687    

Slack (VIOLATED) :        -1.682ns  (required time - arrival time)
  Source:                 CMD_reg/reg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_CMD_regs/Q1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_mmcm rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        1.975ns  (logic 0.419ns (21.210%)  route 1.556ns (78.790%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 229.820 - 225.000 ) 
    Source Clock Delay      (SCD):    5.119ns = ( 229.119 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    E3                                                0.000   224.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   224.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   225.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   227.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   227.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577   229.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   225.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   227.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   227.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.565   229.119    CMD_reg/clk
    SLICE_X36Y5          FDRE                                         r  CMD_reg/reg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.419   229.538 r  CMD_reg/reg_reg[3][2]/Q
                         net (fo=2, routed)           1.556   231.094    ALPIDE_CMD_regs/I_s[34]
    SLICE_X36Y4          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    225.000   225.000 r  
    E3                                                0.000   225.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   225.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   226.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   228.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   228.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458   229.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   226.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587   228.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   228.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.445   229.820    ALPIDE_CMD_regs/Clk
    SLICE_X36Y4          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[34]/C
                         clock pessimism              0.180   230.000    
                         clock uncertainty           -0.368   229.632    
    SLICE_X36Y4          FDRE (Setup_fdre_C_D)       -0.220   229.412    ALPIDE_CMD_regs/Q1_reg[34]
  -------------------------------------------------------------------
                         required time                        229.412    
                         arrival time                        -231.094    
  -------------------------------------------------------------------
                         slack                                 -1.682    

Slack (VIOLATED) :        -1.672ns  (required time - arrival time)
  Source:                 CMD_reg/reg_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_CMD_regs/Q1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_mmcm rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        1.967ns  (logic 0.478ns (24.306%)  route 1.489ns (75.694%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 229.818 - 225.000 ) 
    Source Clock Delay      (SCD):    5.117ns = ( 229.117 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    E3                                                0.000   224.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   224.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   225.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   227.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   227.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577   229.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   225.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   227.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   227.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.563   229.117    CMD_reg/clk
    SLICE_X34Y7          FDRE                                         r  CMD_reg/reg_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.478   229.595 r  CMD_reg/reg_reg[1][3]/Q
                         net (fo=2, routed)           1.489   231.083    ALPIDE_CMD_regs/I_s[19]
    SLICE_X35Y7          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    225.000   225.000 r  
    E3                                                0.000   225.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   225.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   226.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   228.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   228.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458   229.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   226.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587   228.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   228.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.443   229.818    ALPIDE_CMD_regs/Clk
    SLICE_X35Y7          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[19]/C
                         clock pessimism              0.180   229.998    
                         clock uncertainty           -0.368   229.630    
    SLICE_X35Y7          FDRE (Setup_fdre_C_D)       -0.219   229.411    ALPIDE_CMD_regs/Q1_reg[19]
  -------------------------------------------------------------------
                         required time                        229.411    
                         arrival time                        -231.083    
  -------------------------------------------------------------------
                         slack                                 -1.672    

Slack (VIOLATED) :        -1.666ns  (required time - arrival time)
  Source:                 CMD_reg/reg_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_CMD_regs/Q1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_mmcm rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        1.960ns  (logic 0.419ns (21.378%)  route 1.541ns (78.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.821ns = ( 229.821 - 225.000 ) 
    Source Clock Delay      (SCD):    5.119ns = ( 229.119 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    E3                                                0.000   224.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   224.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   225.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   227.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   227.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577   229.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   225.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   227.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   227.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.565   229.119    CMD_reg/clk
    SLICE_X45Y10         FDRE                                         r  CMD_reg/reg_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y10         FDRE (Prop_fdre_C_Q)         0.419   229.538 r  CMD_reg/reg_reg[2][7]/Q
                         net (fo=2, routed)           1.541   231.079    ALPIDE_CMD_regs/I_s[31]
    SLICE_X44Y10         FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    225.000   225.000 r  
    E3                                                0.000   225.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   225.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   226.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   228.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   228.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458   229.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   226.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587   228.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   228.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.446   229.821    ALPIDE_CMD_regs/Clk
    SLICE_X44Y10         FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[31]/C
                         clock pessimism              0.180   230.001    
                         clock uncertainty           -0.368   229.633    
    SLICE_X44Y10         FDRE (Setup_fdre_C_D)       -0.220   229.413    ALPIDE_CMD_regs/Q1_reg[31]
  -------------------------------------------------------------------
                         required time                        229.413    
                         arrival time                        -231.079    
  -------------------------------------------------------------------
                         slack                                 -1.666    

Slack (VIOLATED) :        -1.666ns  (required time - arrival time)
  Source:                 CMD_reg/reg_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_CMD_regs/Q1_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk_out1_mmcm rise@225.000ns - clk_ipb_i rise@224.000ns)
  Data Path Delay:        2.139ns  (logic 0.518ns (24.218%)  route 1.621ns (75.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 229.819 - 225.000 ) 
    Source Clock Delay      (SCD):    5.118ns = ( 229.118 - 224.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                    224.000   224.000 r  
    E3                                                0.000   224.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   224.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489   225.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967   227.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   227.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577   229.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333   225.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661   227.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096   227.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.564   229.118    CMD_reg/clk
    SLICE_X34Y5          FDRE                                         r  CMD_reg/reg_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y5          FDRE (Prop_fdre_C_Q)         0.518   229.636 r  CMD_reg/reg_reg[4][0]/Q
                         net (fo=2, routed)           1.621   231.257    ALPIDE_CMD_regs/I_s[48]
    SLICE_X35Y5          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                    225.000   225.000 r  
    E3                                                0.000   225.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000   225.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418   226.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862   228.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   228.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458   229.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133   226.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587   228.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   228.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.444   229.819    ALPIDE_CMD_regs/Clk
    SLICE_X35Y5          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[48]/C
                         clock pessimism              0.180   229.999    
                         clock uncertainty           -0.368   229.631    
    SLICE_X35Y5          FDRE (Setup_fdre_C_D)       -0.040   229.591    ALPIDE_CMD_regs/Q1_reg[48]
  -------------------------------------------------------------------
                         required time                        229.591    
                         arrival time                        -231.257    
  -------------------------------------------------------------------
                         slack                                 -1.666    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 CMD_reg/reg_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_CMD_regs/Q1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.141ns (18.301%)  route 0.629ns (81.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.563     1.478    CMD_reg/clk
    SLICE_X31Y3          FDRE                                         r  CMD_reg/reg_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y3          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CMD_reg/reg_reg[2][0]/Q
                         net (fo=2, routed)           0.629     2.249    ALPIDE_CMD_regs/I_s[24]
    SLICE_X33Y4          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.832     1.992    ALPIDE_CMD_regs/Clk
    SLICE_X33Y4          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[24]/C
                         clock pessimism             -0.245     1.747    
                         clock uncertainty            0.368     2.115    
    SLICE_X33Y4          FDRE (Hold_fdre_C_D)         0.075     2.190    ALPIDE_CMD_regs/Q1_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.190    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 CMD_reg/reg_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_CMD_regs/Q1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.141ns (18.142%)  route 0.636ns (81.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.562     1.477    CMD_reg/clk
    SLICE_X35Y4          FDRE                                         r  CMD_reg/reg_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CMD_reg/reg_reg[1][0]/Q
                         net (fo=2, routed)           0.636     2.255    ALPIDE_CMD_regs/I_s[16]
    SLICE_X34Y4          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.831     1.991    ALPIDE_CMD_regs/Clk
    SLICE_X34Y4          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[16]/C
                         clock pessimism             -0.245     1.746    
                         clock uncertainty            0.368     2.114    
    SLICE_X34Y4          FDRE (Hold_fdre_C_D)         0.075     2.189    ALPIDE_CMD_regs/Q1_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.189    
                         arrival time                           2.255    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 CMD_reg/reg_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_CMD_regs/Q1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.972%)  route 0.644ns (82.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.563     1.478    CMD_reg/clk
    SLICE_X37Y5          FDRE                                         r  CMD_reg/reg_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y5          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CMD_reg/reg_reg[0][3]/Q
                         net (fo=2, routed)           0.644     2.263    ALPIDE_CMD_regs/I_s[3]
    SLICE_X39Y4          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.832     1.992    ALPIDE_CMD_regs/Clk
    SLICE_X39Y4          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[3]/C
                         clock pessimism             -0.245     1.747    
                         clock uncertainty            0.368     2.115    
    SLICE_X39Y4          FDRE (Hold_fdre_C_D)         0.078     2.193    ALPIDE_CMD_regs/Q1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 CMD_reg/reg_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_CMD_regs/Q1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.729ns  (logic 0.128ns (17.548%)  route 0.601ns (82.452%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.563     1.478    CMD_reg/clk
    SLICE_X36Y5          FDRE                                         r  CMD_reg/reg_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y5          FDRE (Prop_fdre_C_Q)         0.128     1.606 r  CMD_reg/reg_reg[3][2]/Q
                         net (fo=2, routed)           0.601     2.208    ALPIDE_CMD_regs/I_s[34]
    SLICE_X36Y4          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.832     1.992    ALPIDE_CMD_regs/Clk
    SLICE_X36Y4          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[34]/C
                         clock pessimism             -0.245     1.747    
                         clock uncertainty            0.368     2.115    
    SLICE_X36Y4          FDRE (Hold_fdre_C_D)         0.022     2.137    ALPIDE_CMD_regs/Q1_reg[34]
  -------------------------------------------------------------------
                         required time                         -2.137    
                         arrival time                           2.208    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 CMD_reg/reg_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_CMD_regs/Q1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.141ns (17.954%)  route 0.644ns (82.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.563     1.478    CMD_reg/clk
    SLICE_X32Y5          FDRE                                         r  CMD_reg/reg_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y5          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CMD_reg/reg_reg[0][4]/Q
                         net (fo=2, routed)           0.644     2.264    ALPIDE_CMD_regs/I_s[4]
    SLICE_X32Y6          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.832     1.992    ALPIDE_CMD_regs/Clk
    SLICE_X32Y6          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[4]/C
                         clock pessimism             -0.245     1.747    
                         clock uncertainty            0.368     2.115    
    SLICE_X32Y6          FDRE (Hold_fdre_C_D)         0.076     2.191    ALPIDE_CMD_regs/Q1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 CMD_reg/reg_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_CMD_regs/Q1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.141ns (17.946%)  route 0.645ns (82.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.563     1.478    CMD_reg/clk
    SLICE_X31Y6          FDRE                                         r  CMD_reg/reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y6          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CMD_reg/reg_reg[1][1]/Q
                         net (fo=2, routed)           0.645     2.264    ALPIDE_CMD_regs/I_s[17]
    SLICE_X33Y6          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.832     1.992    ALPIDE_CMD_regs/Clk
    SLICE_X33Y6          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[17]/C
                         clock pessimism             -0.245     1.747    
                         clock uncertainty            0.368     2.115    
    SLICE_X33Y6          FDRE (Hold_fdre_C_D)         0.076     2.191    ALPIDE_CMD_regs/Q1_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.191    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 CMD_reg/reg_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_CMD_regs/Q1_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.141ns (17.868%)  route 0.648ns (82.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.562     1.477    CMD_reg/clk
    SLICE_X35Y6          FDRE                                         r  CMD_reg/reg_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CMD_reg/reg_reg[2][1]/Q
                         net (fo=2, routed)           0.648     2.267    ALPIDE_CMD_regs/I_s[25]
    SLICE_X32Y6          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.832     1.992    ALPIDE_CMD_regs/Clk
    SLICE_X32Y6          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[25]/C
                         clock pessimism             -0.245     1.747    
                         clock uncertainty            0.368     2.115    
    SLICE_X32Y6          FDRE (Hold_fdre_C_D)         0.078     2.193    ALPIDE_CMD_regs/Q1_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 CMD_reg/reg_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_CMD_regs/Q1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.141ns (17.865%)  route 0.648ns (82.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.563     1.478    CMD_reg/clk
    SLICE_X36Y3          FDRE                                         r  CMD_reg/reg_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  CMD_reg/reg_reg[2][2]/Q
                         net (fo=2, routed)           0.648     2.268    ALPIDE_CMD_regs/I_s[26]
    SLICE_X37Y2          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.833     1.993    ALPIDE_CMD_regs/Clk
    SLICE_X37Y2          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[26]/C
                         clock pessimism             -0.245     1.748    
                         clock uncertainty            0.368     2.116    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.076     2.192    ALPIDE_CMD_regs/Q1_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 CMD_reg/reg_reg[3][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_CMD_regs/Q1_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.141ns (18.254%)  route 0.631ns (81.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.562     1.477    CMD_reg/clk
    SLICE_X33Y8          FDRE                                         r  CMD_reg/reg_reg[3][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  CMD_reg/reg_reg[3][4]/Q
                         net (fo=2, routed)           0.631     2.250    ALPIDE_CMD_regs/I_s[36]
    SLICE_X30Y8          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.831     1.991    ALPIDE_CMD_regs/Clk
    SLICE_X30Y8          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[36]/C
                         clock pessimism             -0.245     1.746    
                         clock uncertainty            0.368     2.114    
    SLICE_X30Y8          FDRE (Hold_fdre_C_D)         0.059     2.173    ALPIDE_CMD_regs/Q1_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.173    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 CMD_reg/reg_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ALPIDE_CMD_regs/Q1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mmcm rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.148ns (20.198%)  route 0.585ns (79.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.368ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.561     1.476    CMD_reg/clk
    SLICE_X34Y7          FDRE                                         r  CMD_reg/reg_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.148     1.624 r  CMD_reg/reg_reg[1][4]/Q
                         net (fo=2, routed)           0.585     2.209    ALPIDE_CMD_regs/I_s[20]
    SLICE_X35Y7          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.830     1.990    ALPIDE_CMD_regs/Clk
    SLICE_X35Y7          FDRE                                         r  ALPIDE_CMD_regs/Q1_reg[20]/C
                         clock pessimism             -0.245     1.745    
                         clock uncertainty            0.368     2.113    
    SLICE_X35Y7          FDRE (Hold_fdre_C_D)         0.018     2.131    ALPIDE_CMD_regs/Q1_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.131    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.078    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mmcm
  To Clock:  clk_out1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack       13.459ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.933ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.459ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/chip_id_err_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out1_mmcm rise@25.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        4.911ns  (logic 1.014ns (20.646%)  route 3.897ns (79.354%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.823ns = ( 29.823 - 25.000 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X56Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518    11.892 r  ALPIDE_reader/Read_FSM/word_buff_reg[3]/Q
                         net (fo=6, routed)           1.541    13.432    ALPIDE_reader/word_out[3]
    SLICE_X49Y7          LUT6 (Prop_lut6_I1_O)        0.124    13.556 r  ALPIDE_reader/chip_id_err_i_7/O
                         net (fo=1, routed)           0.656    14.213    ALPIDE_reader/chip_id_err_i_7_n_0
    SLICE_X51Y6          LUT6 (Prop_lut6_I5_O)        0.124    14.337 f  ALPIDE_reader/chip_id_err_i_5/O
                         net (fo=1, routed)           1.053    15.389    ALPIDE_reader/chip_id_err_i_5_n_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I0_O)        0.124    15.513 r  ALPIDE_reader/chip_id_err_i_2/O
                         net (fo=1, routed)           0.648    16.161    ALPIDE_reader/chip_id_err_i_2_n_0
    SLICE_X45Y5          LUT6 (Prop_lut6_I0_O)        0.124    16.285 r  ALPIDE_reader/chip_id_err_i_1/O
                         net (fo=1, routed)           0.000    16.285    ALPIDE_reader/chip_id_err_i_1_n_0
    SLICE_X45Y5          FDCE                                         r  ALPIDE_reader/chip_id_err_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    29.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    26.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    28.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.448    29.823    ALPIDE_reader/DCLK
    SLICE_X45Y5          FDCE                                         r  ALPIDE_reader/chip_id_err_reg/C
                         clock pessimism              0.095    29.918    
                         clock uncertainty           -0.205    29.713    
    SLICE_X45Y5          FDCE (Setup_fdce_C_D)        0.031    29.744    ALPIDE_reader/chip_id_err_reg
  -------------------------------------------------------------------
                         required time                         29.744    
                         arrival time                         -16.285    
  -------------------------------------------------------------------
                         slack                                 13.459    

Slack (MET) :             16.138ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out1_mmcm rise@25.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        2.207ns  (logic 0.456ns (20.663%)  route 1.751ns (79.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 29.890 - 25.000 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X51Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    11.830 r  ALPIDE_reader/Read_FSM/word_buff_reg[6]/Q
                         net (fo=6, routed)           1.751    13.581    ALPIDE_reader/word_out[6]
    SLICE_X58Y11         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    29.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    26.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    28.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.515    29.890    ALPIDE_reader/DCLK
    SLICE_X58Y11         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[6]/C
                         clock pessimism              0.095    29.985    
                         clock uncertainty           -0.205    29.780    
    SLICE_X58Y11         FDRE (Setup_fdre_C_D)       -0.061    29.719    ALPIDE_reader/data_FIFO_reg[6]
  -------------------------------------------------------------------
                         required time                         29.719    
                         arrival time                         -13.581    
  -------------------------------------------------------------------
                         slack                                 16.138    

Slack (MET) :             16.405ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out1_mmcm rise@25.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        1.768ns  (logic 0.419ns (23.695%)  route 1.349ns (76.305%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 29.890 - 25.000 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X51Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.419    11.793 r  ALPIDE_reader/Read_FSM/word_buff_reg[7]/Q
                         net (fo=6, routed)           1.349    13.142    ALPIDE_reader/word_out[7]
    SLICE_X58Y11         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    29.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    26.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    28.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.515    29.890    ALPIDE_reader/DCLK
    SLICE_X58Y11         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[7]/C
                         clock pessimism              0.095    29.985    
                         clock uncertainty           -0.205    29.780    
    SLICE_X58Y11         FDRE (Setup_fdre_C_D)       -0.233    29.547    ALPIDE_reader/data_FIFO_reg[7]
  -------------------------------------------------------------------
                         required time                         29.547    
                         arrival time                         -13.142    
  -------------------------------------------------------------------
                         slack                                 16.405    

Slack (MET) :             16.420ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out1_mmcm rise@25.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        1.863ns  (logic 0.456ns (24.482%)  route 1.407ns (75.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 29.824 - 25.000 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X55Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.456    11.830 r  ALPIDE_reader/Read_FSM/word_buff_reg[2]/Q
                         net (fo=6, routed)           1.407    13.236    ALPIDE_reader/word_out[2]
    SLICE_X52Y11         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    29.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    26.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    28.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.449    29.824    ALPIDE_reader/DCLK
    SLICE_X52Y11         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[18]/C
                         clock pessimism              0.095    29.919    
                         clock uncertainty           -0.205    29.714    
    SLICE_X52Y11         FDRE (Setup_fdre_C_D)       -0.058    29.656    ALPIDE_reader/data_FIFO_reg[18]
  -------------------------------------------------------------------
                         required time                         29.656    
                         arrival time                         -13.236    
  -------------------------------------------------------------------
                         slack                                 16.420    

Slack (MET) :             16.466ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out1_mmcm rise@25.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        1.848ns  (logic 0.456ns (24.681%)  route 1.392ns (75.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 29.825 - 25.000 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X51Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    11.830 r  ALPIDE_reader/Read_FSM/word_buff_reg[6]/Q
                         net (fo=6, routed)           1.392    13.221    ALPIDE_reader/word_out[6]
    SLICE_X56Y11         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    29.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    26.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    28.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.450    29.825    ALPIDE_reader/DCLK
    SLICE_X56Y11         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[14]/C
                         clock pessimism              0.095    29.920    
                         clock uncertainty           -0.205    29.715    
    SLICE_X56Y11         FDRE (Setup_fdre_C_D)       -0.028    29.687    ALPIDE_reader/data_FIFO_reg[14]
  -------------------------------------------------------------------
                         required time                         29.687    
                         arrival time                         -13.221    
  -------------------------------------------------------------------
                         slack                                 16.466    

Slack (MET) :             16.497ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out1_mmcm rise@25.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        1.813ns  (logic 0.518ns (28.570%)  route 1.295ns (71.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 29.825 - 25.000 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X56Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518    11.892 r  ALPIDE_reader/Read_FSM/word_buff_reg[3]/Q
                         net (fo=6, routed)           1.295    13.187    ALPIDE_reader/word_out[3]
    SLICE_X52Y10         FDRE                                         r  ALPIDE_reader/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    29.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    26.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    28.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.450    29.825    ALPIDE_reader/DCLK
    SLICE_X52Y10         FDRE                                         r  ALPIDE_reader/data_reg_reg[3]/C
                         clock pessimism              0.095    29.920    
                         clock uncertainty           -0.205    29.715    
    SLICE_X52Y10         FDRE (Setup_fdre_C_D)       -0.031    29.684    ALPIDE_reader/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         29.684    
                         arrival time                         -13.187    
  -------------------------------------------------------------------
                         slack                                 16.497    

Slack (MET) :             16.612ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out1_mmcm rise@25.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        1.647ns  (logic 0.518ns (31.444%)  route 1.129ns (68.556%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 29.824 - 25.000 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X56Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518    11.892 r  ALPIDE_reader/Read_FSM/word_buff_reg[1]/Q
                         net (fo=6, routed)           1.129    13.021    ALPIDE_reader/word_out[1]
    SLICE_X55Y11         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    29.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    26.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    28.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.449    29.824    ALPIDE_reader/DCLK
    SLICE_X55Y11         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[17]/C
                         clock pessimism              0.095    29.919    
                         clock uncertainty           -0.205    29.714    
    SLICE_X55Y11         FDRE (Setup_fdre_C_D)       -0.081    29.633    ALPIDE_reader/data_FIFO_reg[17]
  -------------------------------------------------------------------
                         required time                         29.633    
                         arrival time                         -13.021    
  -------------------------------------------------------------------
                         slack                                 16.612    

Slack (MET) :             16.621ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out1_mmcm rise@25.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        1.691ns  (logic 0.456ns (26.967%)  route 1.235ns (73.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 29.824 - 25.000 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X51Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.456    11.830 r  ALPIDE_reader/Read_FSM/word_buff_reg[6]/Q
                         net (fo=6, routed)           1.235    13.065    ALPIDE_reader/word_out[6]
    SLICE_X54Y11         FDRE                                         r  ALPIDE_reader/data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    29.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    26.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    28.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.449    29.824    ALPIDE_reader/DCLK
    SLICE_X54Y11         FDRE                                         r  ALPIDE_reader/data_reg_reg[14]/C
                         clock pessimism              0.095    29.919    
                         clock uncertainty           -0.205    29.714    
    SLICE_X54Y11         FDRE (Setup_fdre_C_D)       -0.028    29.686    ALPIDE_reader/data_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         29.686    
                         arrival time                         -13.065    
  -------------------------------------------------------------------
                         slack                                 16.621    

Slack (MET) :             16.621ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out1_mmcm rise@25.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        1.718ns  (logic 0.456ns (26.545%)  route 1.262ns (73.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 29.890 - 25.000 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X55Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.456    11.830 r  ALPIDE_reader/Read_FSM/word_buff_reg[4]/Q
                         net (fo=6, routed)           1.262    13.092    ALPIDE_reader/word_out[4]
    SLICE_X58Y11         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    29.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    26.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    28.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.515    29.890    ALPIDE_reader/DCLK
    SLICE_X58Y11         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[4]/C
                         clock pessimism              0.095    29.985    
                         clock uncertainty           -0.205    29.780    
    SLICE_X58Y11         FDRE (Setup_fdre_C_D)       -0.067    29.713    ALPIDE_reader/data_FIFO_reg[4]
  -------------------------------------------------------------------
                         required time                         29.713    
                         arrival time                         -13.092    
  -------------------------------------------------------------------
                         slack                                 16.621    

Slack (MET) :             16.643ns  (required time - arrival time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            18.750ns  (clk_out1_mmcm rise@25.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        1.617ns  (logic 0.518ns (32.037%)  route 1.099ns (67.963%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 29.825 - 25.000 ) 
    Source Clock Delay      (SCD):    5.124ns = ( 11.374 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     7.739 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     9.705    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     9.801 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576    11.378    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.337     8.041 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.666     9.707    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.803 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.570    11.374    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X56Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.518    11.892 r  ALPIDE_reader/Read_FSM/word_buff_reg[1]/Q
                         net (fo=6, routed)           1.099    12.991    ALPIDE_reader/word_out[1]
    SLICE_X51Y10         FDRE                                         r  ALPIDE_reader/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    26.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    28.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    28.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    29.830    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.133    26.696 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.587    28.283    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    28.374 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.450    29.825    ALPIDE_reader/DCLK
    SLICE_X51Y10         FDRE                                         r  ALPIDE_reader/data_reg_reg[1]/C
                         clock pessimism              0.095    29.920    
                         clock uncertainty           -0.205    29.715    
    SLICE_X51Y10         FDRE (Setup_fdre_C_D)       -0.081    29.634    ALPIDE_reader/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         29.634    
                         arrival time                         -12.991    
  -------------------------------------------------------------------
                         slack                                 16.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.933ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out1_mmcm rise@0.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.841%)  route 0.136ns (49.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns = ( 7.730 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.565     7.730    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X55Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.141     7.871 r  ALPIDE_reader/Read_FSM/word_buff_reg[2]/Q
                         net (fo=6, routed)           0.136     8.008    ALPIDE_reader/word_out[2]
    SLICE_X55Y6          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.837     1.997    ALPIDE_reader/DCLK
    SLICE_X55Y6          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[2]/C
                         clock pessimism             -0.197     1.800    
                         clock uncertainty            0.205     2.005    
    SLICE_X55Y6          FDRE (Hold_fdre_C_D)         0.070     2.075    ALPIDE_reader/data_FIFO_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           8.008    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             5.956ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/busy_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out1_mmcm rise@0.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.320%)  route 0.157ns (52.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns = ( 7.731 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.566     7.731    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X49Y3          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDCE (Prop_fdce_C_Q)         0.141     7.872 r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/Q
                         net (fo=7, routed)           0.157     8.029    ALPIDE_reader/Read_FSM/word_cnt
    SLICE_X48Y3          FDRE                                         r  ALPIDE_reader/Read_FSM/busy_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.836     1.996    ALPIDE_reader/Read_FSM/clk_in
    SLICE_X48Y3          FDRE                                         r  ALPIDE_reader/Read_FSM/busy_signal_reg/C
                         clock pessimism             -0.197     1.799    
                         clock uncertainty            0.205     2.004    
    SLICE_X48Y3          FDRE (Hold_fdre_C_D)         0.070     2.074    ALPIDE_reader/Read_FSM/busy_signal_reg
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           8.029    
  -------------------------------------------------------------------
                         slack                                  5.956    

Slack (MET) :             5.995ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out1_mmcm rise@0.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.523%)  route 0.199ns (58.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns = ( 7.730 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.565     7.730    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X51Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.141     7.871 r  ALPIDE_reader/Read_FSM/word_buff_reg[6]/Q
                         net (fo=6, routed)           0.199     8.070    ALPIDE_reader/word_out[6]
    SLICE_X51Y10         FDRE                                         r  ALPIDE_reader/data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.835     1.995    ALPIDE_reader/DCLK
    SLICE_X51Y10         FDRE                                         r  ALPIDE_reader/data_reg_reg[6]/C
                         clock pessimism             -0.197     1.798    
                         clock uncertainty            0.205     2.003    
    SLICE_X51Y10         FDRE (Hold_fdre_C_D)         0.072     2.075    ALPIDE_reader/data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           8.070    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             5.998ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out1_mmcm rise@0.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.344ns  (logic 0.164ns (47.653%)  route 0.180ns (52.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns = ( 7.732 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.567     7.732    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X56Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     7.896 r  ALPIDE_reader/Read_FSM/word_buff_reg[5]/Q
                         net (fo=6, routed)           0.180     8.077    ALPIDE_reader/word_out[5]
    SLICE_X56Y11         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.835     1.995    ALPIDE_reader/DCLK
    SLICE_X56Y11         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[13]/C
                         clock pessimism             -0.197     1.798    
                         clock uncertainty            0.205     2.003    
    SLICE_X56Y11         FDRE (Hold_fdre_C_D)         0.076     2.079    ALPIDE_reader/data_FIFO_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           8.077    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             6.020ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out1_mmcm rise@0.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.772%)  route 0.194ns (54.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns = ( 7.732 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.567     7.732    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X56Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     7.896 r  ALPIDE_reader/Read_FSM/word_buff_reg[1]/Q
                         net (fo=6, routed)           0.194     8.091    ALPIDE_reader/word_out[1]
    SLICE_X55Y6          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.837     1.997    ALPIDE_reader/DCLK
    SLICE_X55Y6          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[1]/C
                         clock pessimism             -0.197     1.800    
                         clock uncertainty            0.205     2.005    
    SLICE_X55Y6          FDRE (Hold_fdre_C_D)         0.066     2.071    ALPIDE_reader/data_FIFO_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           8.091    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.023ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/error_signal_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out1_mmcm rise@0.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.308ns  (logic 0.128ns (41.602%)  route 0.180ns (58.398%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns = ( 7.731 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.566     7.731    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X49Y3          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDCE (Prop_fdce_C_Q)         0.128     7.859 r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[3]/Q
                         net (fo=1, routed)           0.180     8.039    ALPIDE_reader/Read_FSM/error_signal
    SLICE_X48Y3          FDRE                                         r  ALPIDE_reader/Read_FSM/error_signal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.836     1.996    ALPIDE_reader/Read_FSM/clk_in
    SLICE_X48Y3          FDRE                                         r  ALPIDE_reader/Read_FSM/error_signal_reg/C
                         clock pessimism             -0.197     1.799    
                         clock uncertainty            0.205     2.004    
    SLICE_X48Y3          FDRE (Hold_fdre_C_D)         0.012     2.016    ALPIDE_reader/Read_FSM/error_signal_reg
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           8.039    
  -------------------------------------------------------------------
                         slack                                  6.023    

Slack (MET) :             6.036ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out1_mmcm rise@0.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.605%)  route 0.212ns (56.395%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.482ns = ( 7.732 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.567     7.732    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X56Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     7.896 r  ALPIDE_reader/Read_FSM/word_buff_reg[0]/Q
                         net (fo=6, routed)           0.212     8.108    ALPIDE_reader/word_out[0]
    SLICE_X55Y11         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.835     1.995    ALPIDE_reader/DCLK
    SLICE_X55Y11         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[16]/C
                         clock pessimism             -0.197     1.798    
                         clock uncertainty            0.205     2.003    
    SLICE_X55Y11         FDRE (Hold_fdre_C_D)         0.070     2.073    ALPIDE_reader/data_FIFO_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.073    
                         arrival time                           8.108    
  -------------------------------------------------------------------
                         slack                                  6.036    

Slack (MET) :             6.056ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out1_mmcm rise@0.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.222%)  route 0.216ns (62.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns = ( 7.730 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.565     7.730    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X51Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y7          FDRE (Prop_fdre_C_Q)         0.128     7.858 r  ALPIDE_reader/Read_FSM/word_buff_reg[7]/Q
                         net (fo=6, routed)           0.216     8.074    ALPIDE_reader/word_out[7]
    SLICE_X51Y11         FDRE                                         r  ALPIDE_reader/data_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.835     1.995    ALPIDE_reader/DCLK
    SLICE_X51Y11         FDRE                                         r  ALPIDE_reader/data_reg_reg[15]/C
                         clock pessimism             -0.197     1.798    
                         clock uncertainty            0.205     2.003    
    SLICE_X51Y11         FDRE (Hold_fdre_C_D)         0.016     2.019    ALPIDE_reader/data_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.019    
                         arrival time                           8.074    
  -------------------------------------------------------------------
                         slack                                  6.056    

Slack (MET) :             6.061ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out1_mmcm rise@0.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.405ns  (logic 0.164ns (40.453%)  route 0.241ns (59.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns = ( 7.732 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.567     7.732    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X56Y8          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y8          FDRE (Prop_fdre_C_Q)         0.164     7.896 r  ALPIDE_reader/Read_FSM/word_buff_reg[3]/Q
                         net (fo=6, routed)           0.241     8.138    ALPIDE_reader/word_out[3]
    SLICE_X55Y6          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.837     1.997    ALPIDE_reader/DCLK
    SLICE_X55Y6          FDRE                                         r  ALPIDE_reader/data_FIFO_reg[3]/C
                         clock pessimism             -0.197     1.800    
                         clock uncertainty            0.205     2.005    
    SLICE_X55Y6          FDRE (Hold_fdre_C_D)         0.072     2.077    ALPIDE_reader/data_FIFO_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           8.138    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.064ns  (arrival time - required time)
  Source:                 ALPIDE_reader/Read_FSM/word_buff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Destination:            ALPIDE_reader/data_FIFO_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.250ns  (clk_out1_mmcm rise@0.000ns - clk_out2_mmcm rise@6.250ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.707%)  route 0.254ns (64.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns = ( 7.730 - 6.250 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     6.507 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     7.138    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     7.164 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     7.714    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.063     6.651 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.489     7.140    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.166 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.565     7.730    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X55Y7          FDRE                                         r  ALPIDE_reader/Read_FSM/word_buff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y7          FDRE (Prop_fdre_C_Q)         0.141     7.871 r  ALPIDE_reader/Read_FSM/word_buff_reg[2]/Q
                         net (fo=6, routed)           0.254     8.125    ALPIDE_reader/word_out[2]
    SLICE_X56Y10         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     1.976    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.378     0.598 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.534     1.131    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.160 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.835     1.995    ALPIDE_reader/DCLK
    SLICE_X56Y10         FDRE                                         r  ALPIDE_reader/data_FIFO_reg[10]/C
                         clock pessimism             -0.197     1.798    
                         clock uncertainty            0.205     2.003    
    SLICE_X56Y10         FDRE (Hold_fdre_C_D)         0.059     2.062    ALPIDE_reader/data_FIFO_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.062    
                         arrival time                           8.125    
  -------------------------------------------------------------------
                         slack                                  6.064    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mmcm
  To Clock:  clk_out2_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        4.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       18.684ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.205ns  (required time - arrival time)
  Source:                 ALPIDE_reader/re_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_mmcm rise@6.250ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.670ns  (logic 0.642ns (38.453%)  route 1.028ns (61.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 11.076 - 6.250 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.567     5.121    ALPIDE_reader/DCLK
    SLICE_X46Y3          FDRE                                         r  ALPIDE_reader/re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_fdre_C_Q)         0.518     5.639 r  ALPIDE_reader/re_reg/Q
                         net (fo=3, routed)           1.028     6.666    ALPIDE_reader/Read_FSM/strt
    SLICE_X49Y3          LUT3 (Prop_lut3_I1_O)        0.124     6.790 r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000     6.790    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[1]_i_1_n_0
    SLICE_X49Y3          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     9.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    11.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     7.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587     9.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.451    11.076    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X49Y3          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
                         clock pessimism              0.095    11.171    
                         clock uncertainty           -0.205    10.966    
    SLICE_X49Y3          FDCE (Setup_fdce_C_D)        0.029    10.995    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         10.995    
                         arrival time                          -6.790    
  -------------------------------------------------------------------
                         slack                                  4.205    

Slack (MET) :             4.420ns  (required time - arrival time)
  Source:                 ALPIDE_reader/re_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_mmcm rise@6.250ns - clk_out1_mmcm rise@0.000ns)
  Data Path Delay:        1.456ns  (logic 0.642ns (44.079%)  route 0.814ns (55.921%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 11.076 - 6.250 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.576     5.128    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.337     1.791 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           1.666     3.457    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     3.553 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         1.567     5.121    ALPIDE_reader/DCLK
    SLICE_X46Y3          FDRE                                         r  ALPIDE_reader/re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_fdre_C_Q)         0.518     5.639 f  ALPIDE_reader/re_reg/Q
                         net (fo=3, routed)           0.814     6.453    ALPIDE_reader/Read_FSM/strt
    SLICE_X49Y3          LUT4 (Prop_lut4_I0_O)        0.124     6.577 r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000     6.577    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[0]_i_1_n_0
    SLICE_X49Y3          FDPE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     7.668 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862     9.530    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     9.621 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.458    11.080    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.133     7.946 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           1.587     9.533    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     9.624 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          1.451    11.076    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X49Y3          FDPE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/C
                         clock pessimism              0.095    11.171    
                         clock uncertainty           -0.205    10.966    
    SLICE_X49Y3          FDPE (Setup_fdpe_C_D)        0.031    10.997    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         10.997    
                         arrival time                          -6.577    
  -------------------------------------------------------------------
                         slack                                  4.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.684ns  (arrival time - required time)
  Source:                 ALPIDE_reader/re_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -18.750ns  (clk_out2_mmcm rise@6.250ns - clk_out1_mmcm rise@25.000ns)
  Data Path Delay:        0.550ns  (logic 0.209ns (37.966%)  route 0.341ns (62.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 8.246 - 6.250 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 26.479 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257    25.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631    25.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    25.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551    26.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    25.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489    25.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    25.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.564    26.479    ALPIDE_reader/DCLK
    SLICE_X46Y3          FDRE                                         r  ALPIDE_reader/re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_fdre_C_Q)         0.164    26.643 f  ALPIDE_reader/re_reg/Q
                         net (fo=3, routed)           0.341    26.985    ALPIDE_reader/Read_FSM/strt
    SLICE_X49Y3          LUT4 (Prop_lut4_I0_O)        0.045    27.030 r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[0]_i_1/O
                         net (fo=1, routed)           0.000    27.030    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[0]_i_1_n_0
    SLICE_X49Y3          FDPE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.836     8.246    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X49Y3          FDPE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]/C
                         clock pessimism             -0.197     8.049    
                         clock uncertainty            0.205     8.254    
    SLICE_X49Y3          FDPE (Hold_fdpe_C_D)         0.092     8.346    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[0]
  -------------------------------------------------------------------
                         required time                         -8.346    
                         arrival time                          27.030    
  -------------------------------------------------------------------
                         slack                                 18.684    

Slack (MET) :             18.757ns  (arrival time - required time)
  Source:                 ALPIDE_reader/re_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mmcm  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_mmcm  {rise@6.250ns fall@18.750ns period=25.000ns})
  Path Group:             clk_out2_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -18.750ns  (clk_out2_mmcm rise@6.250ns - clk_out1_mmcm rise@25.000ns)
  Data Path Delay:        0.623ns  (logic 0.209ns (33.571%)  route 0.414ns (66.429%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns = ( 8.246 - 6.250 ) 
    Source Clock Delay      (SCD):    1.479ns = ( 26.479 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.197ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mmcm rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    25.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257    25.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631    25.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    25.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551    26.464    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.063    25.401 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT0
                         net (fo=2, routed)           0.489    25.890    ALPIDE_reader/MMCM/clk_out1_mmcm
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    25.916 r  ALPIDE_reader/MMCM/BUFGCE_clk_out1/O
                         net (fo=452, routed)         0.564    26.479    ALPIDE_reader/DCLK
    SLICE_X46Y3          FDRE                                         r  ALPIDE_reader/re_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_fdre_C_Q)         0.164    26.643 r  ALPIDE_reader/re_reg/Q
                         net (fo=3, routed)           0.414    27.057    ALPIDE_reader/Read_FSM/strt
    SLICE_X49Y3          LUT3 (Prop_lut3_I1_O)        0.045    27.102 r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[1]_i_1/O
                         net (fo=1, routed)           0.000    27.102    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm[1]_i_1_n_0
    SLICE_X49Y3          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mmcm rise edge)
                                                      6.250     6.250 r  
    E3                                                0.000     6.250 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     6.250    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     6.695 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     7.379    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     7.408 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.818     8.226    ALPIDE_reader/MMCM/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.378     6.848 r  ALPIDE_reader/MMCM/MMCME2_BASE_inst/CLKOUT1
                         net (fo=2, routed)           0.534     7.381    ALPIDE_reader/MMCM/clk_out2_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     7.410 r  ALPIDE_reader/MMCM/BUFGCE_clk_out2/O
                         net (fo=50, routed)          0.836     8.246    ALPIDE_reader/Read_FSM/clk_ph
    SLICE_X49Y3          FDCE                                         r  ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]/C
                         clock pessimism             -0.197     8.049    
                         clock uncertainty            0.205     8.254    
    SLICE_X49Y3          FDCE (Hold_fdce_C_D)         0.091     8.345    ALPIDE_reader/Read_FSM/FSM_onehot_state_fsm_reg[1]
  -------------------------------------------------------------------
                         required time                         -8.345    
                         arrival time                          27.102    
  -------------------------------------------------------------------
                         slack                                 18.757    





---------------------------------------------------------------------------------------------------
From Clock:  mii_rx_clk_i
  To Clock:  s_sysclk_x2_in

Setup :            0  Failing Endpoints,  Worst Slack        5.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.540ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.456ns (12.098%)  route 3.313ns (87.902%))
  Logic Levels:           0  
  Clock Path Skew:        1.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 12.893 - 8.000 ) 
    Source Clock Delay      (SCD):    3.241ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.748     3.241    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X5Y57          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.456     3.697 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/Q
                         net (fo=2, routed)           3.313     7.010    eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_in
    SLICE_X5Y49          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.518    12.893    eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/clk
    SLICE_X5Y49          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/C
                         clock pessimism              0.000    12.893    
                         clock uncertainty           -0.247    12.645    
    SLICE_X5Y49          FDRE (Setup_fdre_C_D)       -0.095    12.550    eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         12.550    
                         arrival time                          -7.010    
  -------------------------------------------------------------------
                         slack                                  5.540    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.141ns (7.781%)  route 1.671ns (92.219%))
  Logic Levels:           0  
  Clock Path Skew:        1.213ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.812ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.264     0.812    eth_mac_block_1/user_side_FIFO/rx_fifo_i/rx_mac_aclk
    SLICE_X5Y57          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141     0.953 r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/wr_store_frame_tog_reg/Q
                         net (fo=2, routed)           1.671     2.624    eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_in
    SLICE_X5Y49          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.865     2.025    eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/clk
    SLICE_X5Y49          FDRE                                         r  eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0/C
                         clock pessimism              0.000     2.025    
                         clock uncertainty            0.247     2.272    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.046     2.318    eth_mac_block_1/user_side_FIFO/rx_fifo_i/resync_wr_store_frame_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -2.318    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.306    





---------------------------------------------------------------------------------------------------
From Clock:  mii_tx_clk_i
  To Clock:  s_sysclk_x2_in

Setup :            0  Failing Endpoints,  Worst Slack        4.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.239ns  (logic 0.478ns (11.277%)  route 3.761ns (88.723%))
  Logic Levels:           0  
  Clock Path Skew:        1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.478     3.773 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[5]/Q
                         net (fo=1, routed)           3.761     7.533    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[5]
    SLICE_X10Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.452    12.827    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X10Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]/C
                         clock pessimism              0.000    12.827    
                         clock uncertainty           -0.247    12.579    
    SLICE_X10Y48         FDRE (Setup_fdre_C_D)       -0.202    12.377    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.377    
                         arrival time                          -7.533    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             5.124ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.054ns  (logic 0.518ns (12.776%)  route 3.536ns (87.224%))
  Logic Levels:           0  
  Clock Path Skew:        1.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 12.826 - 8.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X14Y51         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.518     3.814 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/Q
                         net (fo=2, routed)           3.536     7.350    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_in
    SLICE_X13Y47         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.451    12.826    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/clk
    SLICE_X13Y47         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/C
                         clock pessimism              0.000    12.826    
                         clock uncertainty           -0.247    12.578    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)       -0.105    12.473    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         12.473    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                  5.124    

Slack (MET) :             5.151ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.084ns  (logic 0.518ns (12.683%)  route 3.566ns (87.317%))
  Logic Levels:           0  
  Clock Path Skew:        1.529ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 12.825 - 8.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X14Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.518     3.814 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_tran_frame_tog_reg/Q
                         net (fo=2, routed)           3.566     7.380    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_in
    SLICE_X14Y46         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.450    12.825    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/clk
    SLICE_X14Y46         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0/C
                         clock pessimism              0.000    12.825    
                         clock uncertainty           -0.247    12.577    
    SLICE_X14Y46         FDRE (Setup_fdre_C_D)       -0.047    12.530    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_tran_frame_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         12.530    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  5.151    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.518ns (12.992%)  route 3.469ns (87.008%))
  Logic Levels:           0  
  Clock Path Skew:        1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X12Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     3.814 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[3]/Q
                         net (fo=1, routed)           3.469     7.283    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[3]
    SLICE_X10Y47         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.452    12.827    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X10Y47         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[3]/C
                         clock pessimism              0.000    12.827    
                         clock uncertainty           -0.247    12.579    
    SLICE_X10Y47         FDRE (Setup_fdre_C_D)       -0.045    12.534    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -7.283    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.332ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        3.871ns  (logic 0.518ns (13.380%)  route 3.353ns (86.620%))
  Logic Levels:           0  
  Clock Path Skew:        1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.518     3.813 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/Q
                         net (fo=1, routed)           3.353     7.166    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[10]
    SLICE_X11Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.452    12.827    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X11Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/C
                         clock pessimism              0.000    12.827    
                         clock uncertainty           -0.247    12.579    
    SLICE_X11Y48         FDRE (Setup_fdre_C_D)       -0.081    12.498    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                          -7.166    
  -------------------------------------------------------------------
                         slack                                  5.332    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        3.884ns  (logic 0.518ns (13.338%)  route 3.366ns (86.662%))
  Logic Levels:           0  
  Clock Path Skew:        1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X12Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     3.814 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/Q
                         net (fo=1, routed)           3.366     7.179    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[1]
    SLICE_X11Y47         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.452    12.827    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X11Y47         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/C
                         clock pessimism              0.000    12.827    
                         clock uncertainty           -0.247    12.579    
    SLICE_X11Y47         FDRE (Setup_fdre_C_D)       -0.067    12.512    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.351ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        3.866ns  (logic 0.518ns (13.399%)  route 3.348ns (86.601%))
  Logic Levels:           0  
  Clock Path Skew:        1.531ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.296ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.806     3.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X12Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518     3.814 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[0]/Q
                         net (fo=1, routed)           3.348     7.162    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[0]
    SLICE_X11Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.452    12.827    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X11Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]/C
                         clock pessimism              0.000    12.827    
                         clock uncertainty           -0.247    12.579    
    SLICE_X11Y48         FDRE (Setup_fdre_C_D)       -0.067    12.512    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                  5.351    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.518ns (13.413%)  route 3.344ns (86.587%))
  Logic Levels:           0  
  Clock Path Skew:        1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.518     3.813 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/Q
                         net (fo=1, routed)           3.344     7.157    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[11]
    SLICE_X11Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.452    12.827    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X11Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/C
                         clock pessimism              0.000    12.827    
                         clock uncertainty           -0.247    12.579    
    SLICE_X11Y48         FDRE (Setup_fdre_C_D)       -0.061    12.518    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.518    
                         arrival time                          -7.157    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.387ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 0.518ns (13.396%)  route 3.349ns (86.604%))
  Logic Levels:           0  
  Clock Path Skew:        1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.518     3.813 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/Q
                         net (fo=1, routed)           3.349     7.162    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[2]
    SLICE_X10Y47         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.452    12.827    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X10Y47         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]/C
                         clock pessimism              0.000    12.827    
                         clock uncertainty           -0.247    12.579    
    SLICE_X10Y47         FDRE (Setup_fdre_C_D)       -0.031    12.548    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.548    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                  5.387    

Slack (MET) :             5.419ns  (required time - arrival time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 0.518ns (13.498%)  route 3.320ns (86.502%))
  Logic Levels:           0  
  Clock Path Skew:        1.532ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 12.827 - 8.000 ) 
    Source Clock Delay      (SCD):    3.295ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.805     3.295    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.518     3.813 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/Q
                         net (fo=1, routed)           3.320     7.132    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[4]
    SLICE_X10Y47         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.452    12.827    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X10Y47         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/C
                         clock pessimism              0.000    12.827    
                         clock uncertainty           -0.247    12.579    
    SLICE_X10Y47         FDRE (Setup_fdre_C_D)       -0.028    12.551    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.551    
                         arrival time                          -7.132    
  -------------------------------------------------------------------
                         slack                                  5.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.643ns  (logic 0.164ns (9.979%)  route 1.479ns (90.021%))
  Logic Levels:           0  
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     0.999 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[10]/Q
                         net (fo=1, routed)           1.479     2.478    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[10]
    SLICE_X11Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.837     1.997    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X11Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]/C
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.247     2.244    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.066     2.310    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.164ns (9.859%)  route 1.499ns (90.141%))
  Logic Levels:           0  
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X14Y51         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y51         FDRE (Prop_fdre_C_Q)         0.164     0.999 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_txfer_tog_reg/Q
                         net (fo=2, routed)           1.499     2.498    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_in
    SLICE_X13Y47         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.837     1.997    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/clk
    SLICE_X13Y47         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0/C
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.247     2.244    
    SLICE_X13Y47         FDRE (Hold_fdre_C_D)         0.061     2.305    eth_mac_block_1/user_side_FIFO/tx_fifo_i/resync_rd_txfer_tog/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -2.305    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.667ns  (logic 0.164ns (9.838%)  route 1.503ns (90.162%))
  Logic Levels:           0  
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     0.999 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[2]/Q
                         net (fo=1, routed)           1.503     2.502    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[2]
    SLICE_X10Y47         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.837     1.997    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X10Y47         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]/C
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.247     2.244    
    SLICE_X10Y47         FDRE (Hold_fdre_C_D)         0.059     2.303    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.502    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.661ns  (logic 0.164ns (9.874%)  route 1.497ns (90.126%))
  Logic Levels:           0  
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X12Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     0.999 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[6]/Q
                         net (fo=1, routed)           1.497     2.496    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[6]
    SLICE_X10Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.837     1.997    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X10Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[6]/C
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.247     2.244    
    SLICE_X10Y48         FDRE (Hold_fdre_C_D)         0.052     2.296    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.296    
                         arrival time                           2.496    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.630ns  (logic 0.148ns (9.078%)  route 1.482ns (90.922%))
  Logic Levels:           0  
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.148     0.983 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[8]/Q
                         net (fo=1, routed)           1.482     2.465    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[8]
    SLICE_X10Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.837     1.997    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X10Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]/C
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.247     2.244    
    SLICE_X10Y48         FDRE (Hold_fdre_C_D)         0.010     2.254    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.465    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.639ns  (logic 0.148ns (9.027%)  route 1.491ns (90.973%))
  Logic Levels:           0  
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.148     0.983 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[9]/Q
                         net (fo=1, routed)           1.491     2.474    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[9]
    SLICE_X10Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.837     1.997    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X10Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[9]/C
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.247     2.244    
    SLICE_X10Y48         FDRE (Hold_fdre_C_D)         0.010     2.254    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.649ns  (logic 0.148ns (8.978%)  route 1.501ns (91.022%))
  Logic Levels:           0  
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.148     0.983 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[7]/Q
                         net (fo=1, routed)           1.501     2.483    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[7]
    SLICE_X10Y47         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.837     1.997    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X10Y47         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]/C
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.247     2.244    
    SLICE_X10Y47         FDRE (Hold_fdre_C_D)         0.009     2.253    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.253    
                         arrival time                           2.483    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.164ns (9.463%)  route 1.569ns (90.537%))
  Logic Levels:           0  
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     0.999 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[11]/Q
                         net (fo=1, routed)           1.569     2.568    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[11]
    SLICE_X11Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.837     1.997    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X11Y48         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]/C
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.247     2.244    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.070     2.314    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.568    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.743ns  (logic 0.164ns (9.412%)  route 1.579ns (90.588%))
  Logic Levels:           0  
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X10Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.164     0.999 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[4]/Q
                         net (fo=1, routed)           1.579     2.577    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[4]
    SLICE_X10Y47         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.837     1.997    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X10Y47         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]/C
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.247     2.244    
    SLICE_X10Y47         FDRE (Hold_fdre_C_D)         0.063     2.307    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.307    
                         arrival time                           2.577    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.766ns  (logic 0.164ns (9.288%)  route 1.602ns (90.712%))
  Logic Levels:           0  
  Clock Path Skew:        1.162ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.835ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.290     0.835    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_mac_aclk
    SLICE_X12Y50         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.164     0.999 r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer_reg[1]/Q
                         net (fo=1, routed)           1.602     2.601    eth_mac_block_1/user_side_FIFO/tx_fifo_i/rd_addr_txfer[1]
    SLICE_X11Y47         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.837     1.997    eth_mac_block_1/user_side_FIFO/tx_fifo_i/tx_fifo_aclk
    SLICE_X11Y47         FDRE                                         r  eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]/C
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.247     2.244    
    SLICE_X11Y47         FDRE (Hold_fdre_C_D)         0.070     2.314    eth_mac_block_1/user_side_FIFO/tx_fifo_i/wr_rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.314    
                         arrival time                           2.601    
  -------------------------------------------------------------------
                         slack                                  0.286    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  s_sysclk_x2_in

Setup :            1  Failing Endpoint ,  Worst Slack       -0.211ns,  Total Violation       -0.211ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.211ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (s_sysclk_x2_in rise@32.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        1.783ns  (logic 0.456ns (25.575%)  route 1.327ns (74.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 36.813 - 32.000 ) 
    Source Clock Delay      (SCD):    5.107ns = ( 35.107 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    30.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489    31.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967    33.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555    35.107    Inst_system_clocks/sysclk_p
    SLICE_X51Y23         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.456    35.563 r  Inst_system_clocks/rst_reg/Q
                         net (fo=3, routed)           1.327    36.890    Inst_system_clocks/rst
    SLICE_X51Y22         FDRE                                         r  Inst_system_clocks/rst_125_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                     32.000    32.000 r  
    E3                                                0.000    32.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    32.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    33.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    35.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    36.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129    33.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    35.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.438    36.813    Inst_system_clocks/sysclk_x2_o
    SLICE_X51Y22         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
                         clock pessimism              0.180    36.993    
                         clock uncertainty           -0.247    36.746    
    SLICE_X51Y22         FDRE (Setup_fdre_C_D)       -0.067    36.679    Inst_system_clocks/rst_125_reg
  -------------------------------------------------------------------
                         required time                         36.679    
                         arrival time                         -36.890    
  -------------------------------------------------------------------
                         slack                                 -0.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/rst_125_reg/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.141ns (19.860%)  route 0.569ns (80.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.165ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/sysclk_p
    SLICE_X51Y23         FDRE                                         r  Inst_system_clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y23         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  Inst_system_clocks/rst_reg/Q
                         net (fo=3, routed)           0.569     2.179    Inst_system_clocks/rst
    SLICE_X51Y22         FDRE                                         r  Inst_system_clocks/rst_125_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.824     1.984    Inst_system_clocks/sysclk_x2_o
    SLICE_X51Y22         FDRE                                         r  Inst_system_clocks/rst_125_reg/C
                         clock pessimism             -0.245     1.739    
                         clock uncertainty            0.247     1.987    
    SLICE_X51Y22         FDRE (Hold_fdre_C_D)         0.070     2.057    Inst_system_clocks/rst_125_reg
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.179    
  -------------------------------------------------------------------
                         slack                                  0.123    





---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb_i
  To Clock:  s_sysclk_x2_in

Setup :            0  Failing Endpoints,  Worst Slack        2.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.073ns  (required time - arrival time)
  Source:                 ipbus/trans/sm/hdr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.470ns  (logic 0.952ns (17.403%)  route 4.518ns (82.597%))
  Logic Levels:           4  (LUT4=3 LUT5=1)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.817ns = ( 12.817 - 8.000 ) 
    Source Clock Delay      (SCD):    5.115ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.561     5.115    ipbus/trans/sm/clk
    SLICE_X43Y13         FDRE                                         r  ipbus/trans/sm/hdr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.456     5.571 f  ipbus/trans/sm/hdr_reg[6]/Q
                         net (fo=49, routed)          0.869     6.440    ipbus/trans/sm/trans_type[2]
    SLICE_X39Y13         LUT4 (Prop_lut4_I2_O)        0.124     6.564 r  ipbus/trans/sm/ipb_out[ipb_strobe]_INST_0/O
                         net (fo=12, routed)          1.085     7.649    fabric/ipb_in[ipb_strobe]
    SLICE_X51Y12         LUT4 (Prop_lut4_I2_O)        0.124     7.773 r  fabric/ipb_out[ipb_ack]_INST_0/O
                         net (fo=8, routed)           0.761     8.534    ipbus/trans/sm/ipb_in[ipb_ack]
    SLICE_X41Y15         LUT5 (Prop_lut5_I2_O)        0.124     8.658 r  ipbus/trans/sm/tx_we_INST_0/O
                         net (fo=5, routed)           0.561     9.218    ipbus/trans/iface/tx_we
    SLICE_X42Y20         LUT4 (Prop_lut4_I3_O)        0.124     9.342 r  ipbus/trans/iface/trans_out[we]_INST_0/O
                         net (fo=33, routed)          1.243    10.585    ipbus/udp_if/clock_crossing_if/we
    SLICE_X12Y17         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.442    12.817    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X12Y17         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism              0.094    12.911    
                         clock uncertainty           -0.221    12.689    
    SLICE_X12Y17         FDRE (Setup_fdre_C_D)       -0.031    12.658    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.658    
                         arrival time                         -10.585    
  -------------------------------------------------------------------
                         slack                                  2.073    

Slack (MET) :             2.080ns  (required time - arrival time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.456ns (8.342%)  route 5.010ns (91.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 12.810 - 8.000 ) 
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.551     5.105    Inst_system_clocks/clko_ipb
    SLICE_X51Y24         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.456     5.561 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=223, routed)         5.010    10.571    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X12Y26         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.435    12.810    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X12Y26         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism              0.094    12.904    
                         clock uncertainty           -0.221    12.682    
    SLICE_X12Y26         FDRE (Setup_fdre_C_D)       -0.031    12.651    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.651    
                         arrival time                         -10.571    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 ipbus/trans/cfg/vec_out_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.261ns  (logic 0.518ns (22.908%)  route 1.743ns (77.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 12.819 - 8.000 ) 
    Source Clock Delay      (SCD):    5.113ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.559     5.113    ipbus/trans/cfg/clk
    SLICE_X46Y16         FDRE                                         r  ipbus/trans/cfg/vec_out_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.518     5.631 r  ipbus/trans/cfg/vec_out_reg[81]/Q
                         net (fo=3, routed)           1.743     7.374    ipbus/udp_if/clock_crossing_if/RARP
    SLICE_X49Y16         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.444    12.819    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X49Y16         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/C
                         clock pessimism              0.094    12.913    
                         clock uncertainty           -0.221    12.691    
    SLICE_X49Y16         FDRE (Setup_fdre_C_D)       -0.067    12.624    ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.212ns  (logic 0.456ns (20.616%)  route 1.756ns (79.384%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.818ns = ( 12.818 - 8.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.563     5.117    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X29Y11         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           1.756     7.329    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X28Y12         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.443    12.818    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X28Y12         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism              0.094    12.912    
                         clock uncertainty           -0.221    12.690    
    SLICE_X28Y12         FDRE (Setup_fdre_C_D)       -0.047    12.643    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.643    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.339ns  (required time - arrival time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (s_sysclk_x2_in rise@8.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 0.456ns (20.809%)  route 1.735ns (79.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 12.822 - 8.000 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.577     5.129    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.333     1.796 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           1.661     3.457    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.553 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         1.563     5.117    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X29Y11         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           1.735     7.308    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X15Y11         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      8.000     8.000 r  
    E3                                                0.000     8.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     8.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418     9.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.460    12.832    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     9.702 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           1.581    11.283    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    11.374 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        1.447    12.822    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X15Y11         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism              0.094    12.916    
                         clock uncertainty           -0.221    12.694    
    SLICE_X15Y11         FDRE (Setup_fdre_C_D)       -0.047    12.647    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                          -7.308    
  -------------------------------------------------------------------
                         slack                                  5.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.141ns (17.829%)  route 0.650ns (82.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.561     1.476    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X29Y11         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           0.650     2.267    ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X28Y12         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.829     1.989    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X28Y12         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism             -0.198     1.791    
                         clock uncertainty            0.221     2.013    
    SLICE_X28Y12         FDRE (Hold_fdre_C_D)         0.075     2.088    ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.141ns (16.484%)  route 0.714ns (83.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.561     1.476    ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X29Y11         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           0.714     2.332    ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X15Y11         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.834     1.994    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X15Y11         FDRE                                         r  ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism             -0.198     1.796    
                         clock uncertainty            0.221     2.018    
    SLICE_X15Y11         FDRE (Hold_fdre_C_D)         0.075     2.093    ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.093    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 ipbus/trans/cfg/vec_out_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.164ns (18.485%)  route 0.723ns (81.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.559     1.474    ipbus/trans/cfg/clk
    SLICE_X46Y16         FDRE                                         r  ipbus/trans/cfg/vec_out_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y16         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  ipbus/trans/cfg/vec_out_reg[81]/Q
                         net (fo=3, routed)           0.723     2.362    ipbus/udp_if/clock_crossing_if/RARP
    SLICE_X49Y16         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.829     1.989    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X49Y16         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/C
                         clock pessimism             -0.198     1.791    
                         clock uncertainty            0.221     2.013    
    SLICE_X49Y16         FDRE (Hold_fdre_C_D)         0.070     2.083    ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 ipbus/trans/iface/first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        1.031ns  (logic 0.209ns (20.280%)  route 0.822ns (79.720%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.554     1.469    ipbus/trans/iface/clk
    SLICE_X42Y20         FDRE                                         r  ipbus/trans/iface/first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 f  ipbus/trans/iface/first_reg/Q
                         net (fo=3, routed)           0.304     1.937    ipbus/trans/iface/first
    SLICE_X42Y20         LUT4 (Prop_lut4_I2_O)        0.045     1.982 r  ipbus/trans/iface/trans_out[we]_INST_0/O
                         net (fo=33, routed)          0.518     2.500    ipbus/udp_if/clock_crossing_if/we
    SLICE_X12Y17         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.828     1.988    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X12Y17         FDRE                                         r  ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism             -0.198     1.790    
                         clock uncertainty            0.221     2.012    
    SLICE_X12Y17         FDRE (Hold_fdre_C_D)         0.059     2.071    ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.071    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             1.877ns  (arrival time - required time)
  Source:                 Inst_system_clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb_i  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s_sysclk_x2_in  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             s_sysclk_x2_in
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_sysclk_x2_in rise@0.000ns - clk_ipb_i rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.141ns (5.703%)  route 2.331ns (94.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.221ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.190ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb_i rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.551     1.464    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.061     0.404 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT3
                         net (fo=1, routed)           0.486     0.890    Inst_system_clocks/clk_ipb_i
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.916 r  Inst_system_clocks/bufgipb/O
                         net (fo=576, routed)         0.553     1.468    Inst_system_clocks/clko_ipb
    SLICE_X51Y24         FDRE                                         r  Inst_system_clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y24         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  Inst_system_clocks/rst_ipb_reg/Q
                         net (fo=223, routed)         2.331     3.941    ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X12Y26         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_sysclk_x2_in rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.819     1.977    Inst_system_clocks/sysclk_p
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375     0.602 r  Inst_system_clocks/MMCME2_ADV_TX_PLL/CLKOUT1
                         net (fo=1, routed)           0.530     1.131    Inst_system_clocks/s_sysclk_x2_in
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.160 r  Inst_system_clocks/BUFG_SYS_CLK_x2/O
                         net (fo=3059, routed)        0.821     1.981    ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X12Y26         FDRE                                         r  ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism             -0.198     1.783    
                         clock uncertainty            0.221     2.005    
    SLICE_X12Y26         FDRE (Hold_fdre_C_D)         0.059     2.064    ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           3.941    
  -------------------------------------------------------------------
                         slack                                  1.877    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_rx
  To Clock:  clk_rx

Setup :            0  Failing Endpoints,  Worst Slack       38.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.475ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.518ns (48.776%)  route 0.544ns (51.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 43.056 - 40.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.735     3.228    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518     3.746 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.544     4.290    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X1Y71          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.700    43.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y71          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.149    43.205    
                         clock uncertainty           -0.035    43.170    
    SLICE_X1Y71          FDCE (Recov_fdce_C_CLR)     -0.405    42.765    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         42.765    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                 38.475    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.348%)  route 0.621ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.621     4.319    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X1Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 38.504    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.348%)  route 0.621ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.621     4.319    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X1Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 38.504    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.348%)  route 0.621ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.621     4.319    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X1Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 38.504    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.348%)  route 0.621ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.621     4.319    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X1Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 38.504    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.348%)  route 0.621ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.621     4.319    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X1Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 38.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.723%)  route 0.187ns (53.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     0.967 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.187     1.154    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X1Y71          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.286     1.289    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y71          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.472     0.817    
    SLICE_X1Y71          FDCE (Remov_fdce_C_CLR)     -0.092     0.725    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.954 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.220     1.174    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.472     0.829    
    SLICE_X1Y55          FDPE (Remov_fdpe_C_PRE)     -0.095     0.734    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.954 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.220     1.174    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.472     0.829    
    SLICE_X1Y55          FDPE (Remov_fdpe_C_PRE)     -0.095     0.734    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.954 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.220     1.174    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.472     0.829    
    SLICE_X1Y55          FDPE (Remov_fdpe_C_PRE)     -0.095     0.734    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.954 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.220     1.174    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.472     0.829    
    SLICE_X1Y55          FDPE (Remov_fdpe_C_PRE)     -0.095     0.734    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.954 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.220     1.174    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.472     0.829    
    SLICE_X1Y55          FDPE (Remov_fdpe_C_PRE)     -0.095     0.734    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.440    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mii_rx_clk_i
  To Clock:  clk_rx

Setup :            0  Failing Endpoints,  Worst Slack       38.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.475ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.518ns (48.776%)  route 0.544ns (51.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 43.056 - 40.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.735     3.228    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518     3.746 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.544     4.290    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X1Y71          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.700    43.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y71          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.149    43.205    
                         clock uncertainty           -0.035    43.170    
    SLICE_X1Y71          FDCE (Recov_fdce_C_CLR)     -0.405    42.765    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         42.765    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                 38.475    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.348%)  route 0.621ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.621     4.319    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X1Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 38.504    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.348%)  route 0.621ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.621     4.319    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X1Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 38.504    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.348%)  route 0.621ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.621     4.319    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X1Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 38.504    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.348%)  route 0.621ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.621     4.319    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X1Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 38.504    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_rx rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.348%)  route 0.621ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.621     4.319    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)    40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X1Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 38.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.723%)  route 0.187ns (53.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     0.967 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.187     1.154    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X1Y71          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.286     1.289    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y71          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.472     0.817    
                         clock uncertainty            0.035     0.853    
    SLICE_X1Y71          FDCE (Remov_fdce_C_CLR)     -0.092     0.761    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.954 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.220     1.174    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.472     0.829    
                         clock uncertainty            0.035     0.865    
    SLICE_X1Y55          FDPE (Remov_fdpe_C_PRE)     -0.095     0.770    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.954 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.220     1.174    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.472     0.829    
                         clock uncertainty            0.035     0.865    
    SLICE_X1Y55          FDPE (Remov_fdpe_C_PRE)     -0.095     0.770    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.954 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.220     1.174    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.472     0.829    
                         clock uncertainty            0.035     0.865    
    SLICE_X1Y55          FDPE (Remov_fdpe_C_PRE)     -0.095     0.770    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.954 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.220     1.174    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.472     0.829    
                         clock uncertainty            0.035     0.865    
    SLICE_X1Y55          FDPE (Remov_fdpe_C_PRE)     -0.095     0.770    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.954 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.220     1.174    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.472     0.829    
                         clock uncertainty            0.035     0.865    
    SLICE_X1Y55          FDPE (Remov_fdpe_C_PRE)     -0.095     0.770    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.404    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_tx_mac
  To Clock:  clk_tx_mac

Setup :            0  Failing Endpoints,  Worst Slack       34.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.879ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.456ns (9.584%)  route 4.302ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.302     7.998    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 34.879    

Slack (MET) :             34.879ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.456ns (9.584%)  route 4.302ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.302     7.998    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 34.879    

Slack (MET) :             34.879ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.456ns (9.584%)  route 4.302ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.302     7.998    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 34.879    

Slack (MET) :             34.879ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.456ns (9.584%)  route 4.302ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.302     7.998    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 34.879    

Slack (MET) :             34.879ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.456ns (9.584%)  route 4.302ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.302     7.998    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 34.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.044ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.141ns (7.064%)  route 1.855ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.855     2.807    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.468     0.858    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.763    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.044ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.141ns (7.064%)  route 1.855ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.855     2.807    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.468     0.858    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.763    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.044ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.141ns (7.064%)  route 1.855ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.855     2.807    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.468     0.858    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.763    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.044ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.141ns (7.064%)  route 1.855ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.855     2.807    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.468     0.858    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.763    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.044ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.141ns (7.064%)  route 1.855ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.855     2.807    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.468     0.858    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.763    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  2.044    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mii_tx_clk_i
  To Clock:  clk_tx_mac

Setup :            0  Failing Endpoints,  Worst Slack       34.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.879ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.456ns (9.584%)  route 4.302ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.302     7.998    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 34.879    

Slack (MET) :             34.879ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.456ns (9.584%)  route 4.302ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.302     7.998    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 34.879    

Slack (MET) :             34.879ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.456ns (9.584%)  route 4.302ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.302     7.998    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 34.879    

Slack (MET) :             34.879ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.456ns (9.584%)  route 4.302ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.302     7.998    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 34.879    

Slack (MET) :             34.879ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_tx_mac rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.456ns (9.584%)  route 4.302ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.302     7.998    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 34.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.009ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.141ns (7.064%)  route 1.855ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.855     2.807    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.468     0.858    
                         clock uncertainty            0.035     0.893    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.798    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.009ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.141ns (7.064%)  route 1.855ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.855     2.807    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.468     0.858    
                         clock uncertainty            0.035     0.893    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.798    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.009ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.141ns (7.064%)  route 1.855ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.855     2.807    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.468     0.858    
                         clock uncertainty            0.035     0.893    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.798    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.009ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.141ns (7.064%)  route 1.855ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.855     2.807    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.468     0.858    
                         clock uncertainty            0.035     0.893    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.798    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.009ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mac rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.141ns (7.064%)  route 1.855ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.855     2.807    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.468     0.858    
                         clock uncertainty            0.035     0.893    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.798    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  2.009    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_rx
  To Clock:  mii_rx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       38.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.475ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.518ns (48.776%)  route 0.544ns (51.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 43.056 - 40.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.735     3.228    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518     3.746 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.544     4.290    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X1Y71          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.700    43.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y71          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.149    43.205    
                         clock uncertainty           -0.035    43.170    
    SLICE_X1Y71          FDCE (Recov_fdce_C_CLR)     -0.405    42.765    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         42.765    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                 38.475    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.348%)  route 0.621ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.621     4.319    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X1Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 38.504    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.348%)  route 0.621ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.621     4.319    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X1Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 38.504    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.348%)  route 0.621ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.621     4.319    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X1Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 38.504    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.348%)  route 0.621ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.621     4.319    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X1Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 38.504    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.348%)  route 0.621ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.621     4.319    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X1Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 38.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.723%)  route 0.187ns (53.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     0.967 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.187     1.154    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X1Y71          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.286     1.289    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y71          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.472     0.817    
                         clock uncertainty            0.035     0.853    
    SLICE_X1Y71          FDCE (Remov_fdce_C_CLR)     -0.092     0.761    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.954 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.220     1.174    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.472     0.829    
                         clock uncertainty            0.035     0.865    
    SLICE_X1Y55          FDPE (Remov_fdpe_C_PRE)     -0.095     0.770    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.954 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.220     1.174    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.472     0.829    
                         clock uncertainty            0.035     0.865    
    SLICE_X1Y55          FDPE (Remov_fdpe_C_PRE)     -0.095     0.770    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.954 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.220     1.174    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.472     0.829    
                         clock uncertainty            0.035     0.865    
    SLICE_X1Y55          FDPE (Remov_fdpe_C_PRE)     -0.095     0.770    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.954 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.220     1.174    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.472     0.829    
                         clock uncertainty            0.035     0.865    
    SLICE_X1Y55          FDPE (Remov_fdpe_C_PRE)     -0.095     0.770    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_rx  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - clk_rx rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx rise edge)     0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.954 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.220     1.174    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.472     0.829    
                         clock uncertainty            0.035     0.865    
    SLICE_X1Y55          FDPE (Remov_fdpe_C_PRE)     -0.095     0.770    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.404    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mii_rx_clk_i
  To Clock:  mii_rx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       38.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.475ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.518ns (48.776%)  route 0.544ns (51.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 43.056 - 40.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.735     3.228    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.518     3.746 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.544     4.290    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X1Y71          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.700    43.056    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y71          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.149    43.205    
                         clock uncertainty           -0.035    43.170    
    SLICE_X1Y71          FDCE (Recov_fdce_C_CLR)     -0.405    42.765    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         42.765    
                         arrival time                          -4.290    
  -------------------------------------------------------------------
                         slack                                 38.475    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.348%)  route 0.621ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.621     4.319    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X1Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 38.504    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.348%)  route 0.621ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.621     4.319    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X1Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 38.504    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.348%)  route 0.621ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.621     4.319    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X1Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 38.504    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.348%)  route 0.621ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.621     4.319    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X1Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 38.504    

Slack (MET) :             38.504ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_rx_clk_i rise@40.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        1.077ns  (logic 0.456ns (42.348%)  route 0.621ns (57.652%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 43.068 - 40.000 ) 
    Source Clock Delay      (SCD):    3.242ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.982    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.511     2.493 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.749     3.242    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.456     3.698 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.621     4.319    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                     40.000    40.000 r  
    F15                                               0.000    40.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         1.412    41.412 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.871    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.486    42.356 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.712    43.068    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.217    
                         clock uncertainty           -0.035    43.182    
    SLICE_X1Y55          FDPE (Recov_fdpe_C_PRE)     -0.359    42.823    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.823    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                 38.504    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.164ns (46.723%)  route 0.187ns (53.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.289ns
    Source Clock Delay      (SCD):    0.803ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.255     0.803    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X2Y71          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     0.967 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.187     1.154    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X1Y71          FDCE                                         f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.286     1.289    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X1Y71          FDCE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.472     0.817    
    SLICE_X1Y71          FDCE (Remov_fdce_C_CLR)     -0.092     0.725    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           1.154    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.954 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.220     1.174    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.472     0.829    
    SLICE_X1Y55          FDPE (Remov_fdpe_C_PRE)     -0.095     0.734    eth_mac_block_1/rx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.954 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.220     1.174    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.472     0.829    
    SLICE_X1Y55          FDPE (Remov_fdpe_C_PRE)     -0.095     0.734    eth_mac_block_1/rx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.954 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.220     1.174    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.472     0.829    
    SLICE_X1Y55          FDPE (Remov_fdpe_C_PRE)     -0.095     0.734    eth_mac_block_1/rx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.954 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.220     1.174    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.472     0.829    
    SLICE_X1Y55          FDPE (Remov_fdpe_C_PRE)     -0.095     0.734    eth_mac_block_1/rx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock mii_rx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_rx_clk_i rise@0.000ns - mii_rx_clk_i rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.079%)  route 0.220ns (60.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.813ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.456    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.092     0.548 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.265     0.813    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_axi_clk
    SLICE_X0Y54          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.954 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/rx_reset_reg/Q
                         net (fo=213, routed)         0.220     1.174    eth_mac_block_1/rx_mac_reset_gen/reset_in
    SLICE_X1Y55          FDPE                                         f  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_rx_clk_i rise edge)
                                                      0.000     0.000 r  
    F15                                               0.000     0.000 r  mii_rx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk
    F15                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.749    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_rx_clk_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.254     1.003 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_rx_clk/O
                         net (fo=565, routed)         0.298     1.301    eth_mac_block_1/rx_mac_reset_gen/clk
    SLICE_X1Y55          FDPE                                         r  eth_mac_block_1/rx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.472     0.829    
    SLICE_X1Y55          FDPE (Remov_fdpe_C_PRE)     -0.095     0.734    eth_mac_block_1/rx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.440    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_tx_mac
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       34.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.879ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.456ns (9.584%)  route 4.302ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.302     7.998    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 34.879    

Slack (MET) :             34.879ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.456ns (9.584%)  route 4.302ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.302     7.998    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 34.879    

Slack (MET) :             34.879ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.456ns (9.584%)  route 4.302ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.302     7.998    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 34.879    

Slack (MET) :             34.879ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.456ns (9.584%)  route 4.302ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.302     7.998    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 34.879    

Slack (MET) :             34.879ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.456ns (9.584%)  route 4.302ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.302     7.998    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 34.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.009ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.141ns (7.064%)  route 1.855ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.855     2.807    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.468     0.858    
                         clock uncertainty            0.035     0.893    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.798    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.009ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.141ns (7.064%)  route 1.855ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.855     2.807    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.468     0.858    
                         clock uncertainty            0.035     0.893    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.798    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.009ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.141ns (7.064%)  route 1.855ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.855     2.807    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.468     0.858    
                         clock uncertainty            0.035     0.893    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.798    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.009ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.141ns (7.064%)  route 1.855ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.855     2.807    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.468     0.858    
                         clock uncertainty            0.035     0.893    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.798    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  2.009    

Slack (MET) :             2.009ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mac  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - clk_tx_mac rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.141ns (7.064%)  route 1.855ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mac rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.855     2.807    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.468     0.858    
                         clock uncertainty            0.035     0.893    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.798    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.798    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  2.009    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mii_tx_clk_i
  To Clock:  mii_tx_clk_i

Setup :            0  Failing Endpoints,  Worst Slack       34.879ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.879ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.456ns (9.584%)  route 4.302ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.302     7.998    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 34.879    

Slack (MET) :             34.879ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.456ns (9.584%)  route 4.302ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.302     7.998    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 34.879    

Slack (MET) :             34.879ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.456ns (9.584%)  route 4.302ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.302     7.998    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 34.879    

Slack (MET) :             34.879ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.456ns (9.584%)  route 4.302ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.302     7.998    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 34.879    

Slack (MET) :             34.879ns  (required time - arrival time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (recovery check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (mii_tx_clk_i rise@40.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 0.456ns (9.584%)  route 4.302ns (90.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.122ns = ( 43.122 - 40.000 ) 
    Source Clock Delay      (SCD):    3.240ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.500     1.979    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.511     2.490 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.750     3.240    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.456     3.696 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         4.302     7.998    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000    40.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.408    41.408 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.459    41.867    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.486    42.353 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.769    43.122    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism              0.149    43.271    
                         clock uncertainty           -0.035    43.235    
    SLICE_X15Y51         FDPE (Recov_fdpe_C_PRE)     -0.359    42.876    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         42.876    
                         arrival time                          -7.998    
  -------------------------------------------------------------------
                         slack                                 34.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.044ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.141ns (7.064%)  route 1.855ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.855     2.807    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync0/C
                         clock pessimism             -0.468     0.858    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.763    eth_mac_block_1/tx_mac_reset_gen/reset_sync0
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.044ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.141ns (7.064%)  route 1.855ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.855     2.807    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync1/C
                         clock pessimism             -0.468     0.858    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.763    eth_mac_block_1/tx_mac_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.044ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.141ns (7.064%)  route 1.855ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.855     2.807    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync2/C
                         clock pessimism             -0.468     0.858    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.763    eth_mac_block_1/tx_mac_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.044ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.141ns (7.064%)  route 1.855ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.855     2.807    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync3/C
                         clock pessimism             -0.468     0.858    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.763    eth_mac_block_1/tx_mac_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  2.044    

Slack (MET) :             2.044ns  (arrival time - required time)
  Source:                 eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
                            (removal check against rising-edge clock mii_tx_clk_i  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mii_tx_clk_i rise@0.000ns - mii_tx_clk_i rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.141ns (7.064%)  route 1.855ns (92.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.811ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.206     0.453    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.092     0.545 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.266     0.811    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_axi_clk
    SLICE_X5Y52          FDRE                                         r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y52          FDRE (Prop_fdre_C_Q)         0.141     0.952 f  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/tri_mode_ethernet_mac_0_core/tx_reset_reg/Q
                         net (fo=320, routed)         1.855     2.807    eth_mac_block_1/tx_mac_reset_gen/reset_in
    SLICE_X15Y51         FDPE                                         f  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/PRE
  -------------------------------------------------------------------    -------------------

                         (clock mii_tx_clk_i rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  mii_tx_clk_i (IN)
                         net (fo=0)                   0.000     0.000    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf_i/O
                         net (fo=1, routed)           0.311     0.745    eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/mii_tx_clk_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.254     1.000 r  eth_mac_block_1/trimac_sup_block/tri_mode_ethernet_mac_i/U0/mii_interface/bufr_mii_tx_clk/O
                         net (fo=738, routed)         0.326     1.326    eth_mac_block_1/tx_mac_reset_gen/clk
    SLICE_X15Y51         FDPE                                         r  eth_mac_block_1/tx_mac_reset_gen/reset_sync4/C
                         clock pessimism             -0.468     0.858    
    SLICE_X15Y51         FDPE (Remov_fdpe_C_PRE)     -0.095     0.763    eth_mac_block_1/tx_mac_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                         -0.763    
                         arrival time                           2.807    
  -------------------------------------------------------------------
                         slack                                  2.044    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.005ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 1.752ns (54.544%)  route 1.460ns (45.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555     5.107    Inst_system_clocks/clkdiv/clk
    SLICE_X52Y23         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.735 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.810     7.544    Inst_system_clocks/clkdiv/rst_b
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.124     7.668 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.651     8.319    Inst_system_clocks/clkdiv/clear
    SLICE_X50Y23         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.440    14.812    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y23         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism              0.273    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X50Y23         FDCE (Recov_fdce_C_CLR)     -0.319    14.730    Inst_system_clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 1.752ns (54.544%)  route 1.460ns (45.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555     5.107    Inst_system_clocks/clkdiv/clk
    SLICE_X52Y23         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.735 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.810     7.544    Inst_system_clocks/clkdiv/rst_b
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.124     7.668 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.651     8.319    Inst_system_clocks/clkdiv/clear
    SLICE_X50Y23         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.440    14.812    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y23         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism              0.273    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X50Y23         FDCE (Recov_fdce_C_CLR)     -0.319    14.730    Inst_system_clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 1.752ns (54.544%)  route 1.460ns (45.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555     5.107    Inst_system_clocks/clkdiv/clk
    SLICE_X52Y23         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.735 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.810     7.544    Inst_system_clocks/clkdiv/rst_b
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.124     7.668 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.651     8.319    Inst_system_clocks/clkdiv/clear
    SLICE_X50Y23         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.440    14.812    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y23         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[8]/C
                         clock pessimism              0.273    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X50Y23         FDCE (Recov_fdce_C_CLR)     -0.319    14.730    Inst_system_clocks/clkdiv/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.412ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 1.752ns (54.544%)  route 1.460ns (45.456%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555     5.107    Inst_system_clocks/clkdiv/clk
    SLICE_X52Y23         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.735 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.810     7.544    Inst_system_clocks/clkdiv/rst_b
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.124     7.668 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.651     8.319    Inst_system_clocks/clkdiv/clear
    SLICE_X50Y23         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.440    14.812    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y23         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[9]/C
                         clock pessimism              0.273    15.085    
                         clock uncertainty           -0.035    15.049    
    SLICE_X50Y23         FDCE (Recov_fdce_C_CLR)     -0.319    14.730    Inst_system_clocks/clkdiv/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  6.412    

Slack (MET) :             6.514ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 1.752ns (56.284%)  route 1.361ns (43.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555     5.107    Inst_system_clocks/clkdiv/clk
    SLICE_X52Y23         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.735 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.810     7.544    Inst_system_clocks/clkdiv/rst_b
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.124     7.668 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.551     8.220    Inst_system_clocks/clkdiv/clear
    SLICE_X50Y21         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.443    14.815    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism              0.273    15.088    
                         clock uncertainty           -0.035    15.052    
    SLICE_X50Y21         FDCE (Recov_fdce_C_CLR)     -0.319    14.733    Inst_system_clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.220    
  -------------------------------------------------------------------
                         slack                                  6.514    

Slack (MET) :             6.514ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 1.752ns (56.284%)  route 1.361ns (43.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555     5.107    Inst_system_clocks/clkdiv/clk
    SLICE_X52Y23         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.735 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.810     7.544    Inst_system_clocks/clkdiv/rst_b
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.124     7.668 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.551     8.220    Inst_system_clocks/clkdiv/clear
    SLICE_X50Y21         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.443    14.815    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
                         clock pessimism              0.273    15.088    
                         clock uncertainty           -0.035    15.052    
    SLICE_X50Y21         FDCE (Recov_fdce_C_CLR)     -0.319    14.733    Inst_system_clocks/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.220    
  -------------------------------------------------------------------
                         slack                                  6.514    

Slack (MET) :             6.514ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 1.752ns (56.284%)  route 1.361ns (43.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555     5.107    Inst_system_clocks/clkdiv/clk
    SLICE_X52Y23         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.735 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.810     7.544    Inst_system_clocks/clkdiv/rst_b
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.124     7.668 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.551     8.220    Inst_system_clocks/clkdiv/clear
    SLICE_X50Y21         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.443    14.815    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[2]/C
                         clock pessimism              0.273    15.088    
                         clock uncertainty           -0.035    15.052    
    SLICE_X50Y21         FDCE (Recov_fdce_C_CLR)     -0.319    14.733    Inst_system_clocks/clkdiv/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.220    
  -------------------------------------------------------------------
                         slack                                  6.514    

Slack (MET) :             6.514ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.113ns  (logic 1.752ns (56.284%)  route 1.361ns (43.716%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.815ns = ( 14.815 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555     5.107    Inst_system_clocks/clkdiv/clk
    SLICE_X52Y23         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.735 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.810     7.544    Inst_system_clocks/clkdiv/rst_b
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.124     7.668 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.551     8.220    Inst_system_clocks/clkdiv/clear
    SLICE_X50Y21         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.443    14.815    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[3]/C
                         clock pessimism              0.273    15.088    
                         clock uncertainty           -0.035    15.052    
    SLICE_X50Y21         FDCE (Recov_fdce_C_CLR)     -0.319    14.733    Inst_system_clocks/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                          -8.220    
  -------------------------------------------------------------------
                         slack                                  6.514    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.089ns  (logic 1.752ns (56.713%)  route 1.337ns (43.287%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.810ns = ( 14.810 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555     5.107    Inst_system_clocks/clkdiv/clk
    SLICE_X52Y23         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.735 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.810     7.544    Inst_system_clocks/clkdiv/rst_b
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.124     7.668 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.528     8.196    Inst_system_clocks/clkdiv/clear
    SLICE_X50Y25         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.438    14.810    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y25         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism              0.259    15.069    
                         clock uncertainty           -0.035    15.033    
    SLICE_X50Y25         FDCE (Recov_fdce_C_CLR)     -0.319    14.714    Inst_system_clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.714    
                         arrival time                          -8.196    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.551ns  (required time - arrival time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.074ns  (logic 1.752ns (57.000%)  route 1.322ns (43.000%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.555     5.107    Inst_system_clocks/clkdiv/clk
    SLICE_X52Y23         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     6.735 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.810     7.544    Inst_system_clocks/clkdiv/rst_b
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.124     7.668 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.512     8.181    Inst_system_clocks/clkdiv/clear
    SLICE_X50Y22         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000    10.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.441    14.813    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y22         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism              0.273    15.086    
                         clock uncertainty           -0.035    15.050    
    SLICE_X50Y22         FDCE (Recov_fdce_C_CLR)     -0.319    14.731    Inst_system_clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  6.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.535ns (56.341%)  route 0.415ns (43.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X52Y23         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.959 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.277     2.236    Inst_system_clocks/clkdiv/rst_b
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.281 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.138     2.419    Inst_system_clocks/clkdiv/clear
    SLICE_X50Y24         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.823     1.981    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y24         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X50Y24         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    Inst_system_clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.535ns (56.341%)  route 0.415ns (43.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X52Y23         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.959 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.277     2.236    Inst_system_clocks/clkdiv/rst_b
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.281 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.138     2.419    Inst_system_clocks/clkdiv/clear
    SLICE_X50Y24         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.823     1.981    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y24         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[13]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X50Y24         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    Inst_system_clocks/clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.535ns (56.341%)  route 0.415ns (43.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X52Y23         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.959 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.277     2.236    Inst_system_clocks/clkdiv/rst_b
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.281 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.138     2.419    Inst_system_clocks/clkdiv/clear
    SLICE_X50Y24         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.823     1.981    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y24         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X50Y24         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    Inst_system_clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.005ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.950ns  (logic 0.535ns (56.341%)  route 0.415ns (43.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X52Y23         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.959 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.277     2.236    Inst_system_clocks/clkdiv/rst_b
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.281 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.138     2.419    Inst_system_clocks/clkdiv/clear
    SLICE_X50Y24         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.823     1.981    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y24         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X50Y24         FDCE (Remov_fdce_C_CLR)     -0.067     1.414    Inst_system_clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  1.005    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.535ns (52.823%)  route 0.478ns (47.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X52Y23         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.959 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.277     2.236    Inst_system_clocks/clkdiv/rst_b
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.281 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.201     2.482    Inst_system_clocks/clkdiv/clear
    SLICE_X50Y21         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.827     1.985    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X50Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.418    Inst_system_clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.535ns (52.823%)  route 0.478ns (47.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X52Y23         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.959 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.277     2.236    Inst_system_clocks/clkdiv/rst_b
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.281 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.201     2.482    Inst_system_clocks/clkdiv/clear
    SLICE_X50Y21         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.827     1.985    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[1]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X50Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.418    Inst_system_clocks/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.535ns (52.823%)  route 0.478ns (47.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X52Y23         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.959 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.277     2.236    Inst_system_clocks/clkdiv/rst_b
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.281 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.201     2.482    Inst_system_clocks/clkdiv/clear
    SLICE_X50Y21         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.827     1.985    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[2]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X50Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.418    Inst_system_clocks/clkdiv/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.535ns (52.823%)  route 0.478ns (47.177%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X52Y23         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.959 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.277     2.236    Inst_system_clocks/clkdiv/rst_b
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.281 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.201     2.482    Inst_system_clocks/clkdiv/clear
    SLICE_X50Y21         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.827     1.985    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y21         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[3]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X50Y21         FDCE (Remov_fdce_C_CLR)     -0.067     1.418    Inst_system_clocks/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.418    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.535ns (51.931%)  route 0.495ns (48.069%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X52Y23         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.959 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.277     2.236    Inst_system_clocks/clkdiv/rst_b
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.281 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.219     2.500    Inst_system_clocks/clkdiv/clear
    SLICE_X50Y25         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.823     1.981    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y25         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X50Y25         FDCE (Remov_fdce_C_CLR)     -0.067     1.435    Inst_system_clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.435    
                         arrival time                           2.500    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.070ns  (arrival time - required time)
  Source:                 Inst_system_clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_system_clocks/clkdiv/cnt_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 0.535ns (52.570%)  route 0.483ns (47.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.556     1.469    Inst_system_clocks/clkdiv/clk
    SLICE_X52Y23         SRL16E                                       r  Inst_system_clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     1.959 r  Inst_system_clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.277     2.236    Inst_system_clocks/clkdiv/rst_b
    SLICE_X51Y23         LUT1 (Prop_lut1_I0_O)        0.045     2.281 f  Inst_system_clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.206     2.487    Inst_system_clocks/clkdiv/clear
    SLICE_X50Y22         FDCE                                         f  Inst_system_clocks/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_base_xc7a_i (IN)
                         net (fo=0)                   0.000     0.000    clk_base_xc7a_i
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_base_xc7a_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_base_xc7a_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_base_xc7a_i_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.826     1.984    Inst_system_clocks/clkdiv/clk
    SLICE_X50Y22         FDCE                                         r  Inst_system_clocks/clkdiv/cnt_reg[4]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X50Y22         FDCE (Remov_fdce_C_CLR)     -0.067     1.417    Inst_system_clocks/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.417    
                         arrival time                           2.487    
  -------------------------------------------------------------------
                         slack                                  1.070    





