{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540372551434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540372551437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 14:45:50 2018 " "Processing started: Wed Oct 24 14:45:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540372551437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540372551437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proc -c proc " "Command: quartus_map --read_settings_files=on --write_settings_files=off proc -c proc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540372551437 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1540372552032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stateMachine.vhd 6 3 " "Found 6 design units, including 3 entities, in source file stateMachine.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stateMachine-kahipan " "Found design unit 1: stateMachine-kahipan" {  } { { "stateMachine.vhd" "" { Text "/home/vivien/Desktop/College stuff/EE309 (Microprocessors)/Project/stateMachine.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540372582461 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 stateReg-kahipan " "Found design unit 2: stateReg-kahipan" {  } { { "stateMachine.vhd" "" { Text "/home/vivien/Desktop/College stuff/EE309 (Microprocessors)/Project/stateMachine.vhd" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540372582461 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 shifter-kahipan " "Found design unit 3: shifter-kahipan" {  } { { "stateMachine.vhd" "" { Text "/home/vivien/Desktop/College stuff/EE309 (Microprocessors)/Project/stateMachine.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540372582461 ""} { "Info" "ISGN_ENTITY_NAME" "1 stateMachine " "Found entity 1: stateMachine" {  } { { "stateMachine.vhd" "" { Text "/home/vivien/Desktop/College stuff/EE309 (Microprocessors)/Project/stateMachine.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540372582461 ""} { "Info" "ISGN_ENTITY_NAME" "2 stateReg " "Found entity 2: stateReg" {  } { { "stateMachine.vhd" "" { Text "/home/vivien/Desktop/College stuff/EE309 (Microprocessors)/Project/stateMachine.vhd" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540372582461 ""} { "Info" "ISGN_ENTITY_NAME" "3 shifter " "Found entity 3: shifter" {  } { { "stateMachine.vhd" "" { Text "/home/vivien/Desktop/College stuff/EE309 (Microprocessors)/Project/stateMachine.vhd" 126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540372582461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540372582461 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shifter " "Elaborating entity \"shifter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540372582627 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bit1 stateMachine.vhd(127) " "VHDL Signal Declaration warning at stateMachine.vhd(127): used implicit default value for signal \"bit1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "stateMachine.vhd" "" { Text "/home/vivien/Desktop/College stuff/EE309 (Microprocessors)/Project/stateMachine.vhd" 127 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540372582631 "|shifter"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "bit1 GND " "Pin \"bit1\" is stuck at GND" {  } { { "stateMachine.vhd" "" { Text "/home/vivien/Desktop/College stuff/EE309 (Microprocessors)/Project/stateMachine.vhd" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540372583252 "|shifter|bit1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540372583252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540372583295 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540372583295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Implemented 9 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540372583295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540372583295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1231 " "Peak virtual memory: 1231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540372583423 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 14:46:23 2018 " "Processing ended: Wed Oct 24 14:46:23 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540372583423 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540372583423 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540372583423 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540372583423 ""}
