#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jul 10 11:15:47 2024
# Process ID: 26088
# Current directory: C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.runs/impl_1
# Command line: vivado.exe -log toplevel.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source toplevel.tcl -notrace
# Log file: C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.runs/impl_1/toplevel.vdi
# Journal file: C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.runs/impl_1\vivado.jou
# Running On        :LAPTOP-RD2K6H09
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22624
# Processor Detail  :AMD Ryzen 9 5900HS with Radeon Graphics        
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16542 MB
# Swap memory       :34359 MB
# Total Virtual     :50902 MB
# Available Virtual :17957 MB
#-----------------------------------------------------------
source toplevel.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 516.906 ; gain = 199.199
Command: link_design -top toplevel -part xc7k160tffg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k160tffg676-2
INFO: [Device 21-9227] Part: xc7k160tffg676-2 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.gen/sources_1/ip/dsp_macro_0/dsp_macro_0.dcp' for cell 'adderAD'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.gen/sources_1/ip/ila_0/ila_0.dcp' for cell 'my_ila'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1011.945 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 78 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: my_ila UUID: 44421304-5706-5225-a64b-50788578bc1d 
Parsing XDC File [c:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'my_ila/inst'
Finished Parsing XDC File [c:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'my_ila/inst'
Parsing XDC File [c:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'my_ila/inst'
Finished Parsing XDC File [c:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'my_ila/inst'
Parsing XDC File [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/pins.xdc]
Finished Parsing XDC File [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/pins.xdc]
Parsing XDC File [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc]
WARNING: [Constraints 18-633] Creating clock clk_diff with 2 sources. [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:3]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKP' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:6]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKN' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:6]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKP' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:7]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKN' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:7]
Finished Parsing XDC File [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 2 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1159.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 52 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 52 instances

12 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1159.520 ; gain = 599.141
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1188.840 ; gain = 29.320

Starting Cache Timing Information Task
WARNING: [Constraints 18-633] Creating clock clk_diff with 2 sources. [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:3]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKP' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:6]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKN' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:6]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKP' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:7]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKN' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2356ee509

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1691.398 ; gain = 502.559

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = f28e6b3dd04a9c52.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2093.340 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2093.340 ; gain = 0.000
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 281a0b814

Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2093.340 ; gain = 21.258
Phase 1.1 Core Generation And Design Setup | Checksum: 281a0b814

Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2093.340 ; gain = 21.258

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 281a0b814

Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2093.340 ; gain = 21.258
Phase 1 Initialization | Checksum: 281a0b814

Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2093.340 ; gain = 21.258

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 281a0b814

Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2093.340 ; gain = 21.258

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 281a0b814

Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2093.340 ; gain = 21.258
Phase 2 Timer Update And Timing Data Collection | Checksum: 281a0b814

Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2093.340 ; gain = 21.258

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 231f0c356

Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2093.340 ; gain = 21.258
Retarget | Checksum: 231f0c356
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 29 cells
INFO: [Opt 31-1021] In phase Retarget, 79 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 193da59bb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2093.340 ; gain = 21.258
Constant propagation | Checksum: 193da59bb
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 147 cells
INFO: [Opt 31-1021] In phase Constant propagation, 55 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 171916df3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2093.340 ; gain = 21.258
Sweep | Checksum: 171916df3
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 56 cells
INFO: [Opt 31-1021] In phase Sweep, 887 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 171916df3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2093.340 ; gain = 21.258
BUFG optimization | Checksum: 171916df3
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 171916df3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2093.340 ; gain = 21.258
Shift Register Optimization | Checksum: 171916df3
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 171916df3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2093.340 ; gain = 21.258
Post Processing Netlist | Checksum: 171916df3
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 63 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2811d4c4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 2093.340 ; gain = 21.258

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2093.340 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2811d4c4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 2093.340 ; gain = 21.258
Phase 9 Finalization | Checksum: 2811d4c4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 2093.340 ; gain = 21.258
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |              29  |                                             79  |
|  Constant propagation         |               0  |             147  |                                             55  |
|  Sweep                        |               0  |              56  |                                            887  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             63  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2811d4c4e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 2093.340 ; gain = 21.258

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Constraints 18-633] Creating clock clk_diff with 2 sources. [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:3]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKP' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:6]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKN' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:6]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKP' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:7]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKN' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 26308f4e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2198.488 ; gain = 0.000
Ending Power Optimization Task | Checksum: 26308f4e9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2198.488 ; gain = 105.148

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 26308f4e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2198.488 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2198.488 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1a5966fe0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2198.488 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 2198.488 ; gain = 1038.969
INFO: [Vivado 12-24828] Executing command : report_drc -file toplevel_drc_opted.rpt -pb toplevel_drc_opted.pb -rpx toplevel_drc_opted.rpx
Command: report_drc -file toplevel_drc_opted.rpt -pb toplevel_drc_opted.pb -rpx toplevel_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.runs/impl_1/toplevel_drc_opted.rpt.
report_drc completed successfully
WARNING: [Constraints 18-633] Creating clock clk_diff with 2 sources. [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:3]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKP' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:6]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKN' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:6]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKP' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:7]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKN' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2198.488 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2198.488 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2198.488 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 2198.488 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2198.488 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2198.488 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 2198.488 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.runs/impl_1/toplevel_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2198.488 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 18ded36f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2198.488 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2198.488 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 16cd389b9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.506 . Memory (MB): peak = 2198.488 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 249fd78ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2198.488 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 249fd78ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2198.488 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 249fd78ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2198.488 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17d6c76a0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2198.488 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 200041653

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2198.488 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 200041653

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2198.488 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 28299e79e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2198.488 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 120 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 53 nets or LUTs. Breaked 0 LUT, combined 53 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2198.488 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             53  |                    53  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             53  |                    53  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2c8eaeda7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2198.488 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 28a8d4d72

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2198.488 ; gain = 0.000
Phase 2 Global Placement | Checksum: 28a8d4d72

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2198.488 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26d724919

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2198.488 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28a93e95a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2198.488 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 211b48c76

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2198.488 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 289479858

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2198.488 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 21559fc10

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2198.488 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2d7d2327b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2198.488 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 245975e67

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2198.488 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 245975e67

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2198.488 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
WARNING: [Constraints 18-633] Creating clock clk_diff with 2 sources. [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:3]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKP' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:6]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKN' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:6]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKP' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:7]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKN' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2ec026795

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.350 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 17058d722

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 2198.488 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 21e0dc0de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.223 . Memory (MB): peak = 2198.488 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2ec026795

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2198.488 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.350. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 26a4490e4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2198.488 ; gain = 0.000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2198.488 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 26a4490e4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2198.488 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26a4490e4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2198.488 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26a4490e4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2198.488 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 26a4490e4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2198.488 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2198.488 ; gain = 0.000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2198.488 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 27ab0a401

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2198.488 ; gain = 0.000
Ending Placer Task | Checksum: 216d09b0f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2198.488 ; gain = 0.000
82 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2198.488 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file toplevel_utilization_placed.rpt -pb toplevel_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2198.488 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file toplevel_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 2198.488 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2198.488 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.271 . Memory (MB): peak = 2198.488 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2198.488 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2198.488 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2198.488 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2198.488 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.312 . Memory (MB): peak = 2198.488 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.runs/impl_1/toplevel_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.543 . Memory (MB): peak = 2198.488 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.350 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
93 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2198.488 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.293 . Memory (MB): peak = 2198.488 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2198.488 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2198.488 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2198.488 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2198.488 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.330 . Memory (MB): peak = 2198.488 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.runs/impl_1/toplevel_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f24e7522 ConstDB: 0 ShapeSum: 837dd1b0 RouteDB: a104543d
Post Restoration Checksum: NetGraph: 407701b1 | NumContArr: 5bdacd5a | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 221a3c445

Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2337.945 ; gain = 139.457

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 221a3c445

Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2337.945 ; gain = 139.457

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 221a3c445

Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2337.945 ; gain = 139.457
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 2298ddf7f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2449.414 ; gain = 250.926
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.552  | TNS=0.000  | WHS=-0.191 | THS=-119.131|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1fc2e8979

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2449.414 ; gain = 250.926
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.552  | TNS=0.000  | WHS=-0.183 | THS=-8.172 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 20627cfd0

Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2449.414 ; gain = 250.926

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2790
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2790
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 17f476cfa

Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2478.691 ; gain = 280.203

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 17f476cfa

Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2478.691 ; gain = 280.203

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 260b29074

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2478.691 ; gain = 280.203
Phase 4 Initial Routing | Checksum: 260b29074

Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2478.691 ; gain = 280.203

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 159
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.410  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 27831c382

Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2478.691 ; gain = 280.203
Phase 5 Rip-up And Reroute | Checksum: 27831c382

Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2478.691 ; gain = 280.203

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 27831c382

Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2478.691 ; gain = 280.203

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 27831c382

Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2478.691 ; gain = 280.203
Phase 6 Delay and Skew Optimization | Checksum: 27831c382

Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2478.691 ; gain = 280.203

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.503  | TNS=0.000  | WHS=0.056  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 29f292f1b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2478.691 ; gain = 280.203
Phase 7 Post Hold Fix | Checksum: 29f292f1b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2478.691 ; gain = 280.203

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.204387 %
  Global Horizontal Routing Utilization  = 0.215175 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 29f292f1b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2478.691 ; gain = 280.203

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 29f292f1b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2478.691 ; gain = 280.203

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2d14c12f1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2478.691 ; gain = 280.203

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2d14c12f1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2478.691 ; gain = 280.203

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.503  | TNS=0.000  | WHS=0.056  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2d14c12f1

Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2478.691 ; gain = 280.203
Total Elapsed time in route_design: 21.431 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1d3715fdd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2478.691 ; gain = 280.203
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1d3715fdd

Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2478.691 ; gain = 280.203

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 2478.691 ; gain = 280.203
INFO: [Vivado 12-24828] Executing command : report_drc -file toplevel_drc_routed.rpt -pb toplevel_drc_routed.pb -rpx toplevel_drc_routed.rpx
Command: report_drc -file toplevel_drc_routed.rpt -pb toplevel_drc_routed.pb -rpx toplevel_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.runs/impl_1/toplevel_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file toplevel_methodology_drc_routed.rpt -pb toplevel_methodology_drc_routed.pb -rpx toplevel_methodology_drc_routed.rpx
Command: report_methodology -file toplevel_methodology_drc_routed.rpt -pb toplevel_methodology_drc_routed.pb -rpx toplevel_methodology_drc_routed.rpx
WARNING: [Constraints 18-633] Creating clock clk_diff with 2 sources. [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:3]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKP' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:6]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKN' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:6]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKP' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:7]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKN' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.runs/impl_1/toplevel_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file toplevel_timing_summary_routed.rpt -pb toplevel_timing_summary_routed.pb -rpx toplevel_timing_summary_routed.rpx -warn_on_violation 
WARNING: [Constraints 18-633] Creating clock clk_diff with 2 sources. [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:3]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKP' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:6]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKN' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:6]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKP' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:7]
WARNING: [Constraints 18-6211] Setting input delay on a clock pin 'CLKN' relative to clock 'clk_diff' defined on the same pin is not supported, ignoring it [C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.srcs/constrs_1/new/timing.xdc:7]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file toplevel_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file toplevel_route_status.rpt -pb toplevel_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file toplevel_power_routed.rpt -pb toplevel_power_summary_routed.pb -rpx toplevel_power_routed.rpx
Command: report_power -file toplevel_power_routed.rpt -pb toplevel_power_summary_routed.pb -rpx toplevel_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
125 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file toplevel_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file toplevel_bus_skew_routed.rpt -pb toplevel_bus_skew_routed.pb -rpx toplevel_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2478.691 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2478.691 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.328 . Memory (MB): peak = 2478.691 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2478.691 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 2478.691 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2478.691 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2478.691 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.411 . Memory (MB): peak = 2478.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/OhmoriG_Rogue/Downloads/fpga-advanced-2024/project_1-verilog-exe1/project_1-verilog-exe1.runs/impl_1/toplevel_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Jul 10 11:17:35 2024...
