
TrafficLights.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d5c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  08003e68  08003e68  00004e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ef0  08003ef0  000050c8  2**0
                  CONTENTS
  4 .ARM          00000000  08003ef0  08003ef0  000050c8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003ef0  08003ef0  000050c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003ef0  08003ef0  00004ef0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003ef4  08003ef4  00004ef4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c8  20000000  08003ef8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  200000c8  08003fc0  000050c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000031c  08003fc0  0000531c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000050c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bfd2  00000000  00000000  000050f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002119  00000000  00000000  000110c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d30  00000000  00000000  000131e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a3e  00000000  00000000  00013f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018244  00000000  00000000  0001494e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000102e7  00000000  00000000  0002cb92  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008aa6c  00000000  00000000  0003ce79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c78e5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b7c  00000000  00000000  000c7928  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000069  00000000  00000000  000cb4a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000c8 	.word	0x200000c8
 8000128:	00000000 	.word	0x00000000
 800012c:	08003e50 	.word	0x08003e50

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000cc 	.word	0x200000cc
 8000148:	08003e50 	.word	0x08003e50

0800014c <isButtonPressed>:
int TimeOutForKeyPress[NUM_BUTTONS] = {50, 50, 50};
int button_pressed[NUM_BUTTONS] = {0, 0, 0};
int button_long_pressed[NUM_BUTTONS] = {0, 0, 0};
int button_flag[NUM_BUTTONS] = {0, 0, 0};

int isButtonPressed(int index){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
    if(button_flag[index] == 1){
 8000154:	4a09      	ldr	r2, [pc, #36]	@ (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
        button_flag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	@ (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
    }
    return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	200000f0 	.word	0x200000f0

08000180 <isButtonLongPressed>:

int isButtonLongPressed(int index){
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
    if(button_long_pressed[index] == 1){
 8000188:	4a09      	ldr	r2, [pc, #36]	@ (80001b0 <isButtonLongPressed+0x30>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000190:	2b01      	cmp	r3, #1
 8000192:	d106      	bne.n	80001a2 <isButtonLongPressed+0x22>
        button_long_pressed[index] = 0;
 8000194:	4a06      	ldr	r2, [pc, #24]	@ (80001b0 <isButtonLongPressed+0x30>)
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	2100      	movs	r1, #0
 800019a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        return 1;
 800019e:	2301      	movs	r3, #1
 80001a0:	e000      	b.n	80001a4 <isButtonLongPressed+0x24>
    }
    return 0;
 80001a2:	2300      	movs	r3, #0
}
 80001a4:	4618      	mov	r0, r3
 80001a6:	370c      	adds	r7, #12
 80001a8:	46bd      	mov	sp, r7
 80001aa:	bc80      	pop	{r7}
 80001ac:	4770      	bx	lr
 80001ae:	bf00      	nop
 80001b0:	200000e4 	.word	0x200000e4

080001b4 <getKeyInput>:
    button_flag[index] = 1;
}



void getKeyInput(){
 80001b4:	b580      	push	{r7, lr}
 80001b6:	b082      	sub	sp, #8
 80001b8:	af00      	add	r7, sp, #0
    for(int i = 0; i < NUM_BUTTONS; i++){
 80001ba:	2300      	movs	r3, #0
 80001bc:	607b      	str	r3, [r7, #4]
 80001be:	e096      	b.n	80002ee <getKeyInput+0x13a>
    	KeyReg2[i] = KeyReg1[i];
 80001c0:	4a4f      	ldr	r2, [pc, #316]	@ (8000300 <getKeyInput+0x14c>)
 80001c2:	687b      	ldr	r3, [r7, #4]
 80001c4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001c8:	494e      	ldr	r1, [pc, #312]	@ (8000304 <getKeyInput+0x150>)
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    	KeyReg1[i] = KeyReg0[i];
 80001d0:	4a4d      	ldr	r2, [pc, #308]	@ (8000308 <getKeyInput+0x154>)
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001d8:	4949      	ldr	r1, [pc, #292]	@ (8000300 <getKeyInput+0x14c>)
 80001da:	687b      	ldr	r3, [r7, #4]
 80001dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        // Add your key
        switch(i){
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	2b02      	cmp	r3, #2
 80001e4:	d01f      	beq.n	8000226 <getKeyInput+0x72>
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	2b02      	cmp	r3, #2
 80001ea:	dc27      	bgt.n	800023c <getKeyInput+0x88>
 80001ec:	687b      	ldr	r3, [r7, #4]
 80001ee:	2b00      	cmp	r3, #0
 80001f0:	d003      	beq.n	80001fa <getKeyInput+0x46>
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	2b01      	cmp	r3, #1
 80001f6:	d00b      	beq.n	8000210 <getKeyInput+0x5c>
 80001f8:	e020      	b.n	800023c <getKeyInput+0x88>
            case 0:
                KeyReg0[i] = HAL_GPIO_ReadPin(L_BUTTON_GPIO_Port, L_BUTTON_Pin);
 80001fa:	2180      	movs	r1, #128	@ 0x80
 80001fc:	4843      	ldr	r0, [pc, #268]	@ (800030c <getKeyInput+0x158>)
 80001fe:	f001 fcbd 	bl	8001b7c <HAL_GPIO_ReadPin>
 8000202:	4603      	mov	r3, r0
 8000204:	4619      	mov	r1, r3
 8000206:	4a40      	ldr	r2, [pc, #256]	@ (8000308 <getKeyInput+0x154>)
 8000208:	687b      	ldr	r3, [r7, #4]
 800020a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                break;
 800020e:	e015      	b.n	800023c <getKeyInput+0x88>
            case 1:
                KeyReg0[i] = HAL_GPIO_ReadPin(N_BUTTON_GPIO_Port, N_BUTTON_Pin);
 8000210:	2140      	movs	r1, #64	@ 0x40
 8000212:	483f      	ldr	r0, [pc, #252]	@ (8000310 <getKeyInput+0x15c>)
 8000214:	f001 fcb2 	bl	8001b7c <HAL_GPIO_ReadPin>
 8000218:	4603      	mov	r3, r0
 800021a:	4619      	mov	r1, r3
 800021c:	4a3a      	ldr	r2, [pc, #232]	@ (8000308 <getKeyInput+0x154>)
 800021e:	687b      	ldr	r3, [r7, #4]
 8000220:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                break;
 8000224:	e00a      	b.n	800023c <getKeyInput+0x88>
            case 2:
                KeyReg0[i] = HAL_GPIO_ReadPin(Y_BUTTON_GPIO_Port, Y_BUTTON_Pin);
 8000226:	2120      	movs	r1, #32
 8000228:	4839      	ldr	r0, [pc, #228]	@ (8000310 <getKeyInput+0x15c>)
 800022a:	f001 fca7 	bl	8001b7c <HAL_GPIO_ReadPin>
 800022e:	4603      	mov	r3, r0
 8000230:	4619      	mov	r1, r3
 8000232:	4a35      	ldr	r2, [pc, #212]	@ (8000308 <getKeyInput+0x154>)
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                break;
 800023a:	bf00      	nop
        }

        if ((KeyReg1[i] == KeyReg0[i]) && (KeyReg1[i] == KeyReg2[i])){
 800023c:	4a30      	ldr	r2, [pc, #192]	@ (8000300 <getKeyInput+0x14c>)
 800023e:	687b      	ldr	r3, [r7, #4]
 8000240:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000244:	4930      	ldr	r1, [pc, #192]	@ (8000308 <getKeyInput+0x154>)
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800024c:	429a      	cmp	r2, r3
 800024e:	d14b      	bne.n	80002e8 <getKeyInput+0x134>
 8000250:	4a2b      	ldr	r2, [pc, #172]	@ (8000300 <getKeyInput+0x14c>)
 8000252:	687b      	ldr	r3, [r7, #4]
 8000254:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000258:	492a      	ldr	r1, [pc, #168]	@ (8000304 <getKeyInput+0x150>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000260:	429a      	cmp	r2, r3
 8000262:	d141      	bne.n	80002e8 <getKeyInput+0x134>
            if (KeyReg2[i] != KeyReg3[i]){
 8000264:	4a27      	ldr	r2, [pc, #156]	@ (8000304 <getKeyInput+0x150>)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800026c:	4929      	ldr	r1, [pc, #164]	@ (8000314 <getKeyInput+0x160>)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000274:	429a      	cmp	r2, r3
 8000276:	d018      	beq.n	80002aa <getKeyInput+0xf6>
                KeyReg3[i] = KeyReg2[i];
 8000278:	4a22      	ldr	r2, [pc, #136]	@ (8000304 <getKeyInput+0x150>)
 800027a:	687b      	ldr	r3, [r7, #4]
 800027c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000280:	4924      	ldr	r1, [pc, #144]	@ (8000314 <getKeyInput+0x160>)
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                if (KeyReg0[i] == PRESSED_STATE){
 8000288:	4a1f      	ldr	r2, [pc, #124]	@ (8000308 <getKeyInput+0x154>)
 800028a:	687b      	ldr	r3, [r7, #4]
 800028c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000290:	2b00      	cmp	r3, #0
 8000292:	d129      	bne.n	80002e8 <getKeyInput+0x134>
                    TimeOutForKeyPress[i] = 100;
 8000294:	4a20      	ldr	r2, [pc, #128]	@ (8000318 <getKeyInput+0x164>)
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	2164      	movs	r1, #100	@ 0x64
 800029a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    //forfun(i);
                    button_flag[i] = 1;
 800029e:	4a1f      	ldr	r2, [pc, #124]	@ (800031c <getKeyInput+0x168>)
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	2101      	movs	r1, #1
 80002a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 80002a8:	e01e      	b.n	80002e8 <getKeyInput+0x134>
                }
            }else{
                TimeOutForKeyPress[i]--;
 80002aa:	4a1b      	ldr	r2, [pc, #108]	@ (8000318 <getKeyInput+0x164>)
 80002ac:	687b      	ldr	r3, [r7, #4]
 80002ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002b2:	1e5a      	subs	r2, r3, #1
 80002b4:	4918      	ldr	r1, [pc, #96]	@ (8000318 <getKeyInput+0x164>)
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                if (TimeOutForKeyPress[i] == 0){
 80002bc:	4a16      	ldr	r2, [pc, #88]	@ (8000318 <getKeyInput+0x164>)
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002c4:	2b00      	cmp	r3, #0
 80002c6:	d10f      	bne.n	80002e8 <getKeyInput+0x134>
                    TimeOutForKeyPress[i] = 10;
 80002c8:	4a13      	ldr	r2, [pc, #76]	@ (8000318 <getKeyInput+0x164>)
 80002ca:	687b      	ldr	r3, [r7, #4]
 80002cc:	210a      	movs	r1, #10
 80002ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    if (KeyReg3[i] == PRESSED_STATE){
 80002d2:	4a10      	ldr	r2, [pc, #64]	@ (8000314 <getKeyInput+0x160>)
 80002d4:	687b      	ldr	r3, [r7, #4]
 80002d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d104      	bne.n	80002e8 <getKeyInput+0x134>
                        //subKeyProcess(i);
                        button_flag[i] = 1;
 80002de:	4a0f      	ldr	r2, [pc, #60]	@ (800031c <getKeyInput+0x168>)
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	2101      	movs	r1, #1
 80002e4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for(int i = 0; i < NUM_BUTTONS; i++){
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	3301      	adds	r3, #1
 80002ec:	607b      	str	r3, [r7, #4]
 80002ee:	687b      	ldr	r3, [r7, #4]
 80002f0:	2b02      	cmp	r3, #2
 80002f2:	f77f af65 	ble.w	80001c0 <getKeyInput+0xc>
                    }
                }
            }
        }
    }
}
 80002f6:	bf00      	nop
 80002f8:	bf00      	nop
 80002fa:	3708      	adds	r7, #8
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bd80      	pop	{r7, pc}
 8000300:	2000000c 	.word	0x2000000c
 8000304:	20000018 	.word	0x20000018
 8000308:	20000000 	.word	0x20000000
 800030c:	40011000 	.word	0x40011000
 8000310:	40010c00 	.word	0x40010c00
 8000314:	20000024 	.word	0x20000024
 8000318:	20000030 	.word	0x20000030
 800031c:	200000f0 	.word	0x200000f0

08000320 <setLightH>:
//    HAL_GPIO_WritePin(port, red_pin, red ? 1 : 0);
//    HAL_GPIO_WritePin(port, yellow_pin, yellow ? 1 : 0);
//    HAL_GPIO_WritePin(port, green_pin, green ? 1 : 0);
//}

void setLightH(int choice){
 8000320:	b580      	push	{r7, lr}
 8000322:	b082      	sub	sp, #8
 8000324:	af00      	add	r7, sp, #0
 8000326:	6078      	str	r0, [r7, #4]
	switch (choice){
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	2b48      	cmp	r3, #72	@ 0x48
 800032c:	d01d      	beq.n	800036a <setLightH+0x4a>
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	2b48      	cmp	r3, #72	@ 0x48
 8000332:	dc44      	bgt.n	80003be <setLightH+0x9e>
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	2b0c      	cmp	r3, #12
 8000338:	d02c      	beq.n	8000394 <setLightH+0x74>
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	2b45      	cmp	r3, #69	@ 0x45
 800033e:	d13e      	bne.n	80003be <setLightH+0x9e>
	case red_light:
	{
		HAL_GPIO_WritePin(HA_GPIO_Port, HA_Pin, 1);
 8000340:	2201      	movs	r2, #1
 8000342:	2110      	movs	r1, #16
 8000344:	482a      	ldr	r0, [pc, #168]	@ (80003f0 <setLightH+0xd0>)
 8000346:	f001 fc30 	bl	8001baa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(HB_GPIO_Port, HB_Pin, 1);
 800034a:	2201      	movs	r2, #1
 800034c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000350:	4827      	ldr	r0, [pc, #156]	@ (80003f0 <setLightH+0xd0>)
 8000352:	f001 fc2a 	bl	8001baa <HAL_GPIO_WritePin>
		red_flag = 1;
 8000356:	4b27      	ldr	r3, [pc, #156]	@ (80003f4 <setLightH+0xd4>)
 8000358:	2201      	movs	r2, #1
 800035a:	601a      	str	r2, [r3, #0]
		grn_flag = 0;
 800035c:	4b26      	ldr	r3, [pc, #152]	@ (80003f8 <setLightH+0xd8>)
 800035e:	2200      	movs	r2, #0
 8000360:	601a      	str	r2, [r3, #0]
		yel_flag = 0;
 8000362:	4b26      	ldr	r3, [pc, #152]	@ (80003fc <setLightH+0xdc>)
 8000364:	2200      	movs	r2, #0
 8000366:	601a      	str	r2, [r3, #0]
		break;
 8000368:	e03e      	b.n	80003e8 <setLightH+0xc8>
	}
	case yel_light:
	{
		HAL_GPIO_WritePin(HA_GPIO_Port, HA_Pin, 0);
 800036a:	2200      	movs	r2, #0
 800036c:	2110      	movs	r1, #16
 800036e:	4820      	ldr	r0, [pc, #128]	@ (80003f0 <setLightH+0xd0>)
 8000370:	f001 fc1b 	bl	8001baa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(HB_GPIO_Port, HB_Pin, 1);
 8000374:	2201      	movs	r2, #1
 8000376:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800037a:	481d      	ldr	r0, [pc, #116]	@ (80003f0 <setLightH+0xd0>)
 800037c:	f001 fc15 	bl	8001baa <HAL_GPIO_WritePin>
		red_flag = 0;
 8000380:	4b1c      	ldr	r3, [pc, #112]	@ (80003f4 <setLightH+0xd4>)
 8000382:	2200      	movs	r2, #0
 8000384:	601a      	str	r2, [r3, #0]
		grn_flag = 0;
 8000386:	4b1c      	ldr	r3, [pc, #112]	@ (80003f8 <setLightH+0xd8>)
 8000388:	2200      	movs	r2, #0
 800038a:	601a      	str	r2, [r3, #0]
		yel_flag = 1;
 800038c:	4b1b      	ldr	r3, [pc, #108]	@ (80003fc <setLightH+0xdc>)
 800038e:	2201      	movs	r2, #1
 8000390:	601a      	str	r2, [r3, #0]
		break;
 8000392:	e029      	b.n	80003e8 <setLightH+0xc8>
	}
	case grn_light:
	{
		HAL_GPIO_WritePin(HA_GPIO_Port, HA_Pin, 1);
 8000394:	2201      	movs	r2, #1
 8000396:	2110      	movs	r1, #16
 8000398:	4815      	ldr	r0, [pc, #84]	@ (80003f0 <setLightH+0xd0>)
 800039a:	f001 fc06 	bl	8001baa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(HB_GPIO_Port, HB_Pin, 0);
 800039e:	2200      	movs	r2, #0
 80003a0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80003a4:	4812      	ldr	r0, [pc, #72]	@ (80003f0 <setLightH+0xd0>)
 80003a6:	f001 fc00 	bl	8001baa <HAL_GPIO_WritePin>
		red_flag = 0;
 80003aa:	4b12      	ldr	r3, [pc, #72]	@ (80003f4 <setLightH+0xd4>)
 80003ac:	2200      	movs	r2, #0
 80003ae:	601a      	str	r2, [r3, #0]
		grn_flag = 1;
 80003b0:	4b11      	ldr	r3, [pc, #68]	@ (80003f8 <setLightH+0xd8>)
 80003b2:	2201      	movs	r2, #1
 80003b4:	601a      	str	r2, [r3, #0]
		yel_flag = 0;
 80003b6:	4b11      	ldr	r3, [pc, #68]	@ (80003fc <setLightH+0xdc>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	601a      	str	r2, [r3, #0]
		break;
 80003bc:	e014      	b.n	80003e8 <setLightH+0xc8>
	}
	default:
	{
		HAL_GPIO_WritePin(HA_GPIO_Port, HA_Pin, 0);
 80003be:	2200      	movs	r2, #0
 80003c0:	2110      	movs	r1, #16
 80003c2:	480b      	ldr	r0, [pc, #44]	@ (80003f0 <setLightH+0xd0>)
 80003c4:	f001 fbf1 	bl	8001baa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(HB_GPIO_Port, HB_Pin, 0);
 80003c8:	2200      	movs	r2, #0
 80003ca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80003ce:	4808      	ldr	r0, [pc, #32]	@ (80003f0 <setLightH+0xd0>)
 80003d0:	f001 fbeb 	bl	8001baa <HAL_GPIO_WritePin>
		red_flag = 0;
 80003d4:	4b07      	ldr	r3, [pc, #28]	@ (80003f4 <setLightH+0xd4>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	601a      	str	r2, [r3, #0]
		grn_flag = 0;
 80003da:	4b07      	ldr	r3, [pc, #28]	@ (80003f8 <setLightH+0xd8>)
 80003dc:	2200      	movs	r2, #0
 80003de:	601a      	str	r2, [r3, #0]
		yel_flag = 0;
 80003e0:	4b06      	ldr	r3, [pc, #24]	@ (80003fc <setLightH+0xdc>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	601a      	str	r2, [r3, #0]
		break;
 80003e6:	bf00      	nop
	}
	}
}
 80003e8:	bf00      	nop
 80003ea:	3708      	adds	r7, #8
 80003ec:	46bd      	mov	sp, r7
 80003ee:	bd80      	pop	{r7, pc}
 80003f0:	40010c00 	.word	0x40010c00
 80003f4:	200000fc 	.word	0x200000fc
 80003f8:	20000100 	.word	0x20000100
 80003fc:	20000104 	.word	0x20000104

08000400 <setLightV>:

void setLightV(int choice){
 8000400:	b580      	push	{r7, lr}
 8000402:	b082      	sub	sp, #8
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
	switch (choice){
 8000408:	687b      	ldr	r3, [r7, #4]
 800040a:	2b48      	cmp	r3, #72	@ 0x48
 800040c:	d01e      	beq.n	800044c <setLightV+0x4c>
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	2b48      	cmp	r3, #72	@ 0x48
 8000412:	dc47      	bgt.n	80004a4 <setLightV+0xa4>
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	2b0c      	cmp	r3, #12
 8000418:	d02e      	beq.n	8000478 <setLightV+0x78>
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	2b45      	cmp	r3, #69	@ 0x45
 800041e:	d141      	bne.n	80004a4 <setLightV+0xa4>
	case red_light:
	{
		HAL_GPIO_WritePin(VA_GPIO_Port, VA_Pin, 1);
 8000420:	2201      	movs	r2, #1
 8000422:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000426:	482c      	ldr	r0, [pc, #176]	@ (80004d8 <setLightV+0xd8>)
 8000428:	f001 fbbf 	bl	8001baa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(VB_GPIO_Port, VB_Pin, 1);
 800042c:	2201      	movs	r2, #1
 800042e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000432:	4829      	ldr	r0, [pc, #164]	@ (80004d8 <setLightV+0xd8>)
 8000434:	f001 fbb9 	bl	8001baa <HAL_GPIO_WritePin>
		red_flag = 1;
 8000438:	4b28      	ldr	r3, [pc, #160]	@ (80004dc <setLightV+0xdc>)
 800043a:	2201      	movs	r2, #1
 800043c:	601a      	str	r2, [r3, #0]
				grn_flag = 0;
 800043e:	4b28      	ldr	r3, [pc, #160]	@ (80004e0 <setLightV+0xe0>)
 8000440:	2200      	movs	r2, #0
 8000442:	601a      	str	r2, [r3, #0]
				yel_flag = 0;
 8000444:	4b27      	ldr	r3, [pc, #156]	@ (80004e4 <setLightV+0xe4>)
 8000446:	2200      	movs	r2, #0
 8000448:	601a      	str	r2, [r3, #0]
		break;
 800044a:	e041      	b.n	80004d0 <setLightV+0xd0>
	}
	case yel_light:
	{
		HAL_GPIO_WritePin(VA_GPIO_Port, VA_Pin, 0);
 800044c:	2200      	movs	r2, #0
 800044e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000452:	4821      	ldr	r0, [pc, #132]	@ (80004d8 <setLightV+0xd8>)
 8000454:	f001 fba9 	bl	8001baa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(VB_GPIO_Port, VB_Pin, 1);
 8000458:	2201      	movs	r2, #1
 800045a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800045e:	481e      	ldr	r0, [pc, #120]	@ (80004d8 <setLightV+0xd8>)
 8000460:	f001 fba3 	bl	8001baa <HAL_GPIO_WritePin>
		red_flag = 0;
 8000464:	4b1d      	ldr	r3, [pc, #116]	@ (80004dc <setLightV+0xdc>)
 8000466:	2200      	movs	r2, #0
 8000468:	601a      	str	r2, [r3, #0]
				grn_flag = 0;
 800046a:	4b1d      	ldr	r3, [pc, #116]	@ (80004e0 <setLightV+0xe0>)
 800046c:	2200      	movs	r2, #0
 800046e:	601a      	str	r2, [r3, #0]
				yel_flag = 1;
 8000470:	4b1c      	ldr	r3, [pc, #112]	@ (80004e4 <setLightV+0xe4>)
 8000472:	2201      	movs	r2, #1
 8000474:	601a      	str	r2, [r3, #0]
		break;
 8000476:	e02b      	b.n	80004d0 <setLightV+0xd0>
	}
	case grn_light:
	{
		HAL_GPIO_WritePin(VA_GPIO_Port, VA_Pin, 1);
 8000478:	2201      	movs	r2, #1
 800047a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800047e:	4816      	ldr	r0, [pc, #88]	@ (80004d8 <setLightV+0xd8>)
 8000480:	f001 fb93 	bl	8001baa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(VB_GPIO_Port, VB_Pin, 0);
 8000484:	2200      	movs	r2, #0
 8000486:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800048a:	4813      	ldr	r0, [pc, #76]	@ (80004d8 <setLightV+0xd8>)
 800048c:	f001 fb8d 	bl	8001baa <HAL_GPIO_WritePin>
		red_flag = 0;
 8000490:	4b12      	ldr	r3, [pc, #72]	@ (80004dc <setLightV+0xdc>)
 8000492:	2200      	movs	r2, #0
 8000494:	601a      	str	r2, [r3, #0]
				grn_flag = 1;
 8000496:	4b12      	ldr	r3, [pc, #72]	@ (80004e0 <setLightV+0xe0>)
 8000498:	2201      	movs	r2, #1
 800049a:	601a      	str	r2, [r3, #0]
				yel_flag = 0;
 800049c:	4b11      	ldr	r3, [pc, #68]	@ (80004e4 <setLightV+0xe4>)
 800049e:	2200      	movs	r2, #0
 80004a0:	601a      	str	r2, [r3, #0]
		break;
 80004a2:	e015      	b.n	80004d0 <setLightV+0xd0>
	}
	default:
	{
		HAL_GPIO_WritePin(VA_GPIO_Port, VA_Pin, 0);
 80004a4:	2200      	movs	r2, #0
 80004a6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80004aa:	480b      	ldr	r0, [pc, #44]	@ (80004d8 <setLightV+0xd8>)
 80004ac:	f001 fb7d 	bl	8001baa <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(VB_GPIO_Port, VB_Pin, 0);
 80004b0:	2200      	movs	r2, #0
 80004b2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80004b6:	4808      	ldr	r0, [pc, #32]	@ (80004d8 <setLightV+0xd8>)
 80004b8:	f001 fb77 	bl	8001baa <HAL_GPIO_WritePin>
		red_flag = 0;
 80004bc:	4b07      	ldr	r3, [pc, #28]	@ (80004dc <setLightV+0xdc>)
 80004be:	2200      	movs	r2, #0
 80004c0:	601a      	str	r2, [r3, #0]
				grn_flag = 0;
 80004c2:	4b07      	ldr	r3, [pc, #28]	@ (80004e0 <setLightV+0xe0>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	601a      	str	r2, [r3, #0]
				yel_flag = 0;
 80004c8:	4b06      	ldr	r3, [pc, #24]	@ (80004e4 <setLightV+0xe4>)
 80004ca:	2200      	movs	r2, #0
 80004cc:	601a      	str	r2, [r3, #0]
		break;
 80004ce:	bf00      	nop
	}
	}
}
 80004d0:	bf00      	nop
 80004d2:	3708      	adds	r7, #8
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}
 80004d8:	40010800 	.word	0x40010800
 80004dc:	200000fc 	.word	0x200000fc
 80004e0:	20000100 	.word	0x20000100
 80004e4:	20000104 	.word	0x20000104

080004e8 <auto_traffic>:
	segment_buffer[1] = led1%10; //digit
	segment_buffer[2] = led2/10;
	segment_buffer[3] = led2%10;
}

void auto_traffic(){
 80004e8:	b580      	push	{r7, lr}
 80004ea:	af00      	add	r7, sp, #0
	//updateLED();
	lcd_clear_display();
 80004ec:	f000 fc8b 	bl	8000e06 <lcd_clear_display>
	//int forfun = 1;
	switch(traffic_status){
 80004f0:	4b92      	ldr	r3, [pc, #584]	@ (800073c <auto_traffic+0x254>)
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	3b01      	subs	r3, #1
 80004f6:	2b04      	cmp	r3, #4
 80004f8:	f200 8107 	bhi.w	800070a <auto_traffic+0x222>
 80004fc:	a201      	add	r2, pc, #4	@ (adr r2, 8000504 <auto_traffic+0x1c>)
 80004fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000502:	bf00      	nop
 8000504:	08000519 	.word	0x08000519
 8000508:	08000539 	.word	0x08000539
 800050c:	080005a7 	.word	0x080005a7
 8000510:	0800061d 	.word	0x0800061d
 8000514:	08000689 	.word	0x08000689
    case INIT:
      	ns_time_left = green_duration;
 8000518:	4b89      	ldr	r3, [pc, #548]	@ (8000740 <auto_traffic+0x258>)
 800051a:	681b      	ldr	r3, [r3, #0]
 800051c:	4a89      	ldr	r2, [pc, #548]	@ (8000744 <auto_traffic+0x25c>)
 800051e:	6013      	str	r3, [r2, #0]
    	ew_time_left = red_duration;
 8000520:	4b89      	ldr	r3, [pc, #548]	@ (8000748 <auto_traffic+0x260>)
 8000522:	681b      	ldr	r3, [r3, #0]
 8000524:	4a89      	ldr	r2, [pc, #548]	@ (800074c <auto_traffic+0x264>)
 8000526:	6013      	str	r3, [r2, #0]
    	timer = green_duration;
 8000528:	4b85      	ldr	r3, [pc, #532]	@ (8000740 <auto_traffic+0x258>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	4a88      	ldr	r2, [pc, #544]	@ (8000750 <auto_traffic+0x268>)
 800052e:	6013      	str	r3, [r2, #0]
    	traffic_status = NS_GREEN_EW_RED;
 8000530:	4b82      	ldr	r3, [pc, #520]	@ (800073c <auto_traffic+0x254>)
 8000532:	2202      	movs	r2, #2
 8000534:	601a      	str	r2, [r3, #0]
    	//forfun = 0;
    	break;
 8000536:	e0e8      	b.n	800070a <auto_traffic+0x222>
    case NS_GREEN_EW_RED:
    	setLightV(grn_light);
 8000538:	200c      	movs	r0, #12
 800053a:	f7ff ff61 	bl	8000400 <setLightV>
    	setLightH(red_light);
 800053e:	2045      	movs	r0, #69	@ 0x45
 8000540:	f7ff feee 	bl	8000320 <setLightH>

    	lcd_goto_XY(1, 0);
 8000544:	2100      	movs	r1, #0
 8000546:	2001      	movs	r0, #1
 8000548:	f000 fc67 	bl	8000e1a <lcd_goto_XY>
    	lcd_send_string("Green");
 800054c:	4881      	ldr	r0, [pc, #516]	@ (8000754 <auto_traffic+0x26c>)
 800054e:	f000 fc45 	bl	8000ddc <lcd_send_string>
    	lcd_goto_XY(2, 0);
 8000552:	2100      	movs	r1, #0
 8000554:	2002      	movs	r0, #2
 8000556:	f000 fc60 	bl	8000e1a <lcd_goto_XY>
    	lcd_send_string("Red");
 800055a:	487f      	ldr	r0, [pc, #508]	@ (8000758 <auto_traffic+0x270>)
 800055c:	f000 fc3e 	bl	8000ddc <lcd_send_string>

		lcd_goto_XY(1, 8);
 8000560:	2108      	movs	r1, #8
 8000562:	2001      	movs	r0, #1
 8000564:	f000 fc59 	bl	8000e1a <lcd_goto_XY>
		lcd_print_int(ns_time_left);
 8000568:	4b76      	ldr	r3, [pc, #472]	@ (8000744 <auto_traffic+0x25c>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	4618      	mov	r0, r3
 800056e:	f000 fc77 	bl	8000e60 <lcd_print_int>
		lcd_goto_XY(2, 8);
 8000572:	2108      	movs	r1, #8
 8000574:	2002      	movs	r0, #2
 8000576:	f000 fc50 	bl	8000e1a <lcd_goto_XY>
		lcd_print_int(ew_time_left);
 800057a:	4b74      	ldr	r3, [pc, #464]	@ (800074c <auto_traffic+0x264>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	4618      	mov	r0, r3
 8000580:	f000 fc6e 	bl	8000e60 <lcd_print_int>

        if (timer == 0) {
 8000584:	4b72      	ldr	r3, [pc, #456]	@ (8000750 <auto_traffic+0x268>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	2b00      	cmp	r3, #0
 800058a:	f040 80b7 	bne.w	80006fc <auto_traffic+0x214>
            traffic_status = NS_YELLOW_EW_RED;
 800058e:	4b6b      	ldr	r3, [pc, #428]	@ (800073c <auto_traffic+0x254>)
 8000590:	2203      	movs	r2, #3
 8000592:	601a      	str	r2, [r3, #0]
            ns_time_left = yellow_duration;
 8000594:	4b71      	ldr	r3, [pc, #452]	@ (800075c <auto_traffic+0x274>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a6a      	ldr	r2, [pc, #424]	@ (8000744 <auto_traffic+0x25c>)
 800059a:	6013      	str	r3, [r2, #0]
            timer = yellow_duration;
 800059c:	4b6f      	ldr	r3, [pc, #444]	@ (800075c <auto_traffic+0x274>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	4a6b      	ldr	r2, [pc, #428]	@ (8000750 <auto_traffic+0x268>)
 80005a2:	6013      	str	r3, [r2, #0]
        }
        break;
 80005a4:	e0aa      	b.n	80006fc <auto_traffic+0x214>
    case NS_YELLOW_EW_RED:
    	setLightV(yel_light);
 80005a6:	2048      	movs	r0, #72	@ 0x48
 80005a8:	f7ff ff2a 	bl	8000400 <setLightV>
    	setLightH(red_light);
 80005ac:	2045      	movs	r0, #69	@ 0x45
 80005ae:	f7ff feb7 	bl	8000320 <setLightH>

    	lcd_goto_XY(1, 0);
 80005b2:	2100      	movs	r1, #0
 80005b4:	2001      	movs	r0, #1
 80005b6:	f000 fc30 	bl	8000e1a <lcd_goto_XY>
    	lcd_send_string("Yellow");
 80005ba:	4869      	ldr	r0, [pc, #420]	@ (8000760 <auto_traffic+0x278>)
 80005bc:	f000 fc0e 	bl	8000ddc <lcd_send_string>
    	lcd_goto_XY(2, 0);
 80005c0:	2100      	movs	r1, #0
 80005c2:	2002      	movs	r0, #2
 80005c4:	f000 fc29 	bl	8000e1a <lcd_goto_XY>
    	lcd_send_string("Red");
 80005c8:	4863      	ldr	r0, [pc, #396]	@ (8000758 <auto_traffic+0x270>)
 80005ca:	f000 fc07 	bl	8000ddc <lcd_send_string>

		lcd_goto_XY(1, 8);
 80005ce:	2108      	movs	r1, #8
 80005d0:	2001      	movs	r0, #1
 80005d2:	f000 fc22 	bl	8000e1a <lcd_goto_XY>
		lcd_print_int(ns_time_left);
 80005d6:	4b5b      	ldr	r3, [pc, #364]	@ (8000744 <auto_traffic+0x25c>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4618      	mov	r0, r3
 80005dc:	f000 fc40 	bl	8000e60 <lcd_print_int>
		lcd_goto_XY(2, 8);
 80005e0:	2108      	movs	r1, #8
 80005e2:	2002      	movs	r0, #2
 80005e4:	f000 fc19 	bl	8000e1a <lcd_goto_XY>
		lcd_print_int(ew_time_left);
 80005e8:	4b58      	ldr	r3, [pc, #352]	@ (800074c <auto_traffic+0x264>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4618      	mov	r0, r3
 80005ee:	f000 fc37 	bl	8000e60 <lcd_print_int>

    	if (timer ==0){
 80005f2:	4b57      	ldr	r3, [pc, #348]	@ (8000750 <auto_traffic+0x268>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	f040 8082 	bne.w	8000700 <auto_traffic+0x218>
    		traffic_status = NS_RED_EW_GREEN;
 80005fc:	4b4f      	ldr	r3, [pc, #316]	@ (800073c <auto_traffic+0x254>)
 80005fe:	2204      	movs	r2, #4
 8000600:	601a      	str	r2, [r3, #0]
    		ns_time_left = red_duration;
 8000602:	4b51      	ldr	r3, [pc, #324]	@ (8000748 <auto_traffic+0x260>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	4a4f      	ldr	r2, [pc, #316]	@ (8000744 <auto_traffic+0x25c>)
 8000608:	6013      	str	r3, [r2, #0]
    		ew_time_left = green_duration;
 800060a:	4b4d      	ldr	r3, [pc, #308]	@ (8000740 <auto_traffic+0x258>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	4a4f      	ldr	r2, [pc, #316]	@ (800074c <auto_traffic+0x264>)
 8000610:	6013      	str	r3, [r2, #0]
    		timer = green_duration;
 8000612:	4b4b      	ldr	r3, [pc, #300]	@ (8000740 <auto_traffic+0x258>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	4a4e      	ldr	r2, [pc, #312]	@ (8000750 <auto_traffic+0x268>)
 8000618:	6013      	str	r3, [r2, #0]
    	}
    	break;
 800061a:	e071      	b.n	8000700 <auto_traffic+0x218>
	case NS_RED_EW_GREEN:
		setLightV(red_light);
 800061c:	2045      	movs	r0, #69	@ 0x45
 800061e:	f7ff feef 	bl	8000400 <setLightV>
		setLightH(grn_light);
 8000622:	200c      	movs	r0, #12
 8000624:	f7ff fe7c 	bl	8000320 <setLightH>

    	lcd_goto_XY(1, 0);
 8000628:	2100      	movs	r1, #0
 800062a:	2001      	movs	r0, #1
 800062c:	f000 fbf5 	bl	8000e1a <lcd_goto_XY>
    	lcd_send_string("Red");
 8000630:	4849      	ldr	r0, [pc, #292]	@ (8000758 <auto_traffic+0x270>)
 8000632:	f000 fbd3 	bl	8000ddc <lcd_send_string>
    	lcd_goto_XY(2, 0);
 8000636:	2100      	movs	r1, #0
 8000638:	2002      	movs	r0, #2
 800063a:	f000 fbee 	bl	8000e1a <lcd_goto_XY>
    	lcd_send_string("Green");
 800063e:	4845      	ldr	r0, [pc, #276]	@ (8000754 <auto_traffic+0x26c>)
 8000640:	f000 fbcc 	bl	8000ddc <lcd_send_string>

		lcd_goto_XY(1, 8);
 8000644:	2108      	movs	r1, #8
 8000646:	2001      	movs	r0, #1
 8000648:	f000 fbe7 	bl	8000e1a <lcd_goto_XY>
		lcd_print_int(ns_time_left);
 800064c:	4b3d      	ldr	r3, [pc, #244]	@ (8000744 <auto_traffic+0x25c>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	4618      	mov	r0, r3
 8000652:	f000 fc05 	bl	8000e60 <lcd_print_int>
		lcd_goto_XY(2, 8);
 8000656:	2108      	movs	r1, #8
 8000658:	2002      	movs	r0, #2
 800065a:	f000 fbde 	bl	8000e1a <lcd_goto_XY>
		lcd_print_int(ew_time_left);
 800065e:	4b3b      	ldr	r3, [pc, #236]	@ (800074c <auto_traffic+0x264>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	4618      	mov	r0, r3
 8000664:	f000 fbfc 	bl	8000e60 <lcd_print_int>

	        if (timer == 0) {
 8000668:	4b39      	ldr	r3, [pc, #228]	@ (8000750 <auto_traffic+0x268>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	2b00      	cmp	r3, #0
 800066e:	d149      	bne.n	8000704 <auto_traffic+0x21c>
	            traffic_status = NS_RED_EW_YELLOW;
 8000670:	4b32      	ldr	r3, [pc, #200]	@ (800073c <auto_traffic+0x254>)
 8000672:	2205      	movs	r2, #5
 8000674:	601a      	str	r2, [r3, #0]
	            ew_time_left = yellow_duration;
 8000676:	4b39      	ldr	r3, [pc, #228]	@ (800075c <auto_traffic+0x274>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	4a34      	ldr	r2, [pc, #208]	@ (800074c <auto_traffic+0x264>)
 800067c:	6013      	str	r3, [r2, #0]
	            timer = yellow_duration;
 800067e:	4b37      	ldr	r3, [pc, #220]	@ (800075c <auto_traffic+0x274>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	4a33      	ldr	r2, [pc, #204]	@ (8000750 <auto_traffic+0x268>)
 8000684:	6013      	str	r3, [r2, #0]
	        }
	        break;
 8000686:	e03d      	b.n	8000704 <auto_traffic+0x21c>
	 case NS_RED_EW_YELLOW:
	        setLightV(red_light);
 8000688:	2045      	movs	r0, #69	@ 0x45
 800068a:	f7ff feb9 	bl	8000400 <setLightV>
	        setLightH(yel_light);
 800068e:	2048      	movs	r0, #72	@ 0x48
 8000690:	f7ff fe46 	bl	8000320 <setLightH>

	    	lcd_goto_XY(1, 0);
 8000694:	2100      	movs	r1, #0
 8000696:	2001      	movs	r0, #1
 8000698:	f000 fbbf 	bl	8000e1a <lcd_goto_XY>
	    	lcd_send_string("Red");
 800069c:	482e      	ldr	r0, [pc, #184]	@ (8000758 <auto_traffic+0x270>)
 800069e:	f000 fb9d 	bl	8000ddc <lcd_send_string>
	    	lcd_goto_XY(2, 0);
 80006a2:	2100      	movs	r1, #0
 80006a4:	2002      	movs	r0, #2
 80006a6:	f000 fbb8 	bl	8000e1a <lcd_goto_XY>
	    	lcd_send_string("Yellow");
 80006aa:	482d      	ldr	r0, [pc, #180]	@ (8000760 <auto_traffic+0x278>)
 80006ac:	f000 fb96 	bl	8000ddc <lcd_send_string>

			lcd_goto_XY(1, 8);
 80006b0:	2108      	movs	r1, #8
 80006b2:	2001      	movs	r0, #1
 80006b4:	f000 fbb1 	bl	8000e1a <lcd_goto_XY>
			lcd_print_int(ns_time_left);
 80006b8:	4b22      	ldr	r3, [pc, #136]	@ (8000744 <auto_traffic+0x25c>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	4618      	mov	r0, r3
 80006be:	f000 fbcf 	bl	8000e60 <lcd_print_int>
			lcd_goto_XY(2, 8);
 80006c2:	2108      	movs	r1, #8
 80006c4:	2002      	movs	r0, #2
 80006c6:	f000 fba8 	bl	8000e1a <lcd_goto_XY>
			lcd_print_int(ew_time_left);
 80006ca:	4b20      	ldr	r3, [pc, #128]	@ (800074c <auto_traffic+0x264>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	4618      	mov	r0, r3
 80006d0:	f000 fbc6 	bl	8000e60 <lcd_print_int>

	        if (timer == 0) {
 80006d4:	4b1e      	ldr	r3, [pc, #120]	@ (8000750 <auto_traffic+0x268>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d115      	bne.n	8000708 <auto_traffic+0x220>
	            traffic_status = NS_GREEN_EW_RED;
 80006dc:	4b17      	ldr	r3, [pc, #92]	@ (800073c <auto_traffic+0x254>)
 80006de:	2202      	movs	r2, #2
 80006e0:	601a      	str	r2, [r3, #0]
	            ns_time_left = green_duration;
 80006e2:	4b17      	ldr	r3, [pc, #92]	@ (8000740 <auto_traffic+0x258>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	4a17      	ldr	r2, [pc, #92]	@ (8000744 <auto_traffic+0x25c>)
 80006e8:	6013      	str	r3, [r2, #0]
	            ew_time_left = red_duration;
 80006ea:	4b17      	ldr	r3, [pc, #92]	@ (8000748 <auto_traffic+0x260>)
 80006ec:	681b      	ldr	r3, [r3, #0]
 80006ee:	4a17      	ldr	r2, [pc, #92]	@ (800074c <auto_traffic+0x264>)
 80006f0:	6013      	str	r3, [r2, #0]
	            timer = green_duration;
 80006f2:	4b13      	ldr	r3, [pc, #76]	@ (8000740 <auto_traffic+0x258>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	4a16      	ldr	r2, [pc, #88]	@ (8000750 <auto_traffic+0x268>)
 80006f8:	6013      	str	r3, [r2, #0]
	        }
	        break;
 80006fa:	e005      	b.n	8000708 <auto_traffic+0x220>
        break;
 80006fc:	bf00      	nop
 80006fe:	e004      	b.n	800070a <auto_traffic+0x222>
    	break;
 8000700:	bf00      	nop
 8000702:	e002      	b.n	800070a <auto_traffic+0x222>
	        break;
 8000704:	bf00      	nop
 8000706:	e000      	b.n	800070a <auto_traffic+0x222>
	        break;
 8000708:	bf00      	nop
	}

	    ns_time_left--;
 800070a:	4b0e      	ldr	r3, [pc, #56]	@ (8000744 <auto_traffic+0x25c>)
 800070c:	681b      	ldr	r3, [r3, #0]
 800070e:	3b01      	subs	r3, #1
 8000710:	4a0c      	ldr	r2, [pc, #48]	@ (8000744 <auto_traffic+0x25c>)
 8000712:	6013      	str	r3, [r2, #0]
	    ew_time_left--;
 8000714:	4b0d      	ldr	r3, [pc, #52]	@ (800074c <auto_traffic+0x264>)
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	3b01      	subs	r3, #1
 800071a:	4a0c      	ldr	r2, [pc, #48]	@ (800074c <auto_traffic+0x264>)
 800071c:	6013      	str	r3, [r2, #0]
	    timer--;
 800071e:	4b0c      	ldr	r3, [pc, #48]	@ (8000750 <auto_traffic+0x268>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	3b01      	subs	r3, #1
 8000724:	4a0a      	ldr	r2, [pc, #40]	@ (8000750 <auto_traffic+0x268>)
 8000726:	6013      	str	r3, [r2, #0]
	    led1 = ns_time_left;
 8000728:	4b06      	ldr	r3, [pc, #24]	@ (8000744 <auto_traffic+0x25c>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	4a0d      	ldr	r2, [pc, #52]	@ (8000764 <auto_traffic+0x27c>)
 800072e:	6013      	str	r3, [r2, #0]
	    led2 = ew_time_left;
 8000730:	4b06      	ldr	r3, [pc, #24]	@ (800074c <auto_traffic+0x264>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	4a0c      	ldr	r2, [pc, #48]	@ (8000768 <auto_traffic+0x280>)
 8000736:	6013      	str	r3, [r2, #0]



}
 8000738:	bf00      	nop
 800073a:	bd80      	pop	{r7, pc}
 800073c:	20000058 	.word	0x20000058
 8000740:	20000040 	.word	0x20000040
 8000744:	20000114 	.word	0x20000114
 8000748:	2000003c 	.word	0x2000003c
 800074c:	20000118 	.word	0x20000118
 8000750:	20000110 	.word	0x20000110
 8000754:	08003e68 	.word	0x08003e68
 8000758:	08003e70 	.word	0x08003e70
 800075c:	20000044 	.word	0x20000044
 8000760:	08003e74 	.word	0x08003e74
 8000764:	20000108 	.word	0x20000108
 8000768:	2000010c 	.word	0x2000010c

0800076c <fsm_automatic_run>:





void fsm_automatic_run() {
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
    // Update timers
	switch (status){
 8000770:	4b69      	ldr	r3, [pc, #420]	@ (8000918 <fsm_automatic_run+0x1ac>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	3b01      	subs	r3, #1
 8000776:	2b0d      	cmp	r3, #13
 8000778:	f200 8275 	bhi.w	8000c66 <fsm_automatic_run+0x4fa>
 800077c:	a201      	add	r2, pc, #4	@ (adr r2, 8000784 <fsm_automatic_run+0x18>)
 800077e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000782:	bf00      	nop
 8000784:	080007bd 	.word	0x080007bd
 8000788:	08000c67 	.word	0x08000c67
 800078c:	08000c67 	.word	0x08000c67
 8000790:	08000c67 	.word	0x08000c67
 8000794:	08000c67 	.word	0x08000c67
 8000798:	08000c67 	.word	0x08000c67
 800079c:	08000c67 	.word	0x08000c67
 80007a0:	08000c67 	.word	0x08000c67
 80007a4:	08000c67 	.word	0x08000c67
 80007a8:	08000c67 	.word	0x08000c67
 80007ac:	08000c67 	.word	0x08000c67
 80007b0:	0800080b 	.word	0x0800080b
 80007b4:	0800094d 	.word	0x0800094d
 80007b8:	08000ac1 	.word	0x08000ac1
	case INIT:
		if (isButtonPressed(0)){
 80007bc:	2000      	movs	r0, #0
 80007be:	f7ff fcc5 	bl	800014c <isButtonPressed>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b00      	cmp	r3, #0
 80007c6:	d00d      	beq.n	80007e4 <fsm_automatic_run+0x78>
			setLightH(red_light);
 80007c8:	2045      	movs	r0, #69	@ 0x45
 80007ca:	f7ff fda9 	bl	8000320 <setLightH>
			setLightV(red_light);
 80007ce:	2045      	movs	r0, #69	@ 0x45
 80007d0:	f7ff fe16 	bl	8000400 <setLightV>
	        status = MAN_RED;
 80007d4:	4b50      	ldr	r3, [pc, #320]	@ (8000918 <fsm_automatic_run+0x1ac>)
 80007d6:	220c      	movs	r2, #12
 80007d8:	601a      	str	r2, [r3, #0]
	        timer4_flag = 1;
 80007da:	4b50      	ldr	r3, [pc, #320]	@ (800091c <fsm_automatic_run+0x1b0>)
 80007dc:	2201      	movs	r2, #1
 80007de:	601a      	str	r2, [r3, #0]
	        lcd_clear_display();
 80007e0:	f000 fb11 	bl	8000e06 <lcd_clear_display>
		}

		if (timer2_flag == 1){
 80007e4:	4b4e      	ldr	r3, [pc, #312]	@ (8000920 <fsm_automatic_run+0x1b4>)
 80007e6:	681b      	ldr	r3, [r3, #0]
 80007e8:	2b01      	cmp	r3, #1
 80007ea:	d102      	bne.n	80007f2 <fsm_automatic_run+0x86>
			//update7SEG(led_index);

			setTimer_2(10);
 80007ec:	200a      	movs	r0, #10
 80007ee:	f000 fcb9 	bl	8001164 <setTimer_2>
		}

		if (timer1_flag == 1){
 80007f2:	4b4c      	ldr	r3, [pc, #304]	@ (8000924 <fsm_automatic_run+0x1b8>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	2b01      	cmp	r3, #1
 80007f8:	f040 8237 	bne.w	8000c6a <fsm_automatic_run+0x4fe>
			auto_traffic();
 80007fc:	f7ff fe74 	bl	80004e8 <auto_traffic>
			setTimer_1(1000);
 8000800:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000804:	f000 fc92 	bl	800112c <setTimer_1>
		}

		break;
 8000808:	e22f      	b.n	8000c6a <fsm_automatic_run+0x4fe>
	case MAN_RED:
		if (isButtonPressed(0)){
 800080a:	2000      	movs	r0, #0
 800080c:	f7ff fc9e 	bl	800014c <isButtonPressed>
 8000810:	4603      	mov	r3, r0
 8000812:	2b00      	cmp	r3, #0
 8000814:	d00d      	beq.n	8000832 <fsm_automatic_run+0xc6>
			setLightH(yel_light);
 8000816:	2048      	movs	r0, #72	@ 0x48
 8000818:	f7ff fd82 	bl	8000320 <setLightH>
			setLightV(yel_light);
 800081c:	2048      	movs	r0, #72	@ 0x48
 800081e:	f7ff fdef 	bl	8000400 <setLightV>
	        status = MAN_YELLOW;
 8000822:	4b3d      	ldr	r3, [pc, #244]	@ (8000918 <fsm_automatic_run+0x1ac>)
 8000824:	220d      	movs	r2, #13
 8000826:	601a      	str	r2, [r3, #0]
	        timer4_flag = 1;
 8000828:	4b3c      	ldr	r3, [pc, #240]	@ (800091c <fsm_automatic_run+0x1b0>)
 800082a:	2201      	movs	r2, #1
 800082c:	601a      	str	r2, [r3, #0]
	        lcd_clear_display();
 800082e:	f000 faea 	bl	8000e06 <lcd_clear_display>
		}

		lcd_goto_XY(1, 0);
 8000832:	2100      	movs	r1, #0
 8000834:	2001      	movs	r0, #1
 8000836:	f000 faf0 	bl	8000e1a <lcd_goto_XY>
		lcd_send_string("Mode");
 800083a:	483b      	ldr	r0, [pc, #236]	@ (8000928 <fsm_automatic_run+0x1bc>)
 800083c:	f000 face 	bl	8000ddc <lcd_send_string>
		lcd_goto_XY(1, 8);
 8000840:	2108      	movs	r1, #8
 8000842:	2001      	movs	r0, #1
 8000844:	f000 fae9 	bl	8000e1a <lcd_goto_XY>
		lcd_print_int(1);
 8000848:	2001      	movs	r0, #1
 800084a:	f000 fb09 	bl	8000e60 <lcd_print_int>
		lcd_goto_XY(2, 0);
 800084e:	2100      	movs	r1, #0
 8000850:	2002      	movs	r0, #2
 8000852:	f000 fae2 	bl	8000e1a <lcd_goto_XY>
		lcd_send_string("Count");
 8000856:	4835      	ldr	r0, [pc, #212]	@ (800092c <fsm_automatic_run+0x1c0>)
 8000858:	f000 fac0 	bl	8000ddc <lcd_send_string>
		lcd_goto_XY(2, 8);
 800085c:	2108      	movs	r1, #8
 800085e:	2002      	movs	r0, #2
 8000860:	f000 fadb 	bl	8000e1a <lcd_goto_XY>
		lcd_print_int(temp_red);
 8000864:	4b32      	ldr	r3, [pc, #200]	@ (8000930 <fsm_automatic_run+0x1c4>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4618      	mov	r0, r3
 800086a:	f000 faf9 	bl	8000e60 <lcd_print_int>

		if (isButtonPressed(1)){
 800086e:	2001      	movs	r0, #1
 8000870:	f7ff fc6c 	bl	800014c <isButtonPressed>
 8000874:	4603      	mov	r3, r0
 8000876:	2b00      	cmp	r3, #0
 8000878:	d00b      	beq.n	8000892 <fsm_automatic_run+0x126>
			temp_red++;
 800087a:	4b2d      	ldr	r3, [pc, #180]	@ (8000930 <fsm_automatic_run+0x1c4>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	3301      	adds	r3, #1
 8000880:	4a2b      	ldr	r2, [pc, #172]	@ (8000930 <fsm_automatic_run+0x1c4>)
 8000882:	6013      	str	r3, [r2, #0]
			if (temp_red > 99) temp_red = 1;
 8000884:	4b2a      	ldr	r3, [pc, #168]	@ (8000930 <fsm_automatic_run+0x1c4>)
 8000886:	681b      	ldr	r3, [r3, #0]
 8000888:	2b63      	cmp	r3, #99	@ 0x63
 800088a:	dd02      	ble.n	8000892 <fsm_automatic_run+0x126>
 800088c:	4b28      	ldr	r3, [pc, #160]	@ (8000930 <fsm_automatic_run+0x1c4>)
 800088e:	2201      	movs	r2, #1
 8000890:	601a      	str	r2, [r3, #0]
		}

		if (isButtonPressed(2)){
 8000892:	2002      	movs	r0, #2
 8000894:	f7ff fc5a 	bl	800014c <isButtonPressed>
 8000898:	4603      	mov	r3, r0
 800089a:	2b00      	cmp	r3, #0
 800089c:	d006      	beq.n	80008ac <fsm_automatic_run+0x140>
			red_duration = temp_red;
 800089e:	4b24      	ldr	r3, [pc, #144]	@ (8000930 <fsm_automatic_run+0x1c4>)
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	4a24      	ldr	r2, [pc, #144]	@ (8000934 <fsm_automatic_run+0x1c8>)
 80008a4:	6013      	str	r3, [r2, #0]
			temp_red = 1;
 80008a6:	4b22      	ldr	r3, [pc, #136]	@ (8000930 <fsm_automatic_run+0x1c4>)
 80008a8:	2201      	movs	r2, #1
 80008aa:	601a      	str	r2, [r3, #0]
		}

		if (timer2_flag == 1){
 80008ac:	4b1c      	ldr	r3, [pc, #112]	@ (8000920 <fsm_automatic_run+0x1b4>)
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	2b01      	cmp	r3, #1
 80008b2:	d117      	bne.n	80008e4 <fsm_automatic_run+0x178>
			led1 = 1;
 80008b4:	4b20      	ldr	r3, [pc, #128]	@ (8000938 <fsm_automatic_run+0x1cc>)
 80008b6:	2201      	movs	r2, #1
 80008b8:	601a      	str	r2, [r3, #0]
			led2 = temp_red;
 80008ba:	4b1d      	ldr	r3, [pc, #116]	@ (8000930 <fsm_automatic_run+0x1c4>)
 80008bc:	681b      	ldr	r3, [r3, #0]
 80008be:	4a1f      	ldr	r2, [pc, #124]	@ (800093c <fsm_automatic_run+0x1d0>)
 80008c0:	6013      	str	r3, [r2, #0]
			//updateLED();
			//update7SEG(led_index);
	        lcd_clear_display();
 80008c2:	f000 faa0 	bl	8000e06 <lcd_clear_display>
			if (++led_index == 2) led_index = 0;
 80008c6:	4b1e      	ldr	r3, [pc, #120]	@ (8000940 <fsm_automatic_run+0x1d4>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	3301      	adds	r3, #1
 80008cc:	4a1c      	ldr	r2, [pc, #112]	@ (8000940 <fsm_automatic_run+0x1d4>)
 80008ce:	6013      	str	r3, [r2, #0]
 80008d0:	4b1b      	ldr	r3, [pc, #108]	@ (8000940 <fsm_automatic_run+0x1d4>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	2b02      	cmp	r3, #2
 80008d6:	d102      	bne.n	80008de <fsm_automatic_run+0x172>
 80008d8:	4b19      	ldr	r3, [pc, #100]	@ (8000940 <fsm_automatic_run+0x1d4>)
 80008da:	2200      	movs	r2, #0
 80008dc:	601a      	str	r2, [r3, #0]
			setTimer_2(100);
 80008de:	2064      	movs	r0, #100	@ 0x64
 80008e0:	f000 fc40 	bl	8001164 <setTimer_2>
		}

		if (timer3_flag == 1){
 80008e4:	4b17      	ldr	r3, [pc, #92]	@ (8000944 <fsm_automatic_run+0x1d8>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	2b01      	cmp	r3, #1
 80008ea:	f040 81c0 	bne.w	8000c6e <fsm_automatic_run+0x502>
			if (red_flag == 1) {
 80008ee:	4b16      	ldr	r3, [pc, #88]	@ (8000948 <fsm_automatic_run+0x1dc>)
 80008f0:	681b      	ldr	r3, [r3, #0]
 80008f2:	2b01      	cmp	r3, #1
 80008f4:	d106      	bne.n	8000904 <fsm_automatic_run+0x198>
				setLightH(0);
 80008f6:	2000      	movs	r0, #0
 80008f8:	f7ff fd12 	bl	8000320 <setLightH>
				setLightV(0); //turn off
 80008fc:	2000      	movs	r0, #0
 80008fe:	f7ff fd7f 	bl	8000400 <setLightV>
 8000902:	e005      	b.n	8000910 <fsm_automatic_run+0x1a4>
			}
			else {
				setLightH(red_light);
 8000904:	2045      	movs	r0, #69	@ 0x45
 8000906:	f7ff fd0b 	bl	8000320 <setLightH>
				setLightV(red_light);
 800090a:	2045      	movs	r0, #69	@ 0x45
 800090c:	f7ff fd78 	bl	8000400 <setLightV>
			}
			setTimer_3(250);
 8000910:	20fa      	movs	r0, #250	@ 0xfa
 8000912:	f000 fc43 	bl	800119c <setTimer_3>
		}
		break;
 8000916:	e1aa      	b.n	8000c6e <fsm_automatic_run+0x502>
 8000918:	20000054 	.word	0x20000054
 800091c:	20000068 	.word	0x20000068
 8000920:	20000060 	.word	0x20000060
 8000924:	2000005c 	.word	0x2000005c
 8000928:	08003e7c 	.word	0x08003e7c
 800092c:	08003e84 	.word	0x08003e84
 8000930:	20000048 	.word	0x20000048
 8000934:	2000003c 	.word	0x2000003c
 8000938:	20000108 	.word	0x20000108
 800093c:	2000010c 	.word	0x2000010c
 8000940:	2000011c 	.word	0x2000011c
 8000944:	20000064 	.word	0x20000064
 8000948:	200000fc 	.word	0x200000fc
	case MAN_YELLOW:
		if (isButtonPressed(0)){
 800094c:	2000      	movs	r0, #0
 800094e:	f7ff fbfd 	bl	800014c <isButtonPressed>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d00d      	beq.n	8000974 <fsm_automatic_run+0x208>
	        setLightH(grn_light);
 8000958:	200c      	movs	r0, #12
 800095a:	f7ff fce1 	bl	8000320 <setLightH>
	        setLightV(grn_light);
 800095e:	200c      	movs	r0, #12
 8000960:	f7ff fd4e 	bl	8000400 <setLightV>
	        status = MAN_GREEN;
 8000964:	4b4a      	ldr	r3, [pc, #296]	@ (8000a90 <fsm_automatic_run+0x324>)
 8000966:	220e      	movs	r2, #14
 8000968:	601a      	str	r2, [r3, #0]
	        timer4_flag = 1;
 800096a:	4b4a      	ldr	r3, [pc, #296]	@ (8000a94 <fsm_automatic_run+0x328>)
 800096c:	2201      	movs	r2, #1
 800096e:	601a      	str	r2, [r3, #0]
	        lcd_clear_display();
 8000970:	f000 fa49 	bl	8000e06 <lcd_clear_display>
		}

		lcd_goto_XY(1, 0);
 8000974:	2100      	movs	r1, #0
 8000976:	2001      	movs	r0, #1
 8000978:	f000 fa4f 	bl	8000e1a <lcd_goto_XY>
		lcd_send_string("Mode");
 800097c:	4846      	ldr	r0, [pc, #280]	@ (8000a98 <fsm_automatic_run+0x32c>)
 800097e:	f000 fa2d 	bl	8000ddc <lcd_send_string>
		lcd_goto_XY(1, 8);
 8000982:	2108      	movs	r1, #8
 8000984:	2001      	movs	r0, #1
 8000986:	f000 fa48 	bl	8000e1a <lcd_goto_XY>
		lcd_print_int(2);
 800098a:	2002      	movs	r0, #2
 800098c:	f000 fa68 	bl	8000e60 <lcd_print_int>
		lcd_goto_XY(2, 0);
 8000990:	2100      	movs	r1, #0
 8000992:	2002      	movs	r0, #2
 8000994:	f000 fa41 	bl	8000e1a <lcd_goto_XY>
		lcd_send_string("Count");
 8000998:	4840      	ldr	r0, [pc, #256]	@ (8000a9c <fsm_automatic_run+0x330>)
 800099a:	f000 fa1f 	bl	8000ddc <lcd_send_string>
		lcd_goto_XY(2, 8);
 800099e:	2108      	movs	r1, #8
 80009a0:	2002      	movs	r0, #2
 80009a2:	f000 fa3a 	bl	8000e1a <lcd_goto_XY>
		lcd_print_int(temp_yellow);
 80009a6:	4b3e      	ldr	r3, [pc, #248]	@ (8000aa0 <fsm_automatic_run+0x334>)
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	4618      	mov	r0, r3
 80009ac:	f000 fa58 	bl	8000e60 <lcd_print_int>

		if (timer2_flag == 1){
 80009b0:	4b3c      	ldr	r3, [pc, #240]	@ (8000aa4 <fsm_automatic_run+0x338>)
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	2b01      	cmp	r3, #1
 80009b6:	d117      	bne.n	80009e8 <fsm_automatic_run+0x27c>
			led1 = 2;
 80009b8:	4b3b      	ldr	r3, [pc, #236]	@ (8000aa8 <fsm_automatic_run+0x33c>)
 80009ba:	2202      	movs	r2, #2
 80009bc:	601a      	str	r2, [r3, #0]
			led2 = temp_yellow;
 80009be:	4b38      	ldr	r3, [pc, #224]	@ (8000aa0 <fsm_automatic_run+0x334>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	4a3a      	ldr	r2, [pc, #232]	@ (8000aac <fsm_automatic_run+0x340>)
 80009c4:	6013      	str	r3, [r2, #0]
			//updateLED();
			//update7SEG(led_index);
	        lcd_clear_display();
 80009c6:	f000 fa1e 	bl	8000e06 <lcd_clear_display>
			if (++led_index == 2) led_index = 0;
 80009ca:	4b39      	ldr	r3, [pc, #228]	@ (8000ab0 <fsm_automatic_run+0x344>)
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	3301      	adds	r3, #1
 80009d0:	4a37      	ldr	r2, [pc, #220]	@ (8000ab0 <fsm_automatic_run+0x344>)
 80009d2:	6013      	str	r3, [r2, #0]
 80009d4:	4b36      	ldr	r3, [pc, #216]	@ (8000ab0 <fsm_automatic_run+0x344>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	2b02      	cmp	r3, #2
 80009da:	d102      	bne.n	80009e2 <fsm_automatic_run+0x276>
 80009dc:	4b34      	ldr	r3, [pc, #208]	@ (8000ab0 <fsm_automatic_run+0x344>)
 80009de:	2200      	movs	r2, #0
 80009e0:	601a      	str	r2, [r3, #0]
			setTimer_2(100);
 80009e2:	2064      	movs	r0, #100	@ 0x64
 80009e4:	f000 fbbe 	bl	8001164 <setTimer_2>
		}

		if (isButtonLongPressed(1)){
 80009e8:	2001      	movs	r0, #1
 80009ea:	f7ff fbc9 	bl	8000180 <isButtonLongPressed>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d013      	beq.n	8000a1c <fsm_automatic_run+0x2b0>
			if (timer4_flag == 1){
 80009f4:	4b27      	ldr	r3, [pc, #156]	@ (8000a94 <fsm_automatic_run+0x328>)
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	2b01      	cmp	r3, #1
 80009fa:	d10f      	bne.n	8000a1c <fsm_automatic_run+0x2b0>
				temp_yellow++;
 80009fc:	4b28      	ldr	r3, [pc, #160]	@ (8000aa0 <fsm_automatic_run+0x334>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	3301      	adds	r3, #1
 8000a02:	4a27      	ldr	r2, [pc, #156]	@ (8000aa0 <fsm_automatic_run+0x334>)
 8000a04:	6013      	str	r3, [r2, #0]
				if (temp_yellow > 99) temp_yellow = 1;
 8000a06:	4b26      	ldr	r3, [pc, #152]	@ (8000aa0 <fsm_automatic_run+0x334>)
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	2b63      	cmp	r3, #99	@ 0x63
 8000a0c:	dd02      	ble.n	8000a14 <fsm_automatic_run+0x2a8>
 8000a0e:	4b24      	ldr	r3, [pc, #144]	@ (8000aa0 <fsm_automatic_run+0x334>)
 8000a10:	2201      	movs	r2, #1
 8000a12:	601a      	str	r2, [r3, #0]
				setTimer_4(500);
 8000a14:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a18:	f000 fbdc 	bl	80011d4 <setTimer_4>
			}
		}

		if (isButtonPressed(1)){
 8000a1c:	2001      	movs	r0, #1
 8000a1e:	f7ff fb95 	bl	800014c <isButtonPressed>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d00b      	beq.n	8000a40 <fsm_automatic_run+0x2d4>
			temp_yellow++;
 8000a28:	4b1d      	ldr	r3, [pc, #116]	@ (8000aa0 <fsm_automatic_run+0x334>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	3301      	adds	r3, #1
 8000a2e:	4a1c      	ldr	r2, [pc, #112]	@ (8000aa0 <fsm_automatic_run+0x334>)
 8000a30:	6013      	str	r3, [r2, #0]
			if (temp_yellow > 99) temp_yellow = 1;
 8000a32:	4b1b      	ldr	r3, [pc, #108]	@ (8000aa0 <fsm_automatic_run+0x334>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	2b63      	cmp	r3, #99	@ 0x63
 8000a38:	dd02      	ble.n	8000a40 <fsm_automatic_run+0x2d4>
 8000a3a:	4b19      	ldr	r3, [pc, #100]	@ (8000aa0 <fsm_automatic_run+0x334>)
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	601a      	str	r2, [r3, #0]
		}



		if (isButtonPressed(2)){
 8000a40:	2002      	movs	r0, #2
 8000a42:	f7ff fb83 	bl	800014c <isButtonPressed>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d006      	beq.n	8000a5a <fsm_automatic_run+0x2ee>
			yellow_duration = temp_yellow;
 8000a4c:	4b14      	ldr	r3, [pc, #80]	@ (8000aa0 <fsm_automatic_run+0x334>)
 8000a4e:	681b      	ldr	r3, [r3, #0]
 8000a50:	4a18      	ldr	r2, [pc, #96]	@ (8000ab4 <fsm_automatic_run+0x348>)
 8000a52:	6013      	str	r3, [r2, #0]
			temp_yellow = 1;
 8000a54:	4b12      	ldr	r3, [pc, #72]	@ (8000aa0 <fsm_automatic_run+0x334>)
 8000a56:	2201      	movs	r2, #1
 8000a58:	601a      	str	r2, [r3, #0]
		}

		if (timer3_flag == 1){
 8000a5a:	4b17      	ldr	r3, [pc, #92]	@ (8000ab8 <fsm_automatic_run+0x34c>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	2b01      	cmp	r3, #1
 8000a60:	f040 8107 	bne.w	8000c72 <fsm_automatic_run+0x506>
			if (yel_flag == 1) {
 8000a64:	4b15      	ldr	r3, [pc, #84]	@ (8000abc <fsm_automatic_run+0x350>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	2b01      	cmp	r3, #1
 8000a6a:	d106      	bne.n	8000a7a <fsm_automatic_run+0x30e>
				setLightH(0);
 8000a6c:	2000      	movs	r0, #0
 8000a6e:	f7ff fc57 	bl	8000320 <setLightH>
				setLightV(0); //turn off
 8000a72:	2000      	movs	r0, #0
 8000a74:	f7ff fcc4 	bl	8000400 <setLightV>
 8000a78:	e005      	b.n	8000a86 <fsm_automatic_run+0x31a>
			}
			else {
			setLightH(yel_light);
 8000a7a:	2048      	movs	r0, #72	@ 0x48
 8000a7c:	f7ff fc50 	bl	8000320 <setLightH>
			setLightV(yel_light);
 8000a80:	2048      	movs	r0, #72	@ 0x48
 8000a82:	f7ff fcbd 	bl	8000400 <setLightV>
			}
			setTimer_3(250);
 8000a86:	20fa      	movs	r0, #250	@ 0xfa
 8000a88:	f000 fb88 	bl	800119c <setTimer_3>
		}
		break;
 8000a8c:	e0f1      	b.n	8000c72 <fsm_automatic_run+0x506>
 8000a8e:	bf00      	nop
 8000a90:	20000054 	.word	0x20000054
 8000a94:	20000068 	.word	0x20000068
 8000a98:	08003e7c 	.word	0x08003e7c
 8000a9c:	08003e84 	.word	0x08003e84
 8000aa0:	20000050 	.word	0x20000050
 8000aa4:	20000060 	.word	0x20000060
 8000aa8:	20000108 	.word	0x20000108
 8000aac:	2000010c 	.word	0x2000010c
 8000ab0:	2000011c 	.word	0x2000011c
 8000ab4:	20000044 	.word	0x20000044
 8000ab8:	20000064 	.word	0x20000064
 8000abc:	20000104 	.word	0x20000104
	case MAN_GREEN:
		if (isButtonPressed(0)){
 8000ac0:	2000      	movs	r0, #0
 8000ac2:	f7ff fb43 	bl	800014c <isButtonPressed>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d040      	beq.n	8000b4e <fsm_automatic_run+0x3e2>
			//Swap yellow and green
			if (yellow_duration > green_duration) {
 8000acc:	4b6b      	ldr	r3, [pc, #428]	@ (8000c7c <fsm_automatic_run+0x510>)
 8000ace:	681a      	ldr	r2, [r3, #0]
 8000ad0:	4b6b      	ldr	r3, [pc, #428]	@ (8000c80 <fsm_automatic_run+0x514>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	dd06      	ble.n	8000ae6 <fsm_automatic_run+0x37a>
				green_duration = green_duration + yellow_duration;
 8000ad8:	4b69      	ldr	r3, [pc, #420]	@ (8000c80 <fsm_automatic_run+0x514>)
 8000ada:	681a      	ldr	r2, [r3, #0]
 8000adc:	4b67      	ldr	r3, [pc, #412]	@ (8000c7c <fsm_automatic_run+0x510>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4413      	add	r3, r2
 8000ae2:	4a67      	ldr	r2, [pc, #412]	@ (8000c80 <fsm_automatic_run+0x514>)
 8000ae4:	6013      	str	r3, [r2, #0]
			}
			if (red_duration < green_duration + yellow_duration){
 8000ae6:	4b66      	ldr	r3, [pc, #408]	@ (8000c80 <fsm_automatic_run+0x514>)
 8000ae8:	681a      	ldr	r2, [r3, #0]
 8000aea:	4b64      	ldr	r3, [pc, #400]	@ (8000c7c <fsm_automatic_run+0x510>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	441a      	add	r2, r3
 8000af0:	4b64      	ldr	r3, [pc, #400]	@ (8000c84 <fsm_automatic_run+0x518>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	429a      	cmp	r2, r3
 8000af6:	dd06      	ble.n	8000b06 <fsm_automatic_run+0x39a>
				red_duration = green_duration + yellow_duration;
 8000af8:	4b61      	ldr	r3, [pc, #388]	@ (8000c80 <fsm_automatic_run+0x514>)
 8000afa:	681a      	ldr	r2, [r3, #0]
 8000afc:	4b5f      	ldr	r3, [pc, #380]	@ (8000c7c <fsm_automatic_run+0x510>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4413      	add	r3, r2
 8000b02:	4a60      	ldr	r2, [pc, #384]	@ (8000c84 <fsm_automatic_run+0x518>)
 8000b04:	6013      	str	r3, [r2, #0]
			}
			if (red_duration >= green_duration + yellow_duration){
 8000b06:	4b5e      	ldr	r3, [pc, #376]	@ (8000c80 <fsm_automatic_run+0x514>)
 8000b08:	681a      	ldr	r2, [r3, #0]
 8000b0a:	4b5c      	ldr	r3, [pc, #368]	@ (8000c7c <fsm_automatic_run+0x510>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	441a      	add	r2, r3
 8000b10:	4b5c      	ldr	r3, [pc, #368]	@ (8000c84 <fsm_automatic_run+0x518>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	429a      	cmp	r2, r3
 8000b16:	dc06      	bgt.n	8000b26 <fsm_automatic_run+0x3ba>
				green_duration = red_duration - yellow_duration;
 8000b18:	4b5a      	ldr	r3, [pc, #360]	@ (8000c84 <fsm_automatic_run+0x518>)
 8000b1a:	681a      	ldr	r2, [r3, #0]
 8000b1c:	4b57      	ldr	r3, [pc, #348]	@ (8000c7c <fsm_automatic_run+0x510>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	1ad3      	subs	r3, r2, r3
 8000b22:	4a57      	ldr	r2, [pc, #348]	@ (8000c80 <fsm_automatic_run+0x514>)
 8000b24:	6013      	str	r3, [r2, #0]
			}
			temp_red = 1;
 8000b26:	4b58      	ldr	r3, [pc, #352]	@ (8000c88 <fsm_automatic_run+0x51c>)
 8000b28:	2201      	movs	r2, #1
 8000b2a:	601a      	str	r2, [r3, #0]
			temp_yellow = 1;
 8000b2c:	4b57      	ldr	r3, [pc, #348]	@ (8000c8c <fsm_automatic_run+0x520>)
 8000b2e:	2201      	movs	r2, #1
 8000b30:	601a      	str	r2, [r3, #0]
			temp_green = 1;
 8000b32:	4b57      	ldr	r3, [pc, #348]	@ (8000c90 <fsm_automatic_run+0x524>)
 8000b34:	2201      	movs	r2, #1
 8000b36:	601a      	str	r2, [r3, #0]
			status = INIT;
 8000b38:	4b56      	ldr	r3, [pc, #344]	@ (8000c94 <fsm_automatic_run+0x528>)
 8000b3a:	2201      	movs	r2, #1
 8000b3c:	601a      	str	r2, [r3, #0]
			traffic_status = INIT;
 8000b3e:	4b56      	ldr	r3, [pc, #344]	@ (8000c98 <fsm_automatic_run+0x52c>)
 8000b40:	2201      	movs	r2, #1
 8000b42:	601a      	str	r2, [r3, #0]
	        timer4_flag = 1;
 8000b44:	4b55      	ldr	r3, [pc, #340]	@ (8000c9c <fsm_automatic_run+0x530>)
 8000b46:	2201      	movs	r2, #1
 8000b48:	601a      	str	r2, [r3, #0]
	        lcd_clear_display();
 8000b4a:	f000 f95c 	bl	8000e06 <lcd_clear_display>
		}

		lcd_goto_XY(1, 0);
 8000b4e:	2100      	movs	r1, #0
 8000b50:	2001      	movs	r0, #1
 8000b52:	f000 f962 	bl	8000e1a <lcd_goto_XY>
		lcd_send_string("Mode");
 8000b56:	4852      	ldr	r0, [pc, #328]	@ (8000ca0 <fsm_automatic_run+0x534>)
 8000b58:	f000 f940 	bl	8000ddc <lcd_send_string>
		lcd_goto_XY(1, 8);
 8000b5c:	2108      	movs	r1, #8
 8000b5e:	2001      	movs	r0, #1
 8000b60:	f000 f95b 	bl	8000e1a <lcd_goto_XY>
		lcd_print_int(3);
 8000b64:	2003      	movs	r0, #3
 8000b66:	f000 f97b 	bl	8000e60 <lcd_print_int>
		lcd_goto_XY(2, 0);
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	2002      	movs	r0, #2
 8000b6e:	f000 f954 	bl	8000e1a <lcd_goto_XY>
		lcd_send_string("Count");
 8000b72:	484c      	ldr	r0, [pc, #304]	@ (8000ca4 <fsm_automatic_run+0x538>)
 8000b74:	f000 f932 	bl	8000ddc <lcd_send_string>
		lcd_goto_XY(2, 8);
 8000b78:	2108      	movs	r1, #8
 8000b7a:	2002      	movs	r0, #2
 8000b7c:	f000 f94d 	bl	8000e1a <lcd_goto_XY>
		lcd_print_int(temp_green);
 8000b80:	4b43      	ldr	r3, [pc, #268]	@ (8000c90 <fsm_automatic_run+0x524>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4618      	mov	r0, r3
 8000b86:	f000 f96b 	bl	8000e60 <lcd_print_int>

		if (isButtonLongPressed(1)){
 8000b8a:	2001      	movs	r0, #1
 8000b8c:	f7ff faf8 	bl	8000180 <isButtonLongPressed>
 8000b90:	4603      	mov	r3, r0
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d013      	beq.n	8000bbe <fsm_automatic_run+0x452>
			if (timer4_flag == 1){
 8000b96:	4b41      	ldr	r3, [pc, #260]	@ (8000c9c <fsm_automatic_run+0x530>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	2b01      	cmp	r3, #1
 8000b9c:	d10f      	bne.n	8000bbe <fsm_automatic_run+0x452>
				temp_green++;
 8000b9e:	4b3c      	ldr	r3, [pc, #240]	@ (8000c90 <fsm_automatic_run+0x524>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	3301      	adds	r3, #1
 8000ba4:	4a3a      	ldr	r2, [pc, #232]	@ (8000c90 <fsm_automatic_run+0x524>)
 8000ba6:	6013      	str	r3, [r2, #0]
				if (temp_green > 99) temp_green = 1;
 8000ba8:	4b39      	ldr	r3, [pc, #228]	@ (8000c90 <fsm_automatic_run+0x524>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	2b63      	cmp	r3, #99	@ 0x63
 8000bae:	dd02      	ble.n	8000bb6 <fsm_automatic_run+0x44a>
 8000bb0:	4b37      	ldr	r3, [pc, #220]	@ (8000c90 <fsm_automatic_run+0x524>)
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	601a      	str	r2, [r3, #0]
				setTimer_4(500);
 8000bb6:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000bba:	f000 fb0b 	bl	80011d4 <setTimer_4>
			}
		}

		if (isButtonPressed(1)){
 8000bbe:	2001      	movs	r0, #1
 8000bc0:	f7ff fac4 	bl	800014c <isButtonPressed>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d00b      	beq.n	8000be2 <fsm_automatic_run+0x476>
			temp_green++;
 8000bca:	4b31      	ldr	r3, [pc, #196]	@ (8000c90 <fsm_automatic_run+0x524>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	3301      	adds	r3, #1
 8000bd0:	4a2f      	ldr	r2, [pc, #188]	@ (8000c90 <fsm_automatic_run+0x524>)
 8000bd2:	6013      	str	r3, [r2, #0]
			if (temp_green > 99) temp_green = 1;
 8000bd4:	4b2e      	ldr	r3, [pc, #184]	@ (8000c90 <fsm_automatic_run+0x524>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	2b63      	cmp	r3, #99	@ 0x63
 8000bda:	dd02      	ble.n	8000be2 <fsm_automatic_run+0x476>
 8000bdc:	4b2c      	ldr	r3, [pc, #176]	@ (8000c90 <fsm_automatic_run+0x524>)
 8000bde:	2201      	movs	r2, #1
 8000be0:	601a      	str	r2, [r3, #0]
		}



		if (isButtonPressed(2)){
 8000be2:	2002      	movs	r0, #2
 8000be4:	f7ff fab2 	bl	800014c <isButtonPressed>
 8000be8:	4603      	mov	r3, r0
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d006      	beq.n	8000bfc <fsm_automatic_run+0x490>
			green_duration = temp_green;
 8000bee:	4b28      	ldr	r3, [pc, #160]	@ (8000c90 <fsm_automatic_run+0x524>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	4a23      	ldr	r2, [pc, #140]	@ (8000c80 <fsm_automatic_run+0x514>)
 8000bf4:	6013      	str	r3, [r2, #0]
			temp_green = 1;
 8000bf6:	4b26      	ldr	r3, [pc, #152]	@ (8000c90 <fsm_automatic_run+0x524>)
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	601a      	str	r2, [r3, #0]
		}

		if (timer2_flag == 1){
 8000bfc:	4b2a      	ldr	r3, [pc, #168]	@ (8000ca8 <fsm_automatic_run+0x53c>)
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	2b01      	cmp	r3, #1
 8000c02:	d117      	bne.n	8000c34 <fsm_automatic_run+0x4c8>
			led1 = 3;
 8000c04:	4b29      	ldr	r3, [pc, #164]	@ (8000cac <fsm_automatic_run+0x540>)
 8000c06:	2203      	movs	r2, #3
 8000c08:	601a      	str	r2, [r3, #0]
			led2 = temp_green;
 8000c0a:	4b21      	ldr	r3, [pc, #132]	@ (8000c90 <fsm_automatic_run+0x524>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4a28      	ldr	r2, [pc, #160]	@ (8000cb0 <fsm_automatic_run+0x544>)
 8000c10:	6013      	str	r3, [r2, #0]
			//updateLED();
			//update7SEG(led_index);
	        lcd_clear_display();
 8000c12:	f000 f8f8 	bl	8000e06 <lcd_clear_display>
			if (++led_index == 2) led_index = 0;
 8000c16:	4b27      	ldr	r3, [pc, #156]	@ (8000cb4 <fsm_automatic_run+0x548>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	3301      	adds	r3, #1
 8000c1c:	4a25      	ldr	r2, [pc, #148]	@ (8000cb4 <fsm_automatic_run+0x548>)
 8000c1e:	6013      	str	r3, [r2, #0]
 8000c20:	4b24      	ldr	r3, [pc, #144]	@ (8000cb4 <fsm_automatic_run+0x548>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	2b02      	cmp	r3, #2
 8000c26:	d102      	bne.n	8000c2e <fsm_automatic_run+0x4c2>
 8000c28:	4b22      	ldr	r3, [pc, #136]	@ (8000cb4 <fsm_automatic_run+0x548>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	601a      	str	r2, [r3, #0]
			setTimer_2(100);
 8000c2e:	2064      	movs	r0, #100	@ 0x64
 8000c30:	f000 fa98 	bl	8001164 <setTimer_2>
		}

		if (timer3_flag == 1){
 8000c34:	4b20      	ldr	r3, [pc, #128]	@ (8000cb8 <fsm_automatic_run+0x54c>)
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	2b01      	cmp	r3, #1
 8000c3a:	d11c      	bne.n	8000c76 <fsm_automatic_run+0x50a>
			if (grn_flag == 1) {
 8000c3c:	4b1f      	ldr	r3, [pc, #124]	@ (8000cbc <fsm_automatic_run+0x550>)
 8000c3e:	681b      	ldr	r3, [r3, #0]
 8000c40:	2b01      	cmp	r3, #1
 8000c42:	d106      	bne.n	8000c52 <fsm_automatic_run+0x4e6>
				setLightH(0);
 8000c44:	2000      	movs	r0, #0
 8000c46:	f7ff fb6b 	bl	8000320 <setLightH>
				setLightV(0); //turn off
 8000c4a:	2000      	movs	r0, #0
 8000c4c:	f7ff fbd8 	bl	8000400 <setLightV>
 8000c50:	e005      	b.n	8000c5e <fsm_automatic_run+0x4f2>
			}
			else {
				setLightH(grn_light);
 8000c52:	200c      	movs	r0, #12
 8000c54:	f7ff fb64 	bl	8000320 <setLightH>
				setLightV(grn_light);
 8000c58:	200c      	movs	r0, #12
 8000c5a:	f7ff fbd1 	bl	8000400 <setLightV>
			}
			setTimer_3(250);
 8000c5e:	20fa      	movs	r0, #250	@ 0xfa
 8000c60:	f000 fa9c 	bl	800119c <setTimer_3>
		}
		break;
 8000c64:	e007      	b.n	8000c76 <fsm_automatic_run+0x50a>
	default:
		break;
 8000c66:	bf00      	nop
 8000c68:	e006      	b.n	8000c78 <fsm_automatic_run+0x50c>
		break;
 8000c6a:	bf00      	nop
 8000c6c:	e004      	b.n	8000c78 <fsm_automatic_run+0x50c>
		break;
 8000c6e:	bf00      	nop
 8000c70:	e002      	b.n	8000c78 <fsm_automatic_run+0x50c>
		break;
 8000c72:	bf00      	nop
 8000c74:	e000      	b.n	8000c78 <fsm_automatic_run+0x50c>
		break;
 8000c76:	bf00      	nop
	}


}
 8000c78:	bf00      	nop
 8000c7a:	bd80      	pop	{r7, pc}
 8000c7c:	20000044 	.word	0x20000044
 8000c80:	20000040 	.word	0x20000040
 8000c84:	2000003c 	.word	0x2000003c
 8000c88:	20000048 	.word	0x20000048
 8000c8c:	20000050 	.word	0x20000050
 8000c90:	2000004c 	.word	0x2000004c
 8000c94:	20000054 	.word	0x20000054
 8000c98:	20000058 	.word	0x20000058
 8000c9c:	20000068 	.word	0x20000068
 8000ca0:	08003e7c 	.word	0x08003e7c
 8000ca4:	08003e84 	.word	0x08003e84
 8000ca8:	20000060 	.word	0x20000060
 8000cac:	20000108 	.word	0x20000108
 8000cb0:	2000010c 	.word	0x2000010c
 8000cb4:	2000011c 	.word	0x2000011c
 8000cb8:	20000064 	.word	0x20000064
 8000cbc:	20000100 	.word	0x20000100

08000cc0 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD (0x21 << 1) // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b086      	sub	sp, #24
 8000cc4:	af02      	add	r7, sp, #8
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000cca:	79fb      	ldrb	r3, [r7, #7]
 8000ccc:	f023 030f 	bic.w	r3, r3, #15
 8000cd0:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000cd2:	79fb      	ldrb	r3, [r7, #7]
 8000cd4:	011b      	lsls	r3, r3, #4
 8000cd6:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000cd8:	7bfb      	ldrb	r3, [r7, #15]
 8000cda:	f043 030c 	orr.w	r3, r3, #12
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000ce2:	7bfb      	ldrb	r3, [r7, #15]
 8000ce4:	f043 0308 	orr.w	r3, r3, #8
 8000ce8:	b2db      	uxtb	r3, r3
 8000cea:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000cec:	7bbb      	ldrb	r3, [r7, #14]
 8000cee:	f043 030c 	orr.w	r3, r3, #12
 8000cf2:	b2db      	uxtb	r3, r3
 8000cf4:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000cf6:	7bbb      	ldrb	r3, [r7, #14]
 8000cf8:	f043 0308 	orr.w	r3, r3, #8
 8000cfc:	b2db      	uxtb	r3, r3
 8000cfe:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000d00:	f107 0208 	add.w	r2, r7, #8
 8000d04:	2364      	movs	r3, #100	@ 0x64
 8000d06:	9300      	str	r3, [sp, #0]
 8000d08:	2304      	movs	r3, #4
 8000d0a:	2142      	movs	r1, #66	@ 0x42
 8000d0c:	4803      	ldr	r0, [pc, #12]	@ (8000d1c <lcd_send_cmd+0x5c>)
 8000d0e:	f001 f8a9 	bl	8001e64 <HAL_I2C_Master_Transmit>
}
 8000d12:	bf00      	nop
 8000d14:	3710      	adds	r7, #16
 8000d16:	46bd      	mov	sp, r7
 8000d18:	bd80      	pop	{r7, pc}
 8000d1a:	bf00      	nop
 8000d1c:	20000120 	.word	0x20000120

08000d20 <lcd_send_data>:

void lcd_send_data (char data)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b086      	sub	sp, #24
 8000d24:	af02      	add	r7, sp, #8
 8000d26:	4603      	mov	r3, r0
 8000d28:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000d2a:	79fb      	ldrb	r3, [r7, #7]
 8000d2c:	f023 030f 	bic.w	r3, r3, #15
 8000d30:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000d32:	79fb      	ldrb	r3, [r7, #7]
 8000d34:	011b      	lsls	r3, r3, #4
 8000d36:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8000d38:	7bfb      	ldrb	r3, [r7, #15]
 8000d3a:	f043 030d 	orr.w	r3, r3, #13
 8000d3e:	b2db      	uxtb	r3, r3
 8000d40:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 8000d42:	7bfb      	ldrb	r3, [r7, #15]
 8000d44:	f043 0309 	orr.w	r3, r3, #9
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8000d4c:	7bbb      	ldrb	r3, [r7, #14]
 8000d4e:	f043 030d 	orr.w	r3, r3, #13
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 8000d56:	7bbb      	ldrb	r3, [r7, #14]
 8000d58:	f043 0309 	orr.w	r3, r3, #9
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000d60:	f107 0208 	add.w	r2, r7, #8
 8000d64:	2364      	movs	r3, #100	@ 0x64
 8000d66:	9300      	str	r3, [sp, #0]
 8000d68:	2304      	movs	r3, #4
 8000d6a:	2142      	movs	r1, #66	@ 0x42
 8000d6c:	4803      	ldr	r0, [pc, #12]	@ (8000d7c <lcd_send_data+0x5c>)
 8000d6e:	f001 f879 	bl	8001e64 <HAL_I2C_Master_Transmit>
}
 8000d72:	bf00      	nop
 8000d74:	3710      	adds	r7, #16
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	20000120 	.word	0x20000120

08000d80 <lcd_init>:

void lcd_init (void) {
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x33); /* set 4-bits interface */
 8000d84:	2033      	movs	r0, #51	@ 0x33
 8000d86:	f7ff ff9b 	bl	8000cc0 <lcd_send_cmd>
	lcd_send_cmd (0x32);
 8000d8a:	2032      	movs	r0, #50	@ 0x32
 8000d8c:	f7ff ff98 	bl	8000cc0 <lcd_send_cmd>
	HAL_Delay(50);
 8000d90:	2032      	movs	r0, #50	@ 0x32
 8000d92:	f000 fc3d 	bl	8001610 <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 8000d96:	2028      	movs	r0, #40	@ 0x28
 8000d98:	f7ff ff92 	bl	8000cc0 <lcd_send_cmd>
	HAL_Delay(50);
 8000d9c:	2032      	movs	r0, #50	@ 0x32
 8000d9e:	f000 fc37 	bl	8001610 <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 8000da2:	2001      	movs	r0, #1
 8000da4:	f7ff ff8c 	bl	8000cc0 <lcd_send_cmd>
	HAL_Delay(50);
 8000da8:	2032      	movs	r0, #50	@ 0x32
 8000daa:	f000 fc31 	bl	8001610 <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 8000dae:	2006      	movs	r0, #6
 8000db0:	f7ff ff86 	bl	8000cc0 <lcd_send_cmd>
	HAL_Delay(50);
 8000db4:	2032      	movs	r0, #50	@ 0x32
 8000db6:	f000 fc2b 	bl	8001610 <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */	
 8000dba:	200c      	movs	r0, #12
 8000dbc:	f7ff ff80 	bl	8000cc0 <lcd_send_cmd>
	HAL_Delay(50);
 8000dc0:	2032      	movs	r0, #50	@ 0x32
 8000dc2:	f000 fc25 	bl	8001610 <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 8000dc6:	2002      	movs	r0, #2
 8000dc8:	f7ff ff7a 	bl	8000cc0 <lcd_send_cmd>
	HAL_Delay(50);
 8000dcc:	2032      	movs	r0, #50	@ 0x32
 8000dce:	f000 fc1f 	bl	8001610 <HAL_Delay>
	lcd_send_cmd (0x80);
 8000dd2:	2080      	movs	r0, #128	@ 0x80
 8000dd4:	f7ff ff74 	bl	8000cc0 <lcd_send_cmd>
}
 8000dd8:	bf00      	nop
 8000dda:	bd80      	pop	{r7, pc}

08000ddc <lcd_send_string>:

void lcd_send_string (char *str)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b082      	sub	sp, #8
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 8000de4:	e006      	b.n	8000df4 <lcd_send_string+0x18>
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	1c5a      	adds	r2, r3, #1
 8000dea:	607a      	str	r2, [r7, #4]
 8000dec:	781b      	ldrb	r3, [r3, #0]
 8000dee:	4618      	mov	r0, r3
 8000df0:	f7ff ff96 	bl	8000d20 <lcd_send_data>
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	781b      	ldrb	r3, [r3, #0]
 8000df8:	2b00      	cmp	r3, #0
 8000dfa:	d1f4      	bne.n	8000de6 <lcd_send_string+0xa>
}
 8000dfc:	bf00      	nop
 8000dfe:	bf00      	nop
 8000e00:	3708      	adds	r7, #8
 8000e02:	46bd      	mov	sp, r7
 8000e04:	bd80      	pop	{r7, pc}

08000e06 <lcd_clear_display>:

void lcd_clear_display (void)
{
 8000e06:	b580      	push	{r7, lr}
 8000e08:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x01); //clear display
 8000e0a:	2001      	movs	r0, #1
 8000e0c:	f7ff ff58 	bl	8000cc0 <lcd_send_cmd>
	HAL_Delay(2); // Wait for the LCD to finish clearing
 8000e10:	2002      	movs	r0, #2
 8000e12:	f000 fbfd 	bl	8001610 <HAL_Delay>
}
 8000e16:	bf00      	nop
 8000e18:	bd80      	pop	{r7, pc}

08000e1a <lcd_goto_XY>:

void lcd_goto_XY (int row, int col)
{
 8000e1a:	b580      	push	{r7, lr}
 8000e1c:	b084      	sub	sp, #16
 8000e1e:	af00      	add	r7, sp, #0
 8000e20:	6078      	str	r0, [r7, #4]
 8000e22:	6039      	str	r1, [r7, #0]
	uint8_t pos_Addr;
	if(row == 1) 
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d108      	bne.n	8000e3c <lcd_goto_XY+0x22>
	{
		pos_Addr = 0x80 + row - 1 + col;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	b2da      	uxtb	r2, r3
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	b2db      	uxtb	r3, r3
 8000e32:	4413      	add	r3, r2
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	337f      	adds	r3, #127	@ 0x7f
 8000e38:	73fb      	strb	r3, [r7, #15]
 8000e3a:	e008      	b.n	8000e4e <lcd_goto_XY+0x34>
	}
	else
	{
		pos_Addr = 0x80 | (0x40 + col);
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	b2db      	uxtb	r3, r3
 8000e40:	3340      	adds	r3, #64	@ 0x40
 8000e42:	b2db      	uxtb	r3, r3
 8000e44:	b25b      	sxtb	r3, r3
 8000e46:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000e4a:	b25b      	sxtb	r3, r3
 8000e4c:	73fb      	strb	r3, [r7, #15]
	}
	lcd_send_cmd(pos_Addr);
 8000e4e:	7bfb      	ldrb	r3, [r7, #15]
 8000e50:	4618      	mov	r0, r3
 8000e52:	f7ff ff35 	bl	8000cc0 <lcd_send_cmd>
}
 8000e56:	bf00      	nop
 8000e58:	3710      	adds	r7, #16
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
	...

08000e60 <lcd_print_int>:

void lcd_print_int(int number)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b086      	sub	sp, #24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
    char str[16]; // Assuming your LCD has 16 columns max
    sprintf(str, "%d", number);
 8000e68:	f107 0308 	add.w	r3, r7, #8
 8000e6c:	687a      	ldr	r2, [r7, #4]
 8000e6e:	4906      	ldr	r1, [pc, #24]	@ (8000e88 <lcd_print_int+0x28>)
 8000e70:	4618      	mov	r0, r3
 8000e72:	f002 fb3d 	bl	80034f0 <siprintf>
    lcd_send_string(str);
 8000e76:	f107 0308 	add.w	r3, r7, #8
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	f7ff ffae 	bl	8000ddc <lcd_send_string>
}
 8000e80:	bf00      	nop
 8000e82:	3718      	adds	r7, #24
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	08003e8c 	.word	0x08003e8c

08000e8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e90:	f000 fb5c 	bl	800154c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e94:	f000 f812 	bl	8000ebc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e98:	f000 f8c6 	bl	8001028 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000e9c:	f000 f878 	bl	8000f90 <MX_TIM2_Init>
  MX_I2C1_Init();
 8000ea0:	f000 f848 	bl	8000f34 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT (&htim2);
 8000ea4:	4804      	ldr	r0, [pc, #16]	@ (8000eb8 <main+0x2c>)
 8000ea6:	f001 ff81 	bl	8002dac <HAL_TIM_Base_Start_IT>
  lcd_init();
 8000eaa:	f7ff ff69 	bl	8000d80 <lcd_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  fsm_automatic_run();
 8000eae:	f7ff fc5d 	bl	800076c <fsm_automatic_run>
  {
 8000eb2:	bf00      	nop
 8000eb4:	e7fb      	b.n	8000eae <main+0x22>
 8000eb6:	bf00      	nop
 8000eb8:	20000174 	.word	0x20000174

08000ebc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b090      	sub	sp, #64	@ 0x40
 8000ec0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ec2:	f107 0318 	add.w	r3, r7, #24
 8000ec6:	2228      	movs	r2, #40	@ 0x28
 8000ec8:	2100      	movs	r1, #0
 8000eca:	4618      	mov	r0, r3
 8000ecc:	f002 fb30 	bl	8003530 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ed0:	1d3b      	adds	r3, r7, #4
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	601a      	str	r2, [r3, #0]
 8000ed6:	605a      	str	r2, [r3, #4]
 8000ed8:	609a      	str	r2, [r3, #8]
 8000eda:	60da      	str	r2, [r3, #12]
 8000edc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ede:	2302      	movs	r3, #2
 8000ee0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ee2:	2301      	movs	r3, #1
 8000ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ee6:	2310      	movs	r3, #16
 8000ee8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000eea:	2300      	movs	r3, #0
 8000eec:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000eee:	f107 0318 	add.w	r3, r7, #24
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f001 fb0e 	bl	8002514 <HAL_RCC_OscConfig>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000efe:	f000 f90f 	bl	8001120 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f02:	230f      	movs	r3, #15
 8000f04:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000f06:	2300      	movs	r3, #0
 8000f08:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000f0e:	2300      	movs	r3, #0
 8000f10:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f12:	2300      	movs	r3, #0
 8000f14:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000f16:	1d3b      	adds	r3, r7, #4
 8000f18:	2100      	movs	r1, #0
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f001 fd7c 	bl	8002a18 <HAL_RCC_ClockConfig>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000f26:	f000 f8fb 	bl	8001120 <Error_Handler>
  }
}
 8000f2a:	bf00      	nop
 8000f2c:	3740      	adds	r7, #64	@ 0x40
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
	...

08000f34 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000f38:	4b12      	ldr	r3, [pc, #72]	@ (8000f84 <MX_I2C1_Init+0x50>)
 8000f3a:	4a13      	ldr	r2, [pc, #76]	@ (8000f88 <MX_I2C1_Init+0x54>)
 8000f3c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000f3e:	4b11      	ldr	r3, [pc, #68]	@ (8000f84 <MX_I2C1_Init+0x50>)
 8000f40:	4a12      	ldr	r2, [pc, #72]	@ (8000f8c <MX_I2C1_Init+0x58>)
 8000f42:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f44:	4b0f      	ldr	r3, [pc, #60]	@ (8000f84 <MX_I2C1_Init+0x50>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000f4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000f84 <MX_I2C1_Init+0x50>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000f50:	4b0c      	ldr	r3, [pc, #48]	@ (8000f84 <MX_I2C1_Init+0x50>)
 8000f52:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000f56:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000f58:	4b0a      	ldr	r3, [pc, #40]	@ (8000f84 <MX_I2C1_Init+0x50>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000f5e:	4b09      	ldr	r3, [pc, #36]	@ (8000f84 <MX_I2C1_Init+0x50>)
 8000f60:	2200      	movs	r2, #0
 8000f62:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f64:	4b07      	ldr	r3, [pc, #28]	@ (8000f84 <MX_I2C1_Init+0x50>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f6a:	4b06      	ldr	r3, [pc, #24]	@ (8000f84 <MX_I2C1_Init+0x50>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000f70:	4804      	ldr	r0, [pc, #16]	@ (8000f84 <MX_I2C1_Init+0x50>)
 8000f72:	f000 fe33 	bl	8001bdc <HAL_I2C_Init>
 8000f76:	4603      	mov	r3, r0
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d001      	beq.n	8000f80 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000f7c:	f000 f8d0 	bl	8001120 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000f80:	bf00      	nop
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	20000120 	.word	0x20000120
 8000f88:	40005400 	.word	0x40005400
 8000f8c:	000186a0 	.word	0x000186a0

08000f90 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b086      	sub	sp, #24
 8000f94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f96:	f107 0308 	add.w	r3, r7, #8
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	601a      	str	r2, [r3, #0]
 8000f9e:	605a      	str	r2, [r3, #4]
 8000fa0:	609a      	str	r2, [r3, #8]
 8000fa2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fa4:	463b      	mov	r3, r7
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	601a      	str	r2, [r3, #0]
 8000faa:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000fac:	4b1d      	ldr	r3, [pc, #116]	@ (8001024 <MX_TIM2_Init+0x94>)
 8000fae:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000fb2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000fb4:	4b1b      	ldr	r3, [pc, #108]	@ (8001024 <MX_TIM2_Init+0x94>)
 8000fb6:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000fba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fbc:	4b19      	ldr	r3, [pc, #100]	@ (8001024 <MX_TIM2_Init+0x94>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000fc2:	4b18      	ldr	r3, [pc, #96]	@ (8001024 <MX_TIM2_Init+0x94>)
 8000fc4:	2209      	movs	r2, #9
 8000fc6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fc8:	4b16      	ldr	r3, [pc, #88]	@ (8001024 <MX_TIM2_Init+0x94>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000fce:	4b15      	ldr	r3, [pc, #84]	@ (8001024 <MX_TIM2_Init+0x94>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000fd4:	4813      	ldr	r0, [pc, #76]	@ (8001024 <MX_TIM2_Init+0x94>)
 8000fd6:	f001 fe99 	bl	8002d0c <HAL_TIM_Base_Init>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000fe0:	f000 f89e 	bl	8001120 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fe4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000fe8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000fea:	f107 0308 	add.w	r3, r7, #8
 8000fee:	4619      	mov	r1, r3
 8000ff0:	480c      	ldr	r0, [pc, #48]	@ (8001024 <MX_TIM2_Init+0x94>)
 8000ff2:	f002 f81d 	bl	8003030 <HAL_TIM_ConfigClockSource>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d001      	beq.n	8001000 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000ffc:	f000 f890 	bl	8001120 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001000:	2300      	movs	r3, #0
 8001002:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001004:	2300      	movs	r3, #0
 8001006:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001008:	463b      	mov	r3, r7
 800100a:	4619      	mov	r1, r3
 800100c:	4805      	ldr	r0, [pc, #20]	@ (8001024 <MX_TIM2_Init+0x94>)
 800100e:	f002 f9ff 	bl	8003410 <HAL_TIMEx_MasterConfigSynchronization>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d001      	beq.n	800101c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001018:	f000 f882 	bl	8001120 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800101c:	bf00      	nop
 800101e:	3718      	adds	r7, #24
 8001020:	46bd      	mov	sp, r7
 8001022:	bd80      	pop	{r7, pc}
 8001024:	20000174 	.word	0x20000174

08001028 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b088      	sub	sp, #32
 800102c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800102e:	f107 0310 	add.w	r3, r7, #16
 8001032:	2200      	movs	r2, #0
 8001034:	601a      	str	r2, [r3, #0]
 8001036:	605a      	str	r2, [r3, #4]
 8001038:	609a      	str	r2, [r3, #8]
 800103a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800103c:	4b34      	ldr	r3, [pc, #208]	@ (8001110 <MX_GPIO_Init+0xe8>)
 800103e:	699b      	ldr	r3, [r3, #24]
 8001040:	4a33      	ldr	r2, [pc, #204]	@ (8001110 <MX_GPIO_Init+0xe8>)
 8001042:	f043 0308 	orr.w	r3, r3, #8
 8001046:	6193      	str	r3, [r2, #24]
 8001048:	4b31      	ldr	r3, [pc, #196]	@ (8001110 <MX_GPIO_Init+0xe8>)
 800104a:	699b      	ldr	r3, [r3, #24]
 800104c:	f003 0308 	and.w	r3, r3, #8
 8001050:	60fb      	str	r3, [r7, #12]
 8001052:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001054:	4b2e      	ldr	r3, [pc, #184]	@ (8001110 <MX_GPIO_Init+0xe8>)
 8001056:	699b      	ldr	r3, [r3, #24]
 8001058:	4a2d      	ldr	r2, [pc, #180]	@ (8001110 <MX_GPIO_Init+0xe8>)
 800105a:	f043 0310 	orr.w	r3, r3, #16
 800105e:	6193      	str	r3, [r2, #24]
 8001060:	4b2b      	ldr	r3, [pc, #172]	@ (8001110 <MX_GPIO_Init+0xe8>)
 8001062:	699b      	ldr	r3, [r3, #24]
 8001064:	f003 0310 	and.w	r3, r3, #16
 8001068:	60bb      	str	r3, [r7, #8]
 800106a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800106c:	4b28      	ldr	r3, [pc, #160]	@ (8001110 <MX_GPIO_Init+0xe8>)
 800106e:	699b      	ldr	r3, [r3, #24]
 8001070:	4a27      	ldr	r2, [pc, #156]	@ (8001110 <MX_GPIO_Init+0xe8>)
 8001072:	f043 0304 	orr.w	r3, r3, #4
 8001076:	6193      	str	r3, [r2, #24]
 8001078:	4b25      	ldr	r3, [pc, #148]	@ (8001110 <MX_GPIO_Init+0xe8>)
 800107a:	699b      	ldr	r3, [r3, #24]
 800107c:	f003 0304 	and.w	r3, r3, #4
 8001080:	607b      	str	r3, [r7, #4]
 8001082:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, HB_Pin|HA_Pin, GPIO_PIN_RESET);
 8001084:	2200      	movs	r2, #0
 8001086:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 800108a:	4822      	ldr	r0, [pc, #136]	@ (8001114 <MX_GPIO_Init+0xec>)
 800108c:	f000 fd8d 	bl	8001baa <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, VA_Pin|VB_Pin, GPIO_PIN_RESET);
 8001090:	2200      	movs	r2, #0
 8001092:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8001096:	4820      	ldr	r0, [pc, #128]	@ (8001118 <MX_GPIO_Init+0xf0>)
 8001098:	f000 fd87 	bl	8001baa <HAL_GPIO_WritePin>

  /*Configure GPIO pins : HB_Pin HA_Pin */
  GPIO_InitStruct.Pin = HB_Pin|HA_Pin;
 800109c:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 80010a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010a2:	2301      	movs	r3, #1
 80010a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a6:	2300      	movs	r3, #0
 80010a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010aa:	2302      	movs	r3, #2
 80010ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010ae:	f107 0310 	add.w	r3, r7, #16
 80010b2:	4619      	mov	r1, r3
 80010b4:	4817      	ldr	r0, [pc, #92]	@ (8001114 <MX_GPIO_Init+0xec>)
 80010b6:	f000 fbdd 	bl	8001874 <HAL_GPIO_Init>

  /*Configure GPIO pin : L_BUTTON_Pin */
  GPIO_InitStruct.Pin = L_BUTTON_Pin;
 80010ba:	2380      	movs	r3, #128	@ 0x80
 80010bc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010be:	2300      	movs	r3, #0
 80010c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010c2:	2301      	movs	r3, #1
 80010c4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(L_BUTTON_GPIO_Port, &GPIO_InitStruct);
 80010c6:	f107 0310 	add.w	r3, r7, #16
 80010ca:	4619      	mov	r1, r3
 80010cc:	4813      	ldr	r0, [pc, #76]	@ (800111c <MX_GPIO_Init+0xf4>)
 80010ce:	f000 fbd1 	bl	8001874 <HAL_GPIO_Init>

  /*Configure GPIO pins : VA_Pin VB_Pin */
  GPIO_InitStruct.Pin = VA_Pin|VB_Pin;
 80010d2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80010d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d8:	2301      	movs	r3, #1
 80010da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010dc:	2300      	movs	r3, #0
 80010de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e0:	2302      	movs	r3, #2
 80010e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e4:	f107 0310 	add.w	r3, r7, #16
 80010e8:	4619      	mov	r1, r3
 80010ea:	480b      	ldr	r0, [pc, #44]	@ (8001118 <MX_GPIO_Init+0xf0>)
 80010ec:	f000 fbc2 	bl	8001874 <HAL_GPIO_Init>

  /*Configure GPIO pins : Y_BUTTON_Pin N_BUTTON_Pin */
  GPIO_InitStruct.Pin = Y_BUTTON_Pin|N_BUTTON_Pin;
 80010f0:	2360      	movs	r3, #96	@ 0x60
 80010f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80010f4:	2300      	movs	r3, #0
 80010f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010f8:	2301      	movs	r3, #1
 80010fa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010fc:	f107 0310 	add.w	r3, r7, #16
 8001100:	4619      	mov	r1, r3
 8001102:	4804      	ldr	r0, [pc, #16]	@ (8001114 <MX_GPIO_Init+0xec>)
 8001104:	f000 fbb6 	bl	8001874 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001108:	bf00      	nop
 800110a:	3720      	adds	r7, #32
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	40021000 	.word	0x40021000
 8001114:	40010c00 	.word	0x40010c00
 8001118:	40010800 	.word	0x40010800
 800111c:	40011000 	.word	0x40011000

08001120 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001124:	b672      	cpsid	i
}
 8001126:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001128:	bf00      	nop
 800112a:	e7fd      	b.n	8001128 <Error_Handler+0x8>

0800112c <setTimer_1>:
int timer1_flag = 1;
int timer2_flag = 1;
int timer3_flag = 1;
int timer4_flag = 1;

void setTimer_1(int duration){
 800112c:	b480      	push	{r7}
 800112e:	b083      	sub	sp, #12
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
    timer1_counter = duration/CLOCK_PERIOD;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	4a08      	ldr	r2, [pc, #32]	@ (8001158 <setTimer_1+0x2c>)
 8001138:	fb82 1203 	smull	r1, r2, r2, r3
 800113c:	1092      	asrs	r2, r2, #2
 800113e:	17db      	asrs	r3, r3, #31
 8001140:	1ad3      	subs	r3, r2, r3
 8001142:	4a06      	ldr	r2, [pc, #24]	@ (800115c <setTimer_1+0x30>)
 8001144:	6013      	str	r3, [r2, #0]
    timer1_flag = 0;
 8001146:	4b06      	ldr	r3, [pc, #24]	@ (8001160 <setTimer_1+0x34>)
 8001148:	2200      	movs	r2, #0
 800114a:	601a      	str	r2, [r3, #0]
}
 800114c:	bf00      	nop
 800114e:	370c      	adds	r7, #12
 8001150:	46bd      	mov	sp, r7
 8001152:	bc80      	pop	{r7}
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	66666667 	.word	0x66666667
 800115c:	200001bc 	.word	0x200001bc
 8001160:	2000005c 	.word	0x2000005c

08001164 <setTimer_2>:

void setTimer_2(int duration){
 8001164:	b480      	push	{r7}
 8001166:	b083      	sub	sp, #12
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]
    timer2_counter = duration/CLOCK_PERIOD;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	4a08      	ldr	r2, [pc, #32]	@ (8001190 <setTimer_2+0x2c>)
 8001170:	fb82 1203 	smull	r1, r2, r2, r3
 8001174:	1092      	asrs	r2, r2, #2
 8001176:	17db      	asrs	r3, r3, #31
 8001178:	1ad3      	subs	r3, r2, r3
 800117a:	4a06      	ldr	r2, [pc, #24]	@ (8001194 <setTimer_2+0x30>)
 800117c:	6013      	str	r3, [r2, #0]
    timer2_flag = 0;
 800117e:	4b06      	ldr	r3, [pc, #24]	@ (8001198 <setTimer_2+0x34>)
 8001180:	2200      	movs	r2, #0
 8001182:	601a      	str	r2, [r3, #0]
}
 8001184:	bf00      	nop
 8001186:	370c      	adds	r7, #12
 8001188:	46bd      	mov	sp, r7
 800118a:	bc80      	pop	{r7}
 800118c:	4770      	bx	lr
 800118e:	bf00      	nop
 8001190:	66666667 	.word	0x66666667
 8001194:	200001c0 	.word	0x200001c0
 8001198:	20000060 	.word	0x20000060

0800119c <setTimer_3>:

void setTimer_3(int duration){
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
    timer3_counter = duration/CLOCK_PERIOD;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	4a08      	ldr	r2, [pc, #32]	@ (80011c8 <setTimer_3+0x2c>)
 80011a8:	fb82 1203 	smull	r1, r2, r2, r3
 80011ac:	1092      	asrs	r2, r2, #2
 80011ae:	17db      	asrs	r3, r3, #31
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	4a06      	ldr	r2, [pc, #24]	@ (80011cc <setTimer_3+0x30>)
 80011b4:	6013      	str	r3, [r2, #0]
    timer3_flag = 0;
 80011b6:	4b06      	ldr	r3, [pc, #24]	@ (80011d0 <setTimer_3+0x34>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	601a      	str	r2, [r3, #0]
}
 80011bc:	bf00      	nop
 80011be:	370c      	adds	r7, #12
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bc80      	pop	{r7}
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	66666667 	.word	0x66666667
 80011cc:	200001c4 	.word	0x200001c4
 80011d0:	20000064 	.word	0x20000064

080011d4 <setTimer_4>:

void setTimer_4(int duration){
 80011d4:	b480      	push	{r7}
 80011d6:	b083      	sub	sp, #12
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
    timer4_counter = duration/CLOCK_PERIOD;
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	4a08      	ldr	r2, [pc, #32]	@ (8001200 <setTimer_4+0x2c>)
 80011e0:	fb82 1203 	smull	r1, r2, r2, r3
 80011e4:	1092      	asrs	r2, r2, #2
 80011e6:	17db      	asrs	r3, r3, #31
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	4a06      	ldr	r2, [pc, #24]	@ (8001204 <setTimer_4+0x30>)
 80011ec:	6013      	str	r3, [r2, #0]
    timer4_flag = 0;
 80011ee:	4b06      	ldr	r3, [pc, #24]	@ (8001208 <setTimer_4+0x34>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	601a      	str	r2, [r3, #0]
}
 80011f4:	bf00      	nop
 80011f6:	370c      	adds	r7, #12
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bc80      	pop	{r7}
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	66666667 	.word	0x66666667
 8001204:	200001c8 	.word	0x200001c8
 8001208:	20000068 	.word	0x20000068

0800120c <timer_run>:

void timer_run(){
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
    if (timer1_counter > 0){
 8001210:	4b21      	ldr	r3, [pc, #132]	@ (8001298 <timer_run+0x8c>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	2b00      	cmp	r3, #0
 8001216:	dd0b      	ble.n	8001230 <timer_run+0x24>
        timer1_counter--;
 8001218:	4b1f      	ldr	r3, [pc, #124]	@ (8001298 <timer_run+0x8c>)
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	3b01      	subs	r3, #1
 800121e:	4a1e      	ldr	r2, [pc, #120]	@ (8001298 <timer_run+0x8c>)
 8001220:	6013      	str	r3, [r2, #0]
        if (timer1_counter == 0){
 8001222:	4b1d      	ldr	r3, [pc, #116]	@ (8001298 <timer_run+0x8c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	2b00      	cmp	r3, #0
 8001228:	d102      	bne.n	8001230 <timer_run+0x24>
            timer1_flag = 1;
 800122a:	4b1c      	ldr	r3, [pc, #112]	@ (800129c <timer_run+0x90>)
 800122c:	2201      	movs	r2, #1
 800122e:	601a      	str	r2, [r3, #0]
        }
    }
    if (timer2_counter > 0){
 8001230:	4b1b      	ldr	r3, [pc, #108]	@ (80012a0 <timer_run+0x94>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	2b00      	cmp	r3, #0
 8001236:	dd0b      	ble.n	8001250 <timer_run+0x44>
        timer2_counter--;
 8001238:	4b19      	ldr	r3, [pc, #100]	@ (80012a0 <timer_run+0x94>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	3b01      	subs	r3, #1
 800123e:	4a18      	ldr	r2, [pc, #96]	@ (80012a0 <timer_run+0x94>)
 8001240:	6013      	str	r3, [r2, #0]
        if (timer2_counter == 0){
 8001242:	4b17      	ldr	r3, [pc, #92]	@ (80012a0 <timer_run+0x94>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d102      	bne.n	8001250 <timer_run+0x44>
            timer2_flag = 1;
 800124a:	4b16      	ldr	r3, [pc, #88]	@ (80012a4 <timer_run+0x98>)
 800124c:	2201      	movs	r2, #1
 800124e:	601a      	str	r2, [r3, #0]
        }
    }
    if (timer3_counter > 0){
 8001250:	4b15      	ldr	r3, [pc, #84]	@ (80012a8 <timer_run+0x9c>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	2b00      	cmp	r3, #0
 8001256:	dd0b      	ble.n	8001270 <timer_run+0x64>
        timer3_counter--;
 8001258:	4b13      	ldr	r3, [pc, #76]	@ (80012a8 <timer_run+0x9c>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	3b01      	subs	r3, #1
 800125e:	4a12      	ldr	r2, [pc, #72]	@ (80012a8 <timer_run+0x9c>)
 8001260:	6013      	str	r3, [r2, #0]
        if (timer3_counter == 0){
 8001262:	4b11      	ldr	r3, [pc, #68]	@ (80012a8 <timer_run+0x9c>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d102      	bne.n	8001270 <timer_run+0x64>
            timer3_flag = 1;
 800126a:	4b10      	ldr	r3, [pc, #64]	@ (80012ac <timer_run+0xa0>)
 800126c:	2201      	movs	r2, #1
 800126e:	601a      	str	r2, [r3, #0]
        }
    }
    if (timer4_counter > 0){
 8001270:	4b0f      	ldr	r3, [pc, #60]	@ (80012b0 <timer_run+0xa4>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	2b00      	cmp	r3, #0
 8001276:	dd0b      	ble.n	8001290 <timer_run+0x84>
        timer4_counter--;
 8001278:	4b0d      	ldr	r3, [pc, #52]	@ (80012b0 <timer_run+0xa4>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	3b01      	subs	r3, #1
 800127e:	4a0c      	ldr	r2, [pc, #48]	@ (80012b0 <timer_run+0xa4>)
 8001280:	6013      	str	r3, [r2, #0]
        if (timer4_counter == 0){
 8001282:	4b0b      	ldr	r3, [pc, #44]	@ (80012b0 <timer_run+0xa4>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d102      	bne.n	8001290 <timer_run+0x84>
            timer4_flag = 1;
 800128a:	4b0a      	ldr	r3, [pc, #40]	@ (80012b4 <timer_run+0xa8>)
 800128c:	2201      	movs	r2, #1
 800128e:	601a      	str	r2, [r3, #0]
        }
    }
}
 8001290:	bf00      	nop
 8001292:	46bd      	mov	sp, r7
 8001294:	bc80      	pop	{r7}
 8001296:	4770      	bx	lr
 8001298:	200001bc 	.word	0x200001bc
 800129c:	2000005c 	.word	0x2000005c
 80012a0:	200001c0 	.word	0x200001c0
 80012a4:	20000060 	.word	0x20000060
 80012a8:	200001c4 	.word	0x200001c4
 80012ac:	20000064 	.word	0x20000064
 80012b0:	200001c8 	.word	0x200001c8
 80012b4:	20000068 	.word	0x20000068

080012b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b085      	sub	sp, #20
 80012bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80012be:	4b15      	ldr	r3, [pc, #84]	@ (8001314 <HAL_MspInit+0x5c>)
 80012c0:	699b      	ldr	r3, [r3, #24]
 80012c2:	4a14      	ldr	r2, [pc, #80]	@ (8001314 <HAL_MspInit+0x5c>)
 80012c4:	f043 0301 	orr.w	r3, r3, #1
 80012c8:	6193      	str	r3, [r2, #24]
 80012ca:	4b12      	ldr	r3, [pc, #72]	@ (8001314 <HAL_MspInit+0x5c>)
 80012cc:	699b      	ldr	r3, [r3, #24]
 80012ce:	f003 0301 	and.w	r3, r3, #1
 80012d2:	60bb      	str	r3, [r7, #8]
 80012d4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012d6:	4b0f      	ldr	r3, [pc, #60]	@ (8001314 <HAL_MspInit+0x5c>)
 80012d8:	69db      	ldr	r3, [r3, #28]
 80012da:	4a0e      	ldr	r2, [pc, #56]	@ (8001314 <HAL_MspInit+0x5c>)
 80012dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012e0:	61d3      	str	r3, [r2, #28]
 80012e2:	4b0c      	ldr	r3, [pc, #48]	@ (8001314 <HAL_MspInit+0x5c>)
 80012e4:	69db      	ldr	r3, [r3, #28]
 80012e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012ea:	607b      	str	r3, [r7, #4]
 80012ec:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80012ee:	4b0a      	ldr	r3, [pc, #40]	@ (8001318 <HAL_MspInit+0x60>)
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	60fb      	str	r3, [r7, #12]
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80012fa:	60fb      	str	r3, [r7, #12]
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001302:	60fb      	str	r3, [r7, #12]
 8001304:	4a04      	ldr	r2, [pc, #16]	@ (8001318 <HAL_MspInit+0x60>)
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800130a:	bf00      	nop
 800130c:	3714      	adds	r7, #20
 800130e:	46bd      	mov	sp, r7
 8001310:	bc80      	pop	{r7}
 8001312:	4770      	bx	lr
 8001314:	40021000 	.word	0x40021000
 8001318:	40010000 	.word	0x40010000

0800131c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b08a      	sub	sp, #40	@ 0x28
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001324:	f107 0314 	add.w	r3, r7, #20
 8001328:	2200      	movs	r2, #0
 800132a:	601a      	str	r2, [r3, #0]
 800132c:	605a      	str	r2, [r3, #4]
 800132e:	609a      	str	r2, [r3, #8]
 8001330:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	4a1d      	ldr	r2, [pc, #116]	@ (80013ac <HAL_I2C_MspInit+0x90>)
 8001338:	4293      	cmp	r3, r2
 800133a:	d132      	bne.n	80013a2 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800133c:	4b1c      	ldr	r3, [pc, #112]	@ (80013b0 <HAL_I2C_MspInit+0x94>)
 800133e:	699b      	ldr	r3, [r3, #24]
 8001340:	4a1b      	ldr	r2, [pc, #108]	@ (80013b0 <HAL_I2C_MspInit+0x94>)
 8001342:	f043 0308 	orr.w	r3, r3, #8
 8001346:	6193      	str	r3, [r2, #24]
 8001348:	4b19      	ldr	r3, [pc, #100]	@ (80013b0 <HAL_I2C_MspInit+0x94>)
 800134a:	699b      	ldr	r3, [r3, #24]
 800134c:	f003 0308 	and.w	r3, r3, #8
 8001350:	613b      	str	r3, [r7, #16]
 8001352:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 8001354:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001358:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800135a:	2312      	movs	r3, #18
 800135c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800135e:	2303      	movs	r3, #3
 8001360:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001362:	f107 0314 	add.w	r3, r7, #20
 8001366:	4619      	mov	r1, r3
 8001368:	4812      	ldr	r0, [pc, #72]	@ (80013b4 <HAL_I2C_MspInit+0x98>)
 800136a:	f000 fa83 	bl	8001874 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 800136e:	4b12      	ldr	r3, [pc, #72]	@ (80013b8 <HAL_I2C_MspInit+0x9c>)
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	627b      	str	r3, [r7, #36]	@ 0x24
 8001374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001376:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800137a:	627b      	str	r3, [r7, #36]	@ 0x24
 800137c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800137e:	f043 0302 	orr.w	r3, r3, #2
 8001382:	627b      	str	r3, [r7, #36]	@ 0x24
 8001384:	4a0c      	ldr	r2, [pc, #48]	@ (80013b8 <HAL_I2C_MspInit+0x9c>)
 8001386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001388:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800138a:	4b09      	ldr	r3, [pc, #36]	@ (80013b0 <HAL_I2C_MspInit+0x94>)
 800138c:	69db      	ldr	r3, [r3, #28]
 800138e:	4a08      	ldr	r2, [pc, #32]	@ (80013b0 <HAL_I2C_MspInit+0x94>)
 8001390:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001394:	61d3      	str	r3, [r2, #28]
 8001396:	4b06      	ldr	r3, [pc, #24]	@ (80013b0 <HAL_I2C_MspInit+0x94>)
 8001398:	69db      	ldr	r3, [r3, #28]
 800139a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800139e:	60fb      	str	r3, [r7, #12]
 80013a0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 80013a2:	bf00      	nop
 80013a4:	3728      	adds	r7, #40	@ 0x28
 80013a6:	46bd      	mov	sp, r7
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	40005400 	.word	0x40005400
 80013b0:	40021000 	.word	0x40021000
 80013b4:	40010c00 	.word	0x40010c00
 80013b8:	40010000 	.word	0x40010000

080013bc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b084      	sub	sp, #16
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80013cc:	d113      	bne.n	80013f6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013ce:	4b0c      	ldr	r3, [pc, #48]	@ (8001400 <HAL_TIM_Base_MspInit+0x44>)
 80013d0:	69db      	ldr	r3, [r3, #28]
 80013d2:	4a0b      	ldr	r2, [pc, #44]	@ (8001400 <HAL_TIM_Base_MspInit+0x44>)
 80013d4:	f043 0301 	orr.w	r3, r3, #1
 80013d8:	61d3      	str	r3, [r2, #28]
 80013da:	4b09      	ldr	r3, [pc, #36]	@ (8001400 <HAL_TIM_Base_MspInit+0x44>)
 80013dc:	69db      	ldr	r3, [r3, #28]
 80013de:	f003 0301 	and.w	r3, r3, #1
 80013e2:	60fb      	str	r3, [r7, #12]
 80013e4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80013e6:	2200      	movs	r2, #0
 80013e8:	2100      	movs	r1, #0
 80013ea:	201c      	movs	r0, #28
 80013ec:	f000 fa0b 	bl	8001806 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80013f0:	201c      	movs	r0, #28
 80013f2:	f000 fa24 	bl	800183e <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80013f6:	bf00      	nop
 80013f8:	3710      	adds	r7, #16
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	40021000 	.word	0x40021000

08001404 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001408:	bf00      	nop
 800140a:	e7fd      	b.n	8001408 <NMI_Handler+0x4>

0800140c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001410:	bf00      	nop
 8001412:	e7fd      	b.n	8001410 <HardFault_Handler+0x4>

08001414 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001418:	bf00      	nop
 800141a:	e7fd      	b.n	8001418 <MemManage_Handler+0x4>

0800141c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001420:	bf00      	nop
 8001422:	e7fd      	b.n	8001420 <BusFault_Handler+0x4>

08001424 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001428:	bf00      	nop
 800142a:	e7fd      	b.n	8001428 <UsageFault_Handler+0x4>

0800142c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001430:	bf00      	nop
 8001432:	46bd      	mov	sp, r7
 8001434:	bc80      	pop	{r7}
 8001436:	4770      	bx	lr

08001438 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001438:	b480      	push	{r7}
 800143a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800143c:	bf00      	nop
 800143e:	46bd      	mov	sp, r7
 8001440:	bc80      	pop	{r7}
 8001442:	4770      	bx	lr

08001444 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001448:	bf00      	nop
 800144a:	46bd      	mov	sp, r7
 800144c:	bc80      	pop	{r7}
 800144e:	4770      	bx	lr

08001450 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001454:	f000 f8c0 	bl	80015d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001458:	bf00      	nop
 800145a:	bd80      	pop	{r7, pc}

0800145c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001460:	4802      	ldr	r0, [pc, #8]	@ (800146c <TIM2_IRQHandler+0x10>)
 8001462:	f001 fcf5 	bl	8002e50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001466:	bf00      	nop
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	20000174 	.word	0x20000174

08001470 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b086      	sub	sp, #24
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001478:	4a14      	ldr	r2, [pc, #80]	@ (80014cc <_sbrk+0x5c>)
 800147a:	4b15      	ldr	r3, [pc, #84]	@ (80014d0 <_sbrk+0x60>)
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001480:	697b      	ldr	r3, [r7, #20]
 8001482:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001484:	4b13      	ldr	r3, [pc, #76]	@ (80014d4 <_sbrk+0x64>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d102      	bne.n	8001492 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800148c:	4b11      	ldr	r3, [pc, #68]	@ (80014d4 <_sbrk+0x64>)
 800148e:	4a12      	ldr	r2, [pc, #72]	@ (80014d8 <_sbrk+0x68>)
 8001490:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001492:	4b10      	ldr	r3, [pc, #64]	@ (80014d4 <_sbrk+0x64>)
 8001494:	681a      	ldr	r2, [r3, #0]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4413      	add	r3, r2
 800149a:	693a      	ldr	r2, [r7, #16]
 800149c:	429a      	cmp	r2, r3
 800149e:	d207      	bcs.n	80014b0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014a0:	f002 f84e 	bl	8003540 <__errno>
 80014a4:	4603      	mov	r3, r0
 80014a6:	220c      	movs	r2, #12
 80014a8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014aa:	f04f 33ff 	mov.w	r3, #4294967295
 80014ae:	e009      	b.n	80014c4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014b0:	4b08      	ldr	r3, [pc, #32]	@ (80014d4 <_sbrk+0x64>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014b6:	4b07      	ldr	r3, [pc, #28]	@ (80014d4 <_sbrk+0x64>)
 80014b8:	681a      	ldr	r2, [r3, #0]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	4413      	add	r3, r2
 80014be:	4a05      	ldr	r2, [pc, #20]	@ (80014d4 <_sbrk+0x64>)
 80014c0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014c2:	68fb      	ldr	r3, [r7, #12]
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3718      	adds	r7, #24
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}
 80014cc:	20005000 	.word	0x20005000
 80014d0:	00000400 	.word	0x00000400
 80014d4:	200001cc 	.word	0x200001cc
 80014d8:	20000320 	.word	0x20000320

080014dc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014e0:	bf00      	nop
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bc80      	pop	{r7}
 80014e6:	4770      	bx	lr

080014e8 <HAL_TIM_PeriodElapsedCallback>:
#include "input_reading.h"
#include "software_timer.h"
#include "button.h"

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef * htim)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
    timer_run();
 80014f0:	f7ff fe8c 	bl	800120c <timer_run>
    getKeyInput();
 80014f4:	f7fe fe5e 	bl	80001b4 <getKeyInput>
}
 80014f8:	bf00      	nop
 80014fa:	3708      	adds	r7, #8
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}

08001500 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001500:	f7ff ffec 	bl	80014dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001504:	480b      	ldr	r0, [pc, #44]	@ (8001534 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001506:	490c      	ldr	r1, [pc, #48]	@ (8001538 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001508:	4a0c      	ldr	r2, [pc, #48]	@ (800153c <LoopFillZerobss+0x16>)
  movs r3, #0
 800150a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800150c:	e002      	b.n	8001514 <LoopCopyDataInit>

0800150e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800150e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001510:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001512:	3304      	adds	r3, #4

08001514 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001514:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001516:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001518:	d3f9      	bcc.n	800150e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800151a:	4a09      	ldr	r2, [pc, #36]	@ (8001540 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800151c:	4c09      	ldr	r4, [pc, #36]	@ (8001544 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800151e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001520:	e001      	b.n	8001526 <LoopFillZerobss>

08001522 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001522:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001524:	3204      	adds	r2, #4

08001526 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001526:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001528:	d3fb      	bcc.n	8001522 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800152a:	f002 f80f 	bl	800354c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800152e:	f7ff fcad 	bl	8000e8c <main>
  bx lr
 8001532:	4770      	bx	lr
  ldr r0, =_sdata
 8001534:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001538:	200000c8 	.word	0x200000c8
  ldr r2, =_sidata
 800153c:	08003ef8 	.word	0x08003ef8
  ldr r2, =_sbss
 8001540:	200000c8 	.word	0x200000c8
  ldr r4, =_ebss
 8001544:	2000031c 	.word	0x2000031c

08001548 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001548:	e7fe      	b.n	8001548 <ADC1_2_IRQHandler>
	...

0800154c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001550:	4b08      	ldr	r3, [pc, #32]	@ (8001574 <HAL_Init+0x28>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a07      	ldr	r2, [pc, #28]	@ (8001574 <HAL_Init+0x28>)
 8001556:	f043 0310 	orr.w	r3, r3, #16
 800155a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800155c:	2003      	movs	r0, #3
 800155e:	f000 f947 	bl	80017f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001562:	200f      	movs	r0, #15
 8001564:	f000 f808 	bl	8001578 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001568:	f7ff fea6 	bl	80012b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800156c:	2300      	movs	r3, #0
}
 800156e:	4618      	mov	r0, r3
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	40022000 	.word	0x40022000

08001578 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001580:	4b12      	ldr	r3, [pc, #72]	@ (80015cc <HAL_InitTick+0x54>)
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	4b12      	ldr	r3, [pc, #72]	@ (80015d0 <HAL_InitTick+0x58>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	4619      	mov	r1, r3
 800158a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800158e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001592:	fbb2 f3f3 	udiv	r3, r2, r3
 8001596:	4618      	mov	r0, r3
 8001598:	f000 f95f 	bl	800185a <HAL_SYSTICK_Config>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015a2:	2301      	movs	r3, #1
 80015a4:	e00e      	b.n	80015c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2b0f      	cmp	r3, #15
 80015aa:	d80a      	bhi.n	80015c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015ac:	2200      	movs	r2, #0
 80015ae:	6879      	ldr	r1, [r7, #4]
 80015b0:	f04f 30ff 	mov.w	r0, #4294967295
 80015b4:	f000 f927 	bl	8001806 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015b8:	4a06      	ldr	r2, [pc, #24]	@ (80015d4 <HAL_InitTick+0x5c>)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015be:	2300      	movs	r3, #0
 80015c0:	e000      	b.n	80015c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015c2:	2301      	movs	r3, #1
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3708      	adds	r7, #8
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	2000006c 	.word	0x2000006c
 80015d0:	20000074 	.word	0x20000074
 80015d4:	20000070 	.word	0x20000070

080015d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015dc:	4b05      	ldr	r3, [pc, #20]	@ (80015f4 <HAL_IncTick+0x1c>)
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	461a      	mov	r2, r3
 80015e2:	4b05      	ldr	r3, [pc, #20]	@ (80015f8 <HAL_IncTick+0x20>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4413      	add	r3, r2
 80015e8:	4a03      	ldr	r2, [pc, #12]	@ (80015f8 <HAL_IncTick+0x20>)
 80015ea:	6013      	str	r3, [r2, #0]
}
 80015ec:	bf00      	nop
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bc80      	pop	{r7}
 80015f2:	4770      	bx	lr
 80015f4:	20000074 	.word	0x20000074
 80015f8:	200001d0 	.word	0x200001d0

080015fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001600:	4b02      	ldr	r3, [pc, #8]	@ (800160c <HAL_GetTick+0x10>)
 8001602:	681b      	ldr	r3, [r3, #0]
}
 8001604:	4618      	mov	r0, r3
 8001606:	46bd      	mov	sp, r7
 8001608:	bc80      	pop	{r7}
 800160a:	4770      	bx	lr
 800160c:	200001d0 	.word	0x200001d0

08001610 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	b084      	sub	sp, #16
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001618:	f7ff fff0 	bl	80015fc <HAL_GetTick>
 800161c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001628:	d005      	beq.n	8001636 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800162a:	4b0a      	ldr	r3, [pc, #40]	@ (8001654 <HAL_Delay+0x44>)
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	461a      	mov	r2, r3
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	4413      	add	r3, r2
 8001634:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001636:	bf00      	nop
 8001638:	f7ff ffe0 	bl	80015fc <HAL_GetTick>
 800163c:	4602      	mov	r2, r0
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	68fa      	ldr	r2, [r7, #12]
 8001644:	429a      	cmp	r2, r3
 8001646:	d8f7      	bhi.n	8001638 <HAL_Delay+0x28>
  {
  }
}
 8001648:	bf00      	nop
 800164a:	bf00      	nop
 800164c:	3710      	adds	r7, #16
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	20000074 	.word	0x20000074

08001658 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001658:	b480      	push	{r7}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	f003 0307 	and.w	r3, r3, #7
 8001666:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001668:	4b0c      	ldr	r3, [pc, #48]	@ (800169c <__NVIC_SetPriorityGrouping+0x44>)
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800166e:	68ba      	ldr	r2, [r7, #8]
 8001670:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001674:	4013      	ands	r3, r2
 8001676:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001680:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001684:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001688:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800168a:	4a04      	ldr	r2, [pc, #16]	@ (800169c <__NVIC_SetPriorityGrouping+0x44>)
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	60d3      	str	r3, [r2, #12]
}
 8001690:	bf00      	nop
 8001692:	3714      	adds	r7, #20
 8001694:	46bd      	mov	sp, r7
 8001696:	bc80      	pop	{r7}
 8001698:	4770      	bx	lr
 800169a:	bf00      	nop
 800169c:	e000ed00 	.word	0xe000ed00

080016a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016a4:	4b04      	ldr	r3, [pc, #16]	@ (80016b8 <__NVIC_GetPriorityGrouping+0x18>)
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	0a1b      	lsrs	r3, r3, #8
 80016aa:	f003 0307 	and.w	r3, r3, #7
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	46bd      	mov	sp, r7
 80016b2:	bc80      	pop	{r7}
 80016b4:	4770      	bx	lr
 80016b6:	bf00      	nop
 80016b8:	e000ed00 	.word	0xe000ed00

080016bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	db0b      	blt.n	80016e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ce:	79fb      	ldrb	r3, [r7, #7]
 80016d0:	f003 021f 	and.w	r2, r3, #31
 80016d4:	4906      	ldr	r1, [pc, #24]	@ (80016f0 <__NVIC_EnableIRQ+0x34>)
 80016d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016da:	095b      	lsrs	r3, r3, #5
 80016dc:	2001      	movs	r0, #1
 80016de:	fa00 f202 	lsl.w	r2, r0, r2
 80016e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr
 80016f0:	e000e100 	.word	0xe000e100

080016f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	6039      	str	r1, [r7, #0]
 80016fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001700:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001704:	2b00      	cmp	r3, #0
 8001706:	db0a      	blt.n	800171e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	b2da      	uxtb	r2, r3
 800170c:	490c      	ldr	r1, [pc, #48]	@ (8001740 <__NVIC_SetPriority+0x4c>)
 800170e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001712:	0112      	lsls	r2, r2, #4
 8001714:	b2d2      	uxtb	r2, r2
 8001716:	440b      	add	r3, r1
 8001718:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800171c:	e00a      	b.n	8001734 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800171e:	683b      	ldr	r3, [r7, #0]
 8001720:	b2da      	uxtb	r2, r3
 8001722:	4908      	ldr	r1, [pc, #32]	@ (8001744 <__NVIC_SetPriority+0x50>)
 8001724:	79fb      	ldrb	r3, [r7, #7]
 8001726:	f003 030f 	and.w	r3, r3, #15
 800172a:	3b04      	subs	r3, #4
 800172c:	0112      	lsls	r2, r2, #4
 800172e:	b2d2      	uxtb	r2, r2
 8001730:	440b      	add	r3, r1
 8001732:	761a      	strb	r2, [r3, #24]
}
 8001734:	bf00      	nop
 8001736:	370c      	adds	r7, #12
 8001738:	46bd      	mov	sp, r7
 800173a:	bc80      	pop	{r7}
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	e000e100 	.word	0xe000e100
 8001744:	e000ed00 	.word	0xe000ed00

08001748 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001748:	b480      	push	{r7}
 800174a:	b089      	sub	sp, #36	@ 0x24
 800174c:	af00      	add	r7, sp, #0
 800174e:	60f8      	str	r0, [r7, #12]
 8001750:	60b9      	str	r1, [r7, #8]
 8001752:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	f003 0307 	and.w	r3, r3, #7
 800175a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800175c:	69fb      	ldr	r3, [r7, #28]
 800175e:	f1c3 0307 	rsb	r3, r3, #7
 8001762:	2b04      	cmp	r3, #4
 8001764:	bf28      	it	cs
 8001766:	2304      	movcs	r3, #4
 8001768:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	3304      	adds	r3, #4
 800176e:	2b06      	cmp	r3, #6
 8001770:	d902      	bls.n	8001778 <NVIC_EncodePriority+0x30>
 8001772:	69fb      	ldr	r3, [r7, #28]
 8001774:	3b03      	subs	r3, #3
 8001776:	e000      	b.n	800177a <NVIC_EncodePriority+0x32>
 8001778:	2300      	movs	r3, #0
 800177a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800177c:	f04f 32ff 	mov.w	r2, #4294967295
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	fa02 f303 	lsl.w	r3, r2, r3
 8001786:	43da      	mvns	r2, r3
 8001788:	68bb      	ldr	r3, [r7, #8]
 800178a:	401a      	ands	r2, r3
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001790:	f04f 31ff 	mov.w	r1, #4294967295
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	fa01 f303 	lsl.w	r3, r1, r3
 800179a:	43d9      	mvns	r1, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017a0:	4313      	orrs	r3, r2
         );
}
 80017a2:	4618      	mov	r0, r3
 80017a4:	3724      	adds	r7, #36	@ 0x24
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bc80      	pop	{r7}
 80017aa:	4770      	bx	lr

080017ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b082      	sub	sp, #8
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	3b01      	subs	r3, #1
 80017b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017bc:	d301      	bcc.n	80017c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017be:	2301      	movs	r3, #1
 80017c0:	e00f      	b.n	80017e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017c2:	4a0a      	ldr	r2, [pc, #40]	@ (80017ec <SysTick_Config+0x40>)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	3b01      	subs	r3, #1
 80017c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017ca:	210f      	movs	r1, #15
 80017cc:	f04f 30ff 	mov.w	r0, #4294967295
 80017d0:	f7ff ff90 	bl	80016f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017d4:	4b05      	ldr	r3, [pc, #20]	@ (80017ec <SysTick_Config+0x40>)
 80017d6:	2200      	movs	r2, #0
 80017d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017da:	4b04      	ldr	r3, [pc, #16]	@ (80017ec <SysTick_Config+0x40>)
 80017dc:	2207      	movs	r2, #7
 80017de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017e0:	2300      	movs	r3, #0
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3708      	adds	r7, #8
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop
 80017ec:	e000e010 	.word	0xe000e010

080017f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f7ff ff2d 	bl	8001658 <__NVIC_SetPriorityGrouping>
}
 80017fe:	bf00      	nop
 8001800:	3708      	adds	r7, #8
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}

08001806 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001806:	b580      	push	{r7, lr}
 8001808:	b086      	sub	sp, #24
 800180a:	af00      	add	r7, sp, #0
 800180c:	4603      	mov	r3, r0
 800180e:	60b9      	str	r1, [r7, #8]
 8001810:	607a      	str	r2, [r7, #4]
 8001812:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001814:	2300      	movs	r3, #0
 8001816:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001818:	f7ff ff42 	bl	80016a0 <__NVIC_GetPriorityGrouping>
 800181c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800181e:	687a      	ldr	r2, [r7, #4]
 8001820:	68b9      	ldr	r1, [r7, #8]
 8001822:	6978      	ldr	r0, [r7, #20]
 8001824:	f7ff ff90 	bl	8001748 <NVIC_EncodePriority>
 8001828:	4602      	mov	r2, r0
 800182a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800182e:	4611      	mov	r1, r2
 8001830:	4618      	mov	r0, r3
 8001832:	f7ff ff5f 	bl	80016f4 <__NVIC_SetPriority>
}
 8001836:	bf00      	nop
 8001838:	3718      	adds	r7, #24
 800183a:	46bd      	mov	sp, r7
 800183c:	bd80      	pop	{r7, pc}

0800183e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800183e:	b580      	push	{r7, lr}
 8001840:	b082      	sub	sp, #8
 8001842:	af00      	add	r7, sp, #0
 8001844:	4603      	mov	r3, r0
 8001846:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff ff35 	bl	80016bc <__NVIC_EnableIRQ>
}
 8001852:	bf00      	nop
 8001854:	3708      	adds	r7, #8
 8001856:	46bd      	mov	sp, r7
 8001858:	bd80      	pop	{r7, pc}

0800185a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800185a:	b580      	push	{r7, lr}
 800185c:	b082      	sub	sp, #8
 800185e:	af00      	add	r7, sp, #0
 8001860:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	f7ff ffa2 	bl	80017ac <SysTick_Config>
 8001868:	4603      	mov	r3, r0
}
 800186a:	4618      	mov	r0, r3
 800186c:	3708      	adds	r7, #8
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}
	...

08001874 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001874:	b480      	push	{r7}
 8001876:	b08b      	sub	sp, #44	@ 0x2c
 8001878:	af00      	add	r7, sp, #0
 800187a:	6078      	str	r0, [r7, #4]
 800187c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800187e:	2300      	movs	r3, #0
 8001880:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001882:	2300      	movs	r3, #0
 8001884:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001886:	e169      	b.n	8001b5c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001888:	2201      	movs	r2, #1
 800188a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800188c:	fa02 f303 	lsl.w	r3, r2, r3
 8001890:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	69fa      	ldr	r2, [r7, #28]
 8001898:	4013      	ands	r3, r2
 800189a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800189c:	69ba      	ldr	r2, [r7, #24]
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	f040 8158 	bne.w	8001b56 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	4a9a      	ldr	r2, [pc, #616]	@ (8001b14 <HAL_GPIO_Init+0x2a0>)
 80018ac:	4293      	cmp	r3, r2
 80018ae:	d05e      	beq.n	800196e <HAL_GPIO_Init+0xfa>
 80018b0:	4a98      	ldr	r2, [pc, #608]	@ (8001b14 <HAL_GPIO_Init+0x2a0>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d875      	bhi.n	80019a2 <HAL_GPIO_Init+0x12e>
 80018b6:	4a98      	ldr	r2, [pc, #608]	@ (8001b18 <HAL_GPIO_Init+0x2a4>)
 80018b8:	4293      	cmp	r3, r2
 80018ba:	d058      	beq.n	800196e <HAL_GPIO_Init+0xfa>
 80018bc:	4a96      	ldr	r2, [pc, #600]	@ (8001b18 <HAL_GPIO_Init+0x2a4>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d86f      	bhi.n	80019a2 <HAL_GPIO_Init+0x12e>
 80018c2:	4a96      	ldr	r2, [pc, #600]	@ (8001b1c <HAL_GPIO_Init+0x2a8>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d052      	beq.n	800196e <HAL_GPIO_Init+0xfa>
 80018c8:	4a94      	ldr	r2, [pc, #592]	@ (8001b1c <HAL_GPIO_Init+0x2a8>)
 80018ca:	4293      	cmp	r3, r2
 80018cc:	d869      	bhi.n	80019a2 <HAL_GPIO_Init+0x12e>
 80018ce:	4a94      	ldr	r2, [pc, #592]	@ (8001b20 <HAL_GPIO_Init+0x2ac>)
 80018d0:	4293      	cmp	r3, r2
 80018d2:	d04c      	beq.n	800196e <HAL_GPIO_Init+0xfa>
 80018d4:	4a92      	ldr	r2, [pc, #584]	@ (8001b20 <HAL_GPIO_Init+0x2ac>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d863      	bhi.n	80019a2 <HAL_GPIO_Init+0x12e>
 80018da:	4a92      	ldr	r2, [pc, #584]	@ (8001b24 <HAL_GPIO_Init+0x2b0>)
 80018dc:	4293      	cmp	r3, r2
 80018de:	d046      	beq.n	800196e <HAL_GPIO_Init+0xfa>
 80018e0:	4a90      	ldr	r2, [pc, #576]	@ (8001b24 <HAL_GPIO_Init+0x2b0>)
 80018e2:	4293      	cmp	r3, r2
 80018e4:	d85d      	bhi.n	80019a2 <HAL_GPIO_Init+0x12e>
 80018e6:	2b12      	cmp	r3, #18
 80018e8:	d82a      	bhi.n	8001940 <HAL_GPIO_Init+0xcc>
 80018ea:	2b12      	cmp	r3, #18
 80018ec:	d859      	bhi.n	80019a2 <HAL_GPIO_Init+0x12e>
 80018ee:	a201      	add	r2, pc, #4	@ (adr r2, 80018f4 <HAL_GPIO_Init+0x80>)
 80018f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018f4:	0800196f 	.word	0x0800196f
 80018f8:	08001949 	.word	0x08001949
 80018fc:	0800195b 	.word	0x0800195b
 8001900:	0800199d 	.word	0x0800199d
 8001904:	080019a3 	.word	0x080019a3
 8001908:	080019a3 	.word	0x080019a3
 800190c:	080019a3 	.word	0x080019a3
 8001910:	080019a3 	.word	0x080019a3
 8001914:	080019a3 	.word	0x080019a3
 8001918:	080019a3 	.word	0x080019a3
 800191c:	080019a3 	.word	0x080019a3
 8001920:	080019a3 	.word	0x080019a3
 8001924:	080019a3 	.word	0x080019a3
 8001928:	080019a3 	.word	0x080019a3
 800192c:	080019a3 	.word	0x080019a3
 8001930:	080019a3 	.word	0x080019a3
 8001934:	080019a3 	.word	0x080019a3
 8001938:	08001951 	.word	0x08001951
 800193c:	08001965 	.word	0x08001965
 8001940:	4a79      	ldr	r2, [pc, #484]	@ (8001b28 <HAL_GPIO_Init+0x2b4>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d013      	beq.n	800196e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001946:	e02c      	b.n	80019a2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	623b      	str	r3, [r7, #32]
          break;
 800194e:	e029      	b.n	80019a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001950:	683b      	ldr	r3, [r7, #0]
 8001952:	68db      	ldr	r3, [r3, #12]
 8001954:	3304      	adds	r3, #4
 8001956:	623b      	str	r3, [r7, #32]
          break;
 8001958:	e024      	b.n	80019a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	68db      	ldr	r3, [r3, #12]
 800195e:	3308      	adds	r3, #8
 8001960:	623b      	str	r3, [r7, #32]
          break;
 8001962:	e01f      	b.n	80019a4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	330c      	adds	r3, #12
 800196a:	623b      	str	r3, [r7, #32]
          break;
 800196c:	e01a      	b.n	80019a4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	689b      	ldr	r3, [r3, #8]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d102      	bne.n	800197c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001976:	2304      	movs	r3, #4
 8001978:	623b      	str	r3, [r7, #32]
          break;
 800197a:	e013      	b.n	80019a4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	2b01      	cmp	r3, #1
 8001982:	d105      	bne.n	8001990 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001984:	2308      	movs	r3, #8
 8001986:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	69fa      	ldr	r2, [r7, #28]
 800198c:	611a      	str	r2, [r3, #16]
          break;
 800198e:	e009      	b.n	80019a4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001990:	2308      	movs	r3, #8
 8001992:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	69fa      	ldr	r2, [r7, #28]
 8001998:	615a      	str	r2, [r3, #20]
          break;
 800199a:	e003      	b.n	80019a4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800199c:	2300      	movs	r3, #0
 800199e:	623b      	str	r3, [r7, #32]
          break;
 80019a0:	e000      	b.n	80019a4 <HAL_GPIO_Init+0x130>
          break;
 80019a2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80019a4:	69bb      	ldr	r3, [r7, #24]
 80019a6:	2bff      	cmp	r3, #255	@ 0xff
 80019a8:	d801      	bhi.n	80019ae <HAL_GPIO_Init+0x13a>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	e001      	b.n	80019b2 <HAL_GPIO_Init+0x13e>
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	3304      	adds	r3, #4
 80019b2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80019b4:	69bb      	ldr	r3, [r7, #24]
 80019b6:	2bff      	cmp	r3, #255	@ 0xff
 80019b8:	d802      	bhi.n	80019c0 <HAL_GPIO_Init+0x14c>
 80019ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019bc:	009b      	lsls	r3, r3, #2
 80019be:	e002      	b.n	80019c6 <HAL_GPIO_Init+0x152>
 80019c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c2:	3b08      	subs	r3, #8
 80019c4:	009b      	lsls	r3, r3, #2
 80019c6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80019c8:	697b      	ldr	r3, [r7, #20]
 80019ca:	681a      	ldr	r2, [r3, #0]
 80019cc:	210f      	movs	r1, #15
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	fa01 f303 	lsl.w	r3, r1, r3
 80019d4:	43db      	mvns	r3, r3
 80019d6:	401a      	ands	r2, r3
 80019d8:	6a39      	ldr	r1, [r7, #32]
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	fa01 f303 	lsl.w	r3, r1, r3
 80019e0:	431a      	orrs	r2, r3
 80019e2:	697b      	ldr	r3, [r7, #20]
 80019e4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	f000 80b1 	beq.w	8001b56 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80019f4:	4b4d      	ldr	r3, [pc, #308]	@ (8001b2c <HAL_GPIO_Init+0x2b8>)
 80019f6:	699b      	ldr	r3, [r3, #24]
 80019f8:	4a4c      	ldr	r2, [pc, #304]	@ (8001b2c <HAL_GPIO_Init+0x2b8>)
 80019fa:	f043 0301 	orr.w	r3, r3, #1
 80019fe:	6193      	str	r3, [r2, #24]
 8001a00:	4b4a      	ldr	r3, [pc, #296]	@ (8001b2c <HAL_GPIO_Init+0x2b8>)
 8001a02:	699b      	ldr	r3, [r3, #24]
 8001a04:	f003 0301 	and.w	r3, r3, #1
 8001a08:	60bb      	str	r3, [r7, #8]
 8001a0a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001a0c:	4a48      	ldr	r2, [pc, #288]	@ (8001b30 <HAL_GPIO_Init+0x2bc>)
 8001a0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a10:	089b      	lsrs	r3, r3, #2
 8001a12:	3302      	adds	r3, #2
 8001a14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a18:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a1c:	f003 0303 	and.w	r3, r3, #3
 8001a20:	009b      	lsls	r3, r3, #2
 8001a22:	220f      	movs	r2, #15
 8001a24:	fa02 f303 	lsl.w	r3, r2, r3
 8001a28:	43db      	mvns	r3, r3
 8001a2a:	68fa      	ldr	r2, [r7, #12]
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	4a40      	ldr	r2, [pc, #256]	@ (8001b34 <HAL_GPIO_Init+0x2c0>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d013      	beq.n	8001a60 <HAL_GPIO_Init+0x1ec>
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	4a3f      	ldr	r2, [pc, #252]	@ (8001b38 <HAL_GPIO_Init+0x2c4>)
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d00d      	beq.n	8001a5c <HAL_GPIO_Init+0x1e8>
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	4a3e      	ldr	r2, [pc, #248]	@ (8001b3c <HAL_GPIO_Init+0x2c8>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d007      	beq.n	8001a58 <HAL_GPIO_Init+0x1e4>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	4a3d      	ldr	r2, [pc, #244]	@ (8001b40 <HAL_GPIO_Init+0x2cc>)
 8001a4c:	4293      	cmp	r3, r2
 8001a4e:	d101      	bne.n	8001a54 <HAL_GPIO_Init+0x1e0>
 8001a50:	2303      	movs	r3, #3
 8001a52:	e006      	b.n	8001a62 <HAL_GPIO_Init+0x1ee>
 8001a54:	2304      	movs	r3, #4
 8001a56:	e004      	b.n	8001a62 <HAL_GPIO_Init+0x1ee>
 8001a58:	2302      	movs	r3, #2
 8001a5a:	e002      	b.n	8001a62 <HAL_GPIO_Init+0x1ee>
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	e000      	b.n	8001a62 <HAL_GPIO_Init+0x1ee>
 8001a60:	2300      	movs	r3, #0
 8001a62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a64:	f002 0203 	and.w	r2, r2, #3
 8001a68:	0092      	lsls	r2, r2, #2
 8001a6a:	4093      	lsls	r3, r2
 8001a6c:	68fa      	ldr	r2, [r7, #12]
 8001a6e:	4313      	orrs	r3, r2
 8001a70:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001a72:	492f      	ldr	r1, [pc, #188]	@ (8001b30 <HAL_GPIO_Init+0x2bc>)
 8001a74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a76:	089b      	lsrs	r3, r3, #2
 8001a78:	3302      	adds	r3, #2
 8001a7a:	68fa      	ldr	r2, [r7, #12]
 8001a7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a80:	683b      	ldr	r3, [r7, #0]
 8001a82:	685b      	ldr	r3, [r3, #4]
 8001a84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d006      	beq.n	8001a9a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001a8c:	4b2d      	ldr	r3, [pc, #180]	@ (8001b44 <HAL_GPIO_Init+0x2d0>)
 8001a8e:	689a      	ldr	r2, [r3, #8]
 8001a90:	492c      	ldr	r1, [pc, #176]	@ (8001b44 <HAL_GPIO_Init+0x2d0>)
 8001a92:	69bb      	ldr	r3, [r7, #24]
 8001a94:	4313      	orrs	r3, r2
 8001a96:	608b      	str	r3, [r1, #8]
 8001a98:	e006      	b.n	8001aa8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001a9a:	4b2a      	ldr	r3, [pc, #168]	@ (8001b44 <HAL_GPIO_Init+0x2d0>)
 8001a9c:	689a      	ldr	r2, [r3, #8]
 8001a9e:	69bb      	ldr	r3, [r7, #24]
 8001aa0:	43db      	mvns	r3, r3
 8001aa2:	4928      	ldr	r1, [pc, #160]	@ (8001b44 <HAL_GPIO_Init+0x2d0>)
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001aa8:	683b      	ldr	r3, [r7, #0]
 8001aaa:	685b      	ldr	r3, [r3, #4]
 8001aac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d006      	beq.n	8001ac2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001ab4:	4b23      	ldr	r3, [pc, #140]	@ (8001b44 <HAL_GPIO_Init+0x2d0>)
 8001ab6:	68da      	ldr	r2, [r3, #12]
 8001ab8:	4922      	ldr	r1, [pc, #136]	@ (8001b44 <HAL_GPIO_Init+0x2d0>)
 8001aba:	69bb      	ldr	r3, [r7, #24]
 8001abc:	4313      	orrs	r3, r2
 8001abe:	60cb      	str	r3, [r1, #12]
 8001ac0:	e006      	b.n	8001ad0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001ac2:	4b20      	ldr	r3, [pc, #128]	@ (8001b44 <HAL_GPIO_Init+0x2d0>)
 8001ac4:	68da      	ldr	r2, [r3, #12]
 8001ac6:	69bb      	ldr	r3, [r7, #24]
 8001ac8:	43db      	mvns	r3, r3
 8001aca:	491e      	ldr	r1, [pc, #120]	@ (8001b44 <HAL_GPIO_Init+0x2d0>)
 8001acc:	4013      	ands	r3, r2
 8001ace:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	685b      	ldr	r3, [r3, #4]
 8001ad4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d006      	beq.n	8001aea <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001adc:	4b19      	ldr	r3, [pc, #100]	@ (8001b44 <HAL_GPIO_Init+0x2d0>)
 8001ade:	685a      	ldr	r2, [r3, #4]
 8001ae0:	4918      	ldr	r1, [pc, #96]	@ (8001b44 <HAL_GPIO_Init+0x2d0>)
 8001ae2:	69bb      	ldr	r3, [r7, #24]
 8001ae4:	4313      	orrs	r3, r2
 8001ae6:	604b      	str	r3, [r1, #4]
 8001ae8:	e006      	b.n	8001af8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001aea:	4b16      	ldr	r3, [pc, #88]	@ (8001b44 <HAL_GPIO_Init+0x2d0>)
 8001aec:	685a      	ldr	r2, [r3, #4]
 8001aee:	69bb      	ldr	r3, [r7, #24]
 8001af0:	43db      	mvns	r3, r3
 8001af2:	4914      	ldr	r1, [pc, #80]	@ (8001b44 <HAL_GPIO_Init+0x2d0>)
 8001af4:	4013      	ands	r3, r2
 8001af6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d021      	beq.n	8001b48 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001b04:	4b0f      	ldr	r3, [pc, #60]	@ (8001b44 <HAL_GPIO_Init+0x2d0>)
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	490e      	ldr	r1, [pc, #56]	@ (8001b44 <HAL_GPIO_Init+0x2d0>)
 8001b0a:	69bb      	ldr	r3, [r7, #24]
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	600b      	str	r3, [r1, #0]
 8001b10:	e021      	b.n	8001b56 <HAL_GPIO_Init+0x2e2>
 8001b12:	bf00      	nop
 8001b14:	10320000 	.word	0x10320000
 8001b18:	10310000 	.word	0x10310000
 8001b1c:	10220000 	.word	0x10220000
 8001b20:	10210000 	.word	0x10210000
 8001b24:	10120000 	.word	0x10120000
 8001b28:	10110000 	.word	0x10110000
 8001b2c:	40021000 	.word	0x40021000
 8001b30:	40010000 	.word	0x40010000
 8001b34:	40010800 	.word	0x40010800
 8001b38:	40010c00 	.word	0x40010c00
 8001b3c:	40011000 	.word	0x40011000
 8001b40:	40011400 	.word	0x40011400
 8001b44:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001b48:	4b0b      	ldr	r3, [pc, #44]	@ (8001b78 <HAL_GPIO_Init+0x304>)
 8001b4a:	681a      	ldr	r2, [r3, #0]
 8001b4c:	69bb      	ldr	r3, [r7, #24]
 8001b4e:	43db      	mvns	r3, r3
 8001b50:	4909      	ldr	r1, [pc, #36]	@ (8001b78 <HAL_GPIO_Init+0x304>)
 8001b52:	4013      	ands	r3, r2
 8001b54:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b58:	3301      	adds	r3, #1
 8001b5a:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	681a      	ldr	r2, [r3, #0]
 8001b60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b62:	fa22 f303 	lsr.w	r3, r2, r3
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	f47f ae8e 	bne.w	8001888 <HAL_GPIO_Init+0x14>
  }
}
 8001b6c:	bf00      	nop
 8001b6e:	bf00      	nop
 8001b70:	372c      	adds	r7, #44	@ 0x2c
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bc80      	pop	{r7}
 8001b76:	4770      	bx	lr
 8001b78:	40010400 	.word	0x40010400

08001b7c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b085      	sub	sp, #20
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	460b      	mov	r3, r1
 8001b86:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	689a      	ldr	r2, [r3, #8]
 8001b8c:	887b      	ldrh	r3, [r7, #2]
 8001b8e:	4013      	ands	r3, r2
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d002      	beq.n	8001b9a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001b94:	2301      	movs	r3, #1
 8001b96:	73fb      	strb	r3, [r7, #15]
 8001b98:	e001      	b.n	8001b9e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001b9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3714      	adds	r7, #20
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bc80      	pop	{r7}
 8001ba8:	4770      	bx	lr

08001baa <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001baa:	b480      	push	{r7}
 8001bac:	b083      	sub	sp, #12
 8001bae:	af00      	add	r7, sp, #0
 8001bb0:	6078      	str	r0, [r7, #4]
 8001bb2:	460b      	mov	r3, r1
 8001bb4:	807b      	strh	r3, [r7, #2]
 8001bb6:	4613      	mov	r3, r2
 8001bb8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001bba:	787b      	ldrb	r3, [r7, #1]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d003      	beq.n	8001bc8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001bc0:	887a      	ldrh	r2, [r7, #2]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001bc6:	e003      	b.n	8001bd0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001bc8:	887b      	ldrh	r3, [r7, #2]
 8001bca:	041a      	lsls	r2, r3, #16
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	611a      	str	r2, [r3, #16]
}
 8001bd0:	bf00      	nop
 8001bd2:	370c      	adds	r7, #12
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bc80      	pop	{r7}
 8001bd8:	4770      	bx	lr
	...

08001bdc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001bdc:	b580      	push	{r7, lr}
 8001bde:	b084      	sub	sp, #16
 8001be0:	af00      	add	r7, sp, #0
 8001be2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d101      	bne.n	8001bee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001bea:	2301      	movs	r3, #1
 8001bec:	e12b      	b.n	8001e46 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001bf4:	b2db      	uxtb	r3, r3
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d106      	bne.n	8001c08 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001c02:	6878      	ldr	r0, [r7, #4]
 8001c04:	f7ff fb8a 	bl	800131c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2224      	movs	r2, #36	@ 0x24
 8001c0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	681a      	ldr	r2, [r3, #0]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f022 0201 	bic.w	r2, r2, #1
 8001c1e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	681a      	ldr	r2, [r3, #0]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001c2e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001c3e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001c40:	f001 f832 	bl	8002ca8 <HAL_RCC_GetPCLK1Freq>
 8001c44:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	4a81      	ldr	r2, [pc, #516]	@ (8001e50 <HAL_I2C_Init+0x274>)
 8001c4c:	4293      	cmp	r3, r2
 8001c4e:	d807      	bhi.n	8001c60 <HAL_I2C_Init+0x84>
 8001c50:	68fb      	ldr	r3, [r7, #12]
 8001c52:	4a80      	ldr	r2, [pc, #512]	@ (8001e54 <HAL_I2C_Init+0x278>)
 8001c54:	4293      	cmp	r3, r2
 8001c56:	bf94      	ite	ls
 8001c58:	2301      	movls	r3, #1
 8001c5a:	2300      	movhi	r3, #0
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	e006      	b.n	8001c6e <HAL_I2C_Init+0x92>
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	4a7d      	ldr	r2, [pc, #500]	@ (8001e58 <HAL_I2C_Init+0x27c>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	bf94      	ite	ls
 8001c68:	2301      	movls	r3, #1
 8001c6a:	2300      	movhi	r3, #0
 8001c6c:	b2db      	uxtb	r3, r3
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d001      	beq.n	8001c76 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001c72:	2301      	movs	r3, #1
 8001c74:	e0e7      	b.n	8001e46 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	4a78      	ldr	r2, [pc, #480]	@ (8001e5c <HAL_I2C_Init+0x280>)
 8001c7a:	fba2 2303 	umull	r2, r3, r2, r3
 8001c7e:	0c9b      	lsrs	r3, r3, #18
 8001c80:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	685b      	ldr	r3, [r3, #4]
 8001c88:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	68ba      	ldr	r2, [r7, #8]
 8001c92:	430a      	orrs	r2, r1
 8001c94:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	6a1b      	ldr	r3, [r3, #32]
 8001c9c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	685b      	ldr	r3, [r3, #4]
 8001ca4:	4a6a      	ldr	r2, [pc, #424]	@ (8001e50 <HAL_I2C_Init+0x274>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d802      	bhi.n	8001cb0 <HAL_I2C_Init+0xd4>
 8001caa:	68bb      	ldr	r3, [r7, #8]
 8001cac:	3301      	adds	r3, #1
 8001cae:	e009      	b.n	8001cc4 <HAL_I2C_Init+0xe8>
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8001cb6:	fb02 f303 	mul.w	r3, r2, r3
 8001cba:	4a69      	ldr	r2, [pc, #420]	@ (8001e60 <HAL_I2C_Init+0x284>)
 8001cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8001cc0:	099b      	lsrs	r3, r3, #6
 8001cc2:	3301      	adds	r3, #1
 8001cc4:	687a      	ldr	r2, [r7, #4]
 8001cc6:	6812      	ldr	r2, [r2, #0]
 8001cc8:	430b      	orrs	r3, r1
 8001cca:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	69db      	ldr	r3, [r3, #28]
 8001cd2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8001cd6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	495c      	ldr	r1, [pc, #368]	@ (8001e50 <HAL_I2C_Init+0x274>)
 8001ce0:	428b      	cmp	r3, r1
 8001ce2:	d819      	bhi.n	8001d18 <HAL_I2C_Init+0x13c>
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	1e59      	subs	r1, r3, #1
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	005b      	lsls	r3, r3, #1
 8001cee:	fbb1 f3f3 	udiv	r3, r1, r3
 8001cf2:	1c59      	adds	r1, r3, #1
 8001cf4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8001cf8:	400b      	ands	r3, r1
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d00a      	beq.n	8001d14 <HAL_I2C_Init+0x138>
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	1e59      	subs	r1, r3, #1
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	005b      	lsls	r3, r3, #1
 8001d08:	fbb1 f3f3 	udiv	r3, r1, r3
 8001d0c:	3301      	adds	r3, #1
 8001d0e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d12:	e051      	b.n	8001db8 <HAL_I2C_Init+0x1dc>
 8001d14:	2304      	movs	r3, #4
 8001d16:	e04f      	b.n	8001db8 <HAL_I2C_Init+0x1dc>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d111      	bne.n	8001d44 <HAL_I2C_Init+0x168>
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	1e58      	subs	r0, r3, #1
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6859      	ldr	r1, [r3, #4]
 8001d28:	460b      	mov	r3, r1
 8001d2a:	005b      	lsls	r3, r3, #1
 8001d2c:	440b      	add	r3, r1
 8001d2e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d32:	3301      	adds	r3, #1
 8001d34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	bf0c      	ite	eq
 8001d3c:	2301      	moveq	r3, #1
 8001d3e:	2300      	movne	r3, #0
 8001d40:	b2db      	uxtb	r3, r3
 8001d42:	e012      	b.n	8001d6a <HAL_I2C_Init+0x18e>
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	1e58      	subs	r0, r3, #1
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	6859      	ldr	r1, [r3, #4]
 8001d4c:	460b      	mov	r3, r1
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	440b      	add	r3, r1
 8001d52:	0099      	lsls	r1, r3, #2
 8001d54:	440b      	add	r3, r1
 8001d56:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d5a:	3301      	adds	r3, #1
 8001d5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	bf0c      	ite	eq
 8001d64:	2301      	moveq	r3, #1
 8001d66:	2300      	movne	r3, #0
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d001      	beq.n	8001d72 <HAL_I2C_Init+0x196>
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e022      	b.n	8001db8 <HAL_I2C_Init+0x1dc>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d10e      	bne.n	8001d98 <HAL_I2C_Init+0x1bc>
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	1e58      	subs	r0, r3, #1
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6859      	ldr	r1, [r3, #4]
 8001d82:	460b      	mov	r3, r1
 8001d84:	005b      	lsls	r3, r3, #1
 8001d86:	440b      	add	r3, r1
 8001d88:	fbb0 f3f3 	udiv	r3, r0, r3
 8001d8c:	3301      	adds	r3, #1
 8001d8e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001d92:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001d96:	e00f      	b.n	8001db8 <HAL_I2C_Init+0x1dc>
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	1e58      	subs	r0, r3, #1
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6859      	ldr	r1, [r3, #4]
 8001da0:	460b      	mov	r3, r1
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	440b      	add	r3, r1
 8001da6:	0099      	lsls	r1, r3, #2
 8001da8:	440b      	add	r3, r1
 8001daa:	fbb0 f3f3 	udiv	r3, r0, r3
 8001dae:	3301      	adds	r3, #1
 8001db0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001db4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001db8:	6879      	ldr	r1, [r7, #4]
 8001dba:	6809      	ldr	r1, [r1, #0]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	69da      	ldr	r2, [r3, #28]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6a1b      	ldr	r3, [r3, #32]
 8001dd2:	431a      	orrs	r2, r3
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	430a      	orrs	r2, r1
 8001dda:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001de6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001dea:	687a      	ldr	r2, [r7, #4]
 8001dec:	6911      	ldr	r1, [r2, #16]
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	68d2      	ldr	r2, [r2, #12]
 8001df2:	4311      	orrs	r1, r2
 8001df4:	687a      	ldr	r2, [r7, #4]
 8001df6:	6812      	ldr	r2, [r2, #0]
 8001df8:	430b      	orrs	r3, r1
 8001dfa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	68db      	ldr	r3, [r3, #12]
 8001e02:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	695a      	ldr	r2, [r3, #20]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	699b      	ldr	r3, [r3, #24]
 8001e0e:	431a      	orrs	r2, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	430a      	orrs	r2, r1
 8001e16:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	681a      	ldr	r2, [r3, #0]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f042 0201 	orr.w	r2, r2, #1
 8001e26:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	2220      	movs	r2, #32
 8001e32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	2200      	movs	r2, #0
 8001e3a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001e44:	2300      	movs	r3, #0
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3710      	adds	r7, #16
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	000186a0 	.word	0x000186a0
 8001e54:	001e847f 	.word	0x001e847f
 8001e58:	003d08ff 	.word	0x003d08ff
 8001e5c:	431bde83 	.word	0x431bde83
 8001e60:	10624dd3 	.word	0x10624dd3

08001e64 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b088      	sub	sp, #32
 8001e68:	af02      	add	r7, sp, #8
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	607a      	str	r2, [r7, #4]
 8001e6e:	461a      	mov	r2, r3
 8001e70:	460b      	mov	r3, r1
 8001e72:	817b      	strh	r3, [r7, #10]
 8001e74:	4613      	mov	r3, r2
 8001e76:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001e78:	f7ff fbc0 	bl	80015fc <HAL_GetTick>
 8001e7c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001e84:	b2db      	uxtb	r3, r3
 8001e86:	2b20      	cmp	r3, #32
 8001e88:	f040 80e0 	bne.w	800204c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	9300      	str	r3, [sp, #0]
 8001e90:	2319      	movs	r3, #25
 8001e92:	2201      	movs	r2, #1
 8001e94:	4970      	ldr	r1, [pc, #448]	@ (8002058 <HAL_I2C_Master_Transmit+0x1f4>)
 8001e96:	68f8      	ldr	r0, [r7, #12]
 8001e98:	f000 f964 	bl	8002164 <I2C_WaitOnFlagUntilTimeout>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d001      	beq.n	8001ea6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8001ea2:	2302      	movs	r3, #2
 8001ea4:	e0d3      	b.n	800204e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001eac:	2b01      	cmp	r3, #1
 8001eae:	d101      	bne.n	8001eb4 <HAL_I2C_Master_Transmit+0x50>
 8001eb0:	2302      	movs	r3, #2
 8001eb2:	e0cc      	b.n	800204e <HAL_I2C_Master_Transmit+0x1ea>
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f003 0301 	and.w	r3, r3, #1
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d007      	beq.n	8001eda <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001eca:	68fb      	ldr	r3, [r7, #12]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	f042 0201 	orr.w	r2, r2, #1
 8001ed8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ee8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2221      	movs	r2, #33	@ 0x21
 8001eee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	2210      	movs	r2, #16
 8001ef6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	2200      	movs	r2, #0
 8001efe:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	893a      	ldrh	r2, [r7, #8]
 8001f0a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f10:	b29a      	uxth	r2, r3
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	4a50      	ldr	r2, [pc, #320]	@ (800205c <HAL_I2C_Master_Transmit+0x1f8>)
 8001f1a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8001f1c:	8979      	ldrh	r1, [r7, #10]
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	6a3a      	ldr	r2, [r7, #32]
 8001f22:	68f8      	ldr	r0, [r7, #12]
 8001f24:	f000 f89c 	bl	8002060 <I2C_MasterRequestWrite>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d001      	beq.n	8001f32 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8001f2e:	2301      	movs	r3, #1
 8001f30:	e08d      	b.n	800204e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f32:	2300      	movs	r3, #0
 8001f34:	613b      	str	r3, [r7, #16]
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	695b      	ldr	r3, [r3, #20]
 8001f3c:	613b      	str	r3, [r7, #16]
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	699b      	ldr	r3, [r3, #24]
 8001f44:	613b      	str	r3, [r7, #16]
 8001f46:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001f48:	e066      	b.n	8002018 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f4a:	697a      	ldr	r2, [r7, #20]
 8001f4c:	6a39      	ldr	r1, [r7, #32]
 8001f4e:	68f8      	ldr	r0, [r7, #12]
 8001f50:	f000 fa22 	bl	8002398 <I2C_WaitOnTXEFlagUntilTimeout>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d00d      	beq.n	8001f76 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5e:	2b04      	cmp	r3, #4
 8001f60:	d107      	bne.n	8001f72 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	681a      	ldr	r2, [r3, #0]
 8001f68:	68fb      	ldr	r3, [r7, #12]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f70:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e06b      	b.n	800204e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f7a:	781a      	ldrb	r2, [r3, #0]
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f86:	1c5a      	adds	r2, r3, #1
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f90:	b29b      	uxth	r3, r3
 8001f92:	3b01      	subs	r3, #1
 8001f94:	b29a      	uxth	r2, r3
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f9e:	3b01      	subs	r3, #1
 8001fa0:	b29a      	uxth	r2, r3
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	695b      	ldr	r3, [r3, #20]
 8001fac:	f003 0304 	and.w	r3, r3, #4
 8001fb0:	2b04      	cmp	r3, #4
 8001fb2:	d11b      	bne.n	8001fec <HAL_I2C_Master_Transmit+0x188>
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d017      	beq.n	8001fec <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fc0:	781a      	ldrb	r2, [r3, #0]
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fcc:	1c5a      	adds	r2, r3, #1
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001fd6:	b29b      	uxth	r3, r3
 8001fd8:	3b01      	subs	r3, #1
 8001fda:	b29a      	uxth	r2, r3
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001fe4:	3b01      	subs	r3, #1
 8001fe6:	b29a      	uxth	r2, r3
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001fec:	697a      	ldr	r2, [r7, #20]
 8001fee:	6a39      	ldr	r1, [r7, #32]
 8001ff0:	68f8      	ldr	r0, [r7, #12]
 8001ff2:	f000 fa19 	bl	8002428 <I2C_WaitOnBTFFlagUntilTimeout>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d00d      	beq.n	8002018 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002000:	2b04      	cmp	r3, #4
 8002002:	d107      	bne.n	8002014 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002012:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002014:	2301      	movs	r3, #1
 8002016:	e01a      	b.n	800204e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800201c:	2b00      	cmp	r3, #0
 800201e:	d194      	bne.n	8001f4a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	681a      	ldr	r2, [r3, #0]
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800202e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	2220      	movs	r2, #32
 8002034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	2200      	movs	r2, #0
 800203c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	2200      	movs	r2, #0
 8002044:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002048:	2300      	movs	r3, #0
 800204a:	e000      	b.n	800204e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800204c:	2302      	movs	r3, #2
  }
}
 800204e:	4618      	mov	r0, r3
 8002050:	3718      	adds	r7, #24
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	00100002 	.word	0x00100002
 800205c:	ffff0000 	.word	0xffff0000

08002060 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b088      	sub	sp, #32
 8002064:	af02      	add	r7, sp, #8
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	607a      	str	r2, [r7, #4]
 800206a:	603b      	str	r3, [r7, #0]
 800206c:	460b      	mov	r3, r1
 800206e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002074:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	2b08      	cmp	r3, #8
 800207a:	d006      	beq.n	800208a <I2C_MasterRequestWrite+0x2a>
 800207c:	697b      	ldr	r3, [r7, #20]
 800207e:	2b01      	cmp	r3, #1
 8002080:	d003      	beq.n	800208a <I2C_MasterRequestWrite+0x2a>
 8002082:	697b      	ldr	r3, [r7, #20]
 8002084:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002088:	d108      	bne.n	800209c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	681a      	ldr	r2, [r3, #0]
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002098:	601a      	str	r2, [r3, #0]
 800209a:	e00b      	b.n	80020b4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a0:	2b12      	cmp	r3, #18
 80020a2:	d107      	bne.n	80020b4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681a      	ldr	r2, [r3, #0]
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80020b2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	9300      	str	r3, [sp, #0]
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2200      	movs	r2, #0
 80020bc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80020c0:	68f8      	ldr	r0, [r7, #12]
 80020c2:	f000 f84f 	bl	8002164 <I2C_WaitOnFlagUntilTimeout>
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d00d      	beq.n	80020e8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80020da:	d103      	bne.n	80020e4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80020e2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80020e4:	2303      	movs	r3, #3
 80020e6:	e035      	b.n	8002154 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	691b      	ldr	r3, [r3, #16]
 80020ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80020f0:	d108      	bne.n	8002104 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80020f2:	897b      	ldrh	r3, [r7, #10]
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	461a      	mov	r2, r3
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002100:	611a      	str	r2, [r3, #16]
 8002102:	e01b      	b.n	800213c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002104:	897b      	ldrh	r3, [r7, #10]
 8002106:	11db      	asrs	r3, r3, #7
 8002108:	b2db      	uxtb	r3, r3
 800210a:	f003 0306 	and.w	r3, r3, #6
 800210e:	b2db      	uxtb	r3, r3
 8002110:	f063 030f 	orn	r3, r3, #15
 8002114:	b2da      	uxtb	r2, r3
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	490e      	ldr	r1, [pc, #56]	@ (800215c <I2C_MasterRequestWrite+0xfc>)
 8002122:	68f8      	ldr	r0, [r7, #12]
 8002124:	f000 f898 	bl	8002258 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d001      	beq.n	8002132 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e010      	b.n	8002154 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002132:	897b      	ldrh	r3, [r7, #10]
 8002134:	b2da      	uxtb	r2, r3
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	687a      	ldr	r2, [r7, #4]
 8002140:	4907      	ldr	r1, [pc, #28]	@ (8002160 <I2C_MasterRequestWrite+0x100>)
 8002142:	68f8      	ldr	r0, [r7, #12]
 8002144:	f000 f888 	bl	8002258 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e000      	b.n	8002154 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002152:	2300      	movs	r3, #0
}
 8002154:	4618      	mov	r0, r3
 8002156:	3718      	adds	r7, #24
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	00010008 	.word	0x00010008
 8002160:	00010002 	.word	0x00010002

08002164 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b084      	sub	sp, #16
 8002168:	af00      	add	r7, sp, #0
 800216a:	60f8      	str	r0, [r7, #12]
 800216c:	60b9      	str	r1, [r7, #8]
 800216e:	603b      	str	r3, [r7, #0]
 8002170:	4613      	mov	r3, r2
 8002172:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002174:	e048      	b.n	8002208 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800217c:	d044      	beq.n	8002208 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800217e:	f7ff fa3d 	bl	80015fc <HAL_GetTick>
 8002182:	4602      	mov	r2, r0
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	1ad3      	subs	r3, r2, r3
 8002188:	683a      	ldr	r2, [r7, #0]
 800218a:	429a      	cmp	r2, r3
 800218c:	d302      	bcc.n	8002194 <I2C_WaitOnFlagUntilTimeout+0x30>
 800218e:	683b      	ldr	r3, [r7, #0]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d139      	bne.n	8002208 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	0c1b      	lsrs	r3, r3, #16
 8002198:	b2db      	uxtb	r3, r3
 800219a:	2b01      	cmp	r3, #1
 800219c:	d10d      	bne.n	80021ba <I2C_WaitOnFlagUntilTimeout+0x56>
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	695b      	ldr	r3, [r3, #20]
 80021a4:	43da      	mvns	r2, r3
 80021a6:	68bb      	ldr	r3, [r7, #8]
 80021a8:	4013      	ands	r3, r2
 80021aa:	b29b      	uxth	r3, r3
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	bf0c      	ite	eq
 80021b0:	2301      	moveq	r3, #1
 80021b2:	2300      	movne	r3, #0
 80021b4:	b2db      	uxtb	r3, r3
 80021b6:	461a      	mov	r2, r3
 80021b8:	e00c      	b.n	80021d4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	699b      	ldr	r3, [r3, #24]
 80021c0:	43da      	mvns	r2, r3
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	4013      	ands	r3, r2
 80021c6:	b29b      	uxth	r3, r3
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	bf0c      	ite	eq
 80021cc:	2301      	moveq	r3, #1
 80021ce:	2300      	movne	r3, #0
 80021d0:	b2db      	uxtb	r3, r3
 80021d2:	461a      	mov	r2, r3
 80021d4:	79fb      	ldrb	r3, [r7, #7]
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d116      	bne.n	8002208 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	2200      	movs	r2, #0
 80021de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2220      	movs	r2, #32
 80021e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2200      	movs	r2, #0
 80021ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021f4:	f043 0220 	orr.w	r2, r3, #32
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	2200      	movs	r2, #0
 8002200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002204:	2301      	movs	r3, #1
 8002206:	e023      	b.n	8002250 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	0c1b      	lsrs	r3, r3, #16
 800220c:	b2db      	uxtb	r3, r3
 800220e:	2b01      	cmp	r3, #1
 8002210:	d10d      	bne.n	800222e <I2C_WaitOnFlagUntilTimeout+0xca>
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	695b      	ldr	r3, [r3, #20]
 8002218:	43da      	mvns	r2, r3
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	4013      	ands	r3, r2
 800221e:	b29b      	uxth	r3, r3
 8002220:	2b00      	cmp	r3, #0
 8002222:	bf0c      	ite	eq
 8002224:	2301      	moveq	r3, #1
 8002226:	2300      	movne	r3, #0
 8002228:	b2db      	uxtb	r3, r3
 800222a:	461a      	mov	r2, r3
 800222c:	e00c      	b.n	8002248 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	699b      	ldr	r3, [r3, #24]
 8002234:	43da      	mvns	r2, r3
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	4013      	ands	r3, r2
 800223a:	b29b      	uxth	r3, r3
 800223c:	2b00      	cmp	r3, #0
 800223e:	bf0c      	ite	eq
 8002240:	2301      	moveq	r3, #1
 8002242:	2300      	movne	r3, #0
 8002244:	b2db      	uxtb	r3, r3
 8002246:	461a      	mov	r2, r3
 8002248:	79fb      	ldrb	r3, [r7, #7]
 800224a:	429a      	cmp	r2, r3
 800224c:	d093      	beq.n	8002176 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800224e:	2300      	movs	r3, #0
}
 8002250:	4618      	mov	r0, r3
 8002252:	3710      	adds	r7, #16
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}

08002258 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	60f8      	str	r0, [r7, #12]
 8002260:	60b9      	str	r1, [r7, #8]
 8002262:	607a      	str	r2, [r7, #4]
 8002264:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002266:	e071      	b.n	800234c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	695b      	ldr	r3, [r3, #20]
 800226e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002272:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002276:	d123      	bne.n	80022c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	681a      	ldr	r2, [r3, #0]
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002286:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002290:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	2200      	movs	r2, #0
 8002296:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2220      	movs	r2, #32
 800229c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2200      	movs	r2, #0
 80022a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ac:	f043 0204 	orr.w	r2, r3, #4
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	2200      	movs	r2, #0
 80022b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e067      	b.n	8002390 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022c6:	d041      	beq.n	800234c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022c8:	f7ff f998 	bl	80015fc <HAL_GetTick>
 80022cc:	4602      	mov	r2, r0
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	687a      	ldr	r2, [r7, #4]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d302      	bcc.n	80022de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d136      	bne.n	800234c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80022de:	68bb      	ldr	r3, [r7, #8]
 80022e0:	0c1b      	lsrs	r3, r3, #16
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d10c      	bne.n	8002302 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	695b      	ldr	r3, [r3, #20]
 80022ee:	43da      	mvns	r2, r3
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	4013      	ands	r3, r2
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	bf14      	ite	ne
 80022fa:	2301      	movne	r3, #1
 80022fc:	2300      	moveq	r3, #0
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	e00b      	b.n	800231a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	699b      	ldr	r3, [r3, #24]
 8002308:	43da      	mvns	r2, r3
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	4013      	ands	r3, r2
 800230e:	b29b      	uxth	r3, r3
 8002310:	2b00      	cmp	r3, #0
 8002312:	bf14      	ite	ne
 8002314:	2301      	movne	r3, #1
 8002316:	2300      	moveq	r3, #0
 8002318:	b2db      	uxtb	r3, r3
 800231a:	2b00      	cmp	r3, #0
 800231c:	d016      	beq.n	800234c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	2200      	movs	r2, #0
 8002322:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2220      	movs	r2, #32
 8002328:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2200      	movs	r2, #0
 8002330:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002338:	f043 0220 	orr.w	r2, r3, #32
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	2200      	movs	r2, #0
 8002344:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e021      	b.n	8002390 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	0c1b      	lsrs	r3, r3, #16
 8002350:	b2db      	uxtb	r3, r3
 8002352:	2b01      	cmp	r3, #1
 8002354:	d10c      	bne.n	8002370 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	695b      	ldr	r3, [r3, #20]
 800235c:	43da      	mvns	r2, r3
 800235e:	68bb      	ldr	r3, [r7, #8]
 8002360:	4013      	ands	r3, r2
 8002362:	b29b      	uxth	r3, r3
 8002364:	2b00      	cmp	r3, #0
 8002366:	bf14      	ite	ne
 8002368:	2301      	movne	r3, #1
 800236a:	2300      	moveq	r3, #0
 800236c:	b2db      	uxtb	r3, r3
 800236e:	e00b      	b.n	8002388 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	699b      	ldr	r3, [r3, #24]
 8002376:	43da      	mvns	r2, r3
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	4013      	ands	r3, r2
 800237c:	b29b      	uxth	r3, r3
 800237e:	2b00      	cmp	r3, #0
 8002380:	bf14      	ite	ne
 8002382:	2301      	movne	r3, #1
 8002384:	2300      	moveq	r3, #0
 8002386:	b2db      	uxtb	r3, r3
 8002388:	2b00      	cmp	r3, #0
 800238a:	f47f af6d 	bne.w	8002268 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800238e:	2300      	movs	r3, #0
}
 8002390:	4618      	mov	r0, r3
 8002392:	3710      	adds	r7, #16
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}

08002398 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	60f8      	str	r0, [r7, #12]
 80023a0:	60b9      	str	r1, [r7, #8]
 80023a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80023a4:	e034      	b.n	8002410 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80023a6:	68f8      	ldr	r0, [r7, #12]
 80023a8:	f000 f886 	bl	80024b8 <I2C_IsAcknowledgeFailed>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d001      	beq.n	80023b6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e034      	b.n	8002420 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023b6:	68bb      	ldr	r3, [r7, #8]
 80023b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023bc:	d028      	beq.n	8002410 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023be:	f7ff f91d 	bl	80015fc <HAL_GetTick>
 80023c2:	4602      	mov	r2, r0
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	1ad3      	subs	r3, r2, r3
 80023c8:	68ba      	ldr	r2, [r7, #8]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d302      	bcc.n	80023d4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80023ce:	68bb      	ldr	r3, [r7, #8]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d11d      	bne.n	8002410 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	695b      	ldr	r3, [r3, #20]
 80023da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023de:	2b80      	cmp	r3, #128	@ 0x80
 80023e0:	d016      	beq.n	8002410 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	2200      	movs	r2, #0
 80023e6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2220      	movs	r2, #32
 80023ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	2200      	movs	r2, #0
 80023f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023fc:	f043 0220 	orr.w	r2, r3, #32
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	2200      	movs	r2, #0
 8002408:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	e007      	b.n	8002420 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	695b      	ldr	r3, [r3, #20]
 8002416:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800241a:	2b80      	cmp	r3, #128	@ 0x80
 800241c:	d1c3      	bne.n	80023a6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800241e:	2300      	movs	r3, #0
}
 8002420:	4618      	mov	r0, r3
 8002422:	3710      	adds	r7, #16
 8002424:	46bd      	mov	sp, r7
 8002426:	bd80      	pop	{r7, pc}

08002428 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0
 800242e:	60f8      	str	r0, [r7, #12]
 8002430:	60b9      	str	r1, [r7, #8]
 8002432:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002434:	e034      	b.n	80024a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002436:	68f8      	ldr	r0, [r7, #12]
 8002438:	f000 f83e 	bl	80024b8 <I2C_IsAcknowledgeFailed>
 800243c:	4603      	mov	r3, r0
 800243e:	2b00      	cmp	r3, #0
 8002440:	d001      	beq.n	8002446 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002442:	2301      	movs	r3, #1
 8002444:	e034      	b.n	80024b0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800244c:	d028      	beq.n	80024a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800244e:	f7ff f8d5 	bl	80015fc <HAL_GetTick>
 8002452:	4602      	mov	r2, r0
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	68ba      	ldr	r2, [r7, #8]
 800245a:	429a      	cmp	r2, r3
 800245c:	d302      	bcc.n	8002464 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800245e:	68bb      	ldr	r3, [r7, #8]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d11d      	bne.n	80024a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	695b      	ldr	r3, [r3, #20]
 800246a:	f003 0304 	and.w	r3, r3, #4
 800246e:	2b04      	cmp	r3, #4
 8002470:	d016      	beq.n	80024a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	2200      	movs	r2, #0
 8002476:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	2220      	movs	r2, #32
 800247c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	2200      	movs	r2, #0
 8002484:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800248c:	f043 0220 	orr.w	r2, r3, #32
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2200      	movs	r2, #0
 8002498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800249c:	2301      	movs	r3, #1
 800249e:	e007      	b.n	80024b0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	695b      	ldr	r3, [r3, #20]
 80024a6:	f003 0304 	and.w	r3, r3, #4
 80024aa:	2b04      	cmp	r3, #4
 80024ac:	d1c3      	bne.n	8002436 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80024ae:	2300      	movs	r3, #0
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3710      	adds	r7, #16
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b083      	sub	sp, #12
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	695b      	ldr	r3, [r3, #20]
 80024c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024ce:	d11b      	bne.n	8002508 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80024d8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2200      	movs	r2, #0
 80024de:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	2220      	movs	r2, #32
 80024e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024f4:	f043 0204 	orr.w	r2, r3, #4
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2200      	movs	r2, #0
 8002500:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002504:	2301      	movs	r3, #1
 8002506:	e000      	b.n	800250a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002508:	2300      	movs	r3, #0
}
 800250a:	4618      	mov	r0, r3
 800250c:	370c      	adds	r7, #12
 800250e:	46bd      	mov	sp, r7
 8002510:	bc80      	pop	{r7}
 8002512:	4770      	bx	lr

08002514 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b086      	sub	sp, #24
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d101      	bne.n	8002526 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002522:	2301      	movs	r3, #1
 8002524:	e272      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f003 0301 	and.w	r3, r3, #1
 800252e:	2b00      	cmp	r3, #0
 8002530:	f000 8087 	beq.w	8002642 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002534:	4b92      	ldr	r3, [pc, #584]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f003 030c 	and.w	r3, r3, #12
 800253c:	2b04      	cmp	r3, #4
 800253e:	d00c      	beq.n	800255a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002540:	4b8f      	ldr	r3, [pc, #572]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 8002542:	685b      	ldr	r3, [r3, #4]
 8002544:	f003 030c 	and.w	r3, r3, #12
 8002548:	2b08      	cmp	r3, #8
 800254a:	d112      	bne.n	8002572 <HAL_RCC_OscConfig+0x5e>
 800254c:	4b8c      	ldr	r3, [pc, #560]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002554:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002558:	d10b      	bne.n	8002572 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800255a:	4b89      	ldr	r3, [pc, #548]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d06c      	beq.n	8002640 <HAL_RCC_OscConfig+0x12c>
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	685b      	ldr	r3, [r3, #4]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d168      	bne.n	8002640 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800256e:	2301      	movs	r3, #1
 8002570:	e24c      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800257a:	d106      	bne.n	800258a <HAL_RCC_OscConfig+0x76>
 800257c:	4b80      	ldr	r3, [pc, #512]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a7f      	ldr	r2, [pc, #508]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 8002582:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002586:	6013      	str	r3, [r2, #0]
 8002588:	e02e      	b.n	80025e8 <HAL_RCC_OscConfig+0xd4>
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	685b      	ldr	r3, [r3, #4]
 800258e:	2b00      	cmp	r3, #0
 8002590:	d10c      	bne.n	80025ac <HAL_RCC_OscConfig+0x98>
 8002592:	4b7b      	ldr	r3, [pc, #492]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	4a7a      	ldr	r2, [pc, #488]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 8002598:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800259c:	6013      	str	r3, [r2, #0]
 800259e:	4b78      	ldr	r3, [pc, #480]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	4a77      	ldr	r2, [pc, #476]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 80025a4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025a8:	6013      	str	r3, [r2, #0]
 80025aa:	e01d      	b.n	80025e8 <HAL_RCC_OscConfig+0xd4>
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80025b4:	d10c      	bne.n	80025d0 <HAL_RCC_OscConfig+0xbc>
 80025b6:	4b72      	ldr	r3, [pc, #456]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a71      	ldr	r2, [pc, #452]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 80025bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025c0:	6013      	str	r3, [r2, #0]
 80025c2:	4b6f      	ldr	r3, [pc, #444]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a6e      	ldr	r2, [pc, #440]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 80025c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025cc:	6013      	str	r3, [r2, #0]
 80025ce:	e00b      	b.n	80025e8 <HAL_RCC_OscConfig+0xd4>
 80025d0:	4b6b      	ldr	r3, [pc, #428]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	4a6a      	ldr	r2, [pc, #424]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 80025d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025da:	6013      	str	r3, [r2, #0]
 80025dc:	4b68      	ldr	r3, [pc, #416]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a67      	ldr	r2, [pc, #412]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 80025e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025e6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d013      	beq.n	8002618 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025f0:	f7ff f804 	bl	80015fc <HAL_GetTick>
 80025f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025f6:	e008      	b.n	800260a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025f8:	f7ff f800 	bl	80015fc <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	2b64      	cmp	r3, #100	@ 0x64
 8002604:	d901      	bls.n	800260a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002606:	2303      	movs	r3, #3
 8002608:	e200      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800260a:	4b5d      	ldr	r3, [pc, #372]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d0f0      	beq.n	80025f8 <HAL_RCC_OscConfig+0xe4>
 8002616:	e014      	b.n	8002642 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002618:	f7fe fff0 	bl	80015fc <HAL_GetTick>
 800261c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800261e:	e008      	b.n	8002632 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002620:	f7fe ffec 	bl	80015fc <HAL_GetTick>
 8002624:	4602      	mov	r2, r0
 8002626:	693b      	ldr	r3, [r7, #16]
 8002628:	1ad3      	subs	r3, r2, r3
 800262a:	2b64      	cmp	r3, #100	@ 0x64
 800262c:	d901      	bls.n	8002632 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800262e:	2303      	movs	r3, #3
 8002630:	e1ec      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002632:	4b53      	ldr	r3, [pc, #332]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800263a:	2b00      	cmp	r3, #0
 800263c:	d1f0      	bne.n	8002620 <HAL_RCC_OscConfig+0x10c>
 800263e:	e000      	b.n	8002642 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002640:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0302 	and.w	r3, r3, #2
 800264a:	2b00      	cmp	r3, #0
 800264c:	d063      	beq.n	8002716 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800264e:	4b4c      	ldr	r3, [pc, #304]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	f003 030c 	and.w	r3, r3, #12
 8002656:	2b00      	cmp	r3, #0
 8002658:	d00b      	beq.n	8002672 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800265a:	4b49      	ldr	r3, [pc, #292]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	f003 030c 	and.w	r3, r3, #12
 8002662:	2b08      	cmp	r3, #8
 8002664:	d11c      	bne.n	80026a0 <HAL_RCC_OscConfig+0x18c>
 8002666:	4b46      	ldr	r3, [pc, #280]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d116      	bne.n	80026a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002672:	4b43      	ldr	r3, [pc, #268]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 0302 	and.w	r3, r3, #2
 800267a:	2b00      	cmp	r3, #0
 800267c:	d005      	beq.n	800268a <HAL_RCC_OscConfig+0x176>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	691b      	ldr	r3, [r3, #16]
 8002682:	2b01      	cmp	r3, #1
 8002684:	d001      	beq.n	800268a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e1c0      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800268a:	4b3d      	ldr	r3, [pc, #244]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	695b      	ldr	r3, [r3, #20]
 8002696:	00db      	lsls	r3, r3, #3
 8002698:	4939      	ldr	r1, [pc, #228]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 800269a:	4313      	orrs	r3, r2
 800269c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800269e:	e03a      	b.n	8002716 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	691b      	ldr	r3, [r3, #16]
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d020      	beq.n	80026ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80026a8:	4b36      	ldr	r3, [pc, #216]	@ (8002784 <HAL_RCC_OscConfig+0x270>)
 80026aa:	2201      	movs	r2, #1
 80026ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ae:	f7fe ffa5 	bl	80015fc <HAL_GetTick>
 80026b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026b4:	e008      	b.n	80026c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026b6:	f7fe ffa1 	bl	80015fc <HAL_GetTick>
 80026ba:	4602      	mov	r2, r0
 80026bc:	693b      	ldr	r3, [r7, #16]
 80026be:	1ad3      	subs	r3, r2, r3
 80026c0:	2b02      	cmp	r3, #2
 80026c2:	d901      	bls.n	80026c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80026c4:	2303      	movs	r3, #3
 80026c6:	e1a1      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80026c8:	4b2d      	ldr	r3, [pc, #180]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0302 	and.w	r3, r3, #2
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d0f0      	beq.n	80026b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026d4:	4b2a      	ldr	r3, [pc, #168]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	695b      	ldr	r3, [r3, #20]
 80026e0:	00db      	lsls	r3, r3, #3
 80026e2:	4927      	ldr	r1, [pc, #156]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	600b      	str	r3, [r1, #0]
 80026e8:	e015      	b.n	8002716 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026ea:	4b26      	ldr	r3, [pc, #152]	@ (8002784 <HAL_RCC_OscConfig+0x270>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026f0:	f7fe ff84 	bl	80015fc <HAL_GetTick>
 80026f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80026f6:	e008      	b.n	800270a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026f8:	f7fe ff80 	bl	80015fc <HAL_GetTick>
 80026fc:	4602      	mov	r2, r0
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	1ad3      	subs	r3, r2, r3
 8002702:	2b02      	cmp	r3, #2
 8002704:	d901      	bls.n	800270a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002706:	2303      	movs	r3, #3
 8002708:	e180      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800270a:	4b1d      	ldr	r3, [pc, #116]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 0302 	and.w	r3, r3, #2
 8002712:	2b00      	cmp	r3, #0
 8002714:	d1f0      	bne.n	80026f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0308 	and.w	r3, r3, #8
 800271e:	2b00      	cmp	r3, #0
 8002720:	d03a      	beq.n	8002798 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	699b      	ldr	r3, [r3, #24]
 8002726:	2b00      	cmp	r3, #0
 8002728:	d019      	beq.n	800275e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800272a:	4b17      	ldr	r3, [pc, #92]	@ (8002788 <HAL_RCC_OscConfig+0x274>)
 800272c:	2201      	movs	r2, #1
 800272e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002730:	f7fe ff64 	bl	80015fc <HAL_GetTick>
 8002734:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002736:	e008      	b.n	800274a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002738:	f7fe ff60 	bl	80015fc <HAL_GetTick>
 800273c:	4602      	mov	r2, r0
 800273e:	693b      	ldr	r3, [r7, #16]
 8002740:	1ad3      	subs	r3, r2, r3
 8002742:	2b02      	cmp	r3, #2
 8002744:	d901      	bls.n	800274a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002746:	2303      	movs	r3, #3
 8002748:	e160      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800274a:	4b0d      	ldr	r3, [pc, #52]	@ (8002780 <HAL_RCC_OscConfig+0x26c>)
 800274c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800274e:	f003 0302 	and.w	r3, r3, #2
 8002752:	2b00      	cmp	r3, #0
 8002754:	d0f0      	beq.n	8002738 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002756:	2001      	movs	r0, #1
 8002758:	f000 faba 	bl	8002cd0 <RCC_Delay>
 800275c:	e01c      	b.n	8002798 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800275e:	4b0a      	ldr	r3, [pc, #40]	@ (8002788 <HAL_RCC_OscConfig+0x274>)
 8002760:	2200      	movs	r2, #0
 8002762:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002764:	f7fe ff4a 	bl	80015fc <HAL_GetTick>
 8002768:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800276a:	e00f      	b.n	800278c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800276c:	f7fe ff46 	bl	80015fc <HAL_GetTick>
 8002770:	4602      	mov	r2, r0
 8002772:	693b      	ldr	r3, [r7, #16]
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	2b02      	cmp	r3, #2
 8002778:	d908      	bls.n	800278c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800277a:	2303      	movs	r3, #3
 800277c:	e146      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
 800277e:	bf00      	nop
 8002780:	40021000 	.word	0x40021000
 8002784:	42420000 	.word	0x42420000
 8002788:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800278c:	4b92      	ldr	r3, [pc, #584]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 800278e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002790:	f003 0302 	and.w	r3, r3, #2
 8002794:	2b00      	cmp	r3, #0
 8002796:	d1e9      	bne.n	800276c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0304 	and.w	r3, r3, #4
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	f000 80a6 	beq.w	80028f2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80027a6:	2300      	movs	r3, #0
 80027a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80027aa:	4b8b      	ldr	r3, [pc, #556]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 80027ac:	69db      	ldr	r3, [r3, #28]
 80027ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d10d      	bne.n	80027d2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80027b6:	4b88      	ldr	r3, [pc, #544]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 80027b8:	69db      	ldr	r3, [r3, #28]
 80027ba:	4a87      	ldr	r2, [pc, #540]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 80027bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027c0:	61d3      	str	r3, [r2, #28]
 80027c2:	4b85      	ldr	r3, [pc, #532]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 80027c4:	69db      	ldr	r3, [r3, #28]
 80027c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027ca:	60bb      	str	r3, [r7, #8]
 80027cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027ce:	2301      	movs	r3, #1
 80027d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027d2:	4b82      	ldr	r3, [pc, #520]	@ (80029dc <HAL_RCC_OscConfig+0x4c8>)
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d118      	bne.n	8002810 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80027de:	4b7f      	ldr	r3, [pc, #508]	@ (80029dc <HAL_RCC_OscConfig+0x4c8>)
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a7e      	ldr	r2, [pc, #504]	@ (80029dc <HAL_RCC_OscConfig+0x4c8>)
 80027e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027ea:	f7fe ff07 	bl	80015fc <HAL_GetTick>
 80027ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027f0:	e008      	b.n	8002804 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027f2:	f7fe ff03 	bl	80015fc <HAL_GetTick>
 80027f6:	4602      	mov	r2, r0
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	1ad3      	subs	r3, r2, r3
 80027fc:	2b64      	cmp	r3, #100	@ 0x64
 80027fe:	d901      	bls.n	8002804 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002800:	2303      	movs	r3, #3
 8002802:	e103      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002804:	4b75      	ldr	r3, [pc, #468]	@ (80029dc <HAL_RCC_OscConfig+0x4c8>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800280c:	2b00      	cmp	r3, #0
 800280e:	d0f0      	beq.n	80027f2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	2b01      	cmp	r3, #1
 8002816:	d106      	bne.n	8002826 <HAL_RCC_OscConfig+0x312>
 8002818:	4b6f      	ldr	r3, [pc, #444]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 800281a:	6a1b      	ldr	r3, [r3, #32]
 800281c:	4a6e      	ldr	r2, [pc, #440]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 800281e:	f043 0301 	orr.w	r3, r3, #1
 8002822:	6213      	str	r3, [r2, #32]
 8002824:	e02d      	b.n	8002882 <HAL_RCC_OscConfig+0x36e>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	68db      	ldr	r3, [r3, #12]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d10c      	bne.n	8002848 <HAL_RCC_OscConfig+0x334>
 800282e:	4b6a      	ldr	r3, [pc, #424]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002830:	6a1b      	ldr	r3, [r3, #32]
 8002832:	4a69      	ldr	r2, [pc, #420]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002834:	f023 0301 	bic.w	r3, r3, #1
 8002838:	6213      	str	r3, [r2, #32]
 800283a:	4b67      	ldr	r3, [pc, #412]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 800283c:	6a1b      	ldr	r3, [r3, #32]
 800283e:	4a66      	ldr	r2, [pc, #408]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002840:	f023 0304 	bic.w	r3, r3, #4
 8002844:	6213      	str	r3, [r2, #32]
 8002846:	e01c      	b.n	8002882 <HAL_RCC_OscConfig+0x36e>
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	68db      	ldr	r3, [r3, #12]
 800284c:	2b05      	cmp	r3, #5
 800284e:	d10c      	bne.n	800286a <HAL_RCC_OscConfig+0x356>
 8002850:	4b61      	ldr	r3, [pc, #388]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002852:	6a1b      	ldr	r3, [r3, #32]
 8002854:	4a60      	ldr	r2, [pc, #384]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002856:	f043 0304 	orr.w	r3, r3, #4
 800285a:	6213      	str	r3, [r2, #32]
 800285c:	4b5e      	ldr	r3, [pc, #376]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 800285e:	6a1b      	ldr	r3, [r3, #32]
 8002860:	4a5d      	ldr	r2, [pc, #372]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002862:	f043 0301 	orr.w	r3, r3, #1
 8002866:	6213      	str	r3, [r2, #32]
 8002868:	e00b      	b.n	8002882 <HAL_RCC_OscConfig+0x36e>
 800286a:	4b5b      	ldr	r3, [pc, #364]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 800286c:	6a1b      	ldr	r3, [r3, #32]
 800286e:	4a5a      	ldr	r2, [pc, #360]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002870:	f023 0301 	bic.w	r3, r3, #1
 8002874:	6213      	str	r3, [r2, #32]
 8002876:	4b58      	ldr	r3, [pc, #352]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002878:	6a1b      	ldr	r3, [r3, #32]
 800287a:	4a57      	ldr	r2, [pc, #348]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 800287c:	f023 0304 	bic.w	r3, r3, #4
 8002880:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	68db      	ldr	r3, [r3, #12]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d015      	beq.n	80028b6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800288a:	f7fe feb7 	bl	80015fc <HAL_GetTick>
 800288e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002890:	e00a      	b.n	80028a8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002892:	f7fe feb3 	bl	80015fc <HAL_GetTick>
 8002896:	4602      	mov	r2, r0
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	1ad3      	subs	r3, r2, r3
 800289c:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028a0:	4293      	cmp	r3, r2
 80028a2:	d901      	bls.n	80028a8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80028a4:	2303      	movs	r3, #3
 80028a6:	e0b1      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028a8:	4b4b      	ldr	r3, [pc, #300]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 80028aa:	6a1b      	ldr	r3, [r3, #32]
 80028ac:	f003 0302 	and.w	r3, r3, #2
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d0ee      	beq.n	8002892 <HAL_RCC_OscConfig+0x37e>
 80028b4:	e014      	b.n	80028e0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80028b6:	f7fe fea1 	bl	80015fc <HAL_GetTick>
 80028ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028bc:	e00a      	b.n	80028d4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028be:	f7fe fe9d 	bl	80015fc <HAL_GetTick>
 80028c2:	4602      	mov	r2, r0
 80028c4:	693b      	ldr	r3, [r7, #16]
 80028c6:	1ad3      	subs	r3, r2, r3
 80028c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d901      	bls.n	80028d4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80028d0:	2303      	movs	r3, #3
 80028d2:	e09b      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80028d4:	4b40      	ldr	r3, [pc, #256]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 80028d6:	6a1b      	ldr	r3, [r3, #32]
 80028d8:	f003 0302 	and.w	r3, r3, #2
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d1ee      	bne.n	80028be <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80028e0:	7dfb      	ldrb	r3, [r7, #23]
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d105      	bne.n	80028f2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028e6:	4b3c      	ldr	r3, [pc, #240]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 80028e8:	69db      	ldr	r3, [r3, #28]
 80028ea:	4a3b      	ldr	r2, [pc, #236]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 80028ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028f0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	69db      	ldr	r3, [r3, #28]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	f000 8087 	beq.w	8002a0a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80028fc:	4b36      	ldr	r3, [pc, #216]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	f003 030c 	and.w	r3, r3, #12
 8002904:	2b08      	cmp	r3, #8
 8002906:	d061      	beq.n	80029cc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	69db      	ldr	r3, [r3, #28]
 800290c:	2b02      	cmp	r3, #2
 800290e:	d146      	bne.n	800299e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002910:	4b33      	ldr	r3, [pc, #204]	@ (80029e0 <HAL_RCC_OscConfig+0x4cc>)
 8002912:	2200      	movs	r2, #0
 8002914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002916:	f7fe fe71 	bl	80015fc <HAL_GetTick>
 800291a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800291c:	e008      	b.n	8002930 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800291e:	f7fe fe6d 	bl	80015fc <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d901      	bls.n	8002930 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800292c:	2303      	movs	r3, #3
 800292e:	e06d      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002930:	4b29      	ldr	r3, [pc, #164]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d1f0      	bne.n	800291e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a1b      	ldr	r3, [r3, #32]
 8002940:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002944:	d108      	bne.n	8002958 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002946:	4b24      	ldr	r3, [pc, #144]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002948:	685b      	ldr	r3, [r3, #4]
 800294a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	4921      	ldr	r1, [pc, #132]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002954:	4313      	orrs	r3, r2
 8002956:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002958:	4b1f      	ldr	r3, [pc, #124]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6a19      	ldr	r1, [r3, #32]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002968:	430b      	orrs	r3, r1
 800296a:	491b      	ldr	r1, [pc, #108]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 800296c:	4313      	orrs	r3, r2
 800296e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002970:	4b1b      	ldr	r3, [pc, #108]	@ (80029e0 <HAL_RCC_OscConfig+0x4cc>)
 8002972:	2201      	movs	r2, #1
 8002974:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002976:	f7fe fe41 	bl	80015fc <HAL_GetTick>
 800297a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800297c:	e008      	b.n	8002990 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800297e:	f7fe fe3d 	bl	80015fc <HAL_GetTick>
 8002982:	4602      	mov	r2, r0
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	1ad3      	subs	r3, r2, r3
 8002988:	2b02      	cmp	r3, #2
 800298a:	d901      	bls.n	8002990 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800298c:	2303      	movs	r3, #3
 800298e:	e03d      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002990:	4b11      	ldr	r3, [pc, #68]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002998:	2b00      	cmp	r3, #0
 800299a:	d0f0      	beq.n	800297e <HAL_RCC_OscConfig+0x46a>
 800299c:	e035      	b.n	8002a0a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800299e:	4b10      	ldr	r3, [pc, #64]	@ (80029e0 <HAL_RCC_OscConfig+0x4cc>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80029a4:	f7fe fe2a 	bl	80015fc <HAL_GetTick>
 80029a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029aa:	e008      	b.n	80029be <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80029ac:	f7fe fe26 	bl	80015fc <HAL_GetTick>
 80029b0:	4602      	mov	r2, r0
 80029b2:	693b      	ldr	r3, [r7, #16]
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d901      	bls.n	80029be <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80029ba:	2303      	movs	r3, #3
 80029bc:	e026      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80029be:	4b06      	ldr	r3, [pc, #24]	@ (80029d8 <HAL_RCC_OscConfig+0x4c4>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d1f0      	bne.n	80029ac <HAL_RCC_OscConfig+0x498>
 80029ca:	e01e      	b.n	8002a0a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	69db      	ldr	r3, [r3, #28]
 80029d0:	2b01      	cmp	r3, #1
 80029d2:	d107      	bne.n	80029e4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e019      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
 80029d8:	40021000 	.word	0x40021000
 80029dc:	40007000 	.word	0x40007000
 80029e0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80029e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002a14 <HAL_RCC_OscConfig+0x500>)
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6a1b      	ldr	r3, [r3, #32]
 80029f4:	429a      	cmp	r2, r3
 80029f6:	d106      	bne.n	8002a06 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002a02:	429a      	cmp	r2, r3
 8002a04:	d001      	beq.n	8002a0a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002a06:	2301      	movs	r3, #1
 8002a08:	e000      	b.n	8002a0c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002a0a:	2300      	movs	r3, #0
}
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	3718      	adds	r7, #24
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	40021000 	.word	0x40021000

08002a18 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a18:	b580      	push	{r7, lr}
 8002a1a:	b084      	sub	sp, #16
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
 8002a20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d101      	bne.n	8002a2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e0d0      	b.n	8002bce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002a2c:	4b6a      	ldr	r3, [pc, #424]	@ (8002bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f003 0307 	and.w	r3, r3, #7
 8002a34:	683a      	ldr	r2, [r7, #0]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	d910      	bls.n	8002a5c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a3a:	4b67      	ldr	r3, [pc, #412]	@ (8002bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f023 0207 	bic.w	r2, r3, #7
 8002a42:	4965      	ldr	r1, [pc, #404]	@ (8002bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a44:	683b      	ldr	r3, [r7, #0]
 8002a46:	4313      	orrs	r3, r2
 8002a48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a4a:	4b63      	ldr	r3, [pc, #396]	@ (8002bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f003 0307 	and.w	r3, r3, #7
 8002a52:	683a      	ldr	r2, [r7, #0]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d001      	beq.n	8002a5c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	e0b8      	b.n	8002bce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f003 0302 	and.w	r3, r3, #2
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d020      	beq.n	8002aaa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0304 	and.w	r3, r3, #4
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d005      	beq.n	8002a80 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a74:	4b59      	ldr	r3, [pc, #356]	@ (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	4a58      	ldr	r2, [pc, #352]	@ (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002a7a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002a7e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f003 0308 	and.w	r3, r3, #8
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d005      	beq.n	8002a98 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a8c:	4b53      	ldr	r3, [pc, #332]	@ (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	4a52      	ldr	r2, [pc, #328]	@ (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002a92:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002a96:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a98:	4b50      	ldr	r3, [pc, #320]	@ (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	494d      	ldr	r1, [pc, #308]	@ (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f003 0301 	and.w	r3, r3, #1
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d040      	beq.n	8002b38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	2b01      	cmp	r3, #1
 8002abc:	d107      	bne.n	8002ace <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002abe:	4b47      	ldr	r3, [pc, #284]	@ (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d115      	bne.n	8002af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002aca:	2301      	movs	r3, #1
 8002acc:	e07f      	b.n	8002bce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	685b      	ldr	r3, [r3, #4]
 8002ad2:	2b02      	cmp	r3, #2
 8002ad4:	d107      	bne.n	8002ae6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ad6:	4b41      	ldr	r3, [pc, #260]	@ (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d109      	bne.n	8002af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e073      	b.n	8002bce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ae6:	4b3d      	ldr	r3, [pc, #244]	@ (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f003 0302 	and.w	r3, r3, #2
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d101      	bne.n	8002af6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	e06b      	b.n	8002bce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002af6:	4b39      	ldr	r3, [pc, #228]	@ (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	f023 0203 	bic.w	r2, r3, #3
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	4936      	ldr	r1, [pc, #216]	@ (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002b04:	4313      	orrs	r3, r2
 8002b06:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002b08:	f7fe fd78 	bl	80015fc <HAL_GetTick>
 8002b0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b0e:	e00a      	b.n	8002b26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b10:	f7fe fd74 	bl	80015fc <HAL_GetTick>
 8002b14:	4602      	mov	r2, r0
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	1ad3      	subs	r3, r2, r3
 8002b1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d901      	bls.n	8002b26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b22:	2303      	movs	r3, #3
 8002b24:	e053      	b.n	8002bce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b26:	4b2d      	ldr	r3, [pc, #180]	@ (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002b28:	685b      	ldr	r3, [r3, #4]
 8002b2a:	f003 020c 	and.w	r2, r3, #12
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d1eb      	bne.n	8002b10 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002b38:	4b27      	ldr	r3, [pc, #156]	@ (8002bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	f003 0307 	and.w	r3, r3, #7
 8002b40:	683a      	ldr	r2, [r7, #0]
 8002b42:	429a      	cmp	r2, r3
 8002b44:	d210      	bcs.n	8002b68 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b46:	4b24      	ldr	r3, [pc, #144]	@ (8002bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f023 0207 	bic.w	r2, r3, #7
 8002b4e:	4922      	ldr	r1, [pc, #136]	@ (8002bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	4313      	orrs	r3, r2
 8002b54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b56:	4b20      	ldr	r3, [pc, #128]	@ (8002bd8 <HAL_RCC_ClockConfig+0x1c0>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f003 0307 	and.w	r3, r3, #7
 8002b5e:	683a      	ldr	r2, [r7, #0]
 8002b60:	429a      	cmp	r2, r3
 8002b62:	d001      	beq.n	8002b68 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002b64:	2301      	movs	r3, #1
 8002b66:	e032      	b.n	8002bce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0304 	and.w	r3, r3, #4
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d008      	beq.n	8002b86 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b74:	4b19      	ldr	r3, [pc, #100]	@ (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	4916      	ldr	r1, [pc, #88]	@ (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002b82:	4313      	orrs	r3, r2
 8002b84:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f003 0308 	and.w	r3, r3, #8
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d009      	beq.n	8002ba6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b92:	4b12      	ldr	r3, [pc, #72]	@ (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	691b      	ldr	r3, [r3, #16]
 8002b9e:	00db      	lsls	r3, r3, #3
 8002ba0:	490e      	ldr	r1, [pc, #56]	@ (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002ba6:	f000 f821 	bl	8002bec <HAL_RCC_GetSysClockFreq>
 8002baa:	4602      	mov	r2, r0
 8002bac:	4b0b      	ldr	r3, [pc, #44]	@ (8002bdc <HAL_RCC_ClockConfig+0x1c4>)
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	091b      	lsrs	r3, r3, #4
 8002bb2:	f003 030f 	and.w	r3, r3, #15
 8002bb6:	490a      	ldr	r1, [pc, #40]	@ (8002be0 <HAL_RCC_ClockConfig+0x1c8>)
 8002bb8:	5ccb      	ldrb	r3, [r1, r3]
 8002bba:	fa22 f303 	lsr.w	r3, r2, r3
 8002bbe:	4a09      	ldr	r2, [pc, #36]	@ (8002be4 <HAL_RCC_ClockConfig+0x1cc>)
 8002bc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002bc2:	4b09      	ldr	r3, [pc, #36]	@ (8002be8 <HAL_RCC_ClockConfig+0x1d0>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7fe fcd6 	bl	8001578 <HAL_InitTick>

  return HAL_OK;
 8002bcc:	2300      	movs	r3, #0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3710      	adds	r7, #16
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	40022000 	.word	0x40022000
 8002bdc:	40021000 	.word	0x40021000
 8002be0:	08003e90 	.word	0x08003e90
 8002be4:	2000006c 	.word	0x2000006c
 8002be8:	20000070 	.word	0x20000070

08002bec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002bec:	b480      	push	{r7}
 8002bee:	b087      	sub	sp, #28
 8002bf0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	60fb      	str	r3, [r7, #12]
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	60bb      	str	r3, [r7, #8]
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	617b      	str	r3, [r7, #20]
 8002bfe:	2300      	movs	r3, #0
 8002c00:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002c02:	2300      	movs	r3, #0
 8002c04:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002c06:	4b1e      	ldr	r3, [pc, #120]	@ (8002c80 <HAL_RCC_GetSysClockFreq+0x94>)
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	f003 030c 	and.w	r3, r3, #12
 8002c12:	2b04      	cmp	r3, #4
 8002c14:	d002      	beq.n	8002c1c <HAL_RCC_GetSysClockFreq+0x30>
 8002c16:	2b08      	cmp	r3, #8
 8002c18:	d003      	beq.n	8002c22 <HAL_RCC_GetSysClockFreq+0x36>
 8002c1a:	e027      	b.n	8002c6c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002c1c:	4b19      	ldr	r3, [pc, #100]	@ (8002c84 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c1e:	613b      	str	r3, [r7, #16]
      break;
 8002c20:	e027      	b.n	8002c72 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	0c9b      	lsrs	r3, r3, #18
 8002c26:	f003 030f 	and.w	r3, r3, #15
 8002c2a:	4a17      	ldr	r2, [pc, #92]	@ (8002c88 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002c2c:	5cd3      	ldrb	r3, [r2, r3]
 8002c2e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d010      	beq.n	8002c5c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002c3a:	4b11      	ldr	r3, [pc, #68]	@ (8002c80 <HAL_RCC_GetSysClockFreq+0x94>)
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	0c5b      	lsrs	r3, r3, #17
 8002c40:	f003 0301 	and.w	r3, r3, #1
 8002c44:	4a11      	ldr	r2, [pc, #68]	@ (8002c8c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002c46:	5cd3      	ldrb	r3, [r2, r3]
 8002c48:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	4a0d      	ldr	r2, [pc, #52]	@ (8002c84 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c4e:	fb03 f202 	mul.w	r2, r3, r2
 8002c52:	68bb      	ldr	r3, [r7, #8]
 8002c54:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c58:	617b      	str	r3, [r7, #20]
 8002c5a:	e004      	b.n	8002c66 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	4a0c      	ldr	r2, [pc, #48]	@ (8002c90 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002c60:	fb02 f303 	mul.w	r3, r2, r3
 8002c64:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002c66:	697b      	ldr	r3, [r7, #20]
 8002c68:	613b      	str	r3, [r7, #16]
      break;
 8002c6a:	e002      	b.n	8002c72 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c6c:	4b05      	ldr	r3, [pc, #20]	@ (8002c84 <HAL_RCC_GetSysClockFreq+0x98>)
 8002c6e:	613b      	str	r3, [r7, #16]
      break;
 8002c70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c72:	693b      	ldr	r3, [r7, #16]
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	371c      	adds	r7, #28
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	bc80      	pop	{r7}
 8002c7c:	4770      	bx	lr
 8002c7e:	bf00      	nop
 8002c80:	40021000 	.word	0x40021000
 8002c84:	007a1200 	.word	0x007a1200
 8002c88:	08003ea8 	.word	0x08003ea8
 8002c8c:	08003eb8 	.word	0x08003eb8
 8002c90:	003d0900 	.word	0x003d0900

08002c94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c94:	b480      	push	{r7}
 8002c96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c98:	4b02      	ldr	r3, [pc, #8]	@ (8002ca4 <HAL_RCC_GetHCLKFreq+0x10>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bc80      	pop	{r7}
 8002ca2:	4770      	bx	lr
 8002ca4:	2000006c 	.word	0x2000006c

08002ca8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002cac:	f7ff fff2 	bl	8002c94 <HAL_RCC_GetHCLKFreq>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	4b05      	ldr	r3, [pc, #20]	@ (8002cc8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002cb4:	685b      	ldr	r3, [r3, #4]
 8002cb6:	0a1b      	lsrs	r3, r3, #8
 8002cb8:	f003 0307 	and.w	r3, r3, #7
 8002cbc:	4903      	ldr	r1, [pc, #12]	@ (8002ccc <HAL_RCC_GetPCLK1Freq+0x24>)
 8002cbe:	5ccb      	ldrb	r3, [r1, r3]
 8002cc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cc4:	4618      	mov	r0, r3
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	40021000 	.word	0x40021000
 8002ccc:	08003ea0 	.word	0x08003ea0

08002cd0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b085      	sub	sp, #20
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002cd8:	4b0a      	ldr	r3, [pc, #40]	@ (8002d04 <RCC_Delay+0x34>)
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	4a0a      	ldr	r2, [pc, #40]	@ (8002d08 <RCC_Delay+0x38>)
 8002cde:	fba2 2303 	umull	r2, r3, r2, r3
 8002ce2:	0a5b      	lsrs	r3, r3, #9
 8002ce4:	687a      	ldr	r2, [r7, #4]
 8002ce6:	fb02 f303 	mul.w	r3, r2, r3
 8002cea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002cec:	bf00      	nop
  }
  while (Delay --);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	1e5a      	subs	r2, r3, #1
 8002cf2:	60fa      	str	r2, [r7, #12]
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d1f9      	bne.n	8002cec <RCC_Delay+0x1c>
}
 8002cf8:	bf00      	nop
 8002cfa:	bf00      	nop
 8002cfc:	3714      	adds	r7, #20
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bc80      	pop	{r7}
 8002d02:	4770      	bx	lr
 8002d04:	2000006c 	.word	0x2000006c
 8002d08:	10624dd3 	.word	0x10624dd3

08002d0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d101      	bne.n	8002d1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e041      	b.n	8002da2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d106      	bne.n	8002d38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	f7fe fb42 	bl	80013bc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2202      	movs	r2, #2
 8002d3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681a      	ldr	r2, [r3, #0]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	3304      	adds	r3, #4
 8002d48:	4619      	mov	r1, r3
 8002d4a:	4610      	mov	r0, r2
 8002d4c:	f000 fa5c 	bl	8003208 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2201      	movs	r2, #1
 8002d54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2201      	movs	r2, #1
 8002d64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2201      	movs	r2, #1
 8002d74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	2201      	movs	r2, #1
 8002d84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2201      	movs	r2, #1
 8002d8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	2201      	movs	r2, #1
 8002d94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002da0:	2300      	movs	r3, #0
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	3708      	adds	r7, #8
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}
	...

08002dac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b085      	sub	sp, #20
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002dba:	b2db      	uxtb	r3, r3
 8002dbc:	2b01      	cmp	r3, #1
 8002dbe:	d001      	beq.n	8002dc4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002dc0:	2301      	movs	r3, #1
 8002dc2:	e03a      	b.n	8002e3a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2202      	movs	r2, #2
 8002dc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	68da      	ldr	r2, [r3, #12]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	f042 0201 	orr.w	r2, r2, #1
 8002dda:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a18      	ldr	r2, [pc, #96]	@ (8002e44 <HAL_TIM_Base_Start_IT+0x98>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d00e      	beq.n	8002e04 <HAL_TIM_Base_Start_IT+0x58>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002dee:	d009      	beq.n	8002e04 <HAL_TIM_Base_Start_IT+0x58>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	4a14      	ldr	r2, [pc, #80]	@ (8002e48 <HAL_TIM_Base_Start_IT+0x9c>)
 8002df6:	4293      	cmp	r3, r2
 8002df8:	d004      	beq.n	8002e04 <HAL_TIM_Base_Start_IT+0x58>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	4a13      	ldr	r2, [pc, #76]	@ (8002e4c <HAL_TIM_Base_Start_IT+0xa0>)
 8002e00:	4293      	cmp	r3, r2
 8002e02:	d111      	bne.n	8002e28 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	f003 0307 	and.w	r3, r3, #7
 8002e0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	2b06      	cmp	r3, #6
 8002e14:	d010      	beq.n	8002e38 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f042 0201 	orr.w	r2, r2, #1
 8002e24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e26:	e007      	b.n	8002e38 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	681a      	ldr	r2, [r3, #0]
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	f042 0201 	orr.w	r2, r2, #1
 8002e36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e38:	2300      	movs	r3, #0
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3714      	adds	r7, #20
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	bc80      	pop	{r7}
 8002e42:	4770      	bx	lr
 8002e44:	40012c00 	.word	0x40012c00
 8002e48:	40000400 	.word	0x40000400
 8002e4c:	40000800 	.word	0x40000800

08002e50 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b084      	sub	sp, #16
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	691b      	ldr	r3, [r3, #16]
 8002e66:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002e68:	68bb      	ldr	r3, [r7, #8]
 8002e6a:	f003 0302 	and.w	r3, r3, #2
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d020      	beq.n	8002eb4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	f003 0302 	and.w	r3, r3, #2
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d01b      	beq.n	8002eb4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f06f 0202 	mvn.w	r2, #2
 8002e84:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	2201      	movs	r2, #1
 8002e8a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	699b      	ldr	r3, [r3, #24]
 8002e92:	f003 0303 	and.w	r3, r3, #3
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d003      	beq.n	8002ea2 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f000 f998 	bl	80031d0 <HAL_TIM_IC_CaptureCallback>
 8002ea0:	e005      	b.n	8002eae <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f000 f98b 	bl	80031be <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ea8:	6878      	ldr	r0, [r7, #4]
 8002eaa:	f000 f99a 	bl	80031e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002eb4:	68bb      	ldr	r3, [r7, #8]
 8002eb6:	f003 0304 	and.w	r3, r3, #4
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d020      	beq.n	8002f00 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	f003 0304 	and.w	r3, r3, #4
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d01b      	beq.n	8002f00 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	f06f 0204 	mvn.w	r2, #4
 8002ed0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	2202      	movs	r2, #2
 8002ed6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	699b      	ldr	r3, [r3, #24]
 8002ede:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d003      	beq.n	8002eee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ee6:	6878      	ldr	r0, [r7, #4]
 8002ee8:	f000 f972 	bl	80031d0 <HAL_TIM_IC_CaptureCallback>
 8002eec:	e005      	b.n	8002efa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002eee:	6878      	ldr	r0, [r7, #4]
 8002ef0:	f000 f965 	bl	80031be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ef4:	6878      	ldr	r0, [r7, #4]
 8002ef6:	f000 f974 	bl	80031e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	2200      	movs	r2, #0
 8002efe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002f00:	68bb      	ldr	r3, [r7, #8]
 8002f02:	f003 0308 	and.w	r3, r3, #8
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d020      	beq.n	8002f4c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	f003 0308 	and.w	r3, r3, #8
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d01b      	beq.n	8002f4c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	f06f 0208 	mvn.w	r2, #8
 8002f1c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	2204      	movs	r2, #4
 8002f22:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	69db      	ldr	r3, [r3, #28]
 8002f2a:	f003 0303 	and.w	r3, r3, #3
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d003      	beq.n	8002f3a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f000 f94c 	bl	80031d0 <HAL_TIM_IC_CaptureCallback>
 8002f38:	e005      	b.n	8002f46 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f000 f93f 	bl	80031be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	f000 f94e 	bl	80031e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2200      	movs	r2, #0
 8002f4a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002f4c:	68bb      	ldr	r3, [r7, #8]
 8002f4e:	f003 0310 	and.w	r3, r3, #16
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d020      	beq.n	8002f98 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	f003 0310 	and.w	r3, r3, #16
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d01b      	beq.n	8002f98 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f06f 0210 	mvn.w	r2, #16
 8002f68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2208      	movs	r2, #8
 8002f6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	69db      	ldr	r3, [r3, #28]
 8002f76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d003      	beq.n	8002f86 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f7e:	6878      	ldr	r0, [r7, #4]
 8002f80:	f000 f926 	bl	80031d0 <HAL_TIM_IC_CaptureCallback>
 8002f84:	e005      	b.n	8002f92 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f86:	6878      	ldr	r0, [r7, #4]
 8002f88:	f000 f919 	bl	80031be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f8c:	6878      	ldr	r0, [r7, #4]
 8002f8e:	f000 f928 	bl	80031e2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002f98:	68bb      	ldr	r3, [r7, #8]
 8002f9a:	f003 0301 	and.w	r3, r3, #1
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d00c      	beq.n	8002fbc <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	f003 0301 	and.w	r3, r3, #1
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d007      	beq.n	8002fbc <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f06f 0201 	mvn.w	r2, #1
 8002fb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002fb6:	6878      	ldr	r0, [r7, #4]
 8002fb8:	f7fe fa96 	bl	80014e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d00c      	beq.n	8002fe0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d007      	beq.n	8002fe0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002fd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f000 fa7f 	bl	80034de <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002fe0:	68bb      	ldr	r3, [r7, #8]
 8002fe2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d00c      	beq.n	8003004 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d007      	beq.n	8003004 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002ffc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ffe:	6878      	ldr	r0, [r7, #4]
 8003000:	f000 f8f8 	bl	80031f4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	f003 0320 	and.w	r3, r3, #32
 800300a:	2b00      	cmp	r3, #0
 800300c:	d00c      	beq.n	8003028 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	f003 0320 	and.w	r3, r3, #32
 8003014:	2b00      	cmp	r3, #0
 8003016:	d007      	beq.n	8003028 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f06f 0220 	mvn.w	r2, #32
 8003020:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	f000 fa52 	bl	80034cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003028:	bf00      	nop
 800302a:	3710      	adds	r7, #16
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}

08003030 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b084      	sub	sp, #16
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
 8003038:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800303a:	2300      	movs	r3, #0
 800303c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003044:	2b01      	cmp	r3, #1
 8003046:	d101      	bne.n	800304c <HAL_TIM_ConfigClockSource+0x1c>
 8003048:	2302      	movs	r3, #2
 800304a:	e0b4      	b.n	80031b6 <HAL_TIM_ConfigClockSource+0x186>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2201      	movs	r2, #1
 8003050:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2202      	movs	r2, #2
 8003058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003064:	68bb      	ldr	r3, [r7, #8]
 8003066:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800306a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800306c:	68bb      	ldr	r3, [r7, #8]
 800306e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003072:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	68ba      	ldr	r2, [r7, #8]
 800307a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003084:	d03e      	beq.n	8003104 <HAL_TIM_ConfigClockSource+0xd4>
 8003086:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800308a:	f200 8087 	bhi.w	800319c <HAL_TIM_ConfigClockSource+0x16c>
 800308e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003092:	f000 8086 	beq.w	80031a2 <HAL_TIM_ConfigClockSource+0x172>
 8003096:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800309a:	d87f      	bhi.n	800319c <HAL_TIM_ConfigClockSource+0x16c>
 800309c:	2b70      	cmp	r3, #112	@ 0x70
 800309e:	d01a      	beq.n	80030d6 <HAL_TIM_ConfigClockSource+0xa6>
 80030a0:	2b70      	cmp	r3, #112	@ 0x70
 80030a2:	d87b      	bhi.n	800319c <HAL_TIM_ConfigClockSource+0x16c>
 80030a4:	2b60      	cmp	r3, #96	@ 0x60
 80030a6:	d050      	beq.n	800314a <HAL_TIM_ConfigClockSource+0x11a>
 80030a8:	2b60      	cmp	r3, #96	@ 0x60
 80030aa:	d877      	bhi.n	800319c <HAL_TIM_ConfigClockSource+0x16c>
 80030ac:	2b50      	cmp	r3, #80	@ 0x50
 80030ae:	d03c      	beq.n	800312a <HAL_TIM_ConfigClockSource+0xfa>
 80030b0:	2b50      	cmp	r3, #80	@ 0x50
 80030b2:	d873      	bhi.n	800319c <HAL_TIM_ConfigClockSource+0x16c>
 80030b4:	2b40      	cmp	r3, #64	@ 0x40
 80030b6:	d058      	beq.n	800316a <HAL_TIM_ConfigClockSource+0x13a>
 80030b8:	2b40      	cmp	r3, #64	@ 0x40
 80030ba:	d86f      	bhi.n	800319c <HAL_TIM_ConfigClockSource+0x16c>
 80030bc:	2b30      	cmp	r3, #48	@ 0x30
 80030be:	d064      	beq.n	800318a <HAL_TIM_ConfigClockSource+0x15a>
 80030c0:	2b30      	cmp	r3, #48	@ 0x30
 80030c2:	d86b      	bhi.n	800319c <HAL_TIM_ConfigClockSource+0x16c>
 80030c4:	2b20      	cmp	r3, #32
 80030c6:	d060      	beq.n	800318a <HAL_TIM_ConfigClockSource+0x15a>
 80030c8:	2b20      	cmp	r3, #32
 80030ca:	d867      	bhi.n	800319c <HAL_TIM_ConfigClockSource+0x16c>
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d05c      	beq.n	800318a <HAL_TIM_ConfigClockSource+0x15a>
 80030d0:	2b10      	cmp	r3, #16
 80030d2:	d05a      	beq.n	800318a <HAL_TIM_ConfigClockSource+0x15a>
 80030d4:	e062      	b.n	800319c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80030e2:	683b      	ldr	r3, [r7, #0]
 80030e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80030e6:	f000 f974 	bl	80033d2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	689b      	ldr	r3, [r3, #8]
 80030f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80030f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	68ba      	ldr	r2, [r7, #8]
 8003100:	609a      	str	r2, [r3, #8]
      break;
 8003102:	e04f      	b.n	80031a4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003114:	f000 f95d 	bl	80033d2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	689a      	ldr	r2, [r3, #8]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003126:	609a      	str	r2, [r3, #8]
      break;
 8003128:	e03c      	b.n	80031a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003136:	461a      	mov	r2, r3
 8003138:	f000 f8d4 	bl	80032e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2150      	movs	r1, #80	@ 0x50
 8003142:	4618      	mov	r0, r3
 8003144:	f000 f92b 	bl	800339e <TIM_ITRx_SetConfig>
      break;
 8003148:	e02c      	b.n	80031a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003156:	461a      	mov	r2, r3
 8003158:	f000 f8f2 	bl	8003340 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2160      	movs	r1, #96	@ 0x60
 8003162:	4618      	mov	r0, r3
 8003164:	f000 f91b 	bl	800339e <TIM_ITRx_SetConfig>
      break;
 8003168:	e01c      	b.n	80031a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003176:	461a      	mov	r2, r3
 8003178:	f000 f8b4 	bl	80032e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	2140      	movs	r1, #64	@ 0x40
 8003182:	4618      	mov	r0, r3
 8003184:	f000 f90b 	bl	800339e <TIM_ITRx_SetConfig>
      break;
 8003188:	e00c      	b.n	80031a4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681a      	ldr	r2, [r3, #0]
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	4619      	mov	r1, r3
 8003194:	4610      	mov	r0, r2
 8003196:	f000 f902 	bl	800339e <TIM_ITRx_SetConfig>
      break;
 800319a:	e003      	b.n	80031a4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	73fb      	strb	r3, [r7, #15]
      break;
 80031a0:	e000      	b.n	80031a4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80031a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2201      	movs	r2, #1
 80031a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	2200      	movs	r2, #0
 80031b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80031b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80031b6:	4618      	mov	r0, r3
 80031b8:	3710      	adds	r7, #16
 80031ba:	46bd      	mov	sp, r7
 80031bc:	bd80      	pop	{r7, pc}

080031be <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031be:	b480      	push	{r7}
 80031c0:	b083      	sub	sp, #12
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80031c6:	bf00      	nop
 80031c8:	370c      	adds	r7, #12
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bc80      	pop	{r7}
 80031ce:	4770      	bx	lr

080031d0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031d0:	b480      	push	{r7}
 80031d2:	b083      	sub	sp, #12
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031d8:	bf00      	nop
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	bc80      	pop	{r7}
 80031e0:	4770      	bx	lr

080031e2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80031e2:	b480      	push	{r7}
 80031e4:	b083      	sub	sp, #12
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80031ea:	bf00      	nop
 80031ec:	370c      	adds	r7, #12
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bc80      	pop	{r7}
 80031f2:	4770      	bx	lr

080031f4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80031f4:	b480      	push	{r7}
 80031f6:	b083      	sub	sp, #12
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80031fc:	bf00      	nop
 80031fe:	370c      	adds	r7, #12
 8003200:	46bd      	mov	sp, r7
 8003202:	bc80      	pop	{r7}
 8003204:	4770      	bx	lr
	...

08003208 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003208:	b480      	push	{r7}
 800320a:	b085      	sub	sp, #20
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
 8003210:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	4a2f      	ldr	r2, [pc, #188]	@ (80032d8 <TIM_Base_SetConfig+0xd0>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d00b      	beq.n	8003238 <TIM_Base_SetConfig+0x30>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003226:	d007      	beq.n	8003238 <TIM_Base_SetConfig+0x30>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4a2c      	ldr	r2, [pc, #176]	@ (80032dc <TIM_Base_SetConfig+0xd4>)
 800322c:	4293      	cmp	r3, r2
 800322e:	d003      	beq.n	8003238 <TIM_Base_SetConfig+0x30>
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	4a2b      	ldr	r2, [pc, #172]	@ (80032e0 <TIM_Base_SetConfig+0xd8>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d108      	bne.n	800324a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800323e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003240:	683b      	ldr	r3, [r7, #0]
 8003242:	685b      	ldr	r3, [r3, #4]
 8003244:	68fa      	ldr	r2, [r7, #12]
 8003246:	4313      	orrs	r3, r2
 8003248:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a22      	ldr	r2, [pc, #136]	@ (80032d8 <TIM_Base_SetConfig+0xd0>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d00b      	beq.n	800326a <TIM_Base_SetConfig+0x62>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003258:	d007      	beq.n	800326a <TIM_Base_SetConfig+0x62>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	4a1f      	ldr	r2, [pc, #124]	@ (80032dc <TIM_Base_SetConfig+0xd4>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d003      	beq.n	800326a <TIM_Base_SetConfig+0x62>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4a1e      	ldr	r2, [pc, #120]	@ (80032e0 <TIM_Base_SetConfig+0xd8>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d108      	bne.n	800327c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003270:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	68db      	ldr	r3, [r3, #12]
 8003276:	68fa      	ldr	r2, [r7, #12]
 8003278:	4313      	orrs	r3, r2
 800327a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	695b      	ldr	r3, [r3, #20]
 8003286:	4313      	orrs	r3, r2
 8003288:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	68fa      	ldr	r2, [r7, #12]
 800328e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	689a      	ldr	r2, [r3, #8]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	681a      	ldr	r2, [r3, #0]
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	4a0d      	ldr	r2, [pc, #52]	@ (80032d8 <TIM_Base_SetConfig+0xd0>)
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d103      	bne.n	80032b0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	691a      	ldr	r2, [r3, #16]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2201      	movs	r2, #1
 80032b4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	691b      	ldr	r3, [r3, #16]
 80032ba:	f003 0301 	and.w	r3, r3, #1
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d005      	beq.n	80032ce <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	691b      	ldr	r3, [r3, #16]
 80032c6:	f023 0201 	bic.w	r2, r3, #1
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	611a      	str	r2, [r3, #16]
  }
}
 80032ce:	bf00      	nop
 80032d0:	3714      	adds	r7, #20
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bc80      	pop	{r7}
 80032d6:	4770      	bx	lr
 80032d8:	40012c00 	.word	0x40012c00
 80032dc:	40000400 	.word	0x40000400
 80032e0:	40000800 	.word	0x40000800

080032e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b087      	sub	sp, #28
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	60f8      	str	r0, [r7, #12]
 80032ec:	60b9      	str	r1, [r7, #8]
 80032ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80032f0:	68fb      	ldr	r3, [r7, #12]
 80032f2:	6a1b      	ldr	r3, [r3, #32]
 80032f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	6a1b      	ldr	r3, [r3, #32]
 80032fa:	f023 0201 	bic.w	r2, r3, #1
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	699b      	ldr	r3, [r3, #24]
 8003306:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800330e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	011b      	lsls	r3, r3, #4
 8003314:	693a      	ldr	r2, [r7, #16]
 8003316:	4313      	orrs	r3, r2
 8003318:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800331a:	697b      	ldr	r3, [r7, #20]
 800331c:	f023 030a 	bic.w	r3, r3, #10
 8003320:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003322:	697a      	ldr	r2, [r7, #20]
 8003324:	68bb      	ldr	r3, [r7, #8]
 8003326:	4313      	orrs	r3, r2
 8003328:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	693a      	ldr	r2, [r7, #16]
 800332e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	697a      	ldr	r2, [r7, #20]
 8003334:	621a      	str	r2, [r3, #32]
}
 8003336:	bf00      	nop
 8003338:	371c      	adds	r7, #28
 800333a:	46bd      	mov	sp, r7
 800333c:	bc80      	pop	{r7}
 800333e:	4770      	bx	lr

08003340 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003340:	b480      	push	{r7}
 8003342:	b087      	sub	sp, #28
 8003344:	af00      	add	r7, sp, #0
 8003346:	60f8      	str	r0, [r7, #12]
 8003348:	60b9      	str	r1, [r7, #8]
 800334a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	6a1b      	ldr	r3, [r3, #32]
 8003350:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6a1b      	ldr	r3, [r3, #32]
 8003356:	f023 0210 	bic.w	r2, r3, #16
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	699b      	ldr	r3, [r3, #24]
 8003362:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800336a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	031b      	lsls	r3, r3, #12
 8003370:	693a      	ldr	r2, [r7, #16]
 8003372:	4313      	orrs	r3, r2
 8003374:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800337c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	011b      	lsls	r3, r3, #4
 8003382:	697a      	ldr	r2, [r7, #20]
 8003384:	4313      	orrs	r3, r2
 8003386:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	693a      	ldr	r2, [r7, #16]
 800338c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	697a      	ldr	r2, [r7, #20]
 8003392:	621a      	str	r2, [r3, #32]
}
 8003394:	bf00      	nop
 8003396:	371c      	adds	r7, #28
 8003398:	46bd      	mov	sp, r7
 800339a:	bc80      	pop	{r7}
 800339c:	4770      	bx	lr

0800339e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800339e:	b480      	push	{r7}
 80033a0:	b085      	sub	sp, #20
 80033a2:	af00      	add	r7, sp, #0
 80033a4:	6078      	str	r0, [r7, #4]
 80033a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	689b      	ldr	r3, [r3, #8]
 80033ac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033b6:	683a      	ldr	r2, [r7, #0]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	4313      	orrs	r3, r2
 80033bc:	f043 0307 	orr.w	r3, r3, #7
 80033c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	68fa      	ldr	r2, [r7, #12]
 80033c6:	609a      	str	r2, [r3, #8]
}
 80033c8:	bf00      	nop
 80033ca:	3714      	adds	r7, #20
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bc80      	pop	{r7}
 80033d0:	4770      	bx	lr

080033d2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80033d2:	b480      	push	{r7}
 80033d4:	b087      	sub	sp, #28
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	60f8      	str	r0, [r7, #12]
 80033da:	60b9      	str	r1, [r7, #8]
 80033dc:	607a      	str	r2, [r7, #4]
 80033de:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80033ec:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80033ee:	683b      	ldr	r3, [r7, #0]
 80033f0:	021a      	lsls	r2, r3, #8
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	431a      	orrs	r2, r3
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	4313      	orrs	r3, r2
 80033fa:	697a      	ldr	r2, [r7, #20]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	697a      	ldr	r2, [r7, #20]
 8003404:	609a      	str	r2, [r3, #8]
}
 8003406:	bf00      	nop
 8003408:	371c      	adds	r7, #28
 800340a:	46bd      	mov	sp, r7
 800340c:	bc80      	pop	{r7}
 800340e:	4770      	bx	lr

08003410 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003410:	b480      	push	{r7}
 8003412:	b085      	sub	sp, #20
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003420:	2b01      	cmp	r3, #1
 8003422:	d101      	bne.n	8003428 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003424:	2302      	movs	r3, #2
 8003426:	e046      	b.n	80034b6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2201      	movs	r2, #1
 800342c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2202      	movs	r2, #2
 8003434:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	689b      	ldr	r3, [r3, #8]
 8003446:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800344e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003450:	683b      	ldr	r3, [r7, #0]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68fa      	ldr	r2, [r7, #12]
 8003456:	4313      	orrs	r3, r2
 8003458:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	68fa      	ldr	r2, [r7, #12]
 8003460:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a16      	ldr	r2, [pc, #88]	@ (80034c0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d00e      	beq.n	800348a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003474:	d009      	beq.n	800348a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a12      	ldr	r2, [pc, #72]	@ (80034c4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d004      	beq.n	800348a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a10      	ldr	r2, [pc, #64]	@ (80034c8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d10c      	bne.n	80034a4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800348a:	68bb      	ldr	r3, [r7, #8]
 800348c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003490:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	685b      	ldr	r3, [r3, #4]
 8003496:	68ba      	ldr	r2, [r7, #8]
 8003498:	4313      	orrs	r3, r2
 800349a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	68ba      	ldr	r2, [r7, #8]
 80034a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2201      	movs	r2, #1
 80034a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80034b4:	2300      	movs	r3, #0
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3714      	adds	r7, #20
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bc80      	pop	{r7}
 80034be:	4770      	bx	lr
 80034c0:	40012c00 	.word	0x40012c00
 80034c4:	40000400 	.word	0x40000400
 80034c8:	40000800 	.word	0x40000800

080034cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80034d4:	bf00      	nop
 80034d6:	370c      	adds	r7, #12
 80034d8:	46bd      	mov	sp, r7
 80034da:	bc80      	pop	{r7}
 80034dc:	4770      	bx	lr

080034de <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80034de:	b480      	push	{r7}
 80034e0:	b083      	sub	sp, #12
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80034e6:	bf00      	nop
 80034e8:	370c      	adds	r7, #12
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bc80      	pop	{r7}
 80034ee:	4770      	bx	lr

080034f0 <siprintf>:
 80034f0:	b40e      	push	{r1, r2, r3}
 80034f2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80034f6:	b500      	push	{lr}
 80034f8:	b09c      	sub	sp, #112	@ 0x70
 80034fa:	ab1d      	add	r3, sp, #116	@ 0x74
 80034fc:	9002      	str	r0, [sp, #8]
 80034fe:	9006      	str	r0, [sp, #24]
 8003500:	9107      	str	r1, [sp, #28]
 8003502:	9104      	str	r1, [sp, #16]
 8003504:	4808      	ldr	r0, [pc, #32]	@ (8003528 <siprintf+0x38>)
 8003506:	4909      	ldr	r1, [pc, #36]	@ (800352c <siprintf+0x3c>)
 8003508:	f853 2b04 	ldr.w	r2, [r3], #4
 800350c:	9105      	str	r1, [sp, #20]
 800350e:	6800      	ldr	r0, [r0, #0]
 8003510:	a902      	add	r1, sp, #8
 8003512:	9301      	str	r3, [sp, #4]
 8003514:	f000 f992 	bl	800383c <_svfiprintf_r>
 8003518:	2200      	movs	r2, #0
 800351a:	9b02      	ldr	r3, [sp, #8]
 800351c:	701a      	strb	r2, [r3, #0]
 800351e:	b01c      	add	sp, #112	@ 0x70
 8003520:	f85d eb04 	ldr.w	lr, [sp], #4
 8003524:	b003      	add	sp, #12
 8003526:	4770      	bx	lr
 8003528:	20000078 	.word	0x20000078
 800352c:	ffff0208 	.word	0xffff0208

08003530 <memset>:
 8003530:	4603      	mov	r3, r0
 8003532:	4402      	add	r2, r0
 8003534:	4293      	cmp	r3, r2
 8003536:	d100      	bne.n	800353a <memset+0xa>
 8003538:	4770      	bx	lr
 800353a:	f803 1b01 	strb.w	r1, [r3], #1
 800353e:	e7f9      	b.n	8003534 <memset+0x4>

08003540 <__errno>:
 8003540:	4b01      	ldr	r3, [pc, #4]	@ (8003548 <__errno+0x8>)
 8003542:	6818      	ldr	r0, [r3, #0]
 8003544:	4770      	bx	lr
 8003546:	bf00      	nop
 8003548:	20000078 	.word	0x20000078

0800354c <__libc_init_array>:
 800354c:	b570      	push	{r4, r5, r6, lr}
 800354e:	2600      	movs	r6, #0
 8003550:	4d0c      	ldr	r5, [pc, #48]	@ (8003584 <__libc_init_array+0x38>)
 8003552:	4c0d      	ldr	r4, [pc, #52]	@ (8003588 <__libc_init_array+0x3c>)
 8003554:	1b64      	subs	r4, r4, r5
 8003556:	10a4      	asrs	r4, r4, #2
 8003558:	42a6      	cmp	r6, r4
 800355a:	d109      	bne.n	8003570 <__libc_init_array+0x24>
 800355c:	f000 fc78 	bl	8003e50 <_init>
 8003560:	2600      	movs	r6, #0
 8003562:	4d0a      	ldr	r5, [pc, #40]	@ (800358c <__libc_init_array+0x40>)
 8003564:	4c0a      	ldr	r4, [pc, #40]	@ (8003590 <__libc_init_array+0x44>)
 8003566:	1b64      	subs	r4, r4, r5
 8003568:	10a4      	asrs	r4, r4, #2
 800356a:	42a6      	cmp	r6, r4
 800356c:	d105      	bne.n	800357a <__libc_init_array+0x2e>
 800356e:	bd70      	pop	{r4, r5, r6, pc}
 8003570:	f855 3b04 	ldr.w	r3, [r5], #4
 8003574:	4798      	blx	r3
 8003576:	3601      	adds	r6, #1
 8003578:	e7ee      	b.n	8003558 <__libc_init_array+0xc>
 800357a:	f855 3b04 	ldr.w	r3, [r5], #4
 800357e:	4798      	blx	r3
 8003580:	3601      	adds	r6, #1
 8003582:	e7f2      	b.n	800356a <__libc_init_array+0x1e>
 8003584:	08003ef0 	.word	0x08003ef0
 8003588:	08003ef0 	.word	0x08003ef0
 800358c:	08003ef0 	.word	0x08003ef0
 8003590:	08003ef4 	.word	0x08003ef4

08003594 <__retarget_lock_acquire_recursive>:
 8003594:	4770      	bx	lr

08003596 <__retarget_lock_release_recursive>:
 8003596:	4770      	bx	lr

08003598 <_free_r>:
 8003598:	b538      	push	{r3, r4, r5, lr}
 800359a:	4605      	mov	r5, r0
 800359c:	2900      	cmp	r1, #0
 800359e:	d040      	beq.n	8003622 <_free_r+0x8a>
 80035a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80035a4:	1f0c      	subs	r4, r1, #4
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	bfb8      	it	lt
 80035aa:	18e4      	addlt	r4, r4, r3
 80035ac:	f000 f8de 	bl	800376c <__malloc_lock>
 80035b0:	4a1c      	ldr	r2, [pc, #112]	@ (8003624 <_free_r+0x8c>)
 80035b2:	6813      	ldr	r3, [r2, #0]
 80035b4:	b933      	cbnz	r3, 80035c4 <_free_r+0x2c>
 80035b6:	6063      	str	r3, [r4, #4]
 80035b8:	6014      	str	r4, [r2, #0]
 80035ba:	4628      	mov	r0, r5
 80035bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80035c0:	f000 b8da 	b.w	8003778 <__malloc_unlock>
 80035c4:	42a3      	cmp	r3, r4
 80035c6:	d908      	bls.n	80035da <_free_r+0x42>
 80035c8:	6820      	ldr	r0, [r4, #0]
 80035ca:	1821      	adds	r1, r4, r0
 80035cc:	428b      	cmp	r3, r1
 80035ce:	bf01      	itttt	eq
 80035d0:	6819      	ldreq	r1, [r3, #0]
 80035d2:	685b      	ldreq	r3, [r3, #4]
 80035d4:	1809      	addeq	r1, r1, r0
 80035d6:	6021      	streq	r1, [r4, #0]
 80035d8:	e7ed      	b.n	80035b6 <_free_r+0x1e>
 80035da:	461a      	mov	r2, r3
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	b10b      	cbz	r3, 80035e4 <_free_r+0x4c>
 80035e0:	42a3      	cmp	r3, r4
 80035e2:	d9fa      	bls.n	80035da <_free_r+0x42>
 80035e4:	6811      	ldr	r1, [r2, #0]
 80035e6:	1850      	adds	r0, r2, r1
 80035e8:	42a0      	cmp	r0, r4
 80035ea:	d10b      	bne.n	8003604 <_free_r+0x6c>
 80035ec:	6820      	ldr	r0, [r4, #0]
 80035ee:	4401      	add	r1, r0
 80035f0:	1850      	adds	r0, r2, r1
 80035f2:	4283      	cmp	r3, r0
 80035f4:	6011      	str	r1, [r2, #0]
 80035f6:	d1e0      	bne.n	80035ba <_free_r+0x22>
 80035f8:	6818      	ldr	r0, [r3, #0]
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	4408      	add	r0, r1
 80035fe:	6010      	str	r0, [r2, #0]
 8003600:	6053      	str	r3, [r2, #4]
 8003602:	e7da      	b.n	80035ba <_free_r+0x22>
 8003604:	d902      	bls.n	800360c <_free_r+0x74>
 8003606:	230c      	movs	r3, #12
 8003608:	602b      	str	r3, [r5, #0]
 800360a:	e7d6      	b.n	80035ba <_free_r+0x22>
 800360c:	6820      	ldr	r0, [r4, #0]
 800360e:	1821      	adds	r1, r4, r0
 8003610:	428b      	cmp	r3, r1
 8003612:	bf01      	itttt	eq
 8003614:	6819      	ldreq	r1, [r3, #0]
 8003616:	685b      	ldreq	r3, [r3, #4]
 8003618:	1809      	addeq	r1, r1, r0
 800361a:	6021      	streq	r1, [r4, #0]
 800361c:	6063      	str	r3, [r4, #4]
 800361e:	6054      	str	r4, [r2, #4]
 8003620:	e7cb      	b.n	80035ba <_free_r+0x22>
 8003622:	bd38      	pop	{r3, r4, r5, pc}
 8003624:	20000318 	.word	0x20000318

08003628 <sbrk_aligned>:
 8003628:	b570      	push	{r4, r5, r6, lr}
 800362a:	4e0f      	ldr	r6, [pc, #60]	@ (8003668 <sbrk_aligned+0x40>)
 800362c:	460c      	mov	r4, r1
 800362e:	6831      	ldr	r1, [r6, #0]
 8003630:	4605      	mov	r5, r0
 8003632:	b911      	cbnz	r1, 800363a <sbrk_aligned+0x12>
 8003634:	f000 fbaa 	bl	8003d8c <_sbrk_r>
 8003638:	6030      	str	r0, [r6, #0]
 800363a:	4621      	mov	r1, r4
 800363c:	4628      	mov	r0, r5
 800363e:	f000 fba5 	bl	8003d8c <_sbrk_r>
 8003642:	1c43      	adds	r3, r0, #1
 8003644:	d103      	bne.n	800364e <sbrk_aligned+0x26>
 8003646:	f04f 34ff 	mov.w	r4, #4294967295
 800364a:	4620      	mov	r0, r4
 800364c:	bd70      	pop	{r4, r5, r6, pc}
 800364e:	1cc4      	adds	r4, r0, #3
 8003650:	f024 0403 	bic.w	r4, r4, #3
 8003654:	42a0      	cmp	r0, r4
 8003656:	d0f8      	beq.n	800364a <sbrk_aligned+0x22>
 8003658:	1a21      	subs	r1, r4, r0
 800365a:	4628      	mov	r0, r5
 800365c:	f000 fb96 	bl	8003d8c <_sbrk_r>
 8003660:	3001      	adds	r0, #1
 8003662:	d1f2      	bne.n	800364a <sbrk_aligned+0x22>
 8003664:	e7ef      	b.n	8003646 <sbrk_aligned+0x1e>
 8003666:	bf00      	nop
 8003668:	20000314 	.word	0x20000314

0800366c <_malloc_r>:
 800366c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003670:	1ccd      	adds	r5, r1, #3
 8003672:	f025 0503 	bic.w	r5, r5, #3
 8003676:	3508      	adds	r5, #8
 8003678:	2d0c      	cmp	r5, #12
 800367a:	bf38      	it	cc
 800367c:	250c      	movcc	r5, #12
 800367e:	2d00      	cmp	r5, #0
 8003680:	4606      	mov	r6, r0
 8003682:	db01      	blt.n	8003688 <_malloc_r+0x1c>
 8003684:	42a9      	cmp	r1, r5
 8003686:	d904      	bls.n	8003692 <_malloc_r+0x26>
 8003688:	230c      	movs	r3, #12
 800368a:	6033      	str	r3, [r6, #0]
 800368c:	2000      	movs	r0, #0
 800368e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003692:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003768 <_malloc_r+0xfc>
 8003696:	f000 f869 	bl	800376c <__malloc_lock>
 800369a:	f8d8 3000 	ldr.w	r3, [r8]
 800369e:	461c      	mov	r4, r3
 80036a0:	bb44      	cbnz	r4, 80036f4 <_malloc_r+0x88>
 80036a2:	4629      	mov	r1, r5
 80036a4:	4630      	mov	r0, r6
 80036a6:	f7ff ffbf 	bl	8003628 <sbrk_aligned>
 80036aa:	1c43      	adds	r3, r0, #1
 80036ac:	4604      	mov	r4, r0
 80036ae:	d158      	bne.n	8003762 <_malloc_r+0xf6>
 80036b0:	f8d8 4000 	ldr.w	r4, [r8]
 80036b4:	4627      	mov	r7, r4
 80036b6:	2f00      	cmp	r7, #0
 80036b8:	d143      	bne.n	8003742 <_malloc_r+0xd6>
 80036ba:	2c00      	cmp	r4, #0
 80036bc:	d04b      	beq.n	8003756 <_malloc_r+0xea>
 80036be:	6823      	ldr	r3, [r4, #0]
 80036c0:	4639      	mov	r1, r7
 80036c2:	4630      	mov	r0, r6
 80036c4:	eb04 0903 	add.w	r9, r4, r3
 80036c8:	f000 fb60 	bl	8003d8c <_sbrk_r>
 80036cc:	4581      	cmp	r9, r0
 80036ce:	d142      	bne.n	8003756 <_malloc_r+0xea>
 80036d0:	6821      	ldr	r1, [r4, #0]
 80036d2:	4630      	mov	r0, r6
 80036d4:	1a6d      	subs	r5, r5, r1
 80036d6:	4629      	mov	r1, r5
 80036d8:	f7ff ffa6 	bl	8003628 <sbrk_aligned>
 80036dc:	3001      	adds	r0, #1
 80036de:	d03a      	beq.n	8003756 <_malloc_r+0xea>
 80036e0:	6823      	ldr	r3, [r4, #0]
 80036e2:	442b      	add	r3, r5
 80036e4:	6023      	str	r3, [r4, #0]
 80036e6:	f8d8 3000 	ldr.w	r3, [r8]
 80036ea:	685a      	ldr	r2, [r3, #4]
 80036ec:	bb62      	cbnz	r2, 8003748 <_malloc_r+0xdc>
 80036ee:	f8c8 7000 	str.w	r7, [r8]
 80036f2:	e00f      	b.n	8003714 <_malloc_r+0xa8>
 80036f4:	6822      	ldr	r2, [r4, #0]
 80036f6:	1b52      	subs	r2, r2, r5
 80036f8:	d420      	bmi.n	800373c <_malloc_r+0xd0>
 80036fa:	2a0b      	cmp	r2, #11
 80036fc:	d917      	bls.n	800372e <_malloc_r+0xc2>
 80036fe:	1961      	adds	r1, r4, r5
 8003700:	42a3      	cmp	r3, r4
 8003702:	6025      	str	r5, [r4, #0]
 8003704:	bf18      	it	ne
 8003706:	6059      	strne	r1, [r3, #4]
 8003708:	6863      	ldr	r3, [r4, #4]
 800370a:	bf08      	it	eq
 800370c:	f8c8 1000 	streq.w	r1, [r8]
 8003710:	5162      	str	r2, [r4, r5]
 8003712:	604b      	str	r3, [r1, #4]
 8003714:	4630      	mov	r0, r6
 8003716:	f000 f82f 	bl	8003778 <__malloc_unlock>
 800371a:	f104 000b 	add.w	r0, r4, #11
 800371e:	1d23      	adds	r3, r4, #4
 8003720:	f020 0007 	bic.w	r0, r0, #7
 8003724:	1ac2      	subs	r2, r0, r3
 8003726:	bf1c      	itt	ne
 8003728:	1a1b      	subne	r3, r3, r0
 800372a:	50a3      	strne	r3, [r4, r2]
 800372c:	e7af      	b.n	800368e <_malloc_r+0x22>
 800372e:	6862      	ldr	r2, [r4, #4]
 8003730:	42a3      	cmp	r3, r4
 8003732:	bf0c      	ite	eq
 8003734:	f8c8 2000 	streq.w	r2, [r8]
 8003738:	605a      	strne	r2, [r3, #4]
 800373a:	e7eb      	b.n	8003714 <_malloc_r+0xa8>
 800373c:	4623      	mov	r3, r4
 800373e:	6864      	ldr	r4, [r4, #4]
 8003740:	e7ae      	b.n	80036a0 <_malloc_r+0x34>
 8003742:	463c      	mov	r4, r7
 8003744:	687f      	ldr	r7, [r7, #4]
 8003746:	e7b6      	b.n	80036b6 <_malloc_r+0x4a>
 8003748:	461a      	mov	r2, r3
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	42a3      	cmp	r3, r4
 800374e:	d1fb      	bne.n	8003748 <_malloc_r+0xdc>
 8003750:	2300      	movs	r3, #0
 8003752:	6053      	str	r3, [r2, #4]
 8003754:	e7de      	b.n	8003714 <_malloc_r+0xa8>
 8003756:	230c      	movs	r3, #12
 8003758:	4630      	mov	r0, r6
 800375a:	6033      	str	r3, [r6, #0]
 800375c:	f000 f80c 	bl	8003778 <__malloc_unlock>
 8003760:	e794      	b.n	800368c <_malloc_r+0x20>
 8003762:	6005      	str	r5, [r0, #0]
 8003764:	e7d6      	b.n	8003714 <_malloc_r+0xa8>
 8003766:	bf00      	nop
 8003768:	20000318 	.word	0x20000318

0800376c <__malloc_lock>:
 800376c:	4801      	ldr	r0, [pc, #4]	@ (8003774 <__malloc_lock+0x8>)
 800376e:	f7ff bf11 	b.w	8003594 <__retarget_lock_acquire_recursive>
 8003772:	bf00      	nop
 8003774:	20000310 	.word	0x20000310

08003778 <__malloc_unlock>:
 8003778:	4801      	ldr	r0, [pc, #4]	@ (8003780 <__malloc_unlock+0x8>)
 800377a:	f7ff bf0c 	b.w	8003596 <__retarget_lock_release_recursive>
 800377e:	bf00      	nop
 8003780:	20000310 	.word	0x20000310

08003784 <__ssputs_r>:
 8003784:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003788:	461f      	mov	r7, r3
 800378a:	688e      	ldr	r6, [r1, #8]
 800378c:	4682      	mov	sl, r0
 800378e:	42be      	cmp	r6, r7
 8003790:	460c      	mov	r4, r1
 8003792:	4690      	mov	r8, r2
 8003794:	680b      	ldr	r3, [r1, #0]
 8003796:	d82d      	bhi.n	80037f4 <__ssputs_r+0x70>
 8003798:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800379c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80037a0:	d026      	beq.n	80037f0 <__ssputs_r+0x6c>
 80037a2:	6965      	ldr	r5, [r4, #20]
 80037a4:	6909      	ldr	r1, [r1, #16]
 80037a6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80037aa:	eba3 0901 	sub.w	r9, r3, r1
 80037ae:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80037b2:	1c7b      	adds	r3, r7, #1
 80037b4:	444b      	add	r3, r9
 80037b6:	106d      	asrs	r5, r5, #1
 80037b8:	429d      	cmp	r5, r3
 80037ba:	bf38      	it	cc
 80037bc:	461d      	movcc	r5, r3
 80037be:	0553      	lsls	r3, r2, #21
 80037c0:	d527      	bpl.n	8003812 <__ssputs_r+0x8e>
 80037c2:	4629      	mov	r1, r5
 80037c4:	f7ff ff52 	bl	800366c <_malloc_r>
 80037c8:	4606      	mov	r6, r0
 80037ca:	b360      	cbz	r0, 8003826 <__ssputs_r+0xa2>
 80037cc:	464a      	mov	r2, r9
 80037ce:	6921      	ldr	r1, [r4, #16]
 80037d0:	f000 fafa 	bl	8003dc8 <memcpy>
 80037d4:	89a3      	ldrh	r3, [r4, #12]
 80037d6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80037da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037de:	81a3      	strh	r3, [r4, #12]
 80037e0:	6126      	str	r6, [r4, #16]
 80037e2:	444e      	add	r6, r9
 80037e4:	6026      	str	r6, [r4, #0]
 80037e6:	463e      	mov	r6, r7
 80037e8:	6165      	str	r5, [r4, #20]
 80037ea:	eba5 0509 	sub.w	r5, r5, r9
 80037ee:	60a5      	str	r5, [r4, #8]
 80037f0:	42be      	cmp	r6, r7
 80037f2:	d900      	bls.n	80037f6 <__ssputs_r+0x72>
 80037f4:	463e      	mov	r6, r7
 80037f6:	4632      	mov	r2, r6
 80037f8:	4641      	mov	r1, r8
 80037fa:	6820      	ldr	r0, [r4, #0]
 80037fc:	f000 faac 	bl	8003d58 <memmove>
 8003800:	2000      	movs	r0, #0
 8003802:	68a3      	ldr	r3, [r4, #8]
 8003804:	1b9b      	subs	r3, r3, r6
 8003806:	60a3      	str	r3, [r4, #8]
 8003808:	6823      	ldr	r3, [r4, #0]
 800380a:	4433      	add	r3, r6
 800380c:	6023      	str	r3, [r4, #0]
 800380e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003812:	462a      	mov	r2, r5
 8003814:	f000 fae6 	bl	8003de4 <_realloc_r>
 8003818:	4606      	mov	r6, r0
 800381a:	2800      	cmp	r0, #0
 800381c:	d1e0      	bne.n	80037e0 <__ssputs_r+0x5c>
 800381e:	4650      	mov	r0, sl
 8003820:	6921      	ldr	r1, [r4, #16]
 8003822:	f7ff feb9 	bl	8003598 <_free_r>
 8003826:	230c      	movs	r3, #12
 8003828:	f8ca 3000 	str.w	r3, [sl]
 800382c:	89a3      	ldrh	r3, [r4, #12]
 800382e:	f04f 30ff 	mov.w	r0, #4294967295
 8003832:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003836:	81a3      	strh	r3, [r4, #12]
 8003838:	e7e9      	b.n	800380e <__ssputs_r+0x8a>
	...

0800383c <_svfiprintf_r>:
 800383c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003840:	4698      	mov	r8, r3
 8003842:	898b      	ldrh	r3, [r1, #12]
 8003844:	4607      	mov	r7, r0
 8003846:	061b      	lsls	r3, r3, #24
 8003848:	460d      	mov	r5, r1
 800384a:	4614      	mov	r4, r2
 800384c:	b09d      	sub	sp, #116	@ 0x74
 800384e:	d510      	bpl.n	8003872 <_svfiprintf_r+0x36>
 8003850:	690b      	ldr	r3, [r1, #16]
 8003852:	b973      	cbnz	r3, 8003872 <_svfiprintf_r+0x36>
 8003854:	2140      	movs	r1, #64	@ 0x40
 8003856:	f7ff ff09 	bl	800366c <_malloc_r>
 800385a:	6028      	str	r0, [r5, #0]
 800385c:	6128      	str	r0, [r5, #16]
 800385e:	b930      	cbnz	r0, 800386e <_svfiprintf_r+0x32>
 8003860:	230c      	movs	r3, #12
 8003862:	603b      	str	r3, [r7, #0]
 8003864:	f04f 30ff 	mov.w	r0, #4294967295
 8003868:	b01d      	add	sp, #116	@ 0x74
 800386a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800386e:	2340      	movs	r3, #64	@ 0x40
 8003870:	616b      	str	r3, [r5, #20]
 8003872:	2300      	movs	r3, #0
 8003874:	9309      	str	r3, [sp, #36]	@ 0x24
 8003876:	2320      	movs	r3, #32
 8003878:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800387c:	2330      	movs	r3, #48	@ 0x30
 800387e:	f04f 0901 	mov.w	r9, #1
 8003882:	f8cd 800c 	str.w	r8, [sp, #12]
 8003886:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8003a20 <_svfiprintf_r+0x1e4>
 800388a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800388e:	4623      	mov	r3, r4
 8003890:	469a      	mov	sl, r3
 8003892:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003896:	b10a      	cbz	r2, 800389c <_svfiprintf_r+0x60>
 8003898:	2a25      	cmp	r2, #37	@ 0x25
 800389a:	d1f9      	bne.n	8003890 <_svfiprintf_r+0x54>
 800389c:	ebba 0b04 	subs.w	fp, sl, r4
 80038a0:	d00b      	beq.n	80038ba <_svfiprintf_r+0x7e>
 80038a2:	465b      	mov	r3, fp
 80038a4:	4622      	mov	r2, r4
 80038a6:	4629      	mov	r1, r5
 80038a8:	4638      	mov	r0, r7
 80038aa:	f7ff ff6b 	bl	8003784 <__ssputs_r>
 80038ae:	3001      	adds	r0, #1
 80038b0:	f000 80a7 	beq.w	8003a02 <_svfiprintf_r+0x1c6>
 80038b4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80038b6:	445a      	add	r2, fp
 80038b8:	9209      	str	r2, [sp, #36]	@ 0x24
 80038ba:	f89a 3000 	ldrb.w	r3, [sl]
 80038be:	2b00      	cmp	r3, #0
 80038c0:	f000 809f 	beq.w	8003a02 <_svfiprintf_r+0x1c6>
 80038c4:	2300      	movs	r3, #0
 80038c6:	f04f 32ff 	mov.w	r2, #4294967295
 80038ca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80038ce:	f10a 0a01 	add.w	sl, sl, #1
 80038d2:	9304      	str	r3, [sp, #16]
 80038d4:	9307      	str	r3, [sp, #28]
 80038d6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80038da:	931a      	str	r3, [sp, #104]	@ 0x68
 80038dc:	4654      	mov	r4, sl
 80038de:	2205      	movs	r2, #5
 80038e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80038e4:	484e      	ldr	r0, [pc, #312]	@ (8003a20 <_svfiprintf_r+0x1e4>)
 80038e6:	f000 fa61 	bl	8003dac <memchr>
 80038ea:	9a04      	ldr	r2, [sp, #16]
 80038ec:	b9d8      	cbnz	r0, 8003926 <_svfiprintf_r+0xea>
 80038ee:	06d0      	lsls	r0, r2, #27
 80038f0:	bf44      	itt	mi
 80038f2:	2320      	movmi	r3, #32
 80038f4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80038f8:	0711      	lsls	r1, r2, #28
 80038fa:	bf44      	itt	mi
 80038fc:	232b      	movmi	r3, #43	@ 0x2b
 80038fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003902:	f89a 3000 	ldrb.w	r3, [sl]
 8003906:	2b2a      	cmp	r3, #42	@ 0x2a
 8003908:	d015      	beq.n	8003936 <_svfiprintf_r+0xfa>
 800390a:	4654      	mov	r4, sl
 800390c:	2000      	movs	r0, #0
 800390e:	f04f 0c0a 	mov.w	ip, #10
 8003912:	9a07      	ldr	r2, [sp, #28]
 8003914:	4621      	mov	r1, r4
 8003916:	f811 3b01 	ldrb.w	r3, [r1], #1
 800391a:	3b30      	subs	r3, #48	@ 0x30
 800391c:	2b09      	cmp	r3, #9
 800391e:	d94b      	bls.n	80039b8 <_svfiprintf_r+0x17c>
 8003920:	b1b0      	cbz	r0, 8003950 <_svfiprintf_r+0x114>
 8003922:	9207      	str	r2, [sp, #28]
 8003924:	e014      	b.n	8003950 <_svfiprintf_r+0x114>
 8003926:	eba0 0308 	sub.w	r3, r0, r8
 800392a:	fa09 f303 	lsl.w	r3, r9, r3
 800392e:	4313      	orrs	r3, r2
 8003930:	46a2      	mov	sl, r4
 8003932:	9304      	str	r3, [sp, #16]
 8003934:	e7d2      	b.n	80038dc <_svfiprintf_r+0xa0>
 8003936:	9b03      	ldr	r3, [sp, #12]
 8003938:	1d19      	adds	r1, r3, #4
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	9103      	str	r1, [sp, #12]
 800393e:	2b00      	cmp	r3, #0
 8003940:	bfbb      	ittet	lt
 8003942:	425b      	neglt	r3, r3
 8003944:	f042 0202 	orrlt.w	r2, r2, #2
 8003948:	9307      	strge	r3, [sp, #28]
 800394a:	9307      	strlt	r3, [sp, #28]
 800394c:	bfb8      	it	lt
 800394e:	9204      	strlt	r2, [sp, #16]
 8003950:	7823      	ldrb	r3, [r4, #0]
 8003952:	2b2e      	cmp	r3, #46	@ 0x2e
 8003954:	d10a      	bne.n	800396c <_svfiprintf_r+0x130>
 8003956:	7863      	ldrb	r3, [r4, #1]
 8003958:	2b2a      	cmp	r3, #42	@ 0x2a
 800395a:	d132      	bne.n	80039c2 <_svfiprintf_r+0x186>
 800395c:	9b03      	ldr	r3, [sp, #12]
 800395e:	3402      	adds	r4, #2
 8003960:	1d1a      	adds	r2, r3, #4
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	9203      	str	r2, [sp, #12]
 8003966:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800396a:	9305      	str	r3, [sp, #20]
 800396c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8003a24 <_svfiprintf_r+0x1e8>
 8003970:	2203      	movs	r2, #3
 8003972:	4650      	mov	r0, sl
 8003974:	7821      	ldrb	r1, [r4, #0]
 8003976:	f000 fa19 	bl	8003dac <memchr>
 800397a:	b138      	cbz	r0, 800398c <_svfiprintf_r+0x150>
 800397c:	2240      	movs	r2, #64	@ 0x40
 800397e:	9b04      	ldr	r3, [sp, #16]
 8003980:	eba0 000a 	sub.w	r0, r0, sl
 8003984:	4082      	lsls	r2, r0
 8003986:	4313      	orrs	r3, r2
 8003988:	3401      	adds	r4, #1
 800398a:	9304      	str	r3, [sp, #16]
 800398c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003990:	2206      	movs	r2, #6
 8003992:	4825      	ldr	r0, [pc, #148]	@ (8003a28 <_svfiprintf_r+0x1ec>)
 8003994:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8003998:	f000 fa08 	bl	8003dac <memchr>
 800399c:	2800      	cmp	r0, #0
 800399e:	d036      	beq.n	8003a0e <_svfiprintf_r+0x1d2>
 80039a0:	4b22      	ldr	r3, [pc, #136]	@ (8003a2c <_svfiprintf_r+0x1f0>)
 80039a2:	bb1b      	cbnz	r3, 80039ec <_svfiprintf_r+0x1b0>
 80039a4:	9b03      	ldr	r3, [sp, #12]
 80039a6:	3307      	adds	r3, #7
 80039a8:	f023 0307 	bic.w	r3, r3, #7
 80039ac:	3308      	adds	r3, #8
 80039ae:	9303      	str	r3, [sp, #12]
 80039b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80039b2:	4433      	add	r3, r6
 80039b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80039b6:	e76a      	b.n	800388e <_svfiprintf_r+0x52>
 80039b8:	460c      	mov	r4, r1
 80039ba:	2001      	movs	r0, #1
 80039bc:	fb0c 3202 	mla	r2, ip, r2, r3
 80039c0:	e7a8      	b.n	8003914 <_svfiprintf_r+0xd8>
 80039c2:	2300      	movs	r3, #0
 80039c4:	f04f 0c0a 	mov.w	ip, #10
 80039c8:	4619      	mov	r1, r3
 80039ca:	3401      	adds	r4, #1
 80039cc:	9305      	str	r3, [sp, #20]
 80039ce:	4620      	mov	r0, r4
 80039d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80039d4:	3a30      	subs	r2, #48	@ 0x30
 80039d6:	2a09      	cmp	r2, #9
 80039d8:	d903      	bls.n	80039e2 <_svfiprintf_r+0x1a6>
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d0c6      	beq.n	800396c <_svfiprintf_r+0x130>
 80039de:	9105      	str	r1, [sp, #20]
 80039e0:	e7c4      	b.n	800396c <_svfiprintf_r+0x130>
 80039e2:	4604      	mov	r4, r0
 80039e4:	2301      	movs	r3, #1
 80039e6:	fb0c 2101 	mla	r1, ip, r1, r2
 80039ea:	e7f0      	b.n	80039ce <_svfiprintf_r+0x192>
 80039ec:	ab03      	add	r3, sp, #12
 80039ee:	9300      	str	r3, [sp, #0]
 80039f0:	462a      	mov	r2, r5
 80039f2:	4638      	mov	r0, r7
 80039f4:	4b0e      	ldr	r3, [pc, #56]	@ (8003a30 <_svfiprintf_r+0x1f4>)
 80039f6:	a904      	add	r1, sp, #16
 80039f8:	f3af 8000 	nop.w
 80039fc:	1c42      	adds	r2, r0, #1
 80039fe:	4606      	mov	r6, r0
 8003a00:	d1d6      	bne.n	80039b0 <_svfiprintf_r+0x174>
 8003a02:	89ab      	ldrh	r3, [r5, #12]
 8003a04:	065b      	lsls	r3, r3, #25
 8003a06:	f53f af2d 	bmi.w	8003864 <_svfiprintf_r+0x28>
 8003a0a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003a0c:	e72c      	b.n	8003868 <_svfiprintf_r+0x2c>
 8003a0e:	ab03      	add	r3, sp, #12
 8003a10:	9300      	str	r3, [sp, #0]
 8003a12:	462a      	mov	r2, r5
 8003a14:	4638      	mov	r0, r7
 8003a16:	4b06      	ldr	r3, [pc, #24]	@ (8003a30 <_svfiprintf_r+0x1f4>)
 8003a18:	a904      	add	r1, sp, #16
 8003a1a:	f000 f87d 	bl	8003b18 <_printf_i>
 8003a1e:	e7ed      	b.n	80039fc <_svfiprintf_r+0x1c0>
 8003a20:	08003eba 	.word	0x08003eba
 8003a24:	08003ec0 	.word	0x08003ec0
 8003a28:	08003ec4 	.word	0x08003ec4
 8003a2c:	00000000 	.word	0x00000000
 8003a30:	08003785 	.word	0x08003785

08003a34 <_printf_common>:
 8003a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a38:	4616      	mov	r6, r2
 8003a3a:	4698      	mov	r8, r3
 8003a3c:	688a      	ldr	r2, [r1, #8]
 8003a3e:	690b      	ldr	r3, [r1, #16]
 8003a40:	4607      	mov	r7, r0
 8003a42:	4293      	cmp	r3, r2
 8003a44:	bfb8      	it	lt
 8003a46:	4613      	movlt	r3, r2
 8003a48:	6033      	str	r3, [r6, #0]
 8003a4a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003a4e:	460c      	mov	r4, r1
 8003a50:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003a54:	b10a      	cbz	r2, 8003a5a <_printf_common+0x26>
 8003a56:	3301      	adds	r3, #1
 8003a58:	6033      	str	r3, [r6, #0]
 8003a5a:	6823      	ldr	r3, [r4, #0]
 8003a5c:	0699      	lsls	r1, r3, #26
 8003a5e:	bf42      	ittt	mi
 8003a60:	6833      	ldrmi	r3, [r6, #0]
 8003a62:	3302      	addmi	r3, #2
 8003a64:	6033      	strmi	r3, [r6, #0]
 8003a66:	6825      	ldr	r5, [r4, #0]
 8003a68:	f015 0506 	ands.w	r5, r5, #6
 8003a6c:	d106      	bne.n	8003a7c <_printf_common+0x48>
 8003a6e:	f104 0a19 	add.w	sl, r4, #25
 8003a72:	68e3      	ldr	r3, [r4, #12]
 8003a74:	6832      	ldr	r2, [r6, #0]
 8003a76:	1a9b      	subs	r3, r3, r2
 8003a78:	42ab      	cmp	r3, r5
 8003a7a:	dc2b      	bgt.n	8003ad4 <_printf_common+0xa0>
 8003a7c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003a80:	6822      	ldr	r2, [r4, #0]
 8003a82:	3b00      	subs	r3, #0
 8003a84:	bf18      	it	ne
 8003a86:	2301      	movne	r3, #1
 8003a88:	0692      	lsls	r2, r2, #26
 8003a8a:	d430      	bmi.n	8003aee <_printf_common+0xba>
 8003a8c:	4641      	mov	r1, r8
 8003a8e:	4638      	mov	r0, r7
 8003a90:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003a94:	47c8      	blx	r9
 8003a96:	3001      	adds	r0, #1
 8003a98:	d023      	beq.n	8003ae2 <_printf_common+0xae>
 8003a9a:	6823      	ldr	r3, [r4, #0]
 8003a9c:	6922      	ldr	r2, [r4, #16]
 8003a9e:	f003 0306 	and.w	r3, r3, #6
 8003aa2:	2b04      	cmp	r3, #4
 8003aa4:	bf14      	ite	ne
 8003aa6:	2500      	movne	r5, #0
 8003aa8:	6833      	ldreq	r3, [r6, #0]
 8003aaa:	f04f 0600 	mov.w	r6, #0
 8003aae:	bf08      	it	eq
 8003ab0:	68e5      	ldreq	r5, [r4, #12]
 8003ab2:	f104 041a 	add.w	r4, r4, #26
 8003ab6:	bf08      	it	eq
 8003ab8:	1aed      	subeq	r5, r5, r3
 8003aba:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8003abe:	bf08      	it	eq
 8003ac0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	bfc4      	itt	gt
 8003ac8:	1a9b      	subgt	r3, r3, r2
 8003aca:	18ed      	addgt	r5, r5, r3
 8003acc:	42b5      	cmp	r5, r6
 8003ace:	d11a      	bne.n	8003b06 <_printf_common+0xd2>
 8003ad0:	2000      	movs	r0, #0
 8003ad2:	e008      	b.n	8003ae6 <_printf_common+0xb2>
 8003ad4:	2301      	movs	r3, #1
 8003ad6:	4652      	mov	r2, sl
 8003ad8:	4641      	mov	r1, r8
 8003ada:	4638      	mov	r0, r7
 8003adc:	47c8      	blx	r9
 8003ade:	3001      	adds	r0, #1
 8003ae0:	d103      	bne.n	8003aea <_printf_common+0xb6>
 8003ae2:	f04f 30ff 	mov.w	r0, #4294967295
 8003ae6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003aea:	3501      	adds	r5, #1
 8003aec:	e7c1      	b.n	8003a72 <_printf_common+0x3e>
 8003aee:	2030      	movs	r0, #48	@ 0x30
 8003af0:	18e1      	adds	r1, r4, r3
 8003af2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003af6:	1c5a      	adds	r2, r3, #1
 8003af8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003afc:	4422      	add	r2, r4
 8003afe:	3302      	adds	r3, #2
 8003b00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003b04:	e7c2      	b.n	8003a8c <_printf_common+0x58>
 8003b06:	2301      	movs	r3, #1
 8003b08:	4622      	mov	r2, r4
 8003b0a:	4641      	mov	r1, r8
 8003b0c:	4638      	mov	r0, r7
 8003b0e:	47c8      	blx	r9
 8003b10:	3001      	adds	r0, #1
 8003b12:	d0e6      	beq.n	8003ae2 <_printf_common+0xae>
 8003b14:	3601      	adds	r6, #1
 8003b16:	e7d9      	b.n	8003acc <_printf_common+0x98>

08003b18 <_printf_i>:
 8003b18:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b1c:	7e0f      	ldrb	r7, [r1, #24]
 8003b1e:	4691      	mov	r9, r2
 8003b20:	2f78      	cmp	r7, #120	@ 0x78
 8003b22:	4680      	mov	r8, r0
 8003b24:	460c      	mov	r4, r1
 8003b26:	469a      	mov	sl, r3
 8003b28:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003b2a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003b2e:	d807      	bhi.n	8003b40 <_printf_i+0x28>
 8003b30:	2f62      	cmp	r7, #98	@ 0x62
 8003b32:	d80a      	bhi.n	8003b4a <_printf_i+0x32>
 8003b34:	2f00      	cmp	r7, #0
 8003b36:	f000 80d3 	beq.w	8003ce0 <_printf_i+0x1c8>
 8003b3a:	2f58      	cmp	r7, #88	@ 0x58
 8003b3c:	f000 80ba 	beq.w	8003cb4 <_printf_i+0x19c>
 8003b40:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003b44:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003b48:	e03a      	b.n	8003bc0 <_printf_i+0xa8>
 8003b4a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003b4e:	2b15      	cmp	r3, #21
 8003b50:	d8f6      	bhi.n	8003b40 <_printf_i+0x28>
 8003b52:	a101      	add	r1, pc, #4	@ (adr r1, 8003b58 <_printf_i+0x40>)
 8003b54:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003b58:	08003bb1 	.word	0x08003bb1
 8003b5c:	08003bc5 	.word	0x08003bc5
 8003b60:	08003b41 	.word	0x08003b41
 8003b64:	08003b41 	.word	0x08003b41
 8003b68:	08003b41 	.word	0x08003b41
 8003b6c:	08003b41 	.word	0x08003b41
 8003b70:	08003bc5 	.word	0x08003bc5
 8003b74:	08003b41 	.word	0x08003b41
 8003b78:	08003b41 	.word	0x08003b41
 8003b7c:	08003b41 	.word	0x08003b41
 8003b80:	08003b41 	.word	0x08003b41
 8003b84:	08003cc7 	.word	0x08003cc7
 8003b88:	08003bef 	.word	0x08003bef
 8003b8c:	08003c81 	.word	0x08003c81
 8003b90:	08003b41 	.word	0x08003b41
 8003b94:	08003b41 	.word	0x08003b41
 8003b98:	08003ce9 	.word	0x08003ce9
 8003b9c:	08003b41 	.word	0x08003b41
 8003ba0:	08003bef 	.word	0x08003bef
 8003ba4:	08003b41 	.word	0x08003b41
 8003ba8:	08003b41 	.word	0x08003b41
 8003bac:	08003c89 	.word	0x08003c89
 8003bb0:	6833      	ldr	r3, [r6, #0]
 8003bb2:	1d1a      	adds	r2, r3, #4
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	6032      	str	r2, [r6, #0]
 8003bb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003bbc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e09e      	b.n	8003d02 <_printf_i+0x1ea>
 8003bc4:	6833      	ldr	r3, [r6, #0]
 8003bc6:	6820      	ldr	r0, [r4, #0]
 8003bc8:	1d19      	adds	r1, r3, #4
 8003bca:	6031      	str	r1, [r6, #0]
 8003bcc:	0606      	lsls	r6, r0, #24
 8003bce:	d501      	bpl.n	8003bd4 <_printf_i+0xbc>
 8003bd0:	681d      	ldr	r5, [r3, #0]
 8003bd2:	e003      	b.n	8003bdc <_printf_i+0xc4>
 8003bd4:	0645      	lsls	r5, r0, #25
 8003bd6:	d5fb      	bpl.n	8003bd0 <_printf_i+0xb8>
 8003bd8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8003bdc:	2d00      	cmp	r5, #0
 8003bde:	da03      	bge.n	8003be8 <_printf_i+0xd0>
 8003be0:	232d      	movs	r3, #45	@ 0x2d
 8003be2:	426d      	negs	r5, r5
 8003be4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003be8:	230a      	movs	r3, #10
 8003bea:	4859      	ldr	r0, [pc, #356]	@ (8003d50 <_printf_i+0x238>)
 8003bec:	e011      	b.n	8003c12 <_printf_i+0xfa>
 8003bee:	6821      	ldr	r1, [r4, #0]
 8003bf0:	6833      	ldr	r3, [r6, #0]
 8003bf2:	0608      	lsls	r0, r1, #24
 8003bf4:	f853 5b04 	ldr.w	r5, [r3], #4
 8003bf8:	d402      	bmi.n	8003c00 <_printf_i+0xe8>
 8003bfa:	0649      	lsls	r1, r1, #25
 8003bfc:	bf48      	it	mi
 8003bfe:	b2ad      	uxthmi	r5, r5
 8003c00:	2f6f      	cmp	r7, #111	@ 0x6f
 8003c02:	6033      	str	r3, [r6, #0]
 8003c04:	bf14      	ite	ne
 8003c06:	230a      	movne	r3, #10
 8003c08:	2308      	moveq	r3, #8
 8003c0a:	4851      	ldr	r0, [pc, #324]	@ (8003d50 <_printf_i+0x238>)
 8003c0c:	2100      	movs	r1, #0
 8003c0e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003c12:	6866      	ldr	r6, [r4, #4]
 8003c14:	2e00      	cmp	r6, #0
 8003c16:	bfa8      	it	ge
 8003c18:	6821      	ldrge	r1, [r4, #0]
 8003c1a:	60a6      	str	r6, [r4, #8]
 8003c1c:	bfa4      	itt	ge
 8003c1e:	f021 0104 	bicge.w	r1, r1, #4
 8003c22:	6021      	strge	r1, [r4, #0]
 8003c24:	b90d      	cbnz	r5, 8003c2a <_printf_i+0x112>
 8003c26:	2e00      	cmp	r6, #0
 8003c28:	d04b      	beq.n	8003cc2 <_printf_i+0x1aa>
 8003c2a:	4616      	mov	r6, r2
 8003c2c:	fbb5 f1f3 	udiv	r1, r5, r3
 8003c30:	fb03 5711 	mls	r7, r3, r1, r5
 8003c34:	5dc7      	ldrb	r7, [r0, r7]
 8003c36:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003c3a:	462f      	mov	r7, r5
 8003c3c:	42bb      	cmp	r3, r7
 8003c3e:	460d      	mov	r5, r1
 8003c40:	d9f4      	bls.n	8003c2c <_printf_i+0x114>
 8003c42:	2b08      	cmp	r3, #8
 8003c44:	d10b      	bne.n	8003c5e <_printf_i+0x146>
 8003c46:	6823      	ldr	r3, [r4, #0]
 8003c48:	07df      	lsls	r7, r3, #31
 8003c4a:	d508      	bpl.n	8003c5e <_printf_i+0x146>
 8003c4c:	6923      	ldr	r3, [r4, #16]
 8003c4e:	6861      	ldr	r1, [r4, #4]
 8003c50:	4299      	cmp	r1, r3
 8003c52:	bfde      	ittt	le
 8003c54:	2330      	movle	r3, #48	@ 0x30
 8003c56:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003c5a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003c5e:	1b92      	subs	r2, r2, r6
 8003c60:	6122      	str	r2, [r4, #16]
 8003c62:	464b      	mov	r3, r9
 8003c64:	4621      	mov	r1, r4
 8003c66:	4640      	mov	r0, r8
 8003c68:	f8cd a000 	str.w	sl, [sp]
 8003c6c:	aa03      	add	r2, sp, #12
 8003c6e:	f7ff fee1 	bl	8003a34 <_printf_common>
 8003c72:	3001      	adds	r0, #1
 8003c74:	d14a      	bne.n	8003d0c <_printf_i+0x1f4>
 8003c76:	f04f 30ff 	mov.w	r0, #4294967295
 8003c7a:	b004      	add	sp, #16
 8003c7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c80:	6823      	ldr	r3, [r4, #0]
 8003c82:	f043 0320 	orr.w	r3, r3, #32
 8003c86:	6023      	str	r3, [r4, #0]
 8003c88:	2778      	movs	r7, #120	@ 0x78
 8003c8a:	4832      	ldr	r0, [pc, #200]	@ (8003d54 <_printf_i+0x23c>)
 8003c8c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003c90:	6823      	ldr	r3, [r4, #0]
 8003c92:	6831      	ldr	r1, [r6, #0]
 8003c94:	061f      	lsls	r7, r3, #24
 8003c96:	f851 5b04 	ldr.w	r5, [r1], #4
 8003c9a:	d402      	bmi.n	8003ca2 <_printf_i+0x18a>
 8003c9c:	065f      	lsls	r7, r3, #25
 8003c9e:	bf48      	it	mi
 8003ca0:	b2ad      	uxthmi	r5, r5
 8003ca2:	6031      	str	r1, [r6, #0]
 8003ca4:	07d9      	lsls	r1, r3, #31
 8003ca6:	bf44      	itt	mi
 8003ca8:	f043 0320 	orrmi.w	r3, r3, #32
 8003cac:	6023      	strmi	r3, [r4, #0]
 8003cae:	b11d      	cbz	r5, 8003cb8 <_printf_i+0x1a0>
 8003cb0:	2310      	movs	r3, #16
 8003cb2:	e7ab      	b.n	8003c0c <_printf_i+0xf4>
 8003cb4:	4826      	ldr	r0, [pc, #152]	@ (8003d50 <_printf_i+0x238>)
 8003cb6:	e7e9      	b.n	8003c8c <_printf_i+0x174>
 8003cb8:	6823      	ldr	r3, [r4, #0]
 8003cba:	f023 0320 	bic.w	r3, r3, #32
 8003cbe:	6023      	str	r3, [r4, #0]
 8003cc0:	e7f6      	b.n	8003cb0 <_printf_i+0x198>
 8003cc2:	4616      	mov	r6, r2
 8003cc4:	e7bd      	b.n	8003c42 <_printf_i+0x12a>
 8003cc6:	6833      	ldr	r3, [r6, #0]
 8003cc8:	6825      	ldr	r5, [r4, #0]
 8003cca:	1d18      	adds	r0, r3, #4
 8003ccc:	6961      	ldr	r1, [r4, #20]
 8003cce:	6030      	str	r0, [r6, #0]
 8003cd0:	062e      	lsls	r6, r5, #24
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	d501      	bpl.n	8003cda <_printf_i+0x1c2>
 8003cd6:	6019      	str	r1, [r3, #0]
 8003cd8:	e002      	b.n	8003ce0 <_printf_i+0x1c8>
 8003cda:	0668      	lsls	r0, r5, #25
 8003cdc:	d5fb      	bpl.n	8003cd6 <_printf_i+0x1be>
 8003cde:	8019      	strh	r1, [r3, #0]
 8003ce0:	2300      	movs	r3, #0
 8003ce2:	4616      	mov	r6, r2
 8003ce4:	6123      	str	r3, [r4, #16]
 8003ce6:	e7bc      	b.n	8003c62 <_printf_i+0x14a>
 8003ce8:	6833      	ldr	r3, [r6, #0]
 8003cea:	2100      	movs	r1, #0
 8003cec:	1d1a      	adds	r2, r3, #4
 8003cee:	6032      	str	r2, [r6, #0]
 8003cf0:	681e      	ldr	r6, [r3, #0]
 8003cf2:	6862      	ldr	r2, [r4, #4]
 8003cf4:	4630      	mov	r0, r6
 8003cf6:	f000 f859 	bl	8003dac <memchr>
 8003cfa:	b108      	cbz	r0, 8003d00 <_printf_i+0x1e8>
 8003cfc:	1b80      	subs	r0, r0, r6
 8003cfe:	6060      	str	r0, [r4, #4]
 8003d00:	6863      	ldr	r3, [r4, #4]
 8003d02:	6123      	str	r3, [r4, #16]
 8003d04:	2300      	movs	r3, #0
 8003d06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003d0a:	e7aa      	b.n	8003c62 <_printf_i+0x14a>
 8003d0c:	4632      	mov	r2, r6
 8003d0e:	4649      	mov	r1, r9
 8003d10:	4640      	mov	r0, r8
 8003d12:	6923      	ldr	r3, [r4, #16]
 8003d14:	47d0      	blx	sl
 8003d16:	3001      	adds	r0, #1
 8003d18:	d0ad      	beq.n	8003c76 <_printf_i+0x15e>
 8003d1a:	6823      	ldr	r3, [r4, #0]
 8003d1c:	079b      	lsls	r3, r3, #30
 8003d1e:	d413      	bmi.n	8003d48 <_printf_i+0x230>
 8003d20:	68e0      	ldr	r0, [r4, #12]
 8003d22:	9b03      	ldr	r3, [sp, #12]
 8003d24:	4298      	cmp	r0, r3
 8003d26:	bfb8      	it	lt
 8003d28:	4618      	movlt	r0, r3
 8003d2a:	e7a6      	b.n	8003c7a <_printf_i+0x162>
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	4632      	mov	r2, r6
 8003d30:	4649      	mov	r1, r9
 8003d32:	4640      	mov	r0, r8
 8003d34:	47d0      	blx	sl
 8003d36:	3001      	adds	r0, #1
 8003d38:	d09d      	beq.n	8003c76 <_printf_i+0x15e>
 8003d3a:	3501      	adds	r5, #1
 8003d3c:	68e3      	ldr	r3, [r4, #12]
 8003d3e:	9903      	ldr	r1, [sp, #12]
 8003d40:	1a5b      	subs	r3, r3, r1
 8003d42:	42ab      	cmp	r3, r5
 8003d44:	dcf2      	bgt.n	8003d2c <_printf_i+0x214>
 8003d46:	e7eb      	b.n	8003d20 <_printf_i+0x208>
 8003d48:	2500      	movs	r5, #0
 8003d4a:	f104 0619 	add.w	r6, r4, #25
 8003d4e:	e7f5      	b.n	8003d3c <_printf_i+0x224>
 8003d50:	08003ecb 	.word	0x08003ecb
 8003d54:	08003edc 	.word	0x08003edc

08003d58 <memmove>:
 8003d58:	4288      	cmp	r0, r1
 8003d5a:	b510      	push	{r4, lr}
 8003d5c:	eb01 0402 	add.w	r4, r1, r2
 8003d60:	d902      	bls.n	8003d68 <memmove+0x10>
 8003d62:	4284      	cmp	r4, r0
 8003d64:	4623      	mov	r3, r4
 8003d66:	d807      	bhi.n	8003d78 <memmove+0x20>
 8003d68:	1e43      	subs	r3, r0, #1
 8003d6a:	42a1      	cmp	r1, r4
 8003d6c:	d008      	beq.n	8003d80 <memmove+0x28>
 8003d6e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003d72:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003d76:	e7f8      	b.n	8003d6a <memmove+0x12>
 8003d78:	4601      	mov	r1, r0
 8003d7a:	4402      	add	r2, r0
 8003d7c:	428a      	cmp	r2, r1
 8003d7e:	d100      	bne.n	8003d82 <memmove+0x2a>
 8003d80:	bd10      	pop	{r4, pc}
 8003d82:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003d86:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003d8a:	e7f7      	b.n	8003d7c <memmove+0x24>

08003d8c <_sbrk_r>:
 8003d8c:	b538      	push	{r3, r4, r5, lr}
 8003d8e:	2300      	movs	r3, #0
 8003d90:	4d05      	ldr	r5, [pc, #20]	@ (8003da8 <_sbrk_r+0x1c>)
 8003d92:	4604      	mov	r4, r0
 8003d94:	4608      	mov	r0, r1
 8003d96:	602b      	str	r3, [r5, #0]
 8003d98:	f7fd fb6a 	bl	8001470 <_sbrk>
 8003d9c:	1c43      	adds	r3, r0, #1
 8003d9e:	d102      	bne.n	8003da6 <_sbrk_r+0x1a>
 8003da0:	682b      	ldr	r3, [r5, #0]
 8003da2:	b103      	cbz	r3, 8003da6 <_sbrk_r+0x1a>
 8003da4:	6023      	str	r3, [r4, #0]
 8003da6:	bd38      	pop	{r3, r4, r5, pc}
 8003da8:	2000030c 	.word	0x2000030c

08003dac <memchr>:
 8003dac:	4603      	mov	r3, r0
 8003dae:	b510      	push	{r4, lr}
 8003db0:	b2c9      	uxtb	r1, r1
 8003db2:	4402      	add	r2, r0
 8003db4:	4293      	cmp	r3, r2
 8003db6:	4618      	mov	r0, r3
 8003db8:	d101      	bne.n	8003dbe <memchr+0x12>
 8003dba:	2000      	movs	r0, #0
 8003dbc:	e003      	b.n	8003dc6 <memchr+0x1a>
 8003dbe:	7804      	ldrb	r4, [r0, #0]
 8003dc0:	3301      	adds	r3, #1
 8003dc2:	428c      	cmp	r4, r1
 8003dc4:	d1f6      	bne.n	8003db4 <memchr+0x8>
 8003dc6:	bd10      	pop	{r4, pc}

08003dc8 <memcpy>:
 8003dc8:	440a      	add	r2, r1
 8003dca:	4291      	cmp	r1, r2
 8003dcc:	f100 33ff 	add.w	r3, r0, #4294967295
 8003dd0:	d100      	bne.n	8003dd4 <memcpy+0xc>
 8003dd2:	4770      	bx	lr
 8003dd4:	b510      	push	{r4, lr}
 8003dd6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003dda:	4291      	cmp	r1, r2
 8003ddc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003de0:	d1f9      	bne.n	8003dd6 <memcpy+0xe>
 8003de2:	bd10      	pop	{r4, pc}

08003de4 <_realloc_r>:
 8003de4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003de8:	4680      	mov	r8, r0
 8003dea:	4615      	mov	r5, r2
 8003dec:	460c      	mov	r4, r1
 8003dee:	b921      	cbnz	r1, 8003dfa <_realloc_r+0x16>
 8003df0:	4611      	mov	r1, r2
 8003df2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003df6:	f7ff bc39 	b.w	800366c <_malloc_r>
 8003dfa:	b92a      	cbnz	r2, 8003e08 <_realloc_r+0x24>
 8003dfc:	f7ff fbcc 	bl	8003598 <_free_r>
 8003e00:	2400      	movs	r4, #0
 8003e02:	4620      	mov	r0, r4
 8003e04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e08:	f000 f81a 	bl	8003e40 <_malloc_usable_size_r>
 8003e0c:	4285      	cmp	r5, r0
 8003e0e:	4606      	mov	r6, r0
 8003e10:	d802      	bhi.n	8003e18 <_realloc_r+0x34>
 8003e12:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003e16:	d8f4      	bhi.n	8003e02 <_realloc_r+0x1e>
 8003e18:	4629      	mov	r1, r5
 8003e1a:	4640      	mov	r0, r8
 8003e1c:	f7ff fc26 	bl	800366c <_malloc_r>
 8003e20:	4607      	mov	r7, r0
 8003e22:	2800      	cmp	r0, #0
 8003e24:	d0ec      	beq.n	8003e00 <_realloc_r+0x1c>
 8003e26:	42b5      	cmp	r5, r6
 8003e28:	462a      	mov	r2, r5
 8003e2a:	4621      	mov	r1, r4
 8003e2c:	bf28      	it	cs
 8003e2e:	4632      	movcs	r2, r6
 8003e30:	f7ff ffca 	bl	8003dc8 <memcpy>
 8003e34:	4621      	mov	r1, r4
 8003e36:	4640      	mov	r0, r8
 8003e38:	f7ff fbae 	bl	8003598 <_free_r>
 8003e3c:	463c      	mov	r4, r7
 8003e3e:	e7e0      	b.n	8003e02 <_realloc_r+0x1e>

08003e40 <_malloc_usable_size_r>:
 8003e40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003e44:	1f18      	subs	r0, r3, #4
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	bfbc      	itt	lt
 8003e4a:	580b      	ldrlt	r3, [r1, r0]
 8003e4c:	18c0      	addlt	r0, r0, r3
 8003e4e:	4770      	bx	lr

08003e50 <_init>:
 8003e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e52:	bf00      	nop
 8003e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e56:	bc08      	pop	{r3}
 8003e58:	469e      	mov	lr, r3
 8003e5a:	4770      	bx	lr

08003e5c <_fini>:
 8003e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e5e:	bf00      	nop
 8003e60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e62:	bc08      	pop	{r3}
 8003e64:	469e      	mov	lr, r3
 8003e66:	4770      	bx	lr
