###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       300633   # Number of WRITE/WRITEP commands
num_reads_done                 =      1718612   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1381477   # Number of read row buffer hits
num_read_cmds                  =      1718605   # Number of READ/READP commands
num_writes_done                =       300669   # Number of read requests issued
num_write_row_hits             =       218692   # Number of write row buffer hits
num_act_cmds                   =       422959   # Number of ACT commands
num_pre_cmds                   =       422930   # Number of PRE commands
num_ondemand_pres              =       396098   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9640219   # Cyles of rank active rank.0
rank_active_cycles.1           =      9555189   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       359781   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       444811   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1934544   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        39851   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8755   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5678   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4790   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3317   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2330   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1840   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1459   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1190   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15596   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           27   # Write cmd latency (cycles)
write_latency[20-39]           =          160   # Write cmd latency (cycles)
write_latency[40-59]           =          204   # Write cmd latency (cycles)
write_latency[60-79]           =          345   # Write cmd latency (cycles)
write_latency[80-99]           =          480   # Write cmd latency (cycles)
write_latency[100-119]         =          720   # Write cmd latency (cycles)
write_latency[120-139]         =          921   # Write cmd latency (cycles)
write_latency[140-159]         =         1238   # Write cmd latency (cycles)
write_latency[160-179]         =         1587   # Write cmd latency (cycles)
write_latency[180-199]         =         1905   # Write cmd latency (cycles)
write_latency[200-]            =       293046   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       324208   # Read request latency (cycles)
read_latency[40-59]            =       146408   # Read request latency (cycles)
read_latency[60-79]            =       147394   # Read request latency (cycles)
read_latency[80-99]            =       101830   # Read request latency (cycles)
read_latency[100-119]          =        86819   # Read request latency (cycles)
read_latency[120-139]          =        76824   # Read request latency (cycles)
read_latency[140-159]          =        64728   # Read request latency (cycles)
read_latency[160-179]          =        56954   # Read request latency (cycles)
read_latency[180-199]          =        50726   # Read request latency (cycles)
read_latency[200-]             =       662710   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.50076e+09   # Write energy
read_energy                    =  6.92942e+09   # Read energy
act_energy                     =  1.15722e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72695e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.13509e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   6.0155e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.96244e+09   # Active standby energy rank.1
average_read_latency           =      270.454   # Average read request latency (cycles)
average_interarrival           =      4.95207   # Average request interarrival latency (cycles)
total_energy                   =  2.26562e+10   # Total energy (pJ)
average_power                  =      2265.62   # Average power (mW)
average_bandwidth              =      17.2312   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       329128   # Number of WRITE/WRITEP commands
num_reads_done                 =      1887999   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1620999   # Number of read row buffer hits
num_read_cmds                  =      1887988   # Number of READ/READP commands
num_writes_done                =       329149   # Number of read requests issued
num_write_row_hits             =       240817   # Number of write row buffer hits
num_act_cmds                   =       360548   # Number of ACT commands
num_pre_cmds                   =       360518   # Number of PRE commands
num_ondemand_pres              =       331862   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9617384   # Cyles of rank active rank.0
rank_active_cycles.1           =      9594730   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       382616   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       405270   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2138668   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        36324   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7756   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5383   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4643   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3004   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2036   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1748   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1299   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1118   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15190   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =          112   # Write cmd latency (cycles)
write_latency[40-59]           =          158   # Write cmd latency (cycles)
write_latency[60-79]           =          251   # Write cmd latency (cycles)
write_latency[80-99]           =          391   # Write cmd latency (cycles)
write_latency[100-119]         =          584   # Write cmd latency (cycles)
write_latency[120-139]         =          808   # Write cmd latency (cycles)
write_latency[140-159]         =          957   # Write cmd latency (cycles)
write_latency[160-179]         =         1170   # Write cmd latency (cycles)
write_latency[180-199]         =         1399   # Write cmd latency (cycles)
write_latency[200-]            =       323285   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           15   # Read request latency (cycles)
read_latency[20-39]            =       298561   # Read request latency (cycles)
read_latency[40-59]            =       139238   # Read request latency (cycles)
read_latency[60-79]            =       121193   # Read request latency (cycles)
read_latency[80-99]            =        91498   # Read request latency (cycles)
read_latency[100-119]          =        77663   # Read request latency (cycles)
read_latency[120-139]          =        69859   # Read request latency (cycles)
read_latency[140-159]          =        61590   # Read request latency (cycles)
read_latency[160-179]          =        55933   # Read request latency (cycles)
read_latency[180-199]          =        51528   # Read request latency (cycles)
read_latency[200-]             =       920921   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.64301e+09   # Write energy
read_energy                    =  7.61237e+09   # Read energy
act_energy                     =  9.86459e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.83656e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   1.9453e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00125e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.98711e+09   # Active standby energy rank.1
average_read_latency           =      362.569   # Average read request latency (cycles)
average_interarrival           =      4.51024   # Average request interarrival latency (cycles)
total_energy                   =   2.3313e+10   # Total energy (pJ)
average_power                  =       2331.3   # Average power (mW)
average_bandwidth              =      18.9197   # Average bandwidth
