// Seed: 865274176
module module_0 (
    output wire id_0,
    input wor id_1,
    input supply1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output uwire id_5,
    input wire id_6,
    input wand id_7,
    output wand id_8,
    input tri id_9
    , id_15,
    input wand id_10,
    output wand id_11,
    input tri0 id_12,
    output wire id_13
);
  wire id_16;
  wor  id_17;
  wire id_18;
  assign module_1.type_0 = 0;
  always @(negedge 1);
  assign id_8 = id_17 - 1;
  wand id_19 = id_17;
  assign id_0 = id_2;
endmodule
module module_1 (
    input tri1 id_0,
    input supply0 id_1,
    input wand id_2,
    input wire id_3,
    input wor id_4,
    input wire id_5,
    output tri0 id_6,
    output wire id_7,
    input wand id_8,
    input supply1 id_9,
    output tri0 id_10
);
  always begin : LABEL_0
    id_7 = id_5;
  end
  wire id_12;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_8,
      id_5,
      id_1,
      id_7,
      id_5,
      id_9,
      id_6,
      id_0,
      id_0,
      id_10,
      id_5,
      id_7
  );
endmodule
