## Lab Assigments

**1. Vertification of De Morgan's laws of function** f(c,b,a)

    
   - **VHDL code original format of f(c,b,a)** 

https://www.edaplayground.com/x/kvka
   
![Screenshot1](https://github.com/UgurErdemYURT/Digital-electronics-1/blob/main/Labs/01-gates/original.PNG)
 
   - **VHDL code with NAND gates**
   
https://www.edaplayground.com/x/UiQ_

![Screenshot2](https://github.com/UgurErdemYURT/Digital-electronics-1/blob/main/Labs/01-gates/NAND.PNG)

   - **VHDL code with NOR gates**

https://www.edaplayground.com/x/8xaw
   
![Screenshot3](https://github.com/UgurErdemYURT/Digital-electronics-1/blob/main/Labs/01-gates/NOR.PNG)
