Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov 13 15:49:30 2025
| Host         : MohamedAyman running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file uart_rx_timing_summary_routed.rpt -pb uart_rx_timing_summary_routed.pb -rpx uart_rx_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_rx
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  23          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (3)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   73          inf        0.000                      0                   73           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            73 Endpoints
Min Delay            73 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_tick
                            (input port)
  Destination:            rx_done_tick
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.191ns  (logic 3.143ns (50.757%)  route 3.049ns (49.243%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AN27                                              0.000     0.000 r  s_tick (IN)
                         net (fo=0)                   0.000     0.000    s_tick
    AN27                 IBUF (Prop_ibuf_I_O)         0.739     0.739 r  s_tick_IBUF_inst/O
                         net (fo=7, routed)           1.119     1.858    s_tick_IBUF
    SLICE_X45Y52         LUT5 (Prop_lut5_I4_O)        0.053     1.911 r  rx_done_tick_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.337     2.248    rx_done_tick_OBUF_inst_i_2_n_0
    SLICE_X45Y52         LUT3 (Prop_lut3_I1_O)        0.053     2.301 r  rx_done_tick_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.593     3.894    rx_done_tick_OBUF
    AM27                 OBUF (Prop_obuf_I_O)         2.297     6.191 r  rx_done_tick_OBUF_inst/O
                         net (fo=0)                   0.000     6.191    rx_done_tick
    AM27                                                              r  rx_done_tick (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.154ns  (logic 2.625ns (63.183%)  route 1.529ns (36.817%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDCE                         0.000     0.000 r  b_reg_reg[7]/C
    SLICE_X46Y53         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  b_reg_reg[7]/Q
                         net (fo=3, routed)           1.529     1.837    rx_out_OBUF[7]
    AN29                 OBUF (Prop_obuf_I_O)         2.317     4.154 r  rx_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.154    rx_out[7]
    AN29                                                              r  rx_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.100ns  (logic 2.628ns (64.106%)  route 1.472ns (35.894%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDCE                         0.000     0.000 r  b_reg_reg[6]_lopt_replica/C
    SLICE_X46Y56         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  b_reg_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.472     1.780    b_reg_reg[6]_lopt_replica_1
    AP29                 OBUF (Prop_obuf_I_O)         2.320     4.100 r  rx_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.100    rx_out[6]
    AP29                                                              r  rx_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.011ns  (logic 2.613ns (65.149%)  route 1.398ns (34.851%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE                         0.000     0.000 r  b_reg_reg[2]_lopt_replica/C
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  b_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.398     1.706    b_reg_reg[2]_lopt_replica_1
    AN28                 OBUF (Prop_obuf_I_O)         2.305     4.011 r  rx_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.011    rx_out[2]
    AN28                                                              r  rx_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.002ns  (logic 2.601ns (64.990%)  route 1.401ns (35.010%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDCE                         0.000     0.000 r  b_reg_reg[5]_lopt_replica/C
    SLICE_X46Y56         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  b_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.401     1.709    b_reg_reg[5]_lopt_replica_1
    AM25                 OBUF (Prop_obuf_I_O)         2.293     4.002 r  rx_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.002    rx_out[5]
    AM25                                                              r  rx_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.975ns  (logic 2.613ns (65.732%)  route 1.362ns (34.268%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDCE                         0.000     0.000 r  b_reg_reg[1]_lopt_replica/C
    SLICE_X46Y53         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  b_reg_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.362     1.670    b_reg_reg[1]_lopt_replica_1
    AP25                 OBUF (Prop_obuf_I_O)         2.305     3.975 r  rx_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.975    rx_out[1]
    AP25                                                              r  rx_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.973ns  (logic 2.614ns (65.811%)  route 1.358ns (34.189%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE                         0.000     0.000 r  b_reg_reg[3]_lopt_replica/C
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  b_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.358     1.666    b_reg_reg[3]_lopt_replica_1
    AM28                 OBUF (Prop_obuf_I_O)         2.306     3.973 r  rx_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.973    rx_out[3]
    AM28                                                              r  rx_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.876ns  (logic 2.610ns (67.341%)  route 1.266ns (32.659%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDCE                         0.000     0.000 r  b_reg_reg[0]/C
    SLICE_X46Y53         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  b_reg_reg[0]/Q
                         net (fo=1, routed)           1.266     1.574    rx_out_OBUF[0]
    AP26                 OBUF (Prop_obuf_I_O)         2.302     3.876 r  rx_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.876    rx_out[0]
    AP26                                                              r  rx_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            rx_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.856ns  (logic 2.559ns (66.366%)  route 1.297ns (33.634%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDCE                         0.000     0.000 r  b_reg_reg[4]_lopt_replica/C
    SLICE_X47Y56         FDCE (Prop_fdce_C_Q)         0.269     0.269 r  b_reg_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.297     1.566    b_reg_reg[4]_lopt_replica_1
    AN25                 OBUF (Prop_obuf_I_O)         2.290     3.856 r  rx_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.856    rx_out[4]
    AN25                                                              r  rx_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            b_reg_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.193ns  (logic 0.728ns (22.812%)  route 2.465ns (77.188%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF24                                              0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    AF24                 IBUF (Prop_ibuf_I_O)         0.675     0.675 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.836     1.512    reset_n_IBUF
    SLICE_X46Y51         LUT1 (Prop_lut1_I0_O)        0.053     1.565 f  FSM_sequential_state_reg[1]_i_2/O
                         net (fo=23, routed)          1.628     3.193    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X47Y56         FDCE                                         f  b_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.118ns (52.015%)  route 0.109ns (47.985%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE                         0.000     0.000 r  b_reg_reg[3]/C
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  b_reg_reg[3]/Q
                         net (fo=2, routed)           0.109     0.227    rx_out_OBUF[3]
    SLICE_X46Y55         FDCE                                         r  b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.118ns (52.015%)  route 0.109ns (47.985%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDCE                         0.000     0.000 r  b_reg_reg[6]/C
    SLICE_X46Y56         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  b_reg_reg[6]/Q
                         net (fo=2, routed)           0.109     0.227    rx_out_OBUF[6]
    SLICE_X46Y56         FDCE                                         r  b_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            s_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.128ns (51.873%)  route 0.119ns (48.127%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDCE                         0.000     0.000 r  s_reg_reg[1]/C
    SLICE_X45Y53         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  s_reg_reg[1]/Q
                         net (fo=9, routed)           0.119     0.219    s_reg[1]
    SLICE_X44Y53         LUT6 (Prop_lut6_I3_O)        0.028     0.247 r  s_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     0.247    s_reg[3]_i_2_n_0
    SLICE_X44Y53         FDCE                                         r  s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.100ns (39.302%)  route 0.154ns (60.698%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDCE                         0.000     0.000 r  b_reg_reg[4]/C
    SLICE_X47Y56         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  b_reg_reg[4]/Q
                         net (fo=2, routed)           0.154     0.254    rx_out_OBUF[4]
    SLICE_X46Y55         FDCE                                         r  b_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.118ns (43.709%)  route 0.152ns (56.291%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE                         0.000     0.000 r  b_reg_reg[2]/C
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  b_reg_reg[2]/Q
                         net (fo=2, routed)           0.152     0.270    rx_out_OBUF[2]
    SLICE_X46Y53         FDCE                                         r  b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_reg_reg[1]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.118ns (43.548%)  route 0.153ns (56.452%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE                         0.000     0.000 r  b_reg_reg[2]/C
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  b_reg_reg[2]/Q
                         net (fo=2, routed)           0.153     0.271    rx_out_OBUF[2]
    SLICE_X46Y53         FDCE                                         r  b_reg_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 n_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            n_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.128ns (46.233%)  route 0.149ns (53.767%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDCE                         0.000     0.000 r  n_reg_reg[0]/C
    SLICE_X44Y52         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  n_reg_reg[0]/Q
                         net (fo=5, routed)           0.149     0.249    n_reg[0]
    SLICE_X44Y52         LUT3 (Prop_lut3_I2_O)        0.028     0.277 r  n_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.277    n_reg[0]_i_1_n_0
    SLICE_X44Y52         FDCE                                         r  n_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.118ns (42.066%)  route 0.163ns (57.934%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDCE                         0.000     0.000 r  b_reg_reg[1]/C
    SLICE_X46Y53         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  b_reg_reg[1]/Q
                         net (fo=1, routed)           0.163     0.281    rx_out_OBUF[1]
    SLICE_X46Y53         FDCE                                         r  b_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_reg_reg[2]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.118ns (42.066%)  route 0.163ns (57.934%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE                         0.000     0.000 r  b_reg_reg[3]/C
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  b_reg_reg[3]/Q
                         net (fo=2, routed)           0.163     0.281    rx_out_OBUF[3]
    SLICE_X46Y55         FDCE                                         r  b_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            b_reg_reg[5]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.118ns (42.066%)  route 0.163ns (57.934%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y56         FDCE                         0.000     0.000 r  b_reg_reg[6]/C
    SLICE_X46Y56         FDCE (Prop_fdce_C_Q)         0.118     0.118 r  b_reg_reg[6]/Q
                         net (fo=2, routed)           0.163     0.281    rx_out_OBUF[6]
    SLICE_X46Y56         FDCE                                         r  b_reg_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





