<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>PDL for FM Family: stc_hbif_mem_config Struct Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>


</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  <td id="projectlogo"><img alt="Logo" src="products_site_image.png"/></td>
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">PDL for FM Family
   &#160;<span id="projectnumber">Version2.0.0</span>
   </div>
   <div id="projectbrief">FM Peripheral Driver Library</div>
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('structstc__hbif__mem__config.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">stc_hbif_mem_config Struct Reference<div class="ingroups"><a class="el" href="group___hbif_group.html">HyperBus Interface (HBIF)</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="stc_hbif_mem_config" -->
<p>Hyber Flash memory conguration structure.  
 <a href="structstc__hbif__mem__config.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="hbif_8h_source.html">hbif.h</a>&gt;</code></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__hbif__mem__config.html#a85b5c6770061efd14d75512ee726c5a1">u32MemBaseAddress</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The base address for memory space.  <a href="#a85b5c6770061efd14d75512ee726c5a1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">boolean_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__hbif__mem__config.html#a1450db03ed9c2945c897925bfa0341c1">bMergeContinuousRead</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">boolean_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__hbif__mem__config.html#a8544497747da6bf7f769df642e549c9f">bSupportAsymmetryCache</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">boolean_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__hbif__mem__config.html#ae2ff22b5428e9cd097eaf9b3b2287e15">bRegisterSpace</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TRUE: access register space, FALSE: access memory space.  <a href="#ae2ff22b5428e9cd097eaf9b3b2287e15"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">boolean_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__hbif__mem__config.html#ae41546c0cb4ee8401e1caebcbeec6cd7">bHyperRamDevice</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TRUE: connect with HyperRAM memory, FALSE: connect with HyperFlash memory.  <a href="#ae41546c0cb4ee8401e1caebcbeec6cd7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___hbif_group.html#ga7d5d21b15e69489527fe644ce57fe66f">en_hbif_wrap_size_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__hbif__mem__config.html#a04132d427215dd389356ae72591fd68c">enWrapBustsize</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Wrapped burst size type.  <a href="#a04132d427215dd389356ae72591fd68c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___hbif_group.html#ga0ad1621063e8d5b73ec092c41a3a69e4">en_hbif_rcshi_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__hbif__mem__config.html#a3f777f4516e27b3edd70e08343ca61a7">enReadCsHighCycle</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Before the read access, this setting inserts the CK cycles to the chip select high period.  <a href="#a3f777f4516e27b3edd70e08343ca61a7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___hbif_group.html#ga5fca3a69d5e6db505fd6ba162471f8c2">en_hbif_wcshi_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__hbif__mem__config.html#a05d189768b9c44b64b6f1ea9541fcab2">enWriteCsHighCycle</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Before the write access, this setting inserts the CK cycles to the chip select high period.  <a href="#a05d189768b9c44b64b6f1ea9541fcab2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___hbif_group.html#ga0f1f096cb50260ee1e71f99a52336e6d">en_hbif_rcss_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__hbif__mem__config.html#a53645b149905e5756f270308c8659b6c">enReadCsNextClkCycle</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">In the read access, this setting inserts the CK cycles, between the falling edge of chip select and the rising edge of first CK.  <a href="#a53645b149905e5756f270308c8659b6c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___hbif_group.html#gad794dc4bc5e6f52f981bcb163ed39f29">en_hbif_wcss_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__hbif__mem__config.html#a331daaad611f8ffec09c71e704bd79a4">enWriteCsNextClkCycle</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">In the write access, this setting inserts the CK cycles, between the falling edge of chip select and the rising edge of first CK.  <a href="#a331daaad611f8ffec09c71e704bd79a4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___hbif_group.html#gad1722ae27202b0dced5b3f434007deb8">en_hbif_rcsh_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__hbif__mem__config.html#aa097993c633e73e81df24621c3037f35">enReadCsHoldCycle</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">In the read access, this setting inserts the CK cycles, between the falling edge of last CK and the rising edge of chip select.  <a href="#aa097993c633e73e81df24621c3037f35"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___hbif_group.html#ga053bb2f1e36f2be96cf363e349451320">en_hbif_wcsh_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__hbif__mem__config.html#ac4042006c8b26385f1b65b15ed0edf96">enWriteCsHoldCycle</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">In the write access, this setting inserts the CK cycles, between the falling edge of last CK and the rising edge of chip select.  <a href="#ac4042006c8b26385f1b65b15ed0edf96"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___hbif_group.html#ga524ea41e479e39abc794069ad22cc360">en_hbif_ltcy_cycle_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__hbif__mem__config.html#a4ab7060549e1ef2640e61eb426ccbae3">enHyperRamLatencyCycle</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Latency Cycle for HyperRAM mode, ignored when the connected device is HyperFlash.  <a href="#a4ab7060549e1ef2640e61eb426ccbae3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">boolean_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structstc__hbif__mem__config.html#a9f0c211d2dd90287bb38b476c5b797e5">bGpoOutputLevel</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">TRUE: output high from GPO; FALSE: output low from GPO.  <a href="#a9f0c211d2dd90287bb38b476c5b797e5"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>Hyber Flash memory conguration structure. </p>

<p>Definition at line <a class="el" href="hbif_8h_source.html#l00230">230</a> of file <a class="el" href="hbif_8h_source.html">hbif.h</a>.</p>
</div><hr/><h2>Field Documentation</h2>
<a class="anchor" id="a9f0c211d2dd90287bb38b476c5b797e5"></a><!-- doxytag: member="stc_hbif_mem_config::bGpoOutputLevel" ref="a9f0c211d2dd90287bb38b476c5b797e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean_t <a class="el" href="structstc__hbif__mem__config.html#a9f0c211d2dd90287bb38b476c5b797e5">bGpoOutputLevel</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TRUE: output high from GPO; FALSE: output low from GPO. </p>

<p>Definition at line <a class="el" href="hbif_8h_source.html#l00247">247</a> of file <a class="el" href="hbif_8h_source.html">hbif.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae41546c0cb4ee8401e1caebcbeec6cd7"></a><!-- doxytag: member="stc_hbif_mem_config::bHyperRamDevice" ref="ae41546c0cb4ee8401e1caebcbeec6cd7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean_t <a class="el" href="structstc__hbif__mem__config.html#ae41546c0cb4ee8401e1caebcbeec6cd7">bHyperRamDevice</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TRUE: connect with HyperRAM memory, FALSE: connect with HyperFlash memory. </p>

<p>Definition at line <a class="el" href="hbif_8h_source.html#l00238">238</a> of file <a class="el" href="hbif_8h_source.html">hbif.h</a>.</p>

<p>Referenced by <a class="el" href="hbif_8c_source.html#l00107">Hbif_Init()</a>.</p>

</div>
</div>
<a class="anchor" id="a1450db03ed9c2945c897925bfa0341c1"></a><!-- doxytag: member="stc_hbif_mem_config::bMergeContinuousRead" ref="a1450db03ed9c2945c897925bfa0341c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean_t <a class="el" href="structstc__hbif__mem__config.html#a1450db03ed9c2945c897925bfa0341c1">bMergeContinuousRead</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TRUE: wrap transaction and subsequent continuous transaction can be merged FALSE: wrap transaction and subsequent continuous transaction can't be merged </p>

<p>Definition at line <a class="el" href="hbif_8h_source.html#l00233">233</a> of file <a class="el" href="hbif_8h_source.html">hbif.h</a>.</p>

<p>Referenced by <a class="el" href="hbif_8c_source.html#l00107">Hbif_Init()</a>.</p>

</div>
</div>
<a class="anchor" id="ae2ff22b5428e9cd097eaf9b3b2287e15"></a><!-- doxytag: member="stc_hbif_mem_config::bRegisterSpace" ref="ae2ff22b5428e9cd097eaf9b3b2287e15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean_t <a class="el" href="structstc__hbif__mem__config.html#ae2ff22b5428e9cd097eaf9b3b2287e15">bRegisterSpace</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>TRUE: access register space, FALSE: access memory space. </p>

<p>Definition at line <a class="el" href="hbif_8h_source.html#l00237">237</a> of file <a class="el" href="hbif_8h_source.html">hbif.h</a>.</p>

<p>Referenced by <a class="el" href="hbif_8c_source.html#l00107">Hbif_Init()</a>.</p>

</div>
</div>
<a class="anchor" id="a8544497747da6bf7f769df642e549c9f"></a><!-- doxytag: member="stc_hbif_mem_config::bSupportAsymmetryCache" ref="a8544497747da6bf7f769df642e549c9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">boolean_t <a class="el" href="structstc__hbif__mem__config.html#a8544497747da6bf7f769df642e549c9f">bSupportAsymmetryCache</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>TRUE: asymmetry cache system support FALSE: no asymmetry cache system support </p>

<p>Definition at line <a class="el" href="hbif_8h_source.html#l00235">235</a> of file <a class="el" href="hbif_8h_source.html">hbif.h</a>.</p>

<p>Referenced by <a class="el" href="hbif_8c_source.html#l00107">Hbif_Init()</a>.</p>

</div>
</div>
<a class="anchor" id="a4ab7060549e1ef2640e61eb426ccbae3"></a><!-- doxytag: member="stc_hbif_mem_config::enHyperRamLatencyCycle" ref="a4ab7060549e1ef2640e61eb426ccbae3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___hbif_group.html#ga524ea41e479e39abc794069ad22cc360">en_hbif_ltcy_cycle_t</a> <a class="el" href="structstc__hbif__mem__config.html#a4ab7060549e1ef2640e61eb426ccbae3">enHyperRamLatencyCycle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Latency Cycle for HyperRAM mode, ignored when the connected device is HyperFlash. </p>

<p>Definition at line <a class="el" href="hbif_8h_source.html#l00246">246</a> of file <a class="el" href="hbif_8h_source.html">hbif.h</a>.</p>

<p>Referenced by <a class="el" href="hbif_8c_source.html#l00107">Hbif_Init()</a>.</p>

</div>
</div>
<a class="anchor" id="a3f777f4516e27b3edd70e08343ca61a7"></a><!-- doxytag: member="stc_hbif_mem_config::enReadCsHighCycle" ref="a3f777f4516e27b3edd70e08343ca61a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___hbif_group.html#ga0ad1621063e8d5b73ec092c41a3a69e4">en_hbif_rcshi_cycle_t</a> <a class="el" href="structstc__hbif__mem__config.html#a3f777f4516e27b3edd70e08343ca61a7">enReadCsHighCycle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Before the read access, this setting inserts the CK cycles to the chip select high period. </p>

<p>Definition at line <a class="el" href="hbif_8h_source.html#l00240">240</a> of file <a class="el" href="hbif_8h_source.html">hbif.h</a>.</p>

<p>Referenced by <a class="el" href="hbif_8c_source.html#l00107">Hbif_Init()</a>.</p>

</div>
</div>
<a class="anchor" id="aa097993c633e73e81df24621c3037f35"></a><!-- doxytag: member="stc_hbif_mem_config::enReadCsHoldCycle" ref="aa097993c633e73e81df24621c3037f35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___hbif_group.html#gad1722ae27202b0dced5b3f434007deb8">en_hbif_rcsh_cycle_t</a> <a class="el" href="structstc__hbif__mem__config.html#aa097993c633e73e81df24621c3037f35">enReadCsHoldCycle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>In the read access, this setting inserts the CK cycles, between the falling edge of last CK and the rising edge of chip select. </p>

<p>Definition at line <a class="el" href="hbif_8h_source.html#l00244">244</a> of file <a class="el" href="hbif_8h_source.html">hbif.h</a>.</p>

<p>Referenced by <a class="el" href="hbif_8c_source.html#l00107">Hbif_Init()</a>.</p>

</div>
</div>
<a class="anchor" id="a53645b149905e5756f270308c8659b6c"></a><!-- doxytag: member="stc_hbif_mem_config::enReadCsNextClkCycle" ref="a53645b149905e5756f270308c8659b6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___hbif_group.html#ga0f1f096cb50260ee1e71f99a52336e6d">en_hbif_rcss_cycle_t</a> <a class="el" href="structstc__hbif__mem__config.html#a53645b149905e5756f270308c8659b6c">enReadCsNextClkCycle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>In the read access, this setting inserts the CK cycles, between the falling edge of chip select and the rising edge of first CK. </p>

<p>Definition at line <a class="el" href="hbif_8h_source.html#l00242">242</a> of file <a class="el" href="hbif_8h_source.html">hbif.h</a>.</p>

<p>Referenced by <a class="el" href="hbif_8c_source.html#l00107">Hbif_Init()</a>.</p>

</div>
</div>
<a class="anchor" id="a04132d427215dd389356ae72591fd68c"></a><!-- doxytag: member="stc_hbif_mem_config::enWrapBustsize" ref="a04132d427215dd389356ae72591fd68c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___hbif_group.html#ga7d5d21b15e69489527fe644ce57fe66f">en_hbif_wrap_size_t</a> <a class="el" href="structstc__hbif__mem__config.html#a04132d427215dd389356ae72591fd68c">enWrapBustsize</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Wrapped burst size type. </p>

<p>Definition at line <a class="el" href="hbif_8h_source.html#l00239">239</a> of file <a class="el" href="hbif_8h_source.html">hbif.h</a>.</p>

<p>Referenced by <a class="el" href="hbif_8c_source.html#l00107">Hbif_Init()</a>.</p>

</div>
</div>
<a class="anchor" id="a05d189768b9c44b64b6f1ea9541fcab2"></a><!-- doxytag: member="stc_hbif_mem_config::enWriteCsHighCycle" ref="a05d189768b9c44b64b6f1ea9541fcab2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___hbif_group.html#ga5fca3a69d5e6db505fd6ba162471f8c2">en_hbif_wcshi_cycle_t</a> <a class="el" href="structstc__hbif__mem__config.html#a05d189768b9c44b64b6f1ea9541fcab2">enWriteCsHighCycle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Before the write access, this setting inserts the CK cycles to the chip select high period. </p>

<p>Definition at line <a class="el" href="hbif_8h_source.html#l00241">241</a> of file <a class="el" href="hbif_8h_source.html">hbif.h</a>.</p>

<p>Referenced by <a class="el" href="hbif_8c_source.html#l00107">Hbif_Init()</a>.</p>

</div>
</div>
<a class="anchor" id="ac4042006c8b26385f1b65b15ed0edf96"></a><!-- doxytag: member="stc_hbif_mem_config::enWriteCsHoldCycle" ref="ac4042006c8b26385f1b65b15ed0edf96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___hbif_group.html#ga053bb2f1e36f2be96cf363e349451320">en_hbif_wcsh_cycle_t</a> <a class="el" href="structstc__hbif__mem__config.html#ac4042006c8b26385f1b65b15ed0edf96">enWriteCsHoldCycle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>In the write access, this setting inserts the CK cycles, between the falling edge of last CK and the rising edge of chip select. </p>

<p>Definition at line <a class="el" href="hbif_8h_source.html#l00245">245</a> of file <a class="el" href="hbif_8h_source.html">hbif.h</a>.</p>

<p>Referenced by <a class="el" href="hbif_8c_source.html#l00107">Hbif_Init()</a>.</p>

</div>
</div>
<a class="anchor" id="a331daaad611f8ffec09c71e704bd79a4"></a><!-- doxytag: member="stc_hbif_mem_config::enWriteCsNextClkCycle" ref="a331daaad611f8ffec09c71e704bd79a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___hbif_group.html#gad794dc4bc5e6f52f981bcb163ed39f29">en_hbif_wcss_cycle_t</a> <a class="el" href="structstc__hbif__mem__config.html#a331daaad611f8ffec09c71e704bd79a4">enWriteCsNextClkCycle</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>In the write access, this setting inserts the CK cycles, between the falling edge of chip select and the rising edge of first CK. </p>

<p>Definition at line <a class="el" href="hbif_8h_source.html#l00243">243</a> of file <a class="el" href="hbif_8h_source.html">hbif.h</a>.</p>

<p>Referenced by <a class="el" href="hbif_8c_source.html#l00107">Hbif_Init()</a>.</p>

</div>
</div>
<a class="anchor" id="a85b5c6770061efd14d75512ee726c5a1"></a><!-- doxytag: member="stc_hbif_mem_config::u32MemBaseAddress" ref="a85b5c6770061efd14d75512ee726c5a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structstc__hbif__mem__config.html#a85b5c6770061efd14d75512ee726c5a1">u32MemBaseAddress</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>The base address for memory space. </p>

<p>Definition at line <a class="el" href="hbif_8h_source.html#l00232">232</a> of file <a class="el" href="hbif_8h_source.html">hbif.h</a>.</p>

<p>Referenced by <a class="el" href="hbif_8c_source.html#l00107">Hbif_Init()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>C:/Users/chzhang/Desktop/FM0 MCU/universial PDL/release_v11f_doxy/driver/hbif/<a class="el" href="hbif_8h_source.html">hbif.h</a></li>
</ul>
</div><!-- contents -->
</div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="structstc__hbif__mem__config.html">stc_hbif_mem_config</a>      </li>

    <li class="footer">Generated on Tue Sep 29 2015 15:08:08 for PDL for FM Family by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
