// Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Full Version"

// DATE "12/01/2016 16:03:25"

// 
// Device: Altera EP4CGX150DF31C7 Package FBGA896
// 

// 
// This Verilog file should be used for QuestaSim (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module neural_network (
	clk,
	n_rst,
	write,
	read,
	beginbursttransfer,
	burstcount,
	address,
	writedata,
	readdata,
	readdatavalid,
	writeresponsevalid,
	waitrequest,
	response);
input 	clk;
input 	n_rst;
input 	write;
input 	read;
input 	beginbursttransfer;
input 	[9:0] burstcount;
input 	[10:0] address;
input 	[31:0] writedata;
output 	[31:0] readdata;
output 	readdatavalid;
output 	writeresponsevalid;
output 	waitrequest;
output 	[1:0] response;

// Design Ports Information
// readdata[0]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[1]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[2]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[3]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[4]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[5]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[6]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[7]	=>  Location: PIN_M30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[8]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[9]	=>  Location: PIN_N27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[10]	=>  Location: PIN_J30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[11]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[12]	=>  Location: PIN_M29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[13]	=>  Location: PIN_A27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[14]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[15]	=>  Location: PIN_K30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[16]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[17]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[18]	=>  Location: PIN_B27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[19]	=>  Location: PIN_N28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[20]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[21]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[22]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[23]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[24]	=>  Location: PIN_N30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[25]	=>  Location: PIN_C28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[26]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[27]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[28]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[29]	=>  Location: PIN_N29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[30]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdata[31]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// readdatavalid	=>  Location: PIN_H27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeresponsevalid	=>  Location: PIN_J28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// waitrequest	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// response[0]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// response[1]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[0]	=>  Location: PIN_T30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// n_rst	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[6]	=>  Location: PIN_T29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[8]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[7]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[5]	=>  Location: PIN_K24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[4]	=>  Location: PIN_F30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[3]	=>  Location: PIN_D30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[2]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[1]	=>  Location: PIN_E30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[0]	=>  Location: PIN_G29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[10]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[9]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[1]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[2]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[3]	=>  Location: PIN_A28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[4]	=>  Location: PIN_B28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[5]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[6]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[7]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[8]	=>  Location: PIN_B30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[9]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[10]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[11]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[12]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[13]	=>  Location: PIN_F23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[14]	=>  Location: PIN_A29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[15]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[16]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[17]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[18]	=>  Location: PIN_L30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[19]	=>  Location: PIN_J29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[20]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[21]	=>  Location: PIN_H30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[22]	=>  Location: PIN_G30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[23]	=>  Location: PIN_K29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[24]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[25]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[26]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[27]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[28]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[29]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[30]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writedata[31]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// write	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// beginbursttransfer	=>  Location: PIN_H28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// read	=>  Location: PIN_J27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// burstcount[9]	=>  Location: PIN_D29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// burstcount[8]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// burstcount[0]	=>  Location: PIN_C30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// burstcount[1]	=>  Location: PIN_F29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// burstcount[2]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// burstcount[3]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// burstcount[5]	=>  Location: PIN_C29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// burstcount[4]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// burstcount[7]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// burstcount[6]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("neural_network_7_1200mv_0c_v_slow.sdo");
// synopsys translate_on

wire \readdata[0]~output_o ;
wire \readdata[1]~output_o ;
wire \readdata[2]~output_o ;
wire \readdata[3]~output_o ;
wire \readdata[4]~output_o ;
wire \readdata[5]~output_o ;
wire \readdata[6]~output_o ;
wire \readdata[7]~output_o ;
wire \readdata[8]~output_o ;
wire \readdata[9]~output_o ;
wire \readdata[10]~output_o ;
wire \readdata[11]~output_o ;
wire \readdata[12]~output_o ;
wire \readdata[13]~output_o ;
wire \readdata[14]~output_o ;
wire \readdata[15]~output_o ;
wire \readdata[16]~output_o ;
wire \readdata[17]~output_o ;
wire \readdata[18]~output_o ;
wire \readdata[19]~output_o ;
wire \readdata[20]~output_o ;
wire \readdata[21]~output_o ;
wire \readdata[22]~output_o ;
wire \readdata[23]~output_o ;
wire \readdata[24]~output_o ;
wire \readdata[25]~output_o ;
wire \readdata[26]~output_o ;
wire \readdata[27]~output_o ;
wire \readdata[28]~output_o ;
wire \readdata[29]~output_o ;
wire \readdata[30]~output_o ;
wire \readdata[31]~output_o ;
wire \readdatavalid~output_o ;
wire \writeresponsevalid~output_o ;
wire \waitrequest~output_o ;
wire \response[0]~output_o ;
wire \response[1]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \address[9]~input_o ;
wire \n_rst~input_o ;
wire \n_rst~inputclkctrl_outclk ;
wire \write~input_o ;
wire \read~input_o ;
wire \burstcount[0]~input_o ;
wire \burstcount[8]~input_o ;
wire \burstcount[9]~input_o ;
wire \avalon_interface_inst|AC|Selector9~0_combout ;
wire \avalon_interface_inst|AC|state.burst_write~q ;
wire \burstcount[1]~input_o ;
wire \avalon_interface_inst|burstcounter|Add0~2 ;
wire \avalon_interface_inst|burstcounter|Add0~3_combout ;
wire \avalon_interface_inst|burstcounter|Add0~29_combout ;
wire \avalon_interface_inst|burstcounter|count_out[1]~feeder_combout ;
wire \avalon_interface_inst|burstcounter|Equal0~1_combout ;
wire \burstcount[5]~input_o ;
wire \burstcount[4]~input_o ;
wire \avalon_interface_inst|burstcounter|Add0~4 ;
wire \avalon_interface_inst|burstcounter|Add0~5_combout ;
wire \avalon_interface_inst|burstcounter|Add0~28_combout ;
wire \avalon_interface_inst|burstcounter|count_out[2]~feeder_combout ;
wire \avalon_interface_inst|burstcounter|Add0~6 ;
wire \avalon_interface_inst|burstcounter|Add0~7_combout ;
wire \avalon_interface_inst|burstcounter|Add0~27_combout ;
wire \avalon_interface_inst|burstcounter|Add0~8 ;
wire \avalon_interface_inst|burstcounter|Add0~9_combout ;
wire \avalon_interface_inst|burstcounter|Add0~26_combout ;
wire \avalon_interface_inst|burstcounter|Add0~10 ;
wire \avalon_interface_inst|burstcounter|Add0~11_combout ;
wire \avalon_interface_inst|burstcounter|Add0~25_combout ;
wire \avalon_interface_inst|burstcounter|Equal0~3_combout ;
wire \burstcount[7]~input_o ;
wire \burstcount[6]~input_o ;
wire \avalon_interface_inst|burstcounter|Add0~12 ;
wire \avalon_interface_inst|burstcounter|Add0~13_combout ;
wire \avalon_interface_inst|burstcounter|Add0~24_combout ;
wire \avalon_interface_inst|burstcounter|Add0~14 ;
wire \avalon_interface_inst|burstcounter|Add0~15_combout ;
wire \avalon_interface_inst|burstcounter|Add0~23_combout ;
wire \avalon_interface_inst|burstcounter|Equal0~4_combout ;
wire \burstcount[2]~input_o ;
wire \burstcount[3]~input_o ;
wire \avalon_interface_inst|burstcounter|Equal0~2_combout ;
wire \avalon_interface_inst|burstcounter|Equal0~5_combout ;
wire \avalon_interface_inst|burstcounter|Add0~0_combout ;
wire \avalon_interface_inst|burstcounter|Add0~16 ;
wire \avalon_interface_inst|burstcounter|Add0~17_combout ;
wire \avalon_interface_inst|burstcounter|Add0~22_combout ;
wire \avalon_interface_inst|burstcounter|count_out[8]~feeder_combout ;
wire \avalon_interface_inst|burstcounter|Add0~18 ;
wire \avalon_interface_inst|burstcounter|Add0~19_combout ;
wire \avalon_interface_inst|burstcounter|Add0~21_combout ;
wire \avalon_interface_inst|burstcounter|count_out[9]~feeder_combout ;
wire \avalon_interface_inst|burstcounter|Equal0~0_combout ;
wire \avalon_interface_inst|burstcounter|Add0~1_combout ;
wire \avalon_interface_inst|burstcounter|Add0~30_combout ;
wire \avalon_interface_inst|burstcounter|Add0~31_combout ;
wire \avalon_interface_inst|burstcounter|Equal1~5_combout ;
wire \avalon_interface_inst|burstcounter|Equal1~3_combout ;
wire \avalon_interface_inst|burstcounter|Equal1~4_combout ;
wire \avalon_interface_inst|burstcounter|Equal1~0_combout ;
wire \avalon_interface_inst|burstcounter|Equal1~1_combout ;
wire \avalon_interface_inst|burstcounter|Equal1~2_combout ;
wire \avalon_interface_inst|burstcounter|Equal1~6_combout ;
wire \avalon_interface_inst|burstcounter|rollover_flag~q ;
wire \avalon_interface_inst|AC|state.burst_wait~0_combout ;
wire \avalon_interface_inst|AC|state.burst_wait~q ;
wire \address[8]~input_o ;
wire \address[6]~input_o ;
wire \address[7]~input_o ;
wire \avalon_interface_inst|AC|always1~0_combout ;
wire \address[4]~input_o ;
wire \address[0]~input_o ;
wire \avalon_interface_inst|AC|always1~1_combout ;
wire \address[10]~input_o ;
wire \address[2]~input_o ;
wire \address[1]~input_o ;
wire \address[3]~input_o ;
wire \avalon_interface_inst|AC|always1~2_combout ;
wire \address[5]~input_o ;
wire \avalon_interface_inst|AC|always1~3_combout ;
wire \avalon_interface_inst|AC|always1~4_combout ;
wire \beginbursttransfer~input_o ;
wire \avalon_interface_inst|AC|Selector4~1_combout ;
wire \avalon_interface_inst|AC|state.begin_write~q ;
wire \avalon_interface_inst|AC|Selector5~0_combout ;
wire \avalon_interface_inst|AC|state.s_write~q ;
wire \avalon_interface_inst|AC|Selector0~0_combout ;
wire \avalon_interface_inst|AC|Selector4~0_combout ;
wire \avalon_interface_inst|AC|Selector1~0_combout ;
wire \avalon_interface_inst|AC|state.begin_read~q ;
wire \avalon_interface_inst|AC|Selector2~0_combout ;
wire \avalon_interface_inst|AC|state.s_read~q ;
wire \avalon_interface_inst|AC|Selector0~1_combout ;
wire \avalon_interface_inst|AC|state.idle~q ;
wire \avalon_interface_inst|AC|state.bad_addr~0_combout ;
wire \avalon_interface_inst|AC|Add0~1_cout ;
wire \avalon_interface_inst|AC|Add0~3_cout ;
wire \avalon_interface_inst|AC|Add0~5 ;
wire \avalon_interface_inst|AC|Add0~7 ;
wire \avalon_interface_inst|AC|Add0~9 ;
wire \avalon_interface_inst|AC|Add0~11 ;
wire \avalon_interface_inst|AC|Add0~13 ;
wire \avalon_interface_inst|AC|Add0~15 ;
wire \avalon_interface_inst|AC|Add0~17 ;
wire \avalon_interface_inst|AC|Add0~18_combout ;
wire \avalon_interface_inst|AC|Add0~10_combout ;
wire \avalon_interface_inst|AC|Add0~6_combout ;
wire \avalon_interface_inst|AC|Add0~4_combout ;
wire \avalon_interface_inst|AC|Add0~8_combout ;
wire \avalon_interface_inst|AC|LessThan3~0_combout ;
wire \avalon_interface_inst|AC|Add0~16_combout ;
wire \avalon_interface_inst|AC|Add0~12_combout ;
wire \avalon_interface_inst|AC|Add0~14_combout ;
wire \avalon_interface_inst|AC|LessThan3~1_combout ;
wire \avalon_interface_inst|AC|Add0~19 ;
wire \avalon_interface_inst|AC|Add0~20_combout ;
wire \avalon_interface_inst|AC|LessThan3~2_combout ;
wire \avalon_interface_inst|AC|state.bad_addr~1_combout ;
wire \avalon_interface_inst|AC|state.bad_addr~2_combout ;
wire \avalon_interface_inst|AC|state.bad_addr~q ;
wire \avalon_interface_inst|AC|Selector7~0_combout ;
wire \avalon_interface_inst|AC|Selector7~1_combout ;
wire \avalon_interface_inst|AC|Selector7~2_combout ;
wire \avalon_interface_inst|AC|state.chk_burst~q ;
wire \avalon_interface_inst|AC|WideOr7~0_combout ;
wire \avalon_interface_inst|LessThan2~1_combout ;
wire \avalon_interface_inst|LessThan2~0_combout ;
wire \avalon_interface_inst|LessThan2~2_combout ;
wire \avalon_interface_inst|readdata[26]~0_combout ;
wire \writedata[0]~input_o ;
wire \avalon_interface_inst|Add0~1 ;
wire \avalon_interface_inst|Add0~3 ;
wire \avalon_interface_inst|Add0~5 ;
wire \avalon_interface_inst|Add0~7 ;
wire \avalon_interface_inst|Add0~9 ;
wire \avalon_interface_inst|Add0~11 ;
wire \avalon_interface_inst|Add0~13 ;
wire \avalon_interface_inst|Add0~15 ;
wire \avalon_interface_inst|Add0~17 ;
wire \avalon_interface_inst|Add0~18_combout ;
wire \avalon_interface_inst|Add0~19 ;
wire \avalon_interface_inst|Add0~20_combout ;
wire \avalon_interface_inst|csr[0]~0_combout ;
wire \avalon_interface_inst|Add0~14_combout ;
wire \avalon_interface_inst|Add0~16_combout ;
wire \avalon_interface_inst|Add0~10_combout ;
wire \avalon_interface_inst|Add0~8_combout ;
wire \avalon_interface_inst|Add0~12_combout ;
wire \avalon_interface_inst|Add0~4_combout ;
wire \avalon_interface_inst|Add0~0_combout ;
wire \avalon_interface_inst|Add0~6_combout ;
wire \avalon_interface_inst|Add0~2_combout ;
wire \avalon_interface_inst|csr[0]~1_combout ;
wire \avalon_interface_inst|csr[0]~2_combout ;
wire \avalon_interface_inst|csr[0]~3_combout ;
wire \avalon_interface_inst|csr[0]~4_combout ;
wire \avalon_interface_inst|readdata[0]~1_combout ;
wire \writedata[1]~input_o ;
wire \avalon_interface_inst|readdata[1]~2_combout ;
wire \writedata[2]~input_o ;
wire \avalon_interface_inst|readdata[2]~3_combout ;
wire \writedata[3]~input_o ;
wire \avalon_interface_inst|readdata[3]~4_combout ;
wire \writedata[4]~input_o ;
wire \avalon_interface_inst|readdata[4]~5_combout ;
wire \writedata[5]~input_o ;
wire \avalon_interface_inst|csr[5]~feeder_combout ;
wire \avalon_interface_inst|readdata[5]~6_combout ;
wire \writedata[6]~input_o ;
wire \avalon_interface_inst|readdata[6]~7_combout ;
wire \writedata[7]~input_o ;
wire \avalon_interface_inst|readdata[7]~8_combout ;
wire \writedata[8]~input_o ;
wire \avalon_interface_inst|readdata[8]~9_combout ;
wire \writedata[9]~input_o ;
wire \avalon_interface_inst|readdata[9]~10_combout ;
wire \writedata[10]~input_o ;
wire \avalon_interface_inst|readdata[10]~11_combout ;
wire \writedata[11]~input_o ;
wire \avalon_interface_inst|readdata[11]~12_combout ;
wire \writedata[12]~input_o ;
wire \avalon_interface_inst|readdata[12]~13_combout ;
wire \writedata[13]~input_o ;
wire \avalon_interface_inst|readdata[13]~14_combout ;
wire \writedata[14]~input_o ;
wire \avalon_interface_inst|readdata[14]~15_combout ;
wire \writedata[15]~input_o ;
wire \avalon_interface_inst|readdata[15]~16_combout ;
wire \writedata[16]~input_o ;
wire \avalon_interface_inst|readdata[16]~17_combout ;
wire \writedata[17]~input_o ;
wire \avalon_interface_inst|readdata[17]~18_combout ;
wire \writedata[18]~input_o ;
wire \avalon_interface_inst|readdata[18]~19_combout ;
wire \writedata[19]~input_o ;
wire \avalon_interface_inst|readdata[19]~20_combout ;
wire \writedata[20]~input_o ;
wire \avalon_interface_inst|readdata[20]~21_combout ;
wire \writedata[21]~input_o ;
wire \avalon_interface_inst|readdata[21]~22_combout ;
wire \writedata[22]~input_o ;
wire \avalon_interface_inst|readdata[22]~23_combout ;
wire \writedata[23]~input_o ;
wire \avalon_interface_inst|readdata[23]~24_combout ;
wire \writedata[24]~input_o ;
wire \avalon_interface_inst|readdata[24]~25_combout ;
wire \writedata[25]~input_o ;
wire \avalon_interface_inst|readdata[25]~26_combout ;
wire \writedata[26]~input_o ;
wire \avalon_interface_inst|readdata[26]~27_combout ;
wire \writedata[27]~input_o ;
wire \avalon_interface_inst|readdata[27]~28_combout ;
wire \writedata[28]~input_o ;
wire \avalon_interface_inst|readdata[28]~29_combout ;
wire \writedata[29]~input_o ;
wire \avalon_interface_inst|readdata[29]~30_combout ;
wire \writedata[30]~input_o ;
wire \avalon_interface_inst|readdata[30]~31_combout ;
wire \writedata[31]~input_o ;
wire \avalon_interface_inst|readdata[31]~32_combout ;
wire \avalon_interface_inst|AC|WideOr8~0_combout ;
wire [31:0] \avalon_interface_inst|csr ;
wire [9:0] \avalon_interface_inst|burstcounter|count_out ;
wire [10:0] \avalon_interface_inst|AC|output_address ;


// Location: IOOBUF_X97_Y91_N9
cycloneiv_io_obuf \readdata[0]~output (
	.i(\avalon_interface_inst|readdata[0]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[0]~output .bus_hold = "false";
defparam \readdata[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y91_N2
cycloneiv_io_obuf \readdata[1]~output (
	.i(\avalon_interface_inst|readdata[1]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[1]~output .bus_hold = "false";
defparam \readdata[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y59_N9
cycloneiv_io_obuf \readdata[2]~output (
	.i(\avalon_interface_inst|readdata[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[2]~output .bus_hold = "false";
defparam \readdata[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y52_N2
cycloneiv_io_obuf \readdata[3]~output (
	.i(\avalon_interface_inst|readdata[3]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[3]~output .bus_hold = "false";
defparam \readdata[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X97_Y91_N2
cycloneiv_io_obuf \readdata[4]~output (
	.i(\avalon_interface_inst|readdata[4]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[4]~output .bus_hold = "false";
defparam \readdata[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y91_N16
cycloneiv_io_obuf \readdata[5]~output (
	.i(\avalon_interface_inst|readdata[5]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[5]~output .bus_hold = "false";
defparam \readdata[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y91_N2
cycloneiv_io_obuf \readdata[6]~output (
	.i(\avalon_interface_inst|readdata[6]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[6]~output .bus_hold = "false";
defparam \readdata[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y57_N2
cycloneiv_io_obuf \readdata[7]~output (
	.i(\avalon_interface_inst|readdata[7]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[7]~output .bus_hold = "false";
defparam \readdata[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y57_N9
cycloneiv_io_obuf \readdata[8]~output (
	.i(\avalon_interface_inst|readdata[8]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[8]~output .bus_hold = "false";
defparam \readdata[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y56_N9
cycloneiv_io_obuf \readdata[9]~output (
	.i(\avalon_interface_inst|readdata[9]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[9]~output .bus_hold = "false";
defparam \readdata[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y62_N9
cycloneiv_io_obuf \readdata[10]~output (
	.i(\avalon_interface_inst|readdata[10]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[10]~output .bus_hold = "false";
defparam \readdata[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X99_Y91_N9
cycloneiv_io_obuf \readdata[11]~output (
	.i(\avalon_interface_inst|readdata[11]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[11]~output .bus_hold = "false";
defparam \readdata[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y58_N9
cycloneiv_io_obuf \readdata[12]~output (
	.i(\avalon_interface_inst|readdata[12]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[12]~output .bus_hold = "false";
defparam \readdata[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X101_Y91_N2
cycloneiv_io_obuf \readdata[13]~output (
	.i(\avalon_interface_inst|readdata[13]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[13]~output .bus_hold = "false";
defparam \readdata[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y54_N2
cycloneiv_io_obuf \readdata[14]~output (
	.i(\avalon_interface_inst|readdata[14]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[14]~output .bus_hold = "false";
defparam \readdata[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y60_N9
cycloneiv_io_obuf \readdata[15]~output (
	.i(\avalon_interface_inst|readdata[15]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[15]~output .bus_hold = "false";
defparam \readdata[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y83_N9
cycloneiv_io_obuf \readdata[16]~output (
	.i(\avalon_interface_inst|readdata[16]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[16]~output .bus_hold = "false";
defparam \readdata[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y58_N2
cycloneiv_io_obuf \readdata[17]~output (
	.i(\avalon_interface_inst|readdata[17]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[17]~output .bus_hold = "false";
defparam \readdata[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X101_Y91_N9
cycloneiv_io_obuf \readdata[18]~output (
	.i(\avalon_interface_inst|readdata[18]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[18]~output .bus_hold = "false";
defparam \readdata[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y55_N2
cycloneiv_io_obuf \readdata[19]~output (
	.i(\avalon_interface_inst|readdata[19]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[19]~output .bus_hold = "false";
defparam \readdata[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y83_N2
cycloneiv_io_obuf \readdata[20]~output (
	.i(\avalon_interface_inst|readdata[20]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[20]~output .bus_hold = "false";
defparam \readdata[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y91_N23
cycloneiv_io_obuf \readdata[21]~output (
	.i(\avalon_interface_inst|readdata[21]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[21]~output .bus_hold = "false";
defparam \readdata[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y91_N9
cycloneiv_io_obuf \readdata[22]~output (
	.i(\avalon_interface_inst|readdata[22]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[22]~output .bus_hold = "false";
defparam \readdata[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y56_N2
cycloneiv_io_obuf \readdata[23]~output (
	.i(\avalon_interface_inst|readdata[23]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[23]~output .bus_hold = "false";
defparam \readdata[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y53_N2
cycloneiv_io_obuf \readdata[24]~output (
	.i(\avalon_interface_inst|readdata[24]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[24]~output .bus_hold = "false";
defparam \readdata[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y91_N16
cycloneiv_io_obuf \readdata[25]~output (
	.i(\avalon_interface_inst|readdata[25]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[25]~output .bus_hold = "false";
defparam \readdata[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y55_N9
cycloneiv_io_obuf \readdata[26]~output (
	.i(\avalon_interface_inst|readdata[26]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[26]~output .bus_hold = "false";
defparam \readdata[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X106_Y91_N9
cycloneiv_io_obuf \readdata[27]~output (
	.i(\avalon_interface_inst|readdata[27]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[27]~output .bus_hold = "false";
defparam \readdata[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y59_N2
cycloneiv_io_obuf \readdata[28]~output (
	.i(\avalon_interface_inst|readdata[28]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[28]~output .bus_hold = "false";
defparam \readdata[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y54_N9
cycloneiv_io_obuf \readdata[29]~output (
	.i(\avalon_interface_inst|readdata[29]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[29]~output .bus_hold = "false";
defparam \readdata[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y91_N23
cycloneiv_io_obuf \readdata[30]~output (
	.i(\avalon_interface_inst|readdata[30]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[30]~output .bus_hold = "false";
defparam \readdata[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X95_Y91_N9
cycloneiv_io_obuf \readdata[31]~output (
	.i(\avalon_interface_inst|readdata[31]~32_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdata[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \readdata[31]~output .bus_hold = "false";
defparam \readdata[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y80_N9
cycloneiv_io_obuf \readdatavalid~output (
	.i(\avalon_interface_inst|AC|state.s_read~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\readdatavalid~output_o ),
	.obar());
// synopsys translate_off
defparam \readdatavalid~output .bus_hold = "false";
defparam \readdatavalid~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y76_N2
cycloneiv_io_obuf \writeresponsevalid~output (
	.i(\avalon_interface_inst|AC|state.s_write~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\writeresponsevalid~output_o ),
	.obar());
// synopsys translate_off
defparam \writeresponsevalid~output .bus_hold = "false";
defparam \writeresponsevalid~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X117_Y84_N2
cycloneiv_io_obuf \waitrequest~output (
	.i(!\avalon_interface_inst|AC|WideOr8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\waitrequest~output_o ),
	.obar());
// synopsys translate_off
defparam \waitrequest~output .bus_hold = "false";
defparam \waitrequest~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y91_N23
cycloneiv_io_obuf \response[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\response[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \response[0]~output .bus_hold = "false";
defparam \response[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y91_N23
cycloneiv_io_obuf \response[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\response[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \response[1]~output .bus_hold = "false";
defparam \response[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N15
cycloneiv_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G29
cycloneiv_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X117_Y73_N8
cycloneiv_io_ibuf \address[9]~input (
	.i(address[9]),
	.ibar(gnd),
	.o(\address[9]~input_o ));
// synopsys translate_off
defparam \address[9]~input .bus_hold = "false";
defparam \address[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X57_Y0_N22
cycloneiv_io_ibuf \n_rst~input (
	.i(n_rst),
	.ibar(gnd),
	.o(\n_rst~input_o ));
// synopsys translate_off
defparam \n_rst~input .bus_hold = "false";
defparam \n_rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G28
cycloneiv_clkctrl \n_rst~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\n_rst~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\n_rst~inputclkctrl_outclk ));
// synopsys translate_off
defparam \n_rst~inputclkctrl .clock_type = "global clock";
defparam \n_rst~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X117_Y84_N8
cycloneiv_io_ibuf \write~input (
	.i(write),
	.ibar(gnd),
	.o(\write~input_o ));
// synopsys translate_off
defparam \write~input .bus_hold = "false";
defparam \write~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y80_N1
cycloneiv_io_ibuf \read~input (
	.i(read),
	.ibar(gnd),
	.o(\read~input_o ));
// synopsys translate_off
defparam \read~input .bus_hold = "false";
defparam \read~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y77_N8
cycloneiv_io_ibuf \burstcount[0]~input (
	.i(burstcount[0]),
	.ibar(gnd),
	.o(\burstcount[0]~input_o ));
// synopsys translate_off
defparam \burstcount[0]~input .bus_hold = "false";
defparam \burstcount[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y79_N8
cycloneiv_io_ibuf \burstcount[8]~input (
	.i(burstcount[8]),
	.ibar(gnd),
	.o(\burstcount[8]~input_o ));
// synopsys translate_off
defparam \burstcount[8]~input .bus_hold = "false";
defparam \burstcount[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y74_N1
cycloneiv_io_ibuf \burstcount[9]~input (
	.i(burstcount[9]),
	.ibar(gnd),
	.o(\burstcount[9]~input_o ));
// synopsys translate_off
defparam \burstcount[9]~input .bus_hold = "false";
defparam \burstcount[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y76_N0
cycloneiv_lcell_comb \avalon_interface_inst|AC|Selector9~0 (
// Equation(s):
// \avalon_interface_inst|AC|Selector9~0_combout  = (\avalon_interface_inst|AC|state.chk_burst~q  & !\avalon_interface_inst|burstcounter|rollover_flag~q )

	.dataa(\avalon_interface_inst|AC|state.chk_burst~q ),
	.datab(gnd),
	.datac(\avalon_interface_inst|burstcounter|rollover_flag~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|Selector9~0 .lut_mask = 16'h0A0A;
defparam \avalon_interface_inst|AC|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y76_N1
dffeas \avalon_interface_inst|AC|state.burst_write (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\avalon_interface_inst|AC|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|AC|state.burst_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|AC|state.burst_write .is_wysiwyg = "true";
defparam \avalon_interface_inst|AC|state.burst_write .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y81_N8
cycloneiv_io_ibuf \burstcount[1]~input (
	.i(burstcount[1]),
	.ibar(gnd),
	.o(\burstcount[1]~input_o ));
// synopsys translate_off
defparam \burstcount[1]~input .bus_hold = "false";
defparam \burstcount[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X114_Y75_N29
dffeas \avalon_interface_inst|burstcounter|count_out[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\avalon_interface_inst|burstcounter|Add0~31_combout ),
	.asdata(vcc),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|burstcounter|count_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|count_out[0] .is_wysiwyg = "true";
defparam \avalon_interface_inst|burstcounter|count_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y75_N8
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Add0~1 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Add0~1_combout  = \avalon_interface_inst|burstcounter|count_out [0] $ (VCC)
// \avalon_interface_inst|burstcounter|Add0~2  = CARRY(\avalon_interface_inst|burstcounter|count_out [0])

	.dataa(\avalon_interface_inst|burstcounter|count_out [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Add0~1_combout ),
	.cout(\avalon_interface_inst|burstcounter|Add0~2 ));
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Add0~1 .lut_mask = 16'h55AA;
defparam \avalon_interface_inst|burstcounter|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y75_N10
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Add0~3 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Add0~3_combout  = (\avalon_interface_inst|burstcounter|count_out [1] & (!\avalon_interface_inst|burstcounter|Add0~2 )) # (!\avalon_interface_inst|burstcounter|count_out [1] & ((\avalon_interface_inst|burstcounter|Add0~2 
// ) # (GND)))
// \avalon_interface_inst|burstcounter|Add0~4  = CARRY((!\avalon_interface_inst|burstcounter|Add0~2 ) # (!\avalon_interface_inst|burstcounter|count_out [1]))

	.dataa(gnd),
	.datab(\avalon_interface_inst|burstcounter|count_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|burstcounter|Add0~2 ),
	.combout(\avalon_interface_inst|burstcounter|Add0~3_combout ),
	.cout(\avalon_interface_inst|burstcounter|Add0~4 ));
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Add0~3 .lut_mask = 16'h3C3F;
defparam \avalon_interface_inst|burstcounter|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X115_Y75_N30
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Add0~29 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Add0~29_combout  = (\avalon_interface_inst|burstcounter|count_out [1] & (((\avalon_interface_inst|burstcounter|Add0~3_combout  & \avalon_interface_inst|burstcounter|Add0~0_combout )) # 
// (!\avalon_interface_inst|AC|state.burst_write~q ))) # (!\avalon_interface_inst|burstcounter|count_out [1] & (((\avalon_interface_inst|burstcounter|Add0~3_combout  & \avalon_interface_inst|burstcounter|Add0~0_combout ))))

	.dataa(\avalon_interface_inst|burstcounter|count_out [1]),
	.datab(\avalon_interface_inst|AC|state.burst_write~q ),
	.datac(\avalon_interface_inst|burstcounter|Add0~3_combout ),
	.datad(\avalon_interface_inst|burstcounter|Add0~0_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Add0~29 .lut_mask = 16'hF222;
defparam \avalon_interface_inst|burstcounter|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y75_N6
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|count_out[1]~feeder (
// Equation(s):
// \avalon_interface_inst|burstcounter|count_out[1]~feeder_combout  = \avalon_interface_inst|burstcounter|Add0~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\avalon_interface_inst|burstcounter|Add0~29_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|count_out[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|count_out[1]~feeder .lut_mask = 16'hF0F0;
defparam \avalon_interface_inst|burstcounter|count_out[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y75_N7
dffeas \avalon_interface_inst|burstcounter|count_out[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\avalon_interface_inst|burstcounter|count_out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|burstcounter|count_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|count_out[1] .is_wysiwyg = "true";
defparam \avalon_interface_inst|burstcounter|count_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y75_N10
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Equal0~1 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Equal0~1_combout  = (\burstcount[0]~input_o  & (\avalon_interface_inst|burstcounter|count_out [0] & (\burstcount[1]~input_o  $ (!\avalon_interface_inst|burstcounter|count_out [1])))) # (!\burstcount[0]~input_o  & 
// (!\avalon_interface_inst|burstcounter|count_out [0] & (\burstcount[1]~input_o  $ (!\avalon_interface_inst|burstcounter|count_out [1]))))

	.dataa(\burstcount[0]~input_o ),
	.datab(\burstcount[1]~input_o ),
	.datac(\avalon_interface_inst|burstcounter|count_out [1]),
	.datad(\avalon_interface_inst|burstcounter|count_out [0]),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Equal0~1 .lut_mask = 16'h8241;
defparam \avalon_interface_inst|burstcounter|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y77_N1
cycloneiv_io_ibuf \burstcount[5]~input (
	.i(burstcount[5]),
	.ibar(gnd),
	.o(\burstcount[5]~input_o ));
// synopsys translate_off
defparam \burstcount[5]~input .bus_hold = "false";
defparam \burstcount[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y81_N1
cycloneiv_io_ibuf \burstcount[4]~input (
	.i(burstcount[4]),
	.ibar(gnd),
	.o(\burstcount[4]~input_o ));
// synopsys translate_off
defparam \burstcount[4]~input .bus_hold = "false";
defparam \burstcount[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y75_N12
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Add0~5 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Add0~5_combout  = (\avalon_interface_inst|burstcounter|count_out [2] & (\avalon_interface_inst|burstcounter|Add0~4  $ (GND))) # (!\avalon_interface_inst|burstcounter|count_out [2] & 
// (!\avalon_interface_inst|burstcounter|Add0~4  & VCC))
// \avalon_interface_inst|burstcounter|Add0~6  = CARRY((\avalon_interface_inst|burstcounter|count_out [2] & !\avalon_interface_inst|burstcounter|Add0~4 ))

	.dataa(gnd),
	.datab(\avalon_interface_inst|burstcounter|count_out [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|burstcounter|Add0~4 ),
	.combout(\avalon_interface_inst|burstcounter|Add0~5_combout ),
	.cout(\avalon_interface_inst|burstcounter|Add0~6 ));
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Add0~5 .lut_mask = 16'hC30C;
defparam \avalon_interface_inst|burstcounter|Add0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X115_Y75_N20
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Add0~28 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Add0~28_combout  = (\avalon_interface_inst|burstcounter|count_out [2] & (((\avalon_interface_inst|burstcounter|Add0~5_combout  & \avalon_interface_inst|burstcounter|Add0~0_combout )) # 
// (!\avalon_interface_inst|AC|state.burst_write~q ))) # (!\avalon_interface_inst|burstcounter|count_out [2] & (((\avalon_interface_inst|burstcounter|Add0~5_combout  & \avalon_interface_inst|burstcounter|Add0~0_combout ))))

	.dataa(\avalon_interface_inst|burstcounter|count_out [2]),
	.datab(\avalon_interface_inst|AC|state.burst_write~q ),
	.datac(\avalon_interface_inst|burstcounter|Add0~5_combout ),
	.datad(\avalon_interface_inst|burstcounter|Add0~0_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Add0~28_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Add0~28 .lut_mask = 16'hF222;
defparam \avalon_interface_inst|burstcounter|Add0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y75_N16
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|count_out[2]~feeder (
// Equation(s):
// \avalon_interface_inst|burstcounter|count_out[2]~feeder_combout  = \avalon_interface_inst|burstcounter|Add0~28_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\avalon_interface_inst|burstcounter|Add0~28_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|count_out[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|count_out[2]~feeder .lut_mask = 16'hF0F0;
defparam \avalon_interface_inst|burstcounter|count_out[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y75_N17
dffeas \avalon_interface_inst|burstcounter|count_out[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\avalon_interface_inst|burstcounter|count_out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|burstcounter|count_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|count_out[2] .is_wysiwyg = "true";
defparam \avalon_interface_inst|burstcounter|count_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y75_N14
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Add0~7 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Add0~7_combout  = (\avalon_interface_inst|burstcounter|count_out [3] & (!\avalon_interface_inst|burstcounter|Add0~6 )) # (!\avalon_interface_inst|burstcounter|count_out [3] & ((\avalon_interface_inst|burstcounter|Add0~6 
// ) # (GND)))
// \avalon_interface_inst|burstcounter|Add0~8  = CARRY((!\avalon_interface_inst|burstcounter|Add0~6 ) # (!\avalon_interface_inst|burstcounter|count_out [3]))

	.dataa(gnd),
	.datab(\avalon_interface_inst|burstcounter|count_out [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|burstcounter|Add0~6 ),
	.combout(\avalon_interface_inst|burstcounter|Add0~7_combout ),
	.cout(\avalon_interface_inst|burstcounter|Add0~8 ));
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Add0~7 .lut_mask = 16'h3C3F;
defparam \avalon_interface_inst|burstcounter|Add0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X115_Y75_N2
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Add0~27 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Add0~27_combout  = (\avalon_interface_inst|AC|state.burst_write~q  & (((\avalon_interface_inst|burstcounter|Add0~7_combout  & \avalon_interface_inst|burstcounter|Add0~0_combout )))) # 
// (!\avalon_interface_inst|AC|state.burst_write~q  & ((\avalon_interface_inst|burstcounter|count_out [3]) # ((\avalon_interface_inst|burstcounter|Add0~7_combout  & \avalon_interface_inst|burstcounter|Add0~0_combout ))))

	.dataa(\avalon_interface_inst|AC|state.burst_write~q ),
	.datab(\avalon_interface_inst|burstcounter|count_out [3]),
	.datac(\avalon_interface_inst|burstcounter|Add0~7_combout ),
	.datad(\avalon_interface_inst|burstcounter|Add0~0_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Add0~27_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Add0~27 .lut_mask = 16'hF444;
defparam \avalon_interface_inst|burstcounter|Add0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y75_N5
dffeas \avalon_interface_inst|burstcounter|count_out[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\avalon_interface_inst|burstcounter|Add0~27_combout ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|burstcounter|count_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|count_out[3] .is_wysiwyg = "true";
defparam \avalon_interface_inst|burstcounter|count_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y75_N16
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Add0~9 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Add0~9_combout  = (\avalon_interface_inst|burstcounter|count_out [4] & (\avalon_interface_inst|burstcounter|Add0~8  $ (GND))) # (!\avalon_interface_inst|burstcounter|count_out [4] & 
// (!\avalon_interface_inst|burstcounter|Add0~8  & VCC))
// \avalon_interface_inst|burstcounter|Add0~10  = CARRY((\avalon_interface_inst|burstcounter|count_out [4] & !\avalon_interface_inst|burstcounter|Add0~8 ))

	.dataa(\avalon_interface_inst|burstcounter|count_out [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|burstcounter|Add0~8 ),
	.combout(\avalon_interface_inst|burstcounter|Add0~9_combout ),
	.cout(\avalon_interface_inst|burstcounter|Add0~10 ));
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Add0~9 .lut_mask = 16'hA50A;
defparam \avalon_interface_inst|burstcounter|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X115_Y75_N24
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Add0~26 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Add0~26_combout  = (\avalon_interface_inst|AC|state.burst_write~q  & (\avalon_interface_inst|burstcounter|Add0~0_combout  & ((\avalon_interface_inst|burstcounter|Add0~9_combout )))) # 
// (!\avalon_interface_inst|AC|state.burst_write~q  & ((\avalon_interface_inst|burstcounter|count_out [4]) # ((\avalon_interface_inst|burstcounter|Add0~0_combout  & \avalon_interface_inst|burstcounter|Add0~9_combout ))))

	.dataa(\avalon_interface_inst|AC|state.burst_write~q ),
	.datab(\avalon_interface_inst|burstcounter|Add0~0_combout ),
	.datac(\avalon_interface_inst|burstcounter|count_out [4]),
	.datad(\avalon_interface_inst|burstcounter|Add0~9_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Add0~26 .lut_mask = 16'hDC50;
defparam \avalon_interface_inst|burstcounter|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y75_N29
dffeas \avalon_interface_inst|burstcounter|count_out[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\avalon_interface_inst|burstcounter|Add0~26_combout ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|burstcounter|count_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|count_out[4] .is_wysiwyg = "true";
defparam \avalon_interface_inst|burstcounter|count_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y75_N18
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Add0~11 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Add0~11_combout  = (\avalon_interface_inst|burstcounter|count_out [5] & (!\avalon_interface_inst|burstcounter|Add0~10 )) # (!\avalon_interface_inst|burstcounter|count_out [5] & 
// ((\avalon_interface_inst|burstcounter|Add0~10 ) # (GND)))
// \avalon_interface_inst|burstcounter|Add0~12  = CARRY((!\avalon_interface_inst|burstcounter|Add0~10 ) # (!\avalon_interface_inst|burstcounter|count_out [5]))

	.dataa(\avalon_interface_inst|burstcounter|count_out [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|burstcounter|Add0~10 ),
	.combout(\avalon_interface_inst|burstcounter|Add0~11_combout ),
	.cout(\avalon_interface_inst|burstcounter|Add0~12 ));
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Add0~11 .lut_mask = 16'h5A5F;
defparam \avalon_interface_inst|burstcounter|Add0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y75_N20
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Add0~25 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Add0~25_combout  = (\avalon_interface_inst|burstcounter|count_out [5] & (((\avalon_interface_inst|burstcounter|Add0~0_combout  & \avalon_interface_inst|burstcounter|Add0~11_combout )) # 
// (!\avalon_interface_inst|AC|state.burst_write~q ))) # (!\avalon_interface_inst|burstcounter|count_out [5] & (\avalon_interface_inst|burstcounter|Add0~0_combout  & ((\avalon_interface_inst|burstcounter|Add0~11_combout ))))

	.dataa(\avalon_interface_inst|burstcounter|count_out [5]),
	.datab(\avalon_interface_inst|burstcounter|Add0~0_combout ),
	.datac(\avalon_interface_inst|AC|state.burst_write~q ),
	.datad(\avalon_interface_inst|burstcounter|Add0~11_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Add0~25_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Add0~25 .lut_mask = 16'hCE0A;
defparam \avalon_interface_inst|burstcounter|Add0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y75_N27
dffeas \avalon_interface_inst|burstcounter|count_out[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\avalon_interface_inst|burstcounter|Add0~25_combout ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|burstcounter|count_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|count_out[5] .is_wysiwyg = "true";
defparam \avalon_interface_inst|burstcounter|count_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X115_Y75_N14
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Equal0~3 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Equal0~3_combout  = (\burstcount[5]~input_o  & (\avalon_interface_inst|burstcounter|count_out [5] & (\burstcount[4]~input_o  $ (!\avalon_interface_inst|burstcounter|count_out [4])))) # (!\burstcount[5]~input_o  & 
// (!\avalon_interface_inst|burstcounter|count_out [5] & (\burstcount[4]~input_o  $ (!\avalon_interface_inst|burstcounter|count_out [4]))))

	.dataa(\burstcount[5]~input_o ),
	.datab(\burstcount[4]~input_o ),
	.datac(\avalon_interface_inst|burstcounter|count_out [4]),
	.datad(\avalon_interface_inst|burstcounter|count_out [5]),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Equal0~3 .lut_mask = 16'h8241;
defparam \avalon_interface_inst|burstcounter|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y79_N1
cycloneiv_io_ibuf \burstcount[7]~input (
	.i(burstcount[7]),
	.ibar(gnd),
	.o(\burstcount[7]~input_o ));
// synopsys translate_off
defparam \burstcount[7]~input .bus_hold = "false";
defparam \burstcount[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y72_N1
cycloneiv_io_ibuf \burstcount[6]~input (
	.i(burstcount[6]),
	.ibar(gnd),
	.o(\burstcount[6]~input_o ));
// synopsys translate_off
defparam \burstcount[6]~input .bus_hold = "false";
defparam \burstcount[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y75_N20
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Add0~13 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Add0~13_combout  = (\avalon_interface_inst|burstcounter|count_out [6] & (\avalon_interface_inst|burstcounter|Add0~12  $ (GND))) # (!\avalon_interface_inst|burstcounter|count_out [6] & 
// (!\avalon_interface_inst|burstcounter|Add0~12  & VCC))
// \avalon_interface_inst|burstcounter|Add0~14  = CARRY((\avalon_interface_inst|burstcounter|count_out [6] & !\avalon_interface_inst|burstcounter|Add0~12 ))

	.dataa(\avalon_interface_inst|burstcounter|count_out [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|burstcounter|Add0~12 ),
	.combout(\avalon_interface_inst|burstcounter|Add0~13_combout ),
	.cout(\avalon_interface_inst|burstcounter|Add0~14 ));
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Add0~13 .lut_mask = 16'hA50A;
defparam \avalon_interface_inst|burstcounter|Add0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y75_N30
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Add0~24 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Add0~24_combout  = (\avalon_interface_inst|AC|state.burst_write~q  & (\avalon_interface_inst|burstcounter|Add0~0_combout  & ((\avalon_interface_inst|burstcounter|Add0~13_combout )))) # 
// (!\avalon_interface_inst|AC|state.burst_write~q  & ((\avalon_interface_inst|burstcounter|count_out [6]) # ((\avalon_interface_inst|burstcounter|Add0~0_combout  & \avalon_interface_inst|burstcounter|Add0~13_combout ))))

	.dataa(\avalon_interface_inst|AC|state.burst_write~q ),
	.datab(\avalon_interface_inst|burstcounter|Add0~0_combout ),
	.datac(\avalon_interface_inst|burstcounter|count_out [6]),
	.datad(\avalon_interface_inst|burstcounter|Add0~13_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Add0~24_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Add0~24 .lut_mask = 16'hDC50;
defparam \avalon_interface_inst|burstcounter|Add0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y75_N31
dffeas \avalon_interface_inst|burstcounter|count_out[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\avalon_interface_inst|burstcounter|Add0~24_combout ),
	.asdata(vcc),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|burstcounter|count_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|count_out[6] .is_wysiwyg = "true";
defparam \avalon_interface_inst|burstcounter|count_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y75_N22
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Add0~15 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Add0~15_combout  = (\avalon_interface_inst|burstcounter|count_out [7] & (!\avalon_interface_inst|burstcounter|Add0~14 )) # (!\avalon_interface_inst|burstcounter|count_out [7] & 
// ((\avalon_interface_inst|burstcounter|Add0~14 ) # (GND)))
// \avalon_interface_inst|burstcounter|Add0~16  = CARRY((!\avalon_interface_inst|burstcounter|Add0~14 ) # (!\avalon_interface_inst|burstcounter|count_out [7]))

	.dataa(gnd),
	.datab(\avalon_interface_inst|burstcounter|count_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|burstcounter|Add0~14 ),
	.combout(\avalon_interface_inst|burstcounter|Add0~15_combout ),
	.cout(\avalon_interface_inst|burstcounter|Add0~16 ));
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Add0~15 .lut_mask = 16'h3C3F;
defparam \avalon_interface_inst|burstcounter|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y75_N14
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Add0~23 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Add0~23_combout  = (\avalon_interface_inst|AC|state.burst_write~q  & (((\avalon_interface_inst|burstcounter|Add0~15_combout  & \avalon_interface_inst|burstcounter|Add0~0_combout )))) # 
// (!\avalon_interface_inst|AC|state.burst_write~q  & ((\avalon_interface_inst|burstcounter|count_out [7]) # ((\avalon_interface_inst|burstcounter|Add0~15_combout  & \avalon_interface_inst|burstcounter|Add0~0_combout ))))

	.dataa(\avalon_interface_inst|AC|state.burst_write~q ),
	.datab(\avalon_interface_inst|burstcounter|count_out [7]),
	.datac(\avalon_interface_inst|burstcounter|Add0~15_combout ),
	.datad(\avalon_interface_inst|burstcounter|Add0~0_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Add0~23 .lut_mask = 16'hF444;
defparam \avalon_interface_inst|burstcounter|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y75_N25
dffeas \avalon_interface_inst|burstcounter|count_out[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\avalon_interface_inst|burstcounter|Add0~23_combout ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|burstcounter|count_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|count_out[7] .is_wysiwyg = "true";
defparam \avalon_interface_inst|burstcounter|count_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y75_N24
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Equal0~4 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Equal0~4_combout  = (\burstcount[7]~input_o  & (\avalon_interface_inst|burstcounter|count_out [7] & (\burstcount[6]~input_o  $ (!\avalon_interface_inst|burstcounter|count_out [6])))) # (!\burstcount[7]~input_o  & 
// (!\avalon_interface_inst|burstcounter|count_out [7] & (\burstcount[6]~input_o  $ (!\avalon_interface_inst|burstcounter|count_out [6]))))

	.dataa(\burstcount[7]~input_o ),
	.datab(\burstcount[6]~input_o ),
	.datac(\avalon_interface_inst|burstcounter|count_out [7]),
	.datad(\avalon_interface_inst|burstcounter|count_out [6]),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Equal0~4 .lut_mask = 16'h8421;
defparam \avalon_interface_inst|burstcounter|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y86_N8
cycloneiv_io_ibuf \burstcount[2]~input (
	.i(burstcount[2]),
	.ibar(gnd),
	.o(\burstcount[2]~input_o ));
// synopsys translate_off
defparam \burstcount[2]~input .bus_hold = "false";
defparam \burstcount[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y86_N1
cycloneiv_io_ibuf \burstcount[3]~input (
	.i(burstcount[3]),
	.ibar(gnd),
	.o(\burstcount[3]~input_o ));
// synopsys translate_off
defparam \burstcount[3]~input .bus_hold = "false";
defparam \burstcount[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y75_N0
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Equal0~2 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Equal0~2_combout  = (\burstcount[2]~input_o  & (\avalon_interface_inst|burstcounter|count_out [2] & (\avalon_interface_inst|burstcounter|count_out [3] $ (!\burstcount[3]~input_o )))) # (!\burstcount[2]~input_o  & 
// (!\avalon_interface_inst|burstcounter|count_out [2] & (\avalon_interface_inst|burstcounter|count_out [3] $ (!\burstcount[3]~input_o ))))

	.dataa(\burstcount[2]~input_o ),
	.datab(\avalon_interface_inst|burstcounter|count_out [3]),
	.datac(\avalon_interface_inst|burstcounter|count_out [2]),
	.datad(\burstcount[3]~input_o ),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Equal0~2 .lut_mask = 16'h8421;
defparam \avalon_interface_inst|burstcounter|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y75_N28
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Equal0~5 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Equal0~5_combout  = (\avalon_interface_inst|burstcounter|Equal0~1_combout  & (\avalon_interface_inst|burstcounter|Equal0~3_combout  & (\avalon_interface_inst|burstcounter|Equal0~4_combout  & 
// \avalon_interface_inst|burstcounter|Equal0~2_combout )))

	.dataa(\avalon_interface_inst|burstcounter|Equal0~1_combout ),
	.datab(\avalon_interface_inst|burstcounter|Equal0~3_combout ),
	.datac(\avalon_interface_inst|burstcounter|Equal0~4_combout ),
	.datad(\avalon_interface_inst|burstcounter|Equal0~2_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Equal0~5 .lut_mask = 16'h8000;
defparam \avalon_interface_inst|burstcounter|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y75_N18
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Add0~0 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Add0~0_combout  = (\avalon_interface_inst|AC|state.burst_write~q  & ((!\avalon_interface_inst|burstcounter|Equal0~5_combout ) # (!\avalon_interface_inst|burstcounter|Equal0~0_combout )))

	.dataa(\avalon_interface_inst|burstcounter|Equal0~0_combout ),
	.datab(\avalon_interface_inst|AC|state.burst_write~q ),
	.datac(gnd),
	.datad(\avalon_interface_inst|burstcounter|Equal0~5_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Add0~0 .lut_mask = 16'h44CC;
defparam \avalon_interface_inst|burstcounter|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X116_Y75_N24
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Add0~17 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Add0~17_combout  = (\avalon_interface_inst|burstcounter|count_out [8] & (\avalon_interface_inst|burstcounter|Add0~16  $ (GND))) # (!\avalon_interface_inst|burstcounter|count_out [8] & 
// (!\avalon_interface_inst|burstcounter|Add0~16  & VCC))
// \avalon_interface_inst|burstcounter|Add0~18  = CARRY((\avalon_interface_inst|burstcounter|count_out [8] & !\avalon_interface_inst|burstcounter|Add0~16 ))

	.dataa(gnd),
	.datab(\avalon_interface_inst|burstcounter|count_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|burstcounter|Add0~16 ),
	.combout(\avalon_interface_inst|burstcounter|Add0~17_combout ),
	.cout(\avalon_interface_inst|burstcounter|Add0~18 ));
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Add0~17 .lut_mask = 16'hC30C;
defparam \avalon_interface_inst|burstcounter|Add0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X115_Y75_N22
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Add0~22 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Add0~22_combout  = (\avalon_interface_inst|AC|state.burst_write~q  & (\avalon_interface_inst|burstcounter|Add0~0_combout  & ((\avalon_interface_inst|burstcounter|Add0~17_combout )))) # 
// (!\avalon_interface_inst|AC|state.burst_write~q  & ((\avalon_interface_inst|burstcounter|count_out [8]) # ((\avalon_interface_inst|burstcounter|Add0~0_combout  & \avalon_interface_inst|burstcounter|Add0~17_combout ))))

	.dataa(\avalon_interface_inst|AC|state.burst_write~q ),
	.datab(\avalon_interface_inst|burstcounter|Add0~0_combout ),
	.datac(\avalon_interface_inst|burstcounter|count_out [8]),
	.datad(\avalon_interface_inst|burstcounter|Add0~17_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Add0~22_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Add0~22 .lut_mask = 16'hDC50;
defparam \avalon_interface_inst|burstcounter|Add0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y75_N26
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|count_out[8]~feeder (
// Equation(s):
// \avalon_interface_inst|burstcounter|count_out[8]~feeder_combout  = \avalon_interface_inst|burstcounter|Add0~22_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avalon_interface_inst|burstcounter|Add0~22_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|count_out[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|count_out[8]~feeder .lut_mask = 16'hFF00;
defparam \avalon_interface_inst|burstcounter|count_out[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y75_N27
dffeas \avalon_interface_inst|burstcounter|count_out[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\avalon_interface_inst|burstcounter|count_out[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|burstcounter|count_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|count_out[8] .is_wysiwyg = "true";
defparam \avalon_interface_inst|burstcounter|count_out[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y75_N26
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Add0~19 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Add0~19_combout  = \avalon_interface_inst|burstcounter|Add0~18  $ (\avalon_interface_inst|burstcounter|count_out [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avalon_interface_inst|burstcounter|count_out [9]),
	.cin(\avalon_interface_inst|burstcounter|Add0~18 ),
	.combout(\avalon_interface_inst|burstcounter|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Add0~19 .lut_mask = 16'h0FF0;
defparam \avalon_interface_inst|burstcounter|Add0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X115_Y75_N4
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Add0~21 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Add0~21_combout  = (\avalon_interface_inst|AC|state.burst_write~q  & (\avalon_interface_inst|burstcounter|Add0~0_combout  & ((\avalon_interface_inst|burstcounter|Add0~19_combout )))) # 
// (!\avalon_interface_inst|AC|state.burst_write~q  & ((\avalon_interface_inst|burstcounter|count_out [9]) # ((\avalon_interface_inst|burstcounter|Add0~0_combout  & \avalon_interface_inst|burstcounter|Add0~19_combout ))))

	.dataa(\avalon_interface_inst|AC|state.burst_write~q ),
	.datab(\avalon_interface_inst|burstcounter|Add0~0_combout ),
	.datac(\avalon_interface_inst|burstcounter|count_out [9]),
	.datad(\avalon_interface_inst|burstcounter|Add0~19_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Add0~21_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Add0~21 .lut_mask = 16'hDC50;
defparam \avalon_interface_inst|burstcounter|Add0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y75_N8
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|count_out[9]~feeder (
// Equation(s):
// \avalon_interface_inst|burstcounter|count_out[9]~feeder_combout  = \avalon_interface_inst|burstcounter|Add0~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\avalon_interface_inst|burstcounter|Add0~21_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|count_out[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|count_out[9]~feeder .lut_mask = 16'hF0F0;
defparam \avalon_interface_inst|burstcounter|count_out[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X115_Y75_N9
dffeas \avalon_interface_inst|burstcounter|count_out[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\avalon_interface_inst|burstcounter|count_out[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|burstcounter|count_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|count_out[9] .is_wysiwyg = "true";
defparam \avalon_interface_inst|burstcounter|count_out[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y75_N12
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Equal0~0 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Equal0~0_combout  = (\burstcount[8]~input_o  & (\avalon_interface_inst|burstcounter|count_out [8] & (\burstcount[9]~input_o  $ (!\avalon_interface_inst|burstcounter|count_out [9])))) # (!\burstcount[8]~input_o  & 
// (!\avalon_interface_inst|burstcounter|count_out [8] & (\burstcount[9]~input_o  $ (!\avalon_interface_inst|burstcounter|count_out [9]))))

	.dataa(\burstcount[8]~input_o ),
	.datab(\burstcount[9]~input_o ),
	.datac(\avalon_interface_inst|burstcounter|count_out [9]),
	.datad(\avalon_interface_inst|burstcounter|count_out [8]),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Equal0~0 .lut_mask = 16'h8241;
defparam \avalon_interface_inst|burstcounter|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y75_N16
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Add0~30 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Add0~30_combout  = (\avalon_interface_inst|AC|state.burst_write~q  & ((\avalon_interface_inst|burstcounter|Add0~1_combout ))) # (!\avalon_interface_inst|AC|state.burst_write~q  & 
// (\avalon_interface_inst|burstcounter|count_out [0]))

	.dataa(gnd),
	.datab(\avalon_interface_inst|burstcounter|count_out [0]),
	.datac(\avalon_interface_inst|burstcounter|Add0~1_combout ),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Add0~30_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Add0~30 .lut_mask = 16'hF0CC;
defparam \avalon_interface_inst|burstcounter|Add0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y75_N28
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Add0~31 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Add0~31_combout  = (\avalon_interface_inst|burstcounter|Add0~30_combout ) # ((\avalon_interface_inst|burstcounter|Equal0~0_combout  & (\avalon_interface_inst|burstcounter|Equal0~5_combout  & 
// \avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|burstcounter|Equal0~0_combout ),
	.datab(\avalon_interface_inst|burstcounter|Equal0~5_combout ),
	.datac(\avalon_interface_inst|AC|state.burst_write~q ),
	.datad(\avalon_interface_inst|burstcounter|Add0~30_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Add0~31_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Add0~31 .lut_mask = 16'hFF80;
defparam \avalon_interface_inst|burstcounter|Add0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y75_N22
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Equal1~5 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Equal1~5_combout  = (\burstcount[0]~input_o  & (\avalon_interface_inst|burstcounter|Add0~31_combout  & (\burstcount[9]~input_o  $ (!\avalon_interface_inst|burstcounter|Add0~21_combout )))) # (!\burstcount[0]~input_o  & 
// (!\avalon_interface_inst|burstcounter|Add0~31_combout  & (\burstcount[9]~input_o  $ (!\avalon_interface_inst|burstcounter|Add0~21_combout ))))

	.dataa(\burstcount[0]~input_o ),
	.datab(\avalon_interface_inst|burstcounter|Add0~31_combout ),
	.datac(\burstcount[9]~input_o ),
	.datad(\avalon_interface_inst|burstcounter|Add0~21_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Equal1~5 .lut_mask = 16'h9009;
defparam \avalon_interface_inst|burstcounter|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y75_N2
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Equal1~3 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Equal1~3_combout  = (\burstcount[5]~input_o  & (\avalon_interface_inst|burstcounter|Add0~25_combout  & (\burstcount[6]~input_o  $ (!\avalon_interface_inst|burstcounter|Add0~24_combout )))) # (!\burstcount[5]~input_o  & 
// (!\avalon_interface_inst|burstcounter|Add0~25_combout  & (\burstcount[6]~input_o  $ (!\avalon_interface_inst|burstcounter|Add0~24_combout ))))

	.dataa(\burstcount[5]~input_o ),
	.datab(\burstcount[6]~input_o ),
	.datac(\avalon_interface_inst|burstcounter|Add0~24_combout ),
	.datad(\avalon_interface_inst|burstcounter|Add0~25_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Equal1~3 .lut_mask = 16'h8241;
defparam \avalon_interface_inst|burstcounter|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y75_N4
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Equal1~4 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Equal1~4_combout  = (\burstcount[7]~input_o  & (\avalon_interface_inst|burstcounter|Add0~23_combout  & (\burstcount[8]~input_o  $ (!\avalon_interface_inst|burstcounter|Add0~22_combout )))) # (!\burstcount[7]~input_o  & 
// (!\avalon_interface_inst|burstcounter|Add0~23_combout  & (\burstcount[8]~input_o  $ (!\avalon_interface_inst|burstcounter|Add0~22_combout ))))

	.dataa(\burstcount[7]~input_o ),
	.datab(\burstcount[8]~input_o ),
	.datac(\avalon_interface_inst|burstcounter|Add0~23_combout ),
	.datad(\avalon_interface_inst|burstcounter|Add0~22_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Equal1~4 .lut_mask = 16'h8421;
defparam \avalon_interface_inst|burstcounter|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y75_N26
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Equal1~0 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Equal1~0_combout  = (\burstcount[2]~input_o  & (\avalon_interface_inst|burstcounter|Add0~28_combout  & (\burstcount[1]~input_o  $ (!\avalon_interface_inst|burstcounter|Add0~29_combout )))) # (!\burstcount[2]~input_o  & 
// (!\avalon_interface_inst|burstcounter|Add0~28_combout  & (\burstcount[1]~input_o  $ (!\avalon_interface_inst|burstcounter|Add0~29_combout ))))

	.dataa(\burstcount[2]~input_o ),
	.datab(\burstcount[1]~input_o ),
	.datac(\avalon_interface_inst|burstcounter|Add0~29_combout ),
	.datad(\avalon_interface_inst|burstcounter|Add0~28_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Equal1~0 .lut_mask = 16'h8241;
defparam \avalon_interface_inst|burstcounter|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y75_N12
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Equal1~1 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Equal1~1_combout  = \burstcount[3]~input_o  $ (\avalon_interface_inst|burstcounter|Add0~27_combout )

	.dataa(gnd),
	.datab(\burstcount[3]~input_o ),
	.datac(gnd),
	.datad(\avalon_interface_inst|burstcounter|Add0~27_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Equal1~1 .lut_mask = 16'h33CC;
defparam \avalon_interface_inst|burstcounter|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y75_N6
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Equal1~2 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Equal1~2_combout  = (\avalon_interface_inst|burstcounter|Equal1~0_combout  & (!\avalon_interface_inst|burstcounter|Equal1~1_combout  & (\burstcount[4]~input_o  $ (!\avalon_interface_inst|burstcounter|Add0~26_combout 
// ))))

	.dataa(\burstcount[4]~input_o ),
	.datab(\avalon_interface_inst|burstcounter|Add0~26_combout ),
	.datac(\avalon_interface_inst|burstcounter|Equal1~0_combout ),
	.datad(\avalon_interface_inst|burstcounter|Equal1~1_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Equal1~2 .lut_mask = 16'h0090;
defparam \avalon_interface_inst|burstcounter|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y75_N10
cycloneiv_lcell_comb \avalon_interface_inst|burstcounter|Equal1~6 (
// Equation(s):
// \avalon_interface_inst|burstcounter|Equal1~6_combout  = (\avalon_interface_inst|burstcounter|Equal1~5_combout  & (\avalon_interface_inst|burstcounter|Equal1~3_combout  & (\avalon_interface_inst|burstcounter|Equal1~4_combout  & 
// \avalon_interface_inst|burstcounter|Equal1~2_combout )))

	.dataa(\avalon_interface_inst|burstcounter|Equal1~5_combout ),
	.datab(\avalon_interface_inst|burstcounter|Equal1~3_combout ),
	.datac(\avalon_interface_inst|burstcounter|Equal1~4_combout ),
	.datad(\avalon_interface_inst|burstcounter|Equal1~2_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|burstcounter|Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|Equal1~6 .lut_mask = 16'h8000;
defparam \avalon_interface_inst|burstcounter|Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y75_N11
dffeas \avalon_interface_inst|burstcounter|rollover_flag (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\avalon_interface_inst|burstcounter|Equal1~6_combout ),
	.asdata(vcc),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|burstcounter|rollover_flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|burstcounter|rollover_flag .is_wysiwyg = "true";
defparam \avalon_interface_inst|burstcounter|rollover_flag .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y76_N16
cycloneiv_lcell_comb \avalon_interface_inst|AC|state.burst_wait~0 (
// Equation(s):
// \avalon_interface_inst|AC|state.burst_wait~0_combout  = (\avalon_interface_inst|AC|state.chk_burst~q  & (\avalon_interface_inst|burstcounter|rollover_flag~q )) # (!\avalon_interface_inst|AC|state.chk_burst~q  & 
// ((\avalon_interface_inst|AC|state.burst_wait~q )))

	.dataa(\avalon_interface_inst|AC|state.chk_burst~q ),
	.datab(\avalon_interface_inst|burstcounter|rollover_flag~q ),
	.datac(\avalon_interface_inst|AC|state.burst_wait~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|state.burst_wait~0_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|state.burst_wait~0 .lut_mask = 16'hD8D8;
defparam \avalon_interface_inst|AC|state.burst_wait~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y76_N17
dffeas \avalon_interface_inst|AC|state.burst_wait (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\avalon_interface_inst|AC|state.burst_wait~0_combout ),
	.asdata(vcc),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|AC|state.burst_wait~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|AC|state.burst_wait .is_wysiwyg = "true";
defparam \avalon_interface_inst|AC|state.burst_wait .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X117_Y72_N8
cycloneiv_io_ibuf \address[8]~input (
	.i(address[8]),
	.ibar(gnd),
	.o(\address[8]~input_o ));
// synopsys translate_off
defparam \address[8]~input .bus_hold = "false";
defparam \address[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y46_N1
cycloneiv_io_ibuf \address[6]~input (
	.i(address[6]),
	.ibar(gnd),
	.o(\address[6]~input_o ));
// synopsys translate_off
defparam \address[6]~input .bus_hold = "false";
defparam \address[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y73_N1
cycloneiv_io_ibuf \address[7]~input (
	.i(address[7]),
	.ibar(gnd),
	.o(\address[7]~input_o ));
// synopsys translate_off
defparam \address[7]~input .bus_hold = "false";
defparam \address[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y76_N0
cycloneiv_lcell_comb \avalon_interface_inst|AC|always1~0 (
// Equation(s):
// \avalon_interface_inst|AC|always1~0_combout  = (!\address[8]~input_o  & (!\address[6]~input_o  & !\address[7]~input_o ))

	.dataa(gnd),
	.datab(\address[8]~input_o ),
	.datac(\address[6]~input_o ),
	.datad(\address[7]~input_o ),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|always1~0_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|always1~0 .lut_mask = 16'h0003;
defparam \avalon_interface_inst|AC|always1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y69_N1
cycloneiv_io_ibuf \address[4]~input (
	.i(address[4]),
	.ibar(gnd),
	.o(\address[4]~input_o ));
// synopsys translate_off
defparam \address[4]~input .bus_hold = "false";
defparam \address[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y70_N8
cycloneiv_io_ibuf \address[0]~input (
	.i(address[0]),
	.ibar(gnd),
	.o(\address[0]~input_o ));
// synopsys translate_off
defparam \address[0]~input .bus_hold = "false";
defparam \address[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y76_N6
cycloneiv_lcell_comb \avalon_interface_inst|AC|always1~1 (
// Equation(s):
// \avalon_interface_inst|AC|always1~1_combout  = (\address[4]~input_o ) # ((\address[0]~input_o  & !\address[9]~input_o ))

	.dataa(gnd),
	.datab(\address[4]~input_o ),
	.datac(\address[0]~input_o ),
	.datad(\address[9]~input_o ),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|always1~1_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|always1~1 .lut_mask = 16'hCCFC;
defparam \avalon_interface_inst|AC|always1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y53_N8
cycloneiv_io_ibuf \address[10]~input (
	.i(address[10]),
	.ibar(gnd),
	.o(\address[10]~input_o ));
// synopsys translate_off
defparam \address[10]~input .bus_hold = "false";
defparam \address[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y70_N1
cycloneiv_io_ibuf \address[2]~input (
	.i(address[2]),
	.ibar(gnd),
	.o(\address[2]~input_o ));
// synopsys translate_off
defparam \address[2]~input .bus_hold = "false";
defparam \address[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y69_N8
cycloneiv_io_ibuf \address[1]~input (
	.i(address[1]),
	.ibar(gnd),
	.o(\address[1]~input_o ));
// synopsys translate_off
defparam \address[1]~input .bus_hold = "false";
defparam \address[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X117_Y74_N8
cycloneiv_io_ibuf \address[3]~input (
	.i(address[3]),
	.ibar(gnd),
	.o(\address[3]~input_o ));
// synopsys translate_off
defparam \address[3]~input .bus_hold = "false";
defparam \address[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y76_N4
cycloneiv_lcell_comb \avalon_interface_inst|AC|always1~2 (
// Equation(s):
// \avalon_interface_inst|AC|always1~2_combout  = (\address[2]~input_o  & (((\address[3]~input_o )) # (!\address[10]~input_o ))) # (!\address[2]~input_o  & (!\address[10]~input_o  & ((\address[1]~input_o ) # (\address[3]~input_o ))))

	.dataa(\address[2]~input_o ),
	.datab(\address[10]~input_o ),
	.datac(\address[1]~input_o ),
	.datad(\address[3]~input_o ),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|always1~2_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|always1~2 .lut_mask = 16'hBB32;
defparam \avalon_interface_inst|AC|always1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y78_N1
cycloneiv_io_ibuf \address[5]~input (
	.i(address[5]),
	.ibar(gnd),
	.o(\address[5]~input_o ));
// synopsys translate_off
defparam \address[5]~input .bus_hold = "false";
defparam \address[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X115_Y76_N30
cycloneiv_lcell_comb \avalon_interface_inst|AC|always1~3 (
// Equation(s):
// \avalon_interface_inst|AC|always1~3_combout  = (\address[10]~input_o  & (\address[5]~input_o  & ((\avalon_interface_inst|AC|always1~1_combout ) # (\avalon_interface_inst|AC|always1~2_combout )))) # (!\address[10]~input_o  & 
// ((\avalon_interface_inst|AC|always1~1_combout ) # ((\avalon_interface_inst|AC|always1~2_combout ) # (\address[5]~input_o ))))

	.dataa(\avalon_interface_inst|AC|always1~1_combout ),
	.datab(\address[10]~input_o ),
	.datac(\avalon_interface_inst|AC|always1~2_combout ),
	.datad(\address[5]~input_o ),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|always1~3_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|always1~3 .lut_mask = 16'hFB32;
defparam \avalon_interface_inst|AC|always1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y76_N2
cycloneiv_lcell_comb \avalon_interface_inst|AC|always1~4 (
// Equation(s):
// \avalon_interface_inst|AC|always1~4_combout  = (\address[9]~input_o  & (\address[10]~input_o  & ((\avalon_interface_inst|AC|always1~3_combout ) # (!\avalon_interface_inst|AC|always1~0_combout )))) # (!\address[9]~input_o  & 
// (\avalon_interface_inst|AC|always1~0_combout  & (!\avalon_interface_inst|AC|always1~3_combout  & !\address[10]~input_o )))

	.dataa(\address[9]~input_o ),
	.datab(\avalon_interface_inst|AC|always1~0_combout ),
	.datac(\avalon_interface_inst|AC|always1~3_combout ),
	.datad(\address[10]~input_o ),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|always1~4_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|always1~4 .lut_mask = 16'hA204;
defparam \avalon_interface_inst|AC|always1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y76_N8
cycloneiv_io_ibuf \beginbursttransfer~input (
	.i(beginbursttransfer),
	.ibar(gnd),
	.o(\beginbursttransfer~input_o ));
// synopsys translate_off
defparam \beginbursttransfer~input .bus_hold = "false";
defparam \beginbursttransfer~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y76_N24
cycloneiv_lcell_comb \avalon_interface_inst|AC|Selector4~1 (
// Equation(s):
// \avalon_interface_inst|AC|Selector4~1_combout  = (!\avalon_interface_inst|AC|always1~4_combout  & (!\beginbursttransfer~input_o  & (!\avalon_interface_inst|AC|state.idle~q  & \write~input_o )))

	.dataa(\avalon_interface_inst|AC|always1~4_combout ),
	.datab(\beginbursttransfer~input_o ),
	.datac(\avalon_interface_inst|AC|state.idle~q ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|Selector4~1 .lut_mask = 16'h0100;
defparam \avalon_interface_inst|AC|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y76_N25
dffeas \avalon_interface_inst|AC|state.begin_write (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\avalon_interface_inst|AC|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|AC|state.begin_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|AC|state.begin_write .is_wysiwyg = "true";
defparam \avalon_interface_inst|AC|state.begin_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y76_N8
cycloneiv_lcell_comb \avalon_interface_inst|AC|Selector5~0 (
// Equation(s):
// \avalon_interface_inst|AC|Selector5~0_combout  = (\avalon_interface_inst|AC|state.begin_write~q ) # ((\avalon_interface_inst|AC|state.s_write~q  & ((\avalon_interface_inst|AC|state.burst_wait~q ) # (\avalon_interface_inst|AC|state.bad_addr~q ))))

	.dataa(\avalon_interface_inst|AC|state.burst_wait~q ),
	.datab(\avalon_interface_inst|AC|state.bad_addr~q ),
	.datac(\avalon_interface_inst|AC|state.s_write~q ),
	.datad(\avalon_interface_inst|AC|state.begin_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|Selector5~0 .lut_mask = 16'hFFE0;
defparam \avalon_interface_inst|AC|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y76_N9
dffeas \avalon_interface_inst|AC|state.s_write (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\avalon_interface_inst|AC|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|AC|state.s_write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|AC|state.s_write .is_wysiwyg = "true";
defparam \avalon_interface_inst|AC|state.s_write .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y76_N30
cycloneiv_lcell_comb \avalon_interface_inst|AC|Selector0~0 (
// Equation(s):
// \avalon_interface_inst|AC|Selector0~0_combout  = (!\avalon_interface_inst|AC|state.idle~q  & (!\write~input_o  & ((\beginbursttransfer~input_o ) # (!\read~input_o ))))

	.dataa(\avalon_interface_inst|AC|state.idle~q ),
	.datab(\beginbursttransfer~input_o ),
	.datac(\read~input_o ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|Selector0~0 .lut_mask = 16'h0045;
defparam \avalon_interface_inst|AC|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y76_N8
cycloneiv_lcell_comb \avalon_interface_inst|AC|Selector4~0 (
// Equation(s):
// \avalon_interface_inst|AC|Selector4~0_combout  = (!\beginbursttransfer~input_o  & !\avalon_interface_inst|AC|state.idle~q )

	.dataa(gnd),
	.datab(\beginbursttransfer~input_o ),
	.datac(\avalon_interface_inst|AC|state.idle~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|Selector4~0 .lut_mask = 16'h0303;
defparam \avalon_interface_inst|AC|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y76_N28
cycloneiv_lcell_comb \avalon_interface_inst|AC|Selector1~0 (
// Equation(s):
// \avalon_interface_inst|AC|Selector1~0_combout  = (!\avalon_interface_inst|AC|always1~4_combout  & (\read~input_o  & (\avalon_interface_inst|AC|Selector4~0_combout  & !\write~input_o )))

	.dataa(\avalon_interface_inst|AC|always1~4_combout ),
	.datab(\read~input_o ),
	.datac(\avalon_interface_inst|AC|Selector4~0_combout ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|Selector1~0 .lut_mask = 16'h0040;
defparam \avalon_interface_inst|AC|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y76_N29
dffeas \avalon_interface_inst|AC|state.begin_read (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\avalon_interface_inst|AC|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|AC|state.begin_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|AC|state.begin_read .is_wysiwyg = "true";
defparam \avalon_interface_inst|AC|state.begin_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y76_N10
cycloneiv_lcell_comb \avalon_interface_inst|AC|Selector2~0 (
// Equation(s):
// \avalon_interface_inst|AC|Selector2~0_combout  = (\avalon_interface_inst|AC|state.begin_read~q ) # ((\avalon_interface_inst|AC|state.s_read~q  & ((\avalon_interface_inst|AC|state.bad_addr~q ) # (\avalon_interface_inst|AC|state.burst_wait~q ))))

	.dataa(\avalon_interface_inst|AC|state.bad_addr~q ),
	.datab(\avalon_interface_inst|AC|state.begin_read~q ),
	.datac(\avalon_interface_inst|AC|state.s_read~q ),
	.datad(\avalon_interface_inst|AC|state.burst_wait~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|Selector2~0 .lut_mask = 16'hFCEC;
defparam \avalon_interface_inst|AC|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y76_N11
dffeas \avalon_interface_inst|AC|state.s_read (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\avalon_interface_inst|AC|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|AC|state.s_read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|AC|state.s_read .is_wysiwyg = "true";
defparam \avalon_interface_inst|AC|state.s_read .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y76_N26
cycloneiv_lcell_comb \avalon_interface_inst|AC|Selector0~1 (
// Equation(s):
// \avalon_interface_inst|AC|Selector0~1_combout  = (!\avalon_interface_inst|AC|state.s_write~q  & (!\avalon_interface_inst|AC|Selector0~0_combout  & !\avalon_interface_inst|AC|state.s_read~q ))

	.dataa(\avalon_interface_inst|AC|state.s_write~q ),
	.datab(gnd),
	.datac(\avalon_interface_inst|AC|Selector0~0_combout ),
	.datad(\avalon_interface_inst|AC|state.s_read~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|Selector0~1 .lut_mask = 16'h0005;
defparam \avalon_interface_inst|AC|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y76_N27
dffeas \avalon_interface_inst|AC|state.idle (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\avalon_interface_inst|AC|Selector0~1_combout ),
	.asdata(vcc),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|AC|state.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|AC|state.idle .is_wysiwyg = "true";
defparam \avalon_interface_inst|AC|state.idle .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y76_N14
cycloneiv_lcell_comb \avalon_interface_inst|AC|state.bad_addr~0 (
// Equation(s):
// \avalon_interface_inst|AC|state.bad_addr~0_combout  = (\avalon_interface_inst|AC|state.idle~q  & ((\write~input_o ))) # (!\avalon_interface_inst|AC|state.idle~q  & (\read~input_o  & !\write~input_o ))

	.dataa(gnd),
	.datab(\read~input_o ),
	.datac(\avalon_interface_inst|AC|state.idle~q ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|state.bad_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|state.bad_addr~0 .lut_mask = 16'hF00C;
defparam \avalon_interface_inst|AC|state.bad_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y76_N8
cycloneiv_lcell_comb \avalon_interface_inst|AC|Add0~1 (
// Equation(s):
// \avalon_interface_inst|AC|Add0~1_cout  = CARRY((\address[0]~input_o  & \burstcount[0]~input_o ))

	.dataa(\address[0]~input_o ),
	.datab(\burstcount[0]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\avalon_interface_inst|AC|Add0~1_cout ));
// synopsys translate_off
defparam \avalon_interface_inst|AC|Add0~1 .lut_mask = 16'h0088;
defparam \avalon_interface_inst|AC|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y76_N10
cycloneiv_lcell_comb \avalon_interface_inst|AC|Add0~3 (
// Equation(s):
// \avalon_interface_inst|AC|Add0~3_cout  = CARRY((\burstcount[1]~input_o  & (!\address[1]~input_o  & !\avalon_interface_inst|AC|Add0~1_cout )) # (!\burstcount[1]~input_o  & ((!\avalon_interface_inst|AC|Add0~1_cout ) # (!\address[1]~input_o ))))

	.dataa(\burstcount[1]~input_o ),
	.datab(\address[1]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|AC|Add0~1_cout ),
	.combout(),
	.cout(\avalon_interface_inst|AC|Add0~3_cout ));
// synopsys translate_off
defparam \avalon_interface_inst|AC|Add0~3 .lut_mask = 16'h0017;
defparam \avalon_interface_inst|AC|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X115_Y76_N12
cycloneiv_lcell_comb \avalon_interface_inst|AC|Add0~4 (
// Equation(s):
// \avalon_interface_inst|AC|Add0~4_combout  = ((\address[2]~input_o  $ (\burstcount[2]~input_o  $ (!\avalon_interface_inst|AC|Add0~3_cout )))) # (GND)
// \avalon_interface_inst|AC|Add0~5  = CARRY((\address[2]~input_o  & ((\burstcount[2]~input_o ) # (!\avalon_interface_inst|AC|Add0~3_cout ))) # (!\address[2]~input_o  & (\burstcount[2]~input_o  & !\avalon_interface_inst|AC|Add0~3_cout )))

	.dataa(\address[2]~input_o ),
	.datab(\burstcount[2]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|AC|Add0~3_cout ),
	.combout(\avalon_interface_inst|AC|Add0~4_combout ),
	.cout(\avalon_interface_inst|AC|Add0~5 ));
// synopsys translate_off
defparam \avalon_interface_inst|AC|Add0~4 .lut_mask = 16'h698E;
defparam \avalon_interface_inst|AC|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X115_Y76_N14
cycloneiv_lcell_comb \avalon_interface_inst|AC|Add0~6 (
// Equation(s):
// \avalon_interface_inst|AC|Add0~6_combout  = (\address[3]~input_o  & ((\burstcount[3]~input_o  & (\avalon_interface_inst|AC|Add0~5  & VCC)) # (!\burstcount[3]~input_o  & (!\avalon_interface_inst|AC|Add0~5 )))) # (!\address[3]~input_o  & 
// ((\burstcount[3]~input_o  & (!\avalon_interface_inst|AC|Add0~5 )) # (!\burstcount[3]~input_o  & ((\avalon_interface_inst|AC|Add0~5 ) # (GND)))))
// \avalon_interface_inst|AC|Add0~7  = CARRY((\address[3]~input_o  & (!\burstcount[3]~input_o  & !\avalon_interface_inst|AC|Add0~5 )) # (!\address[3]~input_o  & ((!\avalon_interface_inst|AC|Add0~5 ) # (!\burstcount[3]~input_o ))))

	.dataa(\address[3]~input_o ),
	.datab(\burstcount[3]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|AC|Add0~5 ),
	.combout(\avalon_interface_inst|AC|Add0~6_combout ),
	.cout(\avalon_interface_inst|AC|Add0~7 ));
// synopsys translate_off
defparam \avalon_interface_inst|AC|Add0~6 .lut_mask = 16'h9617;
defparam \avalon_interface_inst|AC|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X115_Y76_N16
cycloneiv_lcell_comb \avalon_interface_inst|AC|Add0~8 (
// Equation(s):
// \avalon_interface_inst|AC|Add0~8_combout  = ((\burstcount[4]~input_o  $ (\address[4]~input_o  $ (!\avalon_interface_inst|AC|Add0~7 )))) # (GND)
// \avalon_interface_inst|AC|Add0~9  = CARRY((\burstcount[4]~input_o  & ((\address[4]~input_o ) # (!\avalon_interface_inst|AC|Add0~7 ))) # (!\burstcount[4]~input_o  & (\address[4]~input_o  & !\avalon_interface_inst|AC|Add0~7 )))

	.dataa(\burstcount[4]~input_o ),
	.datab(\address[4]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|AC|Add0~7 ),
	.combout(\avalon_interface_inst|AC|Add0~8_combout ),
	.cout(\avalon_interface_inst|AC|Add0~9 ));
// synopsys translate_off
defparam \avalon_interface_inst|AC|Add0~8 .lut_mask = 16'h698E;
defparam \avalon_interface_inst|AC|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X115_Y76_N18
cycloneiv_lcell_comb \avalon_interface_inst|AC|Add0~10 (
// Equation(s):
// \avalon_interface_inst|AC|Add0~10_combout  = (\burstcount[5]~input_o  & ((\address[5]~input_o  & (\avalon_interface_inst|AC|Add0~9  & VCC)) # (!\address[5]~input_o  & (!\avalon_interface_inst|AC|Add0~9 )))) # (!\burstcount[5]~input_o  & 
// ((\address[5]~input_o  & (!\avalon_interface_inst|AC|Add0~9 )) # (!\address[5]~input_o  & ((\avalon_interface_inst|AC|Add0~9 ) # (GND)))))
// \avalon_interface_inst|AC|Add0~11  = CARRY((\burstcount[5]~input_o  & (!\address[5]~input_o  & !\avalon_interface_inst|AC|Add0~9 )) # (!\burstcount[5]~input_o  & ((!\avalon_interface_inst|AC|Add0~9 ) # (!\address[5]~input_o ))))

	.dataa(\burstcount[5]~input_o ),
	.datab(\address[5]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|AC|Add0~9 ),
	.combout(\avalon_interface_inst|AC|Add0~10_combout ),
	.cout(\avalon_interface_inst|AC|Add0~11 ));
// synopsys translate_off
defparam \avalon_interface_inst|AC|Add0~10 .lut_mask = 16'h9617;
defparam \avalon_interface_inst|AC|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X115_Y76_N20
cycloneiv_lcell_comb \avalon_interface_inst|AC|Add0~12 (
// Equation(s):
// \avalon_interface_inst|AC|Add0~12_combout  = ((\burstcount[6]~input_o  $ (\address[6]~input_o  $ (!\avalon_interface_inst|AC|Add0~11 )))) # (GND)
// \avalon_interface_inst|AC|Add0~13  = CARRY((\burstcount[6]~input_o  & ((\address[6]~input_o ) # (!\avalon_interface_inst|AC|Add0~11 ))) # (!\burstcount[6]~input_o  & (\address[6]~input_o  & !\avalon_interface_inst|AC|Add0~11 )))

	.dataa(\burstcount[6]~input_o ),
	.datab(\address[6]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|AC|Add0~11 ),
	.combout(\avalon_interface_inst|AC|Add0~12_combout ),
	.cout(\avalon_interface_inst|AC|Add0~13 ));
// synopsys translate_off
defparam \avalon_interface_inst|AC|Add0~12 .lut_mask = 16'h698E;
defparam \avalon_interface_inst|AC|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X115_Y76_N22
cycloneiv_lcell_comb \avalon_interface_inst|AC|Add0~14 (
// Equation(s):
// \avalon_interface_inst|AC|Add0~14_combout  = (\burstcount[7]~input_o  & ((\address[7]~input_o  & (\avalon_interface_inst|AC|Add0~13  & VCC)) # (!\address[7]~input_o  & (!\avalon_interface_inst|AC|Add0~13 )))) # (!\burstcount[7]~input_o  & 
// ((\address[7]~input_o  & (!\avalon_interface_inst|AC|Add0~13 )) # (!\address[7]~input_o  & ((\avalon_interface_inst|AC|Add0~13 ) # (GND)))))
// \avalon_interface_inst|AC|Add0~15  = CARRY((\burstcount[7]~input_o  & (!\address[7]~input_o  & !\avalon_interface_inst|AC|Add0~13 )) # (!\burstcount[7]~input_o  & ((!\avalon_interface_inst|AC|Add0~13 ) # (!\address[7]~input_o ))))

	.dataa(\burstcount[7]~input_o ),
	.datab(\address[7]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|AC|Add0~13 ),
	.combout(\avalon_interface_inst|AC|Add0~14_combout ),
	.cout(\avalon_interface_inst|AC|Add0~15 ));
// synopsys translate_off
defparam \avalon_interface_inst|AC|Add0~14 .lut_mask = 16'h9617;
defparam \avalon_interface_inst|AC|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X115_Y76_N24
cycloneiv_lcell_comb \avalon_interface_inst|AC|Add0~16 (
// Equation(s):
// \avalon_interface_inst|AC|Add0~16_combout  = ((\burstcount[8]~input_o  $ (\address[8]~input_o  $ (!\avalon_interface_inst|AC|Add0~15 )))) # (GND)
// \avalon_interface_inst|AC|Add0~17  = CARRY((\burstcount[8]~input_o  & ((\address[8]~input_o ) # (!\avalon_interface_inst|AC|Add0~15 ))) # (!\burstcount[8]~input_o  & (\address[8]~input_o  & !\avalon_interface_inst|AC|Add0~15 )))

	.dataa(\burstcount[8]~input_o ),
	.datab(\address[8]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|AC|Add0~15 ),
	.combout(\avalon_interface_inst|AC|Add0~16_combout ),
	.cout(\avalon_interface_inst|AC|Add0~17 ));
// synopsys translate_off
defparam \avalon_interface_inst|AC|Add0~16 .lut_mask = 16'h698E;
defparam \avalon_interface_inst|AC|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X115_Y76_N26
cycloneiv_lcell_comb \avalon_interface_inst|AC|Add0~18 (
// Equation(s):
// \avalon_interface_inst|AC|Add0~18_combout  = (\address[9]~input_o  & ((\burstcount[9]~input_o  & (\avalon_interface_inst|AC|Add0~17  & VCC)) # (!\burstcount[9]~input_o  & (!\avalon_interface_inst|AC|Add0~17 )))) # (!\address[9]~input_o  & 
// ((\burstcount[9]~input_o  & (!\avalon_interface_inst|AC|Add0~17 )) # (!\burstcount[9]~input_o  & ((\avalon_interface_inst|AC|Add0~17 ) # (GND)))))
// \avalon_interface_inst|AC|Add0~19  = CARRY((\address[9]~input_o  & (!\burstcount[9]~input_o  & !\avalon_interface_inst|AC|Add0~17 )) # (!\address[9]~input_o  & ((!\avalon_interface_inst|AC|Add0~17 ) # (!\burstcount[9]~input_o ))))

	.dataa(\address[9]~input_o ),
	.datab(\burstcount[9]~input_o ),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|AC|Add0~17 ),
	.combout(\avalon_interface_inst|AC|Add0~18_combout ),
	.cout(\avalon_interface_inst|AC|Add0~19 ));
// synopsys translate_off
defparam \avalon_interface_inst|AC|Add0~18 .lut_mask = 16'h9617;
defparam \avalon_interface_inst|AC|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y76_N2
cycloneiv_lcell_comb \avalon_interface_inst|AC|LessThan3~0 (
// Equation(s):
// \avalon_interface_inst|AC|LessThan3~0_combout  = ((!\avalon_interface_inst|AC|Add0~8_combout  & ((!\avalon_interface_inst|AC|Add0~4_combout ) # (!\avalon_interface_inst|AC|Add0~6_combout )))) # (!\avalon_interface_inst|AC|Add0~10_combout )

	.dataa(\avalon_interface_inst|AC|Add0~10_combout ),
	.datab(\avalon_interface_inst|AC|Add0~6_combout ),
	.datac(\avalon_interface_inst|AC|Add0~4_combout ),
	.datad(\avalon_interface_inst|AC|Add0~8_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|LessThan3~0 .lut_mask = 16'h557F;
defparam \avalon_interface_inst|AC|LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y76_N4
cycloneiv_lcell_comb \avalon_interface_inst|AC|LessThan3~1 (
// Equation(s):
// \avalon_interface_inst|AC|LessThan3~1_combout  = (!\avalon_interface_inst|AC|Add0~16_combout  & (!\avalon_interface_inst|AC|Add0~12_combout  & !\avalon_interface_inst|AC|Add0~14_combout ))

	.dataa(gnd),
	.datab(\avalon_interface_inst|AC|Add0~16_combout ),
	.datac(\avalon_interface_inst|AC|Add0~12_combout ),
	.datad(\avalon_interface_inst|AC|Add0~14_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|LessThan3~1 .lut_mask = 16'h0003;
defparam \avalon_interface_inst|AC|LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X115_Y76_N28
cycloneiv_lcell_comb \avalon_interface_inst|AC|Add0~20 (
// Equation(s):
// \avalon_interface_inst|AC|Add0~20_combout  = \avalon_interface_inst|AC|Add0~19  $ (!\address[10]~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\address[10]~input_o ),
	.cin(\avalon_interface_inst|AC|Add0~19 ),
	.combout(\avalon_interface_inst|AC|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|Add0~20 .lut_mask = 16'hF00F;
defparam \avalon_interface_inst|AC|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X114_Y76_N18
cycloneiv_lcell_comb \avalon_interface_inst|AC|LessThan3~2 (
// Equation(s):
// \avalon_interface_inst|AC|LessThan3~2_combout  = (((\avalon_interface_inst|AC|LessThan3~0_combout  & \avalon_interface_inst|AC|LessThan3~1_combout )) # (!\avalon_interface_inst|AC|Add0~20_combout )) # (!\avalon_interface_inst|AC|Add0~18_combout )

	.dataa(\avalon_interface_inst|AC|Add0~18_combout ),
	.datab(\avalon_interface_inst|AC|LessThan3~0_combout ),
	.datac(\avalon_interface_inst|AC|LessThan3~1_combout ),
	.datad(\avalon_interface_inst|AC|Add0~20_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|LessThan3~2 .lut_mask = 16'hD5FF;
defparam \avalon_interface_inst|AC|LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y76_N12
cycloneiv_lcell_comb \avalon_interface_inst|AC|state.bad_addr~1 (
// Equation(s):
// \avalon_interface_inst|AC|state.bad_addr~1_combout  = (\write~input_o  & (!\avalon_interface_inst|AC|state.bad_addr~0_combout  & ((!\avalon_interface_inst|AC|LessThan3~2_combout ) # (!\beginbursttransfer~input_o )))) # (!\write~input_o  & 
// (\avalon_interface_inst|AC|state.bad_addr~0_combout  & (!\beginbursttransfer~input_o )))

	.dataa(\write~input_o ),
	.datab(\avalon_interface_inst|AC|state.bad_addr~0_combout ),
	.datac(\beginbursttransfer~input_o ),
	.datad(\avalon_interface_inst|AC|LessThan3~2_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|state.bad_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|state.bad_addr~1 .lut_mask = 16'h0626;
defparam \avalon_interface_inst|AC|state.bad_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y76_N22
cycloneiv_lcell_comb \avalon_interface_inst|AC|state.bad_addr~2 (
// Equation(s):
// \avalon_interface_inst|AC|state.bad_addr~2_combout  = (\avalon_interface_inst|AC|state.bad_addr~q ) # ((\avalon_interface_inst|AC|state.bad_addr~1_combout  & ((\beginbursttransfer~input_o ) # (\avalon_interface_inst|AC|always1~4_combout ))))

	.dataa(\avalon_interface_inst|AC|state.bad_addr~1_combout ),
	.datab(\beginbursttransfer~input_o ),
	.datac(\avalon_interface_inst|AC|state.bad_addr~q ),
	.datad(\avalon_interface_inst|AC|always1~4_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|state.bad_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|state.bad_addr~2 .lut_mask = 16'hFAF8;
defparam \avalon_interface_inst|AC|state.bad_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y76_N23
dffeas \avalon_interface_inst|AC|state.bad_addr (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\avalon_interface_inst|AC|state.bad_addr~2_combout ),
	.asdata(vcc),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|AC|state.bad_addr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|AC|state.bad_addr .is_wysiwyg = "true";
defparam \avalon_interface_inst|AC|state.bad_addr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y76_N18
cycloneiv_lcell_comb \avalon_interface_inst|AC|Selector7~0 (
// Equation(s):
// \avalon_interface_inst|AC|Selector7~0_combout  = (\avalon_interface_inst|AC|state.burst_write~q ) # ((\avalon_interface_inst|AC|state.chk_burst~q  & ((\avalon_interface_inst|AC|state.bad_addr~q ) # (\avalon_interface_inst|AC|state.burst_wait~q ))))

	.dataa(\avalon_interface_inst|AC|state.chk_burst~q ),
	.datab(\avalon_interface_inst|AC|state.bad_addr~q ),
	.datac(\avalon_interface_inst|AC|state.burst_write~q ),
	.datad(\avalon_interface_inst|AC|state.burst_wait~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|Selector7~0 .lut_mask = 16'hFAF8;
defparam \avalon_interface_inst|AC|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y76_N20
cycloneiv_lcell_comb \avalon_interface_inst|AC|Selector7~1 (
// Equation(s):
// \avalon_interface_inst|AC|Selector7~1_combout  = (\beginbursttransfer~input_o  & (!\avalon_interface_inst|AC|state.idle~q  & \write~input_o ))

	.dataa(gnd),
	.datab(\beginbursttransfer~input_o ),
	.datac(\avalon_interface_inst|AC|state.idle~q ),
	.datad(\write~input_o ),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|Selector7~1 .lut_mask = 16'h0C00;
defparam \avalon_interface_inst|AC|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y76_N10
cycloneiv_lcell_comb \avalon_interface_inst|AC|Selector7~2 (
// Equation(s):
// \avalon_interface_inst|AC|Selector7~2_combout  = (\avalon_interface_inst|AC|Selector7~0_combout ) # ((\avalon_interface_inst|AC|Selector7~1_combout  & \avalon_interface_inst|AC|LessThan3~2_combout ))

	.dataa(gnd),
	.datab(\avalon_interface_inst|AC|Selector7~0_combout ),
	.datac(\avalon_interface_inst|AC|Selector7~1_combout ),
	.datad(\avalon_interface_inst|AC|LessThan3~2_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|Selector7~2 .lut_mask = 16'hFCCC;
defparam \avalon_interface_inst|AC|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y76_N11
dffeas \avalon_interface_inst|AC|state.chk_burst (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\avalon_interface_inst|AC|Selector7~2_combout ),
	.asdata(vcc),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|AC|state.chk_burst~q ),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|AC|state.chk_burst .is_wysiwyg = "true";
defparam \avalon_interface_inst|AC|state.chk_burst .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y76_N4
cycloneiv_lcell_comb \avalon_interface_inst|AC|WideOr7~0 (
// Equation(s):
// \avalon_interface_inst|AC|WideOr7~0_combout  = (\avalon_interface_inst|AC|state.chk_burst~q ) # ((\avalon_interface_inst|AC|state.begin_read~q ) # ((\avalon_interface_inst|AC|state.s_write~q ) # (\avalon_interface_inst|AC|state.begin_write~q )))

	.dataa(\avalon_interface_inst|AC|state.chk_burst~q ),
	.datab(\avalon_interface_inst|AC|state.begin_read~q ),
	.datac(\avalon_interface_inst|AC|state.s_write~q ),
	.datad(\avalon_interface_inst|AC|state.begin_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|WideOr7~0 .lut_mask = 16'hFFFE;
defparam \avalon_interface_inst|AC|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y75_N1
dffeas \avalon_interface_inst|AC|output_address[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address[9]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|AC|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|AC|output_address [9]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|AC|output_address[9] .is_wysiwyg = "true";
defparam \avalon_interface_inst|AC|output_address[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y75_N21
dffeas \avalon_interface_inst|AC|output_address[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address[6]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|AC|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|AC|output_address [6]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|AC|output_address[6] .is_wysiwyg = "true";
defparam \avalon_interface_inst|AC|output_address[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y75_N13
dffeas \avalon_interface_inst|AC|output_address[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address[2]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|AC|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|AC|output_address [2]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|AC|output_address[2] .is_wysiwyg = "true";
defparam \avalon_interface_inst|AC|output_address[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y75_N11
dffeas \avalon_interface_inst|AC|output_address[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address[1]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|AC|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|AC|output_address [1]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|AC|output_address[1] .is_wysiwyg = "true";
defparam \avalon_interface_inst|AC|output_address[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y75_N31
dffeas \avalon_interface_inst|AC|output_address[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address[0]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|AC|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|AC|output_address [0]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|AC|output_address[0] .is_wysiwyg = "true";
defparam \avalon_interface_inst|AC|output_address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y75_N19
dffeas \avalon_interface_inst|AC|output_address[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address[5]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|AC|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|AC|output_address [5]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|AC|output_address[5] .is_wysiwyg = "true";
defparam \avalon_interface_inst|AC|output_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y75_N30
cycloneiv_lcell_comb \avalon_interface_inst|LessThan2~1 (
// Equation(s):
// \avalon_interface_inst|LessThan2~1_combout  = (\avalon_interface_inst|AC|output_address [5] & ((\avalon_interface_inst|AC|output_address [2]) # ((\avalon_interface_inst|AC|output_address [1] & \avalon_interface_inst|AC|output_address [0]))))

	.dataa(\avalon_interface_inst|AC|output_address [2]),
	.datab(\avalon_interface_inst|AC|output_address [1]),
	.datac(\avalon_interface_inst|AC|output_address [0]),
	.datad(\avalon_interface_inst|AC|output_address [5]),
	.cin(gnd),
	.combout(\avalon_interface_inst|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|LessThan2~1 .lut_mask = 16'hEA00;
defparam \avalon_interface_inst|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X113_Y75_N1
dffeas \avalon_interface_inst|AC|output_address[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address[3]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|AC|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|AC|output_address [3]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|AC|output_address[3] .is_wysiwyg = "true";
defparam \avalon_interface_inst|AC|output_address[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y75_N17
dffeas \avalon_interface_inst|AC|output_address[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address[4]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|AC|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|AC|output_address [4]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|AC|output_address[4] .is_wysiwyg = "true";
defparam \avalon_interface_inst|AC|output_address[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X113_Y75_N23
dffeas \avalon_interface_inst|AC|output_address[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address[7]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|AC|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|AC|output_address [7]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|AC|output_address[7] .is_wysiwyg = "true";
defparam \avalon_interface_inst|AC|output_address[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y75_N9
dffeas \avalon_interface_inst|AC|output_address[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address[8]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|AC|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|AC|output_address [8]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|AC|output_address[8] .is_wysiwyg = "true";
defparam \avalon_interface_inst|AC|output_address[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y75_N18
cycloneiv_lcell_comb \avalon_interface_inst|LessThan2~0 (
// Equation(s):
// \avalon_interface_inst|LessThan2~0_combout  = (\avalon_interface_inst|AC|output_address [7]) # ((\avalon_interface_inst|AC|output_address [8]) # ((\avalon_interface_inst|AC|output_address [4] & \avalon_interface_inst|AC|output_address [5])))

	.dataa(\avalon_interface_inst|AC|output_address [4]),
	.datab(\avalon_interface_inst|AC|output_address [7]),
	.datac(\avalon_interface_inst|AC|output_address [8]),
	.datad(\avalon_interface_inst|AC|output_address [5]),
	.cin(gnd),
	.combout(\avalon_interface_inst|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|LessThan2~0 .lut_mask = 16'hFEFC;
defparam \avalon_interface_inst|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y75_N0
cycloneiv_lcell_comb \avalon_interface_inst|LessThan2~2 (
// Equation(s):
// \avalon_interface_inst|LessThan2~2_combout  = (\avalon_interface_inst|AC|output_address [6]) # ((\avalon_interface_inst|LessThan2~0_combout ) # ((\avalon_interface_inst|LessThan2~1_combout  & \avalon_interface_inst|AC|output_address [3])))

	.dataa(\avalon_interface_inst|AC|output_address [6]),
	.datab(\avalon_interface_inst|LessThan2~1_combout ),
	.datac(\avalon_interface_inst|AC|output_address [3]),
	.datad(\avalon_interface_inst|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|LessThan2~2 .lut_mask = 16'hFFEA;
defparam \avalon_interface_inst|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y75_N13
dffeas \avalon_interface_inst|AC|output_address[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\address[10]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|AC|WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|AC|output_address [10]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|AC|output_address[10] .is_wysiwyg = "true";
defparam \avalon_interface_inst|AC|output_address[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y75_N12
cycloneiv_lcell_comb \avalon_interface_inst|readdata[26]~0 (
// Equation(s):
// \avalon_interface_inst|readdata[26]~0_combout  = (\avalon_interface_inst|AC|output_address [9] & (\avalon_interface_inst|LessThan2~2_combout  & \avalon_interface_inst|AC|output_address [10]))

	.dataa(\avalon_interface_inst|AC|output_address [9]),
	.datab(\avalon_interface_inst|LessThan2~2_combout ),
	.datac(\avalon_interface_inst|AC|output_address [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[26]~0_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[26]~0 .lut_mask = 16'h8080;
defparam \avalon_interface_inst|readdata[26]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y46_N8
cycloneiv_io_ibuf \writedata[0]~input (
	.i(writedata[0]),
	.ibar(gnd),
	.o(\writedata[0]~input_o ));
// synopsys translate_off
defparam \writedata[0]~input .bus_hold = "false";
defparam \writedata[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X113_Y75_N8
cycloneiv_lcell_comb \avalon_interface_inst|Add0~0 (
// Equation(s):
// \avalon_interface_inst|Add0~0_combout  = (\avalon_interface_inst|AC|output_address [0] & (\avalon_interface_inst|burstcounter|count_out [0] $ (VCC))) # (!\avalon_interface_inst|AC|output_address [0] & (\avalon_interface_inst|burstcounter|count_out [0] & 
// VCC))
// \avalon_interface_inst|Add0~1  = CARRY((\avalon_interface_inst|AC|output_address [0] & \avalon_interface_inst|burstcounter|count_out [0]))

	.dataa(\avalon_interface_inst|AC|output_address [0]),
	.datab(\avalon_interface_inst|burstcounter|count_out [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\avalon_interface_inst|Add0~0_combout ),
	.cout(\avalon_interface_inst|Add0~1 ));
// synopsys translate_off
defparam \avalon_interface_inst|Add0~0 .lut_mask = 16'h6688;
defparam \avalon_interface_inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y75_N10
cycloneiv_lcell_comb \avalon_interface_inst|Add0~2 (
// Equation(s):
// \avalon_interface_inst|Add0~2_combout  = (\avalon_interface_inst|burstcounter|count_out [1] & ((\avalon_interface_inst|AC|output_address [1] & (\avalon_interface_inst|Add0~1  & VCC)) # (!\avalon_interface_inst|AC|output_address [1] & 
// (!\avalon_interface_inst|Add0~1 )))) # (!\avalon_interface_inst|burstcounter|count_out [1] & ((\avalon_interface_inst|AC|output_address [1] & (!\avalon_interface_inst|Add0~1 )) # (!\avalon_interface_inst|AC|output_address [1] & 
// ((\avalon_interface_inst|Add0~1 ) # (GND)))))
// \avalon_interface_inst|Add0~3  = CARRY((\avalon_interface_inst|burstcounter|count_out [1] & (!\avalon_interface_inst|AC|output_address [1] & !\avalon_interface_inst|Add0~1 )) # (!\avalon_interface_inst|burstcounter|count_out [1] & 
// ((!\avalon_interface_inst|Add0~1 ) # (!\avalon_interface_inst|AC|output_address [1]))))

	.dataa(\avalon_interface_inst|burstcounter|count_out [1]),
	.datab(\avalon_interface_inst|AC|output_address [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|Add0~1 ),
	.combout(\avalon_interface_inst|Add0~2_combout ),
	.cout(\avalon_interface_inst|Add0~3 ));
// synopsys translate_off
defparam \avalon_interface_inst|Add0~2 .lut_mask = 16'h9617;
defparam \avalon_interface_inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y75_N12
cycloneiv_lcell_comb \avalon_interface_inst|Add0~4 (
// Equation(s):
// \avalon_interface_inst|Add0~4_combout  = ((\avalon_interface_inst|burstcounter|count_out [2] $ (\avalon_interface_inst|AC|output_address [2] $ (!\avalon_interface_inst|Add0~3 )))) # (GND)
// \avalon_interface_inst|Add0~5  = CARRY((\avalon_interface_inst|burstcounter|count_out [2] & ((\avalon_interface_inst|AC|output_address [2]) # (!\avalon_interface_inst|Add0~3 ))) # (!\avalon_interface_inst|burstcounter|count_out [2] & 
// (\avalon_interface_inst|AC|output_address [2] & !\avalon_interface_inst|Add0~3 )))

	.dataa(\avalon_interface_inst|burstcounter|count_out [2]),
	.datab(\avalon_interface_inst|AC|output_address [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|Add0~3 ),
	.combout(\avalon_interface_inst|Add0~4_combout ),
	.cout(\avalon_interface_inst|Add0~5 ));
// synopsys translate_off
defparam \avalon_interface_inst|Add0~4 .lut_mask = 16'h698E;
defparam \avalon_interface_inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y75_N14
cycloneiv_lcell_comb \avalon_interface_inst|Add0~6 (
// Equation(s):
// \avalon_interface_inst|Add0~6_combout  = (\avalon_interface_inst|burstcounter|count_out [3] & ((\avalon_interface_inst|AC|output_address [3] & (\avalon_interface_inst|Add0~5  & VCC)) # (!\avalon_interface_inst|AC|output_address [3] & 
// (!\avalon_interface_inst|Add0~5 )))) # (!\avalon_interface_inst|burstcounter|count_out [3] & ((\avalon_interface_inst|AC|output_address [3] & (!\avalon_interface_inst|Add0~5 )) # (!\avalon_interface_inst|AC|output_address [3] & 
// ((\avalon_interface_inst|Add0~5 ) # (GND)))))
// \avalon_interface_inst|Add0~7  = CARRY((\avalon_interface_inst|burstcounter|count_out [3] & (!\avalon_interface_inst|AC|output_address [3] & !\avalon_interface_inst|Add0~5 )) # (!\avalon_interface_inst|burstcounter|count_out [3] & 
// ((!\avalon_interface_inst|Add0~5 ) # (!\avalon_interface_inst|AC|output_address [3]))))

	.dataa(\avalon_interface_inst|burstcounter|count_out [3]),
	.datab(\avalon_interface_inst|AC|output_address [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|Add0~5 ),
	.combout(\avalon_interface_inst|Add0~6_combout ),
	.cout(\avalon_interface_inst|Add0~7 ));
// synopsys translate_off
defparam \avalon_interface_inst|Add0~6 .lut_mask = 16'h9617;
defparam \avalon_interface_inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y75_N16
cycloneiv_lcell_comb \avalon_interface_inst|Add0~8 (
// Equation(s):
// \avalon_interface_inst|Add0~8_combout  = ((\avalon_interface_inst|AC|output_address [4] $ (\avalon_interface_inst|burstcounter|count_out [4] $ (!\avalon_interface_inst|Add0~7 )))) # (GND)
// \avalon_interface_inst|Add0~9  = CARRY((\avalon_interface_inst|AC|output_address [4] & ((\avalon_interface_inst|burstcounter|count_out [4]) # (!\avalon_interface_inst|Add0~7 ))) # (!\avalon_interface_inst|AC|output_address [4] & 
// (\avalon_interface_inst|burstcounter|count_out [4] & !\avalon_interface_inst|Add0~7 )))

	.dataa(\avalon_interface_inst|AC|output_address [4]),
	.datab(\avalon_interface_inst|burstcounter|count_out [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|Add0~7 ),
	.combout(\avalon_interface_inst|Add0~8_combout ),
	.cout(\avalon_interface_inst|Add0~9 ));
// synopsys translate_off
defparam \avalon_interface_inst|Add0~8 .lut_mask = 16'h698E;
defparam \avalon_interface_inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y75_N18
cycloneiv_lcell_comb \avalon_interface_inst|Add0~10 (
// Equation(s):
// \avalon_interface_inst|Add0~10_combout  = (\avalon_interface_inst|burstcounter|count_out [5] & ((\avalon_interface_inst|AC|output_address [5] & (\avalon_interface_inst|Add0~9  & VCC)) # (!\avalon_interface_inst|AC|output_address [5] & 
// (!\avalon_interface_inst|Add0~9 )))) # (!\avalon_interface_inst|burstcounter|count_out [5] & ((\avalon_interface_inst|AC|output_address [5] & (!\avalon_interface_inst|Add0~9 )) # (!\avalon_interface_inst|AC|output_address [5] & 
// ((\avalon_interface_inst|Add0~9 ) # (GND)))))
// \avalon_interface_inst|Add0~11  = CARRY((\avalon_interface_inst|burstcounter|count_out [5] & (!\avalon_interface_inst|AC|output_address [5] & !\avalon_interface_inst|Add0~9 )) # (!\avalon_interface_inst|burstcounter|count_out [5] & 
// ((!\avalon_interface_inst|Add0~9 ) # (!\avalon_interface_inst|AC|output_address [5]))))

	.dataa(\avalon_interface_inst|burstcounter|count_out [5]),
	.datab(\avalon_interface_inst|AC|output_address [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|Add0~9 ),
	.combout(\avalon_interface_inst|Add0~10_combout ),
	.cout(\avalon_interface_inst|Add0~11 ));
// synopsys translate_off
defparam \avalon_interface_inst|Add0~10 .lut_mask = 16'h9617;
defparam \avalon_interface_inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y75_N20
cycloneiv_lcell_comb \avalon_interface_inst|Add0~12 (
// Equation(s):
// \avalon_interface_inst|Add0~12_combout  = ((\avalon_interface_inst|AC|output_address [6] $ (\avalon_interface_inst|burstcounter|count_out [6] $ (!\avalon_interface_inst|Add0~11 )))) # (GND)
// \avalon_interface_inst|Add0~13  = CARRY((\avalon_interface_inst|AC|output_address [6] & ((\avalon_interface_inst|burstcounter|count_out [6]) # (!\avalon_interface_inst|Add0~11 ))) # (!\avalon_interface_inst|AC|output_address [6] & 
// (\avalon_interface_inst|burstcounter|count_out [6] & !\avalon_interface_inst|Add0~11 )))

	.dataa(\avalon_interface_inst|AC|output_address [6]),
	.datab(\avalon_interface_inst|burstcounter|count_out [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|Add0~11 ),
	.combout(\avalon_interface_inst|Add0~12_combout ),
	.cout(\avalon_interface_inst|Add0~13 ));
// synopsys translate_off
defparam \avalon_interface_inst|Add0~12 .lut_mask = 16'h698E;
defparam \avalon_interface_inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y75_N22
cycloneiv_lcell_comb \avalon_interface_inst|Add0~14 (
// Equation(s):
// \avalon_interface_inst|Add0~14_combout  = (\avalon_interface_inst|AC|output_address [7] & ((\avalon_interface_inst|burstcounter|count_out [7] & (\avalon_interface_inst|Add0~13  & VCC)) # (!\avalon_interface_inst|burstcounter|count_out [7] & 
// (!\avalon_interface_inst|Add0~13 )))) # (!\avalon_interface_inst|AC|output_address [7] & ((\avalon_interface_inst|burstcounter|count_out [7] & (!\avalon_interface_inst|Add0~13 )) # (!\avalon_interface_inst|burstcounter|count_out [7] & 
// ((\avalon_interface_inst|Add0~13 ) # (GND)))))
// \avalon_interface_inst|Add0~15  = CARRY((\avalon_interface_inst|AC|output_address [7] & (!\avalon_interface_inst|burstcounter|count_out [7] & !\avalon_interface_inst|Add0~13 )) # (!\avalon_interface_inst|AC|output_address [7] & 
// ((!\avalon_interface_inst|Add0~13 ) # (!\avalon_interface_inst|burstcounter|count_out [7]))))

	.dataa(\avalon_interface_inst|AC|output_address [7]),
	.datab(\avalon_interface_inst|burstcounter|count_out [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|Add0~13 ),
	.combout(\avalon_interface_inst|Add0~14_combout ),
	.cout(\avalon_interface_inst|Add0~15 ));
// synopsys translate_off
defparam \avalon_interface_inst|Add0~14 .lut_mask = 16'h9617;
defparam \avalon_interface_inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y75_N24
cycloneiv_lcell_comb \avalon_interface_inst|Add0~16 (
// Equation(s):
// \avalon_interface_inst|Add0~16_combout  = ((\avalon_interface_inst|AC|output_address [8] $ (\avalon_interface_inst|burstcounter|count_out [8] $ (!\avalon_interface_inst|Add0~15 )))) # (GND)
// \avalon_interface_inst|Add0~17  = CARRY((\avalon_interface_inst|AC|output_address [8] & ((\avalon_interface_inst|burstcounter|count_out [8]) # (!\avalon_interface_inst|Add0~15 ))) # (!\avalon_interface_inst|AC|output_address [8] & 
// (\avalon_interface_inst|burstcounter|count_out [8] & !\avalon_interface_inst|Add0~15 )))

	.dataa(\avalon_interface_inst|AC|output_address [8]),
	.datab(\avalon_interface_inst|burstcounter|count_out [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|Add0~15 ),
	.combout(\avalon_interface_inst|Add0~16_combout ),
	.cout(\avalon_interface_inst|Add0~17 ));
// synopsys translate_off
defparam \avalon_interface_inst|Add0~16 .lut_mask = 16'h698E;
defparam \avalon_interface_inst|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y75_N26
cycloneiv_lcell_comb \avalon_interface_inst|Add0~18 (
// Equation(s):
// \avalon_interface_inst|Add0~18_combout  = (\avalon_interface_inst|burstcounter|count_out [9] & ((\avalon_interface_inst|AC|output_address [9] & (\avalon_interface_inst|Add0~17  & VCC)) # (!\avalon_interface_inst|AC|output_address [9] & 
// (!\avalon_interface_inst|Add0~17 )))) # (!\avalon_interface_inst|burstcounter|count_out [9] & ((\avalon_interface_inst|AC|output_address [9] & (!\avalon_interface_inst|Add0~17 )) # (!\avalon_interface_inst|AC|output_address [9] & 
// ((\avalon_interface_inst|Add0~17 ) # (GND)))))
// \avalon_interface_inst|Add0~19  = CARRY((\avalon_interface_inst|burstcounter|count_out [9] & (!\avalon_interface_inst|AC|output_address [9] & !\avalon_interface_inst|Add0~17 )) # (!\avalon_interface_inst|burstcounter|count_out [9] & 
// ((!\avalon_interface_inst|Add0~17 ) # (!\avalon_interface_inst|AC|output_address [9]))))

	.dataa(\avalon_interface_inst|burstcounter|count_out [9]),
	.datab(\avalon_interface_inst|AC|output_address [9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\avalon_interface_inst|Add0~17 ),
	.combout(\avalon_interface_inst|Add0~18_combout ),
	.cout(\avalon_interface_inst|Add0~19 ));
// synopsys translate_off
defparam \avalon_interface_inst|Add0~18 .lut_mask = 16'h9617;
defparam \avalon_interface_inst|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X113_Y75_N28
cycloneiv_lcell_comb \avalon_interface_inst|Add0~20 (
// Equation(s):
// \avalon_interface_inst|Add0~20_combout  = \avalon_interface_inst|Add0~19  $ (!\avalon_interface_inst|AC|output_address [10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\avalon_interface_inst|AC|output_address [10]),
	.cin(\avalon_interface_inst|Add0~19 ),
	.combout(\avalon_interface_inst|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|Add0~20 .lut_mask = 16'hF00F;
defparam \avalon_interface_inst|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X112_Y75_N22
cycloneiv_lcell_comb \avalon_interface_inst|csr[0]~0 (
// Equation(s):
// \avalon_interface_inst|csr[0]~0_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & ((\avalon_interface_inst|AC|state.s_write~q ) # (\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|AC|state.s_write~q ),
	.datab(\avalon_interface_inst|AC|state.burst_write~q ),
	.datac(gnd),
	.datad(\avalon_interface_inst|readdata[26]~0_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|csr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|csr[0]~0 .lut_mask = 16'hEE00;
defparam \avalon_interface_inst|csr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y75_N2
cycloneiv_lcell_comb \avalon_interface_inst|csr[0]~1 (
// Equation(s):
// \avalon_interface_inst|csr[0]~1_combout  = (\avalon_interface_inst|Add0~4_combout  & (\avalon_interface_inst|Add0~0_combout  & (\avalon_interface_inst|Add0~6_combout  & \avalon_interface_inst|Add0~2_combout )))

	.dataa(\avalon_interface_inst|Add0~4_combout ),
	.datab(\avalon_interface_inst|Add0~0_combout ),
	.datac(\avalon_interface_inst|Add0~6_combout ),
	.datad(\avalon_interface_inst|Add0~2_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|csr[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|csr[0]~1 .lut_mask = 16'h8000;
defparam \avalon_interface_inst|csr[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y75_N6
cycloneiv_lcell_comb \avalon_interface_inst|csr[0]~2 (
// Equation(s):
// \avalon_interface_inst|csr[0]~2_combout  = (\avalon_interface_inst|Add0~10_combout ) # ((\avalon_interface_inst|Add0~12_combout ) # ((\avalon_interface_inst|Add0~8_combout  & \avalon_interface_inst|csr[0]~1_combout )))

	.dataa(\avalon_interface_inst|Add0~10_combout ),
	.datab(\avalon_interface_inst|Add0~8_combout ),
	.datac(\avalon_interface_inst|Add0~12_combout ),
	.datad(\avalon_interface_inst|csr[0]~1_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|csr[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|csr[0]~2 .lut_mask = 16'hFEFA;
defparam \avalon_interface_inst|csr[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y75_N4
cycloneiv_lcell_comb \avalon_interface_inst|csr[0]~3 (
// Equation(s):
// \avalon_interface_inst|csr[0]~3_combout  = (\avalon_interface_inst|Add0~14_combout ) # ((\avalon_interface_inst|Add0~16_combout ) # (\avalon_interface_inst|csr[0]~2_combout ))

	.dataa(\avalon_interface_inst|Add0~14_combout ),
	.datab(\avalon_interface_inst|Add0~16_combout ),
	.datac(gnd),
	.datad(\avalon_interface_inst|csr[0]~2_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|csr[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|csr[0]~3 .lut_mask = 16'hFFEE;
defparam \avalon_interface_inst|csr[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y75_N2
cycloneiv_lcell_comb \avalon_interface_inst|csr[0]~4 (
// Equation(s):
// \avalon_interface_inst|csr[0]~4_combout  = (\avalon_interface_inst|Add0~18_combout  & (\avalon_interface_inst|Add0~20_combout  & (\avalon_interface_inst|csr[0]~0_combout  & \avalon_interface_inst|csr[0]~3_combout )))

	.dataa(\avalon_interface_inst|Add0~18_combout ),
	.datab(\avalon_interface_inst|Add0~20_combout ),
	.datac(\avalon_interface_inst|csr[0]~0_combout ),
	.datad(\avalon_interface_inst|csr[0]~3_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|csr[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|csr[0]~4 .lut_mask = 16'h8000;
defparam \avalon_interface_inst|csr[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X111_Y75_N9
dffeas \avalon_interface_inst|csr[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[0]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[0] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y75_N8
cycloneiv_lcell_comb \avalon_interface_inst|readdata[0]~1 (
// Equation(s):
// \avalon_interface_inst|readdata[0]~1_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [0] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [0]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[0]~1 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X108_Y91_N8
cycloneiv_io_ibuf \writedata[1]~input (
	.i(writedata[1]),
	.ibar(gnd),
	.o(\writedata[1]~input_o ));
// synopsys translate_off
defparam \writedata[1]~input .bus_hold = "false";
defparam \writedata[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y75_N7
dffeas \avalon_interface_inst|csr[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[1]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[1] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y75_N6
cycloneiv_lcell_comb \avalon_interface_inst|readdata[1]~2 (
// Equation(s):
// \avalon_interface_inst|readdata[1]~2_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [1] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [1]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[1]~2 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X95_Y91_N22
cycloneiv_io_ibuf \writedata[2]~input (
	.i(writedata[2]),
	.ibar(gnd),
	.o(\writedata[2]~input_o ));
// synopsys translate_off
defparam \writedata[2]~input .bus_hold = "false";
defparam \writedata[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y75_N13
dffeas \avalon_interface_inst|csr[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[2]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[2] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y75_N12
cycloneiv_lcell_comb \avalon_interface_inst|readdata[2]~3 (
// Equation(s):
// \avalon_interface_inst|readdata[2]~3_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [2] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [2]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[2]~3 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X104_Y91_N1
cycloneiv_io_ibuf \writedata[3]~input (
	.i(writedata[3]),
	.ibar(gnd),
	.o(\writedata[3]~input_o ));
// synopsys translate_off
defparam \writedata[3]~input .bus_hold = "false";
defparam \writedata[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y75_N15
dffeas \avalon_interface_inst|csr[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[3]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[3] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y75_N14
cycloneiv_lcell_comb \avalon_interface_inst|readdata[3]~4 (
// Equation(s):
// \avalon_interface_inst|readdata[3]~4_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [3] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [3]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[3]~4 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X104_Y91_N8
cycloneiv_io_ibuf \writedata[4]~input (
	.i(writedata[4]),
	.ibar(gnd),
	.o(\writedata[4]~input_o ));
// synopsys translate_off
defparam \writedata[4]~input .bus_hold = "false";
defparam \writedata[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y75_N25
dffeas \avalon_interface_inst|csr[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[4]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[4] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y75_N24
cycloneiv_lcell_comb \avalon_interface_inst|readdata[4]~5 (
// Equation(s):
// \avalon_interface_inst|readdata[4]~5_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [4] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [4]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[4]~5 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y66_N8
cycloneiv_io_ibuf \writedata[5]~input (
	.i(writedata[5]),
	.ibar(gnd),
	.o(\writedata[5]~input_o ));
// synopsys translate_off
defparam \writedata[5]~input .bus_hold = "false";
defparam \writedata[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X116_Y75_N28
cycloneiv_lcell_comb \avalon_interface_inst|csr[5]~feeder (
// Equation(s):
// \avalon_interface_inst|csr[5]~feeder_combout  = \writedata[5]~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\writedata[5]~input_o ),
	.cin(gnd),
	.combout(\avalon_interface_inst|csr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|csr[5]~feeder .lut_mask = 16'hFF00;
defparam \avalon_interface_inst|csr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X116_Y75_N29
dffeas \avalon_interface_inst|csr[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\avalon_interface_inst|csr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[5] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y75_N6
cycloneiv_lcell_comb \avalon_interface_inst|readdata[5]~6 (
// Equation(s):
// \avalon_interface_inst|readdata[5]~6_combout  = (!\avalon_interface_inst|AC|state.burst_write~q  & (\avalon_interface_inst|csr [5] & (!\avalon_interface_inst|AC|state.s_write~q  & \avalon_interface_inst|readdata[26]~0_combout )))

	.dataa(\avalon_interface_inst|AC|state.burst_write~q ),
	.datab(\avalon_interface_inst|csr [5]),
	.datac(\avalon_interface_inst|AC|state.s_write~q ),
	.datad(\avalon_interface_inst|readdata[26]~0_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[5]~6 .lut_mask = 16'h0400;
defparam \avalon_interface_inst|readdata[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X111_Y91_N1
cycloneiv_io_ibuf \writedata[6]~input (
	.i(writedata[6]),
	.ibar(gnd),
	.o(\writedata[6]~input_o ));
// synopsys translate_off
defparam \writedata[6]~input .bus_hold = "false";
defparam \writedata[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y75_N23
dffeas \avalon_interface_inst|csr[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[6]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[6] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y75_N22
cycloneiv_lcell_comb \avalon_interface_inst|readdata[6]~7 (
// Equation(s):
// \avalon_interface_inst|readdata[6]~7_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [6] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [6]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[6]~7 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X99_Y91_N22
cycloneiv_io_ibuf \writedata[7]~input (
	.i(writedata[7]),
	.ibar(gnd),
	.o(\writedata[7]~input_o ));
// synopsys translate_off
defparam \writedata[7]~input .bus_hold = "false";
defparam \writedata[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y75_N1
dffeas \avalon_interface_inst|csr[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[7]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[7] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y75_N0
cycloneiv_lcell_comb \avalon_interface_inst|readdata[7]~8 (
// Equation(s):
// \avalon_interface_inst|readdata[7]~8_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [7] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [7]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[7]~8 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X108_Y91_N22
cycloneiv_io_ibuf \writedata[8]~input (
	.i(writedata[8]),
	.ibar(gnd),
	.o(\writedata[8]~input_o ));
// synopsys translate_off
defparam \writedata[8]~input .bus_hold = "false";
defparam \writedata[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y75_N19
dffeas \avalon_interface_inst|csr[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[8]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[8] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y75_N18
cycloneiv_lcell_comb \avalon_interface_inst|readdata[8]~9 (
// Equation(s):
// \avalon_interface_inst|readdata[8]~9_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [8] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [8]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[8]~9 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X106_Y91_N15
cycloneiv_io_ibuf \writedata[9]~input (
	.i(writedata[9]),
	.ibar(gnd),
	.o(\writedata[9]~input_o ));
// synopsys translate_off
defparam \writedata[9]~input .bus_hold = "false";
defparam \writedata[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y75_N17
dffeas \avalon_interface_inst|csr[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[9]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[9] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y75_N16
cycloneiv_lcell_comb \avalon_interface_inst|readdata[9]~10 (
// Equation(s):
// \avalon_interface_inst|readdata[9]~10_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [9] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [9]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[9]~10 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y91_N8
cycloneiv_io_ibuf \writedata[10]~input (
	.i(writedata[10]),
	.ibar(gnd),
	.o(\writedata[10]~input_o ));
// synopsys translate_off
defparam \writedata[10]~input .bus_hold = "false";
defparam \writedata[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X112_Y75_N23
dffeas \avalon_interface_inst|csr[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[10]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[10] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y75_N4
cycloneiv_lcell_comb \avalon_interface_inst|readdata[10]~11 (
// Equation(s):
// \avalon_interface_inst|readdata[10]~11_combout  = (\avalon_interface_inst|csr [10] & (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|csr [10]),
	.datab(\avalon_interface_inst|readdata[26]~0_combout ),
	.datac(\avalon_interface_inst|AC|state.s_write~q ),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[10]~11 .lut_mask = 16'h0008;
defparam \avalon_interface_inst|readdata[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y65_N8
cycloneiv_io_ibuf \writedata[11]~input (
	.i(writedata[11]),
	.ibar(gnd),
	.o(\writedata[11]~input_o ));
// synopsys translate_off
defparam \writedata[11]~input .bus_hold = "false";
defparam \writedata[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y75_N3
dffeas \avalon_interface_inst|csr[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[11]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[11] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y75_N2
cycloneiv_lcell_comb \avalon_interface_inst|readdata[11]~12 (
// Equation(s):
// \avalon_interface_inst|readdata[11]~12_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [11] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [11]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[11]~12 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y68_N1
cycloneiv_io_ibuf \writedata[12]~input (
	.i(writedata[12]),
	.ibar(gnd),
	.o(\writedata[12]~input_o ));
// synopsys translate_off
defparam \writedata[12]~input .bus_hold = "false";
defparam \writedata[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X116_Y75_N31
dffeas \avalon_interface_inst|csr[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[12]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[12] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X116_Y75_N30
cycloneiv_lcell_comb \avalon_interface_inst|readdata[12]~13 (
// Equation(s):
// \avalon_interface_inst|readdata[12]~13_combout  = (!\avalon_interface_inst|AC|state.s_write~q  & (!\avalon_interface_inst|AC|state.burst_write~q  & (\avalon_interface_inst|csr [12] & \avalon_interface_inst|readdata[26]~0_combout )))

	.dataa(\avalon_interface_inst|AC|state.s_write~q ),
	.datab(\avalon_interface_inst|AC|state.burst_write~q ),
	.datac(\avalon_interface_inst|csr [12]),
	.datad(\avalon_interface_inst|readdata[26]~0_combout ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[12]~13 .lut_mask = 16'h1000;
defparam \avalon_interface_inst|readdata[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X108_Y91_N1
cycloneiv_io_ibuf \writedata[13]~input (
	.i(writedata[13]),
	.ibar(gnd),
	.o(\writedata[13]~input_o ));
// synopsys translate_off
defparam \writedata[13]~input .bus_hold = "false";
defparam \writedata[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y75_N21
dffeas \avalon_interface_inst|csr[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[13]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[13] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y75_N20
cycloneiv_lcell_comb \avalon_interface_inst|readdata[13]~14 (
// Equation(s):
// \avalon_interface_inst|readdata[13]~14_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [13] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [13]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[13]~14 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X108_Y91_N15
cycloneiv_io_ibuf \writedata[14]~input (
	.i(writedata[14]),
	.ibar(gnd),
	.o(\writedata[14]~input_o ));
// synopsys translate_off
defparam \writedata[14]~input .bus_hold = "false";
defparam \writedata[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y75_N31
dffeas \avalon_interface_inst|csr[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[14]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[14] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y75_N30
cycloneiv_lcell_comb \avalon_interface_inst|readdata[14]~15 (
// Equation(s):
// \avalon_interface_inst|readdata[14]~15_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [14] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [14]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[14]~15 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y67_N1
cycloneiv_io_ibuf \writedata[15]~input (
	.i(writedata[15]),
	.ibar(gnd),
	.o(\writedata[15]~input_o ));
// synopsys translate_off
defparam \writedata[15]~input .bus_hold = "false";
defparam \writedata[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X112_Y75_N17
dffeas \avalon_interface_inst|csr[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[15]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[15] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y75_N16
cycloneiv_lcell_comb \avalon_interface_inst|readdata[15]~16 (
// Equation(s):
// \avalon_interface_inst|readdata[15]~16_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [15] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [15]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[15]~16 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X113_Y91_N1
cycloneiv_io_ibuf \writedata[16]~input (
	.i(writedata[16]),
	.ibar(gnd),
	.o(\writedata[16]~input_o ));
// synopsys translate_off
defparam \writedata[16]~input .bus_hold = "false";
defparam \writedata[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X112_Y75_N15
dffeas \avalon_interface_inst|csr[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[16]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[16] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y75_N14
cycloneiv_lcell_comb \avalon_interface_inst|readdata[16]~17 (
// Equation(s):
// \avalon_interface_inst|readdata[16]~17_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [16] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [16]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[16]~17 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X99_Y91_N15
cycloneiv_io_ibuf \writedata[17]~input (
	.i(writedata[17]),
	.ibar(gnd),
	.o(\writedata[17]~input_o ));
// synopsys translate_off
defparam \writedata[17]~input .bus_hold = "false";
defparam \writedata[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y75_N29
dffeas \avalon_interface_inst|csr[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[17]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [17]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[17] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y75_N28
cycloneiv_lcell_comb \avalon_interface_inst|readdata[17]~18 (
// Equation(s):
// \avalon_interface_inst|readdata[17]~18_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [17] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [17]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[17]~18_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[17]~18 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[17]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y60_N1
cycloneiv_io_ibuf \writedata[18]~input (
	.i(writedata[18]),
	.ibar(gnd),
	.o(\writedata[18]~input_o ));
// synopsys translate_off
defparam \writedata[18]~input .bus_hold = "false";
defparam \writedata[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y75_N11
dffeas \avalon_interface_inst|csr[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[18]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [18]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[18] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y75_N10
cycloneiv_lcell_comb \avalon_interface_inst|readdata[18]~19 (
// Equation(s):
// \avalon_interface_inst|readdata[18]~19_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [18] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [18]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[18]~19_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[18]~19 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[18]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y62_N1
cycloneiv_io_ibuf \writedata[19]~input (
	.i(writedata[19]),
	.ibar(gnd),
	.o(\writedata[19]~input_o ));
// synopsys translate_off
defparam \writedata[19]~input .bus_hold = "false";
defparam \writedata[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X112_Y75_N9
dffeas \avalon_interface_inst|csr[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[19]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [19]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[19] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y75_N8
cycloneiv_lcell_comb \avalon_interface_inst|readdata[19]~20 (
// Equation(s):
// \avalon_interface_inst|readdata[19]~20_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [19] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [19]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[19]~20_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[19]~20 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[19]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y60_N15
cycloneiv_io_ibuf \writedata[20]~input (
	.i(writedata[20]),
	.ibar(gnd),
	.o(\writedata[20]~input_o ));
// synopsys translate_off
defparam \writedata[20]~input .bus_hold = "false";
defparam \writedata[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X112_Y75_N27
dffeas \avalon_interface_inst|csr[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[20]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [20]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[20] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y75_N26
cycloneiv_lcell_comb \avalon_interface_inst|readdata[20]~21 (
// Equation(s):
// \avalon_interface_inst|readdata[20]~21_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [20] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [20]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[20]~21 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y61_N1
cycloneiv_io_ibuf \writedata[21]~input (
	.i(writedata[21]),
	.ibar(gnd),
	.o(\writedata[21]~input_o ));
// synopsys translate_off
defparam \writedata[21]~input .bus_hold = "false";
defparam \writedata[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X112_Y75_N5
dffeas \avalon_interface_inst|csr[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[21]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [21]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[21] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y75_N4
cycloneiv_lcell_comb \avalon_interface_inst|readdata[21]~22 (
// Equation(s):
// \avalon_interface_inst|readdata[21]~22_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [21] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [21]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[21]~22 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y61_N8
cycloneiv_io_ibuf \writedata[22]~input (
	.i(writedata[22]),
	.ibar(gnd),
	.o(\writedata[22]~input_o ));
// synopsys translate_off
defparam \writedata[22]~input .bus_hold = "false";
defparam \writedata[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X112_Y75_N19
dffeas \avalon_interface_inst|csr[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[22]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [22]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[22] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y75_N18
cycloneiv_lcell_comb \avalon_interface_inst|readdata[22]~23 (
// Equation(s):
// \avalon_interface_inst|readdata[22]~23_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [22] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [22]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[22]~23 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y64_N8
cycloneiv_io_ibuf \writedata[23]~input (
	.i(writedata[23]),
	.ibar(gnd),
	.o(\writedata[23]~input_o ));
// synopsys translate_off
defparam \writedata[23]~input .bus_hold = "false";
defparam \writedata[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X112_Y75_N29
dffeas \avalon_interface_inst|csr[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[23]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [23]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[23] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y75_N28
cycloneiv_lcell_comb \avalon_interface_inst|readdata[23]~24 (
// Equation(s):
// \avalon_interface_inst|readdata[23]~24_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [23] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [23]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[23]~24_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[23]~24 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[23]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y91_N1
cycloneiv_io_ibuf \writedata[24]~input (
	.i(writedata[24]),
	.ibar(gnd),
	.o(\writedata[24]~input_o ));
// synopsys translate_off
defparam \writedata[24]~input .bus_hold = "false";
defparam \writedata[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X112_Y75_N11
dffeas \avalon_interface_inst|csr[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[24]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [24]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[24] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y75_N10
cycloneiv_lcell_comb \avalon_interface_inst|readdata[24]~25 (
// Equation(s):
// \avalon_interface_inst|readdata[24]~25_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [24] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [24]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[24]~25_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[24]~25 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[24]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y67_N8
cycloneiv_io_ibuf \writedata[25]~input (
	.i(writedata[25]),
	.ibar(gnd),
	.o(\writedata[25]~input_o ));
// synopsys translate_off
defparam \writedata[25]~input .bus_hold = "false";
defparam \writedata[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X112_Y75_N1
dffeas \avalon_interface_inst|csr[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[25]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [25]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[25] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y75_N0
cycloneiv_lcell_comb \avalon_interface_inst|readdata[25]~26 (
// Equation(s):
// \avalon_interface_inst|readdata[25]~26_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [25] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [25]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[25]~26_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[25]~26 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[25]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y65_N1
cycloneiv_io_ibuf \writedata[26]~input (
	.i(writedata[26]),
	.ibar(gnd),
	.o(\writedata[26]~input_o ));
// synopsys translate_off
defparam \writedata[26]~input .bus_hold = "false";
defparam \writedata[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X112_Y75_N31
dffeas \avalon_interface_inst|csr[26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[26]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [26]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[26] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y75_N30
cycloneiv_lcell_comb \avalon_interface_inst|readdata[26]~27 (
// Equation(s):
// \avalon_interface_inst|readdata[26]~27_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [26] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [26]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[26]~27_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[26]~27 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[26]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X111_Y91_N22
cycloneiv_io_ibuf \writedata[27]~input (
	.i(writedata[27]),
	.ibar(gnd),
	.o(\writedata[27]~input_o ));
// synopsys translate_off
defparam \writedata[27]~input .bus_hold = "false";
defparam \writedata[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y75_N5
dffeas \avalon_interface_inst|csr[27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[27]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [27]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[27] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y75_N4
cycloneiv_lcell_comb \avalon_interface_inst|readdata[27]~28 (
// Equation(s):
// \avalon_interface_inst|readdata[27]~28_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [27] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [27]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[27]~28_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[27]~28 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[27]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X113_Y91_N8
cycloneiv_io_ibuf \writedata[28]~input (
	.i(writedata[28]),
	.ibar(gnd),
	.o(\writedata[28]~input_o ));
// synopsys translate_off
defparam \writedata[28]~input .bus_hold = "false";
defparam \writedata[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X112_Y75_N21
dffeas \avalon_interface_inst|csr[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[28]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [28]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[28] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y75_N20
cycloneiv_lcell_comb \avalon_interface_inst|readdata[28]~29 (
// Equation(s):
// \avalon_interface_inst|readdata[28]~29_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [28] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [28]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[28]~29_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[28]~29 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[28]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y64_N1
cycloneiv_io_ibuf \writedata[29]~input (
	.i(writedata[29]),
	.ibar(gnd),
	.o(\writedata[29]~input_o ));
// synopsys translate_off
defparam \writedata[29]~input .bus_hold = "false";
defparam \writedata[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X112_Y75_N7
dffeas \avalon_interface_inst|csr[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[29]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [29]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[29] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y75_N6
cycloneiv_lcell_comb \avalon_interface_inst|readdata[29]~30 (
// Equation(s):
// \avalon_interface_inst|readdata[29]~30_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [29] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [29]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[29]~30_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[29]~30 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[29]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X117_Y66_N1
cycloneiv_io_ibuf \writedata[30]~input (
	.i(writedata[30]),
	.ibar(gnd),
	.o(\writedata[30]~input_o ));
// synopsys translate_off
defparam \writedata[30]~input .bus_hold = "false";
defparam \writedata[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X112_Y75_N25
dffeas \avalon_interface_inst|csr[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[30]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [30]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[30] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y75_N24
cycloneiv_lcell_comb \avalon_interface_inst|readdata[30]~31 (
// Equation(s):
// \avalon_interface_inst|readdata[30]~31_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [30] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [30]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[30]~31_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[30]~31 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[30]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X111_Y91_N15
cycloneiv_io_ibuf \writedata[31]~input (
	.i(writedata[31]),
	.ibar(gnd),
	.o(\writedata[31]~input_o ));
// synopsys translate_off
defparam \writedata[31]~input .bus_hold = "false";
defparam \writedata[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X111_Y75_N27
dffeas \avalon_interface_inst|csr[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writedata[31]~input_o ),
	.clrn(\n_rst~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\avalon_interface_inst|csr[0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\avalon_interface_inst|csr [31]),
	.prn(vcc));
// synopsys translate_off
defparam \avalon_interface_inst|csr[31] .is_wysiwyg = "true";
defparam \avalon_interface_inst|csr[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X111_Y75_N26
cycloneiv_lcell_comb \avalon_interface_inst|readdata[31]~32 (
// Equation(s):
// \avalon_interface_inst|readdata[31]~32_combout  = (\avalon_interface_inst|readdata[26]~0_combout  & (!\avalon_interface_inst|AC|state.s_write~q  & (\avalon_interface_inst|csr [31] & !\avalon_interface_inst|AC|state.burst_write~q )))

	.dataa(\avalon_interface_inst|readdata[26]~0_combout ),
	.datab(\avalon_interface_inst|AC|state.s_write~q ),
	.datac(\avalon_interface_inst|csr [31]),
	.datad(\avalon_interface_inst|AC|state.burst_write~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|readdata[31]~32_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|readdata[31]~32 .lut_mask = 16'h0020;
defparam \avalon_interface_inst|readdata[31]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y76_N6
cycloneiv_lcell_comb \avalon_interface_inst|AC|WideOr8~0 (
// Equation(s):
// \avalon_interface_inst|AC|WideOr8~0_combout  = (\avalon_interface_inst|AC|state.s_write~q ) # ((\avalon_interface_inst|AC|state.begin_read~q ) # ((\avalon_interface_inst|AC|state.burst_write~q ) # (\avalon_interface_inst|AC|state.s_read~q )))

	.dataa(\avalon_interface_inst|AC|state.s_write~q ),
	.datab(\avalon_interface_inst|AC|state.begin_read~q ),
	.datac(\avalon_interface_inst|AC|state.burst_write~q ),
	.datad(\avalon_interface_inst|AC|state.s_read~q ),
	.cin(gnd),
	.combout(\avalon_interface_inst|AC|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \avalon_interface_inst|AC|WideOr8~0 .lut_mask = 16'hFFFE;
defparam \avalon_interface_inst|AC|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign readdata[0] = \readdata[0]~output_o ;

assign readdata[1] = \readdata[1]~output_o ;

assign readdata[2] = \readdata[2]~output_o ;

assign readdata[3] = \readdata[3]~output_o ;

assign readdata[4] = \readdata[4]~output_o ;

assign readdata[5] = \readdata[5]~output_o ;

assign readdata[6] = \readdata[6]~output_o ;

assign readdata[7] = \readdata[7]~output_o ;

assign readdata[8] = \readdata[8]~output_o ;

assign readdata[9] = \readdata[9]~output_o ;

assign readdata[10] = \readdata[10]~output_o ;

assign readdata[11] = \readdata[11]~output_o ;

assign readdata[12] = \readdata[12]~output_o ;

assign readdata[13] = \readdata[13]~output_o ;

assign readdata[14] = \readdata[14]~output_o ;

assign readdata[15] = \readdata[15]~output_o ;

assign readdata[16] = \readdata[16]~output_o ;

assign readdata[17] = \readdata[17]~output_o ;

assign readdata[18] = \readdata[18]~output_o ;

assign readdata[19] = \readdata[19]~output_o ;

assign readdata[20] = \readdata[20]~output_o ;

assign readdata[21] = \readdata[21]~output_o ;

assign readdata[22] = \readdata[22]~output_o ;

assign readdata[23] = \readdata[23]~output_o ;

assign readdata[24] = \readdata[24]~output_o ;

assign readdata[25] = \readdata[25]~output_o ;

assign readdata[26] = \readdata[26]~output_o ;

assign readdata[27] = \readdata[27]~output_o ;

assign readdata[28] = \readdata[28]~output_o ;

assign readdata[29] = \readdata[29]~output_o ;

assign readdata[30] = \readdata[30]~output_o ;

assign readdata[31] = \readdata[31]~output_o ;

assign readdatavalid = \readdatavalid~output_o ;

assign writeresponsevalid = \writeresponsevalid~output_o ;

assign waitrequest = \waitrequest~output_o ;

assign response[0] = \response[0]~output_o ;

assign response[1] = \response[1]~output_o ;

endmodule
