
(rules PCB din_meter_atm90e26
  (snap_angle 
    fortyfive_degree
  )
  (autoroute_settings
    (fanout off)
    (autoroute on)
    (postroute on)
    (vias on)
    (via_costs 50)
    (plane_via_costs 5)
    (start_ripup_costs 100)
    (start_pass_no 6194)
    (layer_rule F.Cu
      (active on)
      (preferred_direction vertical)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 2.1)
    )
    (layer_rule B.Cu
      (active on)
      (preferred_direction horizontal)
      (preferred_direction_trace_costs 1.0)
      (against_preferred_direction_trace_costs 1.9)
    )
  )
  (rule
    (width 150.0)
    (clear 150.2)
    (clear 75.0 (type smd_to_turn_gap))
    (clear 400.2 (type default_"Power_CPU"))
    (clear 200.2 (type default_"Power_ISO"))
    (clear 37.6 (type smd_smd))
    (clear 400.2 (type smd_"Power_CPU"))
    (clear 200.2 (type smd_"Power_ISO"))
    (clear 400.2 (type "kicad_default"_"Power_CPU"))
    (clear 200.2 (type "kicad_default"_"Power_ISO"))
    (clear 400.2 (type "Power_CPU"_"Power_CPU"))
    (clear 400.2 (type "Power_CPU"_"Power_ISO"))
    (clear 200.2 (type "Power_ISO"_"Power_ISO"))
  )
  (padstack "Via[0-1]_600:300_um"
    (shape
      (circle F.Cu 600.0 0.0 0.0)
    )
    (shape
      (circle B.Cu 600.0 0.0 0.0)
    )
    (attach off)
  )
  (via 
    "Via[0-1]_600:300_um" "Via[0-1]_600:300_um" default
  )
  (via 
    "Via[0-1]_600:300_um-kicad_default" "Via[0-1]_600:300_um" "kicad_default"
  )
  (via 
    "Via[0-1]_600:300_um-Power_CPU" "Via[0-1]_600:300_um" "Power_CPU"
  )
  (via 
    "Via[0-1]_600:300_um-Power_ISO" "Via[0-1]_600:300_um" "Power_ISO"
  )
  (via_rule
    default "Via[0-1]_600:300_um"
  )
  (via_rule
    "kicad_default" "Via[0-1]_600:300_um-kicad_default"
  )
  (via_rule
    "Power_CPU" "Via[0-1]_600:300_um-Power_CPU"
  )
  (via_rule
    "Power_ISO" "Via[0-1]_600:300_um-Power_ISO"
  )
  (class default
    (clearance_class default)
    (via_rule default)
    (rule
      (width 150.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "kicad_default"
    "Net-(J3-Pad2)" SI/RX SO/TX SCLK "Net-(C4-Pad1)" "Net-(J1-Pad2)" "Net-(J2-Pad2)" "Net-(J8-Pad2)"
    "Net-(C11-Pad1)" "Net-(J6-Pad2)" "Net-(J7-Pad2)" "CS_0" "CLKOUT_0" "CLKIN_0" "ZX_0" "IRQ_0"
    "CF2_0" "CF1_0" "WARN_0" "VP_0" "VN_0" "I1N_1" "I1P_0" "I2N_0"
    "I2P_0" "CS_1" "CLKOUT_1" "CLKIN_1" "ZX_1" "IRQ_1" "CF2_1" "CF1_1"
    "WARN_1" "VP_1" "VN_1" "I1N_1_IN" "I1P_1" "I1P_1_IN" "I1N_0_IN" "I1P_0_IN"
    "I2N_1" "I2P_1" "I1N_0" "I2N_1_IN" "I2P_0_IN" "I2P_1_IN" "I2N_0_IN" "Net-(J4-PadA9)"
    "Net-(J4-PadA7)" "Net-(J4-PadA6)" "Net-(J4-PadA5)" "Net-(J4-PadA3)" "Net-(J4-PadA13)" "Net-(J4-PadA18)" "Net-(J4-PadA17)" "Net-(J4-PadA15)"
    "Net-(J4-PadA14)" "Net-(J4-PadA11)" "Net-(J4-PadA10)" "Net-(J4-PadB13)" "Net-(J4-PadB17)" "Net-(J4-PadB15)" "Net-(J4-PadB11)" "Net-(J4-PadB10)"
    "Net-(J4-PadB9)" "Net-(J4-PadB8)" "Net-(J4-PadB7)" "Net-(J4-PadB2)" "Net-(J4-PadB1)" "Net-(J5-Pad3)"
    (clearance_class "kicad_default")
    (via_rule kicad_default)
    (rule
      (width 150.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "Power_CPU"
    "GND_CPU" "3V3_CPU"
    (clearance_class "Power_CPU")
    (via_rule Power_CPU)
    (rule
      (width 400.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
  (class "Power_ISO"
    GNDD +3V3 "3V3_ISO" "GND_ISO"
    (clearance_class "Power_ISO")
    (via_rule Power_ISO)
    (rule
      (width 300.0)
    )
    (circuit 
      (use_layer F.Cu B.Cu)
    )
  )
)