// Seed: 2151675435
module module_0 (
    input  tri0 id_0,
    output wire id_1,
    input  wor  id_2,
    input  wand id_3,
    input  wand id_4,
    input  tri  id_5
);
  wire id_7;
  wand id_8;
  assign id_8 = 1 < id_3;
  module_2(
      id_8, id_7
  );
endmodule
module module_1 (
    output wand id_0,
    input  tri  id_1
);
  assign id_0 = 1;
  initial $display;
  module_0(
      id_1, id_0, id_1, id_1, id_1, id_1
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_2 = 1'b0;
  wire id_3;
  logic [7:0] id_4;
  wire id_5 = id_4[1 : 1];
  assign id_1 = id_5;
  wire id_7;
endmodule
