xpm_memory.sv,systemverilog,xpm,E:/vivado/Vivado/2024.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,E:/vivado/Vivado/2024.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_10,../../ipstatic/simulation/blk_mem_gen_v8_4.v,
blk_mem_gen_1.v,verilog,xil_defaultlib,../../../Ordovician_a7.gen/sources_1/ip/blk_mem_gen_1/sim/blk_mem_gen_1.v,
blk_mem_gen_0.v,verilog,xil_defaultlib,../../../Ordovician_a7.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0.v,
READ_Matrix.sv,systemverilog,xil_defaultlib,../../../Ordovician_a7.srcs/sources_1/new/READ_Matrix.sv,
read_tb.sv,systemverilog,xil_defaultlib,../../../Ordovician_a7.srcs/sim_1/new/read_tb.sv,
glbl.v,Verilog,xil_defaultlib,glbl.v
