INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.sim/sim_1/synth/func/xsim/timing_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz_0_clk_wiz
INFO: [VRFC 10-311] analyzing module timing_excise
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkSpace/project/FPGA/prj_ip/prj_ip/prj_ip.srcs/sim_1/new/timing_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_tb
