

Microchip MPLAB XC8 Assembler V2.50 build 20240725155939 
                                                                                               Thu Jan 02 21:48:42 2025

Microchip MPLAB XC8 C Compiler v2.50 (Free license) build 20240725155939 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1
     9                           	psect	text2,global,reloc=2,class=CODE,space=0,delta=1
    10                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    11                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    12                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    13                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    14   000000                     
    15                           ; Generated 17/10/2023 GMT
    16                           ; 
    17                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution. Publication is not required when
    31                           ;        this file is used in an embedded application.
    32                           ; 
    33                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    34                           ;        software without specific prior written permission.
    35                           ; 
    36                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    37                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    38                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    39                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    40                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    41                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    42                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    43                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    44                           ; 
    45                           ; 
    46                           ; Code-generator required, PIC18F4550 Definitions
    47                           ; 
    48                           ; SFR Addresses
    49   000FE0                     bsr             equ	4064
    50   000FE9                     fsr0            equ	4073
    51   000FEA                     fsr0h           equ	4074
    52   000FE9                     fsr0l           equ	4073
    53   000FE1                     fsr1            equ	4065
    54   000FE2                     fsr1h           equ	4066
    55   000FE1                     fsr1l           equ	4065
    56   000FD9                     fsr2            equ	4057
    57   000FDA                     fsr2h           equ	4058
    58   000FD9                     fsr2l           equ	4057
    59   000FEF                     indf0           equ	4079
    60   000FE7                     indf1           equ	4071
    61   000FDF                     indf2           equ	4063
    62   000FF2                     intcon          equ	4082
    63   000000                     nvmcon          equ	0
    64   000FF9                     pcl             equ	4089
    65   000FFA                     pclath          equ	4090
    66   000FFB                     pclatu          equ	4091
    67   000FEB                     plusw0          equ	4075
    68   000FE3                     plusw1          equ	4067
    69   000FDB                     plusw2          equ	4059
    70   000FED                     postdec0        equ	4077
    71   000FE5                     postdec1        equ	4069
    72   000FDD                     postdec2        equ	4061
    73   000FEE                     postinc0        equ	4078
    74   000FE6                     postinc1        equ	4070
    75   000FDE                     postinc2        equ	4062
    76   000FEC                     preinc0         equ	4076
    77   000FE4                     preinc1         equ	4068
    78   000FDC                     preinc2         equ	4060
    79   000FF3                     prod            equ	4083
    80   000FF4                     prodh           equ	4084
    81   000FF3                     prodl           equ	4083
    82   000FD8                     status          equ	4056
    83   000FF5                     tablat          equ	4085
    84   000FF6                     tblptr          equ	4086
    85   000FF7                     tblptrh         equ	4087
    86   000FF6                     tblptrl         equ	4086
    87   000FF8                     tblptru         equ	4088
    88   000FFD                     tosl            equ	4093
    89   000FE8                     wreg            equ	4072
    90   000F62                     SPPDATA         equ	3938	;# 
    91   000F63                     SPPCFG          equ	3939	;# 
    92   000F64                     SPPEPS          equ	3940	;# 
    93   000F65                     SPPCON          equ	3941	;# 
    94   000F66                     UFRM            equ	3942	;# 
    95   000F66                     UFRML           equ	3942	;# 
    96   000F67                     UFRMH           equ	3943	;# 
    97   000F68                     UIR             equ	3944	;# 
    98   000F69                     UIE             equ	3945	;# 
    99   000F6A                     UEIR            equ	3946	;# 
   100   000F6B                     UEIE            equ	3947	;# 
   101   000F6C                     USTAT           equ	3948	;# 
   102   000F6D                     UCON            equ	3949	;# 
   103   000F6E                     UADDR           equ	3950	;# 
   104   000F6F                     UCFG            equ	3951	;# 
   105   000F70                     UEP0            equ	3952	;# 
   106   000F71                     UEP1            equ	3953	;# 
   107   000F72                     UEP2            equ	3954	;# 
   108   000F73                     UEP3            equ	3955	;# 
   109   000F74                     UEP4            equ	3956	;# 
   110   000F75                     UEP5            equ	3957	;# 
   111   000F76                     UEP6            equ	3958	;# 
   112   000F77                     UEP7            equ	3959	;# 
   113   000F78                     UEP8            equ	3960	;# 
   114   000F79                     UEP9            equ	3961	;# 
   115   000F7A                     UEP10           equ	3962	;# 
   116   000F7B                     UEP11           equ	3963	;# 
   117   000F7C                     UEP12           equ	3964	;# 
   118   000F7D                     UEP13           equ	3965	;# 
   119   000F7E                     UEP14           equ	3966	;# 
   120   000F7F                     UEP15           equ	3967	;# 
   121   000F80                     PORTA           equ	3968	;# 
   122   000F81                     PORTB           equ	3969	;# 
   123   000F82                     PORTC           equ	3970	;# 
   124   000F83                     PORTD           equ	3971	;# 
   125   000F84                     PORTE           equ	3972	;# 
   126   000F89                     LATA            equ	3977	;# 
   127   000F8A                     LATB            equ	3978	;# 
   128   000F8B                     LATC            equ	3979	;# 
   129   000F8C                     LATD            equ	3980	;# 
   130   000F8D                     LATE            equ	3981	;# 
   131   000F92                     TRISA           equ	3986	;# 
   132   000F92                     DDRA            equ	3986	;# 
   133   000F93                     TRISB           equ	3987	;# 
   134   000F93                     DDRB            equ	3987	;# 
   135   000F94                     TRISC           equ	3988	;# 
   136   000F94                     DDRC            equ	3988	;# 
   137   000F95                     TRISD           equ	3989	;# 
   138   000F95                     DDRD            equ	3989	;# 
   139   000F96                     TRISE           equ	3990	;# 
   140   000F96                     DDRE            equ	3990	;# 
   141   000F9B                     OSCTUNE         equ	3995	;# 
   142   000F9D                     PIE1            equ	3997	;# 
   143   000F9E                     PIR1            equ	3998	;# 
   144   000F9F                     IPR1            equ	3999	;# 
   145   000FA0                     PIE2            equ	4000	;# 
   146   000FA1                     PIR2            equ	4001	;# 
   147   000FA2                     IPR2            equ	4002	;# 
   148   000FA6                     EECON1          equ	4006	;# 
   149   000FA7                     EECON2          equ	4007	;# 
   150   000FA8                     EEDATA          equ	4008	;# 
   151   000FA9                     EEADR           equ	4009	;# 
   152   000FAB                     RCSTA           equ	4011	;# 
   153   000FAB                     RCSTA1          equ	4011	;# 
   154   000FAC                     TXSTA           equ	4012	;# 
   155   000FAC                     TXSTA1          equ	4012	;# 
   156   000FAD                     TXREG           equ	4013	;# 
   157   000FAD                     TXREG1          equ	4013	;# 
   158   000FAE                     RCREG           equ	4014	;# 
   159   000FAE                     RCREG1          equ	4014	;# 
   160   000FAF                     SPBRG           equ	4015	;# 
   161   000FAF                     SPBRG1          equ	4015	;# 
   162   000FB0                     SPBRGH          equ	4016	;# 
   163   000FB1                     T3CON           equ	4017	;# 
   164   000FB2                     TMR3            equ	4018	;# 
   165   000FB2                     TMR3L           equ	4018	;# 
   166   000FB3                     TMR3H           equ	4019	;# 
   167   000FB4                     CMCON           equ	4020	;# 
   168   000FB5                     CVRCON          equ	4021	;# 
   169   000FB6                     ECCP1AS         equ	4022	;# 
   170   000FB6                     CCP1AS          equ	4022	;# 
   171   000FB7                     ECCP1DEL        equ	4023	;# 
   172   000FB7                     CCP1DEL         equ	4023	;# 
   173   000FB8                     BAUDCON         equ	4024	;# 
   174   000FB8                     BAUDCTL         equ	4024	;# 
   175   000FBA                     CCP2CON         equ	4026	;# 
   176   000FBB                     CCPR2           equ	4027	;# 
   177   000FBB                     CCPR2L          equ	4027	;# 
   178   000FBC                     CCPR2H          equ	4028	;# 
   179   000FBD                     CCP1CON         equ	4029	;# 
   180   000FBD                     ECCP1CON        equ	4029	;# 
   181   000FBE                     CCPR1           equ	4030	;# 
   182   000FBE                     CCPR1L          equ	4030	;# 
   183   000FBF                     CCPR1H          equ	4031	;# 
   184   000FC0                     ADCON2          equ	4032	;# 
   185   000FC1                     ADCON1          equ	4033	;# 
   186   000FC2                     ADCON0          equ	4034	;# 
   187   000FC3                     ADRES           equ	4035	;# 
   188   000FC3                     ADRESL          equ	4035	;# 
   189   000FC4                     ADRESH          equ	4036	;# 
   190   000FC5                     SSPCON2         equ	4037	;# 
   191   000FC6                     SSPCON1         equ	4038	;# 
   192   000FC7                     SSPSTAT         equ	4039	;# 
   193   000FC8                     SSPADD          equ	4040	;# 
   194   000FC9                     SSPBUF          equ	4041	;# 
   195   000FCA                     T2CON           equ	4042	;# 
   196   000FCB                     PR2             equ	4043	;# 
   197   000FCB                     MEMCON          equ	4043	;# 
   198   000FCC                     TMR2            equ	4044	;# 
   199   000FCD                     T1CON           equ	4045	;# 
   200   000FCE                     TMR1            equ	4046	;# 
   201   000FCE                     TMR1L           equ	4046	;# 
   202   000FCF                     TMR1H           equ	4047	;# 
   203   000FD0                     RCON            equ	4048	;# 
   204   000FD1                     WDTCON          equ	4049	;# 
   205   000FD2                     HLVDCON         equ	4050	;# 
   206   000FD2                     LVDCON          equ	4050	;# 
   207   000FD3                     OSCCON          equ	4051	;# 
   208   000FD5                     T0CON           equ	4053	;# 
   209   000FD6                     TMR0            equ	4054	;# 
   210   000FD6                     TMR0L           equ	4054	;# 
   211   000FD7                     TMR0H           equ	4055	;# 
   212   000FD8                     STATUS          equ	4056	;# 
   213   000FD9                     FSR2            equ	4057	;# 
   214   000FD9                     FSR2L           equ	4057	;# 
   215   000FDA                     FSR2H           equ	4058	;# 
   216   000FDB                     PLUSW2          equ	4059	;# 
   217   000FDC                     PREINC2         equ	4060	;# 
   218   000FDD                     POSTDEC2        equ	4061	;# 
   219   000FDE                     POSTINC2        equ	4062	;# 
   220   000FDF                     INDF2           equ	4063	;# 
   221   000FE0                     BSR             equ	4064	;# 
   222   000FE1                     FSR1            equ	4065	;# 
   223   000FE1                     FSR1L           equ	4065	;# 
   224   000FE2                     FSR1H           equ	4066	;# 
   225   000FE3                     PLUSW1          equ	4067	;# 
   226   000FE4                     PREINC1         equ	4068	;# 
   227   000FE5                     POSTDEC1        equ	4069	;# 
   228   000FE6                     POSTINC1        equ	4070	;# 
   229   000FE7                     INDF1           equ	4071	;# 
   230   000FE8                     WREG            equ	4072	;# 
   231   000FE9                     FSR0            equ	4073	;# 
   232   000FE9                     FSR0L           equ	4073	;# 
   233   000FEA                     FSR0H           equ	4074	;# 
   234   000FEB                     PLUSW0          equ	4075	;# 
   235   000FEC                     PREINC0         equ	4076	;# 
   236   000FED                     POSTDEC0        equ	4077	;# 
   237   000FEE                     POSTINC0        equ	4078	;# 
   238   000FEF                     INDF0           equ	4079	;# 
   239   000FF0                     INTCON3         equ	4080	;# 
   240   000FF1                     INTCON2         equ	4081	;# 
   241   000FF2                     INTCON          equ	4082	;# 
   242   000FF3                     PROD            equ	4083	;# 
   243   000FF3                     PRODL           equ	4083	;# 
   244   000FF4                     PRODH           equ	4084	;# 
   245   000FF5                     TABLAT          equ	4085	;# 
   246   000FF6                     TBLPTR          equ	4086	;# 
   247   000FF6                     TBLPTRL         equ	4086	;# 
   248   000FF7                     TBLPTRH         equ	4087	;# 
   249   000FF8                     TBLPTRU         equ	4088	;# 
   250   000FF9                     PCLAT           equ	4089	;# 
   251   000FF9                     PC              equ	4089	;# 
   252   000FF9                     PCL             equ	4089	;# 
   253   000FFA                     PCLATH          equ	4090	;# 
   254   000FFB                     PCLATU          equ	4091	;# 
   255   000FFC                     STKPTR          equ	4092	;# 
   256   000FFD                     TOS             equ	4093	;# 
   257   000FFD                     TOSL            equ	4093	;# 
   258   000FFE                     TOSH            equ	4094	;# 
   259   000FFF                     TOSU            equ	4095	;# 
   260   000F62                     SPPDATA         equ	3938	;# 
   261   000F63                     SPPCFG          equ	3939	;# 
   262   000F64                     SPPEPS          equ	3940	;# 
   263   000F65                     SPPCON          equ	3941	;# 
   264   000F66                     UFRM            equ	3942	;# 
   265   000F66                     UFRML           equ	3942	;# 
   266   000F67                     UFRMH           equ	3943	;# 
   267   000F68                     UIR             equ	3944	;# 
   268   000F69                     UIE             equ	3945	;# 
   269   000F6A                     UEIR            equ	3946	;# 
   270   000F6B                     UEIE            equ	3947	;# 
   271   000F6C                     USTAT           equ	3948	;# 
   272   000F6D                     UCON            equ	3949	;# 
   273   000F6E                     UADDR           equ	3950	;# 
   274   000F6F                     UCFG            equ	3951	;# 
   275   000F70                     UEP0            equ	3952	;# 
   276   000F71                     UEP1            equ	3953	;# 
   277   000F72                     UEP2            equ	3954	;# 
   278   000F73                     UEP3            equ	3955	;# 
   279   000F74                     UEP4            equ	3956	;# 
   280   000F75                     UEP5            equ	3957	;# 
   281   000F76                     UEP6            equ	3958	;# 
   282   000F77                     UEP7            equ	3959	;# 
   283   000F78                     UEP8            equ	3960	;# 
   284   000F79                     UEP9            equ	3961	;# 
   285   000F7A                     UEP10           equ	3962	;# 
   286   000F7B                     UEP11           equ	3963	;# 
   287   000F7C                     UEP12           equ	3964	;# 
   288   000F7D                     UEP13           equ	3965	;# 
   289   000F7E                     UEP14           equ	3966	;# 
   290   000F7F                     UEP15           equ	3967	;# 
   291   000F80                     PORTA           equ	3968	;# 
   292   000F81                     PORTB           equ	3969	;# 
   293   000F82                     PORTC           equ	3970	;# 
   294   000F83                     PORTD           equ	3971	;# 
   295   000F84                     PORTE           equ	3972	;# 
   296   000F89                     LATA            equ	3977	;# 
   297   000F8A                     LATB            equ	3978	;# 
   298   000F8B                     LATC            equ	3979	;# 
   299   000F8C                     LATD            equ	3980	;# 
   300   000F8D                     LATE            equ	3981	;# 
   301   000F92                     TRISA           equ	3986	;# 
   302   000F92                     DDRA            equ	3986	;# 
   303   000F93                     TRISB           equ	3987	;# 
   304   000F93                     DDRB            equ	3987	;# 
   305   000F94                     TRISC           equ	3988	;# 
   306   000F94                     DDRC            equ	3988	;# 
   307   000F95                     TRISD           equ	3989	;# 
   308   000F95                     DDRD            equ	3989	;# 
   309   000F96                     TRISE           equ	3990	;# 
   310   000F96                     DDRE            equ	3990	;# 
   311   000F9B                     OSCTUNE         equ	3995	;# 
   312   000F9D                     PIE1            equ	3997	;# 
   313   000F9E                     PIR1            equ	3998	;# 
   314   000F9F                     IPR1            equ	3999	;# 
   315   000FA0                     PIE2            equ	4000	;# 
   316   000FA1                     PIR2            equ	4001	;# 
   317   000FA2                     IPR2            equ	4002	;# 
   318   000FA6                     EECON1          equ	4006	;# 
   319   000FA7                     EECON2          equ	4007	;# 
   320   000FA8                     EEDATA          equ	4008	;# 
   321   000FA9                     EEADR           equ	4009	;# 
   322   000FAB                     RCSTA           equ	4011	;# 
   323   000FAB                     RCSTA1          equ	4011	;# 
   324   000FAC                     TXSTA           equ	4012	;# 
   325   000FAC                     TXSTA1          equ	4012	;# 
   326   000FAD                     TXREG           equ	4013	;# 
   327   000FAD                     TXREG1          equ	4013	;# 
   328   000FAE                     RCREG           equ	4014	;# 
   329   000FAE                     RCREG1          equ	4014	;# 
   330   000FAF                     SPBRG           equ	4015	;# 
   331   000FAF                     SPBRG1          equ	4015	;# 
   332   000FB0                     SPBRGH          equ	4016	;# 
   333   000FB1                     T3CON           equ	4017	;# 
   334   000FB2                     TMR3            equ	4018	;# 
   335   000FB2                     TMR3L           equ	4018	;# 
   336   000FB3                     TMR3H           equ	4019	;# 
   337   000FB4                     CMCON           equ	4020	;# 
   338   000FB5                     CVRCON          equ	4021	;# 
   339   000FB6                     ECCP1AS         equ	4022	;# 
   340   000FB6                     CCP1AS          equ	4022	;# 
   341   000FB7                     ECCP1DEL        equ	4023	;# 
   342   000FB7                     CCP1DEL         equ	4023	;# 
   343   000FB8                     BAUDCON         equ	4024	;# 
   344   000FB8                     BAUDCTL         equ	4024	;# 
   345   000FBA                     CCP2CON         equ	4026	;# 
   346   000FBB                     CCPR2           equ	4027	;# 
   347   000FBB                     CCPR2L          equ	4027	;# 
   348   000FBC                     CCPR2H          equ	4028	;# 
   349   000FBD                     CCP1CON         equ	4029	;# 
   350   000FBD                     ECCP1CON        equ	4029	;# 
   351   000FBE                     CCPR1           equ	4030	;# 
   352   000FBE                     CCPR1L          equ	4030	;# 
   353   000FBF                     CCPR1H          equ	4031	;# 
   354   000FC0                     ADCON2          equ	4032	;# 
   355   000FC1                     ADCON1          equ	4033	;# 
   356   000FC2                     ADCON0          equ	4034	;# 
   357   000FC3                     ADRES           equ	4035	;# 
   358   000FC3                     ADRESL          equ	4035	;# 
   359   000FC4                     ADRESH          equ	4036	;# 
   360   000FC5                     SSPCON2         equ	4037	;# 
   361   000FC6                     SSPCON1         equ	4038	;# 
   362   000FC7                     SSPSTAT         equ	4039	;# 
   363   000FC8                     SSPADD          equ	4040	;# 
   364   000FC9                     SSPBUF          equ	4041	;# 
   365   000FCA                     T2CON           equ	4042	;# 
   366   000FCB                     PR2             equ	4043	;# 
   367   000FCB                     MEMCON          equ	4043	;# 
   368   000FCC                     TMR2            equ	4044	;# 
   369   000FCD                     T1CON           equ	4045	;# 
   370   000FCE                     TMR1            equ	4046	;# 
   371   000FCE                     TMR1L           equ	4046	;# 
   372   000FCF                     TMR1H           equ	4047	;# 
   373   000FD0                     RCON            equ	4048	;# 
   374   000FD1                     WDTCON          equ	4049	;# 
   375   000FD2                     HLVDCON         equ	4050	;# 
   376   000FD2                     LVDCON          equ	4050	;# 
   377   000FD3                     OSCCON          equ	4051	;# 
   378   000FD5                     T0CON           equ	4053	;# 
   379   000FD6                     TMR0            equ	4054	;# 
   380   000FD6                     TMR0L           equ	4054	;# 
   381   000FD7                     TMR0H           equ	4055	;# 
   382   000FD8                     STATUS          equ	4056	;# 
   383   000FD9                     FSR2            equ	4057	;# 
   384   000FD9                     FSR2L           equ	4057	;# 
   385   000FDA                     FSR2H           equ	4058	;# 
   386   000FDB                     PLUSW2          equ	4059	;# 
   387   000FDC                     PREINC2         equ	4060	;# 
   388   000FDD                     POSTDEC2        equ	4061	;# 
   389   000FDE                     POSTINC2        equ	4062	;# 
   390   000FDF                     INDF2           equ	4063	;# 
   391   000FE0                     BSR             equ	4064	;# 
   392   000FE1                     FSR1            equ	4065	;# 
   393   000FE1                     FSR1L           equ	4065	;# 
   394   000FE2                     FSR1H           equ	4066	;# 
   395   000FE3                     PLUSW1          equ	4067	;# 
   396   000FE4                     PREINC1         equ	4068	;# 
   397   000FE5                     POSTDEC1        equ	4069	;# 
   398   000FE6                     POSTINC1        equ	4070	;# 
   399   000FE7                     INDF1           equ	4071	;# 
   400   000FE8                     WREG            equ	4072	;# 
   401   000FE9                     FSR0            equ	4073	;# 
   402   000FE9                     FSR0L           equ	4073	;# 
   403   000FEA                     FSR0H           equ	4074	;# 
   404   000FEB                     PLUSW0          equ	4075	;# 
   405   000FEC                     PREINC0         equ	4076	;# 
   406   000FED                     POSTDEC0        equ	4077	;# 
   407   000FEE                     POSTINC0        equ	4078	;# 
   408   000FEF                     INDF0           equ	4079	;# 
   409   000FF0                     INTCON3         equ	4080	;# 
   410   000FF1                     INTCON2         equ	4081	;# 
   411   000FF2                     INTCON          equ	4082	;# 
   412   000FF3                     PROD            equ	4083	;# 
   413   000FF3                     PRODL           equ	4083	;# 
   414   000FF4                     PRODH           equ	4084	;# 
   415   000FF5                     TABLAT          equ	4085	;# 
   416   000FF6                     TBLPTR          equ	4086	;# 
   417   000FF6                     TBLPTRL         equ	4086	;# 
   418   000FF7                     TBLPTRH         equ	4087	;# 
   419   000FF8                     TBLPTRU         equ	4088	;# 
   420   000FF9                     PCLAT           equ	4089	;# 
   421   000FF9                     PC              equ	4089	;# 
   422   000FF9                     PCL             equ	4089	;# 
   423   000FFA                     PCLATH          equ	4090	;# 
   424   000FFB                     PCLATU          equ	4091	;# 
   425   000FFC                     STKPTR          equ	4092	;# 
   426   000FFD                     TOS             equ	4093	;# 
   427   000FFD                     TOSL            equ	4093	;# 
   428   000FFE                     TOSH            equ	4094	;# 
   429   000FFF                     TOSU            equ	4095	;# 
   430   000F62                     SPPDATA         equ	3938	;# 
   431   000F63                     SPPCFG          equ	3939	;# 
   432   000F64                     SPPEPS          equ	3940	;# 
   433   000F65                     SPPCON          equ	3941	;# 
   434   000F66                     UFRM            equ	3942	;# 
   435   000F66                     UFRML           equ	3942	;# 
   436   000F67                     UFRMH           equ	3943	;# 
   437   000F68                     UIR             equ	3944	;# 
   438   000F69                     UIE             equ	3945	;# 
   439   000F6A                     UEIR            equ	3946	;# 
   440   000F6B                     UEIE            equ	3947	;# 
   441   000F6C                     USTAT           equ	3948	;# 
   442   000F6D                     UCON            equ	3949	;# 
   443   000F6E                     UADDR           equ	3950	;# 
   444   000F6F                     UCFG            equ	3951	;# 
   445   000F70                     UEP0            equ	3952	;# 
   446   000F71                     UEP1            equ	3953	;# 
   447   000F72                     UEP2            equ	3954	;# 
   448   000F73                     UEP3            equ	3955	;# 
   449   000F74                     UEP4            equ	3956	;# 
   450   000F75                     UEP5            equ	3957	;# 
   451   000F76                     UEP6            equ	3958	;# 
   452   000F77                     UEP7            equ	3959	;# 
   453   000F78                     UEP8            equ	3960	;# 
   454   000F79                     UEP9            equ	3961	;# 
   455   000F7A                     UEP10           equ	3962	;# 
   456   000F7B                     UEP11           equ	3963	;# 
   457   000F7C                     UEP12           equ	3964	;# 
   458   000F7D                     UEP13           equ	3965	;# 
   459   000F7E                     UEP14           equ	3966	;# 
   460   000F7F                     UEP15           equ	3967	;# 
   461   000F80                     PORTA           equ	3968	;# 
   462   000F81                     PORTB           equ	3969	;# 
   463   000F82                     PORTC           equ	3970	;# 
   464   000F83                     PORTD           equ	3971	;# 
   465   000F84                     PORTE           equ	3972	;# 
   466   000F89                     LATA            equ	3977	;# 
   467   000F8A                     LATB            equ	3978	;# 
   468   000F8B                     LATC            equ	3979	;# 
   469   000F8C                     LATD            equ	3980	;# 
   470   000F8D                     LATE            equ	3981	;# 
   471   000F92                     TRISA           equ	3986	;# 
   472   000F92                     DDRA            equ	3986	;# 
   473   000F93                     TRISB           equ	3987	;# 
   474   000F93                     DDRB            equ	3987	;# 
   475   000F94                     TRISC           equ	3988	;# 
   476   000F94                     DDRC            equ	3988	;# 
   477   000F95                     TRISD           equ	3989	;# 
   478   000F95                     DDRD            equ	3989	;# 
   479   000F96                     TRISE           equ	3990	;# 
   480   000F96                     DDRE            equ	3990	;# 
   481   000F9B                     OSCTUNE         equ	3995	;# 
   482   000F9D                     PIE1            equ	3997	;# 
   483   000F9E                     PIR1            equ	3998	;# 
   484   000F9F                     IPR1            equ	3999	;# 
   485   000FA0                     PIE2            equ	4000	;# 
   486   000FA1                     PIR2            equ	4001	;# 
   487   000FA2                     IPR2            equ	4002	;# 
   488   000FA6                     EECON1          equ	4006	;# 
   489   000FA7                     EECON2          equ	4007	;# 
   490   000FA8                     EEDATA          equ	4008	;# 
   491   000FA9                     EEADR           equ	4009	;# 
   492   000FAB                     RCSTA           equ	4011	;# 
   493   000FAB                     RCSTA1          equ	4011	;# 
   494   000FAC                     TXSTA           equ	4012	;# 
   495   000FAC                     TXSTA1          equ	4012	;# 
   496   000FAD                     TXREG           equ	4013	;# 
   497   000FAD                     TXREG1          equ	4013	;# 
   498   000FAE                     RCREG           equ	4014	;# 
   499   000FAE                     RCREG1          equ	4014	;# 
   500   000FAF                     SPBRG           equ	4015	;# 
   501   000FAF                     SPBRG1          equ	4015	;# 
   502   000FB0                     SPBRGH          equ	4016	;# 
   503   000FB1                     T3CON           equ	4017	;# 
   504   000FB2                     TMR3            equ	4018	;# 
   505   000FB2                     TMR3L           equ	4018	;# 
   506   000FB3                     TMR3H           equ	4019	;# 
   507   000FB4                     CMCON           equ	4020	;# 
   508   000FB5                     CVRCON          equ	4021	;# 
   509   000FB6                     ECCP1AS         equ	4022	;# 
   510   000FB6                     CCP1AS          equ	4022	;# 
   511   000FB7                     ECCP1DEL        equ	4023	;# 
   512   000FB7                     CCP1DEL         equ	4023	;# 
   513   000FB8                     BAUDCON         equ	4024	;# 
   514   000FB8                     BAUDCTL         equ	4024	;# 
   515   000FBA                     CCP2CON         equ	4026	;# 
   516   000FBB                     CCPR2           equ	4027	;# 
   517   000FBB                     CCPR2L          equ	4027	;# 
   518   000FBC                     CCPR2H          equ	4028	;# 
   519   000FBD                     CCP1CON         equ	4029	;# 
   520   000FBD                     ECCP1CON        equ	4029	;# 
   521   000FBE                     CCPR1           equ	4030	;# 
   522   000FBE                     CCPR1L          equ	4030	;# 
   523   000FBF                     CCPR1H          equ	4031	;# 
   524   000FC0                     ADCON2          equ	4032	;# 
   525   000FC1                     ADCON1          equ	4033	;# 
   526   000FC2                     ADCON0          equ	4034	;# 
   527   000FC3                     ADRES           equ	4035	;# 
   528   000FC3                     ADRESL          equ	4035	;# 
   529   000FC4                     ADRESH          equ	4036	;# 
   530   000FC5                     SSPCON2         equ	4037	;# 
   531   000FC6                     SSPCON1         equ	4038	;# 
   532   000FC7                     SSPSTAT         equ	4039	;# 
   533   000FC8                     SSPADD          equ	4040	;# 
   534   000FC9                     SSPBUF          equ	4041	;# 
   535   000FCA                     T2CON           equ	4042	;# 
   536   000FCB                     PR2             equ	4043	;# 
   537   000FCB                     MEMCON          equ	4043	;# 
   538   000FCC                     TMR2            equ	4044	;# 
   539   000FCD                     T1CON           equ	4045	;# 
   540   000FCE                     TMR1            equ	4046	;# 
   541   000FCE                     TMR1L           equ	4046	;# 
   542   000FCF                     TMR1H           equ	4047	;# 
   543   000FD0                     RCON            equ	4048	;# 
   544   000FD1                     WDTCON          equ	4049	;# 
   545   000FD2                     HLVDCON         equ	4050	;# 
   546   000FD2                     LVDCON          equ	4050	;# 
   547   000FD3                     OSCCON          equ	4051	;# 
   548   000FD5                     T0CON           equ	4053	;# 
   549   000FD6                     TMR0            equ	4054	;# 
   550   000FD6                     TMR0L           equ	4054	;# 
   551   000FD7                     TMR0H           equ	4055	;# 
   552   000FD8                     STATUS          equ	4056	;# 
   553   000FD9                     FSR2            equ	4057	;# 
   554   000FD9                     FSR2L           equ	4057	;# 
   555   000FDA                     FSR2H           equ	4058	;# 
   556   000FDB                     PLUSW2          equ	4059	;# 
   557   000FDC                     PREINC2         equ	4060	;# 
   558   000FDD                     POSTDEC2        equ	4061	;# 
   559   000FDE                     POSTINC2        equ	4062	;# 
   560   000FDF                     INDF2           equ	4063	;# 
   561   000FE0                     BSR             equ	4064	;# 
   562   000FE1                     FSR1            equ	4065	;# 
   563   000FE1                     FSR1L           equ	4065	;# 
   564   000FE2                     FSR1H           equ	4066	;# 
   565   000FE3                     PLUSW1          equ	4067	;# 
   566   000FE4                     PREINC1         equ	4068	;# 
   567   000FE5                     POSTDEC1        equ	4069	;# 
   568   000FE6                     POSTINC1        equ	4070	;# 
   569   000FE7                     INDF1           equ	4071	;# 
   570   000FE8                     WREG            equ	4072	;# 
   571   000FE9                     FSR0            equ	4073	;# 
   572   000FE9                     FSR0L           equ	4073	;# 
   573   000FEA                     FSR0H           equ	4074	;# 
   574   000FEB                     PLUSW0          equ	4075	;# 
   575   000FEC                     PREINC0         equ	4076	;# 
   576   000FED                     POSTDEC0        equ	4077	;# 
   577   000FEE                     POSTINC0        equ	4078	;# 
   578   000FEF                     INDF0           equ	4079	;# 
   579   000FF0                     INTCON3         equ	4080	;# 
   580   000FF1                     INTCON2         equ	4081	;# 
   581   000FF2                     INTCON          equ	4082	;# 
   582   000FF3                     PROD            equ	4083	;# 
   583   000FF3                     PRODL           equ	4083	;# 
   584   000FF4                     PRODH           equ	4084	;# 
   585   000FF5                     TABLAT          equ	4085	;# 
   586   000FF6                     TBLPTR          equ	4086	;# 
   587   000FF6                     TBLPTRL         equ	4086	;# 
   588   000FF7                     TBLPTRH         equ	4087	;# 
   589   000FF8                     TBLPTRU         equ	4088	;# 
   590   000FF9                     PCLAT           equ	4089	;# 
   591   000FF9                     PC              equ	4089	;# 
   592   000FF9                     PCL             equ	4089	;# 
   593   000FFA                     PCLATH          equ	4090	;# 
   594   000FFB                     PCLATU          equ	4091	;# 
   595   000FFC                     STKPTR          equ	4092	;# 
   596   000FFD                     TOS             equ	4093	;# 
   597   000FFD                     TOSL            equ	4093	;# 
   598   000FFE                     TOSH            equ	4094	;# 
   599   000FFF                     TOSU            equ	4095	;# 
   600   000F62                     SPPDATA         equ	3938	;# 
   601   000F63                     SPPCFG          equ	3939	;# 
   602   000F64                     SPPEPS          equ	3940	;# 
   603   000F65                     SPPCON          equ	3941	;# 
   604   000F66                     UFRM            equ	3942	;# 
   605   000F66                     UFRML           equ	3942	;# 
   606   000F67                     UFRMH           equ	3943	;# 
   607   000F68                     UIR             equ	3944	;# 
   608   000F69                     UIE             equ	3945	;# 
   609   000F6A                     UEIR            equ	3946	;# 
   610   000F6B                     UEIE            equ	3947	;# 
   611   000F6C                     USTAT           equ	3948	;# 
   612   000F6D                     UCON            equ	3949	;# 
   613   000F6E                     UADDR           equ	3950	;# 
   614   000F6F                     UCFG            equ	3951	;# 
   615   000F70                     UEP0            equ	3952	;# 
   616   000F71                     UEP1            equ	3953	;# 
   617   000F72                     UEP2            equ	3954	;# 
   618   000F73                     UEP3            equ	3955	;# 
   619   000F74                     UEP4            equ	3956	;# 
   620   000F75                     UEP5            equ	3957	;# 
   621   000F76                     UEP6            equ	3958	;# 
   622   000F77                     UEP7            equ	3959	;# 
   623   000F78                     UEP8            equ	3960	;# 
   624   000F79                     UEP9            equ	3961	;# 
   625   000F7A                     UEP10           equ	3962	;# 
   626   000F7B                     UEP11           equ	3963	;# 
   627   000F7C                     UEP12           equ	3964	;# 
   628   000F7D                     UEP13           equ	3965	;# 
   629   000F7E                     UEP14           equ	3966	;# 
   630   000F7F                     UEP15           equ	3967	;# 
   631   000F80                     PORTA           equ	3968	;# 
   632   000F81                     PORTB           equ	3969	;# 
   633   000F82                     PORTC           equ	3970	;# 
   634   000F83                     PORTD           equ	3971	;# 
   635   000F84                     PORTE           equ	3972	;# 
   636   000F89                     LATA            equ	3977	;# 
   637   000F8A                     LATB            equ	3978	;# 
   638   000F8B                     LATC            equ	3979	;# 
   639   000F8C                     LATD            equ	3980	;# 
   640   000F8D                     LATE            equ	3981	;# 
   641   000F92                     TRISA           equ	3986	;# 
   642   000F92                     DDRA            equ	3986	;# 
   643   000F93                     TRISB           equ	3987	;# 
   644   000F93                     DDRB            equ	3987	;# 
   645   000F94                     TRISC           equ	3988	;# 
   646   000F94                     DDRC            equ	3988	;# 
   647   000F95                     TRISD           equ	3989	;# 
   648   000F95                     DDRD            equ	3989	;# 
   649   000F96                     TRISE           equ	3990	;# 
   650   000F96                     DDRE            equ	3990	;# 
   651   000F9B                     OSCTUNE         equ	3995	;# 
   652   000F9D                     PIE1            equ	3997	;# 
   653   000F9E                     PIR1            equ	3998	;# 
   654   000F9F                     IPR1            equ	3999	;# 
   655   000FA0                     PIE2            equ	4000	;# 
   656   000FA1                     PIR2            equ	4001	;# 
   657   000FA2                     IPR2            equ	4002	;# 
   658   000FA6                     EECON1          equ	4006	;# 
   659   000FA7                     EECON2          equ	4007	;# 
   660   000FA8                     EEDATA          equ	4008	;# 
   661   000FA9                     EEADR           equ	4009	;# 
   662   000FAB                     RCSTA           equ	4011	;# 
   663   000FAB                     RCSTA1          equ	4011	;# 
   664   000FAC                     TXSTA           equ	4012	;# 
   665   000FAC                     TXSTA1          equ	4012	;# 
   666   000FAD                     TXREG           equ	4013	;# 
   667   000FAD                     TXREG1          equ	4013	;# 
   668   000FAE                     RCREG           equ	4014	;# 
   669   000FAE                     RCREG1          equ	4014	;# 
   670   000FAF                     SPBRG           equ	4015	;# 
   671   000FAF                     SPBRG1          equ	4015	;# 
   672   000FB0                     SPBRGH          equ	4016	;# 
   673   000FB1                     T3CON           equ	4017	;# 
   674   000FB2                     TMR3            equ	4018	;# 
   675   000FB2                     TMR3L           equ	4018	;# 
   676   000FB3                     TMR3H           equ	4019	;# 
   677   000FB4                     CMCON           equ	4020	;# 
   678   000FB5                     CVRCON          equ	4021	;# 
   679   000FB6                     ECCP1AS         equ	4022	;# 
   680   000FB6                     CCP1AS          equ	4022	;# 
   681   000FB7                     ECCP1DEL        equ	4023	;# 
   682   000FB7                     CCP1DEL         equ	4023	;# 
   683   000FB8                     BAUDCON         equ	4024	;# 
   684   000FB8                     BAUDCTL         equ	4024	;# 
   685   000FBA                     CCP2CON         equ	4026	;# 
   686   000FBB                     CCPR2           equ	4027	;# 
   687   000FBB                     CCPR2L          equ	4027	;# 
   688   000FBC                     CCPR2H          equ	4028	;# 
   689   000FBD                     CCP1CON         equ	4029	;# 
   690   000FBD                     ECCP1CON        equ	4029	;# 
   691   000FBE                     CCPR1           equ	4030	;# 
   692   000FBE                     CCPR1L          equ	4030	;# 
   693   000FBF                     CCPR1H          equ	4031	;# 
   694   000FC0                     ADCON2          equ	4032	;# 
   695   000FC1                     ADCON1          equ	4033	;# 
   696   000FC2                     ADCON0          equ	4034	;# 
   697   000FC3                     ADRES           equ	4035	;# 
   698   000FC3                     ADRESL          equ	4035	;# 
   699   000FC4                     ADRESH          equ	4036	;# 
   700   000FC5                     SSPCON2         equ	4037	;# 
   701   000FC6                     SSPCON1         equ	4038	;# 
   702   000FC7                     SSPSTAT         equ	4039	;# 
   703   000FC8                     SSPADD          equ	4040	;# 
   704   000FC9                     SSPBUF          equ	4041	;# 
   705   000FCA                     T2CON           equ	4042	;# 
   706   000FCB                     PR2             equ	4043	;# 
   707   000FCB                     MEMCON          equ	4043	;# 
   708   000FCC                     TMR2            equ	4044	;# 
   709   000FCD                     T1CON           equ	4045	;# 
   710   000FCE                     TMR1            equ	4046	;# 
   711   000FCE                     TMR1L           equ	4046	;# 
   712   000FCF                     TMR1H           equ	4047	;# 
   713   000FD0                     RCON            equ	4048	;# 
   714   000FD1                     WDTCON          equ	4049	;# 
   715   000FD2                     HLVDCON         equ	4050	;# 
   716   000FD2                     LVDCON          equ	4050	;# 
   717   000FD3                     OSCCON          equ	4051	;# 
   718   000FD5                     T0CON           equ	4053	;# 
   719   000FD6                     TMR0            equ	4054	;# 
   720   000FD6                     TMR0L           equ	4054	;# 
   721   000FD7                     TMR0H           equ	4055	;# 
   722   000FD8                     STATUS          equ	4056	;# 
   723   000FD9                     FSR2            equ	4057	;# 
   724   000FD9                     FSR2L           equ	4057	;# 
   725   000FDA                     FSR2H           equ	4058	;# 
   726   000FDB                     PLUSW2          equ	4059	;# 
   727   000FDC                     PREINC2         equ	4060	;# 
   728   000FDD                     POSTDEC2        equ	4061	;# 
   729   000FDE                     POSTINC2        equ	4062	;# 
   730   000FDF                     INDF2           equ	4063	;# 
   731   000FE0                     BSR             equ	4064	;# 
   732   000FE1                     FSR1            equ	4065	;# 
   733   000FE1                     FSR1L           equ	4065	;# 
   734   000FE2                     FSR1H           equ	4066	;# 
   735   000FE3                     PLUSW1          equ	4067	;# 
   736   000FE4                     PREINC1         equ	4068	;# 
   737   000FE5                     POSTDEC1        equ	4069	;# 
   738   000FE6                     POSTINC1        equ	4070	;# 
   739   000FE7                     INDF1           equ	4071	;# 
   740   000FE8                     WREG            equ	4072	;# 
   741   000FE9                     FSR0            equ	4073	;# 
   742   000FE9                     FSR0L           equ	4073	;# 
   743   000FEA                     FSR0H           equ	4074	;# 
   744   000FEB                     PLUSW0          equ	4075	;# 
   745   000FEC                     PREINC0         equ	4076	;# 
   746   000FED                     POSTDEC0        equ	4077	;# 
   747   000FEE                     POSTINC0        equ	4078	;# 
   748   000FEF                     INDF0           equ	4079	;# 
   749   000FF0                     INTCON3         equ	4080	;# 
   750   000FF1                     INTCON2         equ	4081	;# 
   751   000FF2                     INTCON          equ	4082	;# 
   752   000FF3                     PROD            equ	4083	;# 
   753   000FF3                     PRODL           equ	4083	;# 
   754   000FF4                     PRODH           equ	4084	;# 
   755   000FF5                     TABLAT          equ	4085	;# 
   756   000FF6                     TBLPTR          equ	4086	;# 
   757   000FF6                     TBLPTRL         equ	4086	;# 
   758   000FF7                     TBLPTRH         equ	4087	;# 
   759   000FF8                     TBLPTRU         equ	4088	;# 
   760   000FF9                     PCLAT           equ	4089	;# 
   761   000FF9                     PC              equ	4089	;# 
   762   000FF9                     PCL             equ	4089	;# 
   763   000FFA                     PCLATH          equ	4090	;# 
   764   000FFB                     PCLATU          equ	4091	;# 
   765   000FFC                     STKPTR          equ	4092	;# 
   766   000FFD                     TOS             equ	4093	;# 
   767   000FFD                     TOSL            equ	4093	;# 
   768   000FFE                     TOSH            equ	4094	;# 
   769   000FFF                     TOSU            equ	4095	;# 
   770   000FC9                     _SSPBUF         set	4041
   771   000FC7                     _SSPSTATbits    set	4039
   772   000FC6                     _SSPCON1bits    set	4038
   773   000F94                     _TRISCbits      set	3988
   774   000F92                     _TRISAbits      set	3986
   775   000FC1                     _ADCON1         set	4033
   776   000F8A                     _LATBbits       set	3978
   777   000F93                     _TRISBbits      set	3987
   778   000F8C                     _LATD           set	3980
   779   000F95                     _TRISD          set	3989
   780                           
   781                           ; #config settings
   782                           
   783                           	psect	cinit
   784   0008C0                     __pcinit:
   785                           	callstack 0
   786   0008C0                     start_initialization:
   787                           	callstack 0
   788   0008C0                     __initialization:
   789                           	callstack 0
   790   0008C0                     end_of_initialization:
   791                           	callstack 0
   792   0008C0                     __end_of__initialization:
   793                           	callstack 0
   794   0008C0  0E00               	movlw	low (__Lmediumconst shr (0+16))
   795   0008C2  6EF8               	movwf	tblptru,c
   796   0008C4  0100               	movlb	0
   797   0008C6  EF41  F004         	goto	_main	;jump to C main() function
   798                           
   799                           	psect	cstackCOMRAM
   800   000001                     __pcstackCOMRAM:
   801                           	callstack 0
   802   000001                     SPI_Init_Slave@modo:
   803                           	callstack 0
   804   000001                     
   805                           ; 1 bytes @ 0x0
   806   000001                     	ds	1
   807   000002                     SPI_Init_Slave@reloj:
   808                           	callstack 0
   809   000002                     
   810                           ; 1 bytes @ 0x1
   811   000002                     	ds	1
   812   000003                     ??_main:
   813                           
   814                           ; 1 bytes @ 0x2
   815   000003                     	ds	2
   816                           
   817 ;;
   818 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   819 ;;
   820 ;; *************** function _main *****************
   821 ;; Defined at:
   822 ;;		line 19 in file "rx_main.c"
   823 ;; Parameters:    Size  Location     Type
   824 ;;		None
   825 ;; Auto vars:     Size  Location     Type
   826 ;;  dato            1    0        unsigned char 
   827 ;; Return value:  Size  Location     Type
   828 ;;                  1    wreg      void 
   829 ;; Registers used:
   830 ;;		wreg, status,2, status,0, cstack
   831 ;; Tracked objects:
   832 ;;		On entry : 0/0
   833 ;;		On exit  : 0/0
   834 ;;		Unchanged: 0/0
   835 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   836 ;;      Params:         0       0       0       0       0       0       0       0       0
   837 ;;      Locals:         0       0       0       0       0       0       0       0       0
   838 ;;      Temps:          2       0       0       0       0       0       0       0       0
   839 ;;      Totals:         2       0       0       0       0       0       0       0       0
   840 ;;Total ram usage:        2 bytes
   841 ;; Hardware stack levels required when called: 1
   842 ;; This function calls:
   843 ;;		_SPI_Init_Slave
   844 ;;		_SPI_Rx
   845 ;; This function is called by:
   846 ;;		Startup code after reset
   847 ;; This function uses a non-reentrant model
   848 ;;
   849                           
   850                           	psect	text0
   851   000882                     __ptext0:
   852                           	callstack 0
   853   000882                     _main:
   854                           	callstack 30
   855   000882                     
   856                           ;rx_main.c: 21:     char dato;;rx_main.c: 22:     SPI_Init_Slave(4, '1');
   857   000882  0E31               	movlw	49
   858   000884  6E01               	movwf	SPI_Init_Slave@modo^0,c
   859   000886  0E04               	movlw	4
   860   000888  EC01  F004         	call	_SPI_Init_Slave
   861   00088C                     
   862                           ;rx_main.c: 23:     _delay((unsigned long)((100)*(48000000UL/4000.0)));
   863   00088C  0E07               	movlw	7
   864   00088E  6E04               	movwf	(??_main+1)^0,c
   865   000890  0E17               	movlw	23
   866   000892  6E03               	movwf	??_main^0,c
   867   000894  0E6A               	movlw	106
   868   000896                     u157:
   869   000896  2EE8               	decfsz	wreg,f,c
   870   000898  D7FE               	bra	u157
   871   00089A  2E03               	decfsz	??_main^0,f,c
   872   00089C  D7FC               	bra	u157
   873   00089E  2E04               	decfsz	(??_main+1)^0,f,c
   874   0008A0  D7FA               	bra	u157
   875   0008A2  D000               	nop2	
   876   0008A4                     l955:
   877   0008A4  EC65  F004         	call	_SPI_Rx	;wreg free
   878   0008A8                     
   879                           ;rx_main.c: 28:         _delay((unsigned long)((5)*(48000000UL/4000.0)));
   880   0008A8  0E4E               	movlw	78
   881   0008AA  6E03               	movwf	??_main^0,c
   882   0008AC  0EEB               	movlw	235
   883   0008AE                     u167:
   884   0008AE  2EE8               	decfsz	wreg,f,c
   885   0008B0  D7FE               	bra	u167
   886   0008B2  2E03               	decfsz	??_main^0,f,c
   887   0008B4  D7FC               	bra	u167
   888   0008B6  0000               	nop	
   889   0008B8  EF52  F004         	goto	l955
   890   0008BC  EF00  F000         	goto	start
   891   0008C0                     __end_of_main:
   892                           	callstack 0
   893                           
   894 ;; *************** function _SPI_Rx *****************
   895 ;; Defined at:
   896 ;;		line 99 in file "SPI.c"
   897 ;; Parameters:    Size  Location     Type
   898 ;;		None
   899 ;; Auto vars:     Size  Location     Type
   900 ;;		None
   901 ;; Return value:  Size  Location     Type
   902 ;;                  1    wreg      unsigned char 
   903 ;; Registers used:
   904 ;;		wreg, status,2
   905 ;; Tracked objects:
   906 ;;		On entry : 0/0
   907 ;;		On exit  : 0/0
   908 ;;		Unchanged: 0/0
   909 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   910 ;;      Params:         0       0       0       0       0       0       0       0       0
   911 ;;      Locals:         0       0       0       0       0       0       0       0       0
   912 ;;      Temps:          0       0       0       0       0       0       0       0       0
   913 ;;      Totals:         0       0       0       0       0       0       0       0       0
   914 ;;Total ram usage:        0 bytes
   915 ;; Hardware stack levels used: 1
   916 ;; This function calls:
   917 ;;		Nothing
   918 ;; This function is called by:
   919 ;;		_main
   920 ;; This function uses a non-reentrant model
   921 ;;
   922                           
   923                           	psect	text1
   924   0008CA                     __ptext1:
   925                           	callstack 0
   926   0008CA                     _SPI_Rx:
   927                           	callstack 30
   928   0008CA                     
   929                           ;SPI.c: 100:     return SSPBUF;
   930   0008CA  50C9               	movf	201,w,c	;volatile
   931   0008CC  0012               	return		;funcret
   932   0008CE                     __end_of_SPI_Rx:
   933                           	callstack 0
   934                           
   935 ;; *************** function _SPI_Init_Slave *****************
   936 ;; Defined at:
   937 ;;		line 51 in file "SPI.c"
   938 ;; Parameters:    Size  Location     Type
   939 ;;  reloj           1    wreg     unsigned char 
   940 ;;  modo            1    0[COMRAM] unsigned char 
   941 ;; Auto vars:     Size  Location     Type
   942 ;;  reloj           1    1[COMRAM] unsigned char 
   943 ;; Return value:  Size  Location     Type
   944 ;;                  1    wreg      void 
   945 ;; Registers used:
   946 ;;		wreg, status,2, status,0
   947 ;; Tracked objects:
   948 ;;		On entry : 0/0
   949 ;;		On exit  : 0/0
   950 ;;		Unchanged: 0/0
   951 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   952 ;;      Params:         1       0       0       0       0       0       0       0       0
   953 ;;      Locals:         1       0       0       0       0       0       0       0       0
   954 ;;      Temps:          0       0       0       0       0       0       0       0       0
   955 ;;      Totals:         2       0       0       0       0       0       0       0       0
   956 ;;Total ram usage:        2 bytes
   957 ;; Hardware stack levels used: 1
   958 ;; This function calls:
   959 ;;		Nothing
   960 ;; This function is called by:
   961 ;;		_main
   962 ;; This function uses a non-reentrant model
   963 ;;
   964                           
   965                           	psect	text2
   966   000802                     __ptext2:
   967                           	callstack 0
   968   000802                     _SPI_Init_Slave:
   969                           	callstack 30
   970                           
   971                           ;incstack = 0
   972                           ;SPI_Init_Slave@reloj stored from wreg
   973   000802  6E02               	movwf	SPI_Init_Slave@reloj^0,c
   974   000804                     
   975                           ;SPI.c: 54:     ADCON1 = 0x0F;
   976   000804  0E0F               	movlw	15
   977   000806  6EC1               	movwf	193,c	;volatile
   978   000808                     
   979                           ;SPI.c: 57:     TRISBbits.RB0 = 1;
   980   000808  8093               	bsf	147,0,c	;volatile
   981   00080A                     
   982                           ;SPI.c: 58:     TRISBbits.RB1 = 1;
   983   00080A  8293               	bsf	147,1,c	;volatile
   984   00080C                     
   985                           ;SPI.c: 59:     TRISAbits.RA5 = 1;
   986   00080C  8A92               	bsf	146,5,c	;volatile
   987   00080E                     
   988                           ;SPI.c: 60:     TRISCbits.RC7 = 0;
   989   00080E  9E94               	bcf	148,7,c	;volatile
   990   000810                     
   991                           ;SPI.c: 63:     SSPCON1bits.SSPM = reloj;
   992   000810  50C6               	movf	198,w,c	;volatile
   993   000812  1802               	xorwf	SPI_Init_Slave@reloj^0,w,c
   994   000814  0BF0               	andlw	-16
   995   000816  1802               	xorwf	SPI_Init_Slave@reloj^0,w,c
   996   000818  6EC6               	movwf	198,c	;volatile
   997   00081A                     
   998                           ;SPI.c: 70:     if (modo == '1'){
   999   00081A  0E31               	movlw	49
  1000   00081C  1801               	xorwf	SPI_Init_Slave@modo^0,w,c
  1001   00081E  A4D8               	btfss	status,2,c
  1002   000820  EF14  F004         	goto	u111
  1003   000824  EF16  F004         	goto	u110
  1004   000828                     u111:
  1005   000828  EF1A  F004         	goto	l939
  1006   00082C                     u110:
  1007   00082C                     
  1008                           ;SPI.c: 71:         SSPCON1bits.CKP = 1;
  1009   00082C  88C6               	bsf	198,4,c	;volatile
  1010                           
  1011                           ;SPI.c: 72:         SSPSTATbits.CKE = 1;
  1012   00082E  8CC7               	bsf	199,6,c	;volatile
  1013                           
  1014                           ;SPI.c: 73:     }
  1015   000830  EF3F  F004         	goto	l65
  1016   000834                     l939:
  1017   000834  0E32               	movlw	50
  1018   000836  1801               	xorwf	SPI_Init_Slave@modo^0,w,c
  1019   000838  A4D8               	btfss	status,2,c
  1020   00083A  EF21  F004         	goto	u121
  1021   00083E  EF23  F004         	goto	u120
  1022   000842                     u121:
  1023   000842  EF27  F004         	goto	l943
  1024   000846                     u120:
  1025   000846                     
  1026                           ;SPI.c: 75:         SSPCON1bits.CKP = 0;
  1027   000846  98C6               	bcf	198,4,c	;volatile
  1028                           
  1029                           ;SPI.c: 76:         SSPSTATbits.CKE = 1;
  1030   000848  8CC7               	bsf	199,6,c	;volatile
  1031                           
  1032                           ;SPI.c: 77:     }
  1033   00084A  EF3F  F004         	goto	l65
  1034   00084E                     l943:
  1035   00084E  0E33               	movlw	51
  1036   000850  1801               	xorwf	SPI_Init_Slave@modo^0,w,c
  1037   000852  A4D8               	btfss	status,2,c
  1038   000854  EF2E  F004         	goto	u131
  1039   000858  EF30  F004         	goto	u130
  1040   00085C                     u131:
  1041   00085C  EF34  F004         	goto	l947
  1042   000860                     u130:
  1043   000860                     
  1044                           ;SPI.c: 79:         SSPCON1bits.CKP = 1;
  1045   000860  88C6               	bsf	198,4,c	;volatile
  1046                           
  1047                           ;SPI.c: 80:         SSPSTATbits.CKE = 0;
  1048   000862  9CC7               	bcf	199,6,c	;volatile
  1049                           
  1050                           ;SPI.c: 81:     }
  1051   000864  EF3F  F004         	goto	l65
  1052   000868                     l947:
  1053   000868  0E34               	movlw	52
  1054   00086A  1801               	xorwf	SPI_Init_Slave@modo^0,w,c
  1055   00086C  A4D8               	btfss	status,2,c
  1056   00086E  EF3B  F004         	goto	u141
  1057   000872  EF3D  F004         	goto	u140
  1058   000876                     u141:
  1059   000876  EF3F  F004         	goto	l65
  1060   00087A                     u140:
  1061   00087A                     
  1062                           ;SPI.c: 83:         SSPCON1bits.CKP = 0;
  1063   00087A  98C6               	bcf	198,4,c	;volatile
  1064                           
  1065                           ;SPI.c: 84:         SSPSTATbits.CKE = 0;
  1066   00087C  9CC7               	bcf	199,6,c	;volatile
  1067   00087E                     l65:
  1068                           
  1069                           ;SPI.c: 88:     SSPCON1bits.SSPEN = 1;
  1070   00087E  8AC6               	bsf	198,5,c	;volatile
  1071   000880  0012               	return		;funcret
  1072   000882                     __end_of_SPI_Init_Slave:
  1073                           	callstack 0
  1074                           
  1075                           	psect	smallconst
  1076   000800                     __psmallconst:
  1077                           	callstack 0
  1078   000800  00                 	db	0
  1079   000801  00                 	db	0	; dummy byte at the end
  1080   000002                     __activetblptr  equ	2
  1081                           
  1082                           	psect	rparam
  1083   000001                     ___rparam_used  equ	1
  1084   000000                     ___param_bank   equ	0
  1085   000000                     __Lparam        equ	__Lrparam
  1086   000000                     __Hparam        equ	__Hrparam
  1087                           
  1088                           	psect	config
  1089                           
  1090                           ;Config register CONFIG1L @ 0x300000
  1091                           ;	PLL Prescaler Selection bits
  1092                           ;	PLLDIV = 5, Divide by 5 (20 MHz oscillator input)
  1093                           ;	System Clock Postscaler Selection bits
  1094                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
  1095                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
  1096                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
  1097   300000                     	org	3145728
  1098   300000  04                 	db	4
  1099                           
  1100                           ;Config register CONFIG1H @ 0x300001
  1101                           ;	Oscillator Selection bits
  1102                           ;	FOSC = HSPLL_HS, HS oscillator, PLL enabled (HSPLL)
  1103                           ;	Fail-Safe Clock Monitor Enable bit
  1104                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  1105                           ;	Internal/External Oscillator Switchover bit
  1106                           ;	IESO = OFF, Oscillator Switchover mode disabled
  1107   300001                     	org	3145729
  1108   300001  0E                 	db	14
  1109                           
  1110                           ;Config register CONFIG2L @ 0x300002
  1111                           ;	Power-up Timer Enable bit
  1112                           ;	PWRT = OFF, PWRT disabled
  1113                           ;	Brown-out Reset Enable bits
  1114                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
  1115                           ;	Brown-out Reset Voltage bits
  1116                           ;	BORV = 3, Minimum setting 2.05V
  1117                           ;	USB Voltage Regulator Enable bit
  1118                           ;	VREGEN = OFF, USB voltage regulator disabled
  1119   300002                     	org	3145730
  1120   300002  19                 	db	25
  1121                           
  1122                           ;Config register CONFIG2H @ 0x300003
  1123                           ;	Watchdog Timer Enable bit
  1124                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
  1125                           ;	Watchdog Timer Postscale Select bits
  1126                           ;	WDTPS = 32768, 1:32768
  1127   300003                     	org	3145731
  1128   300003  1E                 	db	30
  1129                           
  1130                           ; Padding undefined space
  1131   300004                     	org	3145732
  1132   300004  FF                 	db	255
  1133                           
  1134                           ;Config register CONFIG3H @ 0x300005
  1135                           ;	CCP2 MUX bit
  1136                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
  1137                           ;	PORTB A/D Enable bit
  1138                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
  1139                           ;	Low-Power Timer 1 Oscillator Enable bit
  1140                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
  1141                           ;	MCLR Pin Enable bit
  1142                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
  1143   300005                     	org	3145733
  1144   300005  83                 	db	131
  1145                           
  1146                           ;Config register CONFIG4L @ 0x300006
  1147                           ;	Stack Full/Underflow Reset Enable bit
  1148                           ;	STVREN = ON, Stack full/underflow will cause Reset
  1149                           ;	Single-Supply ICSP Enable bit
  1150                           ;	LVP = ON, Single-Supply ICSP enabled
  1151                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
  1152                           ;	ICPRT = OFF, ICPORT disabled
  1153                           ;	Extended Instruction Set Enable bit
  1154                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
  1155                           ;	Background Debugger Enable bit
  1156                           ;	DEBUG = 0x1, unprogrammed default
  1157   300006                     	org	3145734
  1158   300006  85                 	db	133
  1159                           
  1160                           ; Padding undefined space
  1161   300007                     	org	3145735
  1162   300007  FF                 	db	255
  1163                           
  1164                           ;Config register CONFIG5L @ 0x300008
  1165                           ;	Code Protection bit
  1166                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
  1167                           ;	Code Protection bit
  1168                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
  1169                           ;	Code Protection bit
  1170                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
  1171                           ;	Code Protection bit
  1172                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
  1173   300008                     	org	3145736
  1174   300008  0F                 	db	15
  1175                           
  1176                           ;Config register CONFIG5H @ 0x300009
  1177                           ;	Boot Block Code Protection bit
  1178                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
  1179                           ;	Data EEPROM Code Protection bit
  1180                           ;	CPD = OFF, Data EEPROM is not code-protected
  1181   300009                     	org	3145737
  1182   300009  C0                 	db	192
  1183                           
  1184                           ;Config register CONFIG6L @ 0x30000A
  1185                           ;	Write Protection bit
  1186                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
  1187                           ;	Write Protection bit
  1188                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
  1189                           ;	Write Protection bit
  1190                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
  1191                           ;	Write Protection bit
  1192                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
  1193   30000A                     	org	3145738
  1194   30000A  0F                 	db	15
  1195                           
  1196                           ;Config register CONFIG6H @ 0x30000B
  1197                           ;	Configuration Register Write Protection bit
  1198                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
  1199                           ;	Boot Block Write Protection bit
  1200                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
  1201                           ;	Data EEPROM Write Protection bit
  1202                           ;	WRTD = OFF, Data EEPROM is not write-protected
  1203   30000B                     	org	3145739
  1204   30000B  E0                 	db	224
  1205                           
  1206                           ;Config register CONFIG7L @ 0x30000C
  1207                           ;	Table Read Protection bit
  1208                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
  1209                           ;	Table Read Protection bit
  1210                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
  1211                           ;	Table Read Protection bit
  1212                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
  1213                           ;	Table Read Protection bit
  1214                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
  1215   30000C                     	org	3145740
  1216   30000C  0F                 	db	15
  1217                           
  1218                           ;Config register CONFIG7H @ 0x30000D
  1219                           ;	Boot Block Table Read Protection bit
  1220                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
  1221   30000D                     	org	3145741
  1222   30000D  40                 	db	64
  1223                           tosu	equ	0xFFF
  1224                           tosh	equ	0xFFE
  1225                           tosl	equ	0xFFD
  1226                           stkptr	equ	0xFFC
  1227                           pclatu	equ	0xFFB
  1228                           pclath	equ	0xFFA
  1229                           pcl	equ	0xFF9
  1230                           tblptru	equ	0xFF8
  1231                           tblptrh	equ	0xFF7
  1232                           tblptrl	equ	0xFF6
  1233                           tablat	equ	0xFF5
  1234                           prodh	equ	0xFF4
  1235                           prodl	equ	0xFF3
  1236                           indf0	equ	0xFEF
  1237                           postinc0	equ	0xFEE
  1238                           postdec0	equ	0xFED
  1239                           preinc0	equ	0xFEC
  1240                           plusw0	equ	0xFEB
  1241                           fsr0h	equ	0xFEA
  1242                           fsr0l	equ	0xFE9
  1243                           wreg	equ	0xFE8
  1244                           indf1	equ	0xFE7
  1245                           postinc1	equ	0xFE6
  1246                           postdec1	equ	0xFE5
  1247                           preinc1	equ	0xFE4
  1248                           plusw1	equ	0xFE3
  1249                           fsr1h	equ	0xFE2
  1250                           fsr1l	equ	0xFE1
  1251                           bsr	equ	0xFE0
  1252                           indf2	equ	0xFDF
  1253                           postinc2	equ	0xFDE
  1254                           postdec2	equ	0xFDD
  1255                           preinc2	equ	0xFDC
  1256                           plusw2	equ	0xFDB
  1257                           fsr2h	equ	0xFDA
  1258                           fsr2l	equ	0xFD9
  1259                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      4       4
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    _main->_SPI_Init_Slave

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 3     3      0     119
                                              2 COMRAM     2     2      0
                     _SPI_Init_Slave
                             _SPI_Rx
 ---------------------------------------------------------------------------------
 (1) _SPI_Rx                                               0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _SPI_Init_Slave                                       2     1      1     118
                                              0 COMRAM     2     1      1
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _SPI_Init_Slave
   _SPI_Rx

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMRAM           95      0       0      0.0%
BITBANK0           160      0       0      0.0%
BITBANK1           256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BITBANK5           256      0       0      0.0%
BITBANK6           256      0       0      0.0%
BITBANK7           256      0       0      0.0%
BITBIGSFRh          57      0       0      0.0%
BITBIGSFRlh         49      0       0      0.0%
BITBIGSFRllll       42      0       0      0.0%
BITBIGSFRllh         7      0       0      0.0%
BITBIGSFRlllh        1      0       0      0.0%
COMRAM              95      4       4      4.2%
BANK0              160      0       0      0.0%
BANK1              256      0       0      0.0%
BANK2              256      0       0      0.0%
BANK3              256      0       0      0.0%
BANK4              256      0       0      0.0%
BANK5              256      0       0      0.0%
BANK6              256      0       0      0.0%
BANK7              256      0       0      0.0%
BIGRAM            2047      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       4      0.0%


Microchip Technology PIC18 Macro Assembler V2.50 build 20240725155939 
Symbol Table                                                                                   Thu Jan 02 21:48:42 2025

            _SSPSTATbits 0FC7                       l71 0880                       l65 087E  
                     l77 08CC                      l805 08CA                      l931 080E  
                    l923 0804                      l941 0846                      l933 0810  
                    l925 0808                      l943 084E                      l935 081A  
                    l927 080A                      l951 0882                      l945 0860  
                    l937 082C                      l929 080C                      l953 088C  
                    l947 0868                      l939 0834                      l955 08A4  
                    l949 087A                      l957 08A8                      u110 082C  
                    u111 0828                      u120 0846                      u121 0842  
                    u130 0860                      u131 085C                      u140 087A  
                    u141 0876                      u157 0896                      u167 08AE  
                    wreg 0FE8                     _LATD 0F8C                     _main 0882  
 __end_of_SPI_Init_Slave 0882                     start 0000             ___param_bank 0000  
                  ?_main 0001                    _TRISD 0F95                    status 0FD8  
        ?_SPI_Init_Slave 0001          __initialization 08C0             __end_of_main 08C0  
                 ??_main 0003            __activetblptr 0002                   _ADCON1 0FC1  
                 _SSPBUF 0FC9                   _SPI_Rx 08CA                   isa$std 0001  
           __mediumconst 0000                   tblptru 0FF8               __accesstop 0060  
__end_of__initialization 08C0            ___rparam_used 0001           __pcstackCOMRAM 0001  
                ?_SPI_Rx 0001         ??_SPI_Init_Slave 0002                  __Hparam 0000  
                __Lparam 0000             __psmallconst 0800                  __pcinit 08C0  
                __ramtop 0800                  __ptext0 0882                  __ptext1 08CA  
                __ptext2 0802     end_of_initialization 08C0            __Lmediumconst 0000  
     SPI_Init_Slave@modo 0001                _TRISAbits 0F92                _TRISBbits 0F93  
              _TRISCbits 0F94           __end_of_SPI_Rx 08CE      start_initialization 08C0  
               ??_SPI_Rx 0001              __smallconst 0800                 _LATBbits 0F8A  
               __Hrparam 0000                 __Lrparam 0000                 isa$xinst 0000  
    SPI_Init_Slave@reloj 0002              _SSPCON1bits 0FC6           _SPI_Init_Slave 0802  
