`timescale 1ns / 1ps

module mips(
	input wire clk,rst,
	input wire[31:0] instr,data_ram_rdata, // å‰in åout
	output wire memWriteM, 
	output wire[31:0] pc,data_ram_waddr,data_ram_wdataM
);
	
	wire regwriteW,regdstE,alusrcE,branchD,branchM,memtoRegW,jumpD;
	// æ•°æ®å†’é™©æ·»åŠ ä¿¡å·
	wire regwriteE,regwriteM,memtoRegE,memtoRegM;
	wire[2:0] alucontrolE;
	wire [31:0]instrD;
	wire flushD,stallD,flushE,flushM;

	// æ³¨æ„ï¼šè¿™é‡Œçš„æŒ‡ä»¤å°±æ˜¯ç›´æ¥æ¥æºäºdatapathä¸?æä¾›çš„instrD
	controller controller(
		clk,rst,
		instrD, // å‰in - åout
		flushD,stallD,flushE,flushM,
		regwriteW,regdstE,alusrcE,branchD,branchM,memWriteM,memtoRegW,jumpD, // input wire 
    	// æ•°æ®å†’é™©æ·»åŠ ä¿¡å·
		regwriteE,regwriteM,memtoRegE,memtoRegM, // input wire 
		alucontrolE
	);

	datapath datapath(
		clk,rst, // input wire 
		regwriteW,regdstE,alusrcE,branchD,branchM,memWriteM,memtoRegW,jumpD, // input wire 
		alucontrolE, // input wire [2:0]
		// æ•°æ®å†’é™©æ·»åŠ ä¿¡å·
		regwriteE,regwriteM,memtoRegE,memtoRegM, // input wire 
		instr,data_ram_rdata, // input wire [31:0]
		instrD,pc,data_ram_waddr,data_ram_wdataM, // output wire [31:0]
		flushD,stallD,flushE,flushM
	);
	
endmodule
