# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_5_ParameterizedMultiplier.srcs/sources_1/imports/new/Bin_2_7_SegDecoder.vhd" \
"../../../../project_5_ParameterizedMultiplier.srcs/sources_1/new/CLA_Adder.vhd" \
"../../../../project_5_ParameterizedMultiplier.srcs/sources_1/imports/Lab 2 Source files/HA_source.vhd" \
"../../../../project_5_ParameterizedMultiplier.srcs/sources_1/imports/new/FA_Source.vhd" \
"../../../../project_5_ParameterizedMultiplier.srcs/sources_1/new/RCA_Source.vhd" \
"../../../../project_5_ParameterizedMultiplier.srcs/sources_1/imports/new/SecondStep.vhd" \
"../../../../project_5_ParameterizedMultiplier.srcs/sources_1/new/Multiplier.vhd" \
"../../../../project_5_ParameterizedMultiplier.srcs/sim_1/new/Multiplier_tb.vhd" \

# Do not sort compile order
nosort
