
../repos/coreutils/src/make-prime-list:     file format elf32-littlearm


Disassembly of section .init:

00010558 <.init>:
   10558:	push	{r3, lr}
   1055c:	bl	1068c <abort@plt+0x48>
   10560:	pop	{r3, pc}

Disassembly of section .plt:

00010564 <raise@plt-0x14>:
   10564:	push	{lr}		; (str lr, [sp, #-4]!)
   10568:	ldr	lr, [pc, #4]	; 10574 <raise@plt-0x4>
   1056c:	add	lr, pc, lr
   10570:	ldr	pc, [lr, #8]!
   10574:	andeq	r1, r1, ip, lsl #21

00010578 <raise@plt>:
   10578:	add	ip, pc, #0, 12
   1057c:	add	ip, ip, #69632	; 0x11000
   10580:	ldr	pc, [ip, #2700]!	; 0xa8c

00010584 <printf@plt>:
   10584:	add	ip, pc, #0, 12
   10588:	add	ip, ip, #69632	; 0x11000
   1058c:	ldr	pc, [ip, #2692]!	; 0xa84

00010590 <free@plt>:
   10590:	add	ip, pc, #0, 12
   10594:	add	ip, ip, #69632	; 0x11000
   10598:	ldr	pc, [ip, #2684]!	; 0xa7c

0001059c <ferror@plt>:
   1059c:	add	ip, pc, #0, 12
   105a0:	add	ip, ip, #69632	; 0x11000
   105a4:	ldr	pc, [ip, #2676]!	; 0xa74

000105a8 <fwrite@plt>:
   105a8:	add	ip, pc, #0, 12
   105ac:	add	ip, ip, #69632	; 0x11000
   105b0:	ldr	pc, [ip, #2668]!	; 0xa6c

000105b4 <puts@plt>:
   105b4:	add	ip, pc, #0, 12
   105b8:	add	ip, ip, #69632	; 0x11000
   105bc:	ldr	pc, [ip, #2660]!	; 0xa64

000105c0 <malloc@plt>:
   105c0:	add	ip, pc, #0, 12
   105c4:	add	ip, ip, #69632	; 0x11000
   105c8:	ldr	pc, [ip, #2652]!	; 0xa5c

000105cc <__libc_start_main@plt>:
   105cc:	add	ip, pc, #0, 12
   105d0:	add	ip, ip, #69632	; 0x11000
   105d4:	ldr	pc, [ip, #2644]!	; 0xa54

000105d8 <strerror@plt>:
   105d8:	add	ip, pc, #0, 12
   105dc:	add	ip, ip, #69632	; 0x11000
   105e0:	ldr	pc, [ip, #2636]!	; 0xa4c

000105e4 <__gmon_start__@plt>:
   105e4:	add	ip, pc, #0, 12
   105e8:	add	ip, ip, #69632	; 0x11000
   105ec:	ldr	pc, [ip, #2628]!	; 0xa44

000105f0 <exit@plt>:
   105f0:	add	ip, pc, #0, 12
   105f4:	add	ip, ip, #69632	; 0x11000
   105f8:	ldr	pc, [ip, #2620]!	; 0xa3c

000105fc <fprintf@plt>:
   105fc:	add	ip, pc, #0, 12
   10600:	add	ip, ip, #69632	; 0x11000
   10604:	ldr	pc, [ip, #2612]!	; 0xa34

00010608 <__errno_location@plt>:
   10608:	add	ip, pc, #0, 12
   1060c:	add	ip, ip, #69632	; 0x11000
   10610:	ldr	pc, [ip, #2604]!	; 0xa2c

00010614 <memset@plt>:
   10614:	add	ip, pc, #0, 12
   10618:	add	ip, ip, #69632	; 0x11000
   1061c:	ldr	pc, [ip, #2596]!	; 0xa24

00010620 <putchar@plt>:
   10620:	add	ip, pc, #0, 12
   10624:	add	ip, ip, #69632	; 0x11000
   10628:	ldr	pc, [ip, #2588]!	; 0xa1c

0001062c <fclose@plt>:
   1062c:	add	ip, pc, #0, 12
   10630:	add	ip, ip, #69632	; 0x11000
   10634:	ldr	pc, [ip, #2580]!	; 0xa14

00010638 <atoi@plt>:
   10638:	add	ip, pc, #0, 12
   1063c:	add	ip, ip, #69632	; 0x11000
   10640:	ldr	pc, [ip, #2572]!	; 0xa0c

00010644 <abort@plt>:
   10644:	add	ip, pc, #0, 12
   10648:	add	ip, ip, #69632	; 0x11000
   1064c:	ldr	pc, [ip, #2564]!	; 0xa04

Disassembly of section .text:

00010650 <.text>:
   10650:	mov	fp, #0
   10654:	mov	lr, #0
   10658:	pop	{r1}		; (ldr r1, [sp], #4)
   1065c:	mov	r2, sp
   10660:	push	{r2}		; (str r2, [sp, #-4]!)
   10664:	push	{r0}		; (str r0, [sp, #-4]!)
   10668:	ldr	ip, [pc, #16]	; 10680 <abort@plt+0x3c>
   1066c:	push	{ip}		; (str ip, [sp, #-4]!)
   10670:	ldr	r0, [pc, #12]	; 10684 <abort@plt+0x40>
   10674:	ldr	r3, [pc, #12]	; 10688 <abort@plt+0x44>
   10678:	bl	105cc <__libc_start_main@plt>
   1067c:	bl	10644 <abort@plt>
   10680:	andeq	r1, r1, r4, ror #5
   10684:	andeq	r0, r1, r8, ror lr
   10688:	andeq	r1, r1, r4, lsl #5
   1068c:	ldr	r3, [pc, #20]	; 106a8 <abort@plt+0x64>
   10690:	ldr	r2, [pc, #20]	; 106ac <abort@plt+0x68>
   10694:	add	r3, pc, r3
   10698:	ldr	r2, [r3, r2]
   1069c:	cmp	r2, #0
   106a0:	bxeq	lr
   106a4:	b	105e4 <__gmon_start__@plt>
   106a8:	andeq	r1, r1, r4, ror #18
   106ac:	andeq	r0, r0, r4, asr r0
   106b0:	ldr	r0, [pc, #24]	; 106d0 <abort@plt+0x8c>
   106b4:	ldr	r3, [pc, #24]	; 106d4 <abort@plt+0x90>
   106b8:	cmp	r3, r0
   106bc:	bxeq	lr
   106c0:	ldr	r3, [pc, #16]	; 106d8 <abort@plt+0x94>
   106c4:	cmp	r3, #0
   106c8:	bxeq	lr
   106cc:	bx	r3
   106d0:	andeq	r2, r2, r0, rrx
   106d4:	andeq	r2, r2, r0, rrx
   106d8:	andeq	r0, r0, r0
   106dc:	ldr	r0, [pc, #36]	; 10708 <abort@plt+0xc4>
   106e0:	ldr	r1, [pc, #36]	; 1070c <abort@plt+0xc8>
   106e4:	sub	r1, r1, r0
   106e8:	asr	r1, r1, #2
   106ec:	add	r1, r1, r1, lsr #31
   106f0:	asrs	r1, r1, #1
   106f4:	bxeq	lr
   106f8:	ldr	r3, [pc, #16]	; 10710 <abort@plt+0xcc>
   106fc:	cmp	r3, #0
   10700:	bxeq	lr
   10704:	bx	r3
   10708:	andeq	r2, r2, r0, rrx
   1070c:	andeq	r2, r2, r0, rrx
   10710:	andeq	r0, r0, r0
   10714:	push	{r4, lr}
   10718:	ldr	r4, [pc, #24]	; 10738 <abort@plt+0xf4>
   1071c:	ldrb	r3, [r4]
   10720:	cmp	r3, #0
   10724:	popne	{r4, pc}
   10728:	bl	106b0 <abort@plt+0x6c>
   1072c:	mov	r3, #1
   10730:	strb	r3, [r4]
   10734:	pop	{r4, pc}
   10738:	andeq	r2, r2, r8, rrx
   1073c:	b	106dc <abort@plt+0x98>
   10740:	strd	r4, [sp, #-24]!	; 0xffffffe8
   10744:	strd	r6, [sp, #8]
   10748:	str	fp, [sp, #16]
   1074c:	str	lr, [sp, #20]
   10750:	add	fp, sp, #20
   10754:	sub	sp, sp, #24
   10758:	strd	r0, [fp, #-44]	; 0xffffffd4
   1075c:	ldrd	r0, [fp, #-44]	; 0xffffffd4
   10760:	mov	r2, #0
   10764:	mov	r3, #0
   10768:	lsr	r2, r0, #1
   1076c:	orr	r2, r2, r1, lsl #31
   10770:	lsr	r3, r1, #1
   10774:	mov	r3, r2
   10778:	and	r3, r3, #7
   1077c:	lsl	r2, r3, #2
   10780:	movw	r3, #32177	; 0x7db1
   10784:	movt	r3, #62777	; 0xf539
   10788:	lsr	r3, r3, r2
   1078c:	mov	r2, r3
   10790:	mov	r3, #0
   10794:	strd	r2, [fp, #-28]	; 0xffffffe4
   10798:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   1079c:	adds	r6, r2, r2
   107a0:	adc	r7, r3, r3
   107a4:	mov	r0, r6
   107a8:	mov	r1, r7
   107ac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   107b0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   107b4:	mul	r2, r2, r3
   107b8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   107bc:	ldr	ip, [fp, #-28]	; 0xffffffe4
   107c0:	mul	r3, ip, r3
   107c4:	add	ip, r2, r3
   107c8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   107cc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   107d0:	umull	r2, r3, r2, r3
   107d4:	add	ip, ip, r3
   107d8:	mov	r3, ip
   107dc:	ldr	ip, [fp, #-44]	; 0xffffffd4
   107e0:	mul	lr, r3, ip
   107e4:	ldr	ip, [fp, #-40]	; 0xffffffd8
   107e8:	mul	ip, r2, ip
   107ec:	add	ip, lr, ip
   107f0:	ldr	lr, [fp, #-44]	; 0xffffffd4
   107f4:	umull	r2, r3, lr, r2
   107f8:	add	ip, ip, r3
   107fc:	mov	r3, ip
   10800:	subs	r4, r0, r2
   10804:	sbc	r5, r1, r3
   10808:	strd	r4, [fp, #-36]	; 0xffffffdc
   1080c:	ldrd	r0, [fp, #-36]	; 0xffffffdc
   10810:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   10814:	cmp	r1, r3
   10818:	cmpeq	r0, r2
   1081c:	bne	10828 <abort@plt+0x1e4>
   10820:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   10824:	b	10834 <abort@plt+0x1f0>
   10828:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   1082c:	strd	r2, [fp, #-28]	; 0xffffffe4
   10830:	b	10798 <abort@plt+0x154>
   10834:	mov	r0, r2
   10838:	mov	r1, r3
   1083c:	sub	sp, fp, #20
   10840:	ldrd	r4, [sp]
   10844:	ldrd	r6, [sp, #8]
   10848:	ldr	fp, [sp, #16]
   1084c:	add	sp, sp, #20
   10850:	pop	{pc}		; (ldr pc, [sp], #4)
   10854:	str	fp, [sp, #-8]!
   10858:	str	lr, [sp, #4]
   1085c:	add	fp, sp, #4
   10860:	sub	sp, sp, #16
   10864:	str	r0, [fp, #-16]
   10868:	str	r1, [fp, #-20]	; 0xffffffec
   1086c:	mvn	r2, #0
   10870:	mvn	r3, #0
   10874:	strd	r2, [fp, #-12]
   10878:	ldr	r3, [fp, #-16]
   1087c:	ldr	r2, [fp, #-20]	; 0xffffffec
   10880:	str	r2, [r3]
   10884:	ldr	r3, [fp, #-20]	; 0xffffffec
   10888:	mov	r2, r3
   1088c:	mov	r3, #0
   10890:	mov	r0, r2
   10894:	mov	r1, r3
   10898:	bl	10740 <abort@plt+0xfc>
   1089c:	mov	r2, r0
   108a0:	mov	r3, r1
   108a4:	ldr	r1, [fp, #-16]
   108a8:	strd	r2, [r1, #8]
   108ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   108b0:	mov	r2, r3
   108b4:	mov	r3, #0
   108b8:	ldrd	r0, [fp, #-12]
   108bc:	bl	11110 <abort@plt+0xacc>
   108c0:	mov	r2, r0
   108c4:	mov	r3, r1
   108c8:	ldr	r1, [fp, #-16]
   108cc:	strd	r2, [r1, #16]
   108d0:	nop	{0}
   108d4:	sub	sp, fp, #4
   108d8:	ldr	fp, [sp]
   108dc:	add	sp, sp, #4
   108e0:	pop	{pc}		; (ldr pc, [sp], #4)
   108e4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   108e8:	strd	r6, [sp, #8]
   108ec:	strd	r8, [sp, #16]
   108f0:	str	fp, [sp, #24]
   108f4:	str	lr, [sp, #28]
   108f8:	add	fp, sp, #28
   108fc:	sub	sp, sp, #32
   10900:	strd	r0, [fp, #-52]	; 0xffffffcc
   10904:	str	r2, [fp, #-56]	; 0xffffffc8
   10908:	str	r3, [fp, #-60]	; 0xffffffc4
   1090c:	mov	r3, #7
   10910:	str	r3, [fp, #-32]	; 0xffffffe0
   10914:	ldr	r3, [fp, #-32]	; 0xffffffe0
   10918:	lsl	r3, r3, #2
   1091c:	str	r3, [fp, #-36]	; 0xffffffdc
   10920:	mov	r2, #1
   10924:	ldr	r3, [fp, #-36]	; 0xffffffdc
   10928:	lsl	r3, r2, r3
   1092c:	sub	r3, r3, #1
   10930:	mov	r2, r3
   10934:	ldr	r3, [fp, #-52]	; 0xffffffcc
   10938:	and	r3, r3, r2
   1093c:	str	r3, [fp, #-40]	; 0xffffffd8
   10940:	ldr	r3, [fp, #-40]	; 0xffffffd8
   10944:	mov	r2, r3
   10948:	mov	r3, #0
   1094c:	ldrd	r0, [fp, #-52]	; 0xffffffcc
   10950:	cmp	r1, r3
   10954:	cmpeq	r0, r2
   10958:	beq	10a3c <abort@plt+0x3f8>
   1095c:	ldrd	r2, [fp, #-52]	; 0xffffffcc
   10960:	ldr	r1, [fp, #-36]	; 0xffffffdc
   10964:	rsb	ip, r1, #32
   10968:	sub	r0, r1, #32
   1096c:	lsr	r4, r2, r1
   10970:	orr	r4, r4, r3, lsl ip
   10974:	orr	r4, r4, r3, lsr r0
   10978:	lsr	r5, r3, r1
   1097c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   10980:	rsb	r1, r3, #32
   10984:	sub	r2, r3, #32
   10988:	lsr	r6, r4, r3
   1098c:	orr	r6, r6, r5, lsl r1
   10990:	orr	r6, r6, r5, lsr r2
   10994:	lsr	r7, r5, r3
   10998:	orr	r3, r6, r7
   1099c:	cmp	r3, #0
   109a0:	movne	r3, #1
   109a4:	moveq	r3, #0
   109a8:	uxtb	r3, r3
   109ac:	str	r3, [fp, #-44]	; 0xffffffd4
   109b0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   109b4:	cmp	r3, #0
   109b8:	beq	109c4 <abort@plt+0x380>
   109bc:	mov	r0, #40	; 0x28
   109c0:	bl	10620 <putchar@plt>
   109c4:	ldrd	r2, [fp, #-52]	; 0xffffffcc
   109c8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   109cc:	rsb	ip, r1, #32
   109d0:	sub	r0, r1, #32
   109d4:	lsr	r8, r2, r1
   109d8:	orr	r8, r8, r3, lsl ip
   109dc:	orr	r8, r8, r3, lsr r0
   109e0:	lsr	r9, r3, r1
   109e4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   109e8:	add	r2, r3, #1
   109ec:	ldr	r3, [fp, #-60]	; 0xffffffc4
   109f0:	mov	r0, r8
   109f4:	mov	r1, r9
   109f8:	bl	108e4 <abort@plt+0x2a0>
   109fc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   10a00:	cmp	r3, #0
   10a04:	beq	10a28 <abort@plt+0x3e4>
   10a08:	ldr	r3, [fp, #-56]	; 0xffffffc8
   10a0c:	add	r3, r3, #3
   10a10:	movw	r2, #4852	; 0x12f4
   10a14:	movt	r2, #1
   10a18:	mov	r1, r3
   10a1c:	movw	r0, #4856	; 0x12f8
   10a20:	movt	r0, #1
   10a24:	bl	10584 <printf@plt>
   10a28:	ldr	r1, [fp, #-36]	; 0xffffffdc
   10a2c:	movw	r0, #4864	; 0x1300
   10a30:	movt	r0, #1
   10a34:	bl	10584 <printf@plt>
   10a38:	b	10a78 <abort@plt+0x434>
   10a3c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   10a40:	cmp	r3, #0
   10a44:	beq	10a78 <abort@plt+0x434>
   10a48:	movw	r0, #4876	; 0x130c
   10a4c:	movt	r0, #1
   10a50:	bl	10584 <printf@plt>
   10a54:	ldr	r3, [fp, #-60]	; 0xffffffc4
   10a58:	sub	r3, r3, #1
   10a5c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   10a60:	udiv	r1, r3, r2
   10a64:	mul	r2, r2, r1
   10a68:	sub	r3, r3, r2
   10a6c:	and	r3, r3, #3
   10a70:	add	r3, r3, #1
   10a74:	str	r3, [fp, #-32]	; 0xffffffe0
   10a78:	ldr	r2, [fp, #-40]	; 0xffffffd8
   10a7c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   10a80:	movw	r0, #4892	; 0x131c
   10a84:	movt	r0, #1
   10a88:	bl	10584 <printf@plt>
   10a8c:	nop	{0}
   10a90:	sub	sp, fp, #28
   10a94:	ldrd	r4, [sp]
   10a98:	ldrd	r6, [sp, #8]
   10a9c:	ldrd	r8, [sp, #16]
   10aa0:	ldr	fp, [sp, #24]
   10aa4:	add	sp, sp, #28
   10aa8:	pop	{pc}		; (ldr pc, [sp], #4)
   10aac:	str	fp, [sp, #-8]!
   10ab0:	str	lr, [sp, #4]
   10ab4:	add	fp, sp, #4
   10ab8:	sub	sp, sp, #40	; 0x28
   10abc:	str	r0, [fp, #-40]	; 0xffffffd8
   10ac0:	str	r1, [fp, #-44]	; 0xffffffd4
   10ac4:	mov	r3, #0
   10ac8:	str	r3, [fp, #-20]	; 0xffffffec
   10acc:	mvn	r2, #0
   10ad0:	mvn	r3, #0
   10ad4:	strd	r2, [fp, #-28]	; 0xffffffe4
   10ad8:	mov	r3, #0
   10adc:	str	r3, [fp, #-20]	; 0xffffffec
   10ae0:	b	10b0c <abort@plt+0x4c8>
   10ae4:	ldrd	r0, [fp, #-28]	; 0xffffffe4
   10ae8:	mov	r2, #0
   10aec:	mov	r3, #0
   10af0:	lsr	r2, r0, #1
   10af4:	orr	r2, r2, r1, lsl #31
   10af8:	lsr	r3, r1, #1
   10afc:	strd	r2, [fp, #-28]	; 0xffffffe4
   10b00:	ldr	r3, [fp, #-20]	; 0xffffffec
   10b04:	add	r3, r3, #1
   10b08:	str	r3, [fp, #-20]	; 0xffffffec
   10b0c:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   10b10:	orrs	r3, r2, r3
   10b14:	bne	10ae4 <abort@plt+0x4a0>
   10b18:	movw	r0, #4900	; 0x1324
   10b1c:	movt	r0, #1
   10b20:	bl	105b4 <puts@plt>
   10b24:	ldr	r1, [fp, #-20]	; 0xffffffec
   10b28:	movw	r0, #4940	; 0x134c
   10b2c:	movt	r0, #1
   10b30:	bl	10584 <printf@plt>
   10b34:	mov	r3, #0
   10b38:	str	r3, [fp, #-8]
   10b3c:	mov	r3, #2
   10b40:	str	r3, [fp, #-12]
   10b44:	b	10c9c <abort@plt+0x658>
   10b48:	ldr	r3, [fp, #-8]
   10b4c:	add	r3, r3, #8
   10b50:	ldr	r2, [fp, #-44]	; 0xffffffd4
   10b54:	cmp	r2, r3
   10b58:	bls	10bac <abort@plt+0x568>
   10b5c:	ldr	r2, [fp, #-8]
   10b60:	mov	r3, r2
   10b64:	lsl	r3, r3, #1
   10b68:	add	r3, r3, r2
   10b6c:	lsl	r3, r3, #3
   10b70:	add	r3, r3, #192	; 0xc0
   10b74:	ldr	r2, [fp, #-40]	; 0xffffffd8
   10b78:	add	r3, r2, r3
   10b7c:	ldr	r1, [r3]
   10b80:	ldr	r2, [fp, #-8]
   10b84:	mov	r3, r2
   10b88:	lsl	r3, r3, #1
   10b8c:	add	r3, r3, r2
   10b90:	lsl	r3, r3, #3
   10b94:	mov	r2, r3
   10b98:	ldr	r3, [fp, #-40]	; 0xffffffd8
   10b9c:	add	r3, r3, r2
   10ba0:	ldr	r3, [r3]
   10ba4:	sub	r3, r1, r3
   10ba8:	b	10bb0 <abort@plt+0x56c>
   10bac:	mov	r3, #255	; 0xff
   10bb0:	str	r3, [fp, #-32]	; 0xffffffe0
   10bb4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   10bb8:	cmp	r3, #255	; 0xff
   10bbc:	bls	10bc4 <abort@plt+0x580>
   10bc0:	bl	10644 <abort@plt>
   10bc4:	ldr	r2, [fp, #-8]
   10bc8:	mov	r3, r2
   10bcc:	lsl	r3, r3, #1
   10bd0:	add	r3, r3, r2
   10bd4:	lsl	r3, r3, #3
   10bd8:	mov	r2, r3
   10bdc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   10be0:	add	r3, r3, r2
   10be4:	ldr	r2, [r3]
   10be8:	ldr	r3, [fp, #-12]
   10bec:	sub	r3, r2, r3
   10bf0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   10bf4:	mov	r1, r3
   10bf8:	movw	r0, #4968	; 0x1368
   10bfc:	movt	r0, #1
   10c00:	bl	10584 <printf@plt>
   10c04:	ldr	r2, [fp, #-8]
   10c08:	mov	r3, r2
   10c0c:	lsl	r3, r3, #1
   10c10:	add	r3, r3, r2
   10c14:	lsl	r3, r3, #3
   10c18:	mov	r2, r3
   10c1c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   10c20:	add	r3, r3, r2
   10c24:	ldrd	r0, [r3, #8]
   10c28:	ldr	r3, [fp, #-20]	; 0xffffffec
   10c2c:	mov	r2, #0
   10c30:	bl	108e4 <abort@plt+0x2a0>
   10c34:	ldr	r2, [fp, #-8]
   10c38:	mov	r3, r2
   10c3c:	lsl	r3, r3, #1
   10c40:	add	r3, r3, r2
   10c44:	lsl	r3, r3, #3
   10c48:	mov	r2, r3
   10c4c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   10c50:	add	r3, r3, r2
   10c54:	ldr	r3, [r3]
   10c58:	mov	r1, r3
   10c5c:	movw	r0, #4984	; 0x1378
   10c60:	movt	r0, #1
   10c64:	bl	10584 <printf@plt>
   10c68:	ldr	r2, [fp, #-8]
   10c6c:	mov	r3, r2
   10c70:	lsl	r3, r3, #1
   10c74:	add	r3, r3, r2
   10c78:	lsl	r3, r3, #3
   10c7c:	mov	r2, r3
   10c80:	ldr	r3, [fp, #-40]	; 0xffffffd8
   10c84:	add	r3, r3, r2
   10c88:	ldr	r3, [r3]
   10c8c:	str	r3, [fp, #-12]
   10c90:	ldr	r3, [fp, #-8]
   10c94:	add	r3, r3, #1
   10c98:	str	r3, [fp, #-8]
   10c9c:	ldr	r2, [fp, #-8]
   10ca0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   10ca4:	cmp	r2, r3
   10ca8:	bcc	10b48 <abort@plt+0x504>
   10cac:	movw	r0, #5012	; 0x1394
   10cb0:	movt	r0, #1
   10cb4:	bl	105b4 <puts@plt>
   10cb8:	ldr	r3, [fp, #-12]
   10cbc:	add	r3, r3, #2
   10cc0:	str	r3, [fp, #-12]
   10cc4:	mov	r3, #0
   10cc8:	str	r3, [fp, #-8]
   10ccc:	mov	r3, #1
   10cd0:	str	r3, [fp, #-16]
   10cd4:	b	10dc0 <abort@plt+0x77c>
   10cd8:	ldr	r2, [fp, #-8]
   10cdc:	mov	r3, r2
   10ce0:	lsl	r3, r3, #1
   10ce4:	add	r3, r3, r2
   10ce8:	lsl	r3, r3, #3
   10cec:	mov	r2, r3
   10cf0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   10cf4:	add	r3, r3, r2
   10cf8:	ldr	r1, [r3]
   10cfc:	ldr	r2, [fp, #-8]
   10d00:	mov	r3, r2
   10d04:	lsl	r3, r3, #1
   10d08:	add	r3, r3, r2
   10d0c:	lsl	r3, r3, #3
   10d10:	mov	r2, r3
   10d14:	ldr	r3, [fp, #-40]	; 0xffffffd8
   10d18:	add	r3, r3, r2
   10d1c:	ldr	r3, [r3]
   10d20:	mul	r3, r3, r1
   10d24:	ldr	r2, [fp, #-12]
   10d28:	cmp	r2, r3
   10d2c:	bcc	10dd0 <abort@plt+0x78c>
   10d30:	ldr	r3, [fp, #-12]
   10d34:	mov	r0, r3
   10d38:	mov	r1, #0
   10d3c:	ldr	r2, [fp, #-8]
   10d40:	mov	r3, r2
   10d44:	lsl	r3, r3, #1
   10d48:	add	r3, r3, r2
   10d4c:	lsl	r3, r3, #3
   10d50:	mov	r2, r3
   10d54:	ldr	r3, [fp, #-40]	; 0xffffffd8
   10d58:	add	r3, r3, r2
   10d5c:	ldrd	r2, [r3, #8]
   10d60:	mul	lr, r2, r1
   10d64:	mul	ip, r0, r3
   10d68:	add	ip, lr, ip
   10d6c:	umull	r2, r3, r0, r2
   10d70:	add	r1, ip, r3
   10d74:	mov	r3, r1
   10d78:	ldr	r0, [fp, #-8]
   10d7c:	mov	r1, r0
   10d80:	lsl	r1, r1, #1
   10d84:	add	r1, r1, r0
   10d88:	lsl	r1, r1, #3
   10d8c:	mov	r0, r1
   10d90:	ldr	r1, [fp, #-40]	; 0xffffffd8
   10d94:	add	r1, r1, r0
   10d98:	ldrd	r0, [r1, #16]
   10d9c:	cmp	r3, r1
   10da0:	cmpeq	r2, r0
   10da4:	bhi	10db4 <abort@plt+0x770>
   10da8:	mov	r3, #0
   10dac:	str	r3, [fp, #-16]
   10db0:	b	10dd4 <abort@plt+0x790>
   10db4:	ldr	r3, [fp, #-8]
   10db8:	add	r3, r3, #1
   10dbc:	str	r3, [fp, #-8]
   10dc0:	ldr	r3, [fp, #-16]
   10dc4:	cmp	r3, #0
   10dc8:	bne	10cd8 <abort@plt+0x694>
   10dcc:	b	10dd4 <abort@plt+0x790>
   10dd0:	nop	{0}
   10dd4:	ldr	r3, [fp, #-16]
   10dd8:	cmp	r3, #0
   10ddc:	beq	10cb8 <abort@plt+0x674>
   10de0:	ldr	r1, [fp, #-12]
   10de4:	movw	r0, #5040	; 0x13b0
   10de8:	movt	r0, #1
   10dec:	bl	10584 <printf@plt>
   10df0:	nop	{0}
   10df4:	sub	sp, fp, #4
   10df8:	ldr	fp, [sp]
   10dfc:	add	sp, sp, #4
   10e00:	pop	{pc}		; (ldr pc, [sp], #4)
   10e04:	str	fp, [sp, #-8]!
   10e08:	str	lr, [sp, #4]
   10e0c:	add	fp, sp, #4
   10e10:	sub	sp, sp, #16
   10e14:	str	r0, [fp, #-16]
   10e18:	ldr	r0, [fp, #-16]
   10e1c:	bl	105c0 <malloc@plt>
   10e20:	mov	r3, r0
   10e24:	str	r3, [fp, #-8]
   10e28:	ldr	r3, [fp, #-8]
   10e2c:	cmp	r3, #0
   10e30:	beq	10e3c <abort@plt+0x7f8>
   10e34:	ldr	r3, [fp, #-8]
   10e38:	b	10e64 <abort@plt+0x820>
   10e3c:	movw	r3, #8288	; 0x2060
   10e40:	movt	r3, #2
   10e44:	ldr	r3, [r3]
   10e48:	mov	r2, #26
   10e4c:	mov	r1, #1
   10e50:	movw	r0, #5072	; 0x13d0
   10e54:	movt	r0, #1
   10e58:	bl	105a8 <fwrite@plt>
   10e5c:	mov	r0, #1
   10e60:	bl	105f0 <exit@plt>
   10e64:	mov	r0, r3
   10e68:	sub	sp, fp, #4
   10e6c:	ldr	fp, [sp]
   10e70:	add	sp, sp, #4
   10e74:	pop	{pc}		; (ldr pc, [sp], #4)
   10e78:	str	r4, [sp, #-12]!
   10e7c:	str	fp, [sp, #4]
   10e80:	str	lr, [sp, #8]
   10e84:	add	fp, sp, #8
   10e88:	sub	sp, sp, #44	; 0x2c
   10e8c:	str	r0, [fp, #-48]	; 0xffffffd0
   10e90:	str	r1, [fp, #-52]	; 0xffffffcc
   10e94:	ldr	r3, [fp, #-48]	; 0xffffffd0
   10e98:	cmp	r3, #2
   10e9c:	beq	10ecc <abort@plt+0x888>
   10ea0:	movw	r3, #8288	; 0x2060
   10ea4:	movt	r3, #2
   10ea8:	ldr	r0, [r3]
   10eac:	ldr	r3, [fp, #-52]	; 0xffffffcc
   10eb0:	ldr	r3, [r3]
   10eb4:	mov	r2, r3
   10eb8:	movw	r1, #5100	; 0x13ec
   10ebc:	movt	r1, #1
   10ec0:	bl	105fc <fprintf@plt>
   10ec4:	mov	r3, #1
   10ec8:	b	110f8 <abort@plt+0xab4>
   10ecc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   10ed0:	add	r3, r3, #4
   10ed4:	ldr	r3, [r3]
   10ed8:	mov	r0, r3
   10edc:	bl	10638 <atoi@plt>
   10ee0:	str	r0, [fp, #-16]
   10ee4:	ldr	r3, [fp, #-16]
   10ee8:	cmp	r3, #2
   10eec:	bgt	10ef8 <abort@plt+0x8b4>
   10ef0:	mov	r3, #0
   10ef4:	b	110f8 <abort@plt+0xab4>
   10ef8:	ldr	r3, [fp, #-16]
   10efc:	and	r3, r3, #1
   10f00:	cmp	r3, #0
   10f04:	bne	10f14 <abort@plt+0x8d0>
   10f08:	ldr	r3, [fp, #-16]
   10f0c:	sub	r3, r3, #1
   10f10:	str	r3, [fp, #-16]
   10f14:	ldr	r3, [fp, #-16]
   10f18:	sub	r3, r3, #1
   10f1c:	lsr	r2, r3, #31
   10f20:	add	r3, r2, r3
   10f24:	asr	r3, r3, #1
   10f28:	str	r3, [fp, #-32]	; 0xffffffe0
   10f2c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   10f30:	bl	10e04 <abort@plt+0x7c0>
   10f34:	mov	r3, r0
   10f38:	str	r3, [fp, #-36]	; 0xffffffdc
   10f3c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   10f40:	mov	r1, #1
   10f44:	ldr	r0, [fp, #-36]	; 0xffffffdc
   10f48:	bl	10614 <memset@plt>
   10f4c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   10f50:	mov	r3, r2
   10f54:	lsl	r3, r3, #1
   10f58:	add	r3, r3, r2
   10f5c:	lsl	r3, r3, #3
   10f60:	mov	r0, r3
   10f64:	bl	10e04 <abort@plt+0x7c0>
   10f68:	mov	r3, r0
   10f6c:	str	r3, [fp, #-40]	; 0xffffffd8
   10f70:	mov	r3, #0
   10f74:	str	r3, [fp, #-24]	; 0xffffffe8
   10f78:	mov	r3, #0
   10f7c:	str	r3, [fp, #-20]	; 0xffffffec
   10f80:	b	1104c <abort@plt+0xa08>
   10f84:	ldr	r3, [fp, #-20]	; 0xffffffec
   10f88:	lsl	r3, r3, #1
   10f8c:	add	r3, r3, #3
   10f90:	str	r3, [fp, #-44]	; 0xffffffd4
   10f94:	ldr	r2, [fp, #-24]	; 0xffffffe8
   10f98:	add	r3, r2, #1
   10f9c:	str	r3, [fp, #-24]	; 0xffffffe8
   10fa0:	mov	r3, r2
   10fa4:	lsl	r3, r3, #1
   10fa8:	add	r3, r3, r2
   10fac:	lsl	r3, r3, #3
   10fb0:	mov	r2, r3
   10fb4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   10fb8:	add	r3, r3, r2
   10fbc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   10fc0:	mov	r0, r3
   10fc4:	bl	10854 <abort@plt+0x210>
   10fc8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   10fcc:	ldr	r2, [fp, #-44]	; 0xffffffd4
   10fd0:	mul	r3, r2, r3
   10fd4:	sub	r3, r3, #3
   10fd8:	lsr	r3, r3, #1
   10fdc:	str	r3, [fp, #-28]	; 0xffffffe4
   10fe0:	b	11008 <abort@plt+0x9c4>
   10fe4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   10fe8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   10fec:	add	r3, r2, r3
   10ff0:	mov	r2, #0
   10ff4:	strb	r2, [r3]
   10ff8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   10ffc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   11000:	add	r3, r2, r3
   11004:	str	r3, [fp, #-28]	; 0xffffffe4
   11008:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1100c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11010:	cmp	r2, r3
   11014:	bcc	10fe4 <abort@plt+0x9a0>
   11018:	ldr	r3, [fp, #-20]	; 0xffffffec
   1101c:	add	r3, r3, #1
   11020:	str	r3, [fp, #-20]	; 0xffffffec
   11024:	ldr	r2, [fp, #-20]	; 0xffffffec
   11028:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1102c:	cmp	r2, r3
   11030:	bcs	1104c <abort@plt+0xa08>
   11034:	ldr	r2, [fp, #-36]	; 0xffffffdc
   11038:	ldr	r3, [fp, #-20]	; 0xffffffec
   1103c:	add	r3, r2, r3
   11040:	ldrb	r3, [r3]
   11044:	cmp	r3, #0
   11048:	beq	11018 <abort@plt+0x9d4>
   1104c:	ldr	r2, [fp, #-20]	; 0xffffffec
   11050:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11054:	cmp	r2, r3
   11058:	bcc	10f84 <abort@plt+0x940>
   1105c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   11060:	ldr	r0, [fp, #-40]	; 0xffffffd8
   11064:	bl	10aac <abort@plt+0x468>
   11068:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1106c:	bl	10590 <free@plt>
   11070:	ldr	r0, [fp, #-40]	; 0xffffffd8
   11074:	bl	10590 <free@plt>
   11078:	movw	r3, #8292	; 0x2064
   1107c:	movt	r3, #2
   11080:	ldr	r3, [r3]
   11084:	mov	r0, r3
   11088:	bl	1059c <ferror@plt>
   1108c:	mov	r4, r0
   11090:	movw	r3, #8292	; 0x2064
   11094:	movt	r3, #2
   11098:	ldr	r3, [r3]
   1109c:	mov	r0, r3
   110a0:	bl	1062c <fclose@plt>
   110a4:	mov	r3, r0
   110a8:	add	r3, r4, r3
   110ac:	cmp	r3, #0
   110b0:	beq	110f4 <abort@plt+0xab0>
   110b4:	movw	r3, #8288	; 0x2060
   110b8:	movt	r3, #2
   110bc:	ldr	r4, [r3]
   110c0:	bl	10608 <__errno_location@plt>
   110c4:	mov	r3, r0
   110c8:	ldr	r3, [r3]
   110cc:	mov	r0, r3
   110d0:	bl	105d8 <strerror@plt>
   110d4:	mov	r3, r0
   110d8:	mov	r2, r3
   110dc:	movw	r1, #5156	; 0x1424
   110e0:	movt	r1, #1
   110e4:	mov	r0, r4
   110e8:	bl	105fc <fprintf@plt>
   110ec:	mov	r3, #1
   110f0:	b	110f8 <abort@plt+0xab4>
   110f4:	mov	r3, #0
   110f8:	mov	r0, r3
   110fc:	sub	sp, fp, #8
   11100:	ldr	r4, [sp]
   11104:	ldr	fp, [sp, #4]
   11108:	add	sp, sp, #8
   1110c:	pop	{pc}		; (ldr pc, [sp], #4)
   11110:	cmp	r3, #0
   11114:	cmpeq	r2, #0
   11118:	bne	11130 <abort@plt+0xaec>
   1111c:	cmp	r1, #0
   11120:	cmpeq	r0, #0
   11124:	mvnne	r1, #0
   11128:	mvnne	r0, #0
   1112c:	b	1114c <abort@plt+0xb08>
   11130:	sub	sp, sp, #8
   11134:	push	{sp, lr}
   11138:	bl	1115c <abort@plt+0xb18>
   1113c:	ldr	lr, [sp, #4]
   11140:	add	sp, sp, #8
   11144:	pop	{r2, r3}
   11148:	bx	lr
   1114c:	push	{r1, lr}
   11150:	mov	r0, #8
   11154:	bl	10578 <raise@plt>
   11158:	pop	{r1, pc}
   1115c:	cmp	r1, r3
   11160:	cmpeq	r0, r2
   11164:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11168:	mov	r4, r0
   1116c:	movcc	r0, #0
   11170:	mov	r5, r1
   11174:	ldr	lr, [sp, #36]	; 0x24
   11178:	movcc	r1, r0
   1117c:	bcc	11278 <abort@plt+0xc34>
   11180:	cmp	r3, #0
   11184:	clzeq	ip, r2
   11188:	clzne	ip, r3
   1118c:	addeq	ip, ip, #32
   11190:	cmp	r5, #0
   11194:	clzeq	r1, r4
   11198:	addeq	r1, r1, #32
   1119c:	clzne	r1, r5
   111a0:	sub	ip, ip, r1
   111a4:	sub	sl, ip, #32
   111a8:	lsl	r9, r3, ip
   111ac:	rsb	fp, ip, #32
   111b0:	orr	r9, r9, r2, lsl sl
   111b4:	orr	r9, r9, r2, lsr fp
   111b8:	lsl	r8, r2, ip
   111bc:	cmp	r5, r9
   111c0:	cmpeq	r4, r8
   111c4:	movcc	r0, #0
   111c8:	movcc	r1, r0
   111cc:	bcc	111e8 <abort@plt+0xba4>
   111d0:	mov	r0, #1
   111d4:	subs	r4, r4, r8
   111d8:	lsl	r1, r0, sl
   111dc:	orr	r1, r1, r0, lsr fp
   111e0:	lsl	r0, r0, ip
   111e4:	sbc	r5, r5, r9
   111e8:	cmp	ip, #0
   111ec:	beq	11278 <abort@plt+0xc34>
   111f0:	lsr	r6, r8, #1
   111f4:	orr	r6, r6, r9, lsl #31
   111f8:	lsr	r7, r9, #1
   111fc:	mov	r2, ip
   11200:	b	11224 <abort@plt+0xbe0>
   11204:	subs	r3, r4, r6
   11208:	sbc	r8, r5, r7
   1120c:	adds	r3, r3, r3
   11210:	adc	r8, r8, r8
   11214:	adds	r4, r3, #1
   11218:	adc	r5, r8, #0
   1121c:	subs	r2, r2, #1
   11220:	beq	11240 <abort@plt+0xbfc>
   11224:	cmp	r5, r7
   11228:	cmpeq	r4, r6
   1122c:	bcs	11204 <abort@plt+0xbc0>
   11230:	adds	r4, r4, r4
   11234:	adc	r5, r5, r5
   11238:	subs	r2, r2, #1
   1123c:	bne	11224 <abort@plt+0xbe0>
   11240:	lsr	r3, r4, ip
   11244:	orr	r3, r3, r5, lsl fp
   11248:	lsr	r2, r5, ip
   1124c:	orr	r3, r3, r5, lsr sl
   11250:	adds	r0, r0, r4
   11254:	mov	r4, r3
   11258:	lsl	r3, r2, ip
   1125c:	orr	r3, r3, r4, lsl sl
   11260:	lsl	ip, r4, ip
   11264:	orr	r3, r3, r4, lsr fp
   11268:	adc	r1, r1, r5
   1126c:	subs	r0, r0, ip
   11270:	mov	r5, r2
   11274:	sbc	r1, r1, r3
   11278:	cmp	lr, #0
   1127c:	strdne	r4, [lr]
   11280:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11284:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11288:	mov	r7, r0
   1128c:	ldr	r6, [pc, #72]	; 112dc <abort@plt+0xc98>
   11290:	ldr	r5, [pc, #72]	; 112e0 <abort@plt+0xc9c>
   11294:	add	r6, pc, r6
   11298:	add	r5, pc, r5
   1129c:	sub	r6, r6, r5
   112a0:	mov	r8, r1
   112a4:	mov	r9, r2
   112a8:	bl	10558 <raise@plt-0x20>
   112ac:	asrs	r6, r6, #2
   112b0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   112b4:	mov	r4, #0
   112b8:	add	r4, r4, #1
   112bc:	ldr	r3, [r5], #4
   112c0:	mov	r2, r9
   112c4:	mov	r1, r8
   112c8:	mov	r0, r7
   112cc:	blx	r3
   112d0:	cmp	r6, r4
   112d4:	bne	112b8 <abort@plt+0xc74>
   112d8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   112dc:	andeq	r0, r1, r8, ror ip
   112e0:	andeq	r0, r1, r0, ror ip
   112e4:	bx	lr

Disassembly of section .fini:

000112e8 <.fini>:
   112e8:	push	{r3, lr}
   112ec:	pop	{r3, pc}
