module generalReg(clk, result, WrEn, writeDataOut);
	input clk, WrEn;
	input [31:0] WriteDataOut;
	output [31:0] result;
	
	wire [31:0] enData;
	
	genvar k;
		generate 
			for(k = 0; k < 32; k++) begin: generalRegisters
				assign enData[i] = 