--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml nexys3.twx nexys3.ncd -o nexys3.twr nexys3.pcf -ucf
nexys3.ucf

Design file:              nexys3.ncd
Physical constraint file: nexys3.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4788264553420 paths analyzed, 3381 endpoints analyzed, 258 failing endpoints
 258 timing errors detected. (258 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.006ns.
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_79 (SLICE_X21Y29.D6), 140696293482 paths
--------------------------------------------------------------------------------
Slack (setup path):     -12.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_2_2 (FF)
  Destination:          seq_/rf_/rf_3_79 (FF)
  Requirement:          10.000ns
  Data Path Delay:      21.939ns (Levels of Logic = 11)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.032ns (0.249 - 0.281)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_2_2 to seq_/rf_/rf_3_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y18.CQ      Tcko                  0.391   inst_wd_2_2
                                                       inst_wd_2_2
    SLICE_X28Y17.C4      net (fanout=16)       1.020   inst_wd_2_2
    SLICE_X28Y17.C       Tilo                  0.205   seq_tx_data<12>
                                                       seq_/rf_/Mmux_o_data_b31
    DSP48_X1Y8.B11       net (fanout=4)        1.408   seq_/rf_data_b<11>
    DSP48_X1Y8.P32       Tdspdo_B_P            3.748   seq_/alu_/mult_/Mmult_n0002_submult_3
                                                       seq_/alu_/mult_/Mmult_n0002_submult_3
    DSP48_X1Y9.C15       net (fanout=1)        1.065   seq_/alu_/mult_/Mmult_n0002_submult_3_P32_to_alu_/mult_/Mmult_n0002_submult_31
    DSP48_X1Y9.PCOUT0    Tdspdo_C_PCOUT        2.689   seq_/alu_/mult_/Mmult_n0002_submult_31
                                                       seq_/alu_/mult_/Mmult_n0002_submult_31
    DSP48_X1Y10.PCIN0    net (fanout=1)        0.059   seq_/alu_/mult_/Mmult_n0002_submult_31_PCOUT_to_alu_/mult_/Mmult_n0002_submult_32_PCIN_0
    DSP48_X1Y10.P32      Tdspdo_PCIN_P         2.264   seq_/alu_/mult_/Mmult_n0002_submult_32
                                                       seq_/alu_/mult_/Mmult_n0002_submult_32
    DSP48_X1Y11.C15      net (fanout=1)        1.065   seq_/alu_/mult_/Mmult_n0002_submult_32_P32_to_alu_/mult_/Mmult_n0002_submult_33
    DSP48_X1Y11.P1       Tdspdo_C_P            2.687   seq_/alu_/mult_/Mmult_n0002_submult_33
                                                       seq_/alu_/mult_/Mmult_n0002_submult_33
    SLICE_X18Y32.BX      net (fanout=2)        1.727   seq_/alu_/mult_/Mmult_n0002_submult_3_35
    SLICE_X18Y32.DMUX    Tbxd                  0.341   seq_/alu_/mult_/Mmult_n0002_Madd1_cy<39>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd1_cy<39>
    SLICE_X18Y28.B5      net (fanout=2)        0.618   seq_/alu_/mult_/Mmult_n0002_Madd_711
    SLICE_X18Y28.COUT    Topcyb                0.380   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_lut<71>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
    SLICE_X18Y29.BMUX    Tcinb                 0.292   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<77>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_cy<77>
    SLICE_X22Y29.B5      net (fanout=2)        0.608   seq_/alu_/mult_/Mmult_n0002_Madd_752
    SLICE_X22Y29.COUT    Topcyb                0.380   seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_lut<75>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
    SLICE_X22Y30.BMUX    Tcinb                 0.292   seq_/rf_/rf_3<73>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_xor<79>
    SLICE_X21Y29.D6      net (fanout=4)        0.372   seq_/alu_/mult_data<79>
    SLICE_X21Y29.CLK     Tas                   0.322   seq_/rf_/rf_3<79>
                                                       seq_/rf_/Mmux_rf[3][79]_i_wdata[79]_mux_2_OUT771
                                                       seq_/rf_/rf_3_79
    -------------------------------------------------  ---------------------------
    Total                                     21.939ns (13.991ns logic, 7.948ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_2_2 (FF)
  Destination:          seq_/rf_/rf_3_79 (FF)
  Requirement:          10.000ns
  Data Path Delay:      21.939ns (Levels of Logic = 11)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.032ns (0.249 - 0.281)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_2_2 to seq_/rf_/rf_3_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y18.CQ      Tcko                  0.391   inst_wd_2_2
                                                       inst_wd_2_2
    SLICE_X28Y17.C4      net (fanout=16)       1.020   inst_wd_2_2
    SLICE_X28Y17.C       Tilo                  0.205   seq_tx_data<12>
                                                       seq_/rf_/Mmux_o_data_b31
    DSP48_X1Y8.B11       net (fanout=4)        1.408   seq_/rf_data_b<11>
    DSP48_X1Y8.P32       Tdspdo_B_P            3.748   seq_/alu_/mult_/Mmult_n0002_submult_3
                                                       seq_/alu_/mult_/Mmult_n0002_submult_3
    DSP48_X1Y9.C15       net (fanout=1)        1.065   seq_/alu_/mult_/Mmult_n0002_submult_3_P32_to_alu_/mult_/Mmult_n0002_submult_31
    DSP48_X1Y9.PCOUT9    Tdspdo_C_PCOUT        2.689   seq_/alu_/mult_/Mmult_n0002_submult_31
                                                       seq_/alu_/mult_/Mmult_n0002_submult_31
    DSP48_X1Y10.PCIN9    net (fanout=1)        0.059   seq_/alu_/mult_/Mmult_n0002_submult_31_PCOUT_to_alu_/mult_/Mmult_n0002_submult_32_PCIN_9
    DSP48_X1Y10.P32      Tdspdo_PCIN_P         2.264   seq_/alu_/mult_/Mmult_n0002_submult_32
                                                       seq_/alu_/mult_/Mmult_n0002_submult_32
    DSP48_X1Y11.C15      net (fanout=1)        1.065   seq_/alu_/mult_/Mmult_n0002_submult_32_P32_to_alu_/mult_/Mmult_n0002_submult_33
    DSP48_X1Y11.P1       Tdspdo_C_P            2.687   seq_/alu_/mult_/Mmult_n0002_submult_33
                                                       seq_/alu_/mult_/Mmult_n0002_submult_33
    SLICE_X18Y32.BX      net (fanout=2)        1.727   seq_/alu_/mult_/Mmult_n0002_submult_3_35
    SLICE_X18Y32.DMUX    Tbxd                  0.341   seq_/alu_/mult_/Mmult_n0002_Madd1_cy<39>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd1_cy<39>
    SLICE_X18Y28.B5      net (fanout=2)        0.618   seq_/alu_/mult_/Mmult_n0002_Madd_711
    SLICE_X18Y28.COUT    Topcyb                0.380   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_lut<71>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
    SLICE_X18Y29.BMUX    Tcinb                 0.292   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<77>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_cy<77>
    SLICE_X22Y29.B5      net (fanout=2)        0.608   seq_/alu_/mult_/Mmult_n0002_Madd_752
    SLICE_X22Y29.COUT    Topcyb                0.380   seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_lut<75>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
    SLICE_X22Y30.BMUX    Tcinb                 0.292   seq_/rf_/rf_3<73>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_xor<79>
    SLICE_X21Y29.D6      net (fanout=4)        0.372   seq_/alu_/mult_data<79>
    SLICE_X21Y29.CLK     Tas                   0.322   seq_/rf_/rf_3<79>
                                                       seq_/rf_/Mmux_rf[3][79]_i_wdata[79]_mux_2_OUT771
                                                       seq_/rf_/rf_3_79
    -------------------------------------------------  ---------------------------
    Total                                     21.939ns (13.991ns logic, 7.948ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -12.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_2_2 (FF)
  Destination:          seq_/rf_/rf_3_79 (FF)
  Requirement:          10.000ns
  Data Path Delay:      21.939ns (Levels of Logic = 11)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.032ns (0.249 - 0.281)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_2_2 to seq_/rf_/rf_3_79
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y18.CQ      Tcko                  0.391   inst_wd_2_2
                                                       inst_wd_2_2
    SLICE_X28Y17.C4      net (fanout=16)       1.020   inst_wd_2_2
    SLICE_X28Y17.C       Tilo                  0.205   seq_tx_data<12>
                                                       seq_/rf_/Mmux_o_data_b31
    DSP48_X1Y8.B11       net (fanout=4)        1.408   seq_/rf_data_b<11>
    DSP48_X1Y8.P32       Tdspdo_B_P            3.748   seq_/alu_/mult_/Mmult_n0002_submult_3
                                                       seq_/alu_/mult_/Mmult_n0002_submult_3
    DSP48_X1Y9.C15       net (fanout=1)        1.065   seq_/alu_/mult_/Mmult_n0002_submult_3_P32_to_alu_/mult_/Mmult_n0002_submult_31
    DSP48_X1Y9.PCOUT1    Tdspdo_C_PCOUT        2.689   seq_/alu_/mult_/Mmult_n0002_submult_31
                                                       seq_/alu_/mult_/Mmult_n0002_submult_31
    DSP48_X1Y10.PCIN1    net (fanout=1)        0.059   seq_/alu_/mult_/Mmult_n0002_submult_31_PCOUT_to_alu_/mult_/Mmult_n0002_submult_32_PCIN_1
    DSP48_X1Y10.P32      Tdspdo_PCIN_P         2.264   seq_/alu_/mult_/Mmult_n0002_submult_32
                                                       seq_/alu_/mult_/Mmult_n0002_submult_32
    DSP48_X1Y11.C15      net (fanout=1)        1.065   seq_/alu_/mult_/Mmult_n0002_submult_32_P32_to_alu_/mult_/Mmult_n0002_submult_33
    DSP48_X1Y11.P1       Tdspdo_C_P            2.687   seq_/alu_/mult_/Mmult_n0002_submult_33
                                                       seq_/alu_/mult_/Mmult_n0002_submult_33
    SLICE_X18Y32.BX      net (fanout=2)        1.727   seq_/alu_/mult_/Mmult_n0002_submult_3_35
    SLICE_X18Y32.DMUX    Tbxd                  0.341   seq_/alu_/mult_/Mmult_n0002_Madd1_cy<39>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd1_cy<39>
    SLICE_X18Y28.B5      net (fanout=2)        0.618   seq_/alu_/mult_/Mmult_n0002_Madd_711
    SLICE_X18Y28.COUT    Topcyb                0.380   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_lut<71>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
    SLICE_X18Y29.BMUX    Tcinb                 0.292   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<77>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_cy<77>
    SLICE_X22Y29.B5      net (fanout=2)        0.608   seq_/alu_/mult_/Mmult_n0002_Madd_752
    SLICE_X22Y29.COUT    Topcyb                0.380   seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_lut<75>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
    SLICE_X22Y30.BMUX    Tcinb                 0.292   seq_/rf_/rf_3<73>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_xor<79>
    SLICE_X21Y29.D6      net (fanout=4)        0.372   seq_/alu_/mult_data<79>
    SLICE_X21Y29.CLK     Tas                   0.322   seq_/rf_/rf_3<79>
                                                       seq_/rf_/Mmux_rf[3][79]_i_wdata[79]_mux_2_OUT771
                                                       seq_/rf_/rf_3_79
    -------------------------------------------------  ---------------------------
    Total                                     21.939ns (13.991ns logic, 7.948ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_319 (SLICE_X25Y30.A6), 140696293482 paths
--------------------------------------------------------------------------------
Slack (setup path):     -11.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_2_2 (FF)
  Destination:          seq_/rf_/rf_3_319 (FF)
  Requirement:          10.000ns
  Data Path Delay:      21.918ns (Levels of Logic = 11)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.019ns (0.262 - 0.281)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_2_2 to seq_/rf_/rf_3_319
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y18.CQ      Tcko                  0.391   inst_wd_2_2
                                                       inst_wd_2_2
    SLICE_X28Y17.C4      net (fanout=16)       1.020   inst_wd_2_2
    SLICE_X28Y17.C       Tilo                  0.205   seq_tx_data<12>
                                                       seq_/rf_/Mmux_o_data_b31
    DSP48_X1Y8.B11       net (fanout=4)        1.408   seq_/rf_data_b<11>
    DSP48_X1Y8.P32       Tdspdo_B_P            3.748   seq_/alu_/mult_/Mmult_n0002_submult_3
                                                       seq_/alu_/mult_/Mmult_n0002_submult_3
    DSP48_X1Y9.C15       net (fanout=1)        1.065   seq_/alu_/mult_/Mmult_n0002_submult_3_P32_to_alu_/mult_/Mmult_n0002_submult_31
    DSP48_X1Y9.PCOUT0    Tdspdo_C_PCOUT        2.689   seq_/alu_/mult_/Mmult_n0002_submult_31
                                                       seq_/alu_/mult_/Mmult_n0002_submult_31
    DSP48_X1Y10.PCIN0    net (fanout=1)        0.059   seq_/alu_/mult_/Mmult_n0002_submult_31_PCOUT_to_alu_/mult_/Mmult_n0002_submult_32_PCIN_0
    DSP48_X1Y10.P32      Tdspdo_PCIN_P         2.264   seq_/alu_/mult_/Mmult_n0002_submult_32
                                                       seq_/alu_/mult_/Mmult_n0002_submult_32
    DSP48_X1Y11.C15      net (fanout=1)        1.065   seq_/alu_/mult_/Mmult_n0002_submult_32_P32_to_alu_/mult_/Mmult_n0002_submult_33
    DSP48_X1Y11.P1       Tdspdo_C_P            2.687   seq_/alu_/mult_/Mmult_n0002_submult_33
                                                       seq_/alu_/mult_/Mmult_n0002_submult_33
    SLICE_X18Y32.BX      net (fanout=2)        1.727   seq_/alu_/mult_/Mmult_n0002_submult_3_35
    SLICE_X18Y32.DMUX    Tbxd                  0.341   seq_/alu_/mult_/Mmult_n0002_Madd1_cy<39>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd1_cy<39>
    SLICE_X18Y28.B5      net (fanout=2)        0.618   seq_/alu_/mult_/Mmult_n0002_Madd_711
    SLICE_X18Y28.COUT    Topcyb                0.380   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_lut<71>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
    SLICE_X18Y29.BMUX    Tcinb                 0.292   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<77>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_cy<77>
    SLICE_X22Y29.B5      net (fanout=2)        0.608   seq_/alu_/mult_/Mmult_n0002_Madd_752
    SLICE_X22Y29.COUT    Topcyb                0.380   seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_lut<75>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
    SLICE_X22Y30.BMUX    Tcinb                 0.292   seq_/rf_/rf_3<73>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_xor<79>
    SLICE_X25Y30.A6      net (fanout=4)        0.351   seq_/alu_/mult_data<79>
    SLICE_X25Y30.CLK     Tas                   0.322   seq_/rf_/rf_3<319>
                                                       seq_/rf_/Mmux_rf[0][79]_i_wdata[79]_mux_5_OUT771
                                                       seq_/rf_/rf_3_319
    -------------------------------------------------  ---------------------------
    Total                                     21.918ns (13.991ns logic, 7.927ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -11.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_2_2 (FF)
  Destination:          seq_/rf_/rf_3_319 (FF)
  Requirement:          10.000ns
  Data Path Delay:      21.918ns (Levels of Logic = 11)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.019ns (0.262 - 0.281)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_2_2 to seq_/rf_/rf_3_319
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y18.CQ      Tcko                  0.391   inst_wd_2_2
                                                       inst_wd_2_2
    SLICE_X28Y17.C4      net (fanout=16)       1.020   inst_wd_2_2
    SLICE_X28Y17.C       Tilo                  0.205   seq_tx_data<12>
                                                       seq_/rf_/Mmux_o_data_b31
    DSP48_X1Y8.B11       net (fanout=4)        1.408   seq_/rf_data_b<11>
    DSP48_X1Y8.P32       Tdspdo_B_P            3.748   seq_/alu_/mult_/Mmult_n0002_submult_3
                                                       seq_/alu_/mult_/Mmult_n0002_submult_3
    DSP48_X1Y9.C15       net (fanout=1)        1.065   seq_/alu_/mult_/Mmult_n0002_submult_3_P32_to_alu_/mult_/Mmult_n0002_submult_31
    DSP48_X1Y9.PCOUT9    Tdspdo_C_PCOUT        2.689   seq_/alu_/mult_/Mmult_n0002_submult_31
                                                       seq_/alu_/mult_/Mmult_n0002_submult_31
    DSP48_X1Y10.PCIN9    net (fanout=1)        0.059   seq_/alu_/mult_/Mmult_n0002_submult_31_PCOUT_to_alu_/mult_/Mmult_n0002_submult_32_PCIN_9
    DSP48_X1Y10.P32      Tdspdo_PCIN_P         2.264   seq_/alu_/mult_/Mmult_n0002_submult_32
                                                       seq_/alu_/mult_/Mmult_n0002_submult_32
    DSP48_X1Y11.C15      net (fanout=1)        1.065   seq_/alu_/mult_/Mmult_n0002_submult_32_P32_to_alu_/mult_/Mmult_n0002_submult_33
    DSP48_X1Y11.P1       Tdspdo_C_P            2.687   seq_/alu_/mult_/Mmult_n0002_submult_33
                                                       seq_/alu_/mult_/Mmult_n0002_submult_33
    SLICE_X18Y32.BX      net (fanout=2)        1.727   seq_/alu_/mult_/Mmult_n0002_submult_3_35
    SLICE_X18Y32.DMUX    Tbxd                  0.341   seq_/alu_/mult_/Mmult_n0002_Madd1_cy<39>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd1_cy<39>
    SLICE_X18Y28.B5      net (fanout=2)        0.618   seq_/alu_/mult_/Mmult_n0002_Madd_711
    SLICE_X18Y28.COUT    Topcyb                0.380   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_lut<71>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
    SLICE_X18Y29.BMUX    Tcinb                 0.292   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<77>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_cy<77>
    SLICE_X22Y29.B5      net (fanout=2)        0.608   seq_/alu_/mult_/Mmult_n0002_Madd_752
    SLICE_X22Y29.COUT    Topcyb                0.380   seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_lut<75>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
    SLICE_X22Y30.BMUX    Tcinb                 0.292   seq_/rf_/rf_3<73>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_xor<79>
    SLICE_X25Y30.A6      net (fanout=4)        0.351   seq_/alu_/mult_data<79>
    SLICE_X25Y30.CLK     Tas                   0.322   seq_/rf_/rf_3<319>
                                                       seq_/rf_/Mmux_rf[0][79]_i_wdata[79]_mux_5_OUT771
                                                       seq_/rf_/rf_3_319
    -------------------------------------------------  ---------------------------
    Total                                     21.918ns (13.991ns logic, 7.927ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -11.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_2_2 (FF)
  Destination:          seq_/rf_/rf_3_319 (FF)
  Requirement:          10.000ns
  Data Path Delay:      21.918ns (Levels of Logic = 11)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.019ns (0.262 - 0.281)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_2_2 to seq_/rf_/rf_3_319
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y18.CQ      Tcko                  0.391   inst_wd_2_2
                                                       inst_wd_2_2
    SLICE_X28Y17.C4      net (fanout=16)       1.020   inst_wd_2_2
    SLICE_X28Y17.C       Tilo                  0.205   seq_tx_data<12>
                                                       seq_/rf_/Mmux_o_data_b31
    DSP48_X1Y8.B11       net (fanout=4)        1.408   seq_/rf_data_b<11>
    DSP48_X1Y8.P32       Tdspdo_B_P            3.748   seq_/alu_/mult_/Mmult_n0002_submult_3
                                                       seq_/alu_/mult_/Mmult_n0002_submult_3
    DSP48_X1Y9.C15       net (fanout=1)        1.065   seq_/alu_/mult_/Mmult_n0002_submult_3_P32_to_alu_/mult_/Mmult_n0002_submult_31
    DSP48_X1Y9.PCOUT1    Tdspdo_C_PCOUT        2.689   seq_/alu_/mult_/Mmult_n0002_submult_31
                                                       seq_/alu_/mult_/Mmult_n0002_submult_31
    DSP48_X1Y10.PCIN1    net (fanout=1)        0.059   seq_/alu_/mult_/Mmult_n0002_submult_31_PCOUT_to_alu_/mult_/Mmult_n0002_submult_32_PCIN_1
    DSP48_X1Y10.P32      Tdspdo_PCIN_P         2.264   seq_/alu_/mult_/Mmult_n0002_submult_32
                                                       seq_/alu_/mult_/Mmult_n0002_submult_32
    DSP48_X1Y11.C15      net (fanout=1)        1.065   seq_/alu_/mult_/Mmult_n0002_submult_32_P32_to_alu_/mult_/Mmult_n0002_submult_33
    DSP48_X1Y11.P1       Tdspdo_C_P            2.687   seq_/alu_/mult_/Mmult_n0002_submult_33
                                                       seq_/alu_/mult_/Mmult_n0002_submult_33
    SLICE_X18Y32.BX      net (fanout=2)        1.727   seq_/alu_/mult_/Mmult_n0002_submult_3_35
    SLICE_X18Y32.DMUX    Tbxd                  0.341   seq_/alu_/mult_/Mmult_n0002_Madd1_cy<39>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd1_cy<39>
    SLICE_X18Y28.B5      net (fanout=2)        0.618   seq_/alu_/mult_/Mmult_n0002_Madd_711
    SLICE_X18Y28.COUT    Topcyb                0.380   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_lut<71>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
    SLICE_X18Y29.BMUX    Tcinb                 0.292   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<77>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_cy<77>
    SLICE_X22Y29.B5      net (fanout=2)        0.608   seq_/alu_/mult_/Mmult_n0002_Madd_752
    SLICE_X22Y29.COUT    Topcyb                0.380   seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_lut<75>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
    SLICE_X22Y30.BMUX    Tcinb                 0.292   seq_/rf_/rf_3<73>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_xor<79>
    SLICE_X25Y30.A6      net (fanout=4)        0.351   seq_/alu_/mult_data<79>
    SLICE_X25Y30.CLK     Tas                   0.322   seq_/rf_/rf_3<319>
                                                       seq_/rf_/Mmux_rf[0][79]_i_wdata[79]_mux_5_OUT771
                                                       seq_/rf_/rf_3_319
    -------------------------------------------------  ---------------------------
    Total                                     21.918ns (13.991ns logic, 7.927ns route)
                                                       (63.8% logic, 36.2% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_238 (SLICE_X23Y32.C5), 118514064378 paths
--------------------------------------------------------------------------------
Slack (setup path):     -11.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_2_2 (FF)
  Destination:          seq_/rf_/rf_3_238 (FF)
  Requirement:          10.000ns
  Data Path Delay:      21.896ns (Levels of Logic = 11)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.036ns (0.432 - 0.468)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_2_2 to seq_/rf_/rf_3_238
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y18.CQ      Tcko                  0.391   inst_wd_2_2
                                                       inst_wd_2_2
    SLICE_X28Y17.C4      net (fanout=16)       1.020   inst_wd_2_2
    SLICE_X28Y17.C       Tilo                  0.205   seq_tx_data<12>
                                                       seq_/rf_/Mmux_o_data_b31
    DSP48_X1Y8.B11       net (fanout=4)        1.408   seq_/rf_data_b<11>
    DSP48_X1Y8.P32       Tdspdo_B_P            3.748   seq_/alu_/mult_/Mmult_n0002_submult_3
                                                       seq_/alu_/mult_/Mmult_n0002_submult_3
    DSP48_X1Y9.C15       net (fanout=1)        1.065   seq_/alu_/mult_/Mmult_n0002_submult_3_P32_to_alu_/mult_/Mmult_n0002_submult_31
    DSP48_X1Y9.PCOUT0    Tdspdo_C_PCOUT        2.689   seq_/alu_/mult_/Mmult_n0002_submult_31
                                                       seq_/alu_/mult_/Mmult_n0002_submult_31
    DSP48_X1Y10.PCIN0    net (fanout=1)        0.059   seq_/alu_/mult_/Mmult_n0002_submult_31_PCOUT_to_alu_/mult_/Mmult_n0002_submult_32_PCIN_0
    DSP48_X1Y10.P32      Tdspdo_PCIN_P         2.264   seq_/alu_/mult_/Mmult_n0002_submult_32
                                                       seq_/alu_/mult_/Mmult_n0002_submult_32
    DSP48_X1Y11.C15      net (fanout=1)        1.065   seq_/alu_/mult_/Mmult_n0002_submult_32_P32_to_alu_/mult_/Mmult_n0002_submult_33
    DSP48_X1Y11.P1       Tdspdo_C_P            2.687   seq_/alu_/mult_/Mmult_n0002_submult_33
                                                       seq_/alu_/mult_/Mmult_n0002_submult_33
    SLICE_X18Y32.BX      net (fanout=2)        1.727   seq_/alu_/mult_/Mmult_n0002_submult_3_35
    SLICE_X18Y32.DMUX    Tbxd                  0.341   seq_/alu_/mult_/Mmult_n0002_Madd1_cy<39>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd1_cy<39>
    SLICE_X18Y28.B5      net (fanout=2)        0.618   seq_/alu_/mult_/Mmult_n0002_Madd_711
    SLICE_X18Y28.COUT    Topcyb                0.380   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_lut<71>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
    SLICE_X18Y29.BMUX    Tcinb                 0.292   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<77>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_cy<77>
    SLICE_X22Y29.B5      net (fanout=2)        0.608   seq_/alu_/mult_/Mmult_n0002_Madd_752
    SLICE_X22Y29.COUT    Topcyb                0.380   seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_lut<75>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
    SLICE_X22Y30.AMUX    Tcina                 0.202   seq_/rf_/rf_3<73>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_xor<79>
    SLICE_X23Y32.C5      net (fanout=4)        0.419   seq_/alu_/mult_data<78>
    SLICE_X23Y32.CLK     Tas                   0.322   seq_/rf_/rf_3<238>
                                                       seq_/rf_/Mmux_rf[1][79]_i_wdata[79]_mux_4_OUT761
                                                       seq_/rf_/rf_3_238
    -------------------------------------------------  ---------------------------
    Total                                     21.896ns (13.901ns logic, 7.995ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -11.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_2_2 (FF)
  Destination:          seq_/rf_/rf_3_238 (FF)
  Requirement:          10.000ns
  Data Path Delay:      21.896ns (Levels of Logic = 11)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.036ns (0.432 - 0.468)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_2_2 to seq_/rf_/rf_3_238
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y18.CQ      Tcko                  0.391   inst_wd_2_2
                                                       inst_wd_2_2
    SLICE_X28Y17.C4      net (fanout=16)       1.020   inst_wd_2_2
    SLICE_X28Y17.C       Tilo                  0.205   seq_tx_data<12>
                                                       seq_/rf_/Mmux_o_data_b31
    DSP48_X1Y8.B11       net (fanout=4)        1.408   seq_/rf_data_b<11>
    DSP48_X1Y8.P32       Tdspdo_B_P            3.748   seq_/alu_/mult_/Mmult_n0002_submult_3
                                                       seq_/alu_/mult_/Mmult_n0002_submult_3
    DSP48_X1Y9.C15       net (fanout=1)        1.065   seq_/alu_/mult_/Mmult_n0002_submult_3_P32_to_alu_/mult_/Mmult_n0002_submult_31
    DSP48_X1Y9.PCOUT9    Tdspdo_C_PCOUT        2.689   seq_/alu_/mult_/Mmult_n0002_submult_31
                                                       seq_/alu_/mult_/Mmult_n0002_submult_31
    DSP48_X1Y10.PCIN9    net (fanout=1)        0.059   seq_/alu_/mult_/Mmult_n0002_submult_31_PCOUT_to_alu_/mult_/Mmult_n0002_submult_32_PCIN_9
    DSP48_X1Y10.P32      Tdspdo_PCIN_P         2.264   seq_/alu_/mult_/Mmult_n0002_submult_32
                                                       seq_/alu_/mult_/Mmult_n0002_submult_32
    DSP48_X1Y11.C15      net (fanout=1)        1.065   seq_/alu_/mult_/Mmult_n0002_submult_32_P32_to_alu_/mult_/Mmult_n0002_submult_33
    DSP48_X1Y11.P1       Tdspdo_C_P            2.687   seq_/alu_/mult_/Mmult_n0002_submult_33
                                                       seq_/alu_/mult_/Mmult_n0002_submult_33
    SLICE_X18Y32.BX      net (fanout=2)        1.727   seq_/alu_/mult_/Mmult_n0002_submult_3_35
    SLICE_X18Y32.DMUX    Tbxd                  0.341   seq_/alu_/mult_/Mmult_n0002_Madd1_cy<39>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd1_cy<39>
    SLICE_X18Y28.B5      net (fanout=2)        0.618   seq_/alu_/mult_/Mmult_n0002_Madd_711
    SLICE_X18Y28.COUT    Topcyb                0.380   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_lut<71>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
    SLICE_X18Y29.BMUX    Tcinb                 0.292   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<77>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_cy<77>
    SLICE_X22Y29.B5      net (fanout=2)        0.608   seq_/alu_/mult_/Mmult_n0002_Madd_752
    SLICE_X22Y29.COUT    Topcyb                0.380   seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_lut<75>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
    SLICE_X22Y30.AMUX    Tcina                 0.202   seq_/rf_/rf_3<73>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_xor<79>
    SLICE_X23Y32.C5      net (fanout=4)        0.419   seq_/alu_/mult_data<78>
    SLICE_X23Y32.CLK     Tas                   0.322   seq_/rf_/rf_3<238>
                                                       seq_/rf_/Mmux_rf[1][79]_i_wdata[79]_mux_4_OUT761
                                                       seq_/rf_/rf_3_238
    -------------------------------------------------  ---------------------------
    Total                                     21.896ns (13.901ns logic, 7.995ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -11.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_wd_2_2 (FF)
  Destination:          seq_/rf_/rf_3_238 (FF)
  Requirement:          10.000ns
  Data Path Delay:      21.896ns (Levels of Logic = 11)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.036ns (0.432 - 0.468)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_wd_2_2 to seq_/rf_/rf_3_238
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y18.CQ      Tcko                  0.391   inst_wd_2_2
                                                       inst_wd_2_2
    SLICE_X28Y17.C4      net (fanout=16)       1.020   inst_wd_2_2
    SLICE_X28Y17.C       Tilo                  0.205   seq_tx_data<12>
                                                       seq_/rf_/Mmux_o_data_b31
    DSP48_X1Y8.B11       net (fanout=4)        1.408   seq_/rf_data_b<11>
    DSP48_X1Y8.P32       Tdspdo_B_P            3.748   seq_/alu_/mult_/Mmult_n0002_submult_3
                                                       seq_/alu_/mult_/Mmult_n0002_submult_3
    DSP48_X1Y9.C15       net (fanout=1)        1.065   seq_/alu_/mult_/Mmult_n0002_submult_3_P32_to_alu_/mult_/Mmult_n0002_submult_31
    DSP48_X1Y9.PCOUT1    Tdspdo_C_PCOUT        2.689   seq_/alu_/mult_/Mmult_n0002_submult_31
                                                       seq_/alu_/mult_/Mmult_n0002_submult_31
    DSP48_X1Y10.PCIN1    net (fanout=1)        0.059   seq_/alu_/mult_/Mmult_n0002_submult_31_PCOUT_to_alu_/mult_/Mmult_n0002_submult_32_PCIN_1
    DSP48_X1Y10.P32      Tdspdo_PCIN_P         2.264   seq_/alu_/mult_/Mmult_n0002_submult_32
                                                       seq_/alu_/mult_/Mmult_n0002_submult_32
    DSP48_X1Y11.C15      net (fanout=1)        1.065   seq_/alu_/mult_/Mmult_n0002_submult_32_P32_to_alu_/mult_/Mmult_n0002_submult_33
    DSP48_X1Y11.P1       Tdspdo_C_P            2.687   seq_/alu_/mult_/Mmult_n0002_submult_33
                                                       seq_/alu_/mult_/Mmult_n0002_submult_33
    SLICE_X18Y32.BX      net (fanout=2)        1.727   seq_/alu_/mult_/Mmult_n0002_submult_3_35
    SLICE_X18Y32.DMUX    Tbxd                  0.341   seq_/alu_/mult_/Mmult_n0002_Madd1_cy<39>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd1_cy<39>
    SLICE_X18Y28.B5      net (fanout=2)        0.618   seq_/alu_/mult_/Mmult_n0002_Madd_711
    SLICE_X18Y28.COUT    Topcyb                0.380   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_lut<71>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<73>
    SLICE_X18Y29.BMUX    Tcinb                 0.292   seq_/alu_/mult_/Mmult_n0002_Madd2_cy<77>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd2_cy<77>
    SLICE_X22Y29.B5      net (fanout=2)        0.608   seq_/alu_/mult_/Mmult_n0002_Madd_752
    SLICE_X22Y29.COUT    Topcyb                0.380   seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_lut<75>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
    SLICE_X22Y30.CIN     net (fanout=1)        0.003   seq_/alu_/mult_/Mmult_n0002_Madd3_cy<77>
    SLICE_X22Y30.AMUX    Tcina                 0.202   seq_/rf_/rf_3<73>
                                                       seq_/alu_/mult_/Mmult_n0002_Madd3_xor<79>
    SLICE_X23Y32.C5      net (fanout=4)        0.419   seq_/alu_/mult_data<78>
    SLICE_X23Y32.CLK     Tas                   0.322   seq_/rf_/rf_3<238>
                                                       seq_/rf_/Mmux_rf[1][79]_i_wdata[79]_mux_4_OUT761
                                                       seq_/rf_/rf_3_238
    -------------------------------------------------  ---------------------------
    Total                                     21.896ns (13.901ns logic, 7.995ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_138 (SLICE_X24Y26.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_138 (FF)
  Destination:          seq_/rf_/rf_3_138 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_138 to seq_/rf_/rf_3_138
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y26.AQ      Tcko                  0.200   seq_/rf_/rf_3<223>
                                                       seq_/rf_/rf_3_138
    SLICE_X24Y26.A6      net (fanout=3)        0.023   seq_/rf_/rf_3<138>
    SLICE_X24Y26.CLK     Tah         (-Th)    -0.190   seq_/rf_/rf_3<223>
                                                       seq_/rf_/Mmux_rf[2][79]_i_wdata[79]_mux_3_OUT541
                                                       seq_/rf_/rf_3_138
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point uart_top_/tx_data_5 (SLICE_X28Y19.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_top_/tx_data_5 (FF)
  Destination:          uart_top_/tx_data_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_top_/tx_data_5 to uart_top_/tx_data_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y19.DQ      Tcko                  0.200   uart_top_/tx_data<5>
                                                       uart_top_/tx_data_5
    SLICE_X28Y19.D6      net (fanout=2)        0.023   uart_top_/tx_data<5>
    SLICE_X28Y19.CLK     Tah         (-Th)    -0.190   uart_top_/tx_data<5>
                                                       uart_top_/state[4]_tx_data[79]_select_11_OUT<5>1
                                                       uart_top_/tx_data_5
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point seq_/rf_/rf_3_223 (SLICE_X24Y26.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               seq_/rf_/rf_3_223 (FF)
  Destination:          seq_/rf_/rf_3_223 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: seq_/rf_/rf_3_223 to seq_/rf_/rf_3_223
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y26.DQ      Tcko                  0.200   seq_/rf_/rf_3<223>
                                                       seq_/rf_/rf_3_223
    SLICE_X24Y26.D6      net (fanout=3)        0.026   seq_/rf_/rf_3<223>
    SLICE_X24Y26.CLK     Tah         (-Th)    -0.190   seq_/rf_/rf_3<223>
                                                       seq_/rf_/Mmux_rf[1][79]_i_wdata[79]_mux_4_OUT601
                                                       seq_/rf_/rf_3_223
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.390ns logic, 0.026ns route)
                                                       (93.8% logic, 6.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X1Y17.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Logical resource: uart_top_/tfifo_/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X1Y17.CLKBRDCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------


1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   22.006|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 258  Score: 2416645  (Setup/Max: 2416645, Hold: 0)

Constraints cover 4788264553420 paths, 0 nets, and 6081 connections

Design statistics:
   Minimum period:  22.006ns{1}   (Maximum frequency:  45.442MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Mar 09 00:54:38 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 281 MB



