verilog xil_defaultlib --include "/opt/Xilinx/Vivado/2021.2/data/xilinx_vip/include" --include "../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/3007/hdl" --include "../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ipshared/3cb1/hdl" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_trueBlock_0_0/sim/design_1_trueBlock_0_0.v" \
"../../../bd/design_1/ip/design_1_vio_0_0/sim/design_1_vio_0_0.v" \
"../../../bd/design_1/ip/design_1_axi_lite_master_0_0/sim/design_1_axi_lite_master_0_0.v" \
"/home/bosp/workspace/HW_heterogeneousRTOS/HW_heterogeneousRTOS.gen/sources_1/bd/design_1/ip/design_1_scheduler_0_0/design_1_scheduler_0_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_sim_netlist.v" \
"../../../bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2_sim_netlist.v" \

verilog xil_defaultlib "glbl.v"

nosort
