#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Dec 26 00:33:57 2019
# Process ID: 2656
# Current directory: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16280 C:\Igor_G\Vivado_projects\max_hold\max_hold_spektor\VHDL_hold_spectr\Max_hold.xpr
# Log file: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/vivado.log
# Journal file: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Igor_G/Vivado_projects/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/ip/xfft_0_1/xfft_0.xci'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'xfft_0'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 839.301 ; gain = 116.078
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_runs xfft_0_synth_1 -jobs 2
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL sources found in project
set_property name xfft_0 [get_runs xfft_0_synth_1]
launch_runs xfft_0 -jobs 2
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL sources found in project
set_property name xfft_0_synth_1 [get_runs xfft_0]
launch_runs xfft_0_synth_1 -jobs 2
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL sources found in project
launch_runs xfft_0_synth_1 -jobs 2
ERROR: [Common 17-53] User Exception: Unable to launch Synthesis run. No Verilog or VHDL sources found in project
export_ip_user_files -of_objects  [get_files C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/ip/xfft_0_1/xfft_0.xci] -no_script -reset -force -quiet
remove_files  C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/ip/xfft_0_1/xfft_0.xci
WARNING: [Vivado 12-3647] The given sub-design is not contained in the block fileset 'xfft_0'. Sub-design: 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/ip/xfft_0_1/xfft_0.xci'.
INFO: [Project 1-386] Moving file 'C:/Igor_G/Vivado_projects/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/ip/xfft_0_1/xfft_0.xci' from fileset 'xfft_0' to fileset 'sources_1'.
export_ip_user_files -of_objects  [get_files C:/Igor_G/Vivado_projects/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/ip/xfft_0_1/xfft_0.xci] -no_script -reset -force -quiet
remove_files  C:/Igor_G/Vivado_projects/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/ip/xfft_0_1/xfft_0.xci
create_ip -name xfft -vendor xilinx.com -library ip -version 9.1 -module_name xfft_0 -dir c:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/ip
create_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 983.844 ; gain = 32.379
set_property -dict [list CONFIG.transform_length {512} CONFIG.target_clock_frequency {100} CONFIG.implementation_options {pipelined_streaming_io} CONFIG.output_ordering {natural_order} CONFIG.number_of_stages_using_block_ram_for_data_and_phase_factors {2}] [get_ips xfft_0]
generate_target {instantiation_template} [get_files c:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/ip/xfft_0/xfft_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xfft_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/ip/xfft_0/xfft_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'xfft_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xfft_0'...
catch { config_ip_cache -export [get_ips -all xfft_0] }
export_ip_user_files -of_objects [get_files c:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/ip/xfft_0/xfft_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/ip/xfft_0/xfft_0.xci]
launch_runs -jobs 2 xfft_0_synth_1
[Thu Dec 26 01:55:05 2019] Launched xfft_0_synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/xfft_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/ip/xfft_0/xfft_0.xci] -directory C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.ip_user_files/sim_scripts -ip_user_files_dir C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.ip_user_files -ipstatic_source_dir C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.cache/compile_simlib/modelsim} {questa=C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.cache/compile_simlib/questa} {riviera=C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.cache/compile_simlib/riviera} {activehdl=C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/ip/xfft_0/sim/xfft_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity xfft_0
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/ReadData.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ReadDataQ
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/ReadFull.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ReadFull
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/WriteData.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity WriteData
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/readfileI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ReadDataI
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/topfft.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity topfft
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 99234629d0ce47cabf0870a60006c261 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L cmpy_v6_0_15 -L floating_point_v7_0_15 -L xfft_v9_1_0 -L xil_defaultlib -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-665] expression has 9 elements ; formal shifter expects 10 [C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sim_1/new/test.vhd:101]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1023.246 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 99234629d0ce47cabf0870a60006c261 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L cmpy_v6_0_15 -L floating_point_v7_0_15 -L xfft_v9_1_0 -L xil_defaultlib -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xfft_v9_1_0.xfft_v9_1_0_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_15.cmpy_v6_0_15_pkg
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_consts
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_exp_table...
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_pkg
Compiling package xfft_v9_1_0.pkg
Compiling package xfft_v9_1_0.xfft_v9_1_0_axi_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_pkg
Compiling package c_mux_bit_v12_0_5.c_mux_bit_v12_0_5_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_1_0.half_sincos_tw_table
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package xfft_v9_1_0.quarter_sin_tw_table
Compiling package xfft_v9_1_0.quarter2_sin_tw_table
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_master [\glb_ifx_master(width=33,afull_t...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_0.equ_rtl [\equ_rtl(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.sub_byp [\sub_byp(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture synth of entity xfft_v9_1_0.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_0.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.sub_byp [\sub_byp(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_15.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_v6_0_15_synth [\cmpy_v6_0_15_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_0.cmpy [\cmpy(c_xdevicefamily="aartix7",...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture synth of entity xfft_v9_1_0.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_0.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_0.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=6,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=4,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=2,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.arith_shift1 [\arith_shift1(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_busy [\r22_busy(c_xdevicefamily="aarti...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_0.equ_rtl [\equ_rtl(c_xdevicefamily="aartix...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_1_0.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.xfft_v9_1_0_d [\xfft_v9_1_0_d(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_0.xfft_v9_1_0_core [\xfft_v9_1_0_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_0.xfft_v9_1_0_viv [\xfft_v9_1_0_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_0.xfft_v9_1_0 [\xfft_v9_1_0(c_xdevicefamily="aa...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling architecture behavioral of entity xil_defaultlib.topfft [topfft_default]
Compiling architecture behavioral of entity xil_defaultlib.ReadDataI [\ReadDataI(numofbits=16,file_nam...]
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffa6a4634ee]
[1] (ISIMC::Options::parseVlogcompCommandLine+0xe86b1) [0x7ff7c7c73b11]
[2] (ISIMC::Options::parseVlogcompCommandLine+0x1b3f6) [0x7ff7c7ba6856]
[3] (ISIMC::VhdlCompiler::saveParserDump+0x428e4) [0x7ff7c7b24504]
[4] (ISIMC::VhdlCompiler::codegen+0x3eb) [0x7ff7c7ad970b]
[5] (ISIMC::Options::parseVlogcompCommandLine+0xdb99e) [0x7ff7c7c66dfe]
[6] (ISIMC::Options::parseVlogcompCommandLine+0xdb3fc) [0x7ff7c7c6685c]
[7] (ISIMC::Options::parseVlogcompCommandLine+0xdba79) [0x7ff7c7c66ed9]
[8] (ISIMC::Options::parseVlogcompCommandLine+0xdb861) [0x7ff7c7c66cc1]
[9] (ISIMC::Options::parseVlogcompCommandLine+0xdb3fc) [0x7ff7c7c6685c]
[10] (ISIMC::Options::parseVlogcompCommandLine+0xdba79) [0x7ff7c7c66ed9]
[11] (ISIMC::Options::parseVlogcompCommandLine+0xdb861) [0x7ff7c7c66cc1]
[12] (ISIMC::Options::parseVlogcompCommandLine+0xdb3fc) [0x7ff7c7c6685c]
[13] (ISIMC::Options::parseVlogcompCommandLine+0xdb678) [0x7ff7c7c66ad8]
[14] (ISIMC::VhdlCompiler::saveParserDump+0x8dabe) [0x7ff7c7b6f6de]
[15]  [0x7ff7c78d7bd5]
[16]  [0x7ff7c78e9d24]
[17]  [0x7ff7c78e84b6]
[18] (ISIMC::Options::parseVlogcompCommandLine+0xac6f19) [0x7ff7c8652379]
[19] (BaseThreadInitThunk+0x14) [0x7ffa682b7974]

Done
0x00007FF7C7C73B11 (0x000062696C746C75 0x00007FF7C78D5A43 0x000000D7FF33C0D8 0x00000214068E5AF0), ISIMC::Options::parseVlogcompCommandLine() + 0xE86B1 bytes(s)
0x00007FF7C7BA6856 (0x00000214782C6650 0x00000214068E5AF0 0x00000214068E5AF0 0x000000D7FF33E3E0), ISIMC::Options::parseVlogcompCommandLine() + 0x1B3F6 bytes(s)
0x00007FF7C7B24504 (0x00000214068E5AF0 0x0000021406DB4920 0x000000D7FF33C1E9 0x0000021406DB4920), ISIMC::VhdlCompiler::saveParserDump() + 0x428E4 bytes(s)
0x00007FF7C7AD970B (0x000000D7FF33C8C0 0x000002140E28F880 0x000000D7FF33C278 0x000002140E78BE40), ISIMC::VhdlCompiler::codegen() + 0x3EB bytes(s)
0x00007FF7C7C66DFE (0x000002140E7894E0 0x000002140E78BE40 0x000002140E28BA80 0x000000D7FF33C8C0), ISIMC::Options::parseVlogcompCommandLine() + 0xDB99E bytes(s)
0x00007FF7C7C6685C (0x000002140E7894E0 0x000000D7FF33C8C0 0x000000D7FF33C8C0 0x00000214180AA650), ISIMC::Options::parseVlogcompCommandLine() + 0xDB3FC bytes(s)
0x00007FF7C7C66ED9 (0x000002140E728448 0x000000D7FF33C8C0 0x000002140E728460 0x000002140E728440), ISIMC::Options::parseVlogcompCommandLine() + 0xDBA79 bytes(s)
0x00007FF7C7C66CC1 (0x000002140316E000 0x000002140E728448 0x0000021406D5A7A0 0x000000D7FF33C8C0), ISIMC::Options::parseVlogcompCommandLine() + 0xDB861 bytes(s)
0x00007FF7C7C6685C (0x000002140316E000 0x000000D7FF33C8C0 0xFFFFFFFFFFFFFFFE 0x000002147CB0D808), ISIMC::Options::parseVlogcompCommandLine() + 0xDB3FC bytes(s)
0x00007FF7C7C66ED9 (0x0000021401F39210 0x000000D7FF33C8C0 0x0000021401F39218 0x00000214083C11A0), ISIMC::Options::parseVlogcompCommandLine() + 0xDBA79 bytes(s)
0x00007FF7C7C66CC1 (0x000002140316DD80 0x0000021401F39210 0x0000021405D9AC60 0x000000D7FF33C8C0), ISIMC::Options::parseVlogcompCommandLine() + 0xDB861 bytes(s)
0x00007FF7C7C6685C (0x000002140316DD80 0x000000D7FF33C8C0 0x000000D7FF33C8C0 0x000002140316DD80), ISIMC::Options::parseVlogcompCommandLine() + 0xDB3FC bytes(s)
0x00007FF7C7C66AD8 (0x0000000000000000 0x000000D7FF33C590 0x00000214792AAD10 0x00007FFA00000000), ISIMC::Options::parseVlogcompCommandLine() + 0xDB678 bytes(s)
0x00007FF7C7B6F6DE (0x0000000000000000 0x000000D7FF33D7E0 0x000000D7FF33DD60 0x0000000000000000), ISIMC::VhdlCompiler::saveParserDump() + 0x8DABE bytes(s)
0x00007FF7C78D7BD5 (0x000000D7FF33DD60 0x000000D7FF33DD60 0x000000D7FF33DDA0 0x00007FF7C8DB50B0)
0x00007FF7C78E9D24 (0x0000000000000032 0x0000000000000032 0x0000021476606400 0x00007FFA665CBDB8)
0x00007FF7C78E84B6 (0x0000000000000000 0x0000000000000000 0x00007FFA665CB570 0x0000000000000000)
0x00007FF7C8652379 (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), ISIMC::Options::parseVlogcompCommandLine() + 0xAC6F19 bytes(s)
0x00007FFA682B7974 (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), BaseThreadInitThunk() + 0x14 bytes(s)
0x00007FFA6A42A271 (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), RtlUserThreadStart() + 0x21 bytes(s)
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:05:39 . Memory (MB): peak = 1023.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '339' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:05:43 . Memory (MB): peak = 1023.246 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/ReadData.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ReadDataQ
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/readfileI.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ReadDataI
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/topfft.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity topfft
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 99234629d0ce47cabf0870a60006c261 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L cmpy_v6_0_15 -L floating_point_v7_0_15 -L xfft_v9_1_0 -L xil_defaultlib -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xfft_v9_1_0.xfft_v9_1_0_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_15.cmpy_v6_0_15_pkg
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_consts
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_exp_table...
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_pkg
Compiling package xfft_v9_1_0.pkg
Compiling package xfft_v9_1_0.xfft_v9_1_0_axi_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_pkg
Compiling package c_mux_bit_v12_0_5.c_mux_bit_v12_0_5_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_1_0.half_sincos_tw_table
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package xfft_v9_1_0.quarter_sin_tw_table
Compiling package xfft_v9_1_0.quarter2_sin_tw_table
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_master [\glb_ifx_master(width=33,afull_t...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_0.equ_rtl [\equ_rtl(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.sub_byp [\sub_byp(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture synth of entity xfft_v9_1_0.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_0.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.sub_byp [\sub_byp(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_15.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_v6_0_15_synth [\cmpy_v6_0_15_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_0.cmpy [\cmpy(c_xdevicefamily="aartix7",...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture synth of entity xfft_v9_1_0.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_0.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_0.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=6,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=4,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=2,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.arith_shift1 [\arith_shift1(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_busy [\r22_busy(c_xdevicefamily="aarti...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_0.equ_rtl [\equ_rtl(c_xdevicefamily="aartix...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_1_0.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.xfft_v9_1_0_d [\xfft_v9_1_0_d(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_0.xfft_v9_1_0_core [\xfft_v9_1_0_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_0.xfft_v9_1_0_viv [\xfft_v9_1_0_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_0.xfft_v9_1_0 [\xfft_v9_1_0(c_xdevicefamily="aa...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling architecture behavioral of entity xil_defaultlib.topfft [topfft_default]
Compiling architecture behavioral of entity xil_defaultlib.ReadDataI [\ReadDataI(file_name="D:\\_...]
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffa6a4634ee]
[1] (ISIMC::Options::parseVlogcompCommandLine+0xe86b1) [0x7ff73a883b11]
[2] (ISIMC::Options::parseVlogcompCommandLine+0x1b3f6) [0x7ff73a7b6856]
[3] (ISIMC::VhdlCompiler::saveParserDump+0x428e4) [0x7ff73a734504]
[4] (ISIMC::VhdlCompiler::codegen+0x3eb) [0x7ff73a6e970b]
[5] (ISIMC::Options::parseVlogcompCommandLine+0xdb99e) [0x7ff73a876dfe]
[6] (ISIMC::Options::parseVlogcompCommandLine+0xdb3fc) [0x7ff73a87685c]
[7] (ISIMC::Options::parseVlogcompCommandLine+0xdba79) [0x7ff73a876ed9]
[8] (ISIMC::Options::parseVlogcompCommandLine+0xdb861) [0x7ff73a876cc1]
[9] (ISIMC::Options::parseVlogcompCommandLine+0xdb3fc) [0x7ff73a87685c]
[10] (ISIMC::Options::parseVlogcompCommandLine+0xdba79) [0x7ff73a876ed9]
[11] (ISIMC::Options::parseVlogcompCommandLine+0xdb861) [0x7ff73a876cc1]
[12] (ISIMC::Options::parseVlogcompCommandLine+0xdb3fc) [0x7ff73a87685c]
[13] (ISIMC::Options::parseVlogcompCommandLine+0xdb678) [0x7ff73a876ad8]
[14] (ISIMC::VhdlCompiler::saveParserDump+0x8dabe) [0x7ff73a77f6de]
[15]  [0x7ff73a4e7bd5]
[16]  [0x7ff73a4f9d24]
[17]  [0x7ff73a4f84b6]
[18] (ISIMC::Options::parseVlogcompCommandLine+0xac6f19) [0x7ff73b262379]
[19] (BaseThreadInitThunk+0x14) [0x7ffa682b7974]

Done
0x00007FF73A883B11 (0x000062696C746C75 0x00007FF73A4E5A43 0x000000073033C638 0x000001FFC4D552F0), ISIMC::Options::parseVlogcompCommandLine() + 0xE86B1 bytes(s)
0x00007FF73A7B6856 (0x000001FFB775D8A0 0x000001FFC4D552F0 0x000001FFC4D552F0 0x000000073033E940), ISIMC::Options::parseVlogcompCommandLine() + 0x1B3F6 bytes(s)
0x00007FF73A734504 (0x000001FFC4D552F0 0x000001FFC5551370 0x000000073033C749 0x000001FFC5551370), ISIMC::VhdlCompiler::saveParserDump() + 0x428E4 bytes(s)
0x00007FF73A6E970B (0x000000073033CE20 0x000001FFCC739C70 0x000000073033C7D8 0x000001FFCCC7F550), ISIMC::VhdlCompiler::codegen() + 0x3EB bytes(s)
0x00007FF73A876DFE (0x000001FFCCC7C170 0x000001FFCCC7F550 0x000001FFCC73F780 0x000000073033CE20), ISIMC::Options::parseVlogcompCommandLine() + 0xDB99E bytes(s)
0x00007FF73A87685C (0x000001FFCCC7C170 0x000000073033CE20 0x000000073033CE20 0x000001FFD3D5C7C0), ISIMC::Options::parseVlogcompCommandLine() + 0xDB3FC bytes(s)
0x00007FF73A876ED9 (0x000001FFCCC09328 0x000000073033CE20 0x000001FFCCC09340 0x000001FFCCC09320), ISIMC::Options::parseVlogcompCommandLine() + 0xDBA79 bytes(s)
0x00007FF73A876CC1 (0x000001FFC51AB7F0 0x000001FFCCC09328 0x000001FFC5181FF0 0x000000073033CE20), ISIMC::Options::parseVlogcompCommandLine() + 0xDB861 bytes(s)
0x00007FF73A87685C (0x000001FFC51AB7F0 0x000000073033CE20 0xFFFFFFFFFFFFFFFE 0x000001FFBC29B788), ISIMC::Options::parseVlogcompCommandLine() + 0xDB3FC bytes(s)
0x00007FF73A876ED9 (0x000001FFC54A5EB0 0x000000073033CE20 0x000001FFC54A5EB8 0x000001FFC6563200), ISIMC::Options::parseVlogcompCommandLine() + 0xDBA79 bytes(s)
0x00007FF73A876CC1 (0x000001FFC51A9510 0x000001FFC54A5EB0 0x000001FFC4253430 0x000000073033CE20), ISIMC::Options::parseVlogcompCommandLine() + 0xDB861 bytes(s)
0x00007FF73A87685C (0x000001FFC51A9510 0x000000073033CE20 0x000000073033CE20 0x000001FFC51A9510), ISIMC::Options::parseVlogcompCommandLine() + 0xDB3FC bytes(s)
0x00007FF73A876AD8 (0x0000000000000000 0x000000073033CAF0 0x000001FFB86306D0 0x00007FFA00000000), ISIMC::Options::parseVlogcompCommandLine() + 0xDB678 bytes(s)
0x00007FF73A77F6DE (0x0000000000000000 0x000000073033DD40 0x000000073033E2C0 0x0000000000000000), ISIMC::VhdlCompiler::saveParserDump() + 0x8DABE bytes(s)
0x00007FF73A4E7BD5 (0x000000073033E2C0 0x000000073033E2C0 0x000000073033E300 0x00007FF73B9C50B0)
0x00007FF73A4F9D24 (0x0000000000000032 0x0000000000000032 0x000001FFB59624A0 0x00007FFA665CBDB8)
0x00007FF73A4F84B6 (0x0000000000000000 0x0000000000000000 0x00007FFA665CB570 0x0000000000000000)
0x00007FF73B262379 (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), ISIMC::Options::parseVlogcompCommandLine() + 0xAC6F19 bytes(s)
0x00007FFA682B7974 (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), BaseThreadInitThunk() + 0x14 bytes(s)
0x00007FFA6A42A271 (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), RtlUserThreadStart() + 0x21 bytes(s)
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:04:25 . Memory (MB): peak = 1031.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '265' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:04:30 . Memory (MB): peak = 1031.273 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_runs synth_1 -jobs 2
[Thu Dec 26 05:45:52 2019] Launched synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/topfft.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity topfft
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 99234629d0ce47cabf0870a60006c261 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L cmpy_v6_0_15 -L floating_point_v7_0_15 -L xfft_v9_1_0 -L xil_defaultlib -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xfft_v9_1_0.xfft_v9_1_0_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_15.cmpy_v6_0_15_pkg
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_consts
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_exp_table...
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_pkg
Compiling package xfft_v9_1_0.pkg
Compiling package xfft_v9_1_0.xfft_v9_1_0_axi_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_pkg
Compiling package c_mux_bit_v12_0_5.c_mux_bit_v12_0_5_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_1_0.half_sincos_tw_table
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package xfft_v9_1_0.quarter_sin_tw_table
Compiling package xfft_v9_1_0.quarter2_sin_tw_table
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_master [\glb_ifx_master(width=33,afull_t...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_0.equ_rtl [\equ_rtl(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.sub_byp [\sub_byp(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture synth of entity xfft_v9_1_0.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_0.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.sub_byp [\sub_byp(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_15.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_v6_0_15_synth [\cmpy_v6_0_15_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_0.cmpy [\cmpy(c_xdevicefamily="aartix7",...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture synth of entity xfft_v9_1_0.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_0.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_0.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=6,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=4,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=2,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.arith_shift1 [\arith_shift1(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_busy [\r22_busy(c_xdevicefamily="aarti...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_0.equ_rtl [\equ_rtl(c_xdevicefamily="aartix...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_1_0.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.xfft_v9_1_0_d [\xfft_v9_1_0_d(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_0.xfft_v9_1_0_core [\xfft_v9_1_0_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_0.xfft_v9_1_0_viv [\xfft_v9_1_0_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_0.xfft_v9_1_0 [\xfft_v9_1_0(c_xdevicefamily="aa...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling architecture behavioral of entity xil_defaultlib.topfft [topfft_default]
Compiling architecture behavioral of entity xil_defaultlib.ReadDataI [\ReadDataI(file_name="D:\\_...]
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
Printing stacktrace...

[0] (KiUserExceptionDispatcher+0x2e) [0x7ffa6a4634ee]
[1] (ISIMC::Options::parseVlogcompCommandLine+0xe86b1) [0x7ff73a883b11]
[2] (ISIMC::Options::parseVlogcompCommandLine+0x1b3f6) [0x7ff73a7b6856]
[3] (ISIMC::VhdlCompiler::saveParserDump+0x428e4) [0x7ff73a734504]
[4] (ISIMC::VhdlCompiler::codegen+0x3eb) [0x7ff73a6e970b]
[5] (ISIMC::Options::parseVlogcompCommandLine+0xdb99e) [0x7ff73a876dfe]
[6] (ISIMC::Options::parseVlogcompCommandLine+0xdb3fc) [0x7ff73a87685c]
[7] (ISIMC::Options::parseVlogcompCommandLine+0xdba79) [0x7ff73a876ed9]
[8] (ISIMC::Options::parseVlogcompCommandLine+0xdb861) [0x7ff73a876cc1]
[9] (ISIMC::Options::parseVlogcompCommandLine+0xdb3fc) [0x7ff73a87685c]
[10] (ISIMC::Options::parseVlogcompCommandLine+0xdba79) [0x7ff73a876ed9]
[11] (ISIMC::Options::parseVlogcompCommandLine+0xdb861) [0x7ff73a876cc1]
[12] (ISIMC::Options::parseVlogcompCommandLine+0xdb3fc) [0x7ff73a87685c]
[13] (ISIMC::Options::parseVlogcompCommandLine+0xdb678) [0x7ff73a876ad8]
[14] (ISIMC::VhdlCompiler::saveParserDump+0x8dabe) [0x7ff73a77f6de]
[15]  [0x7ff73a4e7bd5]
[16]  [0x7ff73a4f9d24]
[17]  [0x7ff73a4f84b6]
[18] (ISIMC::Options::parseVlogcompCommandLine+0xac6f19) [0x7ff73b262379]
[19] (BaseThreadInitThunk+0x14) [0x7ffa682b7974]

Done
0x00007FF73A883B11 (0x000062696C746C75 0x00007FF73A4E5A43 0x00000035D313C328 0x000001DD8290C470), ISIMC::Options::parseVlogcompCommandLine() + 0xE86B1 bytes(s)
0x00007FF73A7B6856 (0x000001DDF458AED0 0x000001DD8290C470 0x000001DD8290C470 0x00000035D313E630), ISIMC::Options::parseVlogcompCommandLine() + 0x1B3F6 bytes(s)
0x00007FF73A734504 (0x000001DD8290C470 0x000001DD82E53B80 0x00000035D313C439 0x000001DD82E53B80), ISIMC::VhdlCompiler::saveParserDump() + 0x428E4 bytes(s)
0x00007FF73A6E970B (0x00000035D313CB10 0x000001DD8A2FF190 0x00000035D313C4C8 0x000001DD8A875280), ISIMC::VhdlCompiler::codegen() + 0x3EB bytes(s)
0x00007FF73A876DFE (0x000001DD8A871CB0 0x000001DD8A875280 0x000001DD8A301A40 0x00000035D313CB10), ISIMC::Options::parseVlogcompCommandLine() + 0xDB99E bytes(s)
0x00007FF73A87685C (0x000001DD8A871CB0 0x00000035D313CB10 0x00000035D313CB10 0x000001DD92F36930), ISIMC::Options::parseVlogcompCommandLine() + 0xDB3FC bytes(s)
0x00007FF73A876ED9 (0x000001DD8A8A8E98 0x00000035D313CB10 0x000001DD8A8A8EB0 0x000001DD8A8A8E90), ISIMC::Options::parseVlogcompCommandLine() + 0xDBA79 bytes(s)
0x00007FF73A876CC1 (0x000001DD81F0AF60 0x000001DD8A8A8E98 0x000001DD8255C5C0 0x00000035D313CB10), ISIMC::Options::parseVlogcompCommandLine() + 0xDB861 bytes(s)
0x00007FF73A87685C (0x000001DD81F0AF60 0x00000035D313CB10 0xFFFFFFFFFFFFFFFE 0x000001DDF966CFC8), ISIMC::Options::parseVlogcompCommandLine() + 0xDB3FC bytes(s)
0x00007FF73A876ED9 (0x000001DDFE9049C0 0x00000035D313CB10 0x000001DDFE9049C8 0x000001DD83977240), ISIMC::Options::parseVlogcompCommandLine() + 0xDBA79 bytes(s)
0x00007FF73A876CC1 (0x000001DD81F0A9A0 0x000001DDFE9049C0 0x000001DD81E28560 0x00000035D313CB10), ISIMC::Options::parseVlogcompCommandLine() + 0xDB861 bytes(s)
0x00007FF73A87685C (0x000001DD81F0A9A0 0x00000035D313CB10 0x00000035D313CB10 0x000001DD81F0A9A0), ISIMC::Options::parseVlogcompCommandLine() + 0xDB3FC bytes(s)
0x00007FF73A876AD8 (0x0000000000000000 0x00000035D313C7E0 0x000001DDF555EAE0 0x00007FFA00000000), ISIMC::Options::parseVlogcompCommandLine() + 0xDB678 bytes(s)
0x00007FF73A77F6DE (0x0000000000000000 0x00000035D313DA30 0x00000035D313DFB0 0x0000000000000000), ISIMC::VhdlCompiler::saveParserDump() + 0x8DABE bytes(s)
0x00007FF73A4E7BD5 (0x00000035D313DFB0 0x00000035D313DFB0 0x00000035D313DFF0 0x00007FF73B9C50B0)
0x00007FF73A4F9D24 (0x0000000000000032 0x0000000000000032 0x000001DDF27E99C0 0x00007FFA665CBDB8)
0x00007FF73A4F84B6 (0x0000000000000000 0x0000000000000000 0x00007FFA665CB570 0x0000000000000000)
0x00007FF73B262379 (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), ISIMC::Options::parseVlogcompCommandLine() + 0xAC6F19 bytes(s)
0x00007FFA682B7974 (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), BaseThreadInitThunk() + 0x14 bytes(s)
0x00007FFA6A42A271 (0x0000000000000000 0x0000000000000000 0x0000000000000000 0x0000000000000000), RtlUserThreadStart() + 0x21 bytes(s)
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:04:25 . Memory (MB): peak = 1031.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '265' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:04:29 . Memory (MB): peak = 1031.273 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property top topfft [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 2
[Thu Dec 26 12:50:57 2019] Launched synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/synth_1/runme.log
[Thu Dec 26 12:50:57 2019] Launched impl_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Thu Dec 26 22:19:21 2019] Launched synth_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Dec 26 22:23:12 2019] Launched impl_1...
Run output will be captured here: C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/ReadFull.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ReadFull
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sources_1/new/topfft.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity topfft
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.srcs/sim_1/new/test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 99234629d0ce47cabf0870a60006c261 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_9 -L axi_utils_v2_0_5 -L c_reg_fd_v12_0_5 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_5 -L xbip_dsp48_addsub_v3_0_5 -L xbip_addsub_v3_0_5 -L c_addsub_v12_0_12 -L c_mux_bit_v12_0_5 -L c_shift_ram_v12_0_12 -L xbip_bram18k_v3_0_5 -L mult_gen_v12_0_14 -L cmpy_v6_0_15 -L floating_point_v7_0_15 -L xfft_v9_1_0 -L xil_defaultlib -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package xfft_v9_1_0.xfft_v9_1_0_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_15.cmpy_v6_0_15_pkg
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_consts
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_exp_table...
Compiling package floating_point_v7_0_15.floating_point_v7_0_15_pkg
Compiling package xfft_v9_1_0.pkg
Compiling package xfft_v9_1_0.xfft_v9_1_0_axi_pkg
Compiling package axi_utils_v2_0_5.global_util_pkg
Compiling package axi_utils_v2_0_5.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package xbip_addsub_v3_0_5.xbip_addsub_v3_0_5_viv_comp
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg
Compiling package c_addsub_v12_0_12.c_addsub_v12_0_12_pkg_legacy
Compiling package c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_pkg
Compiling package c_mux_bit_v12_0_5.c_mux_bit_v12_0_5_viv_comp
Compiling package ieee.std_logic_textio
Compiling package xfft_v9_1_0.half_sincos_tw_table
Compiling package mult_gen_v12_0_14.dsp_pkg
Compiling package xfft_v9_1_0.quarter_sin_tw_table
Compiling package xfft_v9_1_0.quarter2_sin_tw_table
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=11,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(width=11,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_5.glb_ifx_master [\glb_ifx_master(width=33,afull_t...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_0.axi_wrapper [\axi_wrapper(c_nfft_max=9,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_0.equ_rtl [\equ_rtl(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=18...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.sub_byp [\sub_byp(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture synth of entity xfft_v9_1_0.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_0.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder_bypass [\adder_bypass(c_xdevicefamily="a...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=19...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.sub_byp [\sub_byp(c_xdevicefamily="aartix...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bfly_byp [\r22_bfly_byp(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=18,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.op_resize [\op_resize(ai_width=19,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_14.dsp [\dsp(c_xdevicefamily="aartix7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_15.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.delay_line [\delay_line(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="a...]
Compiling architecture xilinx of entity cmpy_v6_0_15.cmpy_v6_0_15_synth [\cmpy_v6_0_15_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_0.cmpy [\cmpy(c_xdevicefamily="aartix7",...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.arith_shift3 [\arith_shift3(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture synth of entity xfft_v9_1_0.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_0.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_delay_mux [\r22_delay_mux(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture synth of entity xfft_v9_1_0.r22_srl_memory [\r22_srl_memory(c_xdevicefamily=...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf [\r22_bf(c_xdevicefamily="aartix7...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=7,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=6,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=17...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus2 [\mux_bus2(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=4,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_0.adder [\adder(c_xdevicefamily="aartix7"...]
Compiling architecture xilinx of entity xfft_v9_1_0.mux_bus4 [\mux_bus4(c_xdevicefamily="aarti...]
Compiling architecture xilinx of entity xfft_v9_1_0.twgen_distmem [\twgen_distmem(theta_width=2,pip...]
Compiling architecture xilinx of entity xfft_v9_1_0.twiddle_gen [\twiddle_gen(c_xdevicefamily="aa...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.arith_shift1 [\arith_shift1(c_xdevicefamily="a...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_pe [\r22_pe(c_xdevicefamily="aartix7...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.dpm [\dpm(c_xdevicefamily="aartix7",w...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_memory [\r22_memory(c_xdevicefamily="aar...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_busy [\r22_busy(c_xdevicefamily="aarti...]
Compiling architecture structural of entity c_reg_fd_v12_0_5.c_reg_fd_v12_0_5_viv [\c_reg_fd_v12_0_5_viv(c_width=9,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_12.c_addsub_v12_0_12_lut6_legacy [\c_addsub_v12_0_12_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_fabric_legacy [\c_addsub_v12_0_12_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_legacy [\c_addsub_v12_0_12_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_12.c_addsub_v12_0_12_viv [\c_addsub_v12_0_12_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_0.equ_rtl [\equ_rtl(c_xdevicefamily="aartix...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_1_0.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="a...]
Compiling architecture struct of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_legacy [\c_shift_ram_v12_0_12_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_12.c_shift_ram_v12_0_12_viv [\c_shift_ram_v12_0_12_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_0.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="a...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.shift_ram [\shift_ram(c_xdevicefamily="aart...]
Compiling architecture xilinx of entity xfft_v9_1_0.xfft_v9_1_0_d [\xfft_v9_1_0_d(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_0.xfft_v9_1_0_core [\xfft_v9_1_0_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_0.xfft_v9_1_0_viv [\xfft_v9_1_0_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_0.xfft_v9_1_0 [\xfft_v9_1_0(c_xdevicefamily="aa...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling architecture behavioral of entity xil_defaultlib.topfft [topfft_default]
Compiling architecture behavioral of entity xil_defaultlib.ReadDataI [\ReadDataI(1,82)\]
Compiling architecture behavioral of entity xil_defaultlib.ReadDataQ [\ReadDataQ(1,82)\]
Compiling architecture behavioral of entity xil_defaultlib.ReadFull [readfull_default]
Compiling architecture behavioral of entity xil_defaultlib.WriteData [\WriteData(numofbits=16,file_nam...]
Compiling architecture behavioral of entity xil_defaultlib.WriteData [\WriteData(numofbits=16,file_nam...]
Compiling architecture a of entity xil_defaultlib.tb
Built simulation snapshot tb_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Dec 26 22:33:38 2019...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:04:23 . Memory (MB): peak = 1033.867 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '263' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Igor_G/Vivado_projects/max_hold/max_hold_spektor/VHDL_hold_spectr/Max_hold.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:04:34 . Memory (MB): peak = 1042.664 ; gain = 8.797
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1046.863 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Dec 26 22:39:45 2019...
