C:/Users/jieho/Documents/HDL/Computer_Organization/HW1/RF.v {1 {vlog -work work -stats=none C:/Users/jieho/Documents/HDL/Computer_Organization/HW1/RF.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module RF

Top level modules:
	RF

} {} {}} C:/Users/jieho/Documents/HDL/Computer_Organization/HW1/tb_RF.v {1 {vlog -work work -stats=none C:/Users/jieho/Documents/HDL/Computer_Organization/HW1/tb_RF.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module tb_RF

Top level modules:
	tb_RF

} {} {}} C:/Users/jieho/Documents/HDL/Computer_Organization/HW1/CompALU.v {1 {vlog -work work -stats=none C:/Users/jieho/Documents/HDL/Computer_Organization/HW1/CompALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module CompALU

Top level modules:
	CompALU

} {} {}} C:/Users/jieho/Documents/HDL/Computer_Organization/HW1/ALU.v {1 {vlog -work work -stats=none C:/Users/jieho/Documents/HDL/Computer_Organization/HW1/ALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/jieho/Documents/HDL/Computer_Organization/HW1/tb_CompALU.v {1 {vlog -work work -stats=none C:/Users/jieho/Documents/HDL/Computer_Organization/HW1/tb_CompALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module tb_CompALU

Top level modules:
	tb_CompALU

} {} {}} C:/Users/jieho/Documents/HDL/Computer_Organization/HW1/tb_ALU.v {1 {vlog -work work -stats=none C:/Users/jieho/Documents/HDL/Computer_Organization/HW1/tb_ALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module tb_ALU

Top level modules:
	tb_ALU

} {} {}}
