;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV -1, <-20
	SPL 12, <10
	DJN <24, 503
	MOV -1, <-20
	JMZ @12, #240
	JMZ @12, #200
	JMP 121, 2
	DJN -7, @-20
	MOV -1, <-20
	MOV -1, <-20
	ADD 210, 30
	SPL 12, <10
	SLT #12, @200
	JMP @12, #200
	JMP @72, #200
	SUB -1, <-1
	SUB 12, @10
	SUB 12, @17
	SUB @121, 106
	SPL @12, #200
	SUB @121, 106
	JMN 12, #17
	JMN -1, @-1
	MOV -1, <-20
	SUB #12, @200
	SUB #12, @200
	JMP @12, #200
	JMP <121, 103
	JMP @72, #200
	CMP 721, 900
	ADD #270, <1
	JMP @72, #200
	JMP @72, #200
	SLT 721, 900
	SLT 721, 900
	SUB -1, <-1
	SLT 721, 900
	JMP @72, #200
	MOV -4, <-20
	JMP @72, #200
	DJN <24, 503
	SPL 0, <792
	MOV -4, <-20
	SUB #72, @200
	SUB #72, @200
	SUB #72, @200
	SPL 0, <792
