#ifndef __DRAMC_REG_H__
#define __DRAMC_REG_H__

/* ----------------- Register Definitions ------------------- */
#define DDRCONF0					0x00000000
	#define DDRCONF0_RDATRST			BIT(0)
	#define DDRCONF0_DMSW_RST			BIT(1)
	#define DDRCONF0_WDT_DBG_RST			BIT(2)
	#define DDRCONF0_FIFOLEN			GENMASK(5, 4)
	#define DDRCONF0_DRAMEN				BIT(7)
	#define DDRCONF0_RDQSIEN			BIT(8)
	#define DDRCONF0_DQSGCGM			BIT(9)
	#define DDRCONF0_APBL2				BIT(10)
	#define DDRCONF0_DM4BGEN			BIT(11)
	#define DDRCONF0_DM8BKEN			BIT(12)
	#define DDRCONF0_BC4OTF_OPT			BIT(13)
	#define DDRCONF0_AG0MWR				BIT(14)
	#define DDRCONF0_BC4OTF				BIT(15)
	#define DDRCONF0_GDDR3RST			BIT(16)
	#define DDRCONF0_DM16BPHSEL			BIT(17)
	#define DDRCONF0_DM16BITSWAP			BIT(18)
	#define DDRCONF0_DQ4BMUX			BIT(19)
	#define DDRCONF0_DM64BITEN			BIT(20)
	#define DDRCONF0_DM16BITFULL			BIT(21)
	#define DDRCONF0_DM4TO1MODE			BIT(22)
	#define DDRCONF0_GDDR3EN			BIT(23)
	#define DDRCONF0_LPDDR2EN			BIT(24)
	#define DDRCONF0_LPDDR3EN			BIT(25)
	#define DDRCONF0_LPDDR4EN			BIT(26)
	#define DDRCONF0_LPDDR2_NO_INT			BIT(27)
	#define DDRCONF0_DDR2EN				BIT(28)
	#define DDRCONF0_DDR3EN				BIT(29)
	#define DDRCONF0_DDR4EN				BIT(30)
	#define DDRCONF0_DRAMC_SW_RST			BIT(31)
#define DRAMCTRL					0x00000004
	#define DRAMCTRL_CTOREQ_HPRI_OPT		BIT(0)
	#define DRAMCTRL_ADRDECEN_TARKMODE		BIT(1)
	#define DRAMCTRL_ADRDECEN			BIT(2)
	#define DRAMCTRL_ADRBIT3DEC			BIT(3)
	#define DRAMCTRL_TMRR2WDIS			BIT(4)
	#define DRAMCTRL_DPDRK_OPT			BIT(5)
	#define DRAMCTRL_DATMOD				BIT(6)
	#define DRAMCTRL_RANK_ASYM			BIT(7)
	#define DRAMCTRL_WDATRGO			BIT(8)
	#define DRAMCTRL_CLKWITRFC			BIT(9)
	#define DRAMCTRL_CHKFORPRE			BIT(10)
	#define DRAMCTRL_ASYNCEN			BIT(12)
	#define DRAMCTRL_DYNMWREN			BIT(13)
	#define DRAMCTRL_ALEBLOCK			BIT(14)
	#define DRAMCTRL_TMRRICHKDIS			BIT(15)
	#define DRAMCTRL_DMRCDRSV			BIT(16)
	#define DRAMCTRL_ZQCALL				BIT(18)
	#define DRAMCTRL_PREALL_OPTION			BIT(19)
	#define DRAMCTRL_TCMD				GENMASK(22, 20)
	#define DRAMCTRL_FASTW2R			BIT(24)
	#define DRAMCTRL_REQQUE_DEPTH_UPD		BIT(25)
	#define DRAMCTRL_REQQUE_THD_EN			BIT(26)
	#define DRAMCTRL_REQQUE_MAXCNT_CHG		BIT(27)
#define MISCTL0						0x00000008
	#define MISCTL0_CA_IDLE_EN			BIT(0)
	#define MISCTL0_IDLE_CNT_OPT			BIT(16)
	#define MISCTL0_PAGDIS				BIT(17)
	#define MISCTL0_REFA_ARB_EN2			BIT(19)
	#define MISCTL0_REFA_ARB_EN_OPT			BIT(21)
	#define MISCTL0_REORDER_MASK_E1T		BIT(22)
	#define MISCTL0_PBC_ARB_E1T			BIT(23)
	#define MISCTL0_PBC_ARB_EN			BIT(24)
	#define MISCTL0_REFA_ARB_EN			BIT(25)
	#define MISCTL0_REFP_ARB_EN			BIT(26)
	#define MISCTL0_EMIPREEN			BIT(27)
	#define MISCTL0_REFP_ARB_EN2			BIT(31)
#define PERFCTL0					0x0000000c
	#define PERFCTL0_DUALSCHEN			BIT(0)
	#define PERFCTL0_DISRDPHASE1			BIT(1)
	#define PERFCTL0_AIDCHKEN			BIT(3)
	#define PERFCTL0_RWOFOEN			BIT(4)
	#define PERFCTL0_RWOFOWNUM			GENMASK(7, 5)
	#define PERFCTL0_RWHPRIEN			BIT(8)
	#define PERFCTL0_RWLLATEN			BIT(9)
	#define PERFCTL0_RWAGEEN			BIT(10)
	#define PERFCTL0_EMILLATEN			BIT(11)
	#define PERFCTL0_LASTCMDOPT			BIT(12)
	#define PERFCTL0_RWHPRICTL			BIT(13)
	#define PERFCTL0_WFLUSHEN			BIT(14)
	#define PERFCTL0_RWSPLIT			BIT(15)
	#define PERFCTL0_MWHPRIEN			BIT(17)
	#define PERFCTL0_REORDER_MODE			BIT(18)
	#define PERFCTL0_REORDEREN			BIT(19)
	#define PERFCTL0_SBR_MASK_OPT			BIT(20)
	#define PERFCTL0_SBR_MASK_OPT2			BIT(21)
	#define PERFCTL0_MAFIXHIGH			BIT(22)
	#define PERFCTL0_TESTWRHIGH			BIT(23)
	#define PERFCTL0_RECORDER_MARSK_OPT		BIT(24)
	#define PERFCTL0_WRFFIFO_OPT			BIT(26)
	#define PERFCTL0_WRFIO_MODE2			BIT(27)
	#define PERFCTL0_RDFIFOEN			BIT(30)
	#define PERFCTL0_WRFIFOEN			BIT(31)
#define ARBCTL						0x00000010
	#define ARBCTL_MAXPENDCNT			GENMASK(7, 0)
	#define ARBCTL_RDATACNTDIS			BIT(8)
	#define ARBCTL_WDATACNTDIS			BIT(9)
#define RSTMASK						0x0000001c
	#define RSTMASK_WDATKEY0			BIT(0)
	#define RSTMASK_WDATKEY1			BIT(1)
	#define RSTMASK_WDATKEY2			BIT(2)
	#define RSTMASK_WDATKEY3			BIT(3)
	#define RSTMASK_WDATKEY4			BIT(4)
	#define RSTMASK_WDATKEY5			BIT(5)
	#define RSTMASK_WDATKEY6			BIT(6)
	#define RSTMASK_WDATKEY7			BIT(7)
	#define RSTMASK_WDATITLV			BIT(8)
	#define RSTMASK_RDATRST_MASK			BIT(21)
	#define RSTMASK_DVFS_SYNC_MASK_FOR_PHY		BIT(24)
	#define RSTMASK_GT_SYNC_MASK_FOR_PHY		BIT(25)
	#define RSTMASK_DVFS_SYNC_MASK			BIT(26)
	#define RSTMASK_GTDMW_SYNC_MASK			BIT(27)
	#define RSTMASK_GT_SYNC_MASK			BIT(28)
	#define RSTMASK_DAT_SYNC_MASK			BIT(29)
	#define RSTMASK_PHY_SYNC_MASK			BIT(30)
	#define RSTMASK_R_DMSHU_RDATRST_MASK		BIT(31)
#define PADCTRL						0x00000020
	#define PADCTRL_DQIENQKEND			GENMASK(1, 0)
	#define PADCTRL_DQIENLATEBEGIN			BIT(3)
	#define PADCTRL_DISDMOEDIS			BIT(8)
	#define PADCTRL_DRAMOEN				BIT(12)
	#define PADCTRL_FIXDQIEN			GENMASK(19, 16)
	#define PADCTRL_DISDQIEN			GENMASK(23, 20)
	#define PADCTRL_PINMUX				GENMASK(30, 28)
#define CKECTRL						0x00000024
	#define CKECTRL_CKEBYCTL			BIT(0)
	#define CKECTRL_CKE2RANK_OPT3			BIT(1)
	#define CKECTRL_CKE2FIXON			BIT(2)
	#define CKECTRL_CKE2FIXOFF			BIT(3)
	#define CKECTRL_CKE1FIXON			BIT(4)
	#define CKECTRL_CKE1FIXOFF			BIT(5)
	#define CKECTRL_CKEFIXON			BIT(6)
	#define CKECTRL_CKEFIXOFF			BIT(7)
	#define CKECTRL_CKE2RANK_OPT5			BIT(8)
	#define CKECTRL_CKE2RANK_OPT6			BIT(9)
	#define CKECTRL_CKE2RANK_OPT7			BIT(10)
	#define CKECTRL_CKE2RANK_OPT8			BIT(11)
	#define CKECTRL_CKEEXTEND			BIT(12)
	#define CKECTRL_CKETIMER_SEL			BIT(13)
	#define CKECTRL_FASTWAKE_SEL			BIT(14)
	#define CKECTRL_CKEWAKE_SEL			BIT(15)
	#define CKECTRL_CKE_H2L_OPT			BIT(29)
	#define CKECTRL_CKEON				BIT(31)
#define RKCFG						0x00000034
	#define RKCFG_TXRANK				GENMASK(1, 0)
	#define RKCFG_CKE2RANK_OPT2			BIT(2)
	#define RKCFG_TXRANKFIX				BIT(3)
	#define RKCFG_RKMODE				GENMASK(7, 4)
	#define RKCFG_DM3RANK				BIT(8)
	#define RKCFG_RANKRDY_OPT			BIT(9)
	#define RKCFG_MRS2RK				BIT(10)
	#define RKCFG_DQSOSC2RK				BIT(11)
	#define RKCFG_CKE2RANK				BIT(12)
	#define RKCFG_CS2RANK				BIT(13)
	#define RKCFG_SHU2RKOPT				BIT(14)
	#define RKCFG_CKE2RANK_OPT			BIT(15)
	#define RKCFG_RKSIZE				GENMASK(18, 16)
	#define RKCFG_DMCKEWAKE				BIT(19)
	#define RKCFG_RK0SRF				BIT(20)
	#define RKCFG_RK1SRF				BIT(21)
	#define RKCFG_RK2SRF				BIT(22)
	#define RKCFG_SREF_ENTER_MASK_OPT		BIT(23)
	#define RKCFG_RK0DPD				BIT(24)
	#define RKCFG_RK1DPD				BIT(25)
	#define RKCFG_RK2DPD				BIT(26)
	#define RKCFG_RK0DPDX				BIT(28)
	#define RKCFG_RK1DPDX				BIT(29)
	#define RKCFG_RK2DPDX				BIT(30)
#define DRAMC_PD_CTRL					0x00000038
	#define DRAMC_PD_CTRL_DCMEN			BIT(0)
	#define DRAMC_PD_CTRL_DCMEN2			BIT(1)
	#define DRAMC_PD_CTRL_DCMENNOTRFC		BIT(2)
	#define DRAMC_PD_CTRL_PHYCLK_REFWKEN		BIT(4)
	#define DRAMC_PD_CTRL_COMBPHY_CLKENSAME		BIT(5)
	#define DRAMC_PD_CTRL_DIV4CKE_OPT		BIT(6)
	#define DRAMC_PD_CTRL_DIV4CLK_OPT		BIT(7)
	#define DRAMC_PD_CTRL_DCMREF_OPT		BIT(8)
	#define DRAMC_PD_CTRL_COMB_DCM			BIT(10)
	#define DRAMC_PD_CTRL_RDPERIODON		BIT(19)
	#define DRAMC_PD_CTRL_DQIEN_BUFFEN_OPT		GENMASK(21, 20)
	#define DRAMC_PD_CTRL_MIOCKCTRLOFF		BIT(26)
	#define DRAMC_PD_CTRL_DISSTOP26M		BIT(27)
	#define DRAMC_PD_CTRL_PHYCLKDYNGEN		BIT(30)
	#define DRAMC_PD_CTRL_COMBCLKCTRL		BIT(31)
#define CLKAR						0x0000003c
	#define CLKAR_REQQUE_PACG_DIS			GENMASK(14, 0)
	#define CLKAR_SELPH_CMD_CG_DIS			BIT(15)
	#define CLKAR_RDATCKAR				BIT(16)
	#define CLKAR_SRF_CLKRUN			BIT(17)
	#define CLKAR_IDLE_OPT				BIT(18)
	#define CLKAR_PSELAR				BIT(19)
	#define CLKAR_BCLKAR				BIT(20)
	#define CLKAR_SELPH_4LCG_DIS			BIT(21)
	#define CLKAR_SELPH_CG_DIS			BIT(22)
	#define CLKAR_TESTCLKRUN			BIT(23)
	#define CLKAR_PHYGLUECLKRUN			BIT(24)
	#define CLKAR_DWCLKRUN				BIT(25)
	#define CLKAR_REFCLKRUN				BIT(26)
	#define CLKAR_REQQUECLKRUN			BIT(27)
	#define CLKAR_SEQCLKRUN				BIT(28)
	#define CLKAR_CALCKAR				BIT(29)
	#define CLKAR_CMDCKAR				BIT(30)
	#define CLKAR_RDYCKAR				BIT(31)
#define CLKCTRL						0x00000040
	#define CLKCTRL_PSEL_CNT			GENMASK(5, 0)
	#define CLKCTRL_REG_CLK_0			BIT(28)
	#define CLKCTRL_REG_CLK_1			BIT(29)
#define SELFREF_HWSAVE_FLAG				0x00000044
	#define SELFREF_HWSAVE_FLAG_SELFREF_HWSAVE_FLAG_FROM_AO	BIT(0)
#define SREFCTRL					0x00000048
	#define SREFCTRL_CAPINMUX_OPTION_EN		GENMASK(2, 0)
	#define SREFCTRL_DQPINMUX_OPTION_EN		GENMASK(6, 4)
	#define SREFCTRL_SRFPD_DIS			BIT(16)
	#define SREFCTRL_SREF3_OPTION			BIT(20)
	#define SREFCTRL_SREF3_OPTION1			BIT(21)
	#define SREFCTRL_SREF2_OPTION			BIT(22)
	#define SREFCTRL_SREFDLY			GENMASK(27, 24)
	#define SREFCTRL_SREF4_OPTION			BIT(28)
	#define SREFCTRL_SREF_HW_EN			BIT(30)
	#define SREFCTRL_SELFREF			BIT(31)
#define REFCTRL0					0x0000004c
	#define REFCTRL0_DLLFRZ				BIT(0)
	#define REFCTRL0_UPDBYWR			BIT(1)
	#define REFCTRL0_DRVCGWREF			BIT(2)
	#define REFCTRL0_RFRINTCTL			BIT(5)
	#define REFCTRL0_RFRINTEN			BIT(6)
	#define REFCTRL0_REFOVERCNT_RST			BIT(7)
	#define REFCTRL0_DMPGVLD_IG			BIT(8)
	#define REFCTRL0_REFMODE_MANUAL			BIT(10)
	#define REFCTRL0_REFMODE_MANUAL_TRIG		BIT(11)
	#define REFCTRL0_DISBYREFNUM			GENMASK(14, 12)
	#define REFCTRL0_PBREF_DISBYREFNUM		BIT(16)
	#define REFCTRL0_PBREF_DISBYRATE		BIT(17)
	#define REFCTRL0_PBREFEN			BIT(18)
	#define REFCTRL0_ADVREF_CNT			GENMASK(23, 20)
	#define REFCTRL0_REF_PREGATE_CNT		GENMASK(27, 24)
	#define REFCTRL0_REFNA_OPT			BIT(28)
	#define REFCTRL0_REFDIS				BIT(29)
	#define REFCTRL0_REFFRERUN			BIT(30)
	#define REFCTRL0_REFBW_FREN			BIT(31)
#define REFCTRL1					0x00000050
	#define REFCTRL1_SLEFREF_AUTOSAVE_EN		BIT(0)
	#define REFCTRL1_SREF_PRD_OPT			BIT(1)
	#define REFCTRL1_PRE8REF			BIT(4)
	#define REFCTRL1_REF_QUE_AUTOSAVE_EN		BIT(5)
	#define REFCTRL1_MPENDREF_CNT			GENMASK(10, 8)
	#define REFCTRL1_REFRATE_MANUAL			GENMASK(30, 28)
	#define REFCTRL1_REFRATE_MANUAL_RATE_TRIG	BIT(31)
#define REFRATRE_FILTER					0x00000054
	#define REFRATRE_FILTER_REFRATE_FIL0		GENMASK(2, 0)
	#define REFRATRE_FILTER_REFRATE_FIL1		GENMASK(6, 4)
	#define REFRATRE_FILTER_REFRATE_FIL2		GENMASK(10, 8)
	#define REFRATRE_FILTER_REFRATE_FIL3		GENMASK(14, 12)
	#define REFRATRE_FILTER_PB2AB_OPT		BIT(15)
	#define REFRATRE_FILTER_REFRATE_FIL4		GENMASK(18, 16)
	#define REFRATRE_FILTER_REFRATE_FIL5		GENMASK(22, 20)
	#define REFRATRE_FILTER_REFRATE_FIL6		GENMASK(26, 24)
	#define REFRATRE_FILTER_REFRATE_FIL7		GENMASK(30, 28)
	#define REFRATRE_FILTER_REFRATE_FILEN		BIT(31)
#define ZQCS						0x00000058
	#define ZQCS_ZQCSOP				GENMASK(7, 0)
	#define ZQCS_ZQCSAD				GENMASK(15, 8)
	#define ZQCS_ZQCSMASK				BIT(30)
	#define ZQCS_ZQCSDUAL				BIT(31)
#define MRS						0x0000005c
	#define MRS_MRSOP				GENMASK(7, 0)
	#define MRS_MRSMA				GENMASK(20, 8)
	#define MRS_MRSBA				GENMASK(23, 21)
	#define MRS_MRSRK				GENMASK(25, 24)
	#define MRS_MRRRK				GENMASK(27, 26)
	#define MRS_MPCRK				GENMASK(29, 28)
	#define MRS_MRSBG				GENMASK(31, 30)
#define SPCMD						0x00000060
	#define SPCMD_MRWEN				BIT(0)
	#define SPCMD_MRREN				BIT(1)
	#define SPCMD_PREAEN				BIT(2)
	#define SPCMD_AREFEN				BIT(3)
	#define SPCMD_ZQCEN				BIT(4)
	#define SPCMD_TCMDEN				BIT(5)
	#define SPCMD_ZQLATEN				BIT(6)
	#define SPCMD_RDDQCEN				BIT(7)
	#define SPCMD_DQSGCNTEN				BIT(8)
	#define SPCMD_DQSGCNTRST			BIT(9)
	#define SPCMD_DQSOSCENEN			BIT(10)
	#define SPCMD_DQSOSCDISEN			BIT(11)
	#define SPCMD_ACTEN				BIT(12)
	#define SPCMD_MPRWEN				BIT(13)
#define SPCMDCTRL					0x00000064
	#define SPCMDCTRL_MRRSWUPD			BIT(5)
	#define SPCMDCTRL_R_DMDVFSMRW_EN		BIT(6)
	#define SPCMDCTRL_DPDWOSC			BIT(7)
	#define SPCMDCTRL_RDDQCDIS			BIT(11)
	#define SPCMDCTRL_SCPRE				BIT(19)
	#define SPCMDCTRL_MRWWOPRA			BIT(25)
	#define SPCMDCTRL_CLR_EN			BIT(26)
	#define SPCMDCTRL_MRRREFUPD_B			BIT(27)
	#define SPCMDCTRL_REFR_BLOCKEN			BIT(28)
	#define SPCMDCTRL_REFRDIS			BIT(29)
	#define SPCMDCTRL_ZQCALDISB			BIT(30)
	#define SPCMDCTRL_ZQCSDISB			BIT(31)
#define PPR_CTRL					0x00000068
	#define PPR_CTRL_ACTEN_BK			GENMASK(14, 12)
	#define PPR_CTRL_ACTEN_ROW			GENMASK(31, 16)
#define MPC_OPTION					0x0000006c
	#define MPC_OPTION_MPCOP			GENMASK(14, 8)
	#define MPC_OPTION_MPCMANEN			BIT(15)
	#define MPC_OPTION_MPCMAN_CAS2EN		BIT(16)
	#define MPC_OPTION_MPCRKEN			BIT(17)
#define REFQUE_CNT					0x00000070
	#define REFQUE_CNT_REFRESH_QUEUE_CNT_FROM_AO	GENMASK(3, 0)
#define HW_MRR_FUN					0x00000074
	#define HW_MRR_FUN_TMRR_ENA			BIT(0)
	#define HW_MRR_FUN_TRCDMRR_EN			BIT(1)
	#define HW_MRR_FUN_TRPMRR_EN			BIT(2)
	#define HW_MRR_FUN_MANTMRR_EN			BIT(3)
	#define HW_MRR_FUN_MANTMRR			GENMASK(7, 4)
	#define HW_MRR_FUN_BUFEN_RFC_OPT		BIT(8)
	#define HW_MRR_FUN_MRR_REQNOPUSH_DIS		BIT(9)
	#define HW_MRR_FUN_MRR_BLOCK_NOR_DIS		BIT(10)
	#define HW_MRR_FUN_MRR_HW_HIPRI			BIT(11)
	#define HW_MRR_FUN_MRR_SPCMD_WAKE_DIS		BIT(12)
	#define HW_MRR_FUN_TMRR_OE_OPT_DIS		BIT(13)
	#define HW_MRR_FUN_MRR_SBR_OPT_DIS		BIT(14)
	#define HW_MRR_FUN_MRR_INT_TIE0_DIS		BIT(15)
	#define HW_MRR_FUN_MRR_PUSH2POP_ENA		BIT(16)
	#define HW_MRR_FUN_MRR_PUSH2POP_CLR		BIT(17)
	#define HW_MRR_FUN_MRR_PUSH2PUSH_ST_CLR		BIT(18)
	#define HW_MRR_FUN_MRR_MADIS			BIT(19)
	#define HW_MRR_FUN_MRR_PUSH2POP_SEL		GENMASK(22, 20)
	#define HW_MRR_FUN_MRR_DDRCLKCOMB_DIS		BIT(24)
	#define HW_MRR_FUN_TRPRCD_DIS_OPT1		BIT(25)
	#define HW_MRR_FUN_TRPRCD_OPT2			BIT(26)
	#define HW_MRR_FUN_MRR_SBR2_QHIT_DIS		BIT(27)
	#define HW_MRR_FUN_MRR_INPUT_BANK		GENMASK(30, 28)
	#define HW_MRR_FUN_MRR_TZQCS_DIS		BIT(31)
#define MRR_BIT_MUX1					0x00000078
	#define MRR_BIT_MUX1_MRR_BIT0_SEL		GENMASK(4, 0)
	#define MRR_BIT_MUX1_MRR_BIT1_SEL		GENMASK(12, 8)
	#define MRR_BIT_MUX1_MRR_BIT2_SEL		GENMASK(20, 16)
	#define MRR_BIT_MUX1_MRR_BIT3_SEL		GENMASK(28, 24)
#define MRR_BIT_MUX2					0x0000007c
	#define MRR_BIT_MUX2_MRR_BIT4_SEL		GENMASK(4, 0)
	#define MRR_BIT_MUX2_MRR_BIT5_SEL		GENMASK(12, 8)
	#define MRR_BIT_MUX2_MRR_BIT6_SEL		GENMASK(20, 16)
	#define MRR_BIT_MUX2_MRR_BIT7_SEL		GENMASK(28, 24)
#define MRR_BIT_MUX3					0x00000080
	#define MRR_BIT_MUX3_MRR_BIT8_SEL		GENMASK(4, 0)
	#define MRR_BIT_MUX3_MRR_BIT9_SEL		GENMASK(12, 8)
	#define MRR_BIT_MUX3_MRR_BIT10_SEL		GENMASK(20, 16)
	#define MRR_BIT_MUX3_MRR_BIT11_SEL		GENMASK(28, 24)
#define MRR_BIT_MUX4					0x00000084
	#define MRR_BIT_MUX4_MRR_BIT12_SEL		GENMASK(4, 0)
	#define MRR_BIT_MUX4_MRR_BIT13_SEL		GENMASK(12, 8)
	#define MRR_BIT_MUX4_MRR_BIT14_SEL		GENMASK(20, 16)
	#define MRR_BIT_MUX4_MRR_BIT15_SEL		GENMASK(28, 24)
#define TEST2_0						0x00000090
	#define TEST2_0_TEST2_PAT1			GENMASK(7, 0)
	#define TEST2_0_TEST2_PAT0			GENMASK(15, 8)
#define TEST2_1						0x00000094
	#define TEST2_1_TEST2_BASE_ADR			GENMASK(31, 4)
#define TEST2_2						0x00000098
	#define TEST2_2_TEST2_OFFSET_ADR		GENMASK(31, 4)
#define TEST2_3						0x0000009c
	#define TEST2_3_TESTCNT				GENMASK(3, 0)
	#define TEST2_3_DQSICALENX			BIT(4)
	#define TEST2_3_DQSICALUPD			BIT(5)
	#define TEST2_3_PSTWR2				BIT(6)
	#define TEST2_3_TESTAUDPAT			BIT(7)
	#define TEST2_3_DQSICALSTP			GENMASK(10, 8)
	#define TEST2_3_DQDLYAUTO			BIT(11)
	#define TEST2_3_MANUDLLFRZ			BIT(12)
	#define TEST2_3_MANUDQSUPD			BIT(13)
	#define TEST2_3_DQSUPDMODE			BIT(14)
	#define TEST2_3_DM2RDELSWEN			BIT(19)
	#define TEST2_3_DM2RDELSWSEL			GENMASK(22, 20)
	#define TEST2_3_MANUDQS				BIT(23)
	#define TEST2_3_DMPAT32				BIT(24)
	#define TEST2_3_TESTADR_SHIFT			BIT(25)
	#define TEST2_3_TAHPRI_B			BIT(26)
	#define TEST2_3_TESTLOOP			BIT(27)
	#define TEST2_3_TESTWREN2_HW_EN			BIT(28)
	#define TEST2_3_TESTEN1				BIT(29)
	#define TEST2_3_TESTRDEN2			BIT(30)
	#define TEST2_3_TESTWREN2			BIT(31)
#define TEST2_4						0x000000a0
	#define TEST2_4_TESTAUDINC			GENMASK(4, 0)
	#define TEST2_4_TEST2DISSCRAM			BIT(5)
	#define TEST2_4_TESTSSOPAT			BIT(6)
	#define TEST2_4_TESTSSOXTALKPAT			BIT(7)
	#define TEST2_4_TESTAUDINIT			GENMASK(12, 8)
	#define TEST2_4_TESTAUDBITINV			BIT(14)
	#define TEST2_4_TESTAUDMODE			BIT(15)
	#define TEST2_4_TESTXTALKPAT			BIT(16)
	#define TEST2_4_TEST_REQ_LEN1			BIT(17)
	#define TEST2_4_DISMASK				BIT(20)
	#define TEST2_4_DQCALDIS			BIT(22)
	#define TEST2_4_NEGDQS				BIT(23)
	#define TEST2_4_TESTAGENTRK			GENMASK(25, 24)
	#define TEST2_4_TESTAGENTRKSEL			GENMASK(30, 28)
	#define TEST2_4_TESTAGENT_DMYRD_OPT		BIT(31)
#define LBTEST						0x000000ac
	#define LBTEST_LBTEST_IGB0			BIT(0)
	#define LBTEST_LBTEST_IGB1			BIT(1)
	#define LBTEST_LBTEST_IGB2			BIT(2)
	#define LBTEST_LBTEST_IGB3			BIT(3)
	#define LBTEST_LBTEST				BIT(4)
	#define LBTEST_LBTEST_MODE			BIT(5)
	#define LBTEST_OCDPAT				GENMASK(24, 17)
	#define LBTEST_OCDADJ				BIT(25)
	#define LBTEST_RDCOLADR				BIT(29)
	#define LBTEST_RDWRDATA				BIT(30)
	#define LBTEST_RDTGDATA				BIT(31)
#define CATRAINING1					0x000000b0
	#define CATRAINING1_CATRAINEN			BIT(1)
	#define CATRAINING1_CATRAINMRS			BIT(2)
	#define CATRAINING1_TESTCATRAIN			BIT(5)
	#define CATRAINING1_CSTRAIN_OPTION		BIT(6)
	#define CATRAINING1_CATRAINCSEXT		BIT(13)
	#define CATRAINING1_CATRAINLAT			GENMASK(23, 19)
	#define CATRAINING1_CATRAIN_INTV		GENMASK(31, 24)
#define CATRAINING2					0x000000b4
	#define CATRAINING2_CATRAINCA			GENMASK(15, 0)
	#define CATRAINING2_CATRAINCA_Y			GENMASK(31, 16)
#define WRITE_LEV					0x000000bc
	#define WRITE_LEV_WRITE_LEVEL_EN		BIT(0)
	#define WRITE_LEV_BYTEMODECBTEN			BIT(3)
	#define WRITE_LEV_BTCBTFIXDQSOE			BIT(4)
	#define WRITE_LEV_CBTMASKDQSOE			BIT(5)
	#define WRITE_LEV_DQS_OE_WLEV_OP		BIT(6)
	#define WRITE_LEV_DQS_WLEV			BIT(7)
	#define WRITE_LEV_DQS_B0_G			BIT(8)
	#define WRITE_LEV_DQS_B1_G			BIT(9)
	#define WRITE_LEV_DQS_B2_G			BIT(10)
	#define WRITE_LEV_DQS_B3_G			BIT(11)
	#define WRITE_LEV_DQS_B4_G			BIT(12)
	#define WRITE_LEV_DQS_B5_G			BIT(13)
	#define WRITE_LEV_DQS_B6_G			BIT(14)
	#define WRITE_LEV_DQS_B7_G			BIT(15)
	#define WRITE_LEV_DQS_SEL			GENMASK(19, 16)
	//#define WRITE_LEV_DMVREFCA			GENMASK(26, 20)
	/* Actually, this RG is 8bits in HW. Reg map error */
	#define WRITE_LEV_DMVREFCA			GENMASK(27, 20)
#define MR_GOLDEN					0x000000c0
	#define MR_GOLDEN_MR20_GOLDEN			GENMASK(7, 0)
	#define MR_GOLDEN_MR15_GOLDEN			GENMASK(15, 8)
	#define MR_GOLDEN_MR40_GOLDEN			GENMASK(23, 16)
	#define MR_GOLDEN_MR32_GOLDEN			GENMASK(31, 24)
#define SLP4_TESTMODE					0x000000c4
	#define SLP4_TESTMODE_CA0_TEST			GENMASK(3, 0)
	#define SLP4_TESTMODE_CA1_TEST			GENMASK(7, 4)
	#define SLP4_TESTMODE_CA2_TEST			GENMASK(11, 8)
	#define SLP4_TESTMODE_CA3_TEST			GENMASK(15, 12)
	#define SLP4_TESTMODE_CA4_TEST			GENMASK(19, 16)
	#define SLP4_TESTMODE_CA5_TEST			GENMASK(23, 20)
	#define SLP4_TESTMODE_STESTEN			BIT(24)
	#define SLP4_TESTMODE_SPEC_MODE			BIT(25)
#define DQSOSCR						0x000000c8
	#define DQSOSCR_DQSOSC_INTEN			BIT(0)
	#define DQSOSCR_RK2_BYTE_MODE			BIT(1)
	#define DQSOSCR_TXUPD_BLOCK_SEL			GENMASK(3, 2)
	#define DQSOSCR_TXUPD_BLOCK_OPT			BIT(4)
	#define DQSOSCR_TXUPDMODE			BIT(5)
	#define DQSOSCR_MANUTXUPD			BIT(6)
	#define DQSOSCR_ARUIDQ_SW			BIT(7)
	#define DQSOSCR_TDQS2DQ_UPD_BLOCK_CNT		GENMASK(12, 8)
	#define DQSOSCR_TDQS2DQ_UPD_BLOCKING		BIT(13)
	#define DQSOSCR_TDQS2DQ_UPD_MON_OPT		BIT(14)
	#define DQSOSCR_TDQS2DQ_UPD_MON_CNT_SEL		GENMASK(16, 15)
	#define DQSOSCR_TXUPD_IDLE_SEL			GENMASK(18, 17)
	#define DQSOSCR_TXUPD_ABREF_SEL			GENMASK(20, 19)
	#define DQSOSCR_TXUPD_IDLE_OPT			BIT(21)
	#define DQSOSCR_DQS2DQ_SHU_HW_CAL_DIS		BIT(22)
	#define DQSOSCR_SREF_TXUI_RELOAD_OPT		BIT(23)
	#define DQSOSCR_DQSOSCRDIS			BIT(24)
	#define DQSOSCR_RK1_BYTE_MODE			BIT(25)
	#define DQSOSCR_RK0_BYTE_MODE			BIT(26)
	#define DQSOSCR_SREF_TXPI_RELOAD_OPT		BIT(27)
	#define DQSOSCR_DQSOSCENDIS			BIT(28)
	#define DQSOSCR_TXUPD_ABREF_OPT			BIT(29)
	#define DQSOSCR_DQSOSCLOPAD			BIT(30)
	#define DQSOSCR_DQSOSC_CALEN			BIT(31)
#define DUMMY_RD					0x000000d0
	#define DUMMY_RD_SREF_DMYRD_MASK		BIT(0)
	#define DUMMY_RD_DMYRDOFOEN			BIT(1)
	#define DUMMY_RD_DUMMY_RD_SW			BIT(4)
	#define DUMMY_RD_DMYWR_LPRI_EN			BIT(5)
	#define DUMMY_RD_DMY_WR_DBG			BIT(6)
	#define DUMMY_RD_DMY_RD_DBG			BIT(7)
	#define DUMMY_RD_DUMMY_RD_CNT0			BIT(8)
	#define DUMMY_RD_DUMMY_RD_CNT1			BIT(9)
	#define DUMMY_RD_DUMMY_RD_CNT2			BIT(10)
	#define DUMMY_RD_DUMMY_RD_CNT3			BIT(11)
	#define DUMMY_RD_DUMMY_RD_CNT4			BIT(12)
	#define DUMMY_RD_DUMMY_RD_CNT5			BIT(13)
	#define DUMMY_RD_DUMMY_RD_CNT6			BIT(14)
	#define DUMMY_RD_DUMMY_RD_CNT7			BIT(15)
	#define DUMMY_RD_RANK_NUM			GENMASK(17, 16)
	#define DUMMY_RD_DUMMY_RD_EN			BIT(20)
	#define DUMMY_RD_SREF_DMYRD_EN			BIT(21)
	#define DUMMY_RD_DQSG_DMYRD_EN			BIT(22)
	#define DUMMY_RD_DQSG_DMYWR_EN			BIT(23)
	#define DUMMY_RD_DUMMY_RD_PA_OPT		BIT(24)
	#define DUMMY_RD_DMY_RD_RX_TRACK		BIT(25)
#define SHUCTRL						0x000000d4
	#define SHUCTRL_R_SHUFFLE_BLOCK_OPT		GENMASK(1, 0)
	#define SHUCTRL_VRCG_EN				BIT(4)
	#define SHUCTRL_SHU_PHYRST_SEL			BIT(5)
	#define SHUCTRL_DMSHU_CNT			GENMASK(13, 8)
	#define SHUCTRL_R_DRAMC_CHA			BIT(17)
	#define SHUCTRL_R_NEW_SHU_MUX_SPM		BIT(19)
	#define SHUCTRL_R_MPDIV_SHU_GP			GENMASK(22, 20)
	#define SHUCTRL_R_OTHER_SHU_GP			GENMASK(25, 24)
#define SHUCTRL1					0x000000d8
	#define SHUCTRL1_FC_PRDCNT			GENMASK(7, 0)
	#define SHUCTRL1_CKFSPE_PRDCNT			GENMASK(15, 8)
	#define SHUCTRL1_CKFSPX_PRDCNT			GENMASK(23, 16)
	#define SHUCTRL1_VRCGEN_PRDCNT			GENMASK(31, 24)
#define SHUCTRL2					0x000000dc
	#define SHUCTRL2_R_DLL_IDLE			GENMASK(5, 0)
	#define SHUCTRL2_R_DVFS_FSM_CLR			BIT(7)
	#define SHUCTRL2_R_DVFS_SREF_OPT		BIT(8)
	#define SHUCTRL2_R_DVFS_DLL_CHA			BIT(12)
	#define SHUCTRL2_R_GATE_SHU_AHEAD		BIT(13)
	#define SHUCTRL2_R_DVFS_PARK_N			BIT(14)
	#define SHUCTRL2_R_DVFS_OPTION			BIT(15)
	#define SHUCTRL2_SHU_PERIOD_GO_ZERO_CNT		GENMASK(23, 16)
	#define SHUCTRL2_HWSET_WLRL			BIT(24)
	#define SHUCTRL2_MR13_SHU_EN			BIT(25)
	#define SHUCTRL2_R_SHU_RESTORE			BIT(28)
	#define SHUCTRL2_SHU_CLK_MASK			BIT(29)
#define SHUCTRL3					0x000000e0
	#define SHUCTRL3_VRCGDIS_MRSMA			GENMASK(12, 0)
	#define SHUCTRL3_VRCGDISOP			GENMASK(23, 16)
	#define SHUCTRL3_VRCGDIS_PRDCNT			GENMASK(31, 24)
#define STBCAL						0x00000200
	#define STBCAL_PIMASK_RKCHG_OPT			BIT(0)
	#define STBCAL_PIMASK_RKCHG_EXT			GENMASK(3, 1)
	#define STBCAL_STBDLELAST_OPT			BIT(4)
	#define STBCAL_DLLFRZIDLE4XUPD			BIT(5)
	#define STBCAL_FASTDQSG2X			BIT(6)
	#define STBCAL_FASTDQSGUPD			BIT(7)
	#define STBCAL_STBDLELAST_PULSE			GENMASK(11, 8)
	#define STBCAL_STBDLELAST_FILTER		BIT(12)
	#define STBCAL_STBUPDSTP			BIT(13)
	#define STBCAL_CG_RKEN				BIT(14)
	#define STBCAL_STBSTATE_OPT			BIT(15)
	#define STBCAL_PHYVALID_IG			BIT(16)
	#define STBCAL_SREF_DQSGUPD			BIT(17)
	#define STBCAL_STBCNTRST			BIT(18)
	#define STBCAL_RKCHGMASKDIS			BIT(19)
	#define STBCAL_PICGEN				BIT(20)
	#define STBCAL_REFUICHG				BIT(21)
	#define STBCAL_STB_SELPHYCALEN			BIT(22)
	#define STBCAL_STBCAL2R				BIT(23)
	#define STBCAL_STBCALEN				BIT(24)
	#define STBCAL_STBDLYOUT_OPT			BIT(25)
	#define STBCAL_PICHGBLOCK_NORD			BIT(26)
	#define STBCAL_STB_DQIEN_IG			BIT(27)
	#define STBCAL_DQSIENCG_CHG_EN			BIT(28)
	#define STBCAL_DQSIENCG_NORMAL_EN		BIT(29)
	#define STBCAL_DQSIENMODE_SELPH			BIT(30)
	#define STBCAL_DQSIENMODE			BIT(31)
#define STBCAL1						0x00000204
	#define STBCAL1_IORGTIM				GENMASK(3, 0)
	#define STBCAL1_STBCNT_MODESEL			BIT(4)
	#define STBCAL1_STB_PIDLYCG_IG			BIT(5)
	#define STBCAL1_STB_SHIFT_DTCOUT_IG		BIT(6)
	#define STBCAL1_INPUTRXTRACK_BLOCK		BIT(7)
	#define STBCAL1_STB_FLAGCLR			BIT(8)
	#define STBCAL1_STB_DLLFRZ_IG			BIT(9)
	#define STBCAL1_STBENCMPEN			BIT(10)
	#define STBCAL1_STBCNT_LATCH_EN			BIT(11)
	#define STBCAL1_DLLFRZ_MON_PBREF_OPT		BIT(12)
	#define STBCAL1_DLLFRZ_BLOCKLONG		BIT(13)
	#define STBCAL1_DQSERRCNT_DIS			BIT(14)
	#define STBCAL1_STBCNT_SW_RST			BIT(15)
	#define STBCAL1_STBCAL_FILTER			GENMASK(31, 16)
#define EYESCAN						0x0000020c
	#define EYESCAN_REG_SW_RST			BIT(0)
	#define EYESCAN_RG_EX_EYE_SCAN_EN		BIT(1)
	#define EYESCAN_RG_RX_MIOCK_JIT_EN		BIT(2)
	#define EYESCAN_EYESCAN_RD_SEL_OPT		BIT(4)
	#define EYESCAN_EYESCAN_CHK_OPT			BIT(6)
	#define EYESCAN_EYESCAN_TOG_OPT			BIT(7)
	#define EYESCAN_DCBLNCEN			BIT(12)
	#define EYESCAN_DCBLNCINS			BIT(13)
	#define EYESCAN_RX_DQ_EYE_SEL			GENMASK(19, 16)
	#define EYESCAN_EYESCAN_DQ_SYNC_EN		BIT(20)
	#define EYESCAN_EYESCAN_NEW_DQ_SYNC_EN		BIT(21)
	#define EYESCAN_EYESCAN_DQS_SYNC_EN		BIT(22)
	#define EYESCAN_STB_7UI_EN			BIT(27)
	#define EYESCAN_STB_GERRSTOP			BIT(28)
	#define EYESCAN_STB_GERR_RST			BIT(29)
	#define EYESCAN_STB_GERR_B01			BIT(30)
	#define EYESCAN_STB_GERR_B23			BIT(31)
#define DVFSDLL						0x00000210
	#define DVFSDLL_DLL_LOCK_SHU_EN			BIT(0)
	#define DVFSDLL_DLL_IDLE_SHU2			GENMASK(13, 8)
	#define DVFSDLL_DLL_IDLE_SHU3			GENMASK(21, 16)
	#define DVFSDLL_DLL_IDLE_SHU4			GENMASK(29, 24)
#define PRE_TDQSCK1					0x00000218
	#define PRE_TDQSCK1_SW_UP_TX_NOW_CASE		BIT(16)
	#define PRE_TDQSCK1_TXUIPI_CAL_CGAR		BIT(17)
	#define PRE_TDQSCK1_SHU_PRELOAD_TX_START	BIT(18)
	#define PRE_TDQSCK1_SHU_PRELOAD_TX_HW		BIT(19)
	#define PRE_TDQSCK1_TDQSCK_SW_UP_CASE		BIT(23)
	#define PRE_TDQSCK1_TDQSCK_REG_DVFS		BIT(25)
	#define PRE_TDQSCK1_TDQSCK_PRECAL_HW		BIT(26)
	#define PRE_TDQSCK1_TDQSCK_PRECAL_START		BIT(27)
#define IMPCAL						0x0000022c
	#define IMPCAL_IMPCAL_CALI_ENN			BIT(21)
	#define IMPCAL_IMPCAL_CALI_ENP			BIT(22)
	#define IMPCAL_IMPCAL_CALI_EN			BIT(23)
	#define IMPCAL_IMPCAL_IMPPDN			BIT(24)
	#define IMPCAL_IMPCAL_IMPPDP			BIT(25)
	#define IMPCAL_CONF_IMPCAL_NEW_OLD_SL		BIT(26)
	#define IMPCAL_CONF_IMPCAL_CMP_DIREC		GENMASK(28, 27)
	#define IMPCAL_CONF_IMPCAL_SWVALUE_EN		BIT(29)
	#define IMPCAL_IMPCAL_EN			BIT(30)
	#define IMPCAL_IMPCAL_HW			BIT(31)
#define IMPEDAMCE_CTRL1					0x00000230
	#define IMPEDAMCE_CTRL1_DQS1_OFF		GENMASK(9, 0)
	#define IMPEDAMCE_CTRL1_DOS2_OFF		GENMASK(19, 10)
	#define IMPEDAMCE_CTRL1_DQS1_OFF_SUB		GENMASK(29, 28)
	#define IMPEDAMCE_CTRL1_DQS2_OFF_SUB		GENMASK(31, 30)
#define IMPEDAMCE_CTRL2					0x00000234
	#define IMPEDAMCE_CTRL2_DQ1_OFF			GENMASK(9, 0)
	#define IMPEDAMCE_CTRL2_DQ2_OFF			GENMASK(19, 10)
	#define IMPEDAMCE_CTRL2_DQ1_OFF_SUB		GENMASK(25, 24)
	#define IMPEDAMCE_CTRL2_DQ2_OFF_SUB		GENMASK(27, 26)
#define IMPEDAMCE_CTRL3					0x00000238
	#define IMPEDAMCE_CTRL3_CMD2_OFF		GENMASK(9, 0)
	#define IMPEDAMCE_CTRL3_CMD1_OFF		GENMASK(19, 10)
	#define IMPEDAMCE_CTRL3_CMD1_OFF_SUB		GENMASK(29, 28)
	#define IMPEDAMCE_CTRL3_CMD2_OFF_SUB		GENMASK(31, 30)
#define IMPEDAMCE_CTRL4					0x0000023c
	#define IMPEDAMCE_CTRL4_DQC1_OFF		GENMASK(9, 0)
	#define IMPEDAMCE_CTRL4_DQC2_OFF		GENMASK(19, 10)
	#define IMPEDAMCE_CTRL4_DQC1_OFF_SUB		GENMASK(29, 28)
	#define IMPEDAMCE_CTRL4_DQC2_OFF_SUB		GENMASK(31, 30)
#define DRAMC_DBG_SEL1					0x00000240
	#define DRAMC_DBG_SEL1_DEBUG_SEL_0		GENMASK(15, 0)
	#define DRAMC_DBG_SEL1_DEBUG_SEL_1		GENMASK(31, 16)
#define DRAMC_DBG_SEL2					0x00000244
	#define DRAMC_DBG_SEL2_DEBUG_SEL_2		GENMASK(15, 0)
	#define DRAMC_DBG_SEL2_DEBUG_SEL_3		GENMASK(31, 16)
#define RK0_DQSOSC					0x00000300
	#define RK0_DQSOSC_DQS2DQ_FILT_OPT		BIT(29)
	#define RK0_DQSOSC_DQSOSCR_RK0EN		BIT(30)
	#define RK0_DQSOSC_DQSOSC_RK0INTCLR		BIT(31)
#define RK0_DUMMY_RD_WDATA0				0x00000318
	#define RK0_DUMMY_RD_WDATA0_DMY_RD_RK0_WDATA0	GENMASK(31, 0)
#define RK0_DUMMY_RD_WDATA1				0x0000031c
	#define RK0_DUMMY_RD_WDATA1_DMY_RD_RK0_WDATA1	GENMASK(31, 0)
#define RK0_DUMMY_RD_WDATA2				0x00000320
	#define RK0_DUMMY_RD_WDATA2_DMY_RD_RK0_WDATA2	GENMASK(31, 0)
#define RK0_DUMMY_RD_WDATA3				0x00000324
	#define RK0_DUMMY_RD_WDATA3_DMY_RD_RK0_WDATA3	GENMASK(31, 0)
#define RK0_DUMMY_RD_ADR				0x00000328
	#define RK0_DUMMY_RD_ADR_DMY_RD_RK0_ROW_ADR	GENMASK(16, 0)
	#define RK0_DUMMY_RD_ADR_DMY_RD_RK0_COL_ADR	GENMASK(27, 17)
	#define RK0_DUMMY_RD_ADR_DMY_RD_RK0_LEN		GENMASK(31, 28)
#define RK0_DUMMY_RD_BK					0x0000032c
	#define RK0_DUMMY_RD_BK_DMY_RD_RK0_BK		GENMASK(2, 0)
#define DRAMC_KEY9					0x00000330
	#define DRAMC_KEY9_SCRAMBLE0_BOTTOM_ADDR	GENMASK(15, 0)
	#define DRAMC_KEY9_SCRAMBLE0_TOP_ADDR		GENMASK(31, 16)
#define DRAMC_KEY10					0x00000334
	#define DRAMC_KEY10_SCRAMBLE1_BOTTOM_ADDR	GENMASK(15, 0)
	#define DRAMC_KEY10_SCRAMBLE1_TOP_ADDR		GENMASK(31, 16)
#define DRAMC_KEY11					0x00000338
	#define DRAMC_KEY11_SCRAMBLE2_BOTTOM_ADDR	GENMASK(15, 0)
	#define DRAMC_KEY11_SCRAMBLE2_TOP_ADDR		GENMASK(31, 16)
#define DRAMC_KEY12					0x0000033c
	#define DRAMC_KEY12_SCRAMBLE3_TOP_ADDR		GENMASK(31, 16)
#define DRAMC_KEY0					0x00000340
	#define DRAMC_KEY0_KEY0				GENMASK(31, 0)
#define DRAMC_KEY1					0x00000344
	#define DRAMC_KEY1_KEY1				GENMASK(31, 0)
#define DRAMC_KEY2					0x00000348
	#define DRAMC_KEY2_KEY2				GENMASK(31, 0)
#define DRAMC_KEY3					0x0000034c
	#define DRAMC_KEY3_KEY3				GENMASK(31, 0)
#define DRAMC_KEY4					0x00000350
	#define DRAMC_KEY4_KEY4				GENMASK(31, 0)
#define DRAMC_KEY5					0x00000354
	#define DRAMC_KEY5_KEY5				GENMASK(31, 0)
#define DRAMC_KEY6					0x00000358
	#define DRAMC_KEY6_KEY6				GENMASK(31, 0)
#define DRAMC_KEY7					0x0000035c
	#define DRAMC_KEY7_KEY7				GENMASK(31, 0)
#define DRAMC_KEY8					0x00000c08
	#define DRAMC_KEY8_SCARMBLE_ADDR0_EN		BIT(0)
	#define DRAMC_KEY8_SCARMBLE_ADDR0_TYPE		BIT(2)
	#define DRAMC_KEY8_SCARMBLE_ADDR1_EN		BIT(4)
	#define DRAMC_KEY8_SCARMBLE_ADDR1_TYPE		BIT(6)
	#define DRAMC_KEY8_SCARMBLE_ADDR2_EN		BIT(8)
	#define DRAMC_KEY8_SCARMBLE_ADDR2_TYPE		BIT(10)
	#define DRAMC_KEY8_DDR_TYPE 			BIT(16)
	#define DRAMC_SCRAMBLE_EX32_EN 			BIT(17)
	#define DRAMC_SCRAMBLE_LP4_BL32_EN 		BIT(18)
	#define DRAMC_SCRAMBLE_RETURN_HUSKY_EN		BIT(19)
	#define DRAMC_KEY8_SCRAMBLE_EN			BIT(24)
#define RK1_DUMMY_RD_WDATA0				0x00000418
	#define RK1_DUMMY_RD_WDATA0_DMY_RD_RK1_WDATA0	GENMASK(31, 0)
#define RK1_DUMMY_RD_WDATA1				0x0000041c
	#define RK1_DUMMY_RD_WDATA1_DMY_RD_RK1_WDATA1	GENMASK(31, 0)
#define RK1_DUMMY_RD_WDATA2				0x00000420
	#define RK1_DUMMY_RD_WDATA2_DMY_RD_RK1_WDATA2	GENMASK(31, 0)
#define RK1_DUMMY_RD_WDATA3				0x00000424
	#define RK1_DUMMY_RD_WDATA3_DMY_RD_RK1_WDATA3	GENMASK(31, 0)
#define RK1_DUMMY_RD_ADR				0x00000428
	#define RK1_DUMMY_RD_ADR_DMY_RD_RK1_ROW_ADR	GENMASK(16, 0)
	#define RK1_DUMMY_RD_ADR_DMY_RD_RK1_COL_ADR	GENMASK(27, 17)
	#define RK1_DUMMY_RD_ADR_DMY_RD_RK1_LEN		GENMASK(31, 28)
#define RK1_DUMMY_RD_BK					0x0000042c
	#define RK1_DUMMY_RD_BK_DMY_RD_RK1_BK		GENMASK(2, 0)
#define SHU_ACTIM0					0x00000800
	#define SHU_ACTIM0_TWTR				GENMASK(3, 0)
	#define SHU_ACTIM0_TWR				GENMASK(12, 8)
	#define SHU_ACTIM0_TRRD				GENMASK(18, 16)
	#define SHU_ACTIM0_TRCD				GENMASK(27, 24)
#define SHU_ACTIM1					0x00000804
	#define SHU_ACTIM1_TRPAB			GENMASK(2, 0)
	#define SHU_ACTIM1_TRP				GENMASK(11, 8)
	#define SHU_ACTIM1_TRAS				GENMASK(19, 16)
	#define SHU_ACTIM1_TRC				GENMASK(28, 24)
#define SHU_ACTIM2					0x00000808
	#define SHU_ACTIM2_TXP				GENMASK(2, 0)
	#define SHU_ACTIM2_TRTP				GENMASK(10, 8)
	#define SHU_ACTIM2_TR2W				GENMASK(19, 16)
	#define SHU_ACTIM2_TFAW				GENMASK(28, 24)
#define SHU_ACTIM3					0x0000080c
	#define SHU_ACTIM3_TRFCPB			GENMASK(7, 0)
	#define SHU_ACTIM3_TRFC				GENMASK(23, 16)
	#define SHU_ACTIM3_REFCNT			GENMASK(31, 24)
#define SHU_ACTIM4					0x00000810
	#define SHU_ACTIM4_TXREFCNT			GENMASK(9, 0)
	#define SHU_ACTIM4_REFCNT_FR_CLK		GENMASK(23, 16)
	#define SHU_ACTIM4_TZQCS			GENMASK(31, 24)
#define SHU_ACTIM5					0x00000814
	#define SHU_ACTIM5_TR2PD			GENMASK(4, 0)
	#define SHU_ACTIM5_TWTPD			GENMASK(12, 8)
	#define SHU_ACTIM5_TMRR2W			GENMASK(27, 24)
#define SHU_ACTIM6					0x00000818
	#define SHU_ACTIM6_BGTCCD			GENMASK(1, 0)
	#define SHU_ACTIM6_BGTWTR			GENMASK(7, 4)
	#define SHU_ACTIM6_TWRMPR			GENMASK(11, 8)
	#define SHU_ACTIM6_BGTRRD			GENMASK(14, 12)
	#define SHU_ACTIM6_TCCDL5			BIT(15)
	#define SHU_ACTIM6_BGARB			BIT(16)
	#define SHU_ACTIM6_DDR4CMD01X			BIT(17)
#define SHU_ACTIM_XRT					0x0000081c
	#define SHU_ACTIM_XRT_XRTR2R			GENMASK(3, 0)
	#define SHU_ACTIM_XRT_XRTR2W			GENMASK(11, 8)
	#define SHU_ACTIM_XRT_XRTW2R			GENMASK(18, 16)
	#define SHU_ACTIM_XRT_XRTW2W			GENMASK(27, 24)
#define SHU_AC_TIME_05T					0x00000820
	#define SHU_AC_TIME_05T_TRC_05T			BIT(0)
	#define SHU_AC_TIME_05T_TRFCPB_05T		BIT(1)
	#define SHU_AC_TIME_05T_TRFC_05T		BIT(2)
	#define SHU_AC_TIME_05T_TXP_05T			BIT(4)
	#define SHU_AC_TIME_05T_TRTP_05T		BIT(5)
	#define SHU_AC_TIME_05T_TRCD_05T		BIT(6)
	#define SHU_AC_TIME_05T_TRP_05T			BIT(7)
	#define SHU_AC_TIME_05T_TRPAB_05T		BIT(8)
	#define SHU_AC_TIME_05T_TRAS_05T		BIT(9)
	#define SHU_AC_TIME_05T_TWR_M05T		BIT(10)
	#define SHU_AC_TIME_05T_TRRD_05T		BIT(12)
	#define SHU_AC_TIME_05T_TFAW_05T		BIT(13)
	#define SHU_AC_TIME_05T_TR2PD_05T		BIT(15)
	#define SHU_AC_TIME_05T_TWTPD_M05T		BIT(16)
	#define SHU_AC_TIME_05T_BGTCCD_05T		BIT(22)
	#define SHU_AC_TIME_05T_BGTWTR_05T		BIT(23)
	#define SHU_AC_TIME_05T_TR2W_05T		BIT(24)
	#define SHU_AC_TIME_05T_TWTR_M05T		BIT(25)
	#define SHU_AC_TIME_05T_XRTR2W_05T		BIT(26)
	#define SHU_AC_TIME_05T_XRTW2R_M05T		BIT(27)
#define SHU_AC_DERATING0				0x00000824
	#define SHU_AC_DERATING0_ACDERATEEN		BIT(0)
	#define SHU_AC_DERATING0_TRRD_DERATE		GENMASK(18, 16)
	#define SHU_AC_DERATING0_TRCD_DERATE		GENMASK(27, 24)
#define SHU_AC_DERATING1				0x00000828
	#define SHU_AC_DERATING1_TRPAB_DERATE		GENMASK(2, 0)
	#define SHU_AC_DERATING1_TRP_DERATE		GENMASK(11, 8)
	#define SHU_AC_DERATING1_TRAS_DERATE		GENMASK(19, 16)
	#define SHU_AC_DERATING1_TRC_DERATE		GENMASK(28, 24)
#define SHU_AC_DERATING_05T				0x00000830
	#define SHU_AC_DERATING_05T_TRC_05T_DERATE	BIT(0)
	#define SHU_AC_DERATING_05T_TRCD_05T_DERATE	BIT(6)
	#define SHU_AC_DERATING_05T_TRP_05T_DERATE	BIT(7)
	#define SHU_AC_DERATING_05T_TRPAB_05T_DERATE	BIT(8)
	#define SHU_AC_DERATING_05T_TRAS_05T_DERATE	BIT(9)
	#define SHU_AC_DERATING_05T_TRRD_05T_DERATE	BIT(12)
#define SHU_CONF0					0x00000840
	#define SHU_CONF0_DMPGTIM			GENMASK(5, 0)
	#define SHU_CONF0_ADVREFEN			BIT(6)
	#define SHU_CONF0_ADVPREEN			BIT(7)
	#define SHU_CONF0_TRFCPBIG			BIT(9)
	#define SHU_CONF0_REFTHD			GENMASK(15, 12)
	#define SHU_CONF0_REQQUE_DEPTH			GENMASK(19, 16)
	#define SHU_CONF0_FREQDIV4			BIT(24)
	#define SHU_CONF0_FDIV2				BIT(25)
	#define SHU_CONF0_CL2				BIT(27)
	#define SHU_CONF0_BL2				BIT(28)
	#define SHU_CONF0_BL4				BIT(29)
	#define SHU_CONF0_MATYPE			GENMASK(31, 30)
#define SHU_CONF1					0x00000844
	#define SHU_CONF1_DATLAT			GENMASK(4, 0)
	#define SHU_CONF1_DATLAT_DSEL			GENMASK(12, 8)
	#define SHU_CONF1_REFBW_FR			GENMASK(25, 16)
	#define SHU_CONF1_DATLAT_DSEL_PHY		GENMASK(30, 26)
	#define SHU_CONF1_TREFBWIG			BIT(31)
#define SHU_CONF2					0x00000848
	#define SHU_CONF2_TCMDO1LAT			GENMASK(7, 0)
	#define SHU_CONF2_FSPCHG_PRDCNT			GENMASK(15, 8)
	#define SHU_CONF2_DCMDLYREF			GENMASK(18, 16)
	#define SHU_CONF2_DQCMD				BIT(25)
	#define SHU_CONF2_DQ16COM1			BIT(26)
	#define SHU_CONF2_RA15TOCS1			BIT(27)
	#define SHU_CONF2_WPRE2T			BIT(28)
	#define SHU_CONF2_FASTWAKE2			BIT(29)
	#define SHU_CONF2_DAREFEN			BIT(30)
	#define SHU_CONF2_FASTWAKE			BIT(31)
#define SHU_CONF3					0x0000084c
	#define SHU_CONF3_ZQCSCNT			GENMASK(8, 0)
	#define SHU_CONF3_REFRCNT			GENMASK(24, 16)
#define SHU_CONF4					0x00000850
	#define SHU_CONF4_DATLAT_RK1			GENMASK(4, 0)
	#define SHU_CONF4_DATLAT_DSEL_RK1		GENMASK(12, 8)
	#define SHU_CONF4_DATLAT_RK2			GENMASK(20, 16)
	#define SHU_CONF4_DATLAT_DSEL_RK2		GENMASK(28, 24)
	#define SHU_CONF4_DATLAT_OPT			BIT(31)
#define SHU_RANKCTL					0x00000858
	#define SHU_RANKCTL_DMSTBLAT			GENMASK(1, 0)
	#define SHU_RANKCTL_PICGLAT			GENMASK(6, 4)
	#define SHU_RANKCTL_DQSG_MODE			BIT(8)
	#define SHU_RANKCTL_TXRANKINCTL			GENMASK(15, 12)
	#define SHU_RANKCTL_TXRANKINCTL_ROOT		GENMASK(19, 16)
	#define SHU_RANKCTL_RANKINCTL			GENMASK(23, 20)
	#define SHU_RANKCTL_RANKINCTL_ROOT1		GENMASK(27, 24)
	#define SHU_RANKCTL_RANKINCTL_PHY		GENMASK(31, 28)
#define SHU_CKECTRL					0x0000085c
	#define SHU_CKECTRL_CMDCKE			GENMASK(18, 16)
	#define SHU_CKECTRL_CKEPRD			GENMASK(22, 20)
	#define SHU_CKECTRL_TCKESRX			GENMASK(25, 24)
	#define SHU_CKECTRL_SREF_CK_DLY			GENMASK(29, 28)
#define SHU_ODTCTRL					0x00000860
	#define SHU_ODTCTRL_ROEN			BIT(0)
	#define SHU_ODTCTRL_WOEN			BIT(1)
	#define SHU_ODTCTRL_RODT			GENMASK(7, 4)
	#define SHU_ODTCTRL_TWODT			GENMASK(22, 16)
	#define SHU_ODTCTRL_FIXRODT			BIT(27)
	#define SHU_ODTCTRL_RODTE2			BIT(30)
	#define SHU_ODTCTRL_RODTE			BIT(31)
#define SHU_IMPCAL1					0x00000864
	#define SHU_IMPCAL1_IMPCAL_CHKCYCLE		GENMASK(2, 0)
	#define SHU_IMPCAL1_IMPDRVP			GENMASK(8, 4)
	#define SHU_IMPCAL1_IMPDRVN			GENMASK(15, 11)
	#define SHU_IMPCAL1_IMPCAL_CALEN_CYCLE		GENMASK(19, 17)
	#define SHU_IMPCAL1_IMPCALCNT			GENMASK(27, 20)
	#define SHU_IMPCAL1_IMPCAL_CALICNT		GENMASK(31, 28)
#define SHU1_DQSOSC_PRD					0x00000868
	#define SHU1_DQSOSC_PRD_DQSOSC_PRDCNT		GENMASK(9, 0)
	#define SHU1_DQSOSC_PRD_DQSOSCTHRD_INC		GENMASK(23, 16)
	#define SHU1_DQSOSC_PRD_DQSOSCTHRD_DEC		GENMASK(31, 24)
#define SHU_DQSOSCR					0x0000086c
	#define SHU_DQSOSCR_DQSOSCRCNT			GENMASK(7, 0)
	#define SHU_DQSOSCR_DQSOSC_DELTA		GENMASK(31, 16)
#define SHU_DQSOSCR2					0x00000870
	#define SHU_DQSOSCR2_DQSOSCENCNT		GENMASK(8, 0)
	#define SHU_DQSOSCR2_DQSOSC_ADV_SEL		GENMASK(17, 16)
#define SHU_RODTENSTB					0x00000874
	#define SHU_RODTENSTB_RODTEN_MCK_MODESEL	BIT(0)
	#define SHU_RODTENSTB_RODTENSTB_OFFSET		GENMASK(7, 2)
	#define SHU_RODTENSTB_RODTENSTB_EXT		GENMASK(15, 8)
#define SHU_PIPE					0x00000878
	#define SHU_PIPE_PHYRXPIPE1			BIT(0)
	#define SHU_PIPE_PHYRXPIPE2			BIT(1)
	#define SHU_PIPE_PHYRXPIPE3			BIT(2)
	#define SHU_PIPE_PHYRXRDSLPIPE1			BIT(4)
	#define SHU_PIPE_PHYRXRDSLPIPE2			BIT(5)
	#define SHU_PIPE_PHYRXRDSLPIPE3			BIT(6)
	#define SHU_PIPE_PHYPIPE3EN			BIT(8)
	#define SHU_PIPE_PHYPIPE2EN			BIT(9)
	#define SHU_PIPE_PHYPIPE1EN			BIT(10)
	#define SHU_PIPE_DLE_LAST_EXTEND3		BIT(26)
	#define SHU_PIPE_READ_START_EXTEND3		BIT(27)
	#define SHU_PIPE_DLE_LAST_EXTEND2		BIT(28)
	#define SHU_PIPE_READ_START_EXTEND2		BIT(29)
	#define SHU_PIPE_DLE_LAST_EXTEND1		BIT(30)
	#define SHU_PIPE_READ_START_EXTEND1		BIT(31)
#define SHU_TEST1					0x0000087c
	#define SHU_TEST1_LATNORMPOP			GENMASK(12, 8)
	#define SHU_TEST1_DQSICALBLCOK_CNT		GENMASK(22, 20)
	#define SHU_TEST1_DQSICALI_NEW			BIT(23)
#define SHU_SELPH_CA1					0x00000880
	#define SHU_SELPH_CA1_TXDLY_CS			GENMASK(2, 0)
	#define SHU_SELPH_CA1_TXDLY_CKE			GENMASK(6, 4)
	#define SHU_SELPH_CA1_TXDLY_ODT			GENMASK(10, 8)
	#define SHU_SELPH_CA1_TXDLY_RESET		GENMASK(14, 12)
	#define SHU_SELPH_CA1_TXDLY_WE			GENMASK(18, 16)
	#define SHU_SELPH_CA1_TXDLY_CAS			GENMASK(22, 20)
	#define SHU_SELPH_CA1_TXDLY_RAS			GENMASK(26, 24)
	#define SHU_SELPH_CA1_TXDLY_CS1			GENMASK(30, 28)
#define SHU_SELPH_CA2					0x00000884
	#define SHU_SELPH_CA2_TXDLY_BA0			GENMASK(2, 0)
	#define SHU_SELPH_CA2_TXDLY_BA1			GENMASK(6, 4)
	#define SHU_SELPH_CA2_TXDLY_BA2			GENMASK(10, 8)
	#define SHU_SELPH_CA2_TXDLY_CMD			GENMASK(18, 16)
	#define SHU_SELPH_CA2_TXDLY_CKE1		GENMASK(26, 24)
#define SHU_SELPH_CA3					0x00000888
	#define SHU_SELPH_CA3_TXDLY_RA0			GENMASK(2, 0)
	#define SHU_SELPH_CA3_TXDLY_RA1			GENMASK(6, 4)
	#define SHU_SELPH_CA3_TXDLY_RA2			GENMASK(10, 8)
	#define SHU_SELPH_CA3_TXDLY_RA3			GENMASK(14, 12)
	#define SHU_SELPH_CA3_TXDLY_RA4			GENMASK(18, 16)
	#define SHU_SELPH_CA3_TXDLY_RA5			GENMASK(22, 20)
	#define SHU_SELPH_CA3_TXDLY_RA6			GENMASK(26, 24)
	#define SHU_SELPH_CA3_TXDLY_RA7			GENMASK(30, 28)
#define SHU_SELPH_CA4					0x0000088c
	#define SHU_SELPH_CA4_TXDLY_RA8			GENMASK(2, 0)
	#define SHU_SELPH_CA4_TXDLY_RA9			GENMASK(6, 4)
	#define SHU_SELPH_CA4_TXDLY_RA10		GENMASK(10, 8)
	#define SHU_SELPH_CA4_TXDLY_RA11		GENMASK(14, 12)
	#define SHU_SELPH_CA4_TXDLY_RA12		GENMASK(18, 16)
	#define SHU_SELPH_CA4_TXDLY_RA13		GENMASK(22, 20)
	#define SHU_SELPH_CA4_TXDLY_RA14		GENMASK(26, 24)
	#define SHU_SELPH_CA4_TXDLY_RA15		GENMASK(30, 28)
#define SHU_SELPH_CA5					0x00000890
	#define SHU_SELPH_CA5_DLY_CS			GENMASK(2, 0)
	#define SHU_SELPH_CA5_DLY_CKE			GENMASK(6, 4)
	#define SHU_SELPH_CA5_DLY_ODT			GENMASK(10, 8)
	#define SHU_SELPH_CA5_DLY_RESET			GENMASK(14, 12)
	#define SHU_SELPH_CA5_DLY_WE			GENMASK(18, 16)
	#define SHU_SELPH_CA5_DLY_CAS			GENMASK(22, 20)
	#define SHU_SELPH_CA5_DLY_RAS			GENMASK(26, 24)
	#define SHU_SELPH_CA5_DLY_CS1			GENMASK(30, 28)
#define SHU_SELPH_CA6					0x00000894
	#define SHU_SELPH_CA6_DLY_BA0			GENMASK(2, 0)
	#define SHU_SELPH_CA6_DLY_BA1			GENMASK(6, 4)
	#define SHU_SELPH_CA6_DLY_BA2			GENMASK(10, 8)
	#define SHU_SELPH_CA6_DLY_CMD			GENMASK(18, 16)
	#define SHU_SELPH_CA6_DLY_CKE1			GENMASK(26, 24)
#define SHU_SELPH_CA7					0x00000898
	#define SHU_SELPH_CA7_DLY_RA0			GENMASK(2, 0)
	#define SHU_SELPH_CA7_DLY_RA1			GENMASK(6, 4)
	#define SHU_SELPH_CA7_DLY_RA2			GENMASK(10, 8)
	#define SHU_SELPH_CA7_DLY_RA3			GENMASK(14, 12)
	#define SHU_SELPH_CA7_DLY_RA4			GENMASK(18, 16)
	#define SHU_SELPH_CA7_DLY_RA5			GENMASK(22, 20)
	#define SHU_SELPH_CA7_DLY_RA6			GENMASK(26, 24)
	#define SHU_SELPH_CA7_DLY_RA7			GENMASK(30, 28)
#define SHU_SELPH_CA8					0x0000089c
	#define SHU_SELPH_CA8_DLY_RA8			GENMASK(2, 0)
	#define SHU_SELPH_CA8_DLY_RA9			GENMASK(6, 4)
	#define SHU_SELPH_CA8_DLY_RA10			GENMASK(10, 8)
	#define SHU_SELPH_CA8_DLY_RA11			GENMASK(14, 12)
	#define SHU_SELPH_CA8_DLY_RA12			GENMASK(18, 16)
	#define SHU_SELPH_CA8_DLY_RA13			GENMASK(22, 20)
	#define SHU_SELPH_CA8_DLY_RA14			GENMASK(26, 24)
	#define SHU_SELPH_CA8_DLY_RA15			GENMASK(30, 28)
#define SHU_SELPH_DQS0					0x000008a0
	#define SHU_SELPH_DQS0_TXDLY_DQS0		GENMASK(2, 0)
	#define SHU_SELPH_DQS0_TXDLY_DQS1		GENMASK(6, 4)
	#define SHU_SELPH_DQS0_TXDLY_DQS2		GENMASK(10, 8)
	#define SHU_SELPH_DQS0_TXDLY_DQS3		GENMASK(14, 12)
	#define SHU_SELPH_DQS0_TXDLY_OEN_DQS0		GENMASK(18, 16)
	#define SHU_SELPH_DQS0_TXDLY_OEN_DQS1		GENMASK(22, 20)
	#define SHU_SELPH_DQS0_TXDLY_OEN_DQS2		GENMASK(26, 24)
	#define SHU_SELPH_DQS0_TXDLY_OEN_DQS3		GENMASK(30, 28)
#define SHU_SELPH_DQS1					0x000008a4
	#define SHU_SELPH_DQS1_DLY_DQS0			GENMASK(2, 0)
	#define SHU_SELPH_DQS1_DLY_DQS1			GENMASK(6, 4)
	#define SHU_SELPH_DQS1_DLY_DQS2			GENMASK(10, 8)
	#define SHU_SELPH_DQS1_DLY_DQS3			GENMASK(14, 12)
	#define SHU_SELPH_DQS1_DLY_OEN_DQS0		GENMASK(18, 16)
	#define SHU_SELPH_DQS1_DLY_OEN_DQS1		GENMASK(22, 20)
	#define SHU_SELPH_DQS1_DLY_OEN_DQS2		GENMASK(26, 24)
	#define SHU_SELPH_DQS1_DLY_OEN_DQS3		GENMASK(30, 28)
#define SHU1_DRVING1					0x000008a8
	#define SHU1_DRVING1_DQDRV2			GENMASK(9, 0)
	#define SHU1_DRVING1_DQSDRV1			GENMASK(19, 10)
	#define SHU1_DRVING1_DQSDRV2			GENMASK(29, 20)
#define SHU1_DRVING2					0x000008ac
	#define SHU1_DRVING2_CMDDRV1			GENMASK(9, 0)
	#define SHU1_DRVING2_CMDDRV2			GENMASK(19, 10)
	#define SHU1_DRVING2_DQDRV1			GENMASK(29, 20)
#define SHU1_DRVING3					0x000008b0
	#define SHU1_DRVING3_DQODT2			GENMASK(9, 0)
	#define SHU1_DRVING3_DQSODT1			GENMASK(19, 10)
	#define SHU1_DRVING3_DQSODT2			GENMASK(29, 20)
#define SHU1_DRVING4					0x000008b4
	#define SHU1_DRVING4_CMDODT1			GENMASK(9, 0)
	#define SHU1_DRVING4_CMDODT2			GENMASK(19, 10)
	#define SHU1_DRVING4_DQODT1			GENMASK(29, 20)
#define SHU1_DRVING5					0x000008b8
	#define SHU1_DRVING5_DQCODT2			GENMASK(9, 0)
	#define SHU1_DRVING5_DQCDRV1			GENMASK(19, 10)
	#define SHU1_DRVING5_DQCDRV2			GENMASK(29, 20)
#define SHU1_DRVING6					0x000008bc
	#define SHU1_DRVING6_DQCODT1			GENMASK(29, 20)
#define SHU1_WODT					0x000008c0
	#define SHU1_WODT_DISWODT			GENMASK(2, 0)
	#define SHU1_WODT_WODTFIX			BIT(3)
	#define SHU1_WODT_WODTFIXOFF			BIT(4)
	#define SHU1_WODT_DISWODTE			BIT(5)
	#define SHU1_WODT_DISWODTE2			BIT(6)
	#define SHU1_WODT_WODTPDEN			BIT(7)
	#define SHU1_WODT_DQOE_CNT			GENMASK(10, 8)
	#define SHU1_WODT_DQOE_OPT			BIT(11)
	#define SHU1_WODT_TXUPD_SEL			GENMASK(13, 12)
	#define SHU1_WODT_TXUPD_W2R_SEL			GENMASK(15, 14)
	#define SHU1_WODT_DBIWR				BIT(29)
	#define SHU1_WODT_TWPSTEXT			BIT(30)
	#define SHU1_WODT_WPST2T			BIT(31)
#define SHU1_DQSG					0x000008c4
	#define SHU1_DQSG_DLLFRZRFCOPT			GENMASK(1, 0)
	#define SHU1_DQSG_DLLFRZWROPT			GENMASK(5, 4)
	#define SHU1_DQSG_R_RSTBCNT_LATCH_OPT		GENMASK(10, 8)
	#define SHU1_DQSG_STB_UPDMASK_EN		BIT(11)
	#define SHU1_DQSG_STB_UPDMASKCYC		GENMASK(15, 12)
#define SHU_SCINTV					0x000008c8
	#define SHU_SCINTV_ODTREN			BIT(0)
	#define SHU_SCINTV_TZQLAT			GENMASK(5, 1)
	#define SHU_SCINTV_SCINTV			GENMASK(10, 6)
	#define SHU_SCINTV_RDDQC_INTV			GENMASK(12, 11)
	#define SHU_SCINTV_MRW_INTV			GENMASK(17, 13)
	#define SHU_SCINTV_DQS2DQ_SHU_PITHRD		GENMASK(23, 18)
	#define SHU_SCINTV_DQS2DQ_FILT_PITHRD		GENMASK(29, 24)
#define SHU_MISC					0x000008cc
	#define SHU_MISC_REQQUE_MAXCNT			GENMASK(3, 0)
	#define SHU_MISC_CKEHCMD			GENMASK(5, 4)
	#define SHU_MISC_NORMPOP_LEN			GENMASK(10, 8)
#define SHU_HWSET_MR2					0x000008d4
	#define SHU_HWSET_MR2_HWSET_MR2_MRSMA		GENMASK(12, 0)
	#define SHU_HWSET_MR2_HWSET_MR2_OP		GENMASK(23, 16)
#define SHU_HWSET_MR13					0x000008d8
	#define SHU_HWSET_MR13_HWSET_MR13_MRSMA		GENMASK(12, 0)
	#define SHU_HWSET_MR13_HWSET_MR13_OP		GENMASK(23, 16)
#define SHU_HWSET_VRCG					0x000008dc
	#define SHU_HWSET_VRCG_HWSET_VRCG_MRSMA		GENMASK(12, 0)
	#define SHU_HWSET_VRCG_HWSET_VRCG_OP		GENMASK(23, 16)
#define SHURK0_DQSCTL					0x00000a00
	#define SHURK0_DQSCTL_DQSINCTL			GENMASK(3, 0)
#define SHURK0_DQSIEN					0x00000a04
	#define SHURK0_DQSIEN_R0DQSIEN0DLY		GENMASK(6, 0)
	#define SHURK0_DQSIEN_R0DQSIEN1DLY		GENMASK(14, 8)
	#define SHURK0_DQSIEN_R0DQSIEN2DLY		GENMASK(22, 16)
	#define SHURK0_DQSIEN_R0DQSIEN3DLY		GENMASK(30, 24)
#define SHURK0_DQSCAL					0x00000a08
	#define SHURK0_DQSCAL_R0DQSIENLLMT		GENMASK(6, 0)
	#define SHURK0_DQSCAL_R0DQSIENLLMTEN		BIT(7)
	#define SHURK0_DQSCAL_R0DQSIENHLMT		GENMASK(14, 8)
	#define SHURK0_DQSCAL_R0DQSIENHLMTEN		BIT(15)
#define SHU1RK0_PI					0x00000a0c
	#define SHU1RK0_PI_RK0_ARPI_DQ_B1		GENMASK(5, 0)
	#define SHU1RK0_PI_RK0_ARPI_DQ_B0		GENMASK(13, 8)
	#define SHU1RK0_PI_RK0_ARPI_DQM_B1		GENMASK(21, 16)
	#define SHU1RK0_PI_RK0_ARPI_DQM_B0		GENMASK(29, 24)
#define SHU1RK0_DQSOSC					0x00000a10
	#define SHU1RK0_DQSOSC_DQSOSC_BASE_RK0		GENMASK(15, 0)
	#define SHU1RK0_DQSOSC_DQSOSC_BASE_RK0_B1	GENMASK(31, 16)
#define SHURK0_SELPH_ODTEN0				0x00000a1c
	#define SHURK0_SELPH_ODTEN0_TXDLY_B0_RODTEN	GENMASK(2, 0)
	#define SHURK0_SELPH_ODTEN0_TX_DLY_RANK_MCK	GENMASK(6, 4)
	#define SHURK0_SELPH_ODTEN0_TXDLY_B1_RODTEN	GENMASK(10, 8)
	#define SHURK0_SELPH_ODTEN0_TXDLY_B1_RODTEN_P1	GENMASK(14, 12)
	#define SHURK0_SELPH_ODTEN0_TXDLY_B2_RODTEN	GENMASK(18, 16)
	#define SHURK0_SELPH_ODTEN0_TXDLY_B2_RODTEN_P1	GENMASK(22, 20)
	#define SHURK0_SELPH_ODTEN0_TXDLY_B3_RODTEN	GENMASK(26, 24)
	#define SHURK0_SELPH_ODTEN0_TXDLY_B3_RODTEN_P1	GENMASK(30, 28)
#define SHURK0_SELPH_ODTEN1				0x00000a20
	#define SHURK0_SELPH_ODTEN1_DLY_B0_RODTEN	GENMASK(2, 0)
	#define SHURK0_SELPH_ODTEN1_DLY_RANK		GENMASK(6, 4)
	#define SHURK0_SELPH_ODTEN1_DLY_B1_RODTEN	GENMASK(10, 8)
	#define SHURK0_SELPH_ODTEN1_DLY_B1_RODTEN_P1	GENMASK(14, 12)
	#define SHURK0_SELPH_ODTEN1_DLY_B2_RODTEN	GENMASK(18, 16)
	#define SHURK0_SELPH_ODTEN1_DLY_B2_RODTEN_P1	GENMASK(22, 20)
	#define SHURK0_SELPH_ODTEN1_DLY_B3_RODTEN	GENMASK(26, 24)
	#define SHURK0_SELPH_ODTEN1_DLY_B3_RODTEN_P1	GENMASK(30, 28)
#define SHURK0_SELPH_DQSG0				0x00000a24
	#define SHURK0_SELPH_DQSG0_TX_DLY_DQS0_GATED	GENMASK(2, 0)
	#define SHURK0_SELPH_DQSG0_TX_DLY_DQS0_GATED_P1	GENMASK(6, 4)
	#define SHURK0_SELPH_DQSG0_TX_DLY_DQS1_GATED	GENMASK(10, 8)
	#define SHURK0_SELPH_DQSG0_TX_DLY_DQS1_GATED_P1	GENMASK(14, 12)
	#define SHURK0_SELPH_DQSG0_TX_DLY_DQS2_GATED	GENMASK(18, 16)
	#define SHURK0_SELPH_DQSG0_TX_DLY_DQS2_GATED_P1	GENMASK(22, 20)
	#define SHURK0_SELPH_DQSG0_TX_DLY_DQS3_GATED	GENMASK(26, 24)
	#define SHURK0_SELPH_DQSG0_TX_DLY_DQS3_GATED_P1	GENMASK(30, 28)
#define SHURK0_SELPH_DQSG1				0x00000a28
	#define SHURK0_SELPH_DQSG1_REG_DLY_DQS0_GATED	GENMASK(2, 0)
	#define SHURK0_SELPH_DQSG1_REG_DLY_DQS0_GATED_P1	GENMASK(6, 4)
	#define SHURK0_SELPH_DQSG1_REG_DLY_DQS1_GATED	GENMASK(10, 8)
	#define SHURK0_SELPH_DQSG1_REG_DLY_DQS1_GATED_P1	GENMASK(14, 12)
	#define SHURK0_SELPH_DQSG1_REG_DLY_DQS2_GATED	GENMASK(18, 16)
	#define SHURK0_SELPH_DQSG1_REG_DLY_DQS2_GATED_P1	GENMASK(22, 20)
	#define SHURK0_SELPH_DQSG1_REG_DLY_DQS3_GATED	GENMASK(26, 24)
	#define SHURK0_SELPH_DQSG1_REG_DLY_DQS3_GATED_P1	GENMASK(30, 28)
#define SHURK0_SELPH_DQ0				0x00000a2c
	#define SHURK0_SELPH_DQ0_TXDLY_DQ0		GENMASK(2, 0)
	#define SHURK0_SELPH_DQ0_TXDLY_DQ1		GENMASK(6, 4)
	#define SHURK0_SELPH_DQ0_TXDLY_DQ2		GENMASK(10, 8)
	#define SHURK0_SELPH_DQ0_TXDLY_DQ3		GENMASK(14, 12)
	#define SHURK0_SELPH_DQ0_TXDLY_OEN_DQ0		GENMASK(18, 16)
	#define SHURK0_SELPH_DQ0_TXDLY_OEN_DQ1		GENMASK(22, 20)
	#define SHURK0_SELPH_DQ0_TXDLY_OEN_DQ2		GENMASK(26, 24)
	#define SHURK0_SELPH_DQ0_TXDLY_OEN_DQ3		GENMASK(30, 28)
#define SHURK0_SELPH_DQ1				0x00000a30
	#define SHURK0_SELPH_DQ1_TXDLY_DQM0		GENMASK(2, 0)
	#define SHURK0_SELPH_DQ1_TXDLY_DQM1		GENMASK(6, 4)
	#define SHURK0_SELPH_DQ1_TXDLY_DQM2		GENMASK(10, 8)
	#define SHURK0_SELPH_DQ1_TXDLY_DQM3		GENMASK(14, 12)
	#define SHURK0_SELPH_DQ1_TXDLY_OEN_DQM0		GENMASK(18, 16)
	#define SHURK0_SELPH_DQ1_TXDLY_OEN_DQM1		GENMASK(22, 20)
	#define SHURK0_SELPH_DQ1_TXDLY_OEN_DQM2		GENMASK(26, 24)
	#define SHURK0_SELPH_DQ1_TXDLY_OEN_DQM3		GENMASK(30, 28)
#define SHURK0_SELPH_DQ2				0x00000a34
	#define SHURK0_SELPH_DQ2_DLY_DQ0		GENMASK(2, 0)
	#define SHURK0_SELPH_DQ2_DLY_DQ1		GENMASK(6, 4)
	#define SHURK0_SELPH_DQ2_DLY_DQ2		GENMASK(10, 8)
	#define SHURK0_SELPH_DQ2_DLY_DQ3		GENMASK(14, 12)
	#define SHURK0_SELPH_DQ2_DLY_OEN_DQ0		GENMASK(18, 16)
	#define SHURK0_SELPH_DQ2_DLY_OEN_DQ1		GENMASK(22, 20)
	#define SHURK0_SELPH_DQ2_DLY_OEN_DQ2		GENMASK(26, 24)
	#define SHURK0_SELPH_DQ2_DLY_OEN_DQ3		GENMASK(30, 28)
#define SHURK0_SELPH_DQ3				0x00000a38
	#define SHURK0_SELPH_DQ3_DLY_DQM0		GENMASK(2, 0)
	#define SHURK0_SELPH_DQ3_DLY_DQM1		GENMASK(6, 4)
	#define SHURK0_SELPH_DQ3_DLY_DQM2		GENMASK(10, 8)
	#define SHURK0_SELPH_DQ3_DLY_DQM3		GENMASK(14, 12)
	#define SHURK0_SELPH_DQ3_DLY_OEN_DQM0		GENMASK(18, 16)
	#define SHURK0_SELPH_DQ3_DLY_OEN_DQM1		GENMASK(22, 20)
	#define SHURK0_SELPH_DQ3_DLY_OEN_DQM2		GENMASK(26, 24)
	#define SHURK0_SELPH_DQ3_DLY_OEN_DQM3		GENMASK(30, 28)
#define SHURK1_DQSCTL					0x00000b00
	#define SHURK1_DQSCTL_R1DQSINCTL		GENMASK(3, 0)
#define SHURK1_DQSIEN					0x00000b04
	#define SHURK1_DQSIEN_DQSIEN4DLY		GENMASK(6, 0)
	#define SHURK1_DQSIEN_DQSIEN5DLY		GENMASK(14, 8)
	#define SHURK1_DQSIEN_DQSIEN6DLY		GENMASK(22, 16)
	#define SHURK1_DQSIEN_DQSIEN7DLY		GENMASK(30, 24)
#define SHURK1_DQSCAL					0x00000b08
	#define SHURK1_DQSCAL_R1DQSIENLLMT		GENMASK(6, 0)
	#define SHURK1_DQSCAL_R1DQSIENLLMTEN		BIT(7)
	#define SHURK1_DQSCAL_R1DQSIENHLMT		GENMASK(14, 8)
	#define SHURK1_DQSCAL_R1DQSIENHLMTEN		BIT(15)
#define SHU1RK1_PI					0x00000b0c
	#define SHU1RK1_PI_RK1_ARPI_DQ_B1		GENMASK(5, 0)
	#define SHU1RK1_PI_RK1_ARPI_DQ_B0		GENMASK(13, 8)
	#define SHU1RK1_PI_RK1_ARPI_DQM_B1		GENMASK(21, 16)
	#define SHU1RK1_PI_RK1_ARPI_DQM_B0		GENMASK(29, 24)
#define SHU1RK1_DQSOSC					0x00000b10
	#define SHU1RK1_DQSOSC_DQSOSC_BASE_RK1		GENMASK(15, 0)
	#define SHU1RK1_DQSOSC_DQSOSC_BASE_RK1_B1	GENMASK(31, 16)
#define SHURK1_SELPH_ODTEN0				0x00000b1c
	#define SHURK1_SELPH_ODTEN0_TXDLY_B0_R1RODTEN	GENMASK(2, 0)
	#define SHURK1_SELPH_ODTEN0_TXDLY_B0_R1RODTEN_P1	GENMASK(6, 4)
	#define SHURK1_SELPH_ODTEN0_TXDLY_B1_R1RODTEN	GENMASK(10, 8)
	#define SHURK1_SELPH_ODTEN0_TXDLY_B1_R1RODTEN_P1	GENMASK(14, 12)
	#define SHURK1_SELPH_ODTEN0_TXDLY_B2_R1RODTEN	GENMASK(18, 16)
	#define SHURK1_SELPH_ODTEN0_TXDLY_B2_R1RODTEN_P1	GENMASK(22, 20)
	#define SHURK1_SELPH_ODTEN0_TXDLY_B3_R1RODTEN	GENMASK(26, 24)
	#define SHURK1_SELPH_ODTEN0_TXDLY_B3_R1RODTEN_P1	GENMASK(30, 28)
#define SHURK1_SELPH_ODTEN1				0x00000b20
	#define SHURK1_SELPH_ODTEN1_DLY_B0_R1RODTEN	GENMASK(2, 0)
	#define SHURK1_SELPH_ODTEN1_DLY_B0_R1RODTEN_P1	GENMASK(6, 4)
	#define SHURK1_SELPH_ODTEN1_DLY_B1_R1RODTEN	GENMASK(10, 8)
	#define SHURK1_SELPH_ODTEN1_DLY_B1_R1RODTEN_P1	GENMASK(14, 12)
	#define SHURK1_SELPH_ODTEN1_DLY_B2_R1RODTEN	GENMASK(18, 16)
	#define SHURK1_SELPH_ODTEN1_DLY_B2_R1RODTEN_P1	GENMASK(22, 20)
	#define SHURK1_SELPH_ODTEN1_DLY_B3_R1RODTEN	GENMASK(26, 24)
	#define SHURK1_SELPH_ODTEN1_DLY_B3_R1RODTEN_P1	GENMASK(30, 28)
#define SHURK1_SELPH_DQSG0				0x00000b24
	#define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS0_GATED	GENMASK(2, 0)
	#define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS0_GATED_P1	GENMASK(6, 4)
	#define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS1_GATED	GENMASK(10, 8)
	#define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS1_GATED_P1	GENMASK(14, 12)
	#define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS2_GATED	GENMASK(18, 16)
	#define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS2_GATED_P1	GENMASK(22, 20)
	#define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS3_GATED	GENMASK(26, 24)
	#define SHURK1_SELPH_DQSG0_TX_DLY_R1DQS3_GATED_P1	GENMASK(30, 28)
#define SHURK1_SELPH_DQSG1				0x00000b28
	#define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS0_GATED	GENMASK(2, 0)
	#define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS0_GATED_P1	GENMASK(6, 4)
	#define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS1_GATED	GENMASK(10, 8)
	#define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS1_GATED_P1	GENMASK(14, 12)
	#define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS2_GATED	GENMASK(18, 16)
	#define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS2_GATED_P1	GENMASK(22, 20)
	#define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS3_GATED	GENMASK(26, 24)
	#define SHURK1_SELPH_DQSG1_REG_DLY_R1DQS3_GATED_P1	GENMASK(30, 28)
#define SHURK1_SELPH_DQ0				0x00000b2c
	#define SHURK1_SELPH_DQ0_TX_DLY_R1DQ0		GENMASK(2, 0)
	#define SHURK1_SELPH_DQ0_TX_DLY_R1DQ1		GENMASK(6, 4)
	#define SHURK1_SELPH_DQ0_TX_DLY_R1DQ2		GENMASK(10, 8)
	#define SHURK1_SELPH_DQ0_TX_DLY_R1DQ3		GENMASK(14, 12)
	#define SHURK1_SELPH_DQ0_TX_DLY_R1OEN_DQ0	GENMASK(18, 16)
	#define SHURK1_SELPH_DQ0_TX_DLY_R1OEN_DQ1	GENMASK(22, 20)
	#define SHURK1_SELPH_DQ0_TX_DLY_R1OEN_DQ2	GENMASK(26, 24)
	#define SHURK1_SELPH_DQ0_TX_DLY_R1OEN_DQ3	GENMASK(30, 28)
#define SHURK1_SELPH_DQ1				0x00000b30
	#define SHURK1_SELPH_DQ1_TX_DLY_R1DQM0		GENMASK(2, 0)
	#define SHURK1_SELPH_DQ1_TX_DLY_R1DQM1		GENMASK(6, 4)
	#define SHURK1_SELPH_DQ1_TX_DLY_R1DQM2		GENMASK(10, 8)
	#define SHURK1_SELPH_DQ1_TX_DLY_R1DQM3		GENMASK(14, 12)
	#define SHURK1_SELPH_DQ1_TX_DLY_R1OEN_DQM0	GENMASK(18, 16)
	#define SHURK1_SELPH_DQ1_TX_DLY_R1OEN_DQM1	GENMASK(22, 20)
	#define SHURK1_SELPH_DQ1_TX_DLY_R1OEN_DQM2	GENMASK(26, 24)
	#define SHURK1_SELPH_DQ1_TX_DLY_R1OEN_DQM3	GENMASK(30, 28)
#define SHURK1_SELPH_DQ2				0x00000b34
	#define SHURK1_SELPH_DQ2_DLY_R1DQ0		GENMASK(2, 0)
	#define SHURK1_SELPH_DQ2_DLY_R1DQ1		GENMASK(6, 4)
	#define SHURK1_SELPH_DQ2_DLY_R1DQ2		GENMASK(10, 8)
	#define SHURK1_SELPH_DQ2_DLY_R1DQ3		GENMASK(14, 12)
	#define SHURK1_SELPH_DQ2_DLY_R1OEN_DQ0		GENMASK(18, 16)
	#define SHURK1_SELPH_DQ2_DLY_R1OEN_DQ1		GENMASK(22, 20)
	#define SHURK1_SELPH_DQ2_DLY_R1OEN_DQ2		GENMASK(26, 24)
	#define SHURK1_SELPH_DQ2_DLY_R1OEN_DQ3		GENMASK(30, 28)
#define SHURK1_SELPH_DQ3				0x00000b38
	#define SHURK1_SELPH_DQ3_DLY_R1DQM0		GENMASK(2, 0)
	#define SHURK1_SELPH_DQ3_DLY_R1DQM1		GENMASK(6, 4)
	#define SHURK1_SELPH_DQ3_DLY_R1DQM2		GENMASK(10, 8)
	#define SHURK1_SELPH_DQ3_DLY_R1DQM3		GENMASK(14, 12)
	#define SHURK1_SELPH_DQ3_DLY_R1OEN_DQM0		GENMASK(18, 16)
	#define SHURK1_SELPH_DQ3_DLY_R1OEN_DQM1		GENMASK(22, 20)
	#define SHURK1_SELPH_DQ3_DLY_R1OEN_DQM2		GENMASK(26, 24)
	#define SHURK1_SELPH_DQ3_DLY_R1OEN_DQM3		GENMASK(30, 28)
#define SHU1RK1_DQS2DQ_CAL1				0x00000b40
	#define SHU1RK1_DQS2DQ_CAL1_BOOT_ORIG_UI_RK1_DQ0	GENMASK(10, 0)
	#define SHU1RK1_DQS2DQ_CAL1_BOOT_ORIG_UI_RK1_DQ1	GENMASK(26, 16)
#define SHU1RK1_DQS2DQ_CAL2				0x00000b44
	#define SHU1RK1_DQS2DQ_CAL2_BOOT_TARG_UI_RK1_DQ0	GENMASK(10, 0)
	#define SHU1RK1_DQS2DQ_CAL2_BOOT_TARG_UI_RK1_DQ1	GENMASK(26, 16)
#define SHU1RK1_DQS2DQ_CAL3				0x00000b48
	#define SHU1RK1_DQS2DQ_CAL3_BOOT_TARG_UI_RK1_OEN_DQ0	GENMASK(5, 0)
	#define SHU1RK1_DQS2DQ_CAL3_BOOT_TARG_UI_RK1_OEN_DQ1	GENMASK(11, 6)
	#define SHU1RK1_DQS2DQ_CAL3_BOOT_TARG_UI_RK1_OEN_DQ0_B4TO0	GENMASK(16, 12)
	#define SHU1RK1_DQS2DQ_CAL3_BOOT_TARG_UI_RK1_OEN_DQ1_B4TO0	GENMASK(21, 17)
#define SHU1RK1_DQS2DQ_CAL4				0x00000b4c
	#define SHU1RK1_DQS2DQ_CAL4_BOOT_TARG_UI_RK1_OEN_DQM0	GENMASK(5, 0)
	#define SHU1RK1_DQS2DQ_CAL4_BOOT_TARG_UI_RK1_OEN_DQM1	GENMASK(11, 6)
	#define SHU1RK1_DQS2DQ_CAL4_BOOT_TARG_UI_RK1_OEN_DQM0_B4TO0	GENMASK(16, 12)
	#define SHU1RK1_DQS2DQ_CAL4_BOOT_TARG_UI_RK1_OEN_DQM1_B4TO0	GENMASK(21, 17)
#define SHU1RK1_DQS2DQ_CAL5				0x00000b50
	#define SHU1RK1_DQS2DQ_CAL5_BOOT_TARG_UI_RK1_DQM0	GENMASK(10, 0)
	#define SHU1RK1_DQS2DQ_CAL5_BOOT_TARG_UI_RK1_DQM1	GENMASK(26, 16)
#define DMPINMUX_CTRL					0x00000c00
	#define DMPINMUX_CTRL_DMPINMUX			GENMASK(2, 0)

#endif /*__DRAMC_REG_H__*/
