\hypertarget{struct_d_m_a___stream___type_def}{}\section{D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___stream___type_def}\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}


D\+MA Controller.  




{\ttfamily \#include $<$stm32f722xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___stream___type_def_af893adc5e821b15d813237b2bfe4378b}{CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___stream___type_def_a2cc2a52628182f9e79ab1e49bb78a1eb}{N\+D\+TR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___stream___type_def_adbeac1d47cb85ab52dac71d520273947}{P\+AR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___stream___type_def_a965da718db7d0303bff185d367d96fd6}{M0\+AR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___stream___type_def_a142ca5a1145ba9cf4cfa557655af1c13}{M1\+AR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___stream___type_def_aad3d78ab35e7af48951be5be53392f9f}{F\+CR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\+MA Controller. 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_d_m_a___stream___type_def_af893adc5e821b15d813237b2bfe4378b}\label{struct_d_m_a___stream___type_def_af893adc5e821b15d813237b2bfe4378b}} 
\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}!CR@{CR}}
\index{CR@{CR}!DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}
\subsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def\+::\+CR}

D\+MA stream x configuration register \mbox{\Hypertarget{struct_d_m_a___stream___type_def_aad3d78ab35e7af48951be5be53392f9f}\label{struct_d_m_a___stream___type_def_aad3d78ab35e7af48951be5be53392f9f}} 
\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}!FCR@{FCR}}
\index{FCR@{FCR}!DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}
\subsubsection{\texorpdfstring{FCR}{FCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def\+::\+F\+CR}

D\+MA stream x F\+I\+FO control register \mbox{\Hypertarget{struct_d_m_a___stream___type_def_a965da718db7d0303bff185d367d96fd6}\label{struct_d_m_a___stream___type_def_a965da718db7d0303bff185d367d96fd6}} 
\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}!M0AR@{M0AR}}
\index{M0AR@{M0AR}!DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}
\subsubsection{\texorpdfstring{M0AR}{M0AR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def\+::\+M0\+AR}

D\+MA stream x memory 0 address register \mbox{\Hypertarget{struct_d_m_a___stream___type_def_a142ca5a1145ba9cf4cfa557655af1c13}\label{struct_d_m_a___stream___type_def_a142ca5a1145ba9cf4cfa557655af1c13}} 
\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}!M1AR@{M1AR}}
\index{M1AR@{M1AR}!DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}
\subsubsection{\texorpdfstring{M1AR}{M1AR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def\+::\+M1\+AR}

D\+MA stream x memory 1 address register \mbox{\Hypertarget{struct_d_m_a___stream___type_def_a2cc2a52628182f9e79ab1e49bb78a1eb}\label{struct_d_m_a___stream___type_def_a2cc2a52628182f9e79ab1e49bb78a1eb}} 
\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}!NDTR@{NDTR}}
\index{NDTR@{NDTR}!DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}
\subsubsection{\texorpdfstring{NDTR}{NDTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def\+::\+N\+D\+TR}

D\+MA stream x number of data register \mbox{\Hypertarget{struct_d_m_a___stream___type_def_adbeac1d47cb85ab52dac71d520273947}\label{struct_d_m_a___stream___type_def_adbeac1d47cb85ab52dac71d520273947}} 
\index{DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}!PAR@{PAR}}
\index{PAR@{PAR}!DMA\_Stream\_TypeDef@{DMA\_Stream\_TypeDef}}
\subsubsection{\texorpdfstring{PAR}{PAR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t D\+M\+A\+\_\+\+Stream\+\_\+\+Type\+Def\+::\+P\+AR}

D\+MA stream x peripheral address register 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+C\+M\+S\+I\+S/\+Device/\+S\+T/\+S\+T\+M32\+F7xx/\+Include/\mbox{\hyperlink{stm32f722xx_8h}{stm32f722xx.\+h}}\end{DoxyCompactItemize}
