\begin{frame}[t]{}
	\Huge Back to the Plan
	\normalsize
	\begin{enumerate}
		\item Build a $Y$-gate standard cell library
			\begin{itemize}
				\item E.g. gates for $Y_1$, $Y_2$, $Y_3$
			\end{itemize}
		\item \textbf{\textcolor{red}{\st{Use EPFL Majesty logic package to optimize}}}
			\begin{itemize}
				\item \textbf{\textcolor{red}{\st{Aggressive logic rewriting using SAT}}}
			\end{itemize}
		\item Map optimized circuit using $Y$-gate library
	\end{enumerate}
%	\begin{figure}[b]
%		\includegraphics[height=150pt]{thinking.jpg}
%	\end{figure}
\end{frame}

