dtotimespec DUM,ucomisd|xmm0|qword|ptr|rip|+|const_4|	|jbe|const_0|	|movabs|rax|const_5|	|xor|edx|edx|	|ret|	|CONS|<Bool|__eq__|__and__|__or__|__and__|ZeroExt|32|If|fpLT|fpToFP|<...>|DOUBLE|FPV|-9.223372036854776e+18|DOUBLE|const_2|If|fpGT|<...>|<...>|const_6|If|<...>|<...>|<...>|const_1|LShR|__and__|ZeroExt|32|If|fpLT|<...>|<...>|const_2|If|<...>|<...>|<...>|const_1|const_3|const_2|const_2|>	,DUM
dtotimespec DUM,ucomisd|xmm0|qword|ptr|rip|+|const_4|	|jbe|const_0|	|movsd|xmm1|qword|ptr|rip|+|const_9|	|ucomisd|xmm1|xmm0|	|jbe|const_8|	|movabs|rax|const_7|	|mov|edx|const_10|	|ret|	|CONS|<Bool|__ne__|__and__|__or__|__and__|ZeroExt|32|If|fpLT|fpToFP|<...>|DOUBLE|FPV|-9.223372036854776e+18|DOUBLE|const_2|If|fpGT|<...>|<...>|const_6|If|<...>|<...>|<...>|const_1|LShR|__and__|ZeroExt|32|If|fpLT|<...>|<...>|const_2|If|<...>|<...>|<...>|const_1|const_3|const_2|const_2|>	|<Bool|__eq__|__and__|__or__|__and__|ZeroExt|32|If|fpLT|FPV|9.223372036854776e+18|DOUBLE|fpToFP|<...>|DOUBLE|const_2|If|fpGT|<...>|<...>|const_6|If|<...>|<...>|<...>|const_1|LShR|__and__|ZeroExt|32|If|fpLT|<...>|<...>|const_2|If|<...>|<...>|<...>|const_1|const_3|const_2|const_2|>	,DUM
dtotimespec DUM,ucomisd|xmm0|qword|ptr|rip|+|const_4|	|jbe|const_0|	|movsd|xmm1|qword|ptr|rip|+|const_9|	|ucomisd|xmm1|xmm0|	|jbe|const_8|	|cvttsd2si|rsi|xmm0|	|pxor|xmm1|xmm1|	|xor|ecx|ecx|	|cvtsi2sd|xmm1|rsi|	|subsd|xmm0|xmm1|	|pxor|xmm1|xmm1|	|mulsd|xmm0|qword|ptr|rip|+|const_13|	|cvttsd2si|rdx|xmm0|	|cvtsi2sd|xmm1|rdx|	|ucomisd|xmm0|xmm1|	|seta|cl|	|add|rcx|rdx|	|movabs|rdx|const_15|	|mov|rax|rcx|	|imul|rdx|	|mov|rax|rcx|	|sar|rax|const_14|	|sar|rdx|const_11|	|sub|rdx|rax|	|lea|rax|rdx|+|rsi|	|imul|rdx|rdx|const_12|	|sub|rcx|rdx|	|mov|rdx|rcx|	|js|const_16|	|sub|rax|1|	|add|rdx|const_12|	|ret|	|CONS|<Bool|__ne__|__and__|__or__|__and__|ZeroExt|32|If|fpLT|fpToFP|<...>|DOUBLE|FPV|-9.223372036854776e+18|DOUBLE|const_2|If|fpGT|<...>|<...>|const_6|If|<...>|<...>|<...>|const_1|LShR|__and__|ZeroExt|32|If|fpLT|<...>|<...>|const_2|If|<...>|<...>|<...>|const_1|const_3|const_2|const_2|>	|<Bool|__ne__|__and__|__or__|__and__|ZeroExt|32|If|fpLT|FPV|9.223372036854776e+18|DOUBLE|fpToFP|<...>|DOUBLE|const_2|If|fpGT|<...>|<...>|const_6|If|<...>|<...>|<...>|const_1|LShR|__and__|ZeroExt|32|If|fpLT|<...>|<...>|const_2|If|<...>|<...>|<...>|const_1|const_3|const_2|const_2|>	|<Bool|__ne__|Extract|0|0|LShR|__sub__|__add__|Reverse|Concat|0|If|<...>|<...>|<...>|const_6|fpToSBV|RM.RM_TowardsZero|fpMul|RM.RM_NearestTiesEven|fpAdd|RM.RM_NearestTiesEven|<...>|<...>|FPV|1000000000.0|DOUBLE|64|__mul__|__sub__|__rshift__|Extract|127|64|<...>|const_11|__rshift__|__add__|<...>|<...>|const_14|const_12|const_14|0|>	,DUM
dtotimespec DUM,ucomisd|xmm0|qword|ptr|rip|+|const_4|	|jbe|const_0|	|movsd|xmm1|qword|ptr|rip|+|const_9|	|ucomisd|xmm1|xmm0|	|jbe|const_8|	|cvttsd2si|rsi|xmm0|	|pxor|xmm1|xmm1|	|xor|ecx|ecx|	|cvtsi2sd|xmm1|rsi|	|subsd|xmm0|xmm1|	|pxor|xmm1|xmm1|	|mulsd|xmm0|qword|ptr|rip|+|const_13|	|cvttsd2si|rdx|xmm0|	|cvtsi2sd|xmm1|rdx|	|ucomisd|xmm0|xmm1|	|seta|cl|	|add|rcx|rdx|	|movabs|rdx|const_15|	|mov|rax|rcx|	|imul|rdx|	|mov|rax|rcx|	|sar|rax|const_14|	|sar|rdx|const_11|	|sub|rdx|rax|	|lea|rax|rdx|+|rsi|	|imul|rdx|rdx|const_12|	|sub|rcx|rdx|	|mov|rdx|rcx|	|js|const_16|	|ret|	|CONS|<Bool|__ne__|__and__|__or__|__and__|ZeroExt|32|If|fpLT|fpToFP|<...>|DOUBLE|FPV|-9.223372036854776e+18|DOUBLE|const_2|If|fpGT|<...>|<...>|const_6|If|<...>|<...>|<...>|const_1|LShR|__and__|ZeroExt|32|If|fpLT|<...>|<...>|const_2|If|<...>|<...>|<...>|const_1|const_3|const_2|const_2|>	|<Bool|__ne__|__and__|__or__|__and__|ZeroExt|32|If|fpLT|FPV|9.223372036854776e+18|DOUBLE|fpToFP|<...>|DOUBLE|const_2|If|fpGT|<...>|<...>|const_6|If|<...>|<...>|<...>|const_1|LShR|__and__|ZeroExt|32|If|fpLT|<...>|<...>|const_2|If|<...>|<...>|<...>|const_1|const_3|const_2|const_2|>	|<Bool|__eq__|Extract|0|0|LShR|__sub__|__add__|Reverse|Concat|0|If|<...>|<...>|<...>|const_6|fpToSBV|RM.RM_TowardsZero|fpMul|RM.RM_NearestTiesEven|fpAdd|RM.RM_NearestTiesEven|<...>|<...>|FPV|1000000000.0|DOUBLE|64|__mul__|__sub__|__rshift__|Extract|127|64|<...>|const_11|__rshift__|__add__|<...>|<...>|const_14|const_12|const_14|0|>	,DUM
