Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Mon Mar 26 23:49:04 2018
| Host             : DESKTOP-7T25CID running 64-bit major release  (build 9200)
| Command          : report_power -file Nahid_power_routed.rpt -pb Nahid_power_summary_routed.pb -rpx Nahid_power_routed.rpx
| Design           : Nahid
| Device           : xcku5p-ffvb676-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 32.869       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 31.573       |
| Device Static (W)        | 1.296        |
| Effective TJA (C/W)      | 1.7          |
| Max Ambient (C)          | 43.2         |
| Junction Temperature (C) | 81.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| CLB Logic               |    13.991 |     3537 |       --- |             --- |
|   LUT as Logic          |    12.008 |     1539 |    216960 |            0.71 |
|   Register              |     1.093 |     1296 |    433920 |            0.30 |
|   CARRY8                |     0.783 |      106 |     27120 |            0.39 |
|   LUT as Shift Register |     0.106 |       12 |     99840 |            0.01 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   Others                |     0.000 |      320 |       --- |             --- |
| Signals                 |    14.070 |     2442 |       --- |             --- |
| DSPs                    |     2.575 |        3 |      1824 |            0.16 |
| I/O                     |     0.937 |       88 |       280 |           31.43 |
| Static Power            |     1.296 |          |           |                 |
| Total                   |    32.869 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+--------------+-------------+-----------+-------------+------------+
| Source       | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+--------------+-------------+-----------+-------------+------------+
| Vccint       |       0.850 |    37.159 |      36.099 |      1.059 |
| Vccint_io    |       0.850 |     0.074 |       0.029 |      0.045 |
| Vccint_xiphy |       0.850 |     0.011 |       0.000 |      0.011 |
| Vccbram      |       0.850 |     0.015 |       0.000 |      0.015 |
| Vccaux       |       1.800 |     0.146 |       0.000 |      0.146 |
| Vccaux_io    |       1.800 |     0.111 |       0.079 |      0.032 |
| Vcco33       |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25       |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18       |       1.800 |     0.401 |       0.401 |      0.000 |
| Vcco15       |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135      |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12       |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10       |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc       |       1.800 |     0.008 |       0.000 |      0.008 |
| MGTYAVcc     |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt     |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux   |       1.800 |     0.000 |       0.000 |      0.000 |
+--------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------+-----------+
| Name                                                                  | Power (W) |
+-----------------------------------------------------------------------+-----------+
| Nahid                                                                 |    31.573 |
|   Rx1_IBUF[0]_inst                                                    |     0.011 |
|   Rx1_IBUF[10]_inst                                                   |     0.009 |
|   Rx1_IBUF[1]_inst                                                    |     0.011 |
|   Rx1_IBUF[2]_inst                                                    |     0.011 |
|   Rx1_IBUF[3]_inst                                                    |     0.011 |
|   Rx1_IBUF[4]_inst                                                    |     0.010 |
|   Rx1_IBUF[5]_inst                                                    |     0.010 |
|   Rx1_IBUF[6]_inst                                                    |     0.009 |
|   Rx1_IBUF[7]_inst                                                    |     0.010 |
|   Rx1_IBUF[8]_inst                                                    |     0.010 |
|   Rx1_IBUF[9]_inst                                                    |     0.009 |
|   Rx2_IBUF[0]_inst                                                    |     0.008 |
|   Rx2_IBUF[10]_inst                                                   |     0.007 |
|   Rx2_IBUF[1]_inst                                                    |     0.009 |
|   Rx2_IBUF[2]_inst                                                    |     0.008 |
|   Rx2_IBUF[3]_inst                                                    |     0.008 |
|   Rx2_IBUF[4]_inst                                                    |     0.008 |
|   Rx2_IBUF[5]_inst                                                    |     0.007 |
|   Rx2_IBUF[6]_inst                                                    |     0.008 |
|   Rx2_IBUF[7]_inst                                                    |     0.007 |
|   Rx2_IBUF[8]_inst                                                    |     0.006 |
|   Rx2_IBUF[9]_inst                                                    |     0.008 |
|   Rx3_IBUF[0]_inst                                                    |     0.008 |
|   Rx3_IBUF[10]_inst                                                   |     0.006 |
|   Rx3_IBUF[1]_inst                                                    |     0.008 |
|   Rx3_IBUF[2]_inst                                                    |     0.008 |
|   Rx3_IBUF[3]_inst                                                    |     0.008 |
|   Rx3_IBUF[4]_inst                                                    |     0.008 |
|   Rx3_IBUF[5]_inst                                                    |     0.008 |
|   Rx3_IBUF[6]_inst                                                    |     0.006 |
|   Rx3_IBUF[7]_inst                                                    |     0.007 |
|   Rx3_IBUF[8]_inst                                                    |     0.007 |
|   Rx3_IBUF[9]_inst                                                    |     0.007 |
|   Ry1_IBUF[0]_inst                                                    |     0.005 |
|   Ry1_IBUF[10]_inst                                                   |     0.006 |
|   Ry1_IBUF[1]_inst                                                    |     0.007 |
|   Ry1_IBUF[2]_inst                                                    |     0.007 |
|   Ry1_IBUF[3]_inst                                                    |     0.006 |
|   Ry1_IBUF[4]_inst                                                    |     0.008 |
|   Ry1_IBUF[5]_inst                                                    |     0.006 |
|   Ry1_IBUF[6]_inst                                                    |     0.006 |
|   Ry1_IBUF[7]_inst                                                    |     0.006 |
|   Ry1_IBUF[8]_inst                                                    |     0.006 |
|   Ry1_IBUF[9]_inst                                                    |     0.006 |
|   Ry2_IBUF[0]_inst                                                    |     0.009 |
|   Ry2_IBUF[10]_inst                                                   |     0.011 |
|   Ry2_IBUF[1]_inst                                                    |     0.009 |
|   Ry2_IBUF[2]_inst                                                    |     0.010 |
|   Ry2_IBUF[3]_inst                                                    |     0.010 |
|   Ry2_IBUF[4]_inst                                                    |     0.010 |
|   Ry2_IBUF[5]_inst                                                    |     0.010 |
|   Ry2_IBUF[6]_inst                                                    |     0.010 |
|   Ry2_IBUF[7]_inst                                                    |     0.010 |
|   Ry2_IBUF[8]_inst                                                    |     0.011 |
|   Ry2_IBUF[9]_inst                                                    |     0.011 |
|   Ry3_IBUF[0]_inst                                                    |     0.011 |
|   Ry3_IBUF[10]_inst                                                   |     0.012 |
|   Ry3_IBUF[1]_inst                                                    |     0.011 |
|   Ry3_IBUF[2]_inst                                                    |     0.011 |
|   Ry3_IBUF[3]_inst                                                    |     0.011 |
|   Ry3_IBUF[4]_inst                                                    |     0.011 |
|   Ry3_IBUF[5]_inst                                                    |     0.012 |
|   Ry3_IBUF[6]_inst                                                    |     0.012 |
|   Ry3_IBUF[7]_inst                                                    |     0.012 |
|   Ry3_IBUF[8]_inst                                                    |     0.012 |
|   Ry3_IBUF[9]_inst                                                    |     0.012 |
|   c1                                                                  |     8.331 |
|   clk_IBUF_inst                                                       |     0.004 |
|   data1                                                               |    21.948 |
|     divider                                                           |     7.037 |
|       U0                                                              |     7.037 |
|         i_synth                                                       |     7.037 |
|           i_nd_to_rdy                                                 |    <0.001 |
|           i_nonzero_fract.i_synth                                     |     7.037 |
|             i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider           |     7.037 |
|               i_sdivider.divider_blk                                  |     7.037 |
|                 div_loop[0].adder_gen.reg_req.adsu_mod                |     0.104 |
|                   add1                                                |     0.104 |
|                     no_pipelining.the_addsub                          |     0.104 |
|                       i_q_simple.qreg                                 |     0.055 |
|                 div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.135 |
|                 div_loop[0].num_stages.numerator_gen.del_numer        |     0.063 |
|                 div_loop[10].adder_gen.reg_req.adsu_mod               |     0.205 |
|                   add1                                                |     0.205 |
|                     no_pipelining.the_addsub                          |     0.205 |
|                       i_q_simple.qreg                                 |     0.099 |
|                 div_loop[10].divisor_gen.divisor_dc1.del_divisor_msbs |     0.065 |
|                 div_loop[10].num_stages.numerator_gen.del_numer       |     0.006 |
|                 div_loop[10].quot_gen.quot_reg.i_div1.quot_out        |     0.035 |
|                 div_loop[11].adder_gen.reg_req.adsu_mod               |     0.250 |
|                   add1                                                |     0.250 |
|                     no_pipelining.the_addsub                          |     0.250 |
|                       i_q_simple.qreg                                 |     0.112 |
|                 div_loop[11].divisor_gen.divisor_dc1.del_divisor_msbs |     0.077 |
|                 div_loop[11].num_stages.numerator_gen.del_numer       |     0.003 |
|                 div_loop[11].quot_gen.quot_reg.i_div1.quot_out        |     0.045 |
|                 div_loop[12].adder_gen.reg_req.adsu_mod               |     0.215 |
|                   add1                                                |     0.215 |
|                     no_pipelining.the_addsub                          |     0.215 |
|                       i_q_simple.qreg                                 |     0.112 |
|                 div_loop[12].divisor_gen.divisor_dc1.del_divisor_msbs |     0.073 |
|                 div_loop[12].quot_gen.quot_reg.i_div1.quot_out        |     0.054 |
|                 div_loop[13].adder_gen.reg_req.adsu_mod               |     0.195 |
|                   add1                                                |     0.195 |
|                     no_pipelining.the_addsub                          |     0.195 |
|                       i_q_simple.qreg                                 |     0.099 |
|                 div_loop[13].divisor_gen.divisor_dc1.del_divisor_msbs |     0.072 |
|                 div_loop[13].quot_gen.quot_reg.i_div1.quot_out        |     0.061 |
|                 div_loop[14].adder_gen.reg_req.adsu_mod               |     0.217 |
|                   add1                                                |     0.217 |
|                     no_pipelining.the_addsub                          |     0.217 |
|                       i_q_simple.qreg                                 |     0.116 |
|                 div_loop[14].divisor_gen.divisor_dc1.del_divisor_msbs |     0.089 |
|                 div_loop[14].quot_gen.quot_reg.i_div1.quot_out        |     0.054 |
|                 div_loop[15].adder_gen.reg_req.adsu_mod               |     0.198 |
|                   add1                                                |     0.198 |
|                     no_pipelining.the_addsub                          |     0.198 |
|                       i_q_simple.qreg                                 |     0.102 |
|                 div_loop[15].divisor_gen.divisor_dc1.del_divisor_msbs |     0.058 |
|                 div_loop[15].quot_gen.quot_reg.i_div1.quot_out        |     0.066 |
|                 div_loop[16].adder_gen.reg_req.adsu_mod               |     0.221 |
|                   add1                                                |     0.221 |
|                     no_pipelining.the_addsub                          |     0.221 |
|                       i_q_simple.qreg                                 |     0.119 |
|                 div_loop[16].divisor_gen.divisor_dc1.del_divisor_msbs |     0.069 |
|                 div_loop[16].quot_gen.quot_reg.i_div1.quot_out        |     0.070 |
|                 div_loop[17].adder_gen.reg_req.adsu_mod               |     0.203 |
|                   add1                                                |     0.203 |
|                     no_pipelining.the_addsub                          |     0.203 |
|                       i_q_simple.qreg                                 |     0.106 |
|                 div_loop[17].divisor_gen.divisor_dc1.del_divisor_msbs |     0.068 |
|                 div_loop[17].quot_gen.quot_reg.i_div1.quot_out        |     0.072 |
|                 div_loop[18].adder_gen.reg_req.adsu_mod               |     0.207 |
|                   add1                                                |     0.207 |
|                     no_pipelining.the_addsub                          |     0.207 |
|                       i_q_simple.qreg                                 |     0.106 |
|                 div_loop[18].divisor_gen.divisor_dc1.del_divisor_msbs |     0.059 |
|                 div_loop[18].quot_gen.quot_reg.i_div1.quot_out        |     0.074 |
|                 div_loop[19].adder_gen.reg_req.adsu_mod               |     0.108 |
|                   add1                                                |     0.108 |
|                     no_pipelining.the_addsub                          |     0.108 |
|                       i_q_simple.qreg                                 |     0.004 |
|                 div_loop[19].divisor_gen.divisor_dc1.del_divisor_msbs |     0.036 |
|                 div_loop[19].quot_gen.quot_reg.i_div1.quot_out        |     0.066 |
|                 div_loop[1].adder_gen.reg_req.adsu_mod                |     0.166 |
|                   add1                                                |     0.166 |
|                     no_pipelining.the_addsub                          |     0.166 |
|                       i_q_simple.qreg                                 |     0.086 |
|                 div_loop[1].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.064 |
|                 div_loop[1].num_stages.numerator_gen.del_numer        |     0.050 |
|                 div_loop[1].quot_gen.quot_reg.i_div1.quot_out         |    <0.001 |
|                 div_loop[2].adder_gen.reg_req.adsu_mod                |     0.187 |
|                   add1                                                |     0.187 |
|                     no_pipelining.the_addsub                          |     0.187 |
|                       i_q_simple.qreg                                 |     0.083 |
|                 div_loop[2].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.065 |
|                 div_loop[2].num_stages.numerator_gen.del_numer        |     0.044 |
|                 div_loop[2].quot_gen.quot_reg.i_div1.quot_out         |     0.011 |
|                 div_loop[3].adder_gen.reg_req.adsu_mod                |     0.211 |
|                   add1                                                |     0.211 |
|                     no_pipelining.the_addsub                          |     0.211 |
|                       i_q_simple.qreg                                 |     0.091 |
|                 div_loop[3].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.081 |
|                 div_loop[3].num_stages.numerator_gen.del_numer        |     0.045 |
|                 div_loop[3].quot_gen.quot_reg.i_div1.quot_out         |     0.009 |
|                 div_loop[4].adder_gen.reg_req.adsu_mod                |     0.198 |
|                   add1                                                |     0.198 |
|                     no_pipelining.the_addsub                          |     0.198 |
|                       i_q_simple.qreg                                 |     0.093 |
|                 div_loop[4].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.066 |
|                 div_loop[4].num_stages.numerator_gen.del_numer        |     0.040 |
|                 div_loop[4].quot_gen.quot_reg.i_div1.quot_out         |     0.013 |
|                 div_loop[5].adder_gen.reg_req.adsu_mod                |     0.233 |
|                   add1                                                |     0.233 |
|                     no_pipelining.the_addsub                          |     0.233 |
|                       i_q_simple.qreg                                 |     0.127 |
|                 div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.089 |
|                 div_loop[5].num_stages.numerator_gen.del_numer        |     0.029 |
|                 div_loop[5].quot_gen.quot_reg.i_div1.quot_out         |     0.024 |
|                 div_loop[6].adder_gen.reg_req.adsu_mod                |     0.259 |
|                   add1                                                |     0.259 |
|                     no_pipelining.the_addsub                          |     0.259 |
|                       i_q_simple.qreg                                 |     0.138 |
|                 div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.070 |
|                 div_loop[6].num_stages.numerator_gen.del_numer        |     0.026 |
|                 div_loop[6].quot_gen.quot_reg.i_div1.quot_out         |     0.024 |
|                 div_loop[7].adder_gen.reg_req.adsu_mod                |     0.220 |
|                   add1                                                |     0.220 |
|                     no_pipelining.the_addsub                          |     0.220 |
|                       i_q_simple.qreg                                 |     0.091 |
|                 div_loop[7].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.097 |
|                 div_loop[7].num_stages.numerator_gen.del_numer        |     0.023 |
|                 div_loop[7].quot_gen.quot_reg.i_div1.quot_out         |     0.031 |
|                 div_loop[8].adder_gen.reg_req.adsu_mod                |     0.227 |
|                   add1                                                |     0.227 |
|                     no_pipelining.the_addsub                          |     0.227 |
|                       i_q_simple.qreg                                 |     0.108 |
|                 div_loop[8].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.083 |
|                 div_loop[8].num_stages.numerator_gen.del_numer        |     0.017 |
|                 div_loop[8].quot_gen.quot_reg.i_div1.quot_out         |     0.029 |
|                 div_loop[9].adder_gen.reg_req.adsu_mod                |     0.186 |
|                   add1                                                |     0.186 |
|                     no_pipelining.the_addsub                          |     0.186 |
|                       i_q_simple.qreg                                 |     0.089 |
|                 div_loop[9].divisor_gen.divisor_dc1.del_divisor_msbs  |     0.084 |
|                 div_loop[9].num_stages.numerator_gen.del_numer        |     0.014 |
|                 div_loop[9].quot_gen.quot_reg.i_div1.quot_out         |     0.032 |
|                 reg_quot_out.reg_quot                                 |     0.315 |
|     mul1                                                              |     1.270 |
|     mul2                                                              |     1.186 |
|     mul3                                                              |     0.829 |
|     mux1add1                                                          |     0.240 |
|     mux1add2                                                          |     0.226 |
|     mux1add3                                                          |     0.406 |
|     mux1add4                                                          |     0.212 |
|     mux1div                                                           |     0.101 |
|     mux2add1                                                          |     0.314 |
|     mux2add2                                                          |     0.189 |
|     mux2add3                                                          |     0.509 |
|     mux2add4                                                          |     0.228 |
|     mux2add5                                                          |     0.102 |
|     mux2div                                                           |     0.100 |
|     muxr1                                                             |     0.209 |
|     muxr10                                                            |     0.271 |
|     muxr11                                                            |     0.344 |
|     muxr2                                                             |     0.203 |
|     muxr3                                                             |     0.257 |
|     muxr4                                                             |     0.226 |
|     muxr6                                                             |     0.221 |
|     muxr8                                                             |     0.265 |
|     muxr9                                                             |     0.203 |
|     muxsqrt                                                           |     0.095 |
|     r1                                                                |     0.355 |
|     r10                                                               |     0.041 |
|     r11                                                               |     0.775 |
|     r2                                                                |     0.563 |
|     r3                                                                |     0.052 |
|     r4                                                                |     0.331 |
|     r5                                                                |     0.001 |
|     r6                                                                |     0.683 |
|     r7                                                                |     0.012 |
|     r8                                                                |     0.044 |
|     r9                                                                |     0.353 |
|     sqrtcalc                                                          |     2.546 |
|       U0                                                              |     2.546 |
|         i_synth                                                       |     2.546 |
|           i_nd_to_rdy                                                 |    <0.001 |
|           i_synth                                                     |     2.546 |
|             gen_sqrt.square_root                                      |     2.546 |
|               gen_iterations[10].gen_post_mid.gen_rem                 |     0.329 |
|                 gen_data_int                                          |     0.035 |
|                 gen_rem_inc                                           |     0.136 |
|                   inst                                                |     0.136 |
|                     i_baseblox.i_baseblox_addsub                      |     0.136 |
|                       no_pipelining.the_addsub                        |     0.136 |
|                         i_lut6.i_lut6_addsub                          |     0.136 |
|               gen_iterations[10].gen_pre_mid.gen_rem                  |     0.145 |
|                 gen_data_int                                          |     0.011 |
|                 gen_inv_sqrt_out                                      |     0.023 |
|                 gen_rem.gen_rem_out                                   |     0.044 |
|                 gen_rem_inc                                           |     0.068 |
|                   inst                                                |     0.052 |
|                     i_baseblox.i_baseblox_addsub                      |     0.052 |
|                       no_pipelining.the_addsub                        |     0.052 |
|                         i_lut6.i_lut6_addsub                          |     0.052 |
|               gen_iterations[11].gen_post_mid.gen_rem                 |     0.444 |
|                 gen_data_int                                          |     0.032 |
|                 gen_inv_sqrt_out                                      |     0.055 |
|                 gen_rem.gen_rem_out                                   |     0.077 |
|                 gen_rem_inc                                           |     0.164 |
|                   inst                                                |     0.164 |
|                     i_baseblox.i_baseblox_addsub                      |     0.164 |
|                       no_pipelining.the_addsub                        |     0.164 |
|                         i_lut6.i_lut6_addsub                          |     0.164 |
|               gen_iterations[11].gen_pre_mid.gen_rem                  |     0.148 |
|                 gen_data_int                                          |     0.011 |
|                 gen_rem_inc                                           |     0.137 |
|                   inst                                                |     0.047 |
|                     i_baseblox.i_baseblox_addsub                      |     0.047 |
|                       no_pipelining.the_addsub                        |     0.047 |
|                         i_lut6.i_lut6_addsub                          |     0.047 |
|               gen_iterations[12].gen_last.gen_no_round.gen_sqrt_tmp   |     0.077 |
|               gen_iterations[12].gen_last.gen_rem                     |     0.117 |
|                 gen_data_int                                          |     0.030 |
|                 gen_rem_inc                                           |     0.087 |
|                   inst                                                |     0.087 |
|                     i_baseblox.i_baseblox_addsub                      |     0.087 |
|                       no_pipelining.the_addsub                        |     0.087 |
|                         i_lut6.i_lut6_addsub                          |     0.087 |
|               gen_iterations[12].gen_pre_mid.gen_rem                  |     0.076 |
|                 gen_inv_sqrt_out                                      |     0.010 |
|                 gen_rem.gen_rem_out                                   |     0.016 |
|                 gen_rem_inc                                           |     0.050 |
|                   inst                                                |     0.020 |
|                     i_baseblox.i_baseblox_addsub                      |     0.020 |
|                       no_pipelining.the_addsub                        |     0.020 |
|                         i_lut6.i_lut6_addsub                          |     0.020 |
|               gen_iterations[8].gen_post_mid.gen_rem                  |     0.283 |
|                 gen_data_int                                          |     0.035 |
|                 gen_rem_inc                                           |     0.130 |
|                   inst                                                |     0.130 |
|                     i_baseblox.i_baseblox_addsub                      |     0.130 |
|                       no_pipelining.the_addsub                        |     0.130 |
|                         i_lut6.i_lut6_addsub                          |     0.130 |
|               gen_iterations[8].gen_pre_mid.gen_rem                   |     0.297 |
|                 gen_data_int                                          |     0.012 |
|                 gen_inv_sqrt_out                                      |     0.042 |
|                 gen_rem.gen_rem_out                                   |     0.080 |
|                 gen_rem_inc                                           |     0.092 |
|                   inst                                                |     0.092 |
|                     i_baseblox.i_baseblox_addsub                      |     0.092 |
|                       no_pipelining.the_addsub                        |     0.092 |
|                         i_lut6.i_lut6_addsub                          |     0.092 |
|               gen_iterations[9].gen_post_mid.gen_rem                  |     0.390 |
|                 gen_data_int                                          |     0.035 |
|                 gen_inv_sqrt_out                                      |     0.058 |
|                 gen_rem.gen_rem_out                                   |     0.086 |
|                 gen_rem_inc                                           |     0.119 |
|                   inst                                                |     0.119 |
|                     i_baseblox.i_baseblox_addsub                      |     0.119 |
|                       no_pipelining.the_addsub                        |     0.119 |
|                         i_lut6.i_lut6_addsub                          |     0.119 |
|               gen_iterations[9].gen_pre_mid.gen_rem                   |     0.198 |
|                 gen_data_int                                          |     0.016 |
|                 gen_rem_inc                                           |     0.182 |
|                   inst                                                |     0.088 |
|                     i_baseblox.i_baseblox_addsub                      |     0.088 |
|                       no_pipelining.the_addsub                        |     0.088 |
|                         i_lut6.i_lut6_addsub                          |     0.088 |
|               gen_rdy_int                                             |     0.000 |
|     x1                                                                |     0.047 |
|     x2                                                                |     0.066 |
|     x3                                                                |     0.326 |
|     y1                                                                |     0.191 |
|     y2                                                                |     0.244 |
|     y3                                                                |     0.073 |
|   reset_IBUF_inst                                                     |    <0.001 |
+-----------------------------------------------------------------------+-----------+


