Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o F:/Studies/Semester 3/CS-221 Coding Project-1/Xilinx Files/CP1/alu8bit_tb_isim_beh.exe -prj F:/Studies/Semester 3/CS-221 Coding Project-1/Xilinx Files/CP1/alu8bit_tb_beh.prj work.alu8bit_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "F:/Studies/Semester 3/CS-221 Coding Project-1/Xilinx Files/CP1/adder8bit.v" into library work
Analyzing Verilog file "F:/Studies/Semester 3/CS-221 Coding Project-1/Xilinx Files/CP1/xor8bit.v" into library work
Analyzing Verilog file "F:/Studies/Semester 3/CS-221 Coding Project-1/Xilinx Files/CP1/mult8bit.v" into library work
Analyzing Verilog file "F:/Studies/Semester 3/CS-221 Coding Project-1/Xilinx Files/CP1/and8bit.v" into library work
Analyzing Verilog file "F:/Studies/Semester 3/CS-221 Coding Project-1/Xilinx Files/CP1/alu8bit.v" into library work
Analyzing Verilog file "F:/Studies/Semester 3/CS-221 Coding Project-1/Xilinx Files/CP1/alu8bit_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "F:/Studies/Semester 3/CS-221 Coding Project-1/Xilinx Files/CP1/alu8bit.v" Line 35: Size mismatch in connection of port <Cin>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:/Studies/Semester 3/CS-221 Coding Project-1/Xilinx Files/CP1/mult8bit.v" Line 54: Size mismatch in connection of port <Cin>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "F:/Studies/Semester 3/CS-221 Coding Project-1/Xilinx Files/CP1/mult8bit.v" Line 53: Size mismatch in connection of port <Cin>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module FullAdder
Compiling module adder8bit
Compiling module and8bit
Compiling module xor8bit
Compiling module mult8bit
Compiling module alu8bit
Compiling module alu8bit_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable F:/Studies/Semester 3/CS-221 Coding Project-1/Xilinx Files/CP1/alu8bit_tb_isim_beh.exe
Fuse Memory Usage: 28308 KB
Fuse CPU Usage: 484 ms
