v 4
file "/home/lowen9/Desktop/VLSI/Projet/DEC/" "testbench/REG_tb.vhdl" "feb91167a617733409f3afb9d0f4c4e3c465f6df" "20231123112405.151":
  entity reg_tb at 1( 0) + 0 on 215;
  architecture struct of reg_tb at 8( 100) + 0 on 216;
file "/home/lowen9/Desktop/VLSI/Projet/DEC/" "src/REG.vhdl" "9a0f7408a3d3b0a01f4a785f0b92717e05ad4f7b" "20231123112405.134":
  entity reg at 1( 0) + 0 on 213;
  architecture behavior of reg at 69( 1727) + 0 on 214;
file "/home/lowen9/Desktop/VLSI/Projet/DEC/" "src/DEC.vhdl" "742ae502a494fb8f49c731f484ed470513a31f2c" "20231123112405.132":
  entity dec at 1( 0) + 0 on 211;
  architecture behavior of dec at 83( 2358) + 0 on 0;
