|read_flash_sim
clk => state[0].CLK
clk => state[1].CLK
clk => state[2].CLK
clk => state[3].CLK
wait_request => Mux1.IN13
data_valid => Mux0.IN14
data_valid => Mux1.IN14
data_valid => state.DATAB
start => Mux1.IN15
read => Mux0.IN15
read => Mux1.IN12
finish <= state[0].DB_MAX_OUTPUT_PORT_TYPE


