#ifndef HAL_ADDRESS
#define HAL_ADDRESS

//MEMORY CONFIGURATION REGISTER ADDRESS
#define MCFG1 REG32(0x80000000)
#define MCFG2 REG32(0x80000004)
#define MCFG3 REG32(0x80000008)

//GPIO CONFIGURATION & DATA REGISTERS
#define IODAT REG32(0x800000A0)
#define IODIR REG32(0x800000A4)

#define UAC1  REG32(0x80000078)
#define UAC2  REG32(0x80000088)

//INTERRUPT REGISTERS
#define ITMP_REG 	REG32(0x80000090)//Mask & Priority Register
#define ITP_REG  	REG32(0x80000094)//Pending Register
#define ITF_REG 	REG32(0x80000098)//Force Register
#define ITC_REG  	REG32(0x8000009C)//Clear Register
#define IOIT1_REG   REG32(0x800000A8)//IO_Interrupt Register
#define IOIT2_REG   REG32(0x800000AC)//IO_Interrupt Register

//SUBSYSTEM STATUS REGISTER
#define GPS1_STATUS_REGISTER    REG32(0x200023FC)
#define GPS1_STATUS_REGISTER2   REG32(0x20002BF8)
#define GPS2_STATUS_REGISTER    REG32(0x200043FC)
#define GPS2_STATUS_REGISTER2   REG32(0x20004BF8)
#define ADC_STATUS_REGISTER 	REG32(0x200003FC)
#define TC_STATUS_REGISTER  	REG32(0x2000C3FC)
#define TC_STATUS_REGISTER2  	REG32(0x2000D3F8)

#define TM_STATUS_REGISTER  	REG32(0x2000A3FC)
#define GPS_Latch_enable        REG32(0x20003C08)
#define GPS_OBT_Count_1         REG32(0x20003C00)
#define GPS_OBT_Count_2			REG32(0x20003C04)
#define GPS2_Latch_enable       REG32(0x20005C08)
#define GPS2_OBT_Count_1        REG32(0x20005C00)
#define GPS2_OBT_Count_2		REG32(0x20005C04)

#define IMU_1_STATUS_REGISTER_1   0x200063FC
#define IMU_1_STATUS_REGISTER_2   0x20006BC0
#define IMU_2_STATUS_REGISTER_1   0x200083FC
#define IMU_2_STATUS_REGISTER_2   0x20008BC0
#define IMU_ON                    0x00000020
#define IMU_OFF                   0x00000000

#define RW1_STATUS_REGISTER     0x200203FC
#define RW2_STATUS_REGISTER     0x200223FC //RW Addresses interchanged for RW2 and RW3 in FPGA
#define RW3_STATUS_REGISTER     0x200243FC
#define RW4_STATUS_REGISTER     0x200263FC

//#define RW2_STATUS_REGISTER     0x2000C3FC
//#define RW3_STATUS_REGISTER     0x2000BBFC

#define RW1_STATUS_REGISTER_2     0x20020BF8
#define RW2_STATUS_REGISTER_2     0x20022BF8 //RW Addresses interchanged for RW2 and RW3 in FPGA
#define RW3_STATUS_REGISTER_2     0x20024BF8
#define RW4_STATUS_REGISTER_2     0x20026BF8


//RW1 CONFIGURATION REGISTER
#define RW1_CONFIG_REGISTER_1   0x20021800
#define RW2_CONFIG_REGISTER_1   0x20023800
#define RW3_CONFIG_REGISTER_1   0x20025800
#define RW4_CONFIG_REGISTER_1   0x20027800
//#define RW2_CONFIG_REGISTER_1   0x2000C000
//#define RW3_CONFIG_REGISTER_1   0x2000B800

//RW2 CONFIGURATION REGISTER
//RW Addresses interchanged for RW2 and RW3 in FPGA
//RW3 CONFIGURATION REGISTER
//RW Addresses interchanged for RW2 and RW3 in FPGA
//RW4 CONFIGURATION REGISTER


#define RW1_BUFFER_BASE     0x20021000
#define RW2_BUFFER_BASE     0x20023000  //RW Addresses interchanged for RW2 and RW3 in FPGA
#define RW3_BUFFER_BASE     0x20025000
#define RW4_BUFFER_BASE     0x20027000
//#define RW2_BUFFER_BASE     0x2000C000
//#define RW3_BUFFER_BASE     0x2000B800


//IMU Configuration Register
#define IMU_1_CONFIG_BASE        0x20007A00
#define IMU_2_CONFIG_BASE        0x20009A00


//GPS1 CONFIGURATION REGISTER
#define GPS1_CONFIG_REGISTER_1 		REG32(0x20003000)
#define GPS1_CONFIG_REGISTER_2 		REG32(0x20003004)
#define GPS1_CONFIG_REGISTER_3 		REG32(0x20003008)
#define GPS1_CONFIG_REGISTER_4 		REG32(0x2000300C)
#define GPS1_CONFIG_REGISTER_5 		REG32(0x20003010)
#define GPS1_CONFIG_REGISTER_6 		REG32(0x20003014)
#define GPS1_CONFIG_REGISTER_7 	    REG32(0x20003018)
#define GPS1_CONFIG_REGISTER_8 		REG32(0x2000301C)
#define GPS1_CONFIG_REGISTER_9 		REG32(0x20003020)
#define GPS1_CONFIG_REGISTER_10 	REG32(0x20003024)
#define GPS1_CONFIG_REGISTER_11 	REG32(0x20003028)
#define GPS1_CONFIG_REGISTER_12 	REG32(0x2000302C)
#define GPS1_CONFIG_REGISTER_13 	REG32(0x20003030)


//GPS2 CONFIGURATION REGISTER
//TODO: Change the GPS 2 configure register address as per changes in FPGA (30/11/2019)
#define GPS2_CONFIG_REGISTER_1 	    	REG32(0x20005000)
#define GPS2_CONFIG_REGISTER_2 	    	REG32(0x20005004)
#define GPS2_CONFIG_REGISTER_3 	    	REG32(0x20005008)
#define GPS2_CONFIG_REGISTER_4 	    	REG32(0x2000500c)
#define GPS2_CONFIG_REGISTER_5 	    	REG32(0x20005010)
#define GPS2_CONFIG_REGISTER_6 	    	REG32(0x20005014)
#define GPS2_CONFIG_REGISTER_7      	REG32(0x20005018)
#define GPS2_CONFIG_REGISTER_8		 	REG32(0x2000501c)
#define GPS2_CONFIG_REGISTER_9  		REG32(0x20005020)
#define GPS2_CONFIG_REGISTER_10			REG32(0x20005024)
#define GPS2_CONFIG_REGISTER_11			REG32(0x20005028)
#define GPS2_CONFIG_REGISTER_12			REG32(0x2000502c)
#define GPS2_CONFIG_REGISTER_13			REG32(0x20005030)
/*
#define GPS2_CONFIG_REGISTER_5 	    REG32(0x200053E0)

#define GPS2_CONFIG_REGISTER_7 	    REG32(0x200013F0)
*/


//SUBSYSTEM BUFFER ADDRESS
#define GPS1_BUFFER_BASE 	0x20003000
#define GPS2_BUFFER_BASE	0x20005000
#define ADC_BUFFER_BASE 	0x20000800
#define TC_BUFFER_BASE 	 	0x2000C800
//#define TM_BUFFER_BASE  	0x20004280
#define TM_BUFFER_BASE      0x2000A800
#define IMU_1_BUFFER_BASE   0x20007000
#define IMU_2_BUFFER_BASE   0x20009000

//IO OUTPUT LATCH ADDRESS
#define MTR_LATCH_REGISTER   	REG32(0x20010000)// IO_LATCH_REGISTER_1
#define IO_LATCH_REGISTER_2  	REG32(0x20012000)
#define IO_LATCH_REGISTER_3  	REG32(0x20014000)
#define IO_LATCH_REGISTER_4     REG32(0x20016000)
#define IO_LATCH_REGISTER_5		REG32(0x20018000)
#define IO_LATCH_REGISTER_6		REG32(0x2002A000)								

//IO INPUT LATCH ADDRESS
#define IO_IN_LATCH_REGISTER_1 	REG32(0x2001A3C0)
#define IO_IN_LATCH_REGISTER_2 	REG32(0x200092C4)
#define IO_IN_LATCH_REGISTER_3 	REG32(0x2001C3C8)
#define IO_IN_LATCH_REGISTER_4 	REG32(0x2001E3CC)

//ANTENNA ADDRESS
#define ANTENNA_STATUS_REGISTER_1		  0x200283FC
#define ANTENNA_STATUS_REGISTER_2 		  0x20028BF8
#define ANTENNA_SLAVE_ADDRESS   		  0x20029800
//#define ANTENNA_READ_DATA_ADDRESS_BASE 	0x20029280
#define ANTENNA_WRITE_DATA_ADDRESS_BASE   0x20029000

//PAYLOAD ADDRESS
#define PAYLOAD_BUFFER_ADDRESS            0x2000F000
#define PAYLOAD_STATUS1_ADDRESS           0x2000E3FC
#define PAYLOAD_STATUS2_ADDRESS           0x2000EBF8
#define PAYLOAD_CONFIG_REGISTER           0x2000F800

#define GAIN_SELECT_DATA_ADDR             0x400453F4

#endif /* HAL_ADDRESS */
