
---------- Begin Simulation Statistics ----------
final_tick                               16948480463424                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72433                       # Simulator instruction rate (inst/s)
host_mem_usage                               17039848                       # Number of bytes of host memory used
host_op_rate                                   124763                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13780.03                       # Real time elapsed on the host
host_tick_rate                                9675564                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   998131801                       # Number of instructions simulated
sim_ops                                    1719232189                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.133330                       # Number of seconds simulated
sim_ticks                                133329595275                       # Number of ticks simulated
system.cpu0.Branches                                2                       # Number of branches fetched
system.cpu0.committedInsts                         19                       # Number of instructions committed
system.cpu0.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          440                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops          124                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      8442898                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         2584                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     16828124                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         2708                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu0.num_int_insts                          25                       # number of integer instructions
system.cpu0.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu0.num_load_insts                          7                       # Number of load instructions
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_store_insts                         3                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       15     60.00%     60.00% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu0.op_class::MemRead                       7     28.00%     88.00% # Class of executed instruction
system.cpu0.op_class::MemWrite                      3     12.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        25                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                2                       # Number of branches fetched
system.cpu1.committedInsts                         19                       # Number of instructions committed
system.cpu1.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          407                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops           82                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      8434083                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         3342                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     16806508                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         3424                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu1.num_int_insts                          25                       # number of integer instructions
system.cpu1.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu1.num_load_insts                          7                       # Number of load instructions
system.cpu1.num_mem_refs                           10                       # number of memory refs
system.cpu1.num_store_insts                         3                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       15     60.00%     60.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       7     28.00%     88.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      3     12.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        25                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         19                       # Number of instructions committed
system.cpu2.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops          127                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      8467894                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         2578                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     16877873                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         2705                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu2.num_int_insts                          25                       # number of integer instructions
system.cpu2.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu2.num_load_insts                          7                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         3                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       15     60.00%     60.00% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu2.op_class::MemRead                       7     28.00%     88.00% # Class of executed instruction
system.cpu2.op_class::MemWrite                      3     12.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        25                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.committedInsts                         19                       # Number of instructions committed
system.cpu3.committedOps                           25                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          472                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops          122                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      8448353                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         3354                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     16835008                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         3476                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  13                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   25                       # Number of integer alu accesses
system.cpu3.num_int_insts                          25                       # number of integer instructions
system.cpu3.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                20                       # number of times the integer registers were written
system.cpu3.num_load_insts                          7                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         3                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       15     60.00%     60.00% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     60.00% # Class of executed instruction
system.cpu3.op_class::MemRead                       7     28.00%     88.00% # Class of executed instruction
system.cpu3.op_class::MemWrite                      3     12.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        25                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     18114244                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       36242712                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6804314                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13677914                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        380058327                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       155223907                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249567308                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            429874857                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.604333                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.604333                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus0.idleCycles                   8154                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      5973513                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       100564958                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.727176                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           171590083                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          35802121                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      164195180                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    156325157                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts       209172                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     40650831                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    789898751                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    135787962                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     17710428                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    691542493                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        806132                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     15819306                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       5780747                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     17278397                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        22664                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      3268308                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      2705205                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        721629355                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            683045567                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.655430                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        472977855                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.705954                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             687714443                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       989843929                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      555380583                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.623312                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.623312                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       313840      0.04%      0.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    527343962     74.35%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       729151      0.10%     74.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv      1848052      0.26%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    141768445     19.99%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     37249476      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     709252926                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13678988                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.019286                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       11944801     87.32%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     87.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1606789     11.75%     99.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       127398      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     722618074                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1835186860                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    683045567                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   1149944102                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         789898751                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        709252926                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    360023827                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      2621035                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined    383084139                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    400380990                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.771445                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.687516                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    248051873     61.95%     61.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23555592      5.88%     67.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     15835004      3.95%     71.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10701860      2.67%     74.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     15791728      3.94%     78.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     20464194      5.11%     83.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     24589549      6.14%     89.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     22232950      5.55%     95.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     19158240      4.79%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    400380990                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.771409                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     15058297                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      4908980                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    156325157                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     40650831                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      372376417                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               400389144                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     52                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        379041870                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       154830919                       # number of cc regfile writes
system.switch_cpus1.committedInsts          248908537                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            428724704                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.608579                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.608579                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                   8152                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      5955257                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       100299224                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.722541                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           171115536                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          35702346                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      164608368                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    155909405                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts       209357                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     40547607                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    787787967                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    135413190                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     17652445                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    689686523                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        810063                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     15988706                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       5762564                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     17455618                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        22906                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      3258379                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2696878                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        719673884                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            681216598                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.655417                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        471686271                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.701386                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             685869735                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       987154908                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      553887535                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.621667                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.621667                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       312963      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    525940664     74.35%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       726685      0.10%     74.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv      1841830      0.26%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    141371532     19.99%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     37145298      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     707338972                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13665661                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019320                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       11901390     87.09%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     87.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1638276     11.99%     99.08% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       125995      0.92%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     720691670                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1831336040                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    681216598                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   1146872965                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         787787967                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        707338972                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    359063195                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      2611447                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    382067367                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    400380992                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.766665                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.685084                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    248398748     62.04%     62.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23548684      5.88%     67.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     15820085      3.95%     71.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     10629264      2.65%     74.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     15778981      3.94%     78.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     20419697      5.10%     83.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     24535742      6.13%     89.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     22164863      5.54%     95.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19084928      4.77%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    400380992                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.766629                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     15209711                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      5105470                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    155909405                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     40547607                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      371372501                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               400389144                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     55                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        380623823                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       155470532                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            430604589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.601557                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.601557                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus2.idleCycles                   9092                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      5979660                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       100714001                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.729699                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           171849332                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          35855925                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      163546501                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    156553050                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts       209312                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     40716091                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    791021018                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    135993407                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts     17726645                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    692552785                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        806374                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     16334196                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       5786176                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     17792546                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        22627                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      3271604                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      2708056                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        722691020                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            684047362                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.655432                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        473674748                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.708456                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             688720113                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       991282307                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      556185990                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.624393                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.624393                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       314101      0.04%      0.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    528103353     74.35%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       729687      0.10%     74.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv      1849255      0.26%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    141978574     19.99%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     37304466      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     710279436                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           13700412                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019289                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       11956105     87.27%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     87.27% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1616771     11.80%     99.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       127536      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     723665747                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1837263229                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    684047362                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   1151458896                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         791021018                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        710279436                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    360416379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      2623899                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    383515498                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    400380052                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.774013                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.688451                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    247813914     61.89%     61.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23587283      5.89%     67.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     15871072      3.96%     71.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     10725633      2.68%     74.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     15821737      3.95%     78.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     20500630      5.12%     83.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     24617860      6.15%     89.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     22259532      5.56%     95.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19182391      4.79%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    400380052                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.773973                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     15115960                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      4971968                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    156553050                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     40716091                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      372930748                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               400389144                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     54                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        380245811                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       155294402                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249655880                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            430027939                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.603764                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.603764                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus3.idleCycles                   7751                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      5975521                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches       100616238                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.727977                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           171647432                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          35812202                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      164164061                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    156399429                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts       209226                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     40668645                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    790294493                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    135835230                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     17713598                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    691863083                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        808151                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents     16398643                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       5782153                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles     17862193                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        23021                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      3269621                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      2705900                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        721948703                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            683362616                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.655404                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        473167977                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.706746                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             688033221                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       990279702                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      555639079                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.623533                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.623533                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass       314014      0.04%      0.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    527611156     74.36%     74.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       729307      0.10%     74.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv      1848613      0.26%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    141813303     19.99%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     37260295      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     709576688                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           13711235                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.019323                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       11942465     87.10%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     87.10% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1642200     11.98%     99.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       126570      0.92%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     722973909                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1835867393                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    683362616                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes   1150582881                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         790294493                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        709576688                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    360266470                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      2621396                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    383353602                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    400381393                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.772252                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.687788                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    247976890     61.94%     61.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23577408      5.89%     67.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     15853348      3.96%     71.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10655022      2.66%     74.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     15825418      3.95%     78.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     20482284      5.12%     83.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     24617908      6.15%     89.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     22237942      5.55%     95.22% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     19155173      4.78%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    400381393                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.772218                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     15233236                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      5116315                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    156399429                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     40668645                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      372537550                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               400389144                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     51                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            5                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    125263335                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       125263340                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            5                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    125263338                       # number of overall hits
system.cpu0.dcache.overall_hits::total      125263343                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     11846476                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11846481                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     11846479                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11846484                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 455567374269                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 455567374269                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 455567374269                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 455567374269                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    137109811                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    137109821                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    137109817                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    137109827                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.086401                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.086401                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.086401                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.086401                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 38455.940338                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38455.924107                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 38455.930599                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 38455.914368                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         5905                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           64                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              128                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    46.132812                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           64                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8384600                       # number of writebacks
system.cpu0.dcache.writebacks::total          8384600                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      3403106                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3403106                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      3403106                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3403106                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      8443370                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8443370                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      8443372                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8443372                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 259080178482                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 259080178482                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 259080355305                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 259080355305                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.061581                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.061581                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.061581                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.061581                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 30684.451645                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30684.451645                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 30684.465318                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30684.465318                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8384600                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    102388274                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      102388277                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     10782904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10782908                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 438710615901                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 438710615901                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    113171178                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    113171185                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.571429                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.095280                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.095280                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 40685.757371                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40685.742279                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      3402955                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3402955                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      7379949                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7379949                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 242578621890                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 242578621890                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.065210                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.065210                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 32869.959114                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 32869.959114                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     22875061                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      22875063                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      1063572                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1063573                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  16856758368                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  16856758368                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     23938633                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     23938636                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.333333                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.044429                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.044429                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 15849.193442                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15849.178541                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          151                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          151                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      1063421                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1063421                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  16501556592                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16501556592                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.044423                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044423                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 15517.425923                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15517.425923                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data            3                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data            2                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data       176823                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       176823                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 88411.500000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 88411.500000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.969004                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          133747977                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8385112                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.950649                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.003392                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.965612                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000007                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999933                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          447                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1105263728                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1105263728                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            1                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           22                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    108072708                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       108072730                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           22                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    108072708                       # number of overall hits
system.cpu0.icache.overall_hits::total      108072730                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          163                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           165                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          163                       # number of overall misses
system.cpu0.icache.overall_misses::total          165                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     12002652                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     12002652                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     12002652                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     12002652                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           24                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    108072871                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    108072895                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           24                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    108072871                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    108072895                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.083333                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000002                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.083333                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000002                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 73635.901840                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72743.345455                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 73635.901840                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72743.345455                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           73                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           73                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           90                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           90                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           90                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           90                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      7934724                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      7934724                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      7934724                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      7934724                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 88163.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 88163.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 88163.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 88163.600000                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           22                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    108072708                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      108072730                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          163                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          165                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     12002652                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     12002652                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    108072871                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    108072895                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 73635.901840                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72743.345455                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           73                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           90                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           90                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      7934724                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      7934724                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 88163.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 88163.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           84.574744                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          108072822                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               92                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         1174704.586957                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    82.574744                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.161279                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.165185                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           86                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.167969                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        864583252                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       864583252                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        7380038                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      5756881                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      7149707                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        58320                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        58320                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq       1005166                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp      1005166                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      7380038                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          184                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     25271464                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           25271648                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         5888                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1073261568                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1073267456                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      4521988                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              289407232                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      12965512                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000252                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.016475                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            12962364     99.98%     99.98% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                3024      0.02%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                 124      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        12965512                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     11187906561                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy          90242                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     8396143449                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      3863106                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        3863106                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      3863106                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       3863106                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst           90                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      4522001                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      4522098                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst           90                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      4522001                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      4522098                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      7872786                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 237901651875                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 237909524661                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      7872786                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 237901651875                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 237909524661                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst           90                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      8385107                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      8385204                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst           90                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      8385107                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      8385204                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.539290                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.539295                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.539290                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.539295                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 87475.400000                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 52609.818502                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 52610.430968                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 87475.400000                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 52609.818502                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 52610.430968                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      4521988                       # number of writebacks
system.cpu0.l2cache.writebacks::total         4521988                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.data            4                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.data            4                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst           90                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      4521997                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      4522087                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst           90                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      4521997                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      4522087                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      7842816                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 236395787247                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 236403630063                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      7842816                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 236395787247                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 236403630063                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.539289                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.539294                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.539289                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.539294                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 87142.400000                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 52276.856275                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 52277.550180                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 87142.400000                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 52276.856275                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 52277.550180                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              4521988                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      4256635                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      4256635                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      4256635                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      4256635                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      4127650                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      4127650                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      4127650                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      4127650                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        58318                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        58318                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data            2                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data        37296                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        37296                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        58320                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        58320                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.000034                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000034                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data        18648                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total        18648                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        36630                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        36630                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.000034                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        18315                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        18315                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       251232                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       251232                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       753933                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       753934                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  14496954867                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  14496954867                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data      1005165                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total      1005166                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.750059                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.750059                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 19228.439221                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 19228.413717                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_hits::.switch_cpus0.data            4                       # number of ReadExReq MSHR hits
system.cpu0.l2cache.ReadExReq_mshr_hits::total            4                       # number of ReadExReq MSHR hits
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       753929                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       753929                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  14245856883                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  14245856883                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.750055                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.750054                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 18895.488677                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 18895.488677                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      3611874                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      3611874                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst           90                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      3768068                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      3768164                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      7872786                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 223404697008                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 223412569794                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst           90                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      7379942                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      7380038                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.510582                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.510589                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 87475.400000                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 59288.923928                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 59289.502738                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           90                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      3768068                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      3768158                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      7842816                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 222149930364                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 222157773180                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.510582                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.510588                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 87142.400000                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 58955.923928                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58956.597144                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2325.756954                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          16827805                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         4524319                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            3.719412                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     0.831347                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.001010                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     1.001769                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    32.887054                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2291.035774                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000203                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000245                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.008029                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.559335                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.567812                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2331                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          209                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1539                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          300                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.569092                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       273769615                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      273769615                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 16815150878149                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 133329585275                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31643.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31643.numOps                      0                       # Number of Ops committed
system.cpu0.thread31643.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            5                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    124827708                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       124827713                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            5                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    124827711                       # number of overall hits
system.cpu1.dcache.overall_hits::total      124827716                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     11837116                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11837121                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     11837119                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11837124                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 455636689551                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 455636689551                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 455636689551                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 455636689551                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data           10                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    136664824                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    136664834                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data           10                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    136664830                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    136664840                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.086614                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.086614                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.086614                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.086614                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 38492.204482                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38492.188223                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 38492.194727                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38492.178468                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         9183                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1583                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              162                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.685185                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   527.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8371768                       # number of writebacks
system.cpu1.dcache.writebacks::total          8371768                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      3402606                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3402606                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      3402606                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3402606                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      8434510                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8434510                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      8434512                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8434512                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 259467293979                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 259467293979                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 259467475131                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 259467475131                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.061717                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061717                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.061717                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061717                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 30762.580633                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30762.580633                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 30762.594817                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30762.594817                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8371768                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            3                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    102015331                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      102015334                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            4                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     10770149                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     10770153                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 438663969927                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 438663969927                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    112785480                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    112785487                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.571429                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.095492                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.095492                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 40729.610141                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40729.595014                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      3402329                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3402329                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      7367820                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7367820                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 242852498739                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 242852498739                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.065326                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065326                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 32961.242096                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32961.242096                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            2                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     22812377                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      22812379                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      1066967                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1066968                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  16972719624                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  16972719624                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     23879344                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     23879347                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.333333                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.044682                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044682                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 15907.445707                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15907.430798                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          277                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          277                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      1066690                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1066690                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  16614795240                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  16614795240                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.044670                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044670                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 15576.029812                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 15576.029812                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data            3                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       181152                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       181152                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data        90576                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        90576                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.968689                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          133304240                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8372280                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.922095                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.003394                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.965295                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000007                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999932                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          188                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          324                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1101691000                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1101691000                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            1                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           22                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    107784547                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       107784569                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           22                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    107784547                       # number of overall hits
system.cpu1.icache.overall_hits::total      107784569                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          159                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           161                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          159                       # number of overall misses
system.cpu1.icache.overall_misses::total          161                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     11342979                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     11342979                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     11342979                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     11342979                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    107784706                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    107784730                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    107784706                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    107784730                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.083333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.083333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 71339.490566                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70453.285714                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 71339.490566                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70453.285714                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           73                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           73                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           86                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           86                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           86                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           86                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      7336989                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7336989                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      7336989                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7336989                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 85313.825581                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 85313.825581                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 85313.825581                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 85313.825581                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           22                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    107784547                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      107784569                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          159                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          161                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     11342979                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     11342979                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    107784706                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    107784730                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 71339.490566                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70453.285714                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           73                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           86                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           86                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      7336989                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7336989                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 85313.825581                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 85313.825581                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           83.908795                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          107784657                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               88                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         1224825.647727                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    81.908795                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.159978                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.163884                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           85                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.166016                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        862277928                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       862277928                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        7367912                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      5757935                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      7135172                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        62372                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        62372                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq       1004456                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp      1004456                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      7367912                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          176                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     25241072                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           25241248                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   1071619072                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          1071624704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      4521339                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              289365696                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      12956079                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000302                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.017737                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            12952248     99.97%     99.97% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                3749      0.03%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                  82      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        12956079                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     11172162321                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          85914                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     8384672601                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      3851942                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        3851942                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      3851942                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       3851942                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           86                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      4520333                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      4520426                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           86                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      4520333                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      4520426                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      7278048                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 238317811965                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 238325090013                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      7278048                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 238317811965                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 238325090013                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           86                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      8372275                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      8372368                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           86                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      8372275                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      8372368                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.539917                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.539922                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.539917                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.539922                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 84628.465116                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 52721.295525                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 52721.820911                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 84628.465116                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 52721.295525                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 52721.820911                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      4521339                       # number of writebacks
system.cpu1.l2cache.writebacks::total         4521339                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           86                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      4520333                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      4520419                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           86                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      4520333                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      4520419                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      7249410                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 236812541076                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 236819790486                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      7249410                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 236812541076                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 236819790486                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.539917                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.539921                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.539917                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.539921                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 84295.465116                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 52388.295525                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 52388.902552                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 84295.465116                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 52388.295525                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 52388.902552                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              4521339                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      4256251                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      4256251                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      4256251                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      4256251                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      4115222                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      4115222                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      4115222                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      4115222                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        62370                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        62370                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data        36963                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total        36963                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        62372                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        62372                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000032                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000032                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data 18481.500000                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 18481.500000                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        36297                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        36297                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000032                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 18148.500000                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18148.500000                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       243125                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       243125                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       761330                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       761331                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  14619441258                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  14619441258                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data      1004455                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total      1004456                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.757953                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.757954                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 19202.502539                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 19202.477317                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       761330                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       761330                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  14365918368                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  14365918368                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.757953                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.757953                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18869.502539                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18869.502539                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      3608817                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      3608817                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           86                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      3759003                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      3759095                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7278048                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 223698370707                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 223705648755                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           86                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      7367820                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      7367912                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.510192                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.510198                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 84628.465116                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 59510.027182                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 59510.506852                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           86                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      3759003                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      3759089                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7249410                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 222446622708                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 222453872118                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.510192                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.510197                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 84295.465116                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 59177.027182                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59177.601839                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2359.211518                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          16806213                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         4523717                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.715134                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     1.626947                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     1.001770                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    63.774180                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2290.808620                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000397                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000245                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.015570                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.559279                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.575979                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2378                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1714                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          272                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          330                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.580566                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       273423589                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      273423589                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 16815150878149                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 133329585275                       # Cumulative time (in ticks) in various power states
system.cpu1.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu1.thread0.numOps                          0                       # Number of Ops committed
system.cpu1.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            5                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    125431918                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       125431923                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            5                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    125431921                       # number of overall hits
system.cpu2.dcache.overall_hits::total      125431926                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     11885243                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11885248                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     11885246                       # number of overall misses
system.cpu2.dcache.overall_misses::total     11885251                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 456016575285                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 456016575285                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 456016575285                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 456016575285                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    137317161                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    137317171                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    137317167                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    137317177                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.086553                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.086553                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.086553                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.086553                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 38368.300529                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38368.284388                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 38368.290844                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38368.274703                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         8777                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              135                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    65.014815                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      8409353                       # number of writebacks
system.cpu2.dcache.writebacks::total          8409353                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      3416875                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3416875                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      3416875                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3416875                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      8468368                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      8468368                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      8468370                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      8468370                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 259488739179                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 259488739179                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 259488919665                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 259488919665                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.061670                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.061670                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.061670                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.061670                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 30642.118904                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 30642.118904                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 30642.132980                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 30642.132980                       # average overall mshr miss latency
system.cpu2.dcache.replacements               8409353                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    102515595                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      102515598                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     10816959                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     10816963                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 439139371716                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 439139371716                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    113332554                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    113332561                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.571429                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.095444                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.095444                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 40597.303893                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40597.288880                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      3416728                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3416728                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      7400231                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      7400231                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 242968679109                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 242968679109                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.065297                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.065297                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 32832.580376                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 32832.580376                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            2                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     22916323                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      22916325                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      1068284                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1068285                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  16877203569                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16877203569                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     23984607                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     23984610                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.333333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.044540                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.044540                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 15798.423986                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 15798.409197                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          147                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          147                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      1068137                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1068137                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  16520060070                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  16520060070                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.044534                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.044534                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 15466.237074                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 15466.237074                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data            3                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       180486                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       180486                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data        90243                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        90243                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.968885                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          133941707                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          8409865                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.926737                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.003391                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.965495                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000007                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999933                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          225                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1106947281                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1106947281                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            1                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           22                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    108217087                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       108217109                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           22                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    108217087                       # number of overall hits
system.cpu2.icache.overall_hits::total      108217109                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          161                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           163                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          161                       # number of overall misses
system.cpu2.icache.overall_misses::total          163                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     11554767                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     11554767                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     11554767                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     11554767                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           24                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    108217248                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    108217272                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           24                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    108217248                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    108217272                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.083333                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.083333                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 71768.739130                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 70888.141104                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 71768.739130                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 70888.141104                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           73                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           73                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           88                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           88                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           88                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           88                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      7662330                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7662330                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      7662330                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7662330                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 87071.931818                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 87071.931818                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 87071.931818                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 87071.931818                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           22                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    108217087                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      108217109                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          161                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          163                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     11554767                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     11554767                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    108217248                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    108217272                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 71768.739130                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 70888.141104                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           73                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           88                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           88                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      7662330                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7662330                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 87071.931818                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 87071.931818                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           84.571247                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          108217199                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               90                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         1202413.322222                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    82.571247                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.161272                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.165178                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           86                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.167969                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        865738266                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       865738266                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        7400321                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      5773607                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      7173267                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        58565                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        58565                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq       1009634                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp      1009634                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      7400321                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          180                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     25346213                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           25346393                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         5760                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   1076429952                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1076435712                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      4537521                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              290401344                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      13006041                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000252                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.016466                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            13002895     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                3019      0.02%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                 127      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        13006041                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     11220958476                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          87912                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     8420952949                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      3872325                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        3872325                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      3872325                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       3872325                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           88                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      4537535                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      4537630                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           88                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      4537535                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      4537630                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      7602390                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 238254842997                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 238262445387                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      7602390                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 238254842997                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 238262445387                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           88                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      8409860                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      8409955                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           88                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      8409860                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      8409955                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.539549                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.539555                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.539549                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.539555                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 86390.795455                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 52507.549363                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 52508.125472                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 86390.795455                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 52507.549363                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 52508.125472                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      4537521                       # number of writebacks
system.cpu2.l2cache.writebacks::total         4537521                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.data            3                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.data            3                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           88                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      4537532                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      4537620                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           88                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      4537532                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      4537620                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      7573086                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 236743813206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 236751386292                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      7573086                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 236743813206                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 236751386292                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.539549                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.539553                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.539549                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.539553                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 86057.795455                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 52174.577106                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 52175.234218                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 86057.795455                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 52174.577106                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 52175.234218                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              4537521                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      4268408                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      4268408                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      4268408                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      4268408                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      4140632                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      4140632                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      4140632                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      4140632                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        58564                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        58564                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        18315                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        58565                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        58565                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000017                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000017                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000017                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       252254                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       252254                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       757379                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       757380                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  14506196283                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  14506196283                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data      1009633                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total      1009634                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.750153                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.750153                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 19153.153551                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 19153.128262                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_hits::.switch_cpus2.data            3                       # number of ReadExReq MSHR hits
system.cpu2.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       757376                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       757376                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  14253958440                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  14253958440                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.750150                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.750149                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 18820.187648                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 18820.187648                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      3620071                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      3620071                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           88                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      3780156                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      3780250                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      7602390                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 223748646714                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 223756249104                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           88                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      7400227                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      7400321                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.510816                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.510822                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 86390.795455                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 59190.320906                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 59190.860156                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           88                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      3780156                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      3780244                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      7573086                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 222489854766                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 222497427852                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.510816                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.510822                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 86057.795455                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 58857.320906                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58857.954103                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2325.107714                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          16877557                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         4539851                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            3.717646                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.831035                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.001017                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     1.001768                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    32.885922                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2290.387972                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000203                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000245                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.008029                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.559177                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.567653                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2330                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1927                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          282                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.568848                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       274581163                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      274581163                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 16815150878149                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 133329585275                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            5                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    125234496                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       125234501                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            5                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    125234499                       # number of overall hits
system.cpu3.dcache.overall_hits::total      125234504                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     11852055                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      11852060                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     11852058                       # number of overall misses
system.cpu3.dcache.overall_misses::total     11852063                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 455502575133                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 455502575133                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 455502575133                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 455502575133                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    137086551                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    137086561                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    137086557                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    137086567                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.086457                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.086457                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.086457                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.086457                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 38432.371022                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 38432.354809                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 38432.361294                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 38432.345081                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         8145                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          238                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              145                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    56.172414                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          119                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      8385968                       # number of writebacks
system.cpu3.dcache.writebacks::total          8385968                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      3403239                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3403239                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      3403239                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3403239                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      8448816                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      8448816                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      8448818                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      8448818                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 260176057173                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 260176057173                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 260176248648                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 260176248648                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.061631                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.061631                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.061631                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.061631                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 30794.380795                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 30794.380795                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 30794.396169                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 30794.396169                       # average overall mshr miss latency
system.cpu3.dcache.replacements               8385968                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            3                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    102355894                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      102355897                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     10784781                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     10784785                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 438489558513                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 438489558513                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    113140675                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    113140682                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.571429                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.095322                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.095322                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 40658.179198                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 40658.164119                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      3402975                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3402975                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      7381806                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      7381806                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 243520753149                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 243520753149                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.065244                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.065244                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 32989.319030                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32989.319030                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            2                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     22878602                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      22878604                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      1067274                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1067275                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  17013016620                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  17013016620                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     23945876                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     23945879                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.333333                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.044570                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.044570                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 15940.626887                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 15940.611951                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          264                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          264                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      1067010                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1067010                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  16655304024                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  16655304024                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.044559                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.044559                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 15609.323272                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 15609.323272                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data            3                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            3                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data            3                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data       191475                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       191475                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 95737.500000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 95737.500000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.968703                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          133725419                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          8386480                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.945357                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.003396                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.965307                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000007                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999932                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          330                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          182                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1105079016                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1105079016                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            1                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           22                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst    108131086                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       108131108                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           22                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst    108131086                       # number of overall hits
system.cpu3.icache.overall_hits::total      108131108                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          160                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           162                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          160                       # number of overall misses
system.cpu3.icache.overall_misses::total          162                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     11566089                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     11566089                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     11566089                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     11566089                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           24                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst    108131246                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    108131270                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           24                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst    108131246                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    108131270                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.083333                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.083333                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 72288.056250                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 71395.611111                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 72288.056250                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 71395.611111                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           74                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           74                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst           86                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           86                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst           86                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           86                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst      7345647                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      7345647                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst      7345647                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      7345647                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 85414.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 85414.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 85414.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 85414.500000                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           22                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst    108131086                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      108131108                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          160                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          162                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     11566089                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     11566089                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst    108131246                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    108131270                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 72288.056250                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 71395.611111                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           74                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           74                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst           86                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           86                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst      7345647                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      7345647                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 85414.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 85414.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           83.911957                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          108131196                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               88                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         1228763.590909                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    81.911957                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.159984                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.163891                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           85                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.166016                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        865050248                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       865050248                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        7381895                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      5769196                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      7142507                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq        62471                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp        62471                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq       1004673                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp      1004673                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      7381896                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          176                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     25283871                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           25284047                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         5632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   1073436672                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          1073442304                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      4525735                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              289647040                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      12974775                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000314                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.018232                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            12970827     99.97%     99.97% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                3826      0.03%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                 122      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        12974775                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     11191110021                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy          86246                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     8398891700                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      3861755                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        3861755                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      3861755                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       3861755                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst           86                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      4524721                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      4524814                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst           86                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      4524721                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      4524814                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst      7286373                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 238978746702                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 238986033075                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst      7286373                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 238978746702                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 238986033075                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst           86                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      8386476                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      8386569                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst           86                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      8386476                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      8386569                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.539526                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.539531                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.539526                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.539531                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 84725.267442                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 52816.239212                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 52816.763976                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 84725.267442                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 52816.239212                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 52816.763976                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      4525735                       # number of writebacks
system.cpu3.l2cache.writebacks::total         4525735                       # number of writebacks
system.cpu3.l2cache.demand_mshr_hits::.switch_cpus3.data            2                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.overall_mshr_hits::.switch_cpus3.data            2                       # number of overall MSHR hits
system.cpu3.l2cache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst           86                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      4524719                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      4524805                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst           86                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      4524719                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      4524805                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst      7257735                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 237471998958                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 237479256693                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst      7257735                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 237471998958                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 237479256693                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.539526                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.539530                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.539526                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.539530                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 84392.267442                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 52483.258951                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 52483.865425                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 84392.267442                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 52483.258951                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 52483.865425                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              4525735                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      4264773                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      4264773                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      4264773                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      4264773                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      4120902                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      4120902                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      4120902                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      4120902                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data        62469                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        62469                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        36963                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        36963                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data        62471                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        62471                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000032                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000032                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data 18481.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total 18481.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        36297                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        36297                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000032                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 18148.500000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18148.500000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       243314                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       243314                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       761358                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       761359                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  14659218774                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  14659218774                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data      1004672                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total      1004673                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.757817                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.757818                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 19254.041823                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 19254.016534                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_hits::.switch_cpus3.data            2                       # number of ReadExReq MSHR hits
system.cpu3.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       761356                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       761356                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  14405670909                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  14405670909                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.757815                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.757815                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 18921.070969                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 18921.070969                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      3618441                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      3618441                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst           86                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      3763363                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      3763455                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      7286373                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 224319527928                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 224326814301                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst           86                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      7381804                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      7381896                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.509816                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.509822                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 84725.267442                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 59606.136301                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 59606.615278                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst           86                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      3763363                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      3763449                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      7257735                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 223066328049                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 223073585784                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.509816                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.509821                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 84392.267442                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 59273.136301                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59273.710308                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2359.274100                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          16834713                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         4528113                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            3.717821                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    16815150868482                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     1.627769                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.001772                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    63.774137                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2290.870422                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000397                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000488                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000245                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.015570                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.559295                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.575995                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2378                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1455                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          585                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          330                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.580566                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       273884049                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      273884049                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 16815150878149                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 133329585275                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            15070964                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       6134862                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean      12083921                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           6680439                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                15                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               15                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            3033987                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           3033987                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       15070964                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     13563777                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     13559045                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     13610378                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     13572205                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                54305405                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    578667328                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    578471232                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    580655808                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    579032768                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               2316827136                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           6803749                       # Total snoops (count)
system.l3bus.snoopTraffic                     7891840                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           24932802                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 24932802    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             24932802                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          18107589141                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization               13.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          3027396497                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          3026439953                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          3037689664                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               2.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          3029409195                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               2.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst            6                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data      2810094                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      2804353                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      2812117                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst            3                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      2804206                       # number of demand (read+write) hits
system.l3cache.demand_hits::total            11230786                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst            6                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data      2810094                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst            3                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      2804353                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst            4                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      2812117                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst            3                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      2804206                       # number of overall hits
system.l3cache.overall_hits::total           11230786                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst           84                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      1711901                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           83                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      1715978                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           84                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      1725413                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst           83                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      1720511                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           6874165                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst           84                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      1711901                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           83                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      1715978                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           84                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      1725413                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst           83                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      1720511                       # number of overall misses
system.l3cache.overall_misses::total          6874165                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      7396263                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 178648889456                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      6860799                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 179155359176                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      7161831                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 178910002864                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst      6866460                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 179798815650                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 716541352499                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      7396263                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 178648889456                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      6860799                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 179155359176                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      7161831                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 178910002864                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst      6866460                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 179798815650                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 716541352499                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst           90                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      4521995                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           86                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      4520331                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           88                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      4537530                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst           86                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      4524717                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        18104951                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst           90                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      4521995                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           86                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      4520331                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           88                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      4537530                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst           86                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      4524717                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       18104951                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.378572                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.965116                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.379613                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.954545                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.380254                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.965116                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.380247                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.379684                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.378572                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.965116                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.379613                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.954545                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.380254                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.965116                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.380247                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.379684                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 88050.750000                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 104357.021496                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 82660.228916                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 104404.228478                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 85259.892857                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 103691.117932                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 82728.433735                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 104503.147989                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 104236.856767                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 88050.750000                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 104357.021496                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 82660.228916                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 104404.228478                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 85259.892857                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 103691.117932                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 82728.433735                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 104503.147989                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 104236.856767                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         123310                       # number of writebacks
system.l3cache.writebacks::total               123310                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst           84                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      1711901                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           83                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      1715978                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           84                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      1725413                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst           83                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      1720511                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      6874137                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst           84                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      1711901                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           83                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      1715978                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           84                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      1725413                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst           83                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      1720511                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      6874137                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      6836823                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 167247628796                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      6308019                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 167726945696                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      6602391                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 167418752284                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst      6313680                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 168340212390                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 670759600079                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      6836823                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 167247628796                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      6308019                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 167726945696                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      6602391                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 167418752284                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst      6313680                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 168340212390                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 670759600079                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.378572                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.965116                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.379613                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.954545                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.380254                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.965116                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.380247                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.379683                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.378572                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.965116                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.379613                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.954545                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.380254                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.965116                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.380247                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.379683                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 81390.750000                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 97697.021496                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 76000.228916                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 97744.228478                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 78599.892857                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 97031.117932                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 76068.433735                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 97843.147989                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 97577.281349                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 81390.750000                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 97697.021496                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 76000.228916                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 97744.228478                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 78599.892857                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 97031.117932                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 76068.433735                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 97843.147989                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 97577.281349                       # average overall mshr miss latency
system.l3cache.replacements                   6803749                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      6011552                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      6011552                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      6011552                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      6011552                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks     12083921                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total     12083921                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks     12083921                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total     12083921                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data            4                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            4                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            4                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              15                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           15                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       750119                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       757179                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       753588                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       757104                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          3017990                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data         3808                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data         4149                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data         3786                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data         4250                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          15997                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data    685249681                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data    676052583                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    631555451                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data    716992252                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   2709849967                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       753927                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       761328                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       757374                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       761354                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      3033987                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.005051                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.005450                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.004999                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.005582                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.005273                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 179950.021271                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 162943.500362                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 166813.378500                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 168704.059294                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 169397.384947                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data         3808                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data         4149                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data         3786                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data         4250                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        15993                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    659888401                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    648420243                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    606340691                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    688687252                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   2603336587                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.005051                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.005450                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.004999                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.005582                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.005271                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 173290.021271                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 156283.500362                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 160153.378500                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 162044.059294                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 162779.752829                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst            6                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      2059975                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            3                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      2047174                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst            4                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      2058529                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst            3                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      2047102                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      8212796                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst           84                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      1708093                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           83                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      1711829                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           84                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      1721627                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst           83                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      1716261                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      6858168                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      7396263                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 177963639775                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      6860799                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 178479306593                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      7161831                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 178278447413                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      6866460                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 179081823398                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 713831502532                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst           90                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      3768068                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           86                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      3759003                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           88                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      3780156                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst           86                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      3763363                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     15070964                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.933333                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.453307                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.965116                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.455394                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.954545                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.455438                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.965116                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.456045                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.455058                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 88050.750000                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 104188.495460                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 82660.228916                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 104262.345476                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 85259.892857                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 103552.306866                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 82728.433735                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 104344.166416                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 104084.866765                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           84                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1708093                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           83                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1711829                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           84                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1721627                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst           83                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      1716261                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      6858144                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      6836823                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 166587740395                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      6308019                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 167078525453                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      6602391                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 166812411593                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      6313680                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 167651525138                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 668156263492                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.933333                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.453307                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.965116                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.455394                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.954545                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.455438                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.965116                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.456045                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.455057                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 81390.750000                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 97528.495460                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 76000.228916                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 97602.345476                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 78599.892857                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 96892.306866                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 76068.433735                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 97684.166416                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 97425.231009                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61593.704071                       # Cycle average of tags in use
system.l3cache.tags.total_refs               29326274                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             18094838                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.620698                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16815196082889                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61593.704071                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.939845                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.939845                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        60291                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          357                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         8421                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        47765                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         3748                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.919968                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            597301862                       # Number of tag accesses
system.l3cache.tags.data_accesses           597301862                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    123133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        84.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   1710943.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        83.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   1714985.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        84.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1724656.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        83.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   1719409.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003768204374                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7677                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7677                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11201592                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             116927                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6874137                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123310                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6874137                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123310                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3810                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   177                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.91                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6874137                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123310                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  843707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1043572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1136892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1052561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  846946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  632697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  445736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  302146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  203186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  135852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  87973                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  56239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  34067                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  19988                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  11756                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   6875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   4062                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    294                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   9221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   9472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   9628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   9906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   9344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   2418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   1205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                    963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                    652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                    429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                    337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                    290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                    263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                    215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                   187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                   198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                   186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                   179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                   170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                   144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                   135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                   134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                   129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                    99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                    73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                    52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                    37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                    29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                    15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     894.919370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3338.998945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095         7020     91.44%     91.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191          370      4.82%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287          154      2.01%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383           68      0.89%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479           32      0.42%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-24575           14      0.18%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-28671           16      0.21%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-32767            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-135167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7677                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.032825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.027851                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.483135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7596     98.94%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.12%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               59      0.77%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.03%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7677                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  243840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               439944768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7891840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3299.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     59.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  133325188020                       # Total gap between requests
system.mem_ctrls.avgGap                      19053.40                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         5376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    109500352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         5312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    109759040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         5376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    110377984                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         5312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    110042176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7877376                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 40321.130420531837                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 821275664.822571516037                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 39841.116963144552                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 823215879.217330813408                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 40321.130420531837                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 827858089.363723278046                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 39841.116963144552                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 825339458.752812266350                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 59081976.389056436718                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst           84                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      1711901                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           83                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      1715978                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           84                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      1725413                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst           83                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      1720511                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       123310                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      3688590                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 103098218175                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      3197130                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 103425389986                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      3453554                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 102760401883                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      3202467                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 103869833527                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 7449713377440                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     43911.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     60224.40                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     38519.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     60271.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     41113.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     59556.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     38583.94                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     60371.50                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  60414511.21                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          3298900                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              30345                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                     9436                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                 206114                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            8                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4           10                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            9                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            2                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    109561664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         5312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    109822592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    110426432                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         5312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    110112704                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     439946560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         5312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         5312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        21888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7891840                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7891840                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst           84                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      1711901                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           83                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      1715978                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           84                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      1725413                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst           83                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      1720511                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        6874165                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       123310                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        123310                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         2400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         2400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         2400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         2400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst        40321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    821735518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        39841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    823692533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        40321                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    828221460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst        39841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    825868434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3299691708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst        40321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        39841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        40321                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst        39841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       164165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     59190459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        59190459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     59190459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         2400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         2400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         2400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         2400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst        40321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    821735518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        39841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    823692533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        40321                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    828221460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst        39841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    825868434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3358882168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              6870327                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              123084                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       201783                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       201820                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       225410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       228393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       218769                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       217300                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       214600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       214989                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       216069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       215559                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       216032                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       216242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       224884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       224946                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       224478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       224799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       203272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       203365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       211086                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       211621                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       221183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       220915                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       204217                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       205071                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       230203                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       230794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       206424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       204080                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       202601                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       203227                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       213446                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       212749                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3716                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4190                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4264                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3405                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3873                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3837                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3796                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3725                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4084                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4106                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4064                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4059                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4184                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4192                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         3483                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         3480                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         3856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         3862                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         3955                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         3952                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         3704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         3703                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         4444                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         4289                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         3263                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         3190                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         3513                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         3511                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         4155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         3802                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            292991625428                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           22891929564                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       413167385312                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                42645.95                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           60137.95                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             3681605                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              12808                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.59                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           10.41                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      3298998                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   135.670984                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    84.841433                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   219.000729                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      2777081     84.18%     84.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       185187      5.61%     89.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        52291      1.59%     91.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        45161      1.37%     92.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        35446      1.07%     93.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        30372      0.92%     94.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        26246      0.80%     95.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        20785      0.63%     96.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       126429      3.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      3298998                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             439700928                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7877376                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3297.849417                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               59.081976                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   17.48                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               17.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    10288756610.496126                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    13678770006.518135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   28898771881.593769                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  462610721.663989                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 47533691766.841972                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 101277375295.019058                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 9219857781.113565                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  211359834063.273560                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1585.243198                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  13194631776                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  12008850000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 108126103499                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6858168                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       123310                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6680439                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15997                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15997                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        6858168                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     20552079                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     20552079                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               20552079                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    447838400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    447838400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               447838400                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6874165                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6874165    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6874165                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          4718995293                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               3.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12536910192                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups      144584362                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     96183823                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      5761010                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     50662477                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       50599560                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.875811                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed       19952343                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups     18701778                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits     18522154                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       179624                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted        37548                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    360058950                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      5760918                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    349344005                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     1.230520                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.455816                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    245555479     70.29%     70.29% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     29119815      8.34%     78.63% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     12645855      3.62%     82.25% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     13403925      3.84%     86.08% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      8537305      2.44%     88.53% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3786078      1.08%     89.61% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2129464      0.61%     90.22% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3933509      1.13%     91.35% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     30232575      8.65%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    349344005                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249567308                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     429874857                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          109237192                       # Number of memory references committed
system.switch_cpus0.commit.loads             85298559                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          64205920                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          429339547                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      8256212                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       281229      0.07%      0.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    318014889     73.98%     74.04% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       562719      0.13%     74.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv      1778828      0.41%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     85298559     19.84%     94.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     23938633      5.57%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    429874857                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     30232575                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        18150233                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    243788529                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles        116369720                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     16291754                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       5780747                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     46848271                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           93                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     875641874                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          612                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses          135787738                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           35802121                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              1556171                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               282745                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      4771826                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             546397936                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches          144584362                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     89074057                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            389828325                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles       11561678                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines        108072871                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          120                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    400380990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     2.362419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.133371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       225759687     56.39%     56.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1        14029162      3.50%     59.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2        12266865      3.06%     62.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3        22058313      5.51%     68.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        21707851      5.42%     73.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        12306945      3.07%     76.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6        11763453      2.94%     79.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7        21726689      5.43%     85.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        58762025     14.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    400380990                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361110                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.364667                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses          108072871                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           22614096                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       71026587                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses       401490                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        22664                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      16712197                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads         2309                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache            82                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 133329595275                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       5780747                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        25471520                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      201770290                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles        123412926                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     43945500                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     844936501                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      3983402                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      18861026                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      29568007                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        478136                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    882787352                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         2258166866                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1262051362                       # Number of integer rename lookups
system.switch_cpus0.rename.committedMaps    453469278                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       429317985                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         47453607                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              1109045237                       # The number of ROB reads
system.switch_cpus0.rob.writes             1631192562                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249567308                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          429874857                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups      144197879                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     95929938                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      5742639                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     50538003                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       50475118                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.875569                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed       19896598                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups     18650349                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits     18470059                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       180290                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted        37668                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    359098286                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      5742546                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    349479907                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.226751                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.452846                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0    246006266     70.39%     70.39% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     28965801      8.29%     78.68% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     12614941      3.61%     82.29% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     13375126      3.83%     86.12% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      8564075      2.45%     88.57% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3782027      1.08%     89.65% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2122919      0.61%     90.26% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3890322      1.11%     91.37% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     30158430      8.63%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    349479907                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    248908537                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     428724704                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          108959907                       # Number of memory references committed
system.switch_cpus1.commit.loads             85080563                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          64030557                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          428191162                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      8232311                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       280320      0.07%      0.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    317150873     73.98%     74.04% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       560813      0.13%     74.17% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv      1772791      0.41%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     85080563     19.85%     94.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     23879344      5.57%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    428724704                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     30158430                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        18105180                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles    244224203                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles        116017721                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     16271317                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       5762564                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     46725693                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           96                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     873240616                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          636                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          135412833                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           35702346                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses              1555507                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               282656                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      4755791                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             544944805                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches          144197879                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     88841775                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            389862544                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles       11525314                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines        107784706                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          112                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    400380992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.356101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.131439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0       226214569     56.50%     56.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1        13996527      3.50%     60.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2        12233951      3.06%     63.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        22002217      5.50%     68.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        21656869      5.41%     73.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        12278744      3.07%     77.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6        11738830      2.93%     79.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7        21661480      5.41%     85.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        58597805     14.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    400380992                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.360144                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.361038                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses          107784706                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           22624781                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       70828826                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses       400053                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        22906                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      16668259                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads         2338                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache           108                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 133329595275                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       5762564                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        25411074                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      202423956                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles        123056914                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     43726477                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     842630775                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      3962541                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      18922649                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      29296472                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        524033                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    880395929                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         2251962996                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1258595334                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps    452267581                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       428128260                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         47453521                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              1107144467                       # The number of ROB reads
system.switch_cpus1.rob.writes             1626833898                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        248908537                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          428724704                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups      144780254                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     96317377                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      5766469                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     50736743                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       50673894                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.876127                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed       19977423                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups     18726133                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits     18545522                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses       180611                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted        37646                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    360451710                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      5766376                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    349288131                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     1.232806                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.457370                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    245316549     70.23%     70.23% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     29167600      8.35%     78.58% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     12666418      3.63%     82.21% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     13428392      3.84%     86.05% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      8563760      2.45%     88.51% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3799686      1.09%     89.59% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2131926      0.61%     90.20% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      3936449      1.13%     91.33% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     30277351      8.67%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    349288131                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     430604589                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          109438565                       # Number of memory references committed
system.switch_cpus2.commit.loads             85453955                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          64313232                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          430068934                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      8268865                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       281407      0.07%      0.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    318541537     73.98%     74.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       563100      0.13%     74.17% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv      1779980      0.41%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     85453955     19.85%     94.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     23984610      5.57%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    430604589                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     30277351                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        18179110                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    243573058                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles        116507882                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     16333819                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       5786176                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     46918871                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           94                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     876845317                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          612                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses          135993164                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           35855925                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              1562172                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               283970                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      4775909                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             547146385                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches          144780254                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     89196839                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            389817858                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles       11572538                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.pendingQuiesceStallCycles           16                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.cacheLines        108217248                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          116                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    400380052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.365620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.134244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0       225517825     56.33%     56.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1        14051237      3.51%     59.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        12282058      3.07%     62.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3        22088528      5.52%     68.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        21741812      5.43%     73.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        12324752      3.08%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6        11780303      2.94%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7        21754975      5.43%     85.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        58838562     14.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    400380052                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361599                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.366537                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses          108217248                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           22658131                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       71099085                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses       401063                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        22627                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      16731480                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads         2323                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            80                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 133329595275                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       5786176                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        25514654                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      201482216                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles        123576354                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     44020645                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     846111020                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      3921119                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      19114012                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      29655787                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        434705                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    884022986                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         2261271578                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1263792986                       # Number of integer rename lookups
system.switch_cpus2.rename.committedMaps    454244860                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       429778054                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         47627633                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              1110067079                       # The number of ROB reads
system.switch_cpus2.rob.writes             1633492808                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          430604589                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups      144662187                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     96235518                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      5762104                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     50694294                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       50631145                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.875432                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed       19962121                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups     18712171                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits     18531561                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses       180610                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted        37720                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    360302179                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      5762016                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    349310869                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.231075                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.456128                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0    245525933     70.29%     70.29% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     29050983      8.32%     78.61% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     12658034      3.62%     82.23% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     13413959      3.84%     86.07% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8583931      2.46%     88.53% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3790760      1.09%     89.61% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2130716      0.61%     90.22% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3907233      1.12%     91.34% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     30249320      8.66%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    349310869                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249655880                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     430027939                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          109277266                       # Number of memory references committed
system.switch_cpus3.commit.loads             85331389                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          64227967                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          429492488                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      8259184                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       281302      0.07%      0.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    318127187     73.98%     74.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       562880      0.13%     74.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv      1779304      0.41%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     85331389     19.84%     94.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     23945877      5.57%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    430027939                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     30249320                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        18163704                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles    243721728                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles        116398636                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     16315165                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       5782153                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     46869518                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           91                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     876038531                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          596                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          135834924                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           35812202                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses              1556374                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               282676                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      4772439                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             546679632                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches          144662187                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     89124827                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            389826713                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles       11564482                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines        108131246                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          116                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    400381393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     2.363644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.133644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0       225659954     56.36%     56.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        14040050      3.51%     59.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        12278107      3.07%     62.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        22069038      5.51%     68.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        21720470      5.42%     73.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        12317509      3.08%     76.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6        11775017      2.94%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7        21733919      5.43%     85.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        58787329     14.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    400381393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.361304                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.365371                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses          108131246                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948480463424                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           22691678                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       71068019                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses       401728                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        23021                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      16722763                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads         2351                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache           102                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 133329595275                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       5782153                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        25489613                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      202065741                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles        123456971                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     43586908                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     845327497                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      3927366                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      18896432                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      29142903                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        530200                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    883195840                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         2259206447                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1262630444                       # Number of integer rename lookups
system.switch_cpus3.rename.committedMaps    453628210                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       429567519                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         47530896                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              1109391667                       # The number of ROB reads
system.switch_cpus3.rob.writes             1632018692                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249655880                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          430027939                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
