{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 23 21:51:23 2024 " "Info: Processing started: Sat Nov 23 21:51:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off au -c au --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off au -c au --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ac\[0\] t\[7\] 14.481 ns Longest " "Info: Longest tpd from source pin \"ac\[0\]\" to destination pin \"t\[7\]\" is 14.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns ac\[0\] 1 PIN PIN_58 3 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_58; Fanout = 3; PIN Node = 'ac\[0\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ac[0] } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/experiment2/au/au.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.273 ns) + CELL(0.398 ns) 6.511 ns Equal0~1 2 COMB LCCOMB_X12_Y12_N28 9 " "Info: 2: + IC(5.273 ns) + CELL(0.398 ns) = 6.511 ns; Loc. = LCCOMB_X12_Y12_N28; Fanout = 9; COMB Node = 'Equal0~1'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.671 ns" { ac[0] Equal0~1 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/experiment2/au/au.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.484 ns) + CELL(0.420 ns) 7.415 ns Add0~7 3 COMB LCCOMB_X13_Y12_N12 2 " "Info: 3: + IC(0.484 ns) + CELL(0.420 ns) = 7.415 ns; Loc. = LCCOMB_X13_Y12_N12; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Equal0~1 Add0~7 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/experiment2/au/au.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.414 ns) 8.094 ns Add0~9 4 COMB LCCOMB_X13_Y12_N18 2 " "Info: 4: + IC(0.265 ns) + CELL(0.414 ns) = 8.094 ns; Loc. = LCCOMB_X13_Y12_N18; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/experiment2/au/au.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.165 ns Add0~13 5 COMB LCCOMB_X13_Y12_N20 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 8.165 ns; Loc. = LCCOMB_X13_Y12_N20; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~9 Add0~13 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/experiment2/au/au.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.236 ns Add0~17 6 COMB LCCOMB_X13_Y12_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.236 ns; Loc. = LCCOMB_X13_Y12_N22; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~13 Add0~17 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/experiment2/au/au.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.307 ns Add0~21 7 COMB LCCOMB_X13_Y12_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.307 ns; Loc. = LCCOMB_X13_Y12_N24; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~17 Add0~21 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/experiment2/au/au.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.378 ns Add0~25 8 COMB LCCOMB_X13_Y12_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 8.378 ns; Loc. = LCCOMB_X13_Y12_N26; Fanout = 2; COMB Node = 'Add0~25'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~21 Add0~25 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/experiment2/au/au.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.449 ns Add0~29 9 COMB LCCOMB_X13_Y12_N28 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 8.449 ns; Loc. = LCCOMB_X13_Y12_N28; Fanout = 1; COMB Node = 'Add0~29'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add0~25 Add0~29 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/experiment2/au/au.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.859 ns Add0~32 10 COMB LCCOMB_X13_Y12_N30 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 8.859 ns; Loc. = LCCOMB_X13_Y12_N30; Fanout = 1; COMB Node = 'Add0~32'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add0~29 Add0~32 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/experiment2/au/au.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.427 ns) + CELL(0.150 ns) 9.436 ns Add0~34 11 COMB LCCOMB_X12_Y12_N26 1 " "Info: 11: + IC(0.427 ns) + CELL(0.150 ns) = 9.436 ns; Loc. = LCCOMB_X12_Y12_N26; Fanout = 1; COMB Node = 'Add0~34'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.577 ns" { Add0~32 Add0~34 } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/experiment2/au/au.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.237 ns) + CELL(2.808 ns) 14.481 ns t\[7\] 12 PIN PIN_70 0 " "Info: 12: + IC(2.237 ns) + CELL(2.808 ns) = 14.481 ns; Loc. = PIN_70; Fanout = 0; PIN Node = 't\[7\]'" {  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.045 ns" { Add0~34 t[7] } "NODE_NAME" } } { "au.v" "" { Text "E:/electronic circuit design/experiment2/au/au.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.795 ns ( 40.02 % ) " "Info: Total cell delay = 5.795 ns ( 40.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.686 ns ( 59.98 % ) " "Info: Total interconnect delay = 8.686 ns ( 59.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.481 ns" { ac[0] Equal0~1 Add0~7 Add0~9 Add0~13 Add0~17 Add0~21 Add0~25 Add0~29 Add0~32 Add0~34 t[7] } "NODE_NAME" } } { "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/90sp1/quartus/bin/Technology_Viewer.qrui" "14.481 ns" { ac[0] {} ac[0]~combout {} Equal0~1 {} Add0~7 {} Add0~9 {} Add0~13 {} Add0~17 {} Add0~21 {} Add0~25 {} Add0~29 {} Add0~32 {} Add0~34 {} t[7] {} } { 0.000ns 0.000ns 5.273ns 0.484ns 0.265ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.427ns 2.237ns } { 0.000ns 0.840ns 0.398ns 0.420ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 2.808ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 23 21:51:25 2024 " "Info: Processing ended: Sat Nov 23 21:51:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
