{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642598759484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642598759485 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 19 18:55:59 2022 " "Processing started: Wed Jan 19 18:55:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642598759485 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642598759485 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nor_gate -c nor_gate " "Command: quartus_map --read_settings_files=on --write_settings_files=off nor_gate -c nor_gate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642598759486 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642598759840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642598759840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nor_gate-nor_arc " "Found design unit 1: nor_gate-nor_arc" {  } { { "nor_gate.vhd" "" { Text "/home/zestyoreo/IITB/CS 232/lab1/nor/nor_gate.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642598785255 ""} { "Info" "ISGN_ENTITY_NAME" "1 nor_gate " "Found entity 1: nor_gate" {  } { { "nor_gate.vhd" "" { Text "/home/zestyoreo/IITB/CS 232/lab1/nor/nor_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642598785255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642598785255 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nor_gate " "Elaborating entity \"nor_gate\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642598785355 ""}
{ "Warning" "WSGN_SEARCH_FILE" "or_gate.vhd 2 1 " "Using design file or_gate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_gate-or_arc " "Found design unit 1: or_gate-or_arc" {  } { { "or_gate.vhd" "" { Text "/home/zestyoreo/IITB/CS 232/lab1/nor/or_gate.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642598785392 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_gate " "Found entity 1: or_gate" {  } { { "or_gate.vhd" "" { Text "/home/zestyoreo/IITB/CS 232/lab1/nor/or_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642598785392 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1642598785392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate or_gate:OrInst1 " "Elaborating entity \"or_gate\" for hierarchy \"or_gate:OrInst1\"" {  } { { "nor_gate.vhd" "OrInst1" { Text "/home/zestyoreo/IITB/CS 232/lab1/nor/nor_gate.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642598785393 ""}
{ "Warning" "WSGN_SEARCH_FILE" "not_gate.vhd 2 1 " "Using design file not_gate.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not_gate-not_arc " "Found design unit 1: not_gate-not_arc" {  } { { "not_gate.vhd" "" { Text "/home/zestyoreo/IITB/CS 232/lab1/nor/not_gate.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642598785406 ""} { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "not_gate.vhd" "" { Text "/home/zestyoreo/IITB/CS 232/lab1/nor/not_gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642598785406 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1642598785406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate not_gate:NotInst1 " "Elaborating entity \"not_gate\" for hierarchy \"not_gate:NotInst1\"" {  } { { "nor_gate.vhd" "NotInst1" { Text "/home/zestyoreo/IITB/CS 232/lab1/nor/nor_gate.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642598785407 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642598785961 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642598785961 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642598785961 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642598785961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642598786060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 19 18:56:26 2022 " "Processing ended: Wed Jan 19 18:56:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642598786060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642598786060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642598786060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642598786060 ""}
