-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 12.1 Build 177 11/07/2012 SJ Full Version"

-- DATE "12/28/2016 10:27:21"

-- 
-- Device: Altera EP4CE6F17C8 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	sd_sdram_vga IS
    PORT (
	CLOCK : IN std_logic;
	key1 : IN std_logic;
	rst_n : IN std_logic;
	S_CLK : OUT std_logic;
	S_CKE : OUT std_logic;
	S_NCS : OUT std_logic;
	S_NWE : OUT std_logic;
	S_NCAS : OUT std_logic;
	S_NRAS : OUT std_logic;
	S_DQM : OUT std_logic_vector(1 DOWNTO 0);
	S_BA : OUT std_logic_vector(1 DOWNTO 0);
	S_A : OUT std_logic_vector(12 DOWNTO 0);
	S_DB : INOUT std_logic_vector(15 DOWNTO 0);
	vga_hs : OUT std_logic;
	vga_vs : OUT std_logic;
	vga_red : OUT std_logic_vector(4 DOWNTO 0);
	vga_green : OUT std_logic_vector(5 DOWNTO 0);
	vga_blue : OUT std_logic_vector(4 DOWNTO 0);
	SD_clk : OUT std_logic;
	SD_cs : OUT std_logic;
	SD_datain : OUT std_logic;
	SD_dataout : IN std_logic
	);
END sd_sdram_vga;

-- Design Ports Information
-- S_CLK	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_CKE	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_NCS	=>  Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_NWE	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_NCAS	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_NRAS	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_DQM[0]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_DQM[1]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_BA[0]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_BA[1]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_A[0]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_A[1]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_A[2]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_A[3]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_A[4]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_A[5]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_A[6]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_A[7]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_A[8]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_A[9]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_A[10]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_A[11]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_A[12]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_hs	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_vs	=>  Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_red[0]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_red[1]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_red[2]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_red[3]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_red[4]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_green[0]	=>  Location: PIN_F5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_green[1]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_green[2]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_green[3]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_green[4]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_green[5]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_blue[0]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_blue[1]	=>  Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_blue[2]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_blue[3]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- vga_blue[4]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SD_clk	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SD_cs	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- SD_datain	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_DB[0]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_DB[1]	=>  Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_DB[2]	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_DB[3]	=>  Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_DB[4]	=>  Location: PIN_L13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_DB[5]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_DB[6]	=>  Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_DB[7]	=>  Location: PIN_K12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_DB[8]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_DB[9]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_DB[10]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_DB[11]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_DB[12]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_DB[13]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_DB[14]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- S_DB[15]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- CLOCK	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- rst_n	=>  Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SD_dataout	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- key1	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF sd_sdram_vga IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK : std_logic;
SIGNAL ww_key1 : std_logic;
SIGNAL ww_rst_n : std_logic;
SIGNAL ww_S_CLK : std_logic;
SIGNAL ww_S_CKE : std_logic;
SIGNAL ww_S_NCS : std_logic;
SIGNAL ww_S_NWE : std_logic;
SIGNAL ww_S_NCAS : std_logic;
SIGNAL ww_S_NRAS : std_logic;
SIGNAL ww_S_DQM : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_S_BA : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_S_A : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_vga_hs : std_logic;
SIGNAL ww_vga_vs : std_logic;
SIGNAL ww_vga_red : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_vga_green : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_vga_blue : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_SD_clk : std_logic;
SIGNAL ww_SD_cs : std_logic;
SIGNAL ww_SD_datain : std_logic;
SIGNAL ww_SD_dataout : std_logic;
SIGNAL \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1_INCLK_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1_CLK_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\ : std_logic_vector(17 DOWNTO 0);
SIGNAL \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_system_ctrl|pll_rst~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_system_ctrl|sysrst_nr2~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_locked\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[11]~40_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[14]~47\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[15]~48_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[11]~38_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[2]~24_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[17]~54_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[18]~56_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[14]~27_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[11]~18_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|picture_store~q\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~15_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~24_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~28_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~30_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~32_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~36_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~38_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~40_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~42_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~44_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~46_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~49\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~50_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|counter[2]~11_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|counter[3]~13_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[12]~37_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[3]~28_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[14]~51\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[15]~52_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[3]~23_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[5]~27_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[6]~29_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[5]~43_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[15]~63_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[19]~71_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[21]~75_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[22]~77_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[27]~87_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[30]~94\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[31]~95_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[0]~14_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[5]~28_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[8]~35\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[9]~36_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Add0~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Add0~5\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Add0~7\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Add0~6_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Add0~9\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Add0~8_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Add0~10_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[2]~15_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[5]~21_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[1]~11_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[3]~15_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[4]~17_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[9]~27_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add0~6_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan6~0_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|Equal0~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1011~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector8~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector7~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector6~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector5~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector4~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector3~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~10_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~12_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~8_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~7_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~8_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~13_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~14_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Equal1~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Equal1~6_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Equal1~10_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Equal1~11_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Equal1~12_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Equal1~13_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Equal1~14_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|LessThan3~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector1~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal5~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal5~6_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal5~10_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Mux4~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal0~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal0~7_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal0~11_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal4~3_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal4~7_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal4~10_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal2~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal2~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal2~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal2~3_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal2~4_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal2~5_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal2~6_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal2~7_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal2~8_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal2~9_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal2~10_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal2~11_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal2~12_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal2~13_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal2~14_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|SD_datain~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Mux4~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal0~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector11~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~6_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~44_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_ackr1~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_ackr2~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~47_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|always2~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|always2~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|always2~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector91~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~12_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~20_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~21_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~26_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~31_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~32_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~33_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~34_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~35_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~36_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~37_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~38_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~39_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~40_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~41_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~42_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~43_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|cnt[13]~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~17_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|cnt[12]~8_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|cnt[17]~13_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|cnt[21]~17_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|state~3_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal2~15_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|state~12_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|LessThan1~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|ACMD41[0]~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|ACMD41[0]~3_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector42~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector17~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector16~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector15~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector146~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|CMD0[0]~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector191~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector192~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector190~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector187~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector179~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector174~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector173~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector158~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector157~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector156~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector155~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector154~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector153~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector65~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector64~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector63~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector98~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|CMD8[47]~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|CMD8[0]~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|CMD8[0]~3_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|CMD8[0]~4_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector144~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector143~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector142~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector138~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector141~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector140~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector139~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector136~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector134~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector137~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector135~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector132~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector130~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector133~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector131~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector129~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector128~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector127~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector126~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector125~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector124~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector123~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector122~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector121~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector120~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector119~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector118~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector117~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector116~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector115~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector114~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector113~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector112~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector111~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector110~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector109~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector108~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector107~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector106~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector102~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector105~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector104~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector103~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector99~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector101~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector100~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[0]~14_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~21_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~22_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~23_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~24_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|picture_store~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|mystate~24_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add2~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector96~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|aa~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|aa~4_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|counter[0]~27_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|aa~6_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|myvalid~q\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector92~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector92~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector29~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector26~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector25~0_combout\ : std_logic;
SIGNAL \CLOCK~inputclkctrl_outclk\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[3]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[3]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[7]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[6]~feeder_combout\ : std_logic;
SIGNAL \CLOCK~input_o\ : std_logic;
SIGNAL \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_fbout\ : std_logic;
SIGNAL \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\ : std_logic;
SIGNAL \u_system_ctrl|sysrst_nr1~feeder_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll_lock_sync~feeder_combout\ : std_logic;
SIGNAL \u_system_ctrl|rst_nr1~feeder_combout\ : std_logic;
SIGNAL \rst_n~input_o\ : std_logic;
SIGNAL \u_system_ctrl|rst_nr1~q\ : std_logic;
SIGNAL \u_system_ctrl|rst_nr2~q\ : std_logic;
SIGNAL \u_system_ctrl|pll_rst~combout\ : std_logic;
SIGNAL \u_system_ctrl|pll_rst~clkctrl_outclk\ : std_logic;
SIGNAL \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll_lock_sync~q\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[0]~60_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[1]~22_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[1]~feeder_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[1]~23\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[2]~25\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[3]~26_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[3]~27\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[4]~28_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[4]~29\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[5]~30_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[5]~31\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[6]~32_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[6]~33\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[7]~35\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[8]~36_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[8]~37\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[9]~39\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[10]~40_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[10]~41\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[11]~43\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[12]~44_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[12]~45\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[13]~46_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[13]~47\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[14]~48_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[14]~49\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[15]~51\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[16]~52_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[16]~53\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[17]~55\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[18]~57\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[19]~58_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[19]~59\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[20]~61_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[20]~62\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[21]~63_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[21]~64\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[22]~65_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[15]~50_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[7]~34_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|Equal0~3_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[9]~38_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|LessThan0~0_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|LessThan0~1_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|LessThan0~2_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|Equal0~2_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|Equal0~4_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|Equal0~5_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|Equal0~6_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|cnt[11]~42_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|Equal0~0_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_system_delay|Equal0~7_combout\ : std_logic;
SIGNAL \u_system_ctrl|sysrst_nr0~combout\ : std_logic;
SIGNAL \u_system_ctrl|sysrst_nr1~q\ : std_logic;
SIGNAL \u_system_ctrl|sysrst_nr2~q\ : std_logic;
SIGNAL \u_system_ctrl|sysrst_nr2~clkctrl_outclk\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[0]~10\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[1]~11_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[1]~15_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[8]~30\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[9]~31_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[9]~32\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[10]~34\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[11]~35_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[10]~33_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[11]~36\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[12]~38\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[13]~39_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[13]~40\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[14]~41_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[1]~16\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[2]~18\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[3]~19_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[3]~20\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[4]~22\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[5]~24\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[6]~25_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[6]~26\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[7]~27_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[7]~28\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[8]~29_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[2]~17_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[5]~23_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[4]~21_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0000~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0000~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~22_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0001~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[1]~12\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[2]~13_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[2]~14\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[3]~15_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[3]~16\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[4]~17_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[4]~18\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[5]~19_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[5]~20\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[6]~21_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[6]~22\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[7]~23_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector0~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0010~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0010~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~21_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0011~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector1~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0100~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~19_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0101~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector2~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0110~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector3~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1000~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal7~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[0]~9_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal12~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal12~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[7]~24\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[8]~25_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[0]~11_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[9]~30\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[10]~31_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[4]~19_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[0]~12\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[1]~13_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[1]~14\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[2]~16\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[3]~17_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[3]~18\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[4]~20\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[5]~22\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[6]~23_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[6]~24\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[7]~25_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[7]~26\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[8]~27_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[8]~28\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[9]~29_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[3]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~2_cout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~4_cout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~6_cout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~8_cout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~10_cout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~12_cout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~14_cout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~16_cout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~17_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr1~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr1~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr2~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr2~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|frame_write_done~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|frame_write_done~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[0]~16_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[6]~28_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[0]~16_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[0]~17\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[1]~18_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[1]~19\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[2]~20_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[2]~21\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[3]~23\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[4]~24_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[4]~25\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[5]~27\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[6]~29\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[7]~30_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[7]~31\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[8]~32_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[8]~33\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[9]~34_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[9]~35\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[10]~36_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[10]~37\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[11]~39\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[12]~40_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[12]~41\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[13]~43\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[14]~44_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[14]~45\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[15]~46_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[13]~42_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal0~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal0~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[9]~37\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[10]~38_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[10]~39\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[11]~41\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[12]~42_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[12]~43\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[13]~44_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[13]~45\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[14]~46_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[5]~26_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~34_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[0]~17\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[1]~18_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[1]~19\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[2]~20_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[2]~21\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[3]~23\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[4]~24_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[4]~25\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[5]~27\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[6]~29\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[7]~30_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[7]~31\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~32_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~33\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[9]~36_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan6~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan6~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|data_valid_r~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync_buf2~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync_buf2~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync_buf1~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync_buf1~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|always6~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|sdr_addr_set~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r1~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r2~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r2~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[5]~26_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[3]~22_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\ : std_logic;
SIGNAL \u_sdram_vga_top|sys_rd~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector8~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_rd_ack~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[7]~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[8]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[6]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~1_cout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~3_cout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~5_cout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~7_cout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~9_cout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~11_cout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~13_cout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~15_cout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~16_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_req~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_req~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0000~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~23_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1010~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~20_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~21_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0001~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector6~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~24_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0011~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector7~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0100~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~7_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~22_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0111~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector9~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1000~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector10~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1001~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal4~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal4~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\ : std_logic;
SIGNAL \u_SD_TOP|myvalid_o_r0~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|myvalid_o_r0~q\ : std_logic;
SIGNAL \u_SD_TOP|myvalid_o_r1~q\ : std_logic;
SIGNAL \sys_we~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal1~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\ : std_logic;
SIGNAL \SD_dataout~input_o\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[2]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[3]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[4]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[6]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[8]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[11]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[12]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[13]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[15]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[16]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[19]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[21]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[22]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[23]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[24]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[26]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[27]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[28]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[29]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[30]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[31]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[32]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[33]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[35]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[36]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[37]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[39]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[40]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[42]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[44]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx[46]~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal1~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal1~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Add0~1\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Add0~3\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Add0~4_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|aa~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|en~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|en~q\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|aa~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|aa~5_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|aa~6_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Add0~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|aa~3_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|LessThan0~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx_valid~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx_valid~q\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|always3~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector53~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|always3~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|ACMD41[47]~4_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|counter[1]~9_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|counter[1]~10\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|counter[2]~12\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|counter[3]~14\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|counter[4]~15_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|counter[4]~16\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|counter[5]~17_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|counter[5]~18\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|counter[6]~19_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|counter[6]~20\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|counter[7]~21_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|counter[7]~22\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|counter[8]~23_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|LessThan1~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|LessThan1~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|reset~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|reset~q\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|CMD55[47]~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector52~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector51~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector50~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal4~13_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector62~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector61~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector60~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector59~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector58~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal4~11_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector57~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector56~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector55~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector54~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal4~12_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal4~14_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Mux1~5_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Mux1~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[0]~15\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[1]~20_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[7]~32_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector92~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector91~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector90~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector89~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector88~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector87~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector86~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector85~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector84~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector83~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector82~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector81~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector80~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector79~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector78~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector77~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector76~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector75~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector74~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal4~6_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector73~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector72~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector71~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector70~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector69~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector66~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector68~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector67~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal4~8_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal4~5_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal4~9_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[9]~38_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|always3~3_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector186~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|state~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|CMD0[0]~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector185~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector184~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector183~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector182~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal0~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector189~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector188~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal0~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector178~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector181~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector180~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal0~3_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal0~4_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector172~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector171~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector170~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector169~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector168~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector167~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector166~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector165~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector164~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector163~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal0~8_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector177~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector176~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector175~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal0~5_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal0~6_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal0~9_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector162~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector161~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector160~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector159~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal0~10_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector152~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector151~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector150~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector149~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector148~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector147~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal0~13_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal0~12_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal0~14_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal0~15_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Mux3~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Mux3~3_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|CMD55[37]~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|state~9_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|state~10_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|state~11_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|state~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|state~13_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|always3~4_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[9]~17_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[9]~18_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[9]~19_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|LessThan3~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|LessThan3~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|LessThan3~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[9]~16_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[1]~21\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[2]~22_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[2]~23\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[3]~24_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[3]~25\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[4]~26_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[4]~27\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[5]~29\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[6]~30_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[6]~31\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[7]~33\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|cnt[8]~34_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|LessThan4~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|state~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector31~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|state~6_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector30~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector29~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector28~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector27~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector26~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector25~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector24~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector23~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector22~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector21~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector20~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector19~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector18~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal5~8_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector34~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector33~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector32~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal5~5_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal5~7_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal5~9_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector8~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector7~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector6~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector9~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal5~12_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector5~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector4~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector3~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal5~13_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector14~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector13~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector12~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector11~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector10~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal5~11_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal5~14_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector41~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector40~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector39~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector38~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector37~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector36~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector35~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal5~3_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector48~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector47~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector46~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal5~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector45~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector44~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector43~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal5~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal5~4_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal5~15_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Mux1~3_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Mux1~4_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector97~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|CMD55[0]~3_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector97~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|CMD55[0]~4_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector96~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector95~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector94~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector93~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal4~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal4~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal4~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal4~4_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Equal4~15_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Mux0~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|state~4_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|state~5_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Mux3~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|state~7_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Mux3~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|state~8_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|always3~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Mux0~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Mux0~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector97~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Mux0~3_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector1~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|init_o~q\ : std_logic;
SIGNAL \u_SD_TOP|init_o~combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[0]~16_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[0]~18_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[0]~17\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[1]~19_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[1]~20\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[2]~21_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[2]~22\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[3]~24\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[4]~25_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[4]~26\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[5]~28\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[6]~30\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[7]~31_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[7]~32\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[8]~33_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[8]~34\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[9]~35_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|always2~3_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[9]~36\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[10]~37_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[10]~38\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[11]~40\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[12]~41_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[12]~42\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[13]~44\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[14]~45_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[14]~46\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[15]~47_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[13]~43_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt[11]~39_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|always2~4_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|always2~5_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|LessThan0~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add0~9\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add0~10_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|aa~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|aa~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|en~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|en~q\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add0~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|aa~3_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add0~1\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add0~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|aa~4_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add0~3\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add0~4_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|aa~5_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add0~5\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add0~7\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add0~8_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|aa~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|rx_valid~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|rx_valid~q\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[0]~32_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[10]~30\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[11]~32_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[11]~31_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[0]~34_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[1]~12\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[2]~13_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[2]~14\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[3]~16\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[4]~18\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[5]~19_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[5]~20\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[6]~21_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[6]~22\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[7]~23_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[7]~24\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[8]~25_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[8]~26\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[9]~28\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec_size[10]~29_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[30]~34_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[0]~33\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[1]~35_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[1]~36\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[2]~37_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[2]~38\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[3]~40\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[4]~41_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[4]~42\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[5]~44\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[6]~45_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~22_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[6]~46\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[7]~47_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~23_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[7]~48\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[8]~49_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~24_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[8]~50\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[9]~51_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~25_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[9]~52\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[10]~53_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[10]~54\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[11]~55_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~27_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Equal1~7_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[11]~56\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[12]~57_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~28_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[12]~58\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[13]~59_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~29_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[13]~60\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[14]~61_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~30_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Equal1~8_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector91~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~3_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~4_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~5_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~6_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~7_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~16_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~17_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~18_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[3]~39_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~19_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Equal1~5_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Equal1~9_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~13_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~14_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~15_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Equal1~3_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Equal1~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[14]~62\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[15]~64\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[16]~65_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[16]~66\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[17]~67_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[17]~68\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[18]~69_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[18]~70\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[19]~72\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[20]~73_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[20]~74\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[21]~76\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[22]~78\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[23]~79_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[23]~80\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[24]~81_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[24]~82\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[25]~83_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[25]~84\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[26]~85_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[26]~86\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[27]~88\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[28]~89_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~44_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[28]~90\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[29]~91_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~45_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[29]~92\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|sec[30]~93_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~46_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~47_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~8_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~9_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~10_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|CMD17~11_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Equal1~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Equal1~4_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Equal1~15_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|mystate~15_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|mystate~19_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|mystate.0010~q\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|mystate~21_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|mystate~22_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|mystate~23_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|mystate.0001~q\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~1\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~3_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~5_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|cnt[8]~4_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~22\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~25\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~26_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|cnt[9]~5_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|cnt[11]~7_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|LessThan1~4_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|cnt[10]~6_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~27\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~29\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~31\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~33\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~34_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|cnt[13]~9_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|cnt[15]~11_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|cnt[14]~10_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|LessThan1~5_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|LessThan1~6_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector38~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~4\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~6_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~8_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~7\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~9_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~11_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~10\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~12_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~14_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~13\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~16\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~19\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~21_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~23_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~18_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~20_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|LessThan3~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|LessThan3~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|mystate~18_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|mystate~25_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|mystate.0000~q\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|cnt[13]~3_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|cnt[19]~15_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|cnt[16]~12_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~35\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~37\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~39\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~41\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~43\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~45\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~47\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Add3~48_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|cnt[20]~16_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|cnt[18]~14_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|LessThan1~7_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|LessThan1~8_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|mystate~26_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|mystate~17_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|mystate.0100~q\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|LessThan1~9_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|cnt[13]~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|mystate~14_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|mystate~16_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|mystate~20_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|mystate.0011~q\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector94~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|cnta[3]~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector95~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector93~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|LessThan2~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|mydata_o[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector24~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector38~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector38~3_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector37~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector37~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector36~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector36~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector35~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector35~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector34~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector34~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector33~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector33~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector32~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector32~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector38~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector31~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector31~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector30~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector30~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector29~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector28~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector28~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector27~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector27~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector26~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector25~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector24~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector24~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[0]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|always0~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[1]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[2]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[3]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[4]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[5]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[6]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[7]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[8]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[9]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[10]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[11]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[12]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[13]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[14]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[15]~feeder_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[4]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[3]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux0~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux0~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr6~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux18~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~20_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0111~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr5~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux18~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|WideOr0~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux17~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux16~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~15_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[19]~37_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[11]~21_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~43_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~45_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~46_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~48_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~16\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[9]~17_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[9]~18\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[10]~19_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[10]~20\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[11]~22\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[12]~23_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[12]~24\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[13]~26\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[14]~28\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[15]~29_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[15]~30\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[16]~31_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[16]~32\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[17]~33_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[17]~34\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[18]~35_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[18]~36\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[19]~38\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[20]~39_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[20]~40\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[21]~41_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[9]~14_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[15]~26_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[14]~24_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[19]~34_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~40_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[9]~15\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[10]~16_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[10]~17\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[11]~19\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[12]~20_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[12]~21\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[13]~23\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[14]~25\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[15]~27\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[16]~28_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[16]~29\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[17]~30_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[17]~31\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[18]~32_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[18]~33\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[19]~35\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[20]~36_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[20]~37\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~38_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~6_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[21]~42\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[22]~49_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~39\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[22]~41_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector0~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector0~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[8]~43_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~7_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~6_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~8_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~9_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~10_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~11_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~20_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~12_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~13_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~14_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~16_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~17_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[13]~25_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[13]~22_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~18_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~19_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector8~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector7~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector6~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector5~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector4~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector3~1_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[6]~28_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~q\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[3]~22_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|always3~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~6_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode~6_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[0]~16_combout\ : std_logic;
SIGNAL \key1~input_o\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~20_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[2]~27\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[3]~29\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[4]~30_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[4]~31\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[5]~33\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[6]~35\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[7]~36_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[7]~37\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[8]~38_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[8]~39\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~40_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~41\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[10]~42_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[10]~43\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[11]~45\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[12]~46_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[12]~47\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[13]~49\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[14]~50_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~25_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[0]~17\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[1]~18_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[1]~19\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[2]~26_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[13]~48_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[11]~44_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[5]~32_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[6]~34_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode[3]~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Add3~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Add3~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Add3~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~6_combout\ : std_logic;
SIGNAL \S_DB[0]~input_o\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[0]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\ : std_logic;
SIGNAL \S_DB[1]~input_o\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[1]~feeder_combout\ : std_logic;
SIGNAL \S_DB[2]~input_o\ : std_logic;
SIGNAL \S_DB[3]~input_o\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[3]~feeder_combout\ : std_logic;
SIGNAL \S_DB[4]~input_o\ : std_logic;
SIGNAL \S_DB[5]~input_o\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[5]~feeder_combout\ : std_logic;
SIGNAL \S_DB[6]~input_o\ : std_logic;
SIGNAL \S_DB[7]~input_o\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[7]~feeder_combout\ : std_logic;
SIGNAL \S_DB[8]~input_o\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[8]~feeder_combout\ : std_logic;
SIGNAL \S_DB[9]~input_o\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[9]~feeder_combout\ : std_logic;
SIGNAL \S_DB[10]~input_o\ : std_logic;
SIGNAL \S_DB[11]~input_o\ : std_logic;
SIGNAL \S_DB[12]~input_o\ : std_logic;
SIGNAL \S_DB[13]~input_o\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[13]~feeder_combout\ : std_logic;
SIGNAL \S_DB[14]~input_o\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[14]~feeder_combout\ : std_logic;
SIGNAL \S_DB[15]~input_o\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~7_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~8_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~9_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[1]~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~11_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[1]~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data[2]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~6_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[2]~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[2]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~7_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~13_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[2]~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~9_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~14_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~15_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[3]~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~10_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[4]~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[4]~feeder_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~11_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~16_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~17_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[4]~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|always3~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~12_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux10~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux10~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux10~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~7_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~8_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~9_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[1]~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~11_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~12_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~10_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~13_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[2]~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~15_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~16_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~22_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~14_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~17_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[3]~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~19_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~20_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~18_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~21_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[4]~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[5]~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[0]~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~4_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~13_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~5_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~6_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[1]~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~9_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[2]~2_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~10_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~11_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~12_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[3]~3_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~15_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[4]~4_combout\ : std_logic;
SIGNAL \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector0~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector0~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|counter[8]~24\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|counter[9]~25_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|SD_cs~q\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector0~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector0~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|SD_cs~q\ : std_logic;
SIGNAL \u_SD_TOP|SD_cs~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|SD_datain~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Mux4~2_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Selector2~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Mux4~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|Mux4~4_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|SD_datain~feeder_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|SD_datain~q\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|Selector1~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_read_inst|SD_datain~q\ : std_logic;
SIGNAL \u_SD_TOP|SD_datain~0_combout\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|rx\ : std_logic_vector(47 DOWNTO 0);
SIGNAL \u_SD_TOP|sd_initial_inst|CMD8\ : std_logic_vector(47 DOWNTO 0);
SIGNAL \u_SD_TOP|sd_read_inst|sec_size\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u_SD_TOP|sd_read_inst|delay_cnt\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_SD_TOP|sd_read_inst|CMD17\ : std_logic_vector(47 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_a\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|grid_data_1\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL sys_data_in : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_SD_TOP|sd_initial_inst|state\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_SD_TOP|sd_initial_inst|counter\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_SD_TOP|sd_initial_inst|aa\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_SD_TOP|sd_initial_inst|CMD55\ : std_logic_vector(47 DOWNTO 0);
SIGNAL \u_SD_TOP|sd_initial_inst|ACMD41\ : std_logic_vector(47 DOWNTO 0);
SIGNAL \u_SD_TOP|sd_read_inst|sec\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u_SD_TOP|sd_read_inst|mydata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_SD_TOP|sd_read_inst|cnta\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_SD_TOP|sd_read_inst|aa\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_b\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_b\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|grid_data_2\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_system_ctrl|u_system_delay|cnt\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u_SD_TOP|sd_initial_inst|cnt\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_SD_TOP|sd_initial_inst|CMD0\ : std_logic_vector(47 DOWNTO 0);
SIGNAL \u_SD_TOP|sd_read_inst|mydata_o\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_SD_TOP|sd_read_inst|cnt\ : std_logic_vector(21 DOWNTO 0);
SIGNAL \u_sdram_vga_top|sys_data_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rdf_use\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_a\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|ALT_INV_init_state_r.1001~q\ : std_logic;
SIGNAL \u_system_ctrl|ALT_INV_sysrst_nr2~q\ : std_logic;
SIGNAL \u_SD_TOP|sd_initial_inst|ALT_INV_reset~q\ : std_logic;
SIGNAL \u_system_ctrl|ALT_INV_sysrst_nr0~combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~1_combout\ : std_logic;
SIGNAL \u_SD_TOP|ALT_INV_init_o~combout\ : std_logic;
SIGNAL \u_system_ctrl|ALT_INV_sysrst_nr2~clkctrl_outclk\ : std_logic;
SIGNAL \u_system_ctrl|ALT_INV_pll_rst~clkctrl_outclk\ : std_logic;
SIGNAL \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\ : std_logic;
SIGNAL \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ : std_logic;
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_ba_r\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_cmd_r\ : std_logic_vector(3 DOWNTO 0);

BEGIN

ww_CLOCK <= CLOCK;
ww_key1 <= key1;
ww_rst_n <= rst_n;
S_CLK <= ww_S_CLK;
S_CKE <= ww_S_CKE;
S_NCS <= ww_S_NCS;
S_NWE <= ww_S_NWE;
S_NCAS <= ww_S_NCAS;
S_NRAS <= ww_S_NRAS;
S_DQM <= ww_S_DQM;
S_BA <= ww_S_BA;
S_A <= ww_S_A;
vga_hs <= ww_vga_hs;
vga_vs <= ww_vga_vs;
vga_red <= ww_vga_red;
vga_green <= ww_vga_green;
vga_blue <= ww_vga_blue;
SD_clk <= ww_SD_clk;
SD_cs <= ww_SD_cs;
SD_datain <= ww_SD_datain;
ww_SD_dataout <= SD_dataout;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1_INCLK_bus\ <= (gnd & \CLOCK~input_o\);

\u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk\(0) <= \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1_CLK_bus\(0);
\u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk\(1) <= \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1_CLK_bus\(1);
\u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk\(2) <= \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1_CLK_bus\(2);
\u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk\(3) <= \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1_CLK_bus\(3);
\u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk\(4) <= \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1_CLK_bus\(4);

\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ <= (gnd & gnd & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(15) & 
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(14) & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(13) & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(12) & 
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(11) & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(10) & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(9) & 
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(8) & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(7) & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(6) & 
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(5) & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(4) & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(3) & 
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(2) & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(1) & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(0));

\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ <= (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_a\(8) & 
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(7) & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(6) & 
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5) & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(4) & 
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(3) & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2) & 
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(1) & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(0));

\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ <= (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_b\(8) & 
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & 
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & 
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(0) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(0);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(1) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(1);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(2) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(2);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(3) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(3);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(4) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(4);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(5) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(5);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(6) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(6);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(7) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(7);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(8) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(8);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(9) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(9);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(10) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(10);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(11) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(11);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(12) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(12);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(13) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(13);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(14) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(14);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(15) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(15);

\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\ <= (gnd & gnd & sys_data_in(15) & sys_data_in(14) & sys_data_in(13) & sys_data_in(12) & sys_data_in(11) & 
sys_data_in(10) & sys_data_in(9) & sys_data_in(8) & sys_data_in(7) & sys_data_in(6) & sys_data_in(5) & sys_data_in(4) & sys_data_in(3) & sys_data_in(2) & sys_data_in(1) & sys_data_in(0));

\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\ <= (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_a\(8) & 
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(7) & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(6) & 
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(5) & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(4) & 
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(3) & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(2) & 
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(1) & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(0));

\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\ <= (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_b\(8) & 
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & 
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & 
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(0) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(0);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(1) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(1);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(2) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(2);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(3) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(3);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(4) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(4);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(5) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(5);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(6) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(6);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(7) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(7);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(8) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(8);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(9) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(9);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(10) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(10);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(11) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(11);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(12) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(12);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(13) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(13);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(14) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(14);
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(15) <= \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\(15);

\u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk\(2));

\u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk\(0));

\u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk\(1));

\u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk\(3));

\CLOCK~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK~input_o\);

\u_system_ctrl|pll_rst~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_system_ctrl|pll_rst~combout\);

\u_system_ctrl|sysrst_nr2~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \u_system_ctrl|sysrst_nr2~q\);
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|ALT_INV_init_state_r.1001~q\ <= NOT \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\;
\u_system_ctrl|ALT_INV_sysrst_nr2~q\ <= NOT \u_system_ctrl|sysrst_nr2~q\;
\u_SD_TOP|sd_initial_inst|ALT_INV_reset~q\ <= NOT \u_SD_TOP|sd_initial_inst|reset~q\;
\u_system_ctrl|ALT_INV_sysrst_nr0~combout\ <= NOT \u_system_ctrl|sysrst_nr0~combout\;
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\ <= NOT \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~1_combout\;
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\ <= NOT \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\;
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~1_combout\ <= NOT \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\;
\u_SD_TOP|ALT_INV_init_o~combout\ <= NOT \u_SD_TOP|init_o~combout\;
\u_system_ctrl|ALT_INV_sysrst_nr2~clkctrl_outclk\ <= NOT \u_system_ctrl|sysrst_nr2~clkctrl_outclk\;
\u_system_ctrl|ALT_INV_pll_rst~clkctrl_outclk\ <= NOT \u_system_ctrl|pll_rst~clkctrl_outclk\;
\u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\ <= NOT \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\;
\u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\ <= NOT \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\;
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(11) <= NOT \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(11);
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(10) <= NOT \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(10);
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(9) <= NOT \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(9);
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(8) <= NOT \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(8);
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(7) <= NOT \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(7);
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(6) <= NOT \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(6);
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(5) <= NOT \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(5);
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(4) <= NOT \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(4);
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(3) <= NOT \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(3);
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(2) <= NOT \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(2);
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(1) <= NOT \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(1);
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(0) <= NOT \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(0);
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_ba_r\(1) <= NOT \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r\(1);
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_ba_r\(0) <= NOT \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r\(0);
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_cmd_r\(2) <= NOT \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r\(2);
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_cmd_r\(1) <= NOT \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r\(1);
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_cmd_r\(0) <= NOT \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r\(0);
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_cmd_r\(3) <= NOT \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r\(3);

-- Location: PLL_1
\u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1\ : cycloneive_pll
-- pragma translate_off
GENERIC MAP (
	auto_settings => "false",
	bandwidth_type => "medium",
	c0_high => 10,
	c0_initial => 1,
	c0_low => 10,
	c0_mode => "even",
	c0_ph => 0,
	c1_high => 26,
	c1_initial => 1,
	c1_low => 26,
	c1_mode => "even",
	c1_ph => 0,
	c1_use_casc_in => "off",
	c2_high => 7,
	c2_initial => 1,
	c2_low => 6,
	c2_mode => "odd",
	c2_ph => 0,
	c2_use_casc_in => "off",
	c3_high => 7,
	c3_initial => 1,
	c3_low => 6,
	c3_mode => "odd",
	c3_ph => 0,
	c3_use_casc_in => "off",
	c4_high => 0,
	c4_initial => 0,
	c4_low => 0,
	c4_mode => "bypass",
	c4_ph => 0,
	c4_use_casc_in => "off",
	charge_pump_current_bits => 1,
	clk0_counter => "c0",
	clk0_divide_by => 10,
	clk0_duty_cycle => 50,
	clk0_multiply_by => 13,
	clk0_phase_shift => "0",
	clk1_counter => "c2",
	clk1_divide_by => 1,
	clk1_duty_cycle => 50,
	clk1_multiply_by => 2,
	clk1_phase_shift => "0",
	clk2_counter => "c3",
	clk2_divide_by => 1,
	clk2_duty_cycle => 50,
	clk2_multiply_by => 2,
	clk2_phase_shift => "0",
	clk3_counter => "c1",
	clk3_divide_by => 2,
	clk3_duty_cycle => 50,
	clk3_multiply_by => 1,
	clk3_phase_shift => "0",
	clk4_counter => "unused",
	clk4_divide_by => 0,
	clk4_duty_cycle => 50,
	clk4_multiply_by => 0,
	clk4_phase_shift => "0",
	compensate_clock => "clock0",
	inclk0_input_frequency => 20000,
	inclk1_input_frequency => 0,
	loop_filter_c_bits => 0,
	loop_filter_r_bits => 27,
	m => 26,
	m_initial => 1,
	m_ph => 0,
	n => 1,
	operation_mode => "normal",
	pfd_max => 200000,
	pfd_min => 3076,
	pll_compensation_delay => 5914,
	self_reset_on_loss_lock => "off",
	simulation_type => "timing",
	switch_over_type => "auto",
	vco_center => 769,
	vco_divide_by => 0,
	vco_frequency_control => "auto",
	vco_max => 1666,
	vco_min => 769,
	vco_multiply_by => 0,
	vco_phase_shift_step => 96,
	vco_post_scale => 1)
-- pragma translate_on
PORT MAP (
	areset => \u_system_ctrl|pll_rst~clkctrl_outclk\,
	fbin => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_fbout\,
	inclk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1_INCLK_bus\,
	locked => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_locked\,
	fbout => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_fbout\,
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1_CLK_bus\);

-- Location: FF_X12_Y17_N23
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[11]~40_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~34_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(11));

-- Location: FF_X12_Y17_N31
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[15]~48_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~34_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(15));

-- Location: FF_X14_Y16_N23
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[11]~38_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(11));

-- Location: FF_X13_Y19_N11
\u_system_ctrl|u_system_delay|cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[17]~54_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	ena => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(17));

-- Location: FF_X13_Y19_N13
\u_system_ctrl|u_system_delay|cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[18]~56_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	ena => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(18));

-- Location: FF_X13_Y20_N13
\u_system_ctrl|u_system_delay|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[2]~24_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	ena => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(2));

-- Location: FF_X30_Y16_N7
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[11]~18_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(11));

-- Location: FF_X28_Y16_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[14]~27_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(14));

-- Location: FF_X23_Y12_N1
\u_SD_TOP|sd_read_inst|CMD17[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~20_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(12));

-- Location: FF_X23_Y12_N7
\u_SD_TOP|sd_read_inst|CMD17[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~21_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(13));

-- Location: FF_X23_Y12_N13
\u_SD_TOP|sd_read_inst|CMD17[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~26_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(18));

-- Location: FF_X23_Y11_N23
\u_SD_TOP|sd_read_inst|CMD17[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~31_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(23));

-- Location: FF_X23_Y11_N1
\u_SD_TOP|sd_read_inst|CMD17[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~32_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(24));

-- Location: FF_X23_Y11_N31
\u_SD_TOP|sd_read_inst|CMD17[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~33_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(25));

-- Location: FF_X23_Y11_N17
\u_SD_TOP|sd_read_inst|CMD17[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~34_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(26));

-- Location: FF_X23_Y11_N7
\u_SD_TOP|sd_read_inst|CMD17[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~35_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(27));

-- Location: FF_X23_Y11_N25
\u_SD_TOP|sd_read_inst|CMD17[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~36_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(28));

-- Location: FF_X23_Y11_N11
\u_SD_TOP|sd_read_inst|CMD17[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~37_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(29));

-- Location: FF_X23_Y11_N21
\u_SD_TOP|sd_read_inst|CMD17[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~38_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(30));

-- Location: FF_X23_Y11_N27
\u_SD_TOP|sd_read_inst|CMD17[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~39_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(31));

-- Location: FF_X23_Y11_N29
\u_SD_TOP|sd_read_inst|CMD17[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~40_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(32));

-- Location: FF_X24_Y10_N9
\u_SD_TOP|sd_read_inst|CMD17[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~41_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(33));

-- Location: FF_X24_Y10_N27
\u_SD_TOP|sd_read_inst|CMD17[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~42_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(34));

-- Location: FF_X24_Y10_N13
\u_SD_TOP|sd_read_inst|CMD17[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~43_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(35));

-- Location: LCCOMB_X12_Y17_N22
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[11]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[11]~40_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(11) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[10]~39\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(11) & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[10]~39\) # (GND)))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[11]~41\ = CARRY((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[10]~39\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(11),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[10]~39\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[11]~40_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[11]~41\);

-- Location: LCCOMB_X12_Y17_N28
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[14]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[14]~46_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(14) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[13]~45\ $ (GND))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(14) & 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[13]~45\ & VCC))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[14]~47\ = CARRY((\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(14) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[13]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(14),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[13]~45\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[14]~46_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[14]~47\);

-- Location: LCCOMB_X12_Y17_N30
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[15]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[15]~48_combout\ = \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(15) $ (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[14]~47\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(15),
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[14]~47\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[15]~48_combout\);

-- Location: LCCOMB_X14_Y16_N22
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[11]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[11]~38_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(11) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[10]~37\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(11) & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[10]~37\) # (GND)))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[11]~39\ = CARRY((!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[10]~37\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(11),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[10]~37\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[11]~38_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[11]~39\);

-- Location: LCCOMB_X13_Y20_N12
\u_system_ctrl|u_system_delay|cnt[2]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[2]~24_combout\ = (\u_system_ctrl|u_system_delay|cnt\(2) & (!\u_system_ctrl|u_system_delay|cnt[1]~23\)) # (!\u_system_ctrl|u_system_delay|cnt\(2) & ((\u_system_ctrl|u_system_delay|cnt[1]~23\) # (GND)))
-- \u_system_ctrl|u_system_delay|cnt[2]~25\ = CARRY((!\u_system_ctrl|u_system_delay|cnt[1]~23\) # (!\u_system_ctrl|u_system_delay|cnt\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|u_system_delay|cnt\(2),
	datad => VCC,
	cin => \u_system_ctrl|u_system_delay|cnt[1]~23\,
	combout => \u_system_ctrl|u_system_delay|cnt[2]~24_combout\,
	cout => \u_system_ctrl|u_system_delay|cnt[2]~25\);

-- Location: LCCOMB_X13_Y19_N10
\u_system_ctrl|u_system_delay|cnt[17]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[17]~54_combout\ = (\u_system_ctrl|u_system_delay|cnt\(17) & (\u_system_ctrl|u_system_delay|cnt[16]~53\ $ (GND))) # (!\u_system_ctrl|u_system_delay|cnt\(17) & (!\u_system_ctrl|u_system_delay|cnt[16]~53\ & VCC))
-- \u_system_ctrl|u_system_delay|cnt[17]~55\ = CARRY((\u_system_ctrl|u_system_delay|cnt\(17) & !\u_system_ctrl|u_system_delay|cnt[16]~53\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|u_system_delay|cnt\(17),
	datad => VCC,
	cin => \u_system_ctrl|u_system_delay|cnt[16]~53\,
	combout => \u_system_ctrl|u_system_delay|cnt[17]~54_combout\,
	cout => \u_system_ctrl|u_system_delay|cnt[17]~55\);

-- Location: LCCOMB_X13_Y19_N12
\u_system_ctrl|u_system_delay|cnt[18]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[18]~56_combout\ = (\u_system_ctrl|u_system_delay|cnt\(18) & (!\u_system_ctrl|u_system_delay|cnt[17]~55\)) # (!\u_system_ctrl|u_system_delay|cnt\(18) & ((\u_system_ctrl|u_system_delay|cnt[17]~55\) # (GND)))
-- \u_system_ctrl|u_system_delay|cnt[18]~57\ = CARRY((!\u_system_ctrl|u_system_delay|cnt[17]~55\) # (!\u_system_ctrl|u_system_delay|cnt\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|u_system_delay|cnt\(18),
	datad => VCC,
	cin => \u_system_ctrl|u_system_delay|cnt[17]~55\,
	combout => \u_system_ctrl|u_system_delay|cnt[18]~56_combout\,
	cout => \u_system_ctrl|u_system_delay|cnt[18]~57\);

-- Location: FF_X31_Y17_N27
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[12]~37_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(12));

-- Location: LCCOMB_X28_Y16_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[14]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[14]~27_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(14) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[13]~26\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(14) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[13]~26\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[14]~28\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(14) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[13]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(14),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[13]~26\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[14]~27_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[14]~28\);

-- Location: LCCOMB_X30_Y16_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[11]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[11]~18_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(11) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[10]~17\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(11) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[10]~17\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[11]~19\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(11) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[10]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(11),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[10]~17\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[11]~18_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[11]~19\);

-- Location: FF_X13_Y15_N31
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[15]~52_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~20_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(15));

-- Location: FF_X13_Y15_N7
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[3]~28_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~20_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(3));

-- Location: M9K_X15_Y17_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_nen1:auto_generated|altsyncram_mf51:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	portbre => VCC,
	portbaddrstall => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~0_combout\,
	clk0 => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	ena0 => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	ena1 => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	clr1 => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~1_combout\,
	portadatain => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\,
	portaaddr => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\,
	portbaddr => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\);

-- Location: FF_X22_Y9_N5
\u_SD_TOP|sd_read_inst|picture_store\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|picture_store~0_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|picture_store~q\);

-- Location: FF_X22_Y12_N7
\u_SD_TOP|sd_read_inst|delay_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|delay_cnt[3]~23_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|delay_cnt[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|delay_cnt\(3));

-- Location: FF_X22_Y12_N11
\u_SD_TOP|sd_read_inst|delay_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|delay_cnt[5]~27_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|delay_cnt[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|delay_cnt\(5));

-- Location: FF_X22_Y12_N13
\u_SD_TOP|sd_read_inst|delay_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|delay_cnt[6]~29_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|delay_cnt[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|delay_cnt\(6));

-- Location: FF_X24_Y12_N11
\u_SD_TOP|sd_read_inst|sec[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[5]~43_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(5));

-- Location: FF_X24_Y12_N31
\u_SD_TOP|sd_read_inst|sec[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[15]~63_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(15));

-- Location: FF_X24_Y11_N7
\u_SD_TOP|sd_read_inst|sec[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[19]~71_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(19));

-- Location: FF_X24_Y11_N11
\u_SD_TOP|sd_read_inst|sec[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[21]~75_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(21));

-- Location: FF_X24_Y11_N13
\u_SD_TOP|sd_read_inst|sec[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[22]~77_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(22));

-- Location: FF_X24_Y11_N23
\u_SD_TOP|sd_read_inst|sec[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[27]~87_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(27));

-- Location: FF_X24_Y11_N31
\u_SD_TOP|sd_read_inst|sec[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[31]~95_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(31));

-- Location: LCCOMB_X21_Y11_N10
\u_SD_TOP|sd_read_inst|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~0_combout\ = \u_SD_TOP|sd_read_inst|cnt\(0) $ (VCC)
-- \u_SD_TOP|sd_read_inst|Add3~1\ = CARRY(\u_SD_TOP|sd_read_inst|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|cnt\(0),
	datad => VCC,
	combout => \u_SD_TOP|sd_read_inst|Add3~0_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add3~1\);

-- Location: LCCOMB_X21_Y11_N20
\u_SD_TOP|sd_read_inst|Add3~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~15_combout\ = (\u_SD_TOP|sd_read_inst|cnt\(5) & (!\u_SD_TOP|sd_read_inst|Add3~13\)) # (!\u_SD_TOP|sd_read_inst|cnt\(5) & ((\u_SD_TOP|sd_read_inst|Add3~13\) # (GND)))
-- \u_SD_TOP|sd_read_inst|Add3~16\ = CARRY((!\u_SD_TOP|sd_read_inst|Add3~13\) # (!\u_SD_TOP|sd_read_inst|cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|cnt\(5),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add3~13\,
	combout => \u_SD_TOP|sd_read_inst|Add3~15_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add3~16\);

-- Location: LCCOMB_X21_Y11_N26
\u_SD_TOP|sd_read_inst|Add3~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~24_combout\ = (\u_SD_TOP|sd_read_inst|cnt\(8) & (\u_SD_TOP|sd_read_inst|Add3~22\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|cnt\(8) & (!\u_SD_TOP|sd_read_inst|Add3~22\ & VCC))
-- \u_SD_TOP|sd_read_inst|Add3~25\ = CARRY((\u_SD_TOP|sd_read_inst|cnt\(8) & !\u_SD_TOP|sd_read_inst|Add3~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|cnt\(8),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add3~22\,
	combout => \u_SD_TOP|sd_read_inst|Add3~24_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add3~25\);

-- Location: LCCOMB_X21_Y11_N30
\u_SD_TOP|sd_read_inst|Add3~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~28_combout\ = (\u_SD_TOP|sd_read_inst|cnt\(10) & (\u_SD_TOP|sd_read_inst|Add3~27\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|cnt\(10) & (!\u_SD_TOP|sd_read_inst|Add3~27\ & VCC))
-- \u_SD_TOP|sd_read_inst|Add3~29\ = CARRY((\u_SD_TOP|sd_read_inst|cnt\(10) & !\u_SD_TOP|sd_read_inst|Add3~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|cnt\(10),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add3~27\,
	combout => \u_SD_TOP|sd_read_inst|Add3~28_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add3~29\);

-- Location: LCCOMB_X21_Y10_N0
\u_SD_TOP|sd_read_inst|Add3~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~30_combout\ = (\u_SD_TOP|sd_read_inst|cnt\(11) & (!\u_SD_TOP|sd_read_inst|Add3~29\)) # (!\u_SD_TOP|sd_read_inst|cnt\(11) & ((\u_SD_TOP|sd_read_inst|Add3~29\) # (GND)))
-- \u_SD_TOP|sd_read_inst|Add3~31\ = CARRY((!\u_SD_TOP|sd_read_inst|Add3~29\) # (!\u_SD_TOP|sd_read_inst|cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|cnt\(11),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add3~29\,
	combout => \u_SD_TOP|sd_read_inst|Add3~30_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add3~31\);

-- Location: LCCOMB_X21_Y10_N2
\u_SD_TOP|sd_read_inst|Add3~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~32_combout\ = (\u_SD_TOP|sd_read_inst|cnt\(12) & (\u_SD_TOP|sd_read_inst|Add3~31\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|cnt\(12) & (!\u_SD_TOP|sd_read_inst|Add3~31\ & VCC))
-- \u_SD_TOP|sd_read_inst|Add3~33\ = CARRY((\u_SD_TOP|sd_read_inst|cnt\(12) & !\u_SD_TOP|sd_read_inst|Add3~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|cnt\(12),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add3~31\,
	combout => \u_SD_TOP|sd_read_inst|Add3~32_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add3~33\);

-- Location: LCCOMB_X21_Y10_N6
\u_SD_TOP|sd_read_inst|Add3~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~36_combout\ = (\u_SD_TOP|sd_read_inst|cnt\(14) & (\u_SD_TOP|sd_read_inst|Add3~35\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|cnt\(14) & (!\u_SD_TOP|sd_read_inst|Add3~35\ & VCC))
-- \u_SD_TOP|sd_read_inst|Add3~37\ = CARRY((\u_SD_TOP|sd_read_inst|cnt\(14) & !\u_SD_TOP|sd_read_inst|Add3~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|cnt\(14),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add3~35\,
	combout => \u_SD_TOP|sd_read_inst|Add3~36_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add3~37\);

-- Location: LCCOMB_X21_Y10_N8
\u_SD_TOP|sd_read_inst|Add3~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~38_combout\ = (\u_SD_TOP|sd_read_inst|cnt\(15) & (!\u_SD_TOP|sd_read_inst|Add3~37\)) # (!\u_SD_TOP|sd_read_inst|cnt\(15) & ((\u_SD_TOP|sd_read_inst|Add3~37\) # (GND)))
-- \u_SD_TOP|sd_read_inst|Add3~39\ = CARRY((!\u_SD_TOP|sd_read_inst|Add3~37\) # (!\u_SD_TOP|sd_read_inst|cnt\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|cnt\(15),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add3~37\,
	combout => \u_SD_TOP|sd_read_inst|Add3~38_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add3~39\);

-- Location: LCCOMB_X21_Y10_N10
\u_SD_TOP|sd_read_inst|Add3~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~40_combout\ = (\u_SD_TOP|sd_read_inst|cnt\(16) & (\u_SD_TOP|sd_read_inst|Add3~39\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|cnt\(16) & (!\u_SD_TOP|sd_read_inst|Add3~39\ & VCC))
-- \u_SD_TOP|sd_read_inst|Add3~41\ = CARRY((\u_SD_TOP|sd_read_inst|cnt\(16) & !\u_SD_TOP|sd_read_inst|Add3~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|cnt\(16),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add3~39\,
	combout => \u_SD_TOP|sd_read_inst|Add3~40_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add3~41\);

-- Location: LCCOMB_X21_Y10_N12
\u_SD_TOP|sd_read_inst|Add3~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~42_combout\ = (\u_SD_TOP|sd_read_inst|cnt\(17) & (!\u_SD_TOP|sd_read_inst|Add3~41\)) # (!\u_SD_TOP|sd_read_inst|cnt\(17) & ((\u_SD_TOP|sd_read_inst|Add3~41\) # (GND)))
-- \u_SD_TOP|sd_read_inst|Add3~43\ = CARRY((!\u_SD_TOP|sd_read_inst|Add3~41\) # (!\u_SD_TOP|sd_read_inst|cnt\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|cnt\(17),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add3~41\,
	combout => \u_SD_TOP|sd_read_inst|Add3~42_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add3~43\);

-- Location: LCCOMB_X21_Y10_N14
\u_SD_TOP|sd_read_inst|Add3~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~44_combout\ = (\u_SD_TOP|sd_read_inst|cnt\(18) & (\u_SD_TOP|sd_read_inst|Add3~43\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|cnt\(18) & (!\u_SD_TOP|sd_read_inst|Add3~43\ & VCC))
-- \u_SD_TOP|sd_read_inst|Add3~45\ = CARRY((\u_SD_TOP|sd_read_inst|cnt\(18) & !\u_SD_TOP|sd_read_inst|Add3~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|cnt\(18),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add3~43\,
	combout => \u_SD_TOP|sd_read_inst|Add3~44_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add3~45\);

-- Location: LCCOMB_X21_Y10_N16
\u_SD_TOP|sd_read_inst|Add3~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~46_combout\ = (\u_SD_TOP|sd_read_inst|cnt\(19) & (!\u_SD_TOP|sd_read_inst|Add3~45\)) # (!\u_SD_TOP|sd_read_inst|cnt\(19) & ((\u_SD_TOP|sd_read_inst|Add3~45\) # (GND)))
-- \u_SD_TOP|sd_read_inst|Add3~47\ = CARRY((!\u_SD_TOP|sd_read_inst|Add3~45\) # (!\u_SD_TOP|sd_read_inst|cnt\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|cnt\(19),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add3~45\,
	combout => \u_SD_TOP|sd_read_inst|Add3~46_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add3~47\);

-- Location: LCCOMB_X21_Y10_N18
\u_SD_TOP|sd_read_inst|Add3~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~48_combout\ = (\u_SD_TOP|sd_read_inst|cnt\(20) & (\u_SD_TOP|sd_read_inst|Add3~47\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|cnt\(20) & (!\u_SD_TOP|sd_read_inst|Add3~47\ & VCC))
-- \u_SD_TOP|sd_read_inst|Add3~49\ = CARRY((\u_SD_TOP|sd_read_inst|cnt\(20) & !\u_SD_TOP|sd_read_inst|Add3~47\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|cnt\(20),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add3~47\,
	combout => \u_SD_TOP|sd_read_inst|Add3~48_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add3~49\);

-- Location: LCCOMB_X21_Y10_N20
\u_SD_TOP|sd_read_inst|Add3~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~50_combout\ = \u_SD_TOP|sd_read_inst|Add3~49\ $ (\u_SD_TOP|sd_read_inst|cnt\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_read_inst|cnt\(21),
	cin => \u_SD_TOP|sd_read_inst|Add3~49\,
	combout => \u_SD_TOP|sd_read_inst|Add3~50_combout\);

-- Location: FF_X19_Y11_N13
\u_SD_TOP|sd_initial_inst|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|cnt[0]~14_combout\,
	sclr => \u_SD_TOP|sd_initial_inst|cnt[9]~16_combout\,
	ena => \u_SD_TOP|sd_initial_inst|cnt[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|cnt\(0));

-- Location: FF_X19_Y11_N23
\u_SD_TOP|sd_initial_inst|cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|cnt[5]~28_combout\,
	sclr => \u_SD_TOP|sd_initial_inst|cnt[9]~16_combout\,
	ena => \u_SD_TOP|sd_initial_inst|cnt[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|cnt\(5));

-- Location: FF_X19_Y11_N31
\u_SD_TOP|sd_initial_inst|cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|cnt[9]~36_combout\,
	sclr => \u_SD_TOP|sd_initial_inst|cnt[9]~16_combout\,
	ena => \u_SD_TOP|sd_initial_inst|cnt[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|cnt\(9));

-- Location: FF_X23_Y14_N13
\u_SD_TOP|sd_initial_inst|counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|counter[3]~13_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_SD_TOP|sd_initial_inst|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|counter\(3));

-- Location: FF_X23_Y14_N11
\u_SD_TOP|sd_initial_inst|counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|counter[2]~11_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_SD_TOP|sd_initial_inst|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|counter\(2));

-- Location: LCCOMB_X23_Y14_N10
\u_SD_TOP|sd_initial_inst|counter[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|counter[2]~11_combout\ = (\u_SD_TOP|sd_initial_inst|counter\(2) & (!\u_SD_TOP|sd_initial_inst|counter[1]~10\)) # (!\u_SD_TOP|sd_initial_inst|counter\(2) & ((\u_SD_TOP|sd_initial_inst|counter[1]~10\) # (GND)))
-- \u_SD_TOP|sd_initial_inst|counter[2]~12\ = CARRY((!\u_SD_TOP|sd_initial_inst|counter[1]~10\) # (!\u_SD_TOP|sd_initial_inst|counter\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|counter\(2),
	datad => VCC,
	cin => \u_SD_TOP|sd_initial_inst|counter[1]~10\,
	combout => \u_SD_TOP|sd_initial_inst|counter[2]~11_combout\,
	cout => \u_SD_TOP|sd_initial_inst|counter[2]~12\);

-- Location: LCCOMB_X23_Y14_N12
\u_SD_TOP|sd_initial_inst|counter[3]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|counter[3]~13_combout\ = (\u_SD_TOP|sd_initial_inst|counter\(3) & (\u_SD_TOP|sd_initial_inst|counter[2]~12\ $ (GND))) # (!\u_SD_TOP|sd_initial_inst|counter\(3) & (!\u_SD_TOP|sd_initial_inst|counter[2]~12\ & VCC))
-- \u_SD_TOP|sd_initial_inst|counter[3]~14\ = CARRY((\u_SD_TOP|sd_initial_inst|counter\(3) & !\u_SD_TOP|sd_initial_inst|counter[2]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|counter\(3),
	datad => VCC,
	cin => \u_SD_TOP|sd_initial_inst|counter[2]~12\,
	combout => \u_SD_TOP|sd_initial_inst|counter[3]~13_combout\,
	cout => \u_SD_TOP|sd_initial_inst|counter[3]~14\);

-- Location: LCCOMB_X31_Y17_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[12]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[12]~37_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(12) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[11]~36\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(12) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[11]~36\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[12]~38\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[11]~36\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(12),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[11]~36\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[12]~37_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[12]~38\);

-- Location: FF_X28_Y15_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[5]~21_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(5));

-- Location: FF_X28_Y15_N7
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[2]~15_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(2));

-- Location: LCCOMB_X13_Y15_N6
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[3]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[3]~28_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(3) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[2]~27\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(3) 
-- & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[2]~27\) # (GND)))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[3]~29\ = CARRY((!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[2]~27\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(3),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[2]~27\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[3]~28_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[3]~29\);

-- Location: LCCOMB_X13_Y15_N28
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[14]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[14]~50_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(14) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[13]~49\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(14) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[13]~49\ & VCC))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[14]~51\ = CARRY((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(14) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[13]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(14),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[13]~49\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[14]~50_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[14]~51\);

-- Location: LCCOMB_X13_Y15_N30
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[15]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[15]~52_combout\ = \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(15) $ (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[14]~51\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(15),
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[14]~51\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[15]~52_combout\);

-- Location: LCCOMB_X22_Y12_N6
\u_SD_TOP|sd_read_inst|delay_cnt[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|delay_cnt[3]~23_combout\ = (\u_SD_TOP|sd_read_inst|delay_cnt\(3) & (!\u_SD_TOP|sd_read_inst|delay_cnt[2]~22\)) # (!\u_SD_TOP|sd_read_inst|delay_cnt\(3) & ((\u_SD_TOP|sd_read_inst|delay_cnt[2]~22\) # (GND)))
-- \u_SD_TOP|sd_read_inst|delay_cnt[3]~24\ = CARRY((!\u_SD_TOP|sd_read_inst|delay_cnt[2]~22\) # (!\u_SD_TOP|sd_read_inst|delay_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|delay_cnt\(3),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|delay_cnt[2]~22\,
	combout => \u_SD_TOP|sd_read_inst|delay_cnt[3]~23_combout\,
	cout => \u_SD_TOP|sd_read_inst|delay_cnt[3]~24\);

-- Location: LCCOMB_X22_Y12_N10
\u_SD_TOP|sd_read_inst|delay_cnt[5]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|delay_cnt[5]~27_combout\ = (\u_SD_TOP|sd_read_inst|delay_cnt\(5) & (!\u_SD_TOP|sd_read_inst|delay_cnt[4]~26\)) # (!\u_SD_TOP|sd_read_inst|delay_cnt\(5) & ((\u_SD_TOP|sd_read_inst|delay_cnt[4]~26\) # (GND)))
-- \u_SD_TOP|sd_read_inst|delay_cnt[5]~28\ = CARRY((!\u_SD_TOP|sd_read_inst|delay_cnt[4]~26\) # (!\u_SD_TOP|sd_read_inst|delay_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|delay_cnt\(5),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|delay_cnt[4]~26\,
	combout => \u_SD_TOP|sd_read_inst|delay_cnt[5]~27_combout\,
	cout => \u_SD_TOP|sd_read_inst|delay_cnt[5]~28\);

-- Location: LCCOMB_X22_Y12_N12
\u_SD_TOP|sd_read_inst|delay_cnt[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|delay_cnt[6]~29_combout\ = (\u_SD_TOP|sd_read_inst|delay_cnt\(6) & (\u_SD_TOP|sd_read_inst|delay_cnt[5]~28\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|delay_cnt\(6) & (!\u_SD_TOP|sd_read_inst|delay_cnt[5]~28\ & VCC))
-- \u_SD_TOP|sd_read_inst|delay_cnt[6]~30\ = CARRY((\u_SD_TOP|sd_read_inst|delay_cnt\(6) & !\u_SD_TOP|sd_read_inst|delay_cnt[5]~28\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|delay_cnt\(6),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|delay_cnt[5]~28\,
	combout => \u_SD_TOP|sd_read_inst|delay_cnt[6]~29_combout\,
	cout => \u_SD_TOP|sd_read_inst|delay_cnt[6]~30\);

-- Location: LCCOMB_X24_Y12_N10
\u_SD_TOP|sd_read_inst|sec[5]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[5]~43_combout\ = (\u_SD_TOP|sd_read_inst|sec\(5) & (!\u_SD_TOP|sd_read_inst|sec[4]~42\)) # (!\u_SD_TOP|sd_read_inst|sec\(5) & ((\u_SD_TOP|sd_read_inst|sec[4]~42\) # (GND)))
-- \u_SD_TOP|sd_read_inst|sec[5]~44\ = CARRY((!\u_SD_TOP|sd_read_inst|sec[4]~42\) # (!\u_SD_TOP|sd_read_inst|sec\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec\(5),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[4]~42\,
	combout => \u_SD_TOP|sd_read_inst|sec[5]~43_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[5]~44\);

-- Location: LCCOMB_X24_Y12_N30
\u_SD_TOP|sd_read_inst|sec[15]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[15]~63_combout\ = (\u_SD_TOP|sd_read_inst|sec\(15) & (!\u_SD_TOP|sd_read_inst|sec[14]~62\)) # (!\u_SD_TOP|sd_read_inst|sec\(15) & ((\u_SD_TOP|sd_read_inst|sec[14]~62\) # (GND)))
-- \u_SD_TOP|sd_read_inst|sec[15]~64\ = CARRY((!\u_SD_TOP|sd_read_inst|sec[14]~62\) # (!\u_SD_TOP|sd_read_inst|sec\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec\(15),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[14]~62\,
	combout => \u_SD_TOP|sd_read_inst|sec[15]~63_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[15]~64\);

-- Location: LCCOMB_X24_Y11_N6
\u_SD_TOP|sd_read_inst|sec[19]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[19]~71_combout\ = (\u_SD_TOP|sd_read_inst|sec\(19) & (!\u_SD_TOP|sd_read_inst|sec[18]~70\)) # (!\u_SD_TOP|sd_read_inst|sec\(19) & ((\u_SD_TOP|sd_read_inst|sec[18]~70\) # (GND)))
-- \u_SD_TOP|sd_read_inst|sec[19]~72\ = CARRY((!\u_SD_TOP|sd_read_inst|sec[18]~70\) # (!\u_SD_TOP|sd_read_inst|sec\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec\(19),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[18]~70\,
	combout => \u_SD_TOP|sd_read_inst|sec[19]~71_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[19]~72\);

-- Location: LCCOMB_X24_Y11_N10
\u_SD_TOP|sd_read_inst|sec[21]~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[21]~75_combout\ = (\u_SD_TOP|sd_read_inst|sec\(21) & (!\u_SD_TOP|sd_read_inst|sec[20]~74\)) # (!\u_SD_TOP|sd_read_inst|sec\(21) & ((\u_SD_TOP|sd_read_inst|sec[20]~74\) # (GND)))
-- \u_SD_TOP|sd_read_inst|sec[21]~76\ = CARRY((!\u_SD_TOP|sd_read_inst|sec[20]~74\) # (!\u_SD_TOP|sd_read_inst|sec\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec\(21),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[20]~74\,
	combout => \u_SD_TOP|sd_read_inst|sec[21]~75_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[21]~76\);

-- Location: LCCOMB_X24_Y11_N12
\u_SD_TOP|sd_read_inst|sec[22]~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[22]~77_combout\ = (\u_SD_TOP|sd_read_inst|sec\(22) & (\u_SD_TOP|sd_read_inst|sec[21]~76\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|sec\(22) & (!\u_SD_TOP|sd_read_inst|sec[21]~76\ & VCC))
-- \u_SD_TOP|sd_read_inst|sec[22]~78\ = CARRY((\u_SD_TOP|sd_read_inst|sec\(22) & !\u_SD_TOP|sd_read_inst|sec[21]~76\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec\(22),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[21]~76\,
	combout => \u_SD_TOP|sd_read_inst|sec[22]~77_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[22]~78\);

-- Location: LCCOMB_X24_Y11_N22
\u_SD_TOP|sd_read_inst|sec[27]~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[27]~87_combout\ = (\u_SD_TOP|sd_read_inst|sec\(27) & (!\u_SD_TOP|sd_read_inst|sec[26]~86\)) # (!\u_SD_TOP|sd_read_inst|sec\(27) & ((\u_SD_TOP|sd_read_inst|sec[26]~86\) # (GND)))
-- \u_SD_TOP|sd_read_inst|sec[27]~88\ = CARRY((!\u_SD_TOP|sd_read_inst|sec[26]~86\) # (!\u_SD_TOP|sd_read_inst|sec\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec\(27),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[26]~86\,
	combout => \u_SD_TOP|sd_read_inst|sec[27]~87_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[27]~88\);

-- Location: LCCOMB_X24_Y11_N28
\u_SD_TOP|sd_read_inst|sec[30]~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[30]~93_combout\ = (\u_SD_TOP|sd_read_inst|sec\(30) & (\u_SD_TOP|sd_read_inst|sec[29]~92\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|sec\(30) & (!\u_SD_TOP|sd_read_inst|sec[29]~92\ & VCC))
-- \u_SD_TOP|sd_read_inst|sec[30]~94\ = CARRY((\u_SD_TOP|sd_read_inst|sec\(30) & !\u_SD_TOP|sd_read_inst|sec[29]~92\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec\(30),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[29]~92\,
	combout => \u_SD_TOP|sd_read_inst|sec[30]~93_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[30]~94\);

-- Location: LCCOMB_X24_Y11_N30
\u_SD_TOP|sd_read_inst|sec[31]~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[31]~95_combout\ = \u_SD_TOP|sd_read_inst|sec\(31) $ (\u_SD_TOP|sd_read_inst|sec[30]~94\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec\(31),
	cin => \u_SD_TOP|sd_read_inst|sec[30]~94\,
	combout => \u_SD_TOP|sd_read_inst|sec[31]~95_combout\);

-- Location: LCCOMB_X19_Y11_N12
\u_SD_TOP|sd_initial_inst|cnt[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|cnt[0]~14_combout\ = \u_SD_TOP|sd_initial_inst|cnt\(0) $ (VCC)
-- \u_SD_TOP|sd_initial_inst|cnt[0]~15\ = CARRY(\u_SD_TOP|sd_initial_inst|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|cnt\(0),
	datad => VCC,
	combout => \u_SD_TOP|sd_initial_inst|cnt[0]~14_combout\,
	cout => \u_SD_TOP|sd_initial_inst|cnt[0]~15\);

-- Location: LCCOMB_X19_Y11_N22
\u_SD_TOP|sd_initial_inst|cnt[5]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|cnt[5]~28_combout\ = (\u_SD_TOP|sd_initial_inst|cnt\(5) & (!\u_SD_TOP|sd_initial_inst|cnt[4]~27\)) # (!\u_SD_TOP|sd_initial_inst|cnt\(5) & ((\u_SD_TOP|sd_initial_inst|cnt[4]~27\) # (GND)))
-- \u_SD_TOP|sd_initial_inst|cnt[5]~29\ = CARRY((!\u_SD_TOP|sd_initial_inst|cnt[4]~27\) # (!\u_SD_TOP|sd_initial_inst|cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|cnt\(5),
	datad => VCC,
	cin => \u_SD_TOP|sd_initial_inst|cnt[4]~27\,
	combout => \u_SD_TOP|sd_initial_inst|cnt[5]~28_combout\,
	cout => \u_SD_TOP|sd_initial_inst|cnt[5]~29\);

-- Location: LCCOMB_X19_Y11_N28
\u_SD_TOP|sd_initial_inst|cnt[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|cnt[8]~34_combout\ = (\u_SD_TOP|sd_initial_inst|cnt\(8) & (\u_SD_TOP|sd_initial_inst|cnt[7]~33\ $ (GND))) # (!\u_SD_TOP|sd_initial_inst|cnt\(8) & (!\u_SD_TOP|sd_initial_inst|cnt[7]~33\ & VCC))
-- \u_SD_TOP|sd_initial_inst|cnt[8]~35\ = CARRY((\u_SD_TOP|sd_initial_inst|cnt\(8) & !\u_SD_TOP|sd_initial_inst|cnt[7]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|cnt\(8),
	datad => VCC,
	cin => \u_SD_TOP|sd_initial_inst|cnt[7]~33\,
	combout => \u_SD_TOP|sd_initial_inst|cnt[8]~34_combout\,
	cout => \u_SD_TOP|sd_initial_inst|cnt[8]~35\);

-- Location: LCCOMB_X19_Y11_N30
\u_SD_TOP|sd_initial_inst|cnt[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|cnt[9]~36_combout\ = \u_SD_TOP|sd_initial_inst|cnt\(9) $ (\u_SD_TOP|sd_initial_inst|cnt[8]~35\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|cnt\(9),
	cin => \u_SD_TOP|sd_initial_inst|cnt[8]~35\,
	combout => \u_SD_TOP|sd_initial_inst|cnt[9]~36_combout\);

-- Location: LCCOMB_X19_Y9_N2
\u_SD_TOP|sd_initial_inst|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Add0~2_combout\ = (\u_SD_TOP|sd_initial_inst|aa\(1) & (!\u_SD_TOP|sd_initial_inst|Add0~1\)) # (!\u_SD_TOP|sd_initial_inst|aa\(1) & ((\u_SD_TOP|sd_initial_inst|Add0~1\) # (GND)))
-- \u_SD_TOP|sd_initial_inst|Add0~3\ = CARRY((!\u_SD_TOP|sd_initial_inst|Add0~1\) # (!\u_SD_TOP|sd_initial_inst|aa\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|aa\(1),
	datad => VCC,
	cin => \u_SD_TOP|sd_initial_inst|Add0~1\,
	combout => \u_SD_TOP|sd_initial_inst|Add0~2_combout\,
	cout => \u_SD_TOP|sd_initial_inst|Add0~3\);

-- Location: LCCOMB_X19_Y9_N4
\u_SD_TOP|sd_initial_inst|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Add0~4_combout\ = (\u_SD_TOP|sd_initial_inst|aa\(2) & (\u_SD_TOP|sd_initial_inst|Add0~3\ $ (GND))) # (!\u_SD_TOP|sd_initial_inst|aa\(2) & (!\u_SD_TOP|sd_initial_inst|Add0~3\ & VCC))
-- \u_SD_TOP|sd_initial_inst|Add0~5\ = CARRY((\u_SD_TOP|sd_initial_inst|aa\(2) & !\u_SD_TOP|sd_initial_inst|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|aa\(2),
	datad => VCC,
	cin => \u_SD_TOP|sd_initial_inst|Add0~3\,
	combout => \u_SD_TOP|sd_initial_inst|Add0~4_combout\,
	cout => \u_SD_TOP|sd_initial_inst|Add0~5\);

-- Location: LCCOMB_X19_Y9_N6
\u_SD_TOP|sd_initial_inst|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Add0~6_combout\ = (\u_SD_TOP|sd_initial_inst|aa\(3) & (!\u_SD_TOP|sd_initial_inst|Add0~5\)) # (!\u_SD_TOP|sd_initial_inst|aa\(3) & ((\u_SD_TOP|sd_initial_inst|Add0~5\) # (GND)))
-- \u_SD_TOP|sd_initial_inst|Add0~7\ = CARRY((!\u_SD_TOP|sd_initial_inst|Add0~5\) # (!\u_SD_TOP|sd_initial_inst|aa\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|aa\(3),
	datad => VCC,
	cin => \u_SD_TOP|sd_initial_inst|Add0~5\,
	combout => \u_SD_TOP|sd_initial_inst|Add0~6_combout\,
	cout => \u_SD_TOP|sd_initial_inst|Add0~7\);

-- Location: LCCOMB_X19_Y9_N8
\u_SD_TOP|sd_initial_inst|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Add0~8_combout\ = (\u_SD_TOP|sd_initial_inst|aa\(4) & (\u_SD_TOP|sd_initial_inst|Add0~7\ $ (GND))) # (!\u_SD_TOP|sd_initial_inst|aa\(4) & (!\u_SD_TOP|sd_initial_inst|Add0~7\ & VCC))
-- \u_SD_TOP|sd_initial_inst|Add0~9\ = CARRY((\u_SD_TOP|sd_initial_inst|aa\(4) & !\u_SD_TOP|sd_initial_inst|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|aa\(4),
	datad => VCC,
	cin => \u_SD_TOP|sd_initial_inst|Add0~7\,
	combout => \u_SD_TOP|sd_initial_inst|Add0~8_combout\,
	cout => \u_SD_TOP|sd_initial_inst|Add0~9\);

-- Location: LCCOMB_X19_Y9_N10
\u_SD_TOP|sd_initial_inst|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Add0~10_combout\ = \u_SD_TOP|sd_initial_inst|Add0~9\ $ (\u_SD_TOP|sd_initial_inst|aa\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|aa\(5),
	cin => \u_SD_TOP|sd_initial_inst|Add0~9\,
	combout => \u_SD_TOP|sd_initial_inst|Add0~10_combout\);

-- Location: LCCOMB_X28_Y15_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[2]~15_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(2) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[1]~14\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(2) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[1]~14\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[2]~16\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(2) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[1]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(2),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[1]~14\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[2]~15_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[2]~16\);

-- Location: LCCOMB_X28_Y15_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[5]~21_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(5) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[4]~20\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(5) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[4]~20\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[5]~22\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[4]~20\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(5),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[4]~20\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[5]~21_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[5]~22\);

-- Location: FF_X22_Y9_N23
\u_SD_TOP|sd_read_inst|sec_size[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec_size[9]~27_combout\,
	ena => \u_SD_TOP|sd_read_inst|sec_size[11]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec_size\(9));

-- Location: FF_X22_Y9_N13
\u_SD_TOP|sd_read_inst|sec_size[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec_size[4]~17_combout\,
	ena => \u_SD_TOP|sd_read_inst|sec_size[11]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec_size\(4));

-- Location: FF_X22_Y9_N11
\u_SD_TOP|sd_read_inst|sec_size[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec_size[3]~15_combout\,
	ena => \u_SD_TOP|sd_read_inst|sec_size[11]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec_size\(3));

-- Location: FF_X22_Y9_N7
\u_SD_TOP|sd_read_inst|sec_size[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec_size[1]~11_combout\,
	ena => \u_SD_TOP|sd_read_inst|sec_size[11]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec_size\(1));

-- Location: LCCOMB_X22_Y9_N6
\u_SD_TOP|sd_read_inst|sec_size[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec_size[1]~11_combout\ = (\u_SD_TOP|sd_read_inst|sec_size\(1) & (\u_SD_TOP|sd_read_inst|sec_size\(0) $ (VCC))) # (!\u_SD_TOP|sd_read_inst|sec_size\(1) & (\u_SD_TOP|sd_read_inst|sec_size\(0) & VCC))
-- \u_SD_TOP|sd_read_inst|sec_size[1]~12\ = CARRY((\u_SD_TOP|sd_read_inst|sec_size\(1) & \u_SD_TOP|sd_read_inst|sec_size\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec_size\(1),
	datab => \u_SD_TOP|sd_read_inst|sec_size\(0),
	datad => VCC,
	combout => \u_SD_TOP|sd_read_inst|sec_size[1]~11_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec_size[1]~12\);

-- Location: LCCOMB_X22_Y9_N10
\u_SD_TOP|sd_read_inst|sec_size[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec_size[3]~15_combout\ = (\u_SD_TOP|sd_read_inst|sec_size\(3) & (\u_SD_TOP|sd_read_inst|sec_size[2]~14\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|sec_size\(3) & (!\u_SD_TOP|sd_read_inst|sec_size[2]~14\ & VCC))
-- \u_SD_TOP|sd_read_inst|sec_size[3]~16\ = CARRY((\u_SD_TOP|sd_read_inst|sec_size\(3) & !\u_SD_TOP|sd_read_inst|sec_size[2]~14\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec_size\(3),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec_size[2]~14\,
	combout => \u_SD_TOP|sd_read_inst|sec_size[3]~15_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec_size[3]~16\);

-- Location: LCCOMB_X22_Y9_N12
\u_SD_TOP|sd_read_inst|sec_size[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec_size[4]~17_combout\ = (\u_SD_TOP|sd_read_inst|sec_size\(4) & (!\u_SD_TOP|sd_read_inst|sec_size[3]~16\)) # (!\u_SD_TOP|sd_read_inst|sec_size\(4) & ((\u_SD_TOP|sd_read_inst|sec_size[3]~16\) # (GND)))
-- \u_SD_TOP|sd_read_inst|sec_size[4]~18\ = CARRY((!\u_SD_TOP|sd_read_inst|sec_size[3]~16\) # (!\u_SD_TOP|sd_read_inst|sec_size\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec_size\(4),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec_size[3]~16\,
	combout => \u_SD_TOP|sd_read_inst|sec_size[4]~17_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec_size[4]~18\);

-- Location: LCCOMB_X22_Y9_N22
\u_SD_TOP|sd_read_inst|sec_size[9]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec_size[9]~27_combout\ = (\u_SD_TOP|sd_read_inst|sec_size\(9) & (\u_SD_TOP|sd_read_inst|sec_size[8]~26\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|sec_size\(9) & (!\u_SD_TOP|sd_read_inst|sec_size[8]~26\ & VCC))
-- \u_SD_TOP|sd_read_inst|sec_size[9]~28\ = CARRY((\u_SD_TOP|sd_read_inst|sec_size\(9) & !\u_SD_TOP|sd_read_inst|sec_size[8]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec_size\(9),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec_size[8]~26\,
	combout => \u_SD_TOP|sd_read_inst|sec_size[9]~27_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec_size[9]~28\);

-- Location: LCCOMB_X24_Y14_N18
\u_SD_TOP|sd_read_inst|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add0~6_combout\ = (\u_SD_TOP|sd_read_inst|aa\(3) & (!\u_SD_TOP|sd_read_inst|Add0~5\)) # (!\u_SD_TOP|sd_read_inst|aa\(3) & ((\u_SD_TOP|sd_read_inst|Add0~5\) # (GND)))
-- \u_SD_TOP|sd_read_inst|Add0~7\ = CARRY((!\u_SD_TOP|sd_read_inst|Add0~5\) # (!\u_SD_TOP|sd_read_inst|aa\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|aa\(3),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add0~5\,
	combout => \u_SD_TOP|sd_read_inst|Add0~6_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add0~7\);

-- Location: LCCOMB_X13_Y16_N12
\u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan6~0_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(4) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(4),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(3),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan6~0_combout\);

-- Location: LCCOMB_X13_Y19_N22
\u_system_ctrl|u_system_delay|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|Equal0~1_combout\ = (\u_system_ctrl|u_system_delay|cnt\(18) & (\u_system_ctrl|u_system_delay|cnt\(19) & (\u_system_ctrl|u_system_delay|cnt\(16) & \u_system_ctrl|u_system_delay|cnt\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|u_system_delay|cnt\(18),
	datab => \u_system_ctrl|u_system_delay|cnt\(19),
	datac => \u_system_ctrl|u_system_delay|cnt\(16),
	datad => \u_system_ctrl|u_system_delay|cnt\(17),
	combout => \u_system_ctrl|u_system_delay|Equal0~1_combout\);

-- Location: FF_X30_Y14_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector11~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1011~q\);

-- Location: LCCOMB_X32_Y15_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r~2_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r~2_combout\);

-- Location: LCCOMB_X32_Y15_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~3_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\ & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000110000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~3_combout\);

-- Location: LCCOMB_X32_Y14_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~4_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0011~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0001~q\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0111~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0011~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0001~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0111~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~4_combout\);

-- Location: LCCOMB_X31_Y14_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~5_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~4_combout\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~4_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~5_combout\);

-- Location: LCCOMB_X29_Y16_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(11))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(11),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(11),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~0_combout\);

-- Location: LCCOMB_X29_Y16_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector8~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(14))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(14),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(14),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector8~0_combout\);

-- Location: LCCOMB_X29_Y16_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector7~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(15))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(15),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(15),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector7~0_combout\);

-- Location: LCCOMB_X31_Y16_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector6~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(16))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(16),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(16),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector6~0_combout\);

-- Location: LCCOMB_X31_Y16_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector5~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(17))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(17),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(17),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector5~0_combout\);

-- Location: LCCOMB_X31_Y16_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector4~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(18))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(18),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(18),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector4~0_combout\);

-- Location: LCCOMB_X31_Y16_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector3~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(19))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(19),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(19),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector3~0_combout\);

-- Location: LCCOMB_X12_Y16_N8
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~0_combout\ = ((\u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~1_combout\ & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(5) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(6)))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~1_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(7),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(5),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(6),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~0_combout\);

-- Location: LCCOMB_X12_Y16_N10
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~1_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(9) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(8) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~0_combout\ & 
-- !\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(9),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(8),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~0_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(10),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~1_combout\);

-- Location: LCCOMB_X17_Y18_N22
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~2_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(3) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(5) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(4) & 
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(3),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(5),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(4),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(0),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~2_combout\);

-- Location: LCCOMB_X13_Y16_N24
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~3_combout\ = ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(2) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(1)) # (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(0))))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan6~0_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(1),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(0),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(2),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~3_combout\);

-- Location: LCCOMB_X13_Y16_N10
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~4_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(6)) # ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(7)) # ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(5) & 
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(5),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~3_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(6),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(7),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~4_combout\);

-- Location: LCCOMB_X18_Y17_N12
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~1_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(0) & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(0),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~1_combout\);

-- Location: LCCOMB_X17_Y17_N24
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~3_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(0) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(0),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~3_combout\);

-- Location: LCCOMB_X14_Y18_N26
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~4_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(1) & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(1),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~4_combout\);

-- Location: LCCOMB_X17_Y17_N22
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~10_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\ & (((!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\)))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(1)))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\ & 
-- (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~2_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(1),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~10_combout\);

-- Location: LCCOMB_X18_Y18_N6
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~12_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\ & (((\u_sdram_vga_top|sys_data_out\(13)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\)))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(2) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(2),
	datac => \u_sdram_vga_top|sys_data_out\(13),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~12_combout\);

-- Location: LCCOMB_X17_Y17_N16
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~8_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(3) & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(3),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~8_combout\);

-- Location: LCCOMB_X18_Y17_N4
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~0_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(0) & ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\)))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\ & (((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~13_combout\) # (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(0),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~13_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~0_combout\);

-- Location: LCCOMB_X18_Y17_N30
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~1_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~0_combout\ & (((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~3_combout\) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\)))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~0_combout\ & (\u_sdram_vga_top|sys_data_out\(0) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|sys_data_out\(0),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~0_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~3_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~1_combout\);

-- Location: LCCOMB_X17_Y18_N10
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~7_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\ & (((!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\)))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(2))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\ & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(2),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~13_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~7_combout\);

-- Location: LCCOMB_X17_Y18_N24
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~8_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~7_combout\ & (((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~7_combout\)) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~7_combout\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\ & ((\u_sdram_vga_top|sys_data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~7_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~7_combout\,
	datad => \u_sdram_vga_top|sys_data_out\(2),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~8_combout\);

-- Location: LCCOMB_X18_Y18_N26
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~13_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(4) & ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\)))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\ & (((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~13_combout\) # (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(4),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~13_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~13_combout\);

-- Location: LCCOMB_X18_Y18_N4
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~14_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~13_combout\ & 
-- (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~11_combout\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~13_combout\ & ((\u_sdram_vga_top|sys_data_out\(4)))))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\ & 
-- (((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~11_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~13_combout\,
	datad => \u_sdram_vga_top|sys_data_out\(4),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~14_combout\);

-- Location: LCCOMB_X23_Y13_N14
\u_SD_TOP|sd_read_inst|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Equal1~1_combout\ = (!\u_SD_TOP|sd_read_inst|CMD17\(40) & (!\u_SD_TOP|sd_read_inst|CMD17\(7) & (!\u_SD_TOP|sd_read_inst|CMD17\(6) & !\u_SD_TOP|sd_read_inst|CMD17\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|CMD17\(40),
	datab => \u_SD_TOP|sd_read_inst|CMD17\(7),
	datac => \u_SD_TOP|sd_read_inst|CMD17\(6),
	datad => \u_SD_TOP|sd_read_inst|CMD17\(5),
	combout => \u_SD_TOP|sd_read_inst|Equal1~1_combout\);

-- Location: FF_X24_Y10_N11
\u_SD_TOP|sd_read_inst|CMD17[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~12_combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(44));

-- Location: LCCOMB_X23_Y12_N10
\u_SD_TOP|sd_read_inst|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Equal1~6_combout\ = (!\u_SD_TOP|sd_read_inst|CMD17\(13) & (!\u_SD_TOP|sd_read_inst|CMD17\(12) & (!\u_SD_TOP|sd_read_inst|CMD17\(15) & !\u_SD_TOP|sd_read_inst|CMD17\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|CMD17\(13),
	datab => \u_SD_TOP|sd_read_inst|CMD17\(12),
	datac => \u_SD_TOP|sd_read_inst|CMD17\(15),
	datad => \u_SD_TOP|sd_read_inst|CMD17\(14),
	combout => \u_SD_TOP|sd_read_inst|Equal1~6_combout\);

-- Location: LCCOMB_X23_Y11_N12
\u_SD_TOP|sd_read_inst|Equal1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Equal1~10_combout\ = (!\u_SD_TOP|sd_read_inst|CMD17\(27) & (!\u_SD_TOP|sd_read_inst|CMD17\(26) & (!\u_SD_TOP|sd_read_inst|CMD17\(25) & !\u_SD_TOP|sd_read_inst|CMD17\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|CMD17\(27),
	datab => \u_SD_TOP|sd_read_inst|CMD17\(26),
	datac => \u_SD_TOP|sd_read_inst|CMD17\(25),
	datad => \u_SD_TOP|sd_read_inst|CMD17\(24),
	combout => \u_SD_TOP|sd_read_inst|Equal1~10_combout\);

-- Location: LCCOMB_X23_Y11_N2
\u_SD_TOP|sd_read_inst|Equal1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Equal1~11_combout\ = (!\u_SD_TOP|sd_read_inst|CMD17\(29) & (!\u_SD_TOP|sd_read_inst|CMD17\(30) & (!\u_SD_TOP|sd_read_inst|CMD17\(31) & !\u_SD_TOP|sd_read_inst|CMD17\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|CMD17\(29),
	datab => \u_SD_TOP|sd_read_inst|CMD17\(30),
	datac => \u_SD_TOP|sd_read_inst|CMD17\(31),
	datad => \u_SD_TOP|sd_read_inst|CMD17\(28),
	combout => \u_SD_TOP|sd_read_inst|Equal1~11_combout\);

-- Location: LCCOMB_X24_Y10_N24
\u_SD_TOP|sd_read_inst|Equal1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Equal1~12_combout\ = (!\u_SD_TOP|sd_read_inst|CMD17\(34) & (!\u_SD_TOP|sd_read_inst|CMD17\(32) & (!\u_SD_TOP|sd_read_inst|CMD17\(33) & !\u_SD_TOP|sd_read_inst|CMD17\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|CMD17\(34),
	datab => \u_SD_TOP|sd_read_inst|CMD17\(32),
	datac => \u_SD_TOP|sd_read_inst|CMD17\(33),
	datad => \u_SD_TOP|sd_read_inst|CMD17\(35),
	combout => \u_SD_TOP|sd_read_inst|Equal1~12_combout\);

-- Location: LCCOMB_X24_Y10_N6
\u_SD_TOP|sd_read_inst|Equal1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Equal1~13_combout\ = (!\u_SD_TOP|sd_read_inst|CMD17\(36) & (!\u_SD_TOP|sd_read_inst|CMD17\(38) & (!\u_SD_TOP|sd_read_inst|CMD17\(39) & !\u_SD_TOP|sd_read_inst|CMD17\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|CMD17\(36),
	datab => \u_SD_TOP|sd_read_inst|CMD17\(38),
	datac => \u_SD_TOP|sd_read_inst|CMD17\(39),
	datad => \u_SD_TOP|sd_read_inst|CMD17\(37),
	combout => \u_SD_TOP|sd_read_inst|Equal1~13_combout\);

-- Location: LCCOMB_X23_Y10_N4
\u_SD_TOP|sd_read_inst|Equal1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Equal1~14_combout\ = (\u_SD_TOP|sd_read_inst|Equal1~10_combout\ & (\u_SD_TOP|sd_read_inst|Equal1~12_combout\ & (\u_SD_TOP|sd_read_inst|Equal1~11_combout\ & \u_SD_TOP|sd_read_inst|Equal1~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Equal1~10_combout\,
	datab => \u_SD_TOP|sd_read_inst|Equal1~12_combout\,
	datac => \u_SD_TOP|sd_read_inst|Equal1~11_combout\,
	datad => \u_SD_TOP|sd_read_inst|Equal1~13_combout\,
	combout => \u_SD_TOP|sd_read_inst|Equal1~14_combout\);

-- Location: FF_X22_Y11_N7
\u_SD_TOP|sd_read_inst|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Add3~2_combout\,
	ena => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnt\(0));

-- Location: FF_X22_Y11_N3
\u_SD_TOP|sd_read_inst|cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Add3~17_combout\,
	ena => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnt\(5));

-- Location: FF_X21_Y10_N27
\u_SD_TOP|sd_read_inst|cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|cnt[12]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnt\(12));

-- Location: FF_X22_Y10_N5
\u_SD_TOP|sd_read_inst|cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|cnt[17]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnt\(17));

-- Location: FF_X22_Y10_N23
\u_SD_TOP|sd_read_inst|cnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|cnt[21]~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnt\(21));

-- Location: LCCOMB_X22_Y11_N12
\u_SD_TOP|sd_read_inst|LessThan3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|LessThan3~2_combout\ = ((\u_SD_TOP|sd_read_inst|LessThan3~0_combout\) # ((\u_SD_TOP|sd_read_inst|LessThan3~1_combout\) # (!\u_SD_TOP|sd_read_inst|LessThan1~8_combout\))) # (!\u_SD_TOP|sd_read_inst|LessThan1~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|LessThan1~6_combout\,
	datab => \u_SD_TOP|sd_read_inst|LessThan3~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|LessThan1~8_combout\,
	datad => \u_SD_TOP|sd_read_inst|LessThan3~1_combout\,
	combout => \u_SD_TOP|sd_read_inst|LessThan3~2_combout\);

-- Location: LCCOMB_X24_Y13_N10
\u_SD_TOP|sd_read_inst|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector1~0_combout\ = (\u_SD_TOP|sd_read_inst|CMD17\(47)) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datad => \u_SD_TOP|sd_read_inst|CMD17\(47),
	combout => \u_SD_TOP|sd_read_inst|Selector1~0_combout\);

-- Location: FF_X18_Y13_N7
\u_SD_TOP|sd_initial_inst|ACMD41[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|ACMD41[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(0));

-- Location: FF_X17_Y13_N11
\u_SD_TOP|sd_initial_inst|ACMD41[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector42~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(7));

-- Location: LCCOMB_X17_Y13_N6
\u_SD_TOP|sd_initial_inst|Equal5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal5~2_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(8)) # ((\u_SD_TOP|sd_initial_inst|ACMD41\(9)) # ((\u_SD_TOP|sd_initial_inst|ACMD41\(10)) # (\u_SD_TOP|sd_initial_inst|ACMD41\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41\(8),
	datab => \u_SD_TOP|sd_initial_inst|ACMD41\(9),
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(10),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41\(11),
	combout => \u_SD_TOP|sd_initial_inst|Equal5~2_combout\);

-- Location: LCCOMB_X18_Y12_N14
\u_SD_TOP|sd_initial_inst|Equal5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal5~6_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(21)) # ((\u_SD_TOP|sd_initial_inst|ACMD41\(20)) # ((\u_SD_TOP|sd_initial_inst|ACMD41\(22)) # (\u_SD_TOP|sd_initial_inst|ACMD41\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41\(21),
	datab => \u_SD_TOP|sd_initial_inst|ACMD41\(20),
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(22),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41\(23),
	combout => \u_SD_TOP|sd_initial_inst|Equal5~6_combout\);

-- Location: FF_X19_Y12_N7
\u_SD_TOP|sd_initial_inst|ACMD41[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector17~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(32));

-- Location: FF_X18_Y12_N29
\u_SD_TOP|sd_initial_inst|ACMD41[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector16~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(33));

-- Location: FF_X19_Y12_N13
\u_SD_TOP|sd_initial_inst|ACMD41[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector15~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(34));

-- Location: LCCOMB_X18_Y12_N6
\u_SD_TOP|sd_initial_inst|Equal5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal5~10_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(32)) # ((\u_SD_TOP|sd_initial_inst|ACMD41\(34)) # ((\u_SD_TOP|sd_initial_inst|ACMD41\(35)) # (\u_SD_TOP|sd_initial_inst|ACMD41\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41\(32),
	datab => \u_SD_TOP|sd_initial_inst|ACMD41\(34),
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(35),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41\(33),
	combout => \u_SD_TOP|sd_initial_inst|Equal5~10_combout\);

-- Location: LCCOMB_X18_Y14_N12
\u_SD_TOP|sd_initial_inst|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Mux4~1_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & !\u_SD_TOP|sd_initial_inst|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(0),
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	combout => \u_SD_TOP|sd_initial_inst|Mux4~1_combout\);

-- Location: FF_X18_Y14_N11
\u_SD_TOP|sd_initial_inst|CMD0[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector146~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(47));

-- Location: FF_X19_Y13_N9
\u_SD_TOP|sd_initial_inst|CMD0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|CMD0[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(0));

-- Location: FF_X19_Y13_N3
\u_SD_TOP|sd_initial_inst|CMD0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector191~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(2));

-- Location: FF_X19_Y13_N21
\u_SD_TOP|sd_initial_inst|CMD0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector192~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(1));

-- Location: FF_X19_Y13_N11
\u_SD_TOP|sd_initial_inst|CMD0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector190~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(3));

-- Location: LCCOMB_X19_Y13_N28
\u_SD_TOP|sd_initial_inst|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal0~0_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD0\(3) & (!\u_SD_TOP|sd_initial_inst|CMD0\(1) & (\u_SD_TOP|sd_initial_inst|CMD0\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD0\(3),
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(1),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(0),
	datad => \u_SD_TOP|sd_initial_inst|CMD0\(2),
	combout => \u_SD_TOP|sd_initial_inst|Equal0~0_combout\);

-- Location: FF_X19_Y13_N13
\u_SD_TOP|sd_initial_inst|CMD0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector187~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(6));

-- Location: FF_X21_Y13_N7
\u_SD_TOP|sd_initial_inst|CMD0[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector179~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(14));

-- Location: FF_X21_Y13_N13
\u_SD_TOP|sd_initial_inst|CMD0[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector174~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(19));

-- Location: FF_X21_Y14_N13
\u_SD_TOP|sd_initial_inst|CMD0[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector173~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(20));

-- Location: LCCOMB_X21_Y14_N6
\u_SD_TOP|sd_initial_inst|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal0~7_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD0\(24) & (!\u_SD_TOP|sd_initial_inst|CMD0\(27) & (!\u_SD_TOP|sd_initial_inst|CMD0\(26) & !\u_SD_TOP|sd_initial_inst|CMD0\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD0\(24),
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(27),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(26),
	datad => \u_SD_TOP|sd_initial_inst|CMD0\(25),
	combout => \u_SD_TOP|sd_initial_inst|Equal0~7_combout\);

-- Location: FF_X19_Y14_N5
\u_SD_TOP|sd_initial_inst|CMD0[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector158~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(35));

-- Location: FF_X19_Y14_N25
\u_SD_TOP|sd_initial_inst|CMD0[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector157~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(36));

-- Location: FF_X18_Y14_N3
\u_SD_TOP|sd_initial_inst|CMD0[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector156~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(37));

-- Location: FF_X19_Y14_N23
\u_SD_TOP|sd_initial_inst|CMD0[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector155~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(38));

-- Location: FF_X19_Y14_N1
\u_SD_TOP|sd_initial_inst|CMD0[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector154~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(39));

-- Location: LCCOMB_X19_Y14_N10
\u_SD_TOP|sd_initial_inst|Equal0~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal0~11_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD0\(37) & (!\u_SD_TOP|sd_initial_inst|CMD0\(39) & (!\u_SD_TOP|sd_initial_inst|CMD0\(38) & !\u_SD_TOP|sd_initial_inst|CMD0\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD0\(37),
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(39),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(38),
	datad => \u_SD_TOP|sd_initial_inst|CMD0\(36),
	combout => \u_SD_TOP|sd_initial_inst|Equal0~11_combout\);

-- Location: FF_X19_Y14_N13
\u_SD_TOP|sd_initial_inst|CMD0[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector153~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(40));

-- Location: LCCOMB_X19_Y10_N12
\u_SD_TOP|sd_initial_inst|Equal4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal4~3_combout\ = (\u_SD_TOP|sd_initial_inst|CMD55\(13)) # ((\u_SD_TOP|sd_initial_inst|CMD55\(12)) # ((\u_SD_TOP|sd_initial_inst|CMD55\(15)) # (\u_SD_TOP|sd_initial_inst|CMD55\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD55\(13),
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(12),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(15),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(14),
	combout => \u_SD_TOP|sd_initial_inst|Equal4~3_combout\);

-- Location: LCCOMB_X16_Y10_N18
\u_SD_TOP|sd_initial_inst|Equal4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal4~7_combout\ = (\u_SD_TOP|sd_initial_inst|CMD55\(26)) # ((\u_SD_TOP|sd_initial_inst|CMD55\(27)) # ((\u_SD_TOP|sd_initial_inst|CMD55\(25)) # (\u_SD_TOP|sd_initial_inst|CMD55\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD55\(26),
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(27),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(25),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(24),
	combout => \u_SD_TOP|sd_initial_inst|Equal4~7_combout\);

-- Location: FF_X16_Y10_N15
\u_SD_TOP|sd_initial_inst|CMD55[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector65~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(32));

-- Location: FF_X16_Y10_N29
\u_SD_TOP|sd_initial_inst|CMD55[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector64~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(33));

-- Location: FF_X16_Y10_N11
\u_SD_TOP|sd_initial_inst|CMD55[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector63~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(34));

-- Location: LCCOMB_X16_Y10_N2
\u_SD_TOP|sd_initial_inst|Equal4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal4~10_combout\ = (\u_SD_TOP|sd_initial_inst|CMD55\(34)) # ((\u_SD_TOP|sd_initial_inst|CMD55\(33)) # ((\u_SD_TOP|sd_initial_inst|CMD55\(32)) # (\u_SD_TOP|sd_initial_inst|CMD55\(35))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD55\(34),
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(33),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(32),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(35),
	combout => \u_SD_TOP|sd_initial_inst|Equal4~10_combout\);

-- Location: FF_X12_Y10_N29
\u_SD_TOP|sd_initial_inst|CMD8[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector98~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(47));

-- Location: FF_X17_Y14_N1
\u_SD_TOP|sd_initial_inst|CMD8[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|CMD8[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(0));

-- Location: FF_X17_Y14_N7
\u_SD_TOP|sd_initial_inst|CMD8[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector144~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(1));

-- Location: FF_X17_Y14_N9
\u_SD_TOP|sd_initial_inst|CMD8[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector143~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(2));

-- Location: FF_X17_Y14_N15
\u_SD_TOP|sd_initial_inst|CMD8[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector142~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(3));

-- Location: LCCOMB_X17_Y14_N12
\u_SD_TOP|sd_initial_inst|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal2~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD8\(1) & (!\u_SD_TOP|sd_initial_inst|CMD8\(3) & (\u_SD_TOP|sd_initial_inst|CMD8\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD8\(1),
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(3),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(2),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(0),
	combout => \u_SD_TOP|sd_initial_inst|Equal2~0_combout\);

-- Location: FF_X17_Y14_N31
\u_SD_TOP|sd_initial_inst|CMD8[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector138~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(7));

-- Location: FF_X17_Y14_N5
\u_SD_TOP|sd_initial_inst|CMD8[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector141~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(4));

-- Location: FF_X17_Y14_N23
\u_SD_TOP|sd_initial_inst|CMD8[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector140~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(5));

-- Location: FF_X17_Y14_N29
\u_SD_TOP|sd_initial_inst|CMD8[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector139~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(6));

-- Location: LCCOMB_X17_Y14_N2
\u_SD_TOP|sd_initial_inst|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal2~1_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD8\(5) & (!\u_SD_TOP|sd_initial_inst|CMD8\(4) & (\u_SD_TOP|sd_initial_inst|CMD8\(7) & !\u_SD_TOP|sd_initial_inst|CMD8\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD8\(5),
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(4),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(7),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(6),
	combout => \u_SD_TOP|sd_initial_inst|Equal2~1_combout\);

-- Location: FF_X13_Y11_N21
\u_SD_TOP|sd_initial_inst|CMD8[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector136~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(9));

-- Location: FF_X13_Y11_N23
\u_SD_TOP|sd_initial_inst|CMD8[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector134~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(11));

-- Location: FF_X13_Y11_N29
\u_SD_TOP|sd_initial_inst|CMD8[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector137~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(8));

-- Location: FF_X13_Y11_N11
\u_SD_TOP|sd_initial_inst|CMD8[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector135~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(10));

-- Location: LCCOMB_X13_Y11_N16
\u_SD_TOP|sd_initial_inst|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal2~2_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD8\(10) & (!\u_SD_TOP|sd_initial_inst|CMD8\(8) & (\u_SD_TOP|sd_initial_inst|CMD8\(11) & \u_SD_TOP|sd_initial_inst|CMD8\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD8\(10),
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(8),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(11),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(9),
	combout => \u_SD_TOP|sd_initial_inst|Equal2~2_combout\);

-- Location: FF_X13_Y11_N19
\u_SD_TOP|sd_initial_inst|CMD8[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector132~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(13));

-- Location: FF_X13_Y11_N1
\u_SD_TOP|sd_initial_inst|CMD8[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector130~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(15));

-- Location: FF_X13_Y11_N27
\u_SD_TOP|sd_initial_inst|CMD8[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector133~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(12));

-- Location: FF_X13_Y11_N13
\u_SD_TOP|sd_initial_inst|CMD8[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector131~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(14));

-- Location: LCCOMB_X13_Y11_N2
\u_SD_TOP|sd_initial_inst|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal2~3_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD8\(14) & (\u_SD_TOP|sd_initial_inst|CMD8\(13) & (!\u_SD_TOP|sd_initial_inst|CMD8\(12) & \u_SD_TOP|sd_initial_inst|CMD8\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD8\(14),
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(13),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(12),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(15),
	combout => \u_SD_TOP|sd_initial_inst|Equal2~3_combout\);

-- Location: LCCOMB_X13_Y11_N4
\u_SD_TOP|sd_initial_inst|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal2~4_combout\ = (\u_SD_TOP|sd_initial_inst|Equal2~1_combout\ & (\u_SD_TOP|sd_initial_inst|Equal2~3_combout\ & (\u_SD_TOP|sd_initial_inst|Equal2~0_combout\ & \u_SD_TOP|sd_initial_inst|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Equal2~1_combout\,
	datab => \u_SD_TOP|sd_initial_inst|Equal2~3_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Equal2~0_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal2~2_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Equal2~4_combout\);

-- Location: FF_X12_Y11_N21
\u_SD_TOP|sd_initial_inst|CMD8[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector129~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(16));

-- Location: FF_X12_Y11_N23
\u_SD_TOP|sd_initial_inst|CMD8[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector128~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(17));

-- Location: FF_X12_Y11_N9
\u_SD_TOP|sd_initial_inst|CMD8[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector127~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(18));

-- Location: FF_X12_Y11_N27
\u_SD_TOP|sd_initial_inst|CMD8[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector126~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(19));

-- Location: LCCOMB_X12_Y11_N12
\u_SD_TOP|sd_initial_inst|Equal2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal2~5_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD8\(17) & (!\u_SD_TOP|sd_initial_inst|CMD8\(18) & (!\u_SD_TOP|sd_initial_inst|CMD8\(19) & \u_SD_TOP|sd_initial_inst|CMD8\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD8\(17),
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(18),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(19),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(16),
	combout => \u_SD_TOP|sd_initial_inst|Equal2~5_combout\);

-- Location: FF_X12_Y11_N7
\u_SD_TOP|sd_initial_inst|CMD8[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector125~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(20));

-- Location: FF_X11_Y11_N1
\u_SD_TOP|sd_initial_inst|CMD8[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector124~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(21));

-- Location: FF_X11_Y11_N15
\u_SD_TOP|sd_initial_inst|CMD8[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector123~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(22));

-- Location: FF_X11_Y11_N25
\u_SD_TOP|sd_initial_inst|CMD8[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector122~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(23));

-- Location: LCCOMB_X11_Y11_N10
\u_SD_TOP|sd_initial_inst|Equal2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal2~6_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD8\(20) & (!\u_SD_TOP|sd_initial_inst|CMD8\(23) & (!\u_SD_TOP|sd_initial_inst|CMD8\(22) & !\u_SD_TOP|sd_initial_inst|CMD8\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD8\(20),
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(23),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(22),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(21),
	combout => \u_SD_TOP|sd_initial_inst|Equal2~6_combout\);

-- Location: FF_X11_Y11_N13
\u_SD_TOP|sd_initial_inst|CMD8[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector121~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(24));

-- Location: FF_X11_Y11_N19
\u_SD_TOP|sd_initial_inst|CMD8[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector120~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(25));

-- Location: FF_X11_Y11_N9
\u_SD_TOP|sd_initial_inst|CMD8[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector119~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(26));

-- Location: FF_X11_Y11_N31
\u_SD_TOP|sd_initial_inst|CMD8[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector118~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(27));

-- Location: LCCOMB_X11_Y11_N20
\u_SD_TOP|sd_initial_inst|Equal2~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal2~7_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD8\(27) & (!\u_SD_TOP|sd_initial_inst|CMD8\(25) & (!\u_SD_TOP|sd_initial_inst|CMD8\(26) & !\u_SD_TOP|sd_initial_inst|CMD8\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD8\(27),
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(25),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(26),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(24),
	combout => \u_SD_TOP|sd_initial_inst|Equal2~7_combout\);

-- Location: FF_X11_Y11_N27
\u_SD_TOP|sd_initial_inst|CMD8[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector117~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(28));

-- Location: FF_X11_Y11_N29
\u_SD_TOP|sd_initial_inst|CMD8[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector116~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(29));

-- Location: FF_X11_Y11_N23
\u_SD_TOP|sd_initial_inst|CMD8[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector115~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(30));

-- Location: FF_X11_Y11_N5
\u_SD_TOP|sd_initial_inst|CMD8[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector114~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(31));

-- Location: LCCOMB_X11_Y11_N2
\u_SD_TOP|sd_initial_inst|Equal2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal2~8_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD8\(30) & (!\u_SD_TOP|sd_initial_inst|CMD8\(31) & (!\u_SD_TOP|sd_initial_inst|CMD8\(28) & !\u_SD_TOP|sd_initial_inst|CMD8\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD8\(30),
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(31),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(28),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(29),
	combout => \u_SD_TOP|sd_initial_inst|Equal2~8_combout\);

-- Location: LCCOMB_X11_Y11_N16
\u_SD_TOP|sd_initial_inst|Equal2~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal2~9_combout\ = (\u_SD_TOP|sd_initial_inst|Equal2~6_combout\ & (\u_SD_TOP|sd_initial_inst|Equal2~8_combout\ & (\u_SD_TOP|sd_initial_inst|Equal2~5_combout\ & \u_SD_TOP|sd_initial_inst|Equal2~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Equal2~6_combout\,
	datab => \u_SD_TOP|sd_initial_inst|Equal2~8_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Equal2~5_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal2~7_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Equal2~9_combout\);

-- Location: FF_X11_Y11_N7
\u_SD_TOP|sd_initial_inst|CMD8[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector113~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(32));

-- Location: FF_X12_Y11_N29
\u_SD_TOP|sd_initial_inst|CMD8[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector112~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(33));

-- Location: FF_X12_Y11_N15
\u_SD_TOP|sd_initial_inst|CMD8[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector111~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(34));

-- Location: FF_X12_Y11_N5
\u_SD_TOP|sd_initial_inst|CMD8[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector110~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(35));

-- Location: LCCOMB_X12_Y11_N30
\u_SD_TOP|sd_initial_inst|Equal2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal2~10_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD8\(32) & (!\u_SD_TOP|sd_initial_inst|CMD8\(35) & (!\u_SD_TOP|sd_initial_inst|CMD8\(34) & !\u_SD_TOP|sd_initial_inst|CMD8\(33))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD8\(32),
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(35),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(34),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(33),
	combout => \u_SD_TOP|sd_initial_inst|Equal2~10_combout\);

-- Location: FF_X12_Y11_N1
\u_SD_TOP|sd_initial_inst|CMD8[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector109~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(36));

-- Location: FF_X12_Y10_N15
\u_SD_TOP|sd_initial_inst|CMD8[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector108~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(37));

-- Location: FF_X12_Y10_N5
\u_SD_TOP|sd_initial_inst|CMD8[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector107~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(38));

-- Location: FF_X12_Y10_N31
\u_SD_TOP|sd_initial_inst|CMD8[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector106~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(39));

-- Location: LCCOMB_X12_Y10_N24
\u_SD_TOP|sd_initial_inst|Equal2~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal2~11_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD8\(39) & (!\u_SD_TOP|sd_initial_inst|CMD8\(38) & (!\u_SD_TOP|sd_initial_inst|CMD8\(37) & !\u_SD_TOP|sd_initial_inst|CMD8\(36))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD8\(39),
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(38),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(37),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(36),
	combout => \u_SD_TOP|sd_initial_inst|Equal2~11_combout\);

-- Location: FF_X12_Y10_N19
\u_SD_TOP|sd_initial_inst|CMD8[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector102~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(43));

-- Location: FF_X12_Y10_N9
\u_SD_TOP|sd_initial_inst|CMD8[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector105~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(40));

-- Location: FF_X12_Y10_N23
\u_SD_TOP|sd_initial_inst|CMD8[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector104~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(41));

-- Location: FF_X12_Y10_N13
\u_SD_TOP|sd_initial_inst|CMD8[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector103~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(42));

-- Location: LCCOMB_X12_Y10_N10
\u_SD_TOP|sd_initial_inst|Equal2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal2~12_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD8\(42) & (!\u_SD_TOP|sd_initial_inst|CMD8\(40) & (!\u_SD_TOP|sd_initial_inst|CMD8\(41) & \u_SD_TOP|sd_initial_inst|CMD8\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD8\(42),
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(40),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(41),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(43),
	combout => \u_SD_TOP|sd_initial_inst|Equal2~12_combout\);

-- Location: FF_X12_Y10_N17
\u_SD_TOP|sd_initial_inst|CMD8[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector99~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(46));

-- Location: FF_X12_Y10_N27
\u_SD_TOP|sd_initial_inst|CMD8[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector101~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(44));

-- Location: FF_X12_Y10_N21
\u_SD_TOP|sd_initial_inst|CMD8[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector100~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD8\(45));

-- Location: LCCOMB_X12_Y10_N6
\u_SD_TOP|sd_initial_inst|Equal2~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal2~13_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD8\(44) & (!\u_SD_TOP|sd_initial_inst|CMD8\(45) & (!\u_SD_TOP|sd_initial_inst|CMD8\(47) & \u_SD_TOP|sd_initial_inst|CMD8\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD8\(44),
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(45),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(47),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(46),
	combout => \u_SD_TOP|sd_initial_inst|Equal2~13_combout\);

-- Location: LCCOMB_X12_Y10_N0
\u_SD_TOP|sd_initial_inst|Equal2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal2~14_combout\ = (\u_SD_TOP|sd_initial_inst|Equal2~12_combout\ & (\u_SD_TOP|sd_initial_inst|Equal2~11_combout\ & (\u_SD_TOP|sd_initial_inst|Equal2~10_combout\ & \u_SD_TOP|sd_initial_inst|Equal2~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Equal2~12_combout\,
	datab => \u_SD_TOP|sd_initial_inst|Equal2~11_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Equal2~10_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal2~13_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Equal2~14_combout\);

-- Location: LCCOMB_X12_Y11_N10
\u_SD_TOP|sd_initial_inst|SD_datain~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|SD_datain~1_combout\ = \u_SD_TOP|sd_initial_inst|CMD8\(47) $ (((\u_SD_TOP|sd_initial_inst|Equal2~4_combout\ & (\u_SD_TOP|sd_initial_inst|Equal2~9_combout\ & \u_SD_TOP|sd_initial_inst|Equal2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Equal2~4_combout\,
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(47),
	datac => \u_SD_TOP|sd_initial_inst|Equal2~9_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal2~14_combout\,
	combout => \u_SD_TOP|sd_initial_inst|SD_datain~1_combout\);

-- Location: LCCOMB_X18_Y10_N16
\u_SD_TOP|sd_initial_inst|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Mux4~3_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & ((\u_SD_TOP|sd_initial_inst|CMD55\(47) $ (!\u_SD_TOP|sd_initial_inst|Equal4~15_combout\)))) # (!\u_SD_TOP|sd_initial_inst|state\(1) & 
-- (\u_SD_TOP|sd_initial_inst|SD_datain~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|SD_datain~1_combout\,
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(47),
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|Equal4~15_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Mux4~3_combout\);

-- Location: LCCOMB_X12_Y16_N16
\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal0~2_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(9)) # (((!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(10)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~0_combout\)) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(9),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(8),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~0_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(10),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal0~2_combout\);

-- Location: FF_X30_Y17_N1
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[0]~14_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(0));

-- Location: LCCOMB_X30_Y17_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~1_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(1) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(11) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(9) & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(1),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(11),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(9),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(10),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~1_combout\);

-- Location: LCCOMB_X32_Y14_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1) & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~1_combout\);

-- Location: LCCOMB_X30_Y14_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector11~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1010~q\) # ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1011~q\ & 
-- ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1010~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1011~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector11~0_combout\);

-- Location: LCCOMB_X32_Y14_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8) & 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0100~q\))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\)))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\) # ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0100~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0100~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~0_combout\);

-- Location: LCCOMB_X29_Y15_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~6_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0111~q\) # ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector0~0_combout\) # 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0101~q\) # (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0011~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0111~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector0~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0101~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0011~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~6_combout\);

-- Location: LCCOMB_X29_Y16_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~44_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(12) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(13) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(15) & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(12),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(13),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(15),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(14),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~44_combout\);

-- Location: FF_X31_Y14_N5
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_ackr1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_rd_ack~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_ackr1~q\);

-- Location: FF_X31_Y16_N19
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_ackr2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_ackr1~q\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_ackr2~q\);

-- Location: LCCOMB_X31_Y16_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~47_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(22)) # ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_ackr1~q\) # 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(21)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_ackr2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(22),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_ackr1~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_ackr2~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(21),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~47_combout\);

-- Location: LCCOMB_X31_Y16_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~0_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(22) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(21) & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(22),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(21),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(20),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~0_combout\);

-- Location: LCCOMB_X30_Y16_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~1_combout\ = (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(8)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(10))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(9))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(11),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(9),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(10),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(8),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~1_combout\);

-- Location: LCCOMB_X30_Y15_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~0_combout\ = ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~q\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~0_combout\);

-- Location: LCCOMB_X14_Y15_N6
\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~1_combout\ = (((!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(15)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(3))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(14))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(0),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(14),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(3),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(15),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~1_combout\);

-- Location: LCCOMB_X22_Y13_N24
\u_SD_TOP|sd_read_inst|always2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|always2~0_combout\ = (!\u_SD_TOP|sd_read_inst|delay_cnt\(2) & (!\u_SD_TOP|sd_read_inst|delay_cnt\(1) & (!\u_SD_TOP|sd_read_inst|picture_store~q\ & !\u_SD_TOP|sd_read_inst|delay_cnt\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|delay_cnt\(2),
	datab => \u_SD_TOP|sd_read_inst|delay_cnt\(1),
	datac => \u_SD_TOP|sd_read_inst|picture_store~q\,
	datad => \u_SD_TOP|sd_read_inst|delay_cnt\(0),
	combout => \u_SD_TOP|sd_read_inst|always2~0_combout\);

-- Location: LCCOMB_X22_Y15_N0
\u_SD_TOP|sd_read_inst|always2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|always2~1_combout\ = (\u_SD_TOP|sd_read_inst|delay_cnt\(4) & (!\u_SD_TOP|sd_read_inst|delay_cnt\(6) & (!\u_SD_TOP|sd_read_inst|delay_cnt\(5) & !\u_SD_TOP|sd_read_inst|delay_cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|delay_cnt\(4),
	datab => \u_SD_TOP|sd_read_inst|delay_cnt\(6),
	datac => \u_SD_TOP|sd_read_inst|delay_cnt\(5),
	datad => \u_SD_TOP|sd_read_inst|delay_cnt\(3),
	combout => \u_SD_TOP|sd_read_inst|always2~1_combout\);

-- Location: LCCOMB_X22_Y15_N30
\u_SD_TOP|sd_read_inst|always2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|always2~2_combout\ = (\u_SD_TOP|sd_read_inst|always2~0_combout\ & \u_SD_TOP|sd_read_inst|always2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|always2~0_combout\,
	datad => \u_SD_TOP|sd_read_inst|always2~1_combout\,
	combout => \u_SD_TOP|sd_read_inst|always2~2_combout\);

-- Location: LCCOMB_X23_Y13_N10
\u_SD_TOP|sd_read_inst|Selector91~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector91~0_combout\ = (\u_SD_TOP|sd_read_inst|always2~5_combout\ & !\u_SD_TOP|sd_read_inst|mystate.0000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|always2~5_combout\,
	datad => \u_SD_TOP|sd_read_inst|mystate.0000~q\,
	combout => \u_SD_TOP|sd_read_inst|Selector91~0_combout\);

-- Location: LCCOMB_X24_Y10_N10
\u_SD_TOP|sd_read_inst|CMD17~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~12_combout\ = (\u_SD_TOP|sd_read_inst|CMD17\(43)) # ((\u_SD_TOP|init_o~combout\) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|CMD17\(43),
	datac => \u_SD_TOP|init_o~combout\,
	datad => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	combout => \u_SD_TOP|sd_read_inst|CMD17~12_combout\);

-- Location: LCCOMB_X23_Y12_N0
\u_SD_TOP|sd_read_inst|CMD17~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~20_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(11))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|sd_read_inst|CMD17\(11),
	datad => \u_SD_TOP|sd_read_inst|sec\(4),
	combout => \u_SD_TOP|sd_read_inst|CMD17~20_combout\);

-- Location: LCCOMB_X23_Y12_N6
\u_SD_TOP|sd_read_inst|CMD17~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~21_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(12))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|CMD17\(12),
	datac => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datad => \u_SD_TOP|sd_read_inst|sec\(5),
	combout => \u_SD_TOP|sd_read_inst|CMD17~21_combout\);

-- Location: LCCOMB_X23_Y12_N12
\u_SD_TOP|sd_read_inst|CMD17~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~26_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|CMD17\(17)))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|sec\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec\(10),
	datab => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|sd_read_inst|CMD17\(17),
	combout => \u_SD_TOP|sd_read_inst|CMD17~26_combout\);

-- Location: LCCOMB_X23_Y11_N22
\u_SD_TOP|sd_read_inst|CMD17~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~31_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|CMD17\(22)))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|sec\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec\(15),
	datac => \u_SD_TOP|sd_read_inst|CMD17\(22),
	datad => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	combout => \u_SD_TOP|sd_read_inst|CMD17~31_combout\);

-- Location: LCCOMB_X23_Y11_N0
\u_SD_TOP|sd_read_inst|CMD17~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~32_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|CMD17\(23)))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|sec\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec\(16),
	datac => \u_SD_TOP|sd_read_inst|CMD17\(23),
	datad => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	combout => \u_SD_TOP|sd_read_inst|CMD17~32_combout\);

-- Location: LCCOMB_X23_Y11_N30
\u_SD_TOP|sd_read_inst|CMD17~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~33_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|CMD17\(24)))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|sec\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec\(17),
	datab => \u_SD_TOP|sd_read_inst|CMD17\(24),
	datad => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	combout => \u_SD_TOP|sd_read_inst|CMD17~33_combout\);

-- Location: LCCOMB_X23_Y11_N16
\u_SD_TOP|sd_read_inst|CMD17~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~34_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(25))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|sd_read_inst|CMD17\(25),
	datad => \u_SD_TOP|sd_read_inst|sec\(18),
	combout => \u_SD_TOP|sd_read_inst|CMD17~34_combout\);

-- Location: LCCOMB_X23_Y11_N6
\u_SD_TOP|sd_read_inst|CMD17~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~35_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(26))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datab => \u_SD_TOP|sd_read_inst|CMD17\(26),
	datad => \u_SD_TOP|sd_read_inst|sec\(19),
	combout => \u_SD_TOP|sd_read_inst|CMD17~35_combout\);

-- Location: LCCOMB_X23_Y11_N24
\u_SD_TOP|sd_read_inst|CMD17~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~36_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(27))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|CMD17\(27),
	datac => \u_SD_TOP|sd_read_inst|sec\(20),
	datad => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	combout => \u_SD_TOP|sd_read_inst|CMD17~36_combout\);

-- Location: LCCOMB_X23_Y11_N10
\u_SD_TOP|sd_read_inst|CMD17~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~37_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(28))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|CMD17\(28),
	datac => \u_SD_TOP|sd_read_inst|sec\(21),
	datad => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	combout => \u_SD_TOP|sd_read_inst|CMD17~37_combout\);

-- Location: LCCOMB_X23_Y11_N20
\u_SD_TOP|sd_read_inst|CMD17~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~38_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(29))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|CMD17\(29),
	datab => \u_SD_TOP|sd_read_inst|sec\(22),
	datad => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	combout => \u_SD_TOP|sd_read_inst|CMD17~38_combout\);

-- Location: LCCOMB_X23_Y11_N26
\u_SD_TOP|sd_read_inst|CMD17~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~39_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(30))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|CMD17\(30),
	datac => \u_SD_TOP|sd_read_inst|sec\(23),
	datad => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	combout => \u_SD_TOP|sd_read_inst|CMD17~39_combout\);

-- Location: LCCOMB_X23_Y11_N28
\u_SD_TOP|sd_read_inst|CMD17~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~40_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(31))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|sd_read_inst|CMD17\(31),
	datad => \u_SD_TOP|sd_read_inst|sec\(24),
	combout => \u_SD_TOP|sd_read_inst|CMD17~40_combout\);

-- Location: LCCOMB_X24_Y10_N8
\u_SD_TOP|sd_read_inst|CMD17~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~41_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(32))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(25))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|sd_read_inst|CMD17\(32),
	datad => \u_SD_TOP|sd_read_inst|sec\(25),
	combout => \u_SD_TOP|sd_read_inst|CMD17~41_combout\);

-- Location: LCCOMB_X24_Y10_N26
\u_SD_TOP|sd_read_inst|CMD17~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~42_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|CMD17\(33)))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|sec\(26)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec\(26),
	datac => \u_SD_TOP|sd_read_inst|CMD17\(33),
	datad => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	combout => \u_SD_TOP|sd_read_inst|CMD17~42_combout\);

-- Location: LCCOMB_X24_Y10_N12
\u_SD_TOP|sd_read_inst|CMD17~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~43_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|CMD17\(34)))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|sec\(27)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec\(27),
	datac => \u_SD_TOP|sd_read_inst|CMD17\(34),
	datad => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	combout => \u_SD_TOP|sd_read_inst|CMD17~43_combout\);

-- Location: LCCOMB_X22_Y11_N6
\u_SD_TOP|sd_read_inst|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~2_combout\ = (\u_SD_TOP|sd_read_inst|Add3~0_combout\ & (\u_SD_TOP|sd_read_inst|cnt[13]~0_combout\ & (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & \u_SD_TOP|sd_read_inst|mystate.0000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Add3~0_combout\,
	datab => \u_SD_TOP|sd_read_inst|cnt[13]~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datad => \u_SD_TOP|sd_read_inst|mystate.0000~q\,
	combout => \u_SD_TOP|sd_read_inst|Add3~2_combout\);

-- Location: LCCOMB_X23_Y13_N12
\u_SD_TOP|sd_read_inst|cnt[13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|cnt[13]~1_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (!\u_SD_TOP|sd_read_inst|rx_valid~q\ & \u_SD_TOP|sd_read_inst|Equal1~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|sd_read_inst|rx_valid~q\,
	datad => \u_SD_TOP|sd_read_inst|Equal1~15_combout\,
	combout => \u_SD_TOP|sd_read_inst|cnt[13]~1_combout\);

-- Location: FF_X25_Y11_N13
\u_SD_TOP|sd_read_inst|cnta[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector96~0_combout\,
	ena => \u_SD_TOP|sd_read_inst|cnta[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnta\(0));

-- Location: LCCOMB_X22_Y11_N2
\u_SD_TOP|sd_read_inst|Add3~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~17_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0000~q\ & (\u_SD_TOP|sd_read_inst|Add3~15_combout\ & (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & \u_SD_TOP|sd_read_inst|cnt[13]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0000~q\,
	datab => \u_SD_TOP|sd_read_inst|Add3~15_combout\,
	datac => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datad => \u_SD_TOP|sd_read_inst|cnt[13]~0_combout\,
	combout => \u_SD_TOP|sd_read_inst|Add3~17_combout\);

-- Location: LCCOMB_X21_Y10_N26
\u_SD_TOP|sd_read_inst|cnt[12]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|cnt[12]~8_combout\ = (\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & (\u_SD_TOP|sd_read_inst|Add3~32_combout\ & (!\u_SD_TOP|sd_read_inst|cnt[13]~3_combout\))) # (!\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & 
-- (((\u_SD_TOP|sd_read_inst|cnt\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Add3~32_combout\,
	datab => \u_SD_TOP|sd_read_inst|cnt[13]~3_combout\,
	datac => \u_SD_TOP|sd_read_inst|cnt\(12),
	datad => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\,
	combout => \u_SD_TOP|sd_read_inst|cnt[12]~8_combout\);

-- Location: LCCOMB_X22_Y10_N4
\u_SD_TOP|sd_read_inst|cnt[17]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|cnt[17]~13_combout\ = (\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & (\u_SD_TOP|sd_read_inst|Add3~42_combout\ & ((!\u_SD_TOP|sd_read_inst|cnt[13]~3_combout\)))) # (!\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & 
-- (((\u_SD_TOP|sd_read_inst|cnt\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Add3~42_combout\,
	datab => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\,
	datac => \u_SD_TOP|sd_read_inst|cnt\(17),
	datad => \u_SD_TOP|sd_read_inst|cnt[13]~3_combout\,
	combout => \u_SD_TOP|sd_read_inst|cnt[17]~13_combout\);

-- Location: LCCOMB_X22_Y10_N22
\u_SD_TOP|sd_read_inst|cnt[21]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|cnt[21]~17_combout\ = (\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & (\u_SD_TOP|sd_read_inst|Add3~50_combout\ & (!\u_SD_TOP|sd_read_inst|cnt[13]~3_combout\))) # (!\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & 
-- (((\u_SD_TOP|sd_read_inst|cnt\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Add3~50_combout\,
	datab => \u_SD_TOP|sd_read_inst|cnt[13]~3_combout\,
	datac => \u_SD_TOP|sd_read_inst|cnt\(21),
	datad => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\,
	combout => \u_SD_TOP|sd_read_inst|cnt[21]~17_combout\);

-- Location: LCCOMB_X18_Y13_N8
\u_SD_TOP|sd_initial_inst|state~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|state~3_combout\ = (!\u_SD_TOP|sd_initial_inst|state\(0) & (!\u_SD_TOP|sd_initial_inst|state\(3) & (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|reset~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datab => \u_SD_TOP|sd_initial_inst|state\(3),
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|reset~q\,
	combout => \u_SD_TOP|sd_initial_inst|state~3_combout\);

-- Location: FF_X19_Y9_N27
\u_SD_TOP|sd_initial_inst|aa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|aa~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|aa\(4));

-- Location: FF_X19_Y9_N23
\u_SD_TOP|sd_initial_inst|aa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|aa~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|aa\(1));

-- Location: LCCOMB_X12_Y11_N16
\u_SD_TOP|sd_initial_inst|Equal2~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal2~15_combout\ = (\u_SD_TOP|sd_initial_inst|Equal2~14_combout\ & (\u_SD_TOP|sd_initial_inst|Equal2~9_combout\ & \u_SD_TOP|sd_initial_inst|Equal2~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|Equal2~14_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Equal2~9_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal2~4_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Equal2~15_combout\);

-- Location: LCCOMB_X17_Y11_N22
\u_SD_TOP|sd_initial_inst|state~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|state~12_combout\ = ((\u_SD_TOP|sd_initial_inst|rx\(40)) # ((\u_SD_TOP|sd_initial_inst|Equal5~15_combout\) # (!\u_SD_TOP|sd_initial_inst|rx_valid~q\))) # (!\u_SD_TOP|sd_initial_inst|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Equal1~1_combout\,
	datab => \u_SD_TOP|sd_initial_inst|rx\(40),
	datac => \u_SD_TOP|sd_initial_inst|rx_valid~q\,
	datad => \u_SD_TOP|sd_initial_inst|Equal5~15_combout\,
	combout => \u_SD_TOP|sd_initial_inst|state~12_combout\);

-- Location: FF_X23_Y14_N5
\u_SD_TOP|sd_initial_inst|counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|counter[0]~27_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|counter\(0));

-- Location: LCCOMB_X23_Y14_N6
\u_SD_TOP|sd_initial_inst|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|LessThan1~0_combout\ = (((!\u_SD_TOP|sd_initial_inst|counter\(9)) # (!\u_SD_TOP|sd_initial_inst|counter\(1))) # (!\u_SD_TOP|sd_initial_inst|counter\(0))) # (!\u_SD_TOP|sd_initial_inst|counter\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|counter\(2),
	datab => \u_SD_TOP|sd_initial_inst|counter\(0),
	datac => \u_SD_TOP|sd_initial_inst|counter\(1),
	datad => \u_SD_TOP|sd_initial_inst|counter\(9),
	combout => \u_SD_TOP|sd_initial_inst|LessThan1~0_combout\);

-- Location: LCCOMB_X18_Y13_N22
\u_SD_TOP|sd_initial_inst|ACMD41[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|ACMD41[0]~2_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & (!\u_SD_TOP|sd_initial_inst|state\(3) & (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|reset~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(2),
	datab => \u_SD_TOP|sd_initial_inst|state\(3),
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	datad => \u_SD_TOP|sd_initial_inst|reset~q\,
	combout => \u_SD_TOP|sd_initial_inst|ACMD41[0]~2_combout\);

-- Location: LCCOMB_X18_Y13_N6
\u_SD_TOP|sd_initial_inst|ACMD41[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|ACMD41[0]~3_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41[0]~2_combout\ & (((\u_SD_TOP|sd_initial_inst|always3~3_combout\ & \u_SD_TOP|sd_initial_inst|ACMD41\(0))) # (!\u_SD_TOP|sd_initial_inst|Selector97~1_combout\))) # 
-- (!\u_SD_TOP|sd_initial_inst|ACMD41[0]~2_combout\ & (((\u_SD_TOP|sd_initial_inst|ACMD41\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41[0]~2_combout\,
	datab => \u_SD_TOP|sd_initial_inst|always3~3_combout\,
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(0),
	datad => \u_SD_TOP|sd_initial_inst|Selector97~1_combout\,
	combout => \u_SD_TOP|sd_initial_inst|ACMD41[0]~3_combout\);

-- Location: LCCOMB_X17_Y13_N10
\u_SD_TOP|sd_initial_inst|Selector42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector42~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & ((\u_SD_TOP|sd_initial_inst|ACMD41\(6)) # (!\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	datad => \u_SD_TOP|sd_initial_inst|ACMD41\(6),
	combout => \u_SD_TOP|sd_initial_inst|Selector42~0_combout\);

-- Location: LCCOMB_X19_Y12_N6
\u_SD_TOP|sd_initial_inst|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector17~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(31) & \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|ACMD41\(31),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector17~0_combout\);

-- Location: LCCOMB_X18_Y12_N28
\u_SD_TOP|sd_initial_inst|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector16~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\ & \u_SD_TOP|sd_initial_inst|ACMD41\(32))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	datad => \u_SD_TOP|sd_initial_inst|ACMD41\(32),
	combout => \u_SD_TOP|sd_initial_inst|Selector16~0_combout\);

-- Location: LCCOMB_X19_Y12_N12
\u_SD_TOP|sd_initial_inst|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector15~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(33) & \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|ACMD41\(33),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector15~0_combout\);

-- Location: LCCOMB_X18_Y14_N10
\u_SD_TOP|sd_initial_inst|Selector146~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector146~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & !\u_SD_TOP|sd_initial_inst|CMD0\(46))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	datad => \u_SD_TOP|sd_initial_inst|CMD0\(46),
	combout => \u_SD_TOP|sd_initial_inst|Selector146~0_combout\);

-- Location: LCCOMB_X19_Y13_N8
\u_SD_TOP|sd_initial_inst|CMD0[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|CMD0[0]~2_combout\ = (\u_SD_TOP|sd_initial_inst|state~1_combout\ & ((\u_SD_TOP|sd_initial_inst|CMD0[0]~0_combout\ & (\u_SD_TOP|sd_initial_inst|state\(0))) # (!\u_SD_TOP|sd_initial_inst|CMD0[0]~0_combout\ & 
-- ((\u_SD_TOP|sd_initial_inst|CMD0\(0)))))) # (!\u_SD_TOP|sd_initial_inst|state~1_combout\ & (((\u_SD_TOP|sd_initial_inst|CMD0\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datab => \u_SD_TOP|sd_initial_inst|state~1_combout\,
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(0),
	datad => \u_SD_TOP|sd_initial_inst|CMD0[0]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|CMD0[0]~2_combout\);

-- Location: LCCOMB_X19_Y13_N2
\u_SD_TOP|sd_initial_inst|Selector191~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector191~0_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD0\(1) & \u_SD_TOP|sd_initial_inst|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(1),
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	combout => \u_SD_TOP|sd_initial_inst|Selector191~0_combout\);

-- Location: LCCOMB_X19_Y13_N20
\u_SD_TOP|sd_initial_inst|Selector192~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector192~0_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD0\(0) & \u_SD_TOP|sd_initial_inst|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(0),
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	combout => \u_SD_TOP|sd_initial_inst|Selector192~0_combout\);

-- Location: LCCOMB_X19_Y13_N10
\u_SD_TOP|sd_initial_inst|Selector190~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector190~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & !\u_SD_TOP|sd_initial_inst|CMD0\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	datad => \u_SD_TOP|sd_initial_inst|CMD0\(2),
	combout => \u_SD_TOP|sd_initial_inst|Selector190~0_combout\);

-- Location: LCCOMB_X19_Y13_N12
\u_SD_TOP|sd_initial_inst|Selector187~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector187~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(5),
	combout => \u_SD_TOP|sd_initial_inst|Selector187~0_combout\);

-- Location: LCCOMB_X21_Y13_N6
\u_SD_TOP|sd_initial_inst|Selector179~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector179~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(13),
	combout => \u_SD_TOP|sd_initial_inst|Selector179~0_combout\);

-- Location: LCCOMB_X21_Y13_N12
\u_SD_TOP|sd_initial_inst|Selector174~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector174~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(18),
	combout => \u_SD_TOP|sd_initial_inst|Selector174~0_combout\);

-- Location: LCCOMB_X21_Y14_N12
\u_SD_TOP|sd_initial_inst|Selector173~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector173~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	datad => \u_SD_TOP|sd_initial_inst|CMD0\(19),
	combout => \u_SD_TOP|sd_initial_inst|Selector173~0_combout\);

-- Location: LCCOMB_X19_Y14_N4
\u_SD_TOP|sd_initial_inst|Selector158~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector158~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(0),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(34),
	combout => \u_SD_TOP|sd_initial_inst|Selector158~0_combout\);

-- Location: LCCOMB_X19_Y14_N24
\u_SD_TOP|sd_initial_inst|Selector157~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector157~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(0),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(35),
	combout => \u_SD_TOP|sd_initial_inst|Selector157~0_combout\);

-- Location: LCCOMB_X18_Y14_N2
\u_SD_TOP|sd_initial_inst|Selector156~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector156~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(36))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	datad => \u_SD_TOP|sd_initial_inst|CMD0\(36),
	combout => \u_SD_TOP|sd_initial_inst|Selector156~0_combout\);

-- Location: LCCOMB_X19_Y14_N22
\u_SD_TOP|sd_initial_inst|Selector155~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector155~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(37))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	datad => \u_SD_TOP|sd_initial_inst|CMD0\(37),
	combout => \u_SD_TOP|sd_initial_inst|Selector155~0_combout\);

-- Location: LCCOMB_X19_Y14_N0
\u_SD_TOP|sd_initial_inst|Selector154~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector154~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(38))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(0),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(38),
	combout => \u_SD_TOP|sd_initial_inst|Selector154~0_combout\);

-- Location: LCCOMB_X19_Y14_N12
\u_SD_TOP|sd_initial_inst|Selector153~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector153~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD0\(39) & \u_SD_TOP|sd_initial_inst|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(39),
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	combout => \u_SD_TOP|sd_initial_inst|Selector153~0_combout\);

-- Location: LCCOMB_X16_Y10_N14
\u_SD_TOP|sd_initial_inst|Selector65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector65~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(31),
	combout => \u_SD_TOP|sd_initial_inst|Selector65~0_combout\);

-- Location: LCCOMB_X16_Y10_N28
\u_SD_TOP|sd_initial_inst|Selector64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector64~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(32))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(32),
	combout => \u_SD_TOP|sd_initial_inst|Selector64~0_combout\);

-- Location: LCCOMB_X16_Y10_N10
\u_SD_TOP|sd_initial_inst|Selector63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector63~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(33))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(33),
	combout => \u_SD_TOP|sd_initial_inst|Selector63~0_combout\);

-- Location: LCCOMB_X12_Y10_N28
\u_SD_TOP|sd_initial_inst|Selector98~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector98~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & !\u_SD_TOP|sd_initial_inst|CMD8\(46))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(2),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(46),
	combout => \u_SD_TOP|sd_initial_inst|Selector98~0_combout\);

-- Location: LCCOMB_X17_Y14_N24
\u_SD_TOP|sd_initial_inst|CMD8[47]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|CMD8[47]~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD0[0]~0_combout\ & ((\u_SD_TOP|sd_initial_inst|state\(0) & (!\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|state\(1))) # (!\u_SD_TOP|sd_initial_inst|state\(0) & 
-- (\u_SD_TOP|sd_initial_inst|state\(2) & !\u_SD_TOP|sd_initial_inst|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|CMD0[0]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|CMD8[47]~0_combout\);

-- Location: LCCOMB_X17_Y14_N26
\u_SD_TOP|sd_initial_inst|CMD8[47]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\ = (\u_SD_TOP|sd_initial_inst|CMD8[47]~0_combout\ & ((\u_SD_TOP|sd_initial_inst|state\(2) & (!\u_SD_TOP|sd_initial_inst|Equal2~15_combout\)) # (!\u_SD_TOP|sd_initial_inst|state\(2) & 
-- ((!\u_SD_TOP|sd_initial_inst|LessThan3~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Equal2~15_combout\,
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|LessThan3~2_combout\,
	datad => \u_SD_TOP|sd_initial_inst|CMD8[47]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|CMD8[47]~1_combout\);

-- Location: LCCOMB_X17_Y14_N16
\u_SD_TOP|sd_initial_inst|CMD8[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|CMD8[0]~2_combout\ = (\u_SD_TOP|sd_initial_inst|state\(3) & ((\u_SD_TOP|sd_initial_inst|CMD8\(0)))) # (!\u_SD_TOP|sd_initial_inst|state\(3) & (\u_SD_TOP|sd_initial_inst|state\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|state\(3),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(0),
	combout => \u_SD_TOP|sd_initial_inst|CMD8[0]~2_combout\);

-- Location: LCCOMB_X17_Y14_N10
\u_SD_TOP|sd_initial_inst|CMD8[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|CMD8[0]~3_combout\ = (\u_SD_TOP|sd_initial_inst|reset~q\ & ((\u_SD_TOP|sd_initial_inst|state\(0) & (\u_SD_TOP|sd_initial_inst|CMD8\(0) & \u_SD_TOP|sd_initial_inst|state\(1))) # (!\u_SD_TOP|sd_initial_inst|state\(0) & 
-- (!\u_SD_TOP|sd_initial_inst|CMD8\(0) & !\u_SD_TOP|sd_initial_inst|state\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(0),
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|reset~q\,
	combout => \u_SD_TOP|sd_initial_inst|CMD8[0]~3_combout\);

-- Location: LCCOMB_X17_Y14_N0
\u_SD_TOP|sd_initial_inst|CMD8[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|CMD8[0]~4_combout\ = (\u_SD_TOP|sd_initial_inst|CMD8[0]~3_combout\ & ((\u_SD_TOP|sd_initial_inst|CMD8[0]~2_combout\) # ((\u_SD_TOP|sd_initial_inst|LessThan3~2_combout\ & \u_SD_TOP|sd_initial_inst|CMD8\(0))))) # 
-- (!\u_SD_TOP|sd_initial_inst|CMD8[0]~3_combout\ & (((\u_SD_TOP|sd_initial_inst|CMD8\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|LessThan3~2_combout\,
	datab => \u_SD_TOP|sd_initial_inst|CMD8[0]~2_combout\,
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(0),
	datad => \u_SD_TOP|sd_initial_inst|CMD8[0]~3_combout\,
	combout => \u_SD_TOP|sd_initial_inst|CMD8[0]~4_combout\);

-- Location: LCCOMB_X17_Y14_N6
\u_SD_TOP|sd_initial_inst|Selector144~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector144~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(2),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(0),
	combout => \u_SD_TOP|sd_initial_inst|Selector144~0_combout\);

-- Location: LCCOMB_X17_Y14_N8
\u_SD_TOP|sd_initial_inst|Selector143~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector143~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(2),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(1),
	combout => \u_SD_TOP|sd_initial_inst|Selector143~0_combout\);

-- Location: LCCOMB_X17_Y14_N14
\u_SD_TOP|sd_initial_inst|Selector142~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector142~0_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD8\(2) & \u_SD_TOP|sd_initial_inst|state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(2),
	datac => \u_SD_TOP|sd_initial_inst|state\(2),
	combout => \u_SD_TOP|sd_initial_inst|Selector142~0_combout\);

-- Location: LCCOMB_X17_Y14_N30
\u_SD_TOP|sd_initial_inst|Selector138~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector138~0_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD8\(6) & \u_SD_TOP|sd_initial_inst|state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(6),
	datac => \u_SD_TOP|sd_initial_inst|state\(2),
	combout => \u_SD_TOP|sd_initial_inst|Selector138~0_combout\);

-- Location: LCCOMB_X17_Y14_N4
\u_SD_TOP|sd_initial_inst|Selector141~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector141~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(3),
	combout => \u_SD_TOP|sd_initial_inst|Selector141~0_combout\);

-- Location: LCCOMB_X17_Y14_N22
\u_SD_TOP|sd_initial_inst|Selector140~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector140~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(4),
	combout => \u_SD_TOP|sd_initial_inst|Selector140~0_combout\);

-- Location: LCCOMB_X17_Y14_N28
\u_SD_TOP|sd_initial_inst|Selector139~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector139~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(5),
	combout => \u_SD_TOP|sd_initial_inst|Selector139~0_combout\);

-- Location: LCCOMB_X13_Y11_N20
\u_SD_TOP|sd_initial_inst|Selector136~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector136~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & !\u_SD_TOP|sd_initial_inst|CMD8\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(8),
	combout => \u_SD_TOP|sd_initial_inst|Selector136~0_combout\);

-- Location: LCCOMB_X13_Y11_N22
\u_SD_TOP|sd_initial_inst|Selector134~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector134~0_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD8\(10) & \u_SD_TOP|sd_initial_inst|state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD8\(10),
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	combout => \u_SD_TOP|sd_initial_inst|Selector134~0_combout\);

-- Location: LCCOMB_X13_Y11_N28
\u_SD_TOP|sd_initial_inst|Selector137~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector137~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & !\u_SD_TOP|sd_initial_inst|CMD8\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(7),
	combout => \u_SD_TOP|sd_initial_inst|Selector137~0_combout\);

-- Location: LCCOMB_X13_Y11_N10
\u_SD_TOP|sd_initial_inst|Selector135~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector135~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & !\u_SD_TOP|sd_initial_inst|CMD8\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(9),
	combout => \u_SD_TOP|sd_initial_inst|Selector135~0_combout\);

-- Location: LCCOMB_X13_Y11_N18
\u_SD_TOP|sd_initial_inst|Selector132~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector132~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & !\u_SD_TOP|sd_initial_inst|CMD8\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(12),
	combout => \u_SD_TOP|sd_initial_inst|Selector132~0_combout\);

-- Location: LCCOMB_X13_Y11_N0
\u_SD_TOP|sd_initial_inst|Selector130~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector130~0_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD8\(14) & \u_SD_TOP|sd_initial_inst|state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD8\(14),
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	combout => \u_SD_TOP|sd_initial_inst|Selector130~0_combout\);

-- Location: LCCOMB_X13_Y11_N26
\u_SD_TOP|sd_initial_inst|Selector133~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector133~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & !\u_SD_TOP|sd_initial_inst|CMD8\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(11),
	combout => \u_SD_TOP|sd_initial_inst|Selector133~0_combout\);

-- Location: LCCOMB_X13_Y11_N12
\u_SD_TOP|sd_initial_inst|Selector131~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector131~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & !\u_SD_TOP|sd_initial_inst|CMD8\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(13),
	combout => \u_SD_TOP|sd_initial_inst|Selector131~0_combout\);

-- Location: LCCOMB_X12_Y11_N20
\u_SD_TOP|sd_initial_inst|Selector129~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector129~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD8\(15) & \u_SD_TOP|sd_initial_inst|state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(15),
	datac => \u_SD_TOP|sd_initial_inst|state\(2),
	combout => \u_SD_TOP|sd_initial_inst|Selector129~0_combout\);

-- Location: LCCOMB_X12_Y11_N22
\u_SD_TOP|sd_initial_inst|Selector128~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector128~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & !\u_SD_TOP|sd_initial_inst|CMD8\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(2),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(16),
	combout => \u_SD_TOP|sd_initial_inst|Selector128~0_combout\);

-- Location: LCCOMB_X12_Y11_N8
\u_SD_TOP|sd_initial_inst|Selector127~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector127~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(17),
	combout => \u_SD_TOP|sd_initial_inst|Selector127~0_combout\);

-- Location: LCCOMB_X12_Y11_N26
\u_SD_TOP|sd_initial_inst|Selector126~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector126~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(18),
	combout => \u_SD_TOP|sd_initial_inst|Selector126~0_combout\);

-- Location: LCCOMB_X12_Y11_N6
\u_SD_TOP|sd_initial_inst|Selector125~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector125~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(19),
	combout => \u_SD_TOP|sd_initial_inst|Selector125~0_combout\);

-- Location: LCCOMB_X11_Y11_N0
\u_SD_TOP|sd_initial_inst|Selector124~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector124~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(20),
	combout => \u_SD_TOP|sd_initial_inst|Selector124~0_combout\);

-- Location: LCCOMB_X11_Y11_N14
\u_SD_TOP|sd_initial_inst|Selector123~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector123~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD8\(21) & \u_SD_TOP|sd_initial_inst|state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(21),
	datad => \u_SD_TOP|sd_initial_inst|state\(2),
	combout => \u_SD_TOP|sd_initial_inst|Selector123~0_combout\);

-- Location: LCCOMB_X11_Y11_N24
\u_SD_TOP|sd_initial_inst|Selector122~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector122~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(22),
	combout => \u_SD_TOP|sd_initial_inst|Selector122~0_combout\);

-- Location: LCCOMB_X11_Y11_N12
\u_SD_TOP|sd_initial_inst|Selector121~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector121~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD8\(23) & \u_SD_TOP|sd_initial_inst|state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(23),
	datad => \u_SD_TOP|sd_initial_inst|state\(2),
	combout => \u_SD_TOP|sd_initial_inst|Selector121~0_combout\);

-- Location: LCCOMB_X11_Y11_N18
\u_SD_TOP|sd_initial_inst|Selector120~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector120~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD8\(24) & \u_SD_TOP|sd_initial_inst|state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD8\(24),
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	combout => \u_SD_TOP|sd_initial_inst|Selector120~0_combout\);

-- Location: LCCOMB_X11_Y11_N8
\u_SD_TOP|sd_initial_inst|Selector119~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector119~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD8\(25) & \u_SD_TOP|sd_initial_inst|state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(25),
	datad => \u_SD_TOP|sd_initial_inst|state\(2),
	combout => \u_SD_TOP|sd_initial_inst|Selector119~0_combout\);

-- Location: LCCOMB_X11_Y11_N30
\u_SD_TOP|sd_initial_inst|Selector118~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector118~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(26),
	combout => \u_SD_TOP|sd_initial_inst|Selector118~0_combout\);

-- Location: LCCOMB_X11_Y11_N26
\u_SD_TOP|sd_initial_inst|Selector117~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector117~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(27),
	combout => \u_SD_TOP|sd_initial_inst|Selector117~0_combout\);

-- Location: LCCOMB_X11_Y11_N28
\u_SD_TOP|sd_initial_inst|Selector116~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector116~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(28),
	combout => \u_SD_TOP|sd_initial_inst|Selector116~0_combout\);

-- Location: LCCOMB_X11_Y11_N22
\u_SD_TOP|sd_initial_inst|Selector115~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector115~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(29),
	combout => \u_SD_TOP|sd_initial_inst|Selector115~0_combout\);

-- Location: LCCOMB_X11_Y11_N4
\u_SD_TOP|sd_initial_inst|Selector114~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector114~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(30),
	combout => \u_SD_TOP|sd_initial_inst|Selector114~0_combout\);

-- Location: LCCOMB_X11_Y11_N6
\u_SD_TOP|sd_initial_inst|Selector113~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector113~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(31))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(31),
	combout => \u_SD_TOP|sd_initial_inst|Selector113~0_combout\);

-- Location: LCCOMB_X12_Y11_N28
\u_SD_TOP|sd_initial_inst|Selector112~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector112~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD8\(32) & \u_SD_TOP|sd_initial_inst|state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(32),
	datac => \u_SD_TOP|sd_initial_inst|state\(2),
	combout => \u_SD_TOP|sd_initial_inst|Selector112~0_combout\);

-- Location: LCCOMB_X12_Y11_N14
\u_SD_TOP|sd_initial_inst|Selector111~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector111~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(33))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(2),
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(33),
	combout => \u_SD_TOP|sd_initial_inst|Selector111~0_combout\);

-- Location: LCCOMB_X12_Y11_N4
\u_SD_TOP|sd_initial_inst|Selector110~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector110~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(34))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(34),
	combout => \u_SD_TOP|sd_initial_inst|Selector110~0_combout\);

-- Location: LCCOMB_X12_Y11_N0
\u_SD_TOP|sd_initial_inst|Selector109~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector109~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(35),
	combout => \u_SD_TOP|sd_initial_inst|Selector109~0_combout\);

-- Location: LCCOMB_X12_Y10_N14
\u_SD_TOP|sd_initial_inst|Selector108~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector108~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(36))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(2),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(36),
	combout => \u_SD_TOP|sd_initial_inst|Selector108~0_combout\);

-- Location: LCCOMB_X12_Y10_N4
\u_SD_TOP|sd_initial_inst|Selector107~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector107~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(37))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(37),
	combout => \u_SD_TOP|sd_initial_inst|Selector107~0_combout\);

-- Location: LCCOMB_X12_Y10_N30
\u_SD_TOP|sd_initial_inst|Selector106~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector106~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(38))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(38),
	combout => \u_SD_TOP|sd_initial_inst|Selector106~0_combout\);

-- Location: LCCOMB_X12_Y10_N18
\u_SD_TOP|sd_initial_inst|Selector102~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector102~0_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD8\(42) & \u_SD_TOP|sd_initial_inst|state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD8\(42),
	datac => \u_SD_TOP|sd_initial_inst|state\(2),
	combout => \u_SD_TOP|sd_initial_inst|Selector102~0_combout\);

-- Location: LCCOMB_X12_Y10_N8
\u_SD_TOP|sd_initial_inst|Selector105~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector105~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(39),
	combout => \u_SD_TOP|sd_initial_inst|Selector105~0_combout\);

-- Location: LCCOMB_X12_Y10_N22
\u_SD_TOP|sd_initial_inst|Selector104~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector104~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(40),
	combout => \u_SD_TOP|sd_initial_inst|Selector104~0_combout\);

-- Location: LCCOMB_X12_Y10_N12
\u_SD_TOP|sd_initial_inst|Selector103~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector103~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(41))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(41),
	combout => \u_SD_TOP|sd_initial_inst|Selector103~0_combout\);

-- Location: LCCOMB_X12_Y10_N16
\u_SD_TOP|sd_initial_inst|Selector99~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector99~0_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD8\(45) & \u_SD_TOP|sd_initial_inst|state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|CMD8\(45),
	datac => \u_SD_TOP|sd_initial_inst|state\(2),
	combout => \u_SD_TOP|sd_initial_inst|Selector99~0_combout\);

-- Location: LCCOMB_X12_Y10_N26
\u_SD_TOP|sd_initial_inst|Selector101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector101~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & !\u_SD_TOP|sd_initial_inst|CMD8\(43))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(2),
	datad => \u_SD_TOP|sd_initial_inst|CMD8\(43),
	combout => \u_SD_TOP|sd_initial_inst|Selector101~0_combout\);

-- Location: LCCOMB_X12_Y10_N20
\u_SD_TOP|sd_initial_inst|Selector100~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector100~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & \u_SD_TOP|sd_initial_inst|CMD8\(44))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|CMD8\(44),
	combout => \u_SD_TOP|sd_initial_inst|Selector100~0_combout\);

-- Location: LCCOMB_X30_Y17_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~0_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(8) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(6) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(5) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(8),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(6),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(5),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(7),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~0_combout\);

-- Location: LCCOMB_X30_Y17_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[0]~14_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(0) $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(0),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~2_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[0]~14_combout\);

-- Location: FF_X29_Y13_N7
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(8));

-- Location: FF_X30_Y12_N27
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(7));

-- Location: FF_X30_Y12_N23
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(6));

-- Location: FF_X29_Y12_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(5));

-- Location: FF_X28_Y12_N1
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(4));

-- Location: FF_X30_Y12_N31
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[3]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(3));

-- Location: FF_X28_Y12_N27
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(2));

-- Location: FF_X28_Y12_N9
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(1));

-- Location: FF_X29_Y12_N3
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(0));

-- Location: LCCOMB_X28_Y15_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(2) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(1) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(3) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(2),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(1),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(3),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(4),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~1_combout\);

-- Location: LCCOMB_X14_Y15_N22
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~21_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(0)) # ((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(2)) # ((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(3)) # 
-- (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(0),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(2),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(3),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(1),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~21_combout\);

-- Location: LCCOMB_X14_Y15_N0
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~22_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(6) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(5)) # ((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(4) & 
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(4),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(6),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~21_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(5),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~22_combout\);

-- Location: LCCOMB_X14_Y15_N10
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~23_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(9) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(8) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(7)) # 
-- (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(7),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(9),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(8),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~22_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~23_combout\);

-- Location: LCCOMB_X14_Y15_N12
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~24_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(15) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~23_combout\) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(15),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~3_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~23_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~24_combout\);

-- Location: FF_X10_Y17_N27
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\);

-- Location: LCCOMB_X22_Y9_N4
\u_SD_TOP|sd_read_inst|picture_store~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|picture_store~0_combout\ = (\u_SD_TOP|sd_read_inst|mystate~18_combout\ & (\u_SD_TOP|sd_read_inst|sec_size\(11) & (\u_SD_TOP|sd_read_inst|sec_size\(10)))) # (!\u_SD_TOP|sd_read_inst|mystate~18_combout\ & 
-- (((\u_SD_TOP|sd_read_inst|picture_store~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec_size\(11),
	datab => \u_SD_TOP|sd_read_inst|sec_size\(10),
	datac => \u_SD_TOP|sd_read_inst|picture_store~q\,
	datad => \u_SD_TOP|sd_read_inst|mystate~18_combout\,
	combout => \u_SD_TOP|sd_read_inst|picture_store~0_combout\);

-- Location: LCCOMB_X22_Y10_N30
\u_SD_TOP|sd_read_inst|mystate~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|mystate~24_combout\ = (!\u_SD_TOP|sd_read_inst|mystate.0000~q\ & !\u_SD_TOP|sd_read_inst|always2~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|mystate.0000~q\,
	datad => \u_SD_TOP|sd_read_inst|always2~5_combout\,
	combout => \u_SD_TOP|sd_read_inst|mystate~24_combout\);

-- Location: FF_X24_Y14_N31
\u_SD_TOP|sd_read_inst|aa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|aa~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|aa\(3));

-- Location: LCCOMB_X25_Y11_N10
\u_SD_TOP|sd_read_inst|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add2~0_combout\ = (\u_SD_TOP|sd_read_inst|cnta\(1) & \u_SD_TOP|sd_read_inst|cnta\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|cnta\(1),
	datad => \u_SD_TOP|sd_read_inst|cnta\(0),
	combout => \u_SD_TOP|sd_read_inst|Add2~0_combout\);

-- Location: LCCOMB_X25_Y11_N12
\u_SD_TOP|sd_read_inst|Selector96~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector96~0_combout\ = (!\u_SD_TOP|sd_read_inst|cnta\(0) & \u_SD_TOP|sd_read_inst|mystate.0011~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|cnta\(0),
	datad => \u_SD_TOP|sd_read_inst|mystate.0011~q\,
	combout => \u_SD_TOP|sd_read_inst|Selector96~0_combout\);

-- Location: LCCOMB_X19_Y9_N26
\u_SD_TOP|sd_initial_inst|aa~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|aa~2_combout\ = (\u_SD_TOP|sd_initial_inst|Add0~8_combout\ & \u_SD_TOP|sd_initial_inst|aa~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|Add0~8_combout\,
	datad => \u_SD_TOP|sd_initial_inst|aa~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|aa~2_combout\);

-- Location: LCCOMB_X19_Y9_N22
\u_SD_TOP|sd_initial_inst|aa~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|aa~4_combout\ = (\u_SD_TOP|sd_initial_inst|Add0~2_combout\ & \u_SD_TOP|sd_initial_inst|aa~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|Add0~2_combout\,
	datad => \u_SD_TOP|sd_initial_inst|aa~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|aa~4_combout\);

-- Location: LCCOMB_X23_Y14_N4
\u_SD_TOP|sd_initial_inst|counter[0]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|counter[0]~27_combout\ = \u_SD_TOP|sd_initial_inst|counter\(0) $ (\u_SD_TOP|sd_initial_inst|LessThan1~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|counter\(0),
	datad => \u_SD_TOP|sd_initial_inst|LessThan1~2_combout\,
	combout => \u_SD_TOP|sd_initial_inst|counter[0]~27_combout\);

-- Location: FF_X10_Y15_N3
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(7));

-- Location: FF_X11_Y15_N21
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(6));

-- Location: FF_X11_Y15_N31
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(5));

-- Location: FF_X10_Y15_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(4));

-- Location: FF_X10_Y15_N17
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[3]~feeder_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(3));

-- Location: FF_X11_Y15_N7
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(2));

-- Location: FF_X12_Y15_N7
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(1));

-- Location: FF_X12_Y15_N31
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(0));

-- Location: LCCOMB_X29_Y13_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor8~combout\);

-- Location: FF_X29_Y12_N17
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[7]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(7));

-- Location: LCCOMB_X30_Y12_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(8) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(7) $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(8),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(7),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(9),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor7~combout\);

-- Location: FF_X30_Y12_N3
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[6]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(6));

-- Location: LCCOMB_X30_Y12_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(6) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(8) $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(7) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(6),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(8),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(7),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(9),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\);

-- Location: LCCOMB_X29_Y12_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor5~combout\);

-- Location: LCCOMB_X28_Y12_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5) $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor4~combout\);

-- Location: FF_X28_Y12_N31
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCCOMB_X28_Y12_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor2~combout\);

-- Location: LCCOMB_X28_Y12_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(1) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(1),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor1~combout\);

-- Location: FF_X29_Y12_N1
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(0));

-- Location: LCCOMB_X29_Y12_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(0) $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(2) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(0),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(2),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(1),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor0~combout\);

-- Location: LCCOMB_X10_Y17_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(0) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(0) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(0),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\);

-- Location: FF_X9_Y17_N31
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(6),
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: FF_X9_Y17_N19
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: FF_X9_Y17_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(9),
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9));

-- Location: LCCOMB_X9_Y17_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(9) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(7) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(9) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(7) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(9),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(7),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X9_Y17_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(6) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(6),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X9_Y17_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ 
-- & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\);

-- Location: FF_X10_Y17_N1
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(8),
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: FF_X10_Y17_N31
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: LCCOMB_X10_Y17_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ 
-- & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X10_Y17_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X10_Y17_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ & 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\)))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X10_Y17_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\ = 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\)))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\);

-- Location: FF_X13_Y17_N31
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\);

-- Location: LCCOMB_X24_Y14_N30
\u_SD_TOP|sd_read_inst|aa~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|aa~6_combout\ = (\u_SD_TOP|sd_read_inst|aa~0_combout\ & \u_SD_TOP|sd_read_inst|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|aa~0_combout\,
	datad => \u_SD_TOP|sd_read_inst|Add0~6_combout\,
	combout => \u_SD_TOP|sd_read_inst|aa~6_combout\);

-- Location: FF_X25_Y13_N19
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\);

-- Location: FF_X10_Y15_N23
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(9),
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(9));

-- Location: LCCOMB_X10_Y15_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(7) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(9) $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(7),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(9),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(8),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7~combout\);

-- Location: LCCOMB_X11_Y15_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5~combout\);

-- Location: FF_X9_Y17_N9
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5),
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(5));

-- Location: LCCOMB_X10_Y15_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(4) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(4),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(5),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4~combout\);

-- Location: LCCOMB_X11_Y15_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2~combout\);

-- Location: FF_X11_Y15_N27
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]~feeder_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(2));

-- Location: FF_X12_Y15_N17
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(1),
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(1));

-- Location: LCCOMB_X12_Y15_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(2) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(2),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(1),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1~combout\);

-- Location: FF_X11_Y17_N1
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(0),
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(0));

-- Location: LCCOMB_X12_Y15_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(2) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(0) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(2),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(0),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(1),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0~combout\);

-- Location: LCCOMB_X11_Y16_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\ = ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\) # 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\) # (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\);

-- Location: FF_X13_Y17_N27
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]~feeder_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2));

-- Location: FF_X13_Y17_N9
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1));

-- Location: FF_X13_Y17_N3
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0));

-- Location: LCCOMB_X13_Y17_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1) $ (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010100101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: LCCOMB_X25_Y12_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(2) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(4) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(4))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(2) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(4) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(2),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(4),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X29_Y12_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ 
-- & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\)))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X28_Y13_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(9) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(7) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(7))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(9) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(7) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(7),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(7),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(9),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X28_Y13_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(8) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(5) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(8) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(5) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000000000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(8),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(5),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X28_Y13_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ 
-- & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X28_Y13_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(7) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\)))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(7) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(7),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X28_Y13_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ 
-- & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\)))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X28_Y13_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ 
-- & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(6),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X25_Y13_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ 
-- & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(6) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\)))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(6) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(6),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\);

-- Location: LCCOMB_X29_Y12_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X28_Y12_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(4) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(4) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(4),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X29_Y13_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ 
-- & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X29_Y13_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X29_Y13_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\ = 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(6),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~4_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X13_Y17_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: LCCOMB_X13_Y17_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: FF_X25_Y14_N11
\u_SD_TOP|sd_read_inst|myvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector92~1_combout\,
	ena => \u_SD_TOP|ALT_INV_init_o~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|myvalid~q\);

-- Location: LCCOMB_X25_Y14_N16
\u_SD_TOP|sd_read_inst|Selector92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector92~0_combout\ = (!\u_SD_TOP|sd_read_inst|mystate.0011~q\ & (!\u_SD_TOP|sd_read_inst|mystate.0010~q\ & \u_SD_TOP|sd_read_inst|myvalid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|mystate.0011~q\,
	datac => \u_SD_TOP|sd_read_inst|mystate.0010~q\,
	datad => \u_SD_TOP|sd_read_inst|myvalid~q\,
	combout => \u_SD_TOP|sd_read_inst|Selector92~0_combout\);

-- Location: LCCOMB_X25_Y14_N10
\u_SD_TOP|sd_read_inst|Selector92~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector92~1_combout\ = (\u_SD_TOP|sd_read_inst|Selector92~0_combout\) # ((\u_SD_TOP|sd_read_inst|LessThan1~9_combout\ & (\u_SD_TOP|sd_read_inst|LessThan2~0_combout\ & \u_SD_TOP|sd_read_inst|mystate.0011~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|LessThan1~9_combout\,
	datab => \u_SD_TOP|sd_read_inst|LessThan2~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|mystate.0011~q\,
	datad => \u_SD_TOP|sd_read_inst|Selector92~0_combout\,
	combout => \u_SD_TOP|sd_read_inst|Selector92~1_combout\);

-- Location: LCCOMB_X25_Y13_N22
\u_SD_TOP|sd_read_inst|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector29~0_combout\ = (\u_SD_TOP|sd_read_inst|Selector24~0_combout\ & ((\u_SD_TOP|sd_read_inst|mydata\(9)) # ((\u_SD_TOP|sd_read_inst|Selector38~0_combout\ & \u_SD_TOP|sd_read_inst|mydata\(8))))) # 
-- (!\u_SD_TOP|sd_read_inst|Selector24~0_combout\ & (\u_SD_TOP|sd_read_inst|Selector38~0_combout\ & (\u_SD_TOP|sd_read_inst|mydata\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Selector24~0_combout\,
	datab => \u_SD_TOP|sd_read_inst|Selector38~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|mydata\(8),
	datad => \u_SD_TOP|sd_read_inst|mydata\(9),
	combout => \u_SD_TOP|sd_read_inst|Selector29~0_combout\);

-- Location: LCCOMB_X25_Y13_N12
\u_SD_TOP|sd_read_inst|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector26~0_combout\ = (\u_SD_TOP|sd_read_inst|mydata\(12) & ((\u_SD_TOP|sd_read_inst|Selector24~0_combout\) # ((\u_SD_TOP|sd_read_inst|Selector38~0_combout\ & \u_SD_TOP|sd_read_inst|mydata\(11))))) # 
-- (!\u_SD_TOP|sd_read_inst|mydata\(12) & (\u_SD_TOP|sd_read_inst|Selector38~0_combout\ & ((\u_SD_TOP|sd_read_inst|mydata\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mydata\(12),
	datab => \u_SD_TOP|sd_read_inst|Selector38~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|Selector24~0_combout\,
	datad => \u_SD_TOP|sd_read_inst|mydata\(11),
	combout => \u_SD_TOP|sd_read_inst|Selector26~0_combout\);

-- Location: LCCOMB_X25_Y13_N26
\u_SD_TOP|sd_read_inst|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector25~0_combout\ = (\u_SD_TOP|sd_read_inst|mydata\(12) & ((\u_SD_TOP|sd_read_inst|Selector38~0_combout\) # ((\u_SD_TOP|sd_read_inst|Selector24~0_combout\ & \u_SD_TOP|sd_read_inst|mydata\(13))))) # 
-- (!\u_SD_TOP|sd_read_inst|mydata\(12) & (((\u_SD_TOP|sd_read_inst|Selector24~0_combout\ & \u_SD_TOP|sd_read_inst|mydata\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mydata\(12),
	datab => \u_SD_TOP|sd_read_inst|Selector38~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|Selector24~0_combout\,
	datad => \u_SD_TOP|sd_read_inst|mydata\(13),
	combout => \u_SD_TOP|sd_read_inst|Selector25~0_combout\);

-- Location: LCCOMB_X18_Y18_N14
\u_sdram_vga_top|sys_data_out[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|sys_data_out\(13) = LCELL(\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(13),
	combout => \u_sdram_vga_top|sys_data_out\(13));

-- Location: LCCOMB_X16_Y16_N10
\u_sdram_vga_top|sys_data_out[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|sys_data_out\(6) = LCELL(\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(6),
	combout => \u_sdram_vga_top|sys_data_out\(6));

-- Location: LCCOMB_X16_Y16_N22
\u_sdram_vga_top|sys_data_out[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|sys_data_out\(0) = LCELL(\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(0),
	combout => \u_sdram_vga_top|sys_data_out\(0));

-- Location: LCCOMB_X16_Y18_N14
\u_sdram_vga_top|sys_data_out[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|sys_data_out\(2) = LCELL(\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(2),
	combout => \u_sdram_vga_top|sys_data_out\(2));

-- Location: LCCOMB_X18_Y18_N2
\u_sdram_vga_top|sys_data_out[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|sys_data_out\(4) = LCELL(\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(4),
	combout => \u_sdram_vga_top|sys_data_out\(4));

-- Location: CLKCTRL_G2
\CLOCK~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK~inputclkctrl_outclk\);

-- Location: LCCOMB_X10_Y17_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder_combout\);

-- Location: LCCOMB_X9_Y17_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(7),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder_combout\);

-- Location: LCCOMB_X13_Y17_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_b\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_b\(8),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]~feeder_combout\);

-- Location: LCCOMB_X30_Y12_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[3]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[3]~feeder_combout\);

-- Location: LCCOMB_X11_Y15_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[2]~feeder_combout\);

-- Location: LCCOMB_X10_Y15_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[3]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[3]~feeder_combout\);

-- Location: LCCOMB_X29_Y12_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[7]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[7]~feeder_combout\);

-- Location: LCCOMB_X30_Y12_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[6]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[6]~feeder_combout\);

-- Location: IOOBUF_X28_Y24_N9
\S_CLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_S_CLK);

-- Location: IOOBUF_X34_Y18_N23
\S_CKE~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r\(4),
	devoe => ww_devoe,
	o => ww_S_CKE);

-- Location: IOOBUF_X25_Y0_N16
\S_NCS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_cmd_r\(3),
	devoe => ww_devoe,
	o => ww_S_NCS);

-- Location: IOOBUF_X34_Y11_N2
\S_NWE~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_cmd_r\(0),
	devoe => ww_devoe,
	o => ww_S_NWE);

-- Location: IOOBUF_X34_Y11_N9
\S_NCAS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_cmd_r\(1),
	devoe => ww_devoe,
	o => ww_S_NCAS);

-- Location: IOOBUF_X34_Y6_N16
\S_NRAS~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_cmd_r\(2),
	devoe => ww_devoe,
	o => ww_S_NRAS);

-- Location: IOOBUF_X34_Y10_N2
\S_DQM[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_S_DQM(0));

-- Location: IOOBUF_X34_Y17_N16
\S_DQM[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_S_DQM(1));

-- Location: IOOBUF_X34_Y20_N16
\S_BA[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_ba_r\(0),
	devoe => ww_devoe,
	o => ww_S_BA(0));

-- Location: IOOBUF_X34_Y17_N2
\S_BA[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_ba_r\(1),
	devoe => ww_devoe,
	o => ww_S_BA(1));

-- Location: IOOBUF_X23_Y24_N23
\S_A[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(0),
	devoe => ww_devoe,
	o => ww_S_A(0));

-- Location: IOOBUF_X28_Y24_N16
\S_A[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(1),
	devoe => ww_devoe,
	o => ww_S_A(1));

-- Location: IOOBUF_X32_Y24_N16
\S_A[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(2),
	devoe => ww_devoe,
	o => ww_S_A(2));

-- Location: IOOBUF_X32_Y24_N9
\S_A[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(3),
	devoe => ww_devoe,
	o => ww_S_A(3));

-- Location: IOOBUF_X28_Y24_N2
\S_A[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(4),
	devoe => ww_devoe,
	o => ww_S_A(4));

-- Location: IOOBUF_X21_Y24_N2
\S_A[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(5),
	devoe => ww_devoe,
	o => ww_S_A(5));

-- Location: IOOBUF_X34_Y18_N2
\S_A[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(6),
	devoe => ww_devoe,
	o => ww_S_A(6));

-- Location: IOOBUF_X34_Y20_N2
\S_A[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(7),
	devoe => ww_devoe,
	o => ww_S_A(7));

-- Location: IOOBUF_X34_Y20_N9
\S_A[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(8),
	devoe => ww_devoe,
	o => ww_S_A(8));

-- Location: IOOBUF_X34_Y19_N2
\S_A[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(9),
	devoe => ww_devoe,
	o => ww_S_A(9));

-- Location: IOOBUF_X34_Y19_N16
\S_A[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(10),
	devoe => ww_devoe,
	o => ww_S_A(10));

-- Location: IOOBUF_X34_Y19_N9
\S_A[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|ALT_INV_sdram_addr_r\(11),
	devoe => ww_devoe,
	o => ww_S_A(11));

-- Location: IOOBUF_X34_Y18_N16
\S_A[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_S_A(12));

-- Location: IOOBUF_X0_Y9_N9
\vga_hs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~q\,
	devoe => ww_devoe,
	o => ww_vga_hs);

-- Location: IOOBUF_X1_Y0_N23
\vga_vs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~q\,
	devoe => ww_devoe,
	o => ww_vga_vs);

-- Location: IOOBUF_X0_Y9_N2
\vga_red[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_red(0));

-- Location: IOOBUF_X0_Y6_N16
\vga_red[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_red(1));

-- Location: IOOBUF_X11_Y0_N9
\vga_red[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_vga_red(2));

-- Location: IOOBUF_X0_Y7_N2
\vga_red[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_red(3));

-- Location: IOOBUF_X0_Y6_N23
\vga_red[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_vga_red(4));

-- Location: IOOBUF_X0_Y23_N16
\vga_green[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_green(0));

-- Location: IOOBUF_X0_Y19_N2
\vga_green[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_green(1));

-- Location: IOOBUF_X11_Y24_N23
\vga_green[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_vga_green(2));

-- Location: IOOBUF_X9_Y0_N16
\vga_green[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_green(3));

-- Location: IOOBUF_X13_Y0_N16
\vga_green[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_vga_green(4));

-- Location: IOOBUF_X0_Y10_N23
\vga_green[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[5]~5_combout\,
	devoe => ww_devoe,
	o => ww_vga_green(5));

-- Location: IOOBUF_X1_Y24_N2
\vga_blue[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[0]~0_combout\,
	devoe => ww_devoe,
	o => ww_vga_blue(0));

-- Location: IOOBUF_X0_Y23_N2
\vga_blue[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[1]~1_combout\,
	devoe => ww_devoe,
	o => ww_vga_blue(1));

-- Location: IOOBUF_X1_Y24_N9
\vga_blue[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[2]~2_combout\,
	devoe => ww_devoe,
	o => ww_vga_blue(2));

-- Location: IOOBUF_X0_Y23_N9
\vga_blue[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[3]~3_combout\,
	devoe => ww_devoe,
	o => ww_vga_blue(3));

-- Location: IOOBUF_X11_Y24_N16
\vga_blue[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[4]~4_combout\,
	devoe => ww_devoe,
	o => ww_vga_blue(4));

-- Location: IOOBUF_X30_Y24_N2
\SD_clk~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	devoe => ww_devoe,
	o => ww_SD_clk);

-- Location: IOOBUF_X32_Y24_N23
\SD_cs~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SD_TOP|SD_cs~0_combout\,
	devoe => ww_devoe,
	o => ww_SD_cs);

-- Location: IOOBUF_X23_Y24_N9
\SD_datain~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_SD_TOP|SD_datain~0_combout\,
	devoe => ww_devoe,
	o => ww_SD_datain);

-- Location: IOOBUF_X32_Y0_N23
\S_DB[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(0),
	oe => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~q\,
	devoe => ww_devoe,
	o => S_DB(0));

-- Location: IOOBUF_X34_Y2_N16
\S_DB[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(1),
	oe => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~q\,
	devoe => ww_devoe,
	o => S_DB(1));

-- Location: IOOBUF_X34_Y4_N23
\S_DB[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(2),
	oe => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~q\,
	devoe => ww_devoe,
	o => S_DB(2));

-- Location: IOOBUF_X34_Y3_N23
\S_DB[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(3),
	oe => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~q\,
	devoe => ww_devoe,
	o => S_DB(3));

-- Location: IOOBUF_X34_Y8_N23
\S_DB[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(4),
	oe => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~q\,
	devoe => ww_devoe,
	o => S_DB(4));

-- Location: IOOBUF_X34_Y7_N9
\S_DB[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(5),
	oe => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~q\,
	devoe => ww_devoe,
	o => S_DB(5));

-- Location: IOOBUF_X32_Y0_N16
\S_DB[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(6),
	oe => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~q\,
	devoe => ww_devoe,
	o => S_DB(6));

-- Location: IOOBUF_X34_Y3_N16
\S_DB[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(7),
	oe => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~q\,
	devoe => ww_devoe,
	o => S_DB(7));

-- Location: IOOBUF_X34_Y17_N23
\S_DB[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(8),
	oe => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~q\,
	devoe => ww_devoe,
	o => S_DB(8));

-- Location: IOOBUF_X34_Y9_N23
\S_DB[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(9),
	oe => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~q\,
	devoe => ww_devoe,
	o => S_DB(9));

-- Location: IOOBUF_X34_Y9_N2
\S_DB[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(10),
	oe => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~q\,
	devoe => ww_devoe,
	o => S_DB(10));

-- Location: IOOBUF_X34_Y10_N9
\S_DB[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(11),
	oe => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~q\,
	devoe => ww_devoe,
	o => S_DB(11));

-- Location: IOOBUF_X34_Y9_N16
\S_DB[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(12),
	oe => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~q\,
	devoe => ww_devoe,
	o => S_DB(12));

-- Location: IOOBUF_X34_Y9_N9
\S_DB[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(13),
	oe => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~q\,
	devoe => ww_devoe,
	o => S_DB(13));

-- Location: IOOBUF_X34_Y8_N16
\S_DB[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(14),
	oe => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~q\,
	devoe => ww_devoe,
	o => S_DB(14));

-- Location: IOOBUF_X34_Y8_N9
\S_DB[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(15),
	oe => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~q\,
	devoe => ww_devoe,
	o => S_DB(15));

-- Location: IOIBUF_X0_Y11_N8
\CLOCK~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK,
	o => \CLOCK~input_o\);

-- Location: CLKCTRL_G0
\u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\);

-- Location: LCCOMB_X25_Y12_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ 
-- (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\);

-- Location: LCCOMB_X14_Y17_N4
\u_system_ctrl|sysrst_nr1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|sysrst_nr1~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_system_ctrl|sysrst_nr1~feeder_combout\);

-- Location: LCCOMB_X10_Y11_N28
\u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll_lock_sync~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll_lock_sync~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll_lock_sync~feeder_combout\);

-- Location: LCCOMB_X14_Y20_N4
\u_system_ctrl|rst_nr1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|rst_nr1~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_system_ctrl|rst_nr1~feeder_combout\);

-- Location: IOIBUF_X34_Y2_N22
\rst_n~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst_n,
	o => \rst_n~input_o\);

-- Location: FF_X14_Y20_N5
\u_system_ctrl|rst_nr1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|rst_nr1~feeder_combout\,
	clrn => \rst_n~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|rst_nr1~q\);

-- Location: FF_X14_Y20_N9
\u_system_ctrl|rst_nr2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	asdata => \u_system_ctrl|rst_nr1~q\,
	clrn => \rst_n~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|rst_nr2~q\);

-- Location: LCCOMB_X14_Y20_N26
\u_system_ctrl|pll_rst\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|pll_rst~combout\ = (!\u_system_ctrl|u_system_delay|Equal0~7_combout\ & !\u_system_ctrl|rst_nr2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|u_system_delay|Equal0~7_combout\,
	datac => \u_system_ctrl|rst_nr2~q\,
	combout => \u_system_ctrl|pll_rst~combout\);

-- Location: CLKCTRL_G9
\u_system_ctrl|pll_rst~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_system_ctrl|pll_rst~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_system_ctrl|pll_rst~clkctrl_outclk\);

-- Location: FF_X10_Y11_N29
\u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll_lock_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_locked\,
	d => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll_lock_sync~feeder_combout\,
	clrn => \u_system_ctrl|ALT_INV_pll_rst~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll_lock_sync~q\);

-- Location: LCCOMB_X14_Y20_N0
\u_system_ctrl|u_system_delay|cnt[0]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[0]~60_combout\ = \u_system_ctrl|u_system_delay|LessThan0~2_combout\ $ (\u_system_ctrl|u_system_delay|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	datac => \u_system_ctrl|u_system_delay|cnt\(0),
	combout => \u_system_ctrl|u_system_delay|cnt[0]~60_combout\);

-- Location: FF_X14_Y20_N1
\u_system_ctrl|u_system_delay|cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[0]~60_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(0));

-- Location: LCCOMB_X13_Y20_N10
\u_system_ctrl|u_system_delay|cnt[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[1]~22_combout\ = (\u_system_ctrl|u_system_delay|cnt\(1) & (\u_system_ctrl|u_system_delay|cnt\(0) $ (VCC))) # (!\u_system_ctrl|u_system_delay|cnt\(1) & (\u_system_ctrl|u_system_delay|cnt\(0) & VCC))
-- \u_system_ctrl|u_system_delay|cnt[1]~23\ = CARRY((\u_system_ctrl|u_system_delay|cnt\(1) & \u_system_ctrl|u_system_delay|cnt\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|u_system_delay|cnt\(1),
	datab => \u_system_ctrl|u_system_delay|cnt\(0),
	datad => VCC,
	combout => \u_system_ctrl|u_system_delay|cnt[1]~22_combout\,
	cout => \u_system_ctrl|u_system_delay|cnt[1]~23\);

-- Location: LCCOMB_X13_Y20_N4
\u_system_ctrl|u_system_delay|cnt[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[1]~feeder_combout\ = \u_system_ctrl|u_system_delay|cnt[1]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_system_ctrl|u_system_delay|cnt[1]~22_combout\,
	combout => \u_system_ctrl|u_system_delay|cnt[1]~feeder_combout\);

-- Location: LCCOMB_X13_Y20_N14
\u_system_ctrl|u_system_delay|cnt[3]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[3]~26_combout\ = (\u_system_ctrl|u_system_delay|cnt\(3) & (\u_system_ctrl|u_system_delay|cnt[2]~25\ $ (GND))) # (!\u_system_ctrl|u_system_delay|cnt\(3) & (!\u_system_ctrl|u_system_delay|cnt[2]~25\ & VCC))
-- \u_system_ctrl|u_system_delay|cnt[3]~27\ = CARRY((\u_system_ctrl|u_system_delay|cnt\(3) & !\u_system_ctrl|u_system_delay|cnt[2]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_system_ctrl|u_system_delay|cnt\(3),
	datad => VCC,
	cin => \u_system_ctrl|u_system_delay|cnt[2]~25\,
	combout => \u_system_ctrl|u_system_delay|cnt[3]~26_combout\,
	cout => \u_system_ctrl|u_system_delay|cnt[3]~27\);

-- Location: FF_X13_Y20_N15
\u_system_ctrl|u_system_delay|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[3]~26_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	ena => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(3));

-- Location: LCCOMB_X13_Y20_N16
\u_system_ctrl|u_system_delay|cnt[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[4]~28_combout\ = (\u_system_ctrl|u_system_delay|cnt\(4) & (!\u_system_ctrl|u_system_delay|cnt[3]~27\)) # (!\u_system_ctrl|u_system_delay|cnt\(4) & ((\u_system_ctrl|u_system_delay|cnt[3]~27\) # (GND)))
-- \u_system_ctrl|u_system_delay|cnt[4]~29\ = CARRY((!\u_system_ctrl|u_system_delay|cnt[3]~27\) # (!\u_system_ctrl|u_system_delay|cnt\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_system_ctrl|u_system_delay|cnt\(4),
	datad => VCC,
	cin => \u_system_ctrl|u_system_delay|cnt[3]~27\,
	combout => \u_system_ctrl|u_system_delay|cnt[4]~28_combout\,
	cout => \u_system_ctrl|u_system_delay|cnt[4]~29\);

-- Location: FF_X13_Y20_N17
\u_system_ctrl|u_system_delay|cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[4]~28_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	ena => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(4));

-- Location: LCCOMB_X13_Y20_N18
\u_system_ctrl|u_system_delay|cnt[5]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[5]~30_combout\ = (\u_system_ctrl|u_system_delay|cnt\(5) & (\u_system_ctrl|u_system_delay|cnt[4]~29\ $ (GND))) # (!\u_system_ctrl|u_system_delay|cnt\(5) & (!\u_system_ctrl|u_system_delay|cnt[4]~29\ & VCC))
-- \u_system_ctrl|u_system_delay|cnt[5]~31\ = CARRY((\u_system_ctrl|u_system_delay|cnt\(5) & !\u_system_ctrl|u_system_delay|cnt[4]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_system_ctrl|u_system_delay|cnt\(5),
	datad => VCC,
	cin => \u_system_ctrl|u_system_delay|cnt[4]~29\,
	combout => \u_system_ctrl|u_system_delay|cnt[5]~30_combout\,
	cout => \u_system_ctrl|u_system_delay|cnt[5]~31\);

-- Location: FF_X13_Y20_N19
\u_system_ctrl|u_system_delay|cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[5]~30_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	ena => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(5));

-- Location: LCCOMB_X13_Y20_N20
\u_system_ctrl|u_system_delay|cnt[6]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[6]~32_combout\ = (\u_system_ctrl|u_system_delay|cnt\(6) & (!\u_system_ctrl|u_system_delay|cnt[5]~31\)) # (!\u_system_ctrl|u_system_delay|cnt\(6) & ((\u_system_ctrl|u_system_delay|cnt[5]~31\) # (GND)))
-- \u_system_ctrl|u_system_delay|cnt[6]~33\ = CARRY((!\u_system_ctrl|u_system_delay|cnt[5]~31\) # (!\u_system_ctrl|u_system_delay|cnt\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_system_ctrl|u_system_delay|cnt\(6),
	datad => VCC,
	cin => \u_system_ctrl|u_system_delay|cnt[5]~31\,
	combout => \u_system_ctrl|u_system_delay|cnt[6]~32_combout\,
	cout => \u_system_ctrl|u_system_delay|cnt[6]~33\);

-- Location: FF_X13_Y20_N21
\u_system_ctrl|u_system_delay|cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[6]~32_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	ena => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(6));

-- Location: LCCOMB_X13_Y20_N22
\u_system_ctrl|u_system_delay|cnt[7]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[7]~34_combout\ = (\u_system_ctrl|u_system_delay|cnt\(7) & (\u_system_ctrl|u_system_delay|cnt[6]~33\ $ (GND))) # (!\u_system_ctrl|u_system_delay|cnt\(7) & (!\u_system_ctrl|u_system_delay|cnt[6]~33\ & VCC))
-- \u_system_ctrl|u_system_delay|cnt[7]~35\ = CARRY((\u_system_ctrl|u_system_delay|cnt\(7) & !\u_system_ctrl|u_system_delay|cnt[6]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|u_system_delay|cnt\(7),
	datad => VCC,
	cin => \u_system_ctrl|u_system_delay|cnt[6]~33\,
	combout => \u_system_ctrl|u_system_delay|cnt[7]~34_combout\,
	cout => \u_system_ctrl|u_system_delay|cnt[7]~35\);

-- Location: LCCOMB_X13_Y20_N24
\u_system_ctrl|u_system_delay|cnt[8]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[8]~36_combout\ = (\u_system_ctrl|u_system_delay|cnt\(8) & (!\u_system_ctrl|u_system_delay|cnt[7]~35\)) # (!\u_system_ctrl|u_system_delay|cnt\(8) & ((\u_system_ctrl|u_system_delay|cnt[7]~35\) # (GND)))
-- \u_system_ctrl|u_system_delay|cnt[8]~37\ = CARRY((!\u_system_ctrl|u_system_delay|cnt[7]~35\) # (!\u_system_ctrl|u_system_delay|cnt\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_system_ctrl|u_system_delay|cnt\(8),
	datad => VCC,
	cin => \u_system_ctrl|u_system_delay|cnt[7]~35\,
	combout => \u_system_ctrl|u_system_delay|cnt[8]~36_combout\,
	cout => \u_system_ctrl|u_system_delay|cnt[8]~37\);

-- Location: FF_X13_Y20_N25
\u_system_ctrl|u_system_delay|cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[8]~36_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	ena => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(8));

-- Location: LCCOMB_X13_Y20_N26
\u_system_ctrl|u_system_delay|cnt[9]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[9]~38_combout\ = (\u_system_ctrl|u_system_delay|cnt\(9) & (\u_system_ctrl|u_system_delay|cnt[8]~37\ $ (GND))) # (!\u_system_ctrl|u_system_delay|cnt\(9) & (!\u_system_ctrl|u_system_delay|cnt[8]~37\ & VCC))
-- \u_system_ctrl|u_system_delay|cnt[9]~39\ = CARRY((\u_system_ctrl|u_system_delay|cnt\(9) & !\u_system_ctrl|u_system_delay|cnt[8]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|u_system_delay|cnt\(9),
	datad => VCC,
	cin => \u_system_ctrl|u_system_delay|cnt[8]~37\,
	combout => \u_system_ctrl|u_system_delay|cnt[9]~38_combout\,
	cout => \u_system_ctrl|u_system_delay|cnt[9]~39\);

-- Location: LCCOMB_X13_Y20_N28
\u_system_ctrl|u_system_delay|cnt[10]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[10]~40_combout\ = (\u_system_ctrl|u_system_delay|cnt\(10) & (!\u_system_ctrl|u_system_delay|cnt[9]~39\)) # (!\u_system_ctrl|u_system_delay|cnt\(10) & ((\u_system_ctrl|u_system_delay|cnt[9]~39\) # (GND)))
-- \u_system_ctrl|u_system_delay|cnt[10]~41\ = CARRY((!\u_system_ctrl|u_system_delay|cnt[9]~39\) # (!\u_system_ctrl|u_system_delay|cnt\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_system_ctrl|u_system_delay|cnt\(10),
	datad => VCC,
	cin => \u_system_ctrl|u_system_delay|cnt[9]~39\,
	combout => \u_system_ctrl|u_system_delay|cnt[10]~40_combout\,
	cout => \u_system_ctrl|u_system_delay|cnt[10]~41\);

-- Location: FF_X13_Y20_N29
\u_system_ctrl|u_system_delay|cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[10]~40_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	ena => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(10));

-- Location: LCCOMB_X13_Y20_N30
\u_system_ctrl|u_system_delay|cnt[11]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[11]~42_combout\ = (\u_system_ctrl|u_system_delay|cnt\(11) & (\u_system_ctrl|u_system_delay|cnt[10]~41\ $ (GND))) # (!\u_system_ctrl|u_system_delay|cnt\(11) & (!\u_system_ctrl|u_system_delay|cnt[10]~41\ & VCC))
-- \u_system_ctrl|u_system_delay|cnt[11]~43\ = CARRY((\u_system_ctrl|u_system_delay|cnt\(11) & !\u_system_ctrl|u_system_delay|cnt[10]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|u_system_delay|cnt\(11),
	datad => VCC,
	cin => \u_system_ctrl|u_system_delay|cnt[10]~41\,
	combout => \u_system_ctrl|u_system_delay|cnt[11]~42_combout\,
	cout => \u_system_ctrl|u_system_delay|cnt[11]~43\);

-- Location: LCCOMB_X13_Y19_N0
\u_system_ctrl|u_system_delay|cnt[12]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[12]~44_combout\ = (\u_system_ctrl|u_system_delay|cnt\(12) & (!\u_system_ctrl|u_system_delay|cnt[11]~43\)) # (!\u_system_ctrl|u_system_delay|cnt\(12) & ((\u_system_ctrl|u_system_delay|cnt[11]~43\) # (GND)))
-- \u_system_ctrl|u_system_delay|cnt[12]~45\ = CARRY((!\u_system_ctrl|u_system_delay|cnt[11]~43\) # (!\u_system_ctrl|u_system_delay|cnt\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_system_ctrl|u_system_delay|cnt\(12),
	datad => VCC,
	cin => \u_system_ctrl|u_system_delay|cnt[11]~43\,
	combout => \u_system_ctrl|u_system_delay|cnt[12]~44_combout\,
	cout => \u_system_ctrl|u_system_delay|cnt[12]~45\);

-- Location: FF_X13_Y19_N1
\u_system_ctrl|u_system_delay|cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[12]~44_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	ena => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(12));

-- Location: LCCOMB_X13_Y19_N2
\u_system_ctrl|u_system_delay|cnt[13]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[13]~46_combout\ = (\u_system_ctrl|u_system_delay|cnt\(13) & (\u_system_ctrl|u_system_delay|cnt[12]~45\ $ (GND))) # (!\u_system_ctrl|u_system_delay|cnt\(13) & (!\u_system_ctrl|u_system_delay|cnt[12]~45\ & VCC))
-- \u_system_ctrl|u_system_delay|cnt[13]~47\ = CARRY((\u_system_ctrl|u_system_delay|cnt\(13) & !\u_system_ctrl|u_system_delay|cnt[12]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_system_ctrl|u_system_delay|cnt\(13),
	datad => VCC,
	cin => \u_system_ctrl|u_system_delay|cnt[12]~45\,
	combout => \u_system_ctrl|u_system_delay|cnt[13]~46_combout\,
	cout => \u_system_ctrl|u_system_delay|cnt[13]~47\);

-- Location: FF_X13_Y19_N3
\u_system_ctrl|u_system_delay|cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[13]~46_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	ena => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(13));

-- Location: LCCOMB_X13_Y19_N4
\u_system_ctrl|u_system_delay|cnt[14]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[14]~48_combout\ = (\u_system_ctrl|u_system_delay|cnt\(14) & (!\u_system_ctrl|u_system_delay|cnt[13]~47\)) # (!\u_system_ctrl|u_system_delay|cnt\(14) & ((\u_system_ctrl|u_system_delay|cnt[13]~47\) # (GND)))
-- \u_system_ctrl|u_system_delay|cnt[14]~49\ = CARRY((!\u_system_ctrl|u_system_delay|cnt[13]~47\) # (!\u_system_ctrl|u_system_delay|cnt\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_system_ctrl|u_system_delay|cnt\(14),
	datad => VCC,
	cin => \u_system_ctrl|u_system_delay|cnt[13]~47\,
	combout => \u_system_ctrl|u_system_delay|cnt[14]~48_combout\,
	cout => \u_system_ctrl|u_system_delay|cnt[14]~49\);

-- Location: FF_X13_Y19_N5
\u_system_ctrl|u_system_delay|cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[14]~48_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	ena => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(14));

-- Location: LCCOMB_X13_Y19_N6
\u_system_ctrl|u_system_delay|cnt[15]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[15]~50_combout\ = (\u_system_ctrl|u_system_delay|cnt\(15) & (\u_system_ctrl|u_system_delay|cnt[14]~49\ $ (GND))) # (!\u_system_ctrl|u_system_delay|cnt\(15) & (!\u_system_ctrl|u_system_delay|cnt[14]~49\ & VCC))
-- \u_system_ctrl|u_system_delay|cnt[15]~51\ = CARRY((\u_system_ctrl|u_system_delay|cnt\(15) & !\u_system_ctrl|u_system_delay|cnt[14]~49\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|u_system_delay|cnt\(15),
	datad => VCC,
	cin => \u_system_ctrl|u_system_delay|cnt[14]~49\,
	combout => \u_system_ctrl|u_system_delay|cnt[15]~50_combout\,
	cout => \u_system_ctrl|u_system_delay|cnt[15]~51\);

-- Location: LCCOMB_X13_Y19_N8
\u_system_ctrl|u_system_delay|cnt[16]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[16]~52_combout\ = (\u_system_ctrl|u_system_delay|cnt\(16) & (!\u_system_ctrl|u_system_delay|cnt[15]~51\)) # (!\u_system_ctrl|u_system_delay|cnt\(16) & ((\u_system_ctrl|u_system_delay|cnt[15]~51\) # (GND)))
-- \u_system_ctrl|u_system_delay|cnt[16]~53\ = CARRY((!\u_system_ctrl|u_system_delay|cnt[15]~51\) # (!\u_system_ctrl|u_system_delay|cnt\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_system_ctrl|u_system_delay|cnt\(16),
	datad => VCC,
	cin => \u_system_ctrl|u_system_delay|cnt[15]~51\,
	combout => \u_system_ctrl|u_system_delay|cnt[16]~52_combout\,
	cout => \u_system_ctrl|u_system_delay|cnt[16]~53\);

-- Location: FF_X13_Y19_N9
\u_system_ctrl|u_system_delay|cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[16]~52_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	ena => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(16));

-- Location: LCCOMB_X13_Y19_N14
\u_system_ctrl|u_system_delay|cnt[19]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[19]~58_combout\ = (\u_system_ctrl|u_system_delay|cnt\(19) & (\u_system_ctrl|u_system_delay|cnt[18]~57\ $ (GND))) # (!\u_system_ctrl|u_system_delay|cnt\(19) & (!\u_system_ctrl|u_system_delay|cnt[18]~57\ & VCC))
-- \u_system_ctrl|u_system_delay|cnt[19]~59\ = CARRY((\u_system_ctrl|u_system_delay|cnt\(19) & !\u_system_ctrl|u_system_delay|cnt[18]~57\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_system_ctrl|u_system_delay|cnt\(19),
	datad => VCC,
	cin => \u_system_ctrl|u_system_delay|cnt[18]~57\,
	combout => \u_system_ctrl|u_system_delay|cnt[19]~58_combout\,
	cout => \u_system_ctrl|u_system_delay|cnt[19]~59\);

-- Location: FF_X13_Y19_N15
\u_system_ctrl|u_system_delay|cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[19]~58_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	ena => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(19));

-- Location: LCCOMB_X13_Y19_N16
\u_system_ctrl|u_system_delay|cnt[20]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[20]~61_combout\ = (\u_system_ctrl|u_system_delay|cnt\(20) & (!\u_system_ctrl|u_system_delay|cnt[19]~59\)) # (!\u_system_ctrl|u_system_delay|cnt\(20) & ((\u_system_ctrl|u_system_delay|cnt[19]~59\) # (GND)))
-- \u_system_ctrl|u_system_delay|cnt[20]~62\ = CARRY((!\u_system_ctrl|u_system_delay|cnt[19]~59\) # (!\u_system_ctrl|u_system_delay|cnt\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_system_ctrl|u_system_delay|cnt\(20),
	datad => VCC,
	cin => \u_system_ctrl|u_system_delay|cnt[19]~59\,
	combout => \u_system_ctrl|u_system_delay|cnt[20]~61_combout\,
	cout => \u_system_ctrl|u_system_delay|cnt[20]~62\);

-- Location: FF_X13_Y19_N17
\u_system_ctrl|u_system_delay|cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[20]~61_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	ena => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(20));

-- Location: LCCOMB_X13_Y19_N18
\u_system_ctrl|u_system_delay|cnt[21]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[21]~63_combout\ = (\u_system_ctrl|u_system_delay|cnt\(21) & (\u_system_ctrl|u_system_delay|cnt[20]~62\ $ (GND))) # (!\u_system_ctrl|u_system_delay|cnt\(21) & (!\u_system_ctrl|u_system_delay|cnt[20]~62\ & VCC))
-- \u_system_ctrl|u_system_delay|cnt[21]~64\ = CARRY((\u_system_ctrl|u_system_delay|cnt\(21) & !\u_system_ctrl|u_system_delay|cnt[20]~62\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_system_ctrl|u_system_delay|cnt\(21),
	datad => VCC,
	cin => \u_system_ctrl|u_system_delay|cnt[20]~62\,
	combout => \u_system_ctrl|u_system_delay|cnt[21]~63_combout\,
	cout => \u_system_ctrl|u_system_delay|cnt[21]~64\);

-- Location: FF_X13_Y19_N19
\u_system_ctrl|u_system_delay|cnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[21]~63_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	ena => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(21));

-- Location: LCCOMB_X13_Y19_N20
\u_system_ctrl|u_system_delay|cnt[22]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|cnt[22]~65_combout\ = \u_system_ctrl|u_system_delay|cnt[21]~64\ $ (\u_system_ctrl|u_system_delay|cnt\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_system_ctrl|u_system_delay|cnt\(22),
	cin => \u_system_ctrl|u_system_delay|cnt[21]~64\,
	combout => \u_system_ctrl|u_system_delay|cnt[22]~65_combout\);

-- Location: FF_X13_Y19_N21
\u_system_ctrl|u_system_delay|cnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[22]~65_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	ena => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(22));

-- Location: FF_X13_Y19_N7
\u_system_ctrl|u_system_delay|cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[15]~50_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	ena => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(15));

-- Location: FF_X13_Y20_N23
\u_system_ctrl|u_system_delay|cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[7]~34_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	ena => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(7));

-- Location: LCCOMB_X13_Y20_N6
\u_system_ctrl|u_system_delay|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|Equal0~3_combout\ = (!\u_system_ctrl|u_system_delay|cnt\(7) & !\u_system_ctrl|u_system_delay|cnt\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_system_ctrl|u_system_delay|cnt\(7),
	datad => \u_system_ctrl|u_system_delay|cnt\(8),
	combout => \u_system_ctrl|u_system_delay|Equal0~3_combout\);

-- Location: FF_X13_Y20_N27
\u_system_ctrl|u_system_delay|cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[9]~38_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	ena => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(9));

-- Location: LCCOMB_X14_Y20_N18
\u_system_ctrl|u_system_delay|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|LessThan0~0_combout\ = (\u_system_ctrl|u_system_delay|Equal0~0_combout\ & (((\u_system_ctrl|u_system_delay|Equal0~3_combout\ & !\u_system_ctrl|u_system_delay|cnt\(6))) # (!\u_system_ctrl|u_system_delay|cnt\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|u_system_delay|Equal0~0_combout\,
	datab => \u_system_ctrl|u_system_delay|Equal0~3_combout\,
	datac => \u_system_ctrl|u_system_delay|cnt\(9),
	datad => \u_system_ctrl|u_system_delay|cnt\(6),
	combout => \u_system_ctrl|u_system_delay|LessThan0~0_combout\);

-- Location: LCCOMB_X14_Y20_N28
\u_system_ctrl|u_system_delay|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|LessThan0~1_combout\ = ((!\u_system_ctrl|u_system_delay|cnt\(15) & ((\u_system_ctrl|u_system_delay|LessThan0~0_combout\) # (!\u_system_ctrl|u_system_delay|cnt\(14))))) # (!\u_system_ctrl|u_system_delay|Equal0~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|u_system_delay|Equal0~1_combout\,
	datab => \u_system_ctrl|u_system_delay|cnt\(15),
	datac => \u_system_ctrl|u_system_delay|cnt\(14),
	datad => \u_system_ctrl|u_system_delay|LessThan0~0_combout\,
	combout => \u_system_ctrl|u_system_delay|LessThan0~1_combout\);

-- Location: LCCOMB_X14_Y20_N30
\u_system_ctrl|u_system_delay|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|LessThan0~2_combout\ = (!\u_system_ctrl|u_system_delay|cnt\(20) & (!\u_system_ctrl|u_system_delay|cnt\(22) & (!\u_system_ctrl|u_system_delay|cnt\(21) & \u_system_ctrl|u_system_delay|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|u_system_delay|cnt\(20),
	datab => \u_system_ctrl|u_system_delay|cnt\(22),
	datac => \u_system_ctrl|u_system_delay|cnt\(21),
	datad => \u_system_ctrl|u_system_delay|LessThan0~1_combout\,
	combout => \u_system_ctrl|u_system_delay|LessThan0~2_combout\);

-- Location: FF_X13_Y20_N5
\u_system_ctrl|u_system_delay|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[1]~feeder_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	ena => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(1));

-- Location: LCCOMB_X14_Y20_N6
\u_system_ctrl|u_system_delay|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|Equal0~2_combout\ = (!\u_system_ctrl|u_system_delay|cnt\(20) & (!\u_system_ctrl|u_system_delay|cnt\(0) & (!\u_system_ctrl|u_system_delay|cnt\(21) & !\u_system_ctrl|u_system_delay|cnt\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|u_system_delay|cnt\(20),
	datab => \u_system_ctrl|u_system_delay|cnt\(0),
	datac => \u_system_ctrl|u_system_delay|cnt\(21),
	datad => \u_system_ctrl|u_system_delay|cnt\(22),
	combout => \u_system_ctrl|u_system_delay|Equal0~2_combout\);

-- Location: LCCOMB_X14_Y20_N24
\u_system_ctrl|u_system_delay|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|Equal0~4_combout\ = (!\u_system_ctrl|u_system_delay|cnt\(2) & (!\u_system_ctrl|u_system_delay|cnt\(1) & (\u_system_ctrl|u_system_delay|Equal0~3_combout\ & \u_system_ctrl|u_system_delay|Equal0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|u_system_delay|cnt\(2),
	datab => \u_system_ctrl|u_system_delay|cnt\(1),
	datac => \u_system_ctrl|u_system_delay|Equal0~3_combout\,
	datad => \u_system_ctrl|u_system_delay|Equal0~2_combout\,
	combout => \u_system_ctrl|u_system_delay|Equal0~4_combout\);

-- Location: LCCOMB_X13_Y20_N8
\u_system_ctrl|u_system_delay|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|Equal0~5_combout\ = (!\u_system_ctrl|u_system_delay|cnt\(4) & (!\u_system_ctrl|u_system_delay|cnt\(5) & (!\u_system_ctrl|u_system_delay|cnt\(3) & \u_system_ctrl|u_system_delay|cnt\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|u_system_delay|cnt\(4),
	datab => \u_system_ctrl|u_system_delay|cnt\(5),
	datac => \u_system_ctrl|u_system_delay|cnt\(3),
	datad => \u_system_ctrl|u_system_delay|cnt\(6),
	combout => \u_system_ctrl|u_system_delay|Equal0~5_combout\);

-- Location: LCCOMB_X14_Y20_N22
\u_system_ctrl|u_system_delay|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|Equal0~6_combout\ = (\u_system_ctrl|u_system_delay|cnt\(9) & (!\u_system_ctrl|u_system_delay|cnt\(15) & (\u_system_ctrl|u_system_delay|cnt\(14) & \u_system_ctrl|u_system_delay|Equal0~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|u_system_delay|cnt\(9),
	datab => \u_system_ctrl|u_system_delay|cnt\(15),
	datac => \u_system_ctrl|u_system_delay|cnt\(14),
	datad => \u_system_ctrl|u_system_delay|Equal0~5_combout\,
	combout => \u_system_ctrl|u_system_delay|Equal0~6_combout\);

-- Location: FF_X13_Y20_N31
\u_system_ctrl|u_system_delay|cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK~inputclkctrl_outclk\,
	d => \u_system_ctrl|u_system_delay|cnt[11]~42_combout\,
	clrn => \u_system_ctrl|rst_nr2~q\,
	ena => \u_system_ctrl|u_system_delay|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|u_system_delay|cnt\(11));

-- Location: LCCOMB_X14_Y20_N10
\u_system_ctrl|u_system_delay|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|Equal0~0_combout\ = (!\u_system_ctrl|u_system_delay|cnt\(12) & (!\u_system_ctrl|u_system_delay|cnt\(10) & (!\u_system_ctrl|u_system_delay|cnt\(13) & !\u_system_ctrl|u_system_delay|cnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|u_system_delay|cnt\(12),
	datab => \u_system_ctrl|u_system_delay|cnt\(10),
	datac => \u_system_ctrl|u_system_delay|cnt\(13),
	datad => \u_system_ctrl|u_system_delay|cnt\(11),
	combout => \u_system_ctrl|u_system_delay|Equal0~0_combout\);

-- Location: LCCOMB_X14_Y20_N12
\u_system_ctrl|u_system_delay|Equal0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|u_system_delay|Equal0~7_combout\ = (\u_system_ctrl|u_system_delay|Equal0~1_combout\ & (\u_system_ctrl|u_system_delay|Equal0~4_combout\ & (\u_system_ctrl|u_system_delay|Equal0~6_combout\ & \u_system_ctrl|u_system_delay|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|u_system_delay|Equal0~1_combout\,
	datab => \u_system_ctrl|u_system_delay|Equal0~4_combout\,
	datac => \u_system_ctrl|u_system_delay|Equal0~6_combout\,
	datad => \u_system_ctrl|u_system_delay|Equal0~0_combout\,
	combout => \u_system_ctrl|u_system_delay|Equal0~7_combout\);

-- Location: LCCOMB_X14_Y17_N12
\u_system_ctrl|sysrst_nr0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_system_ctrl|sysrst_nr0~combout\ = (((!\u_system_ctrl|rst_nr2~q\) # (!\u_system_ctrl|u_system_delay|Equal0~7_combout\)) # (!\u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll_lock_sync~q\)) # 
-- (!\u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_locked\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_locked\,
	datab => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll_lock_sync~q\,
	datac => \u_system_ctrl|u_system_delay|Equal0~7_combout\,
	datad => \u_system_ctrl|rst_nr2~q\,
	combout => \u_system_ctrl|sysrst_nr0~combout\);

-- Location: FF_X14_Y17_N5
\u_system_ctrl|sysrst_nr1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_system_ctrl|sysrst_nr1~feeder_combout\,
	clrn => \u_system_ctrl|ALT_INV_sysrst_nr0~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|sysrst_nr1~q\);

-- Location: FF_X14_Y17_N7
\u_system_ctrl|sysrst_nr2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_system_ctrl|sysrst_nr1~q\,
	clrn => \u_system_ctrl|ALT_INV_sysrst_nr0~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_system_ctrl|sysrst_nr2~q\);

-- Location: CLKCTRL_G8
\u_system_ctrl|sysrst_nr2~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_system_ctrl|sysrst_nr2~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\);

-- Location: FF_X25_Y12_N23
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\);

-- Location: LCCOMB_X31_Y15_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[0]~9_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(0) $ (VCC)
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[0]~10\ = CARRY(\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(0),
	datad => VCC,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[0]~9_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[0]~10\);

-- Location: LCCOMB_X31_Y15_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[1]~11_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[0]~10\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[0]~10\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[1]~12\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[0]~10\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[0]~10\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[1]~11_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[1]~12\);

-- Location: LCCOMB_X31_Y17_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[1]~15_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(0) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(1) $ (VCC))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(0) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(1) & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[1]~16\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(0) & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(0),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(1),
	datad => VCC,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[1]~15_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[1]~16\);

-- Location: LCCOMB_X31_Y17_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[8]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[8]~29_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(8) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[7]~28\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(8) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[7]~28\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[8]~30\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[7]~28\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(8),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[7]~28\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[8]~29_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[8]~30\);

-- Location: LCCOMB_X31_Y17_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[9]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[9]~31_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(9) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[8]~30\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(9) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[8]~30\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[9]~32\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(9) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[8]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(9),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[8]~30\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[9]~31_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[9]~32\);

-- Location: FF_X31_Y17_N21
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[9]~31_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(9));

-- Location: LCCOMB_X31_Y17_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[10]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[10]~33_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(10) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[9]~32\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(10) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[9]~32\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[10]~34\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[9]~32\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(10),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[9]~32\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[10]~33_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[10]~34\);

-- Location: LCCOMB_X31_Y17_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[11]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[11]~35_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(11) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[10]~34\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(11) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[10]~34\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[11]~36\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(11) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[10]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(11),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[10]~34\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[11]~35_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[11]~36\);

-- Location: FF_X31_Y17_N25
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[11]~35_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(11));

-- Location: FF_X31_Y17_N23
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[10]~33_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(10));

-- Location: LCCOMB_X30_Y17_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~0_combout\) # (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(10)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(9))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(11),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(9),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(10),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~1_combout\);

-- Location: LCCOMB_X31_Y17_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[13]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[13]~39_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(13) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[12]~38\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(13) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[12]~38\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[13]~40\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(13) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[12]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(13),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[12]~38\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[13]~39_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[13]~40\);

-- Location: FF_X31_Y17_N29
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[13]~39_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(13));

-- Location: LCCOMB_X31_Y17_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[14]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[14]~41_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(14) $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[13]~40\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(14),
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[13]~40\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[14]~41_combout\);

-- Location: FF_X31_Y17_N31
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[14]~41_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(14));

-- Location: LCCOMB_X31_Y17_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~2_combout\ = ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(12) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~1_combout\ & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(13)))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(12),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~1_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(14),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(13),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~2_combout\);

-- Location: FF_X31_Y17_N5
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[1]~15_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(1));

-- Location: LCCOMB_X31_Y17_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[2]~17_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(2) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[1]~16\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(2) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[1]~16\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[2]~18\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[1]~16\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(2),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[1]~16\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[2]~17_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[2]~18\);

-- Location: LCCOMB_X31_Y17_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[3]~19_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(3) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[2]~18\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(3) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[2]~18\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[3]~20\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(3) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[2]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(3),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[2]~18\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[3]~19_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[3]~20\);

-- Location: FF_X31_Y17_N9
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[3]~19_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(3));

-- Location: LCCOMB_X31_Y17_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[4]~21_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(4) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[3]~20\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(4) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[3]~20\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[4]~22\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[3]~20\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(4),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[3]~20\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[4]~21_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[4]~22\);

-- Location: LCCOMB_X31_Y17_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[5]~23_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(5) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[4]~22\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(5) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[4]~22\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[5]~24\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(5) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[4]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(5),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[4]~22\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[5]~23_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[5]~24\);

-- Location: LCCOMB_X31_Y17_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[6]~25_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(6) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[5]~24\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(6) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[5]~24\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[6]~26\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[5]~24\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(6),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[5]~24\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[6]~25_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[6]~26\);

-- Location: FF_X31_Y17_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[6]~25_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(6));

-- Location: LCCOMB_X31_Y17_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[7]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[7]~27_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(7) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[6]~26\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(7) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[6]~26\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[7]~28\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(7) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[6]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(7),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[6]~26\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[7]~27_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[7]~28\);

-- Location: FF_X31_Y17_N17
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[7]~27_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(7));

-- Location: FF_X31_Y17_N19
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[8]~29_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(8));

-- Location: LCCOMB_X30_Y17_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~0_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(0) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(8) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(6) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(0),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(8),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(6),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(7),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~0_combout\);

-- Location: FF_X31_Y17_N7
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[2]~17_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(2));

-- Location: LCCOMB_X31_Y17_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~2_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(12) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(13) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(3) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(12),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(13),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(3),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(2),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~2_combout\);

-- Location: FF_X31_Y17_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[5]~23_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(5));

-- Location: FF_X31_Y17_N11
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us[4]~21_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(4));

-- Location: LCCOMB_X30_Y17_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~3_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(14) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(5) & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(14),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(5),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_200us\(4),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~3_combout\);

-- Location: LCCOMB_X30_Y17_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~4_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~1_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~0_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~2_combout\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~1_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~2_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~3_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~4_combout\);

-- Location: LCCOMB_X29_Y15_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0000~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0000~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0000~q\) # (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0000~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~4_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0000~0_combout\);

-- Location: FF_X29_Y15_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0000~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0000~q\);

-- Location: LCCOMB_X29_Y15_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~22_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0000~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0000~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal0~4_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~22_combout\);

-- Location: FF_X29_Y15_N3
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~22_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0001~q\);

-- Location: LCCOMB_X31_Y15_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[2]~13_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(2) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[1]~12\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(2) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[1]~12\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[2]~14\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(2) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(2),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[1]~12\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[2]~13_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[2]~14\);

-- Location: FF_X31_Y15_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[2]~13_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(2));

-- Location: LCCOMB_X31_Y15_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[3]~15_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(3) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[2]~14\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(3) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[2]~14\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[3]~16\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[2]~14\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(3),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[2]~14\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[3]~15_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[3]~16\);

-- Location: FF_X31_Y15_N17
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[3]~15_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(3));

-- Location: LCCOMB_X31_Y15_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[4]~17_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(4) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[3]~16\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(4) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[3]~16\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[4]~18\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(4) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(4),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[3]~16\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[4]~17_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[4]~18\);

-- Location: FF_X31_Y15_N19
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[4]~17_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(4));

-- Location: LCCOMB_X31_Y15_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[5]~19_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(5) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[4]~18\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(5) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[4]~18\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[5]~20\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[4]~18\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(5),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[4]~18\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[5]~19_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[5]~20\);

-- Location: FF_X31_Y15_N21
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[5]~19_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(5));

-- Location: LCCOMB_X31_Y15_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[6]~21_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(6) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[5]~20\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(6) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[5]~20\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[6]~22\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(6) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(6),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[5]~20\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[6]~21_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[6]~22\);

-- Location: FF_X31_Y15_N23
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[6]~21_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(6));

-- Location: LCCOMB_X31_Y15_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~0_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(5) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(4) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(6) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(5),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(4),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(6),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(3),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~0_combout\);

-- Location: LCCOMB_X31_Y15_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[7]~23_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(7) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[6]~22\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(7) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[6]~22\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[7]~24\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[6]~22\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(7),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[6]~22\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[7]~23_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[7]~24\);

-- Location: FF_X31_Y15_N25
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[7]~23_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(7));

-- Location: LCCOMB_X30_Y15_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~2_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(2) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~0_combout\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~2_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(2),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(7),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\);

-- Location: LCCOMB_X29_Y15_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector0~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0001~q\) # ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0010~q\ & 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0001~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0010~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector0~0_combout\);

-- Location: LCCOMB_X29_Y15_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0010~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0010~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector0~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0010~feeder_combout\);

-- Location: FF_X29_Y15_N21
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0010~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0010~q\);

-- Location: LCCOMB_X29_Y15_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~21_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0010~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\ & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0010~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~21_combout\);

-- Location: FF_X29_Y15_N19
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~21_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0011~q\);

-- Location: LCCOMB_X29_Y15_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector1~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0011~q\) # ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0100~q\ & 
-- ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0011~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0100~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector1~0_combout\);

-- Location: FF_X29_Y15_N23
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector1~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0100~q\);

-- Location: LCCOMB_X29_Y15_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~19_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0100~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0100~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~19_combout\);

-- Location: FF_X29_Y15_N5
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~19_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0101~q\);

-- Location: LCCOMB_X29_Y15_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector2~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0101~q\) # ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0110~q\ & 
-- ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0101~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0110~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector2~0_combout\);

-- Location: FF_X29_Y15_N9
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0110\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector2~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0110~q\);

-- Location: LCCOMB_X29_Y15_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector3~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0111~q\) # ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1000~q\ & 
-- ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0111~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1000~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector3~0_combout\);

-- Location: FF_X29_Y15_N1
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector3~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1000~q\);

-- Location: LCCOMB_X29_Y15_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~0_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0100~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0110~q\ & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1000~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0100~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0110~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1000~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~0_combout\);

-- Location: LCCOMB_X30_Y14_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal7~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal7~0_combout\);

-- Location: LCCOMB_X30_Y15_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\) # ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1000~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1000~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~0_combout\);

-- Location: FF_X30_Y15_N11
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\);

-- Location: FF_X31_Y15_N11
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[0]~9_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(0));

-- Location: LCCOMB_X31_Y14_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal12~0_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(0) & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(0),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(7),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal12~0_combout\);

-- Location: LCCOMB_X31_Y14_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal12~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~0_combout\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(2) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal12~0_combout\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(2),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal12~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal12~1_combout\);

-- Location: LCCOMB_X31_Y14_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~2_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010~q\ & (((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1001~q\ & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal12~1_combout\)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~1_combout\))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010~q\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1001~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1001~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal12~1_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~2_combout\);

-- Location: LCCOMB_X31_Y15_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[8]~25_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8) $ (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[7]~24\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8),
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[7]~24\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[8]~25_combout\);

-- Location: FF_X31_Y15_N27
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[8]~25_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8));

-- Location: LCCOMB_X28_Y15_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[0]~11_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(0) $ (VCC)
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[0]~12\ = CARRY(\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(0),
	datad => VCC,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[0]~11_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[0]~12\);

-- Location: LCCOMB_X28_Y15_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[9]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[9]~29_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(9) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[8]~28\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(9) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[8]~28\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[9]~30\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[8]~28\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(9),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[8]~28\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[9]~29_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[9]~30\);

-- Location: LCCOMB_X28_Y15_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[10]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[10]~31_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(10) $ (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[9]~30\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(10),
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[9]~30\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[10]~31_combout\);

-- Location: FF_X28_Y15_N23
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[10]~31_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(10));

-- Location: LCCOMB_X28_Y15_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~0_combout\ = (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(1) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(0))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(3))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(2),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(1),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(3),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(0),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~0_combout\);

-- Location: LCCOMB_X28_Y15_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[4]~19_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(4) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[3]~18\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(4) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[3]~18\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[4]~20\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(4) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[3]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(4),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[3]~18\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[4]~19_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[4]~20\);

-- Location: FF_X28_Y15_N11
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[4]~19_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(4));

-- Location: LCCOMB_X28_Y15_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~1_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(8) & (((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~0_combout\ & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(4))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(8),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(4),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~1_combout\);

-- Location: LCCOMB_X28_Y15_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~2_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(10)) # ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(9) & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(9),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(10),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~2_combout\);

-- Location: FF_X28_Y15_N3
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[0]~11_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(0));

-- Location: LCCOMB_X28_Y15_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[1]~13_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(1) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[0]~12\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(1) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[0]~12\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[1]~14\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[0]~12\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(1),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[0]~12\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[1]~13_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[1]~14\);

-- Location: FF_X28_Y15_N5
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[1]~13_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(1));

-- Location: LCCOMB_X28_Y15_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[3]~17_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(3) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[2]~16\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(3) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[2]~16\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[3]~18\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[2]~16\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(3),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[2]~16\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[3]~17_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[3]~18\);

-- Location: FF_X28_Y15_N9
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[3]~17_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(3));

-- Location: LCCOMB_X28_Y15_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[6]~23_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(6) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[5]~22\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(6) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[5]~22\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[6]~24\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(6) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[5]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(6),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[5]~22\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[6]~23_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[6]~24\);

-- Location: FF_X28_Y15_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[6]~23_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(6));

-- Location: LCCOMB_X28_Y15_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[7]~25_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(7) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[6]~24\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(7) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[6]~24\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[7]~26\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[6]~24\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(7),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[6]~24\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[7]~25_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[7]~26\);

-- Location: FF_X28_Y15_N17
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[7]~25_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(7));

-- Location: LCCOMB_X28_Y15_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[8]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[8]~27_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(8) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[7]~26\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(8) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[7]~26\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[8]~28\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(8) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[7]~26\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(8),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[7]~26\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[8]~27_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[8]~28\);

-- Location: FF_X28_Y15_N19
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[8]~27_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(8));

-- Location: FF_X28_Y15_N21
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us[9]~29_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(9));

-- Location: LCCOMB_X28_Y15_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~2_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~1_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(9) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(10) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~1_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(9),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(10),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(8),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~2_combout\);

-- Location: LCCOMB_X29_Y15_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(5) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(7) & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(5),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(7),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(6),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~0_combout\);

-- Location: LCCOMB_X28_Y13_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\);

-- Location: FF_X28_Y13_N25
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\);

-- Location: FF_X28_Y13_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(8));

-- Location: FF_X29_Y13_N21
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(8),
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8));

-- Location: LCCOMB_X29_Y12_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8]~feeder_combout\);

-- Location: FF_X29_Y12_N31
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[8]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(8));

-- Location: LCCOMB_X29_Y12_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]~feeder_combout\);

-- Location: FF_X29_Y12_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[9]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(9));

-- Location: LCCOMB_X30_Y12_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(8) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(8),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(9),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\);

-- Location: FF_X30_Y12_N25
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor8~combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(8));

-- Location: LCCOMB_X29_Y14_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ 
-- (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\);

-- Location: FF_X29_Y14_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\);

-- Location: FF_X28_Y12_N19
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: FF_X25_Y12_N25
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(1));

-- Location: FF_X28_Y12_N3
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(1),
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: LCCOMB_X29_Y12_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ = !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\);

-- Location: FF_X29_Y12_N9
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LCCOMB_X25_Y12_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ = !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\);

-- Location: FF_X25_Y12_N21
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(0));

-- Location: FF_X29_Y12_N27
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(0),
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCCOMB_X29_Y12_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\);

-- Location: LCCOMB_X28_Y12_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ = 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(1) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(1),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X29_Y14_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\);

-- Location: FF_X29_Y14_N7
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\);

-- Location: FF_X25_Y12_N19
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(2));

-- Location: FF_X28_Y12_N5
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(2),
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: LCCOMB_X25_Y12_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\);

-- Location: FF_X25_Y12_N31
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\);

-- Location: FF_X25_Y12_N11
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(4));

-- Location: LCCOMB_X28_Y12_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(4),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\);

-- Location: FF_X28_Y12_N7
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: LCCOMB_X28_Y12_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ 
-- & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X28_Y12_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ = 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ 
-- $ (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X28_Y12_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\ & 
-- ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\);

-- Location: FF_X28_Y12_N17
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\);

-- Location: LCCOMB_X29_Y14_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\) # 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X29_Y14_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~4_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCCOMB_X29_Y14_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\);

-- Location: FF_X29_Y14_N17
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\);

-- Location: LCCOMB_X29_Y14_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\) # 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\);

-- Location: LCCOMB_X28_Y14_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~1_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~1_combout\);

-- Location: FF_X28_Y14_N11
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~1_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\);

-- Location: LCCOMB_X29_Y14_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: LCCOMB_X29_Y13_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ $ 
-- (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\);

-- Location: FF_X29_Y13_N1
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\);

-- Location: LCCOMB_X29_Y13_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\);

-- Location: FF_X29_Y13_N3
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[9]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9));

-- Location: LCCOMB_X29_Y13_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\);

-- Location: FF_X29_Y13_N23
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\);

-- Location: FF_X29_Y13_N29
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: LCCOMB_X29_Y13_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\);

-- Location: FF_X29_Y13_N31
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\);

-- Location: FF_X29_Y13_N27
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: LCCOMB_X29_Y13_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(7) $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(7),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\);

-- Location: FF_X29_Y13_N17
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor7~combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(7));

-- Location: LCCOMB_X26_Y13_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\);

-- Location: FF_X26_Y13_N5
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[6]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: LCCOMB_X29_Y13_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(7) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9) $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(6) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(7),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(6),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\);

-- Location: FF_X29_Y13_N25
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(6));

-- Location: FF_X28_Y13_N9
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(5));

-- Location: FF_X29_Y13_N9
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(5),
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5));

-- Location: LCCOMB_X29_Y12_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5]~feeder_combout\);

-- Location: FF_X29_Y12_N5
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[5]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(5));

-- Location: LCCOMB_X30_Y12_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(5),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\);

-- Location: FF_X30_Y12_N29
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor5~combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(5));

-- Location: LCCOMB_X28_Y12_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4]~feeder_combout\);

-- Location: FF_X28_Y12_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[4]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(4));

-- Location: LCCOMB_X29_Y12_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(5) $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(5),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(4),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\);

-- Location: FF_X29_Y12_N25
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor4~combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(4));

-- Location: FF_X28_Y12_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: FF_X28_Y12_N25
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: LCCOMB_X28_Y12_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(4) $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(4),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(5),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor6~combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\);

-- Location: LCCOMB_X29_Y12_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[3]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[3]~feeder_combout\);

-- Location: FF_X29_Y12_N19
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[3]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(3));

-- Location: FF_X29_Y12_N29
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(2));

-- Location: FF_X25_Y12_N27
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(3));

-- Location: FF_X29_Y12_N11
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(3),
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: FF_X29_Y12_N23
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(3));

-- Location: LCCOMB_X29_Y12_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(5) $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(3) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor6~combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(5),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(3),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(4),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\);

-- Location: LCCOMB_X30_Y12_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(2) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(2),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\);

-- Location: FF_X30_Y12_N1
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor2~combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(2));

-- Location: LCCOMB_X28_Y12_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1]~feeder_combout\);

-- Location: FF_X28_Y12_N21
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a[1]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(1));

-- Location: LCCOMB_X29_Y12_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(2) $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor3~combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(2),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp|dffpipe11|dffe12a\(1),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\);

-- Location: FF_X29_Y12_N21
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_dgwp_gray2bin|xor1~combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(1));

-- Location: LCCOMB_X28_Y12_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0) $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor3~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(1),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\);

-- Location: FF_X28_Y12_N23
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g_gray2bin|xor0~combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(0));

-- Location: LCCOMB_X30_Y12_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~2_cout\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(0)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(0),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(0),
	datad => VCC,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~2_cout\);

-- Location: LCCOMB_X30_Y12_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~4_cout\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(1) & 
-- ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~2_cout\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(1)))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(1) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(1) & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~2_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(1),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(1),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~2_cout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~4_cout\);

-- Location: LCCOMB_X30_Y12_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~6_cout\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(2) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(2) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~4_cout\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(2) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(2)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~4_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(2),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(2),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~4_cout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~6_cout\);

-- Location: LCCOMB_X30_Y12_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~8_cout\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(3) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(3) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~6_cout\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(3) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(3)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~6_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(3),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(3),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~6_cout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~8_cout\);

-- Location: LCCOMB_X30_Y12_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~10_cout\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(4) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(4) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~8_cout\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(4) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(4)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~8_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(4),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(4),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~8_cout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~10_cout\);

-- Location: LCCOMB_X30_Y12_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~12_cout\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(5) & 
-- ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~10_cout\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(5)))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(5) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(5) & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~10_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(5),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(5),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~10_cout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~12_cout\);

-- Location: LCCOMB_X30_Y12_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~14_cout\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(6) & 
-- ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~12_cout\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(6)))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(6) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(6) & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~12_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(6),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(6),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~12_cout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~14_cout\);

-- Location: LCCOMB_X30_Y12_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~16_cout\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(7) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(7) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~14_cout\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(7) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(7)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~14_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(7),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(7),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~14_cout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~16_cout\);

-- Location: LCCOMB_X30_Y12_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~17_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(8) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~16_cout\ $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_brp|dffe10a\(8),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rs_bwp|dffe10a\(8),
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~16_cout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~17_combout\);

-- Location: LCCOMB_X28_Y11_N26
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X30_Y14_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr1~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr1~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~4_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr1~feeder_combout\);

-- Location: FF_X30_Y14_N5
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr1~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr1~q\);

-- Location: LCCOMB_X31_Y16_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr2~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr1~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr2~feeder_combout\);

-- Location: FF_X31_Y16_N25
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr2~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr2~q\);

-- Location: LCCOMB_X31_Y16_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|frame_write_done~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|frame_write_done~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr2~q\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr1~q\ & 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|frame_write_done~q\))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr1~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~4_combout\)))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr2~q\ & (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|frame_write_done~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~4_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr2~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|frame_write_done~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr1~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|frame_write_done~0_combout\);

-- Location: FF_X31_Y16_N31
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|frame_write_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|frame_write_done~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|frame_write_done~q\);

-- Location: FF_X30_Y12_N21
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~17_combout\,
	asdata => \~GND~combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|ALT_INV_init_state_r.1001~q\,
	sload => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|frame_write_done~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~q\);

-- Location: LCCOMB_X12_Y17_N0
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[0]~16_combout\ = \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(0) $ (VCC)
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[0]~17\ = CARRY(\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(0),
	datad => VCC,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[0]~16_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[0]~17\);

-- Location: LCCOMB_X12_Y17_N12
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[6]~28_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(6) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[5]~27\ $ (GND))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(6) & 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[5]~27\ & VCC))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[6]~29\ = CARRY((\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(6) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(6),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[5]~27\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[6]~28_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[6]~29\);

-- Location: LCCOMB_X14_Y16_N0
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[0]~16_combout\ = \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(0) $ (VCC)
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[0]~17\ = CARRY(\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(0),
	datad => VCC,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[0]~16_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[0]~17\);

-- Location: FF_X14_Y16_N1
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[0]~16_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(0));

-- Location: LCCOMB_X14_Y16_N2
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[1]~18_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(1) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[0]~17\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(1) & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[0]~17\) # (GND)))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[1]~19\ = CARRY((!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[0]~17\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(1),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[0]~17\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[1]~18_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[1]~19\);

-- Location: FF_X14_Y16_N3
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[1]~18_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(1));

-- Location: LCCOMB_X14_Y16_N4
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[2]~20_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(2) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[1]~19\ $ (GND))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(2) & 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[1]~19\ & VCC))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[2]~21\ = CARRY((\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(2) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(2),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[1]~19\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[2]~20_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[2]~21\);

-- Location: FF_X14_Y16_N5
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[2]~20_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(2));

-- Location: LCCOMB_X14_Y18_N12
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~3_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~2_combout\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(1) & \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~2_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(1),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(2),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~3_combout\);

-- Location: LCCOMB_X14_Y16_N6
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[3]~22_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(3) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[2]~21\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(3) & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[2]~21\) # (GND)))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[3]~23\ = CARRY((!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[2]~21\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(3),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[2]~21\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[3]~22_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[3]~23\);

-- Location: LCCOMB_X14_Y16_N8
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[4]~24_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(4) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[3]~23\ $ (GND))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(4) & 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[3]~23\ & VCC))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[4]~25\ = CARRY((\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(4) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(4),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[3]~23\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[4]~24_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[4]~25\);

-- Location: FF_X14_Y16_N9
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[4]~24_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(4));

-- Location: LCCOMB_X14_Y16_N10
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[5]~26_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(5) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[4]~25\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(5) & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[4]~25\) # (GND)))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[5]~27\ = CARRY((!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[4]~25\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(5),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[4]~25\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[5]~26_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[5]~27\);

-- Location: LCCOMB_X14_Y16_N12
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[6]~28_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(6) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[5]~27\ $ (GND))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(6) & 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[5]~27\ & VCC))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[6]~29\ = CARRY((\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(6) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[5]~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(6),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[5]~27\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[6]~28_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[6]~29\);

-- Location: LCCOMB_X14_Y16_N14
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[7]~30_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(7) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[6]~29\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(7) & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[6]~29\) # (GND)))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[7]~31\ = CARRY((!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[6]~29\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(7),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[6]~29\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[7]~30_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[7]~31\);

-- Location: FF_X14_Y16_N15
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[7]~30_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(7));

-- Location: LCCOMB_X14_Y16_N16
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[8]~32_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(8) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[7]~31\ $ (GND))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(8) & 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[7]~31\ & VCC))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[8]~33\ = CARRY((\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(8) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(8),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[7]~31\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[8]~32_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[8]~33\);

-- Location: FF_X14_Y16_N17
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[8]~32_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(8));

-- Location: LCCOMB_X14_Y16_N18
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[9]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[9]~34_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(9) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[8]~33\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(9) & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[8]~33\) # (GND)))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[9]~35\ = CARRY((!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[8]~33\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(9),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[8]~33\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[9]~34_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[9]~35\);

-- Location: FF_X14_Y16_N19
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[9]~34_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(9));

-- Location: LCCOMB_X14_Y16_N20
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[10]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[10]~36_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(10) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[9]~35\ $ (GND))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(10) & 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[9]~35\ & VCC))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[10]~37\ = CARRY((\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(10) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[9]~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(10),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[9]~35\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[10]~36_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[10]~37\);

-- Location: FF_X14_Y16_N21
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[10]~36_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(10));

-- Location: LCCOMB_X14_Y16_N24
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[12]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[12]~40_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(12) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[11]~39\ $ (GND))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(12) & 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[11]~39\ & VCC))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[12]~41\ = CARRY((\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(12) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[11]~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(12),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[11]~39\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[12]~40_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[12]~41\);

-- Location: FF_X14_Y16_N25
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[12]~40_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(12));

-- Location: LCCOMB_X14_Y16_N26
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[13]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[13]~42_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(13) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[12]~41\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(13) & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[12]~41\) # (GND)))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[13]~43\ = CARRY((!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[12]~41\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(13),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[12]~41\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[13]~42_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[13]~43\);

-- Location: LCCOMB_X14_Y16_N28
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[14]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[14]~44_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(14) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[13]~43\ $ (GND))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(14) & 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[13]~43\ & VCC))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[14]~45\ = CARRY((\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(14) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[13]~43\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(14),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[13]~43\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[14]~44_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[14]~45\);

-- Location: FF_X14_Y16_N29
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[14]~44_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(14));

-- Location: LCCOMB_X14_Y16_N30
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[15]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[15]~46_combout\ = \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(15) $ (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[14]~45\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(15),
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[14]~45\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[15]~46_combout\);

-- Location: FF_X14_Y16_N31
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[15]~46_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(15));

-- Location: FF_X14_Y16_N27
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[13]~42_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(13));

-- Location: LCCOMB_X14_Y15_N28
\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal0~0_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(11) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(13) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(12) & 
-- !\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(11),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(13),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(12),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(14),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal0~0_combout\);

-- Location: LCCOMB_X14_Y15_N18
\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal0~1_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(15) & \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(15),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal0~0_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal0~1_combout\);

-- Location: LCCOMB_X14_Y17_N10
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\ = ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal0~2_combout\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~3_combout\ & \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal0~1_combout\))) # 
-- (!\u_system_ctrl|sysrst_nr2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal0~2_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~3_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal0~1_combout\,
	datad => \u_system_ctrl|sysrst_nr2~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\);

-- Location: FF_X12_Y17_N13
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[6]~28_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~34_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(6));

-- Location: LCCOMB_X13_Y16_N14
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~0_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(3) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(4) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(6) & 
-- !\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(3),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(4),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(6),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(7),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~0_combout\);

-- Location: LCCOMB_X13_Y16_N8
\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~2_combout\ = (((\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(1)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(9))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(8))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(0),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(8),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(9),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(1),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~2_combout\);

-- Location: LCCOMB_X12_Y17_N18
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[9]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[9]~36_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(9) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~33\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(9) & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~33\) # (GND)))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[9]~37\ = CARRY((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~33\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(9),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~33\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[9]~36_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[9]~37\);

-- Location: LCCOMB_X12_Y17_N20
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[10]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[10]~38_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(10) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[9]~37\ $ (GND))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(10) & 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[9]~37\ & VCC))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[10]~39\ = CARRY((\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(10) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[9]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(10),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[9]~37\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[10]~38_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[10]~39\);

-- Location: FF_X12_Y17_N21
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[10]~38_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~34_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(10));

-- Location: LCCOMB_X12_Y17_N24
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[12]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[12]~42_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(12) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[11]~41\ $ (GND))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(12) & 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[11]~41\ & VCC))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[12]~43\ = CARRY((\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(12) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[11]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(12),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[11]~41\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[12]~42_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[12]~43\);

-- Location: FF_X12_Y17_N25
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[12]~42_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~34_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(12));

-- Location: LCCOMB_X12_Y17_N26
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[13]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[13]~44_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(13) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[12]~43\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(13) & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[12]~43\) # (GND)))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[13]~45\ = CARRY((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[12]~43\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(13),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[12]~43\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[13]~44_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[13]~45\);

-- Location: FF_X12_Y17_N27
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[13]~44_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~34_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(13));

-- Location: LCCOMB_X11_Y17_N8
\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~0_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(11) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(13) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(10) & 
-- !\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(11),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(13),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(10),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(12),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~0_combout\);

-- Location: FF_X12_Y17_N29
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[14]~46_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~34_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(14));

-- Location: LCCOMB_X11_Y17_N10
\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~1_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(15) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~0_combout\ & !\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(15),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~0_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(14),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~1_combout\);

-- Location: LCCOMB_X13_Y16_N22
\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~3_combout\ = ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~2_combout\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~1_combout\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~0_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~2_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~1_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~3_combout\);

-- Location: LCCOMB_X12_Y17_N10
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[5]~26_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(5) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[4]~25\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(5) & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[4]~25\) # (GND)))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[5]~27\ = CARRY((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[4]~25\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(5),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[4]~25\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[5]~26_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[5]~27\);

-- Location: FF_X12_Y17_N11
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[5]~26_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~34_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(5));

-- Location: LCCOMB_X14_Y17_N22
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~34_combout\ = ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(2) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~3_combout\ & \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(5)))) # 
-- (!\u_system_ctrl|sysrst_nr2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(2),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~3_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(5),
	datad => \u_system_ctrl|sysrst_nr2~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~34_combout\);

-- Location: FF_X12_Y17_N1
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[0]~16_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~34_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(0));

-- Location: LCCOMB_X12_Y17_N2
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[1]~18_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(1) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[0]~17\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(1) & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[0]~17\) # (GND)))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[1]~19\ = CARRY((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[0]~17\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(1),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[0]~17\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[1]~18_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[1]~19\);

-- Location: FF_X12_Y17_N3
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[1]~18_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~34_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(1));

-- Location: LCCOMB_X12_Y17_N4
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[2]~20_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(2) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[1]~19\ $ (GND))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(2) & 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[1]~19\ & VCC))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[2]~21\ = CARRY((\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(2) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(2),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[1]~19\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[2]~20_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[2]~21\);

-- Location: FF_X12_Y17_N5
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[2]~20_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~34_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(2));

-- Location: LCCOMB_X12_Y17_N6
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[3]~22_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(3) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[2]~21\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(3) & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[2]~21\) # (GND)))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[3]~23\ = CARRY((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[2]~21\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(3),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[2]~21\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[3]~22_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[3]~23\);

-- Location: LCCOMB_X12_Y17_N8
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[4]~24_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(4) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[3]~23\ $ (GND))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(4) & 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[3]~23\ & VCC))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[4]~25\ = CARRY((\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(4) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[3]~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(4),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[3]~23\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[4]~24_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[4]~25\);

-- Location: FF_X12_Y17_N9
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[4]~24_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~34_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(4));

-- Location: LCCOMB_X12_Y17_N14
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[7]~30_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(7) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[6]~29\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(7) & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[6]~29\) # (GND)))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[7]~31\ = CARRY((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[6]~29\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(7),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[6]~29\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[7]~30_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[7]~31\);

-- Location: FF_X12_Y17_N15
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[7]~30_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~34_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(7));

-- Location: LCCOMB_X12_Y17_N16
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~32_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(8) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[7]~31\ $ (GND))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(8) & 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[7]~31\ & VCC))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~33\ = CARRY((\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(8) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[7]~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(8),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[7]~31\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~32_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~33\);

-- Location: FF_X12_Y17_N17
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~32_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~34_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(8));

-- Location: FF_X12_Y17_N19
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[9]~36_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~34_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(9));

-- Location: LCCOMB_X13_Y16_N18
\u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan6~1_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan6~0_combout\ & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(2) & ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(0)) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan6~0_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(1),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(0),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(2),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan6~1_combout\);

-- Location: LCCOMB_X13_Y16_N0
\u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan6~2_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(6) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(7) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan6~1_combout\) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(5),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan6~1_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(6),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(7),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan6~2_combout\);

-- Location: LCCOMB_X13_Y17_N6
\u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~0_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~1_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(8) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan6~2_combout\) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(9)))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(8) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(9)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan6~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(8),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(9),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~1_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan6~2_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~0_combout\);

-- Location: FF_X13_Y17_N7
\u_sdram_vga_top|u_vga_top|u_vga_driver|v_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\);

-- Location: FF_X14_Y17_N25
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|data_valid_r\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|data_valid_r~q\);

-- Location: LCCOMB_X13_Y17_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: LCCOMB_X10_Y17_N20
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync_buf2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync_buf2~0_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync_buf1~q\ & \u_system_ctrl|sysrst_nr2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync_buf1~q\,
	datac => \u_system_ctrl|sysrst_nr2~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync_buf2~0_combout\);

-- Location: FF_X10_Y17_N21
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync_buf2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync_buf2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync_buf2~q\);

-- Location: LCCOMB_X13_Y16_N20
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~1_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(8) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(9) & ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(1)) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(2),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(8),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(9),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(1),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~1_combout\);

-- Location: LCCOMB_X13_Y16_N6
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~2_combout\ = ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(5) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~1_combout\ & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~0_combout\))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(5),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~1_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~0_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal1~1_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~2_combout\);

-- Location: LCCOMB_X13_Y16_N4
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~5_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~2_combout\ & (((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(9)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(8))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~4_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(8),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(9),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~2_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~5_combout\);

-- Location: FF_X13_Y16_N5
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~q\);

-- Location: LCCOMB_X13_Y16_N16
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync_buf1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync_buf1~0_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~q\ & \u_system_ctrl|sysrst_nr2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync~q\,
	datad => \u_system_ctrl|sysrst_nr2~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync_buf1~0_combout\);

-- Location: FF_X13_Y16_N17
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync_buf1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync_buf1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync_buf1~q\);

-- Location: LCCOMB_X13_Y17_N16
\u_sdram_vga_top|u_vga_top|u_vga_driver|always6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|always6~0_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync_buf2~q\ & !\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync_buf1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync_buf2~q\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_vsync_buf1~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|always6~0_combout\);

-- Location: FF_X13_Y17_N17
\u_sdram_vga_top|u_vga_top|u_vga_driver|sdr_addr_set\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|always6~0_combout\,
	sclr => \u_system_ctrl|ALT_INV_sysrst_nr2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|sdr_addr_set~q\);

-- Location: FF_X14_Y17_N29
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_vga_top|u_vga_driver|sdr_addr_set~q\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r1~q\);

-- Location: LCCOMB_X14_Y17_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r2~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r2~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r1~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r2~feeder_combout\);

-- Location: FF_X14_Y17_N9
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r2~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r2~q\);

-- Location: LCCOMB_X14_Y17_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~1_combout\ = (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r2~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r1~q\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|data_valid_r~q\)) # (!\u_system_ctrl|sysrst_nr2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|sysrst_nr2~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|data_valid_r~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r2~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r1~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~1_combout\);

-- Location: FF_X14_Y16_N11
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[5]~26_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(5));

-- Location: FF_X14_Y16_N7
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[3]~22_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(3));

-- Location: LCCOMB_X12_Y16_N12
\u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~1_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(3) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(3),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(4),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~1_combout\);

-- Location: LCCOMB_X12_Y16_N22
\u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~2_combout\ = ((\u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~0_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~1_combout\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(5))))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~0_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(8),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(5),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~1_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~2_combout\);

-- Location: LCCOMB_X12_Y16_N0
\u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~0_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal0~1_combout\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(10) $ (((\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(9)) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal0~1_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(10),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~2_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(9),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~0_combout\);

-- Location: FF_X12_Y16_N1
\u_sdram_vga_top|u_vga_top|u_vga_driver|h_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\);

-- Location: LCCOMB_X9_Y17_N26
\u_sdram_vga_top|sys_rd\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|sys_rd~combout\ = LCELL((\u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\ & \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\,
	combout => \u_sdram_vga_top|sys_rd~combout\);

-- Location: LCCOMB_X11_Y16_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\);

-- Location: LCCOMB_X31_Y14_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~0_combout\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(7) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(0) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(7),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(0),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(2),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~0_combout\);

-- Location: LCCOMB_X32_Y14_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector8~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~1_combout\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8) & 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\) # (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0100~q\)))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~1_combout\ & 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~1_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0100~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector8~0_combout\);

-- Location: FF_X32_Y14_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector8~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\);

-- Location: LCCOMB_X31_Y14_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_rd_ack~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_rd_ack~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8) $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_rd_ack~0_combout\);

-- Location: LCCOMB_X10_Y16_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ $ 
-- (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\);

-- Location: FF_X10_Y16_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\);

-- Location: LCCOMB_X9_Y17_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\);

-- Location: FF_X9_Y17_N23
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[5]~feeder_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5));

-- Location: LCCOMB_X9_Y17_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ 
-- & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000110000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\);

-- Location: FF_X9_Y17_N27
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(7));

-- Location: LCCOMB_X10_Y17_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[7]~0_combout\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[7]~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\);

-- Location: FF_X10_Y17_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~0_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\);

-- Location: FF_X9_Y17_N11
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(9));

-- Location: LCCOMB_X9_Y17_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ 
-- & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(9) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(7))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(9) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(7),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X9_Y17_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\ = 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(6) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(6),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~1_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X10_Y16_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\);

-- Location: FF_X10_Y16_N19
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[5]~feeder_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5));

-- Location: LCCOMB_X9_Y17_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(8) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(8) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(8),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(5),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\);

-- Location: FF_X9_Y17_N21
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(6));

-- Location: LCCOMB_X10_Y16_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\);

-- Location: FF_X10_Y16_N7
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[7]~feeder_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(7));

-- Location: LCCOMB_X9_Y17_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(9) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(9) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(7) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(7))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(9) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(9) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(7) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(9),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(7),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(7),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(9),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X9_Y17_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\ = 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(6) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(6),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~4_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(6),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~3_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X9_Y17_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~1_combout\ 
-- & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_rd_ack~0_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_rd_ack~0_combout\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\))))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~1_combout\ & 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_rd_ack~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~2_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~5_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\);

-- Location: FF_X9_Y17_N17
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux|result_node[0]~6_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\);

-- Location: LCCOMB_X11_Y17_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~1_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~1_combout\);

-- Location: FF_X11_Y17_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(1));

-- Location: LCCOMB_X11_Y16_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\);

-- Location: LCCOMB_X11_Y16_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\);

-- Location: FF_X11_Y16_N23
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~0_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\);

-- Location: FF_X11_Y17_N23
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2));

-- Location: LCCOMB_X13_Y16_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\);

-- Location: LCCOMB_X13_Y17_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\);

-- Location: FF_X13_Y17_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\);

-- Location: LCCOMB_X13_Y17_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\);

-- Location: FF_X13_Y17_N29
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~0_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\);

-- Location: FF_X11_Y17_N11
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4));

-- Location: LCCOMB_X11_Y17_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ 
-- & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X11_Y17_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\ = !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\);

-- Location: FF_X11_Y17_N31
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[0]~0_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(0));

-- Location: LCCOMB_X11_Y17_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\);

-- Location: FF_X11_Y17_N21
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[3]~feeder_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: LCCOMB_X11_Y17_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ 
-- & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(0) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(0) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(0),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X11_Y17_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ = 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(1),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X11_Y16_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\ = !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\);

-- Location: FF_X11_Y16_N9
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[0]~0_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(0));

-- Location: LCCOMB_X11_Y17_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(3) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(0) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(0))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(3) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(0) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(3),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(0),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(0),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\);

-- Location: FF_X10_Y16_N1
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(4));

-- Location: LCCOMB_X11_Y17_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(4) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(4) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(4),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X11_Y17_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\ = 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(1) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(1),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(1),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X11_Y17_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_rd_ack~0_combout\ & 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~1_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~1_combout\ & 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_rd_ack~0_combout\ & 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_rd_ack~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\);

-- Location: FF_X11_Y17_N19
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\);

-- Location: LCCOMB_X11_Y17_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_rd_ack~0_combout\ & 
-- ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_rd_ack~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: FF_X11_Y16_N31
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\);

-- Location: LCCOMB_X11_Y16_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~1_combout\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_rd_ack~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~1_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_rd_ack~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\);

-- Location: LCCOMB_X11_Y16_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\);

-- Location: LCCOMB_X10_Y16_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\);

-- Location: FF_X10_Y16_N25
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\);

-- Location: LCCOMB_X10_Y16_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~1_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ $ 
-- (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~1_combout\);

-- Location: FF_X10_Y16_N17
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~1_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\);

-- Location: LCCOMB_X10_Y16_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout\);

-- Location: LCCOMB_X10_Y16_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\);

-- Location: FF_X10_Y16_N23
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~0_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\);

-- Location: LCCOMB_X10_Y16_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ $ 
-- (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\);

-- Location: FF_X10_Y16_N3
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\);

-- Location: LCCOMB_X10_Y16_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\);

-- Location: FF_X10_Y16_N29
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2));

-- Location: LCCOMB_X10_Y16_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\);

-- Location: FF_X10_Y16_N27
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1));

-- Location: LCCOMB_X11_Y16_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\);

-- Location: FF_X11_Y16_N7
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0));

-- Location: LCCOMB_X10_Y16_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1) $ (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\);

-- Location: FF_X10_Y16_N5
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\);

-- Location: LCCOMB_X11_Y16_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\);

-- Location: FF_X11_Y16_N5
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~0_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\);

-- Location: LCCOMB_X11_Y16_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\);

-- Location: FF_X11_Y16_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\);

-- Location: LCCOMB_X11_Y16_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\);

-- Location: FF_X11_Y16_N21
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\);

-- Location: LCCOMB_X11_Y16_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\);

-- Location: FF_X11_Y16_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[3]~feeder_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(3));

-- Location: FF_X10_Y17_N17
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(3),
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3));

-- Location: FF_X10_Y17_N3
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(0),
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0));

-- Location: LCCOMB_X10_Y17_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ 
-- & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(3),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(0),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X11_Y16_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\);

-- Location: FF_X11_Y16_N17
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[2]~feeder_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2));

-- Location: FF_X11_Y17_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2),
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2));

-- Location: FF_X11_Y17_N7
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(4),
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4));

-- Location: LCCOMB_X11_Y17_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ 
-- & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X10_Y17_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\)))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~4_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~3_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~2_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X11_Y16_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\);

-- Location: FF_X11_Y16_N11
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[1]~feeder_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(1));

-- Location: FF_X11_Y17_N29
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(1),
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1));

-- Location: LCCOMB_X11_Y17_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(2),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(2),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(4),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\);

-- Location: LCCOMB_X11_Y17_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(1) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(1),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(1),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X10_Y17_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\ = 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\)))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~5_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\);

-- Location: FF_X10_Y17_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_mux|result_node[0]~6_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\);

-- Location: LCCOMB_X10_Y17_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ = (\u_sdram_vga_top|sys_rd~combout\ & 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\) # (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\,
	datab => \u_sdram_vga_top|sys_rd~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\);

-- Location: FF_X13_Y17_N5
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\);

-- Location: LCCOMB_X13_Y17_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ 
-- (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\);

-- Location: FF_X13_Y17_N11
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~0_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\);

-- Location: LCCOMB_X13_Y16_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: LCCOMB_X13_Y17_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\);

-- Location: FF_X13_Y17_N21
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\);

-- Location: LCCOMB_X13_Y17_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\);

-- Location: LCCOMB_X13_Y17_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~3_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\);

-- Location: FF_X13_Y17_N23
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~0_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\);

-- Location: LCCOMB_X10_Y17_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~2_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\);

-- Location: LCCOMB_X13_Y17_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\);

-- Location: FF_X13_Y17_N1
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~0_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\);

-- Location: LCCOMB_X13_Y17_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\);

-- Location: FF_X13_Y17_N19
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~0_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\);

-- Location: LCCOMB_X10_Y17_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[7]~0_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|_~4_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[7]~0_combout\);

-- Location: LCCOMB_X13_Y17_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[7]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[7]~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\);

-- Location: FF_X13_Y17_N25
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~0_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\);

-- Location: LCCOMB_X9_Y17_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\);

-- Location: FF_X9_Y17_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g[8]~feeder_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8));

-- Location: FF_X9_Y17_N3
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(8),
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(8));

-- Location: LCCOMB_X10_Y15_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(9) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(9),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(8),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\);

-- Location: FF_X10_Y15_N25
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8~combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(8));

-- Location: LCCOMB_X10_Y16_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\);

-- Location: FF_X10_Y16_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[8]~feeder_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(8));

-- Location: LCCOMB_X9_Y17_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_a[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_a\(8) = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(9) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(9),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(8),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_a\(8));

-- Location: LCCOMB_X9_Y17_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[8]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_a\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_a\(8),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[8]~feeder_combout\);

-- Location: FF_X9_Y17_N29
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[8]~feeder_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(8));

-- Location: LCCOMB_X10_Y16_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\);

-- Location: FF_X10_Y16_N21
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[9]~feeder_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(9));

-- Location: LCCOMB_X10_Y17_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(7) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(8) $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(7),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(8),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(9),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\);

-- Location: FF_X10_Y17_N11
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7~combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(7));

-- Location: LCCOMB_X10_Y16_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\);

-- Location: FF_X10_Y16_N9
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(6));

-- Location: LCCOMB_X10_Y16_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(7) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(8) $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(6) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(7),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(8),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(6),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(9),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\);

-- Location: LCCOMB_X11_Y15_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[6]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[6]~feeder_combout\);

-- Location: FF_X11_Y15_N29
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[6]~feeder_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(6));

-- Location: FF_X9_Y17_N25
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(7),
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(7));

-- Location: FF_X10_Y15_N1
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(6),
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(6));

-- Location: LCCOMB_X10_Y15_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(9) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(7) $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(6) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(9),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(7),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(6),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(8),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\);

-- Location: LCCOMB_X10_Y15_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(5) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(5),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\);

-- Location: FF_X10_Y15_N5
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5~combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(5));

-- Location: LCCOMB_X11_Y15_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(4) $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(4),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\);

-- Location: FF_X11_Y15_N1
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4~combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(4));

-- Location: LCCOMB_X11_Y15_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(4) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5) $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(3) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(4),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(5),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(3),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6~combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\);

-- Location: FF_X11_Y15_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(3));

-- Location: FF_X10_Y15_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(3),
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(3));

-- Location: LCCOMB_X10_Y15_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4]~feeder_combout\);

-- Location: FF_X10_Y15_N11
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low",
	x_on_violation => "off")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a[4]~feeder_combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(4));

-- Location: LCCOMB_X10_Y15_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(5) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\ $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(3) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(5),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6~combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(3),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(4),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\);

-- Location: LCCOMB_X12_Y15_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(2) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp|dffpipe4|dffe5a\(2),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3~combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\);

-- Location: FF_X12_Y15_N1
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2~combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(2));

-- Location: LCCOMB_X11_Y15_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(1),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\);

-- Location: FF_X11_Y15_N3
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1~combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(1));

-- Location: LCCOMB_X12_Y15_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(0) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2) $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(0),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(2),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g\(1),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\);

-- Location: FF_X12_Y15_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0~combout\,
	clrn => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|ALT_INV_comb~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(0));

-- Location: LCCOMB_X11_Y15_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~1_cout\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(0)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(0),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(0),
	datad => VCC,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~1_cout\);

-- Location: LCCOMB_X11_Y15_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~3_cout\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(1) & 
-- ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~1_cout\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(1)))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(1) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(1) & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(1),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(1),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~1_cout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~3_cout\);

-- Location: LCCOMB_X11_Y15_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~5_cout\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(2) & 
-- ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~3_cout\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(2)))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(2) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(2) & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~3_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(2),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(2),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~3_cout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~5_cout\);

-- Location: LCCOMB_X11_Y15_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~7_cout\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(3) & 
-- ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~5_cout\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(3)))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(3) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(3) & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~5_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(3),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(3),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~5_cout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~7_cout\);

-- Location: LCCOMB_X11_Y15_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~9_cout\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(4) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(4) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~7_cout\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(4) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(4)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~7_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(4),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(4),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~7_cout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~9_cout\);

-- Location: LCCOMB_X11_Y15_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~11_cout\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(5) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(5) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~9_cout\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(5) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(5)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~9_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(5),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(5),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~9_cout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~11_cout\);

-- Location: LCCOMB_X11_Y15_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~13_cout\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(6) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(6) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~11_cout\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(6) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(6)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~11_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(6),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(6),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~11_cout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~13_cout\);

-- Location: LCCOMB_X11_Y15_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~15_cout\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(7) & 
-- ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~13_cout\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(7)))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(7) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(7) & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(7),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(7),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~13_cout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~15_cout\);

-- Location: LCCOMB_X11_Y15_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~16_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(8) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~15_cout\ $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_brp|dffe10a\(8),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ws_bwp|dffe10a\(8),
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~15_cout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~16_combout\);

-- Location: LCCOMB_X30_Y15_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rdf_use[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rdf_use\(8) = LCELL(\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|op_1~16_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rdf_use\(8));

-- Location: LCCOMB_X30_Y15_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_req~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|data_valid_r~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rdf_use\(8) & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|frame_write_done~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|data_valid_r~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rdf_use\(8),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|frame_write_done~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_req~0_combout\);

-- Location: FF_X30_Y15_N27
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_req~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_req~q\);

-- Location: LCCOMB_X30_Y15_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~1_combout\ = ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~q\ & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_req~q\))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_req~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~1_combout\);

-- Location: LCCOMB_X31_Y14_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~2_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal12~1_combout\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1001~q\) # 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~1_combout\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0000~q\)))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal12~1_combout\ & 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~1_combout\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal12~1_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1001~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~1_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0000~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~2_combout\);

-- Location: LCCOMB_X32_Y14_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~0_combout\);

-- Location: LCCOMB_X31_Y14_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~3_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~2_combout\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~0_combout\ & 
-- ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal7~0_combout\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1011~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1011~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal7~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~2_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~3_combout\);

-- Location: FF_X31_Y14_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector5~3_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0000~q\);

-- Location: LCCOMB_X30_Y15_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~23_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0000~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0000~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~23_combout\);

-- Location: FF_X30_Y15_N19
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~23_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1010~q\);

-- Location: LCCOMB_X30_Y15_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~q\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1010~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1010~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~0_combout\);

-- Location: LCCOMB_X29_Y15_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~0_combout\) # ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(0) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~2_combout\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_7_5us\(0),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~2_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal1~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~1_combout\);

-- Location: FF_X29_Y15_N27
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~1_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~q\);

-- Location: LCCOMB_X30_Y15_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~20_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0000~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\ & 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~q\) # (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_req~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_req~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0000~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rd_req~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~20_combout\);

-- Location: LCCOMB_X30_Y15_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~21_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_ref_req~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~20_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~21_combout\);

-- Location: FF_X30_Y15_N17
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~21_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0001~q\);

-- Location: LCCOMB_X32_Y14_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector6~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0001~q\) # ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010~q\ & 
-- ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~1_combout\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0001~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector6~0_combout\);

-- Location: FF_X32_Y14_N9
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector6~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010~q\);

-- Location: LCCOMB_X31_Y14_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~0_combout\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(7) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(7),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(2),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~0_combout\);

-- Location: LCCOMB_X32_Y14_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~24_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~1_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~1_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~24_combout\);

-- Location: FF_X32_Y14_N29
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~24_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0011~q\);

-- Location: LCCOMB_X32_Y14_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector7~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0011~q\) # ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0100~q\ & 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~1_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0100~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0011~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector7~0_combout\);

-- Location: FF_X32_Y14_N3
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector7~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0100~q\);

-- Location: LCCOMB_X32_Y14_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0001~q\) # ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~0_combout\ & 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\) # (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0100~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0100~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0001~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal10~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~1_combout\);

-- Location: LCCOMB_X31_Y15_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(5) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(4) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(2) & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(5),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(4),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(2),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(3),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~0_combout\);

-- Location: LCCOMB_X31_Y15_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~2_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(0) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8) & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(0),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~2_combout\);

-- Location: LCCOMB_X31_Y15_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~3_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(6) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(7) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~0_combout\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(6),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(7),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~2_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~3_combout\);

-- Location: LCCOMB_X31_Y14_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~3_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010~q\ & (((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1000~q\ & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~3_combout\)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~0_combout\))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010~q\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1000~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1000~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~3_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~3_combout\);

-- Location: LCCOMB_X31_Y14_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~4_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~0_combout\) # ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~2_combout\) # 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~1_combout\) # (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~2_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~1_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~3_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~4_combout\);

-- Location: LCCOMB_X30_Y14_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~5_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~4_combout\) # 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1011~q\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1011~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~4_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal7~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~5_combout\);

-- Location: LCCOMB_X30_Y15_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~7_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~6_combout\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~5_combout\ & 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~0_combout\) # (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~6_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal7~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~5_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~7_combout\);

-- Location: FF_X31_Y15_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r[1]~11_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector13~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1));

-- Location: LCCOMB_X32_Y14_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~1_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1) & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(0),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~1_combout\);

-- Location: LCCOMB_X32_Y14_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~22_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~1_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~1_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal8~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~22_combout\);

-- Location: FF_X32_Y14_N5
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r~22_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0111~q\);

-- Location: LCCOMB_X31_Y14_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector9~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0111~q\) # ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~3_combout\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1000~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~3_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0111~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1000~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector9~0_combout\);

-- Location: FF_X31_Y14_N1
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector9~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1000~q\);

-- Location: LCCOMB_X31_Y14_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector10~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~3_combout\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1000~q\) # 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1001~q\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal12~1_combout\)))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~3_combout\ & 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1001~q\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~3_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1000~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1001~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal12~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector10~0_combout\);

-- Location: FF_X31_Y14_N17
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Selector10~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1001~q\);

-- Location: LCCOMB_X31_Y14_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~1_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0001~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1001~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0100~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0001~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1001~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0100~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~1_combout\);

-- Location: LCCOMB_X30_Y15_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0000~q\ & (((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\)))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0000~q\ & ((\u_system_ctrl|sysrst_nr2~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~0_combout\)) # (!\u_system_ctrl|sysrst_nr2~q\ & 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0000~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\,
	datad => \u_system_ctrl|sysrst_nr2~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~1_combout\);

-- Location: FF_X30_Y15_N31
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\);

-- Location: LCCOMB_X30_Y14_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~0_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0111~q\ & 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010~q\) # (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1010~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1010~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0111~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~0_combout\);

-- Location: LCCOMB_X31_Y14_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~0_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1000~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0000~q\ & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0100~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1000~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0000~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0100~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~0_combout\);

-- Location: LCCOMB_X30_Y14_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~2_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~1_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~0_combout\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~1_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~2_combout\);

-- Location: LCCOMB_X30_Y14_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal4~0_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1001~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1010~q\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1001~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1010~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal4~0_combout\);

-- Location: LCCOMB_X32_Y14_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0100~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0111~q\ & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0100~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0111~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\);

-- Location: LCCOMB_X30_Y14_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal4~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~0_combout\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0001~q\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal4~0_combout\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0001~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal4~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal4~1_combout\);

-- Location: LCCOMB_X30_Y15_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(7) & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(7),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(6),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~1_combout\);

-- Location: LCCOMB_X31_Y15_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~3_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8) & (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~1_combout\) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~3_combout\);

-- Location: LCCOMB_X30_Y14_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~4_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~2_combout\) # ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal4~1_combout\) # 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal1~0_combout\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal1~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~2_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal4~1_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~3_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~4_combout\);

-- Location: LCCOMB_X29_Y14_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~4_combout\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\) # 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~4_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout\);

-- Location: LCCOMB_X29_Y14_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\);

-- Location: FF_X29_Y14_N27
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\);

-- Location: LCCOMB_X29_Y14_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\);

-- Location: FF_X29_Y14_N3
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~7_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0));

-- Location: LCCOMB_X29_Y14_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a4~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a7~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\);

-- Location: FF_X29_Y14_N9
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~6_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1));

-- Location: LCCOMB_X29_Y13_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_b[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_b\(8) = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_b\(8));

-- Location: FF_X29_Y13_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_b\(8),
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2));

-- Location: LCCOMB_X29_Y14_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1) $ (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(0),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(1),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|sub_parity5a\(2),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\);

-- Location: FF_X29_Y14_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~5_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\);

-- Location: LCCOMB_X29_Y14_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|parity4~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\);

-- Location: FF_X29_Y14_N23
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\);

-- Location: LCCOMB_X29_Y14_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a1~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a2~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[0]~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\);

-- Location: LCCOMB_X29_Y14_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|_~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\);

-- Location: FF_X29_Y14_N21
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\);

-- Location: FF_X29_Y12_N7
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a3~q\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3));

-- Location: LCCOMB_X25_Y12_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(0) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(3))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(0) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(0),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(3),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(3),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(0),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X25_Y12_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ 
-- & (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\)))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\ & 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~1_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X25_Y12_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(4))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(2),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(4),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X25_Y12_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ 
-- & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~4_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~3_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(1),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\);

-- Location: LCCOMB_X25_Y12_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ 
-- & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(1) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\)))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(1) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(1),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~2_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~5_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\);

-- Location: FF_X25_Y12_N9
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux|result_node[0]~6_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\);

-- Location: LCCOMB_X25_Y14_N4
\u_SD_TOP|myvalid_o_r0~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|myvalid_o_r0~feeder_combout\ = \u_SD_TOP|sd_read_inst|myvalid~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|myvalid~q\,
	combout => \u_SD_TOP|myvalid_o_r0~feeder_combout\);

-- Location: FF_X25_Y14_N5
\u_SD_TOP|myvalid_o_r0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_SD_TOP|myvalid_o_r0~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|myvalid_o_r0~q\);

-- Location: FF_X25_Y14_N19
\u_SD_TOP|myvalid_o_r1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_SD_TOP|myvalid_o_r0~q\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|myvalid_o_r1~q\);

-- Location: LCCOMB_X25_Y14_N18
sys_we : cycloneive_lcell_comb
-- Equation(s):
-- \sys_we~combout\ = LCELL((!\u_SD_TOP|myvalid_o_r0~q\ & \u_SD_TOP|myvalid_o_r1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|myvalid_o_r0~q\,
	datac => \u_SD_TOP|myvalid_o_r1~q\,
	combout => \sys_we~combout\);

-- Location: LCCOMB_X25_Y14_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\ = (\sys_we~combout\ & 
-- ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_lsb_mux_reg~q\,
	datad => \sys_we~combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\);

-- Location: LCCOMB_X25_Y12_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\);

-- Location: LCCOMB_X26_Y12_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\);

-- Location: FF_X26_Y12_N31
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\);

-- Location: LCCOMB_X25_Y12_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\);

-- Location: LCCOMB_X28_Y14_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\);

-- Location: FF_X28_Y14_N1
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\);

-- Location: LCCOMB_X28_Y13_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\);

-- Location: FF_X28_Y13_N23
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\);

-- Location: LCCOMB_X28_Y13_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\);

-- Location: FF_X28_Y13_N5
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~7_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1));

-- Location: LCCOMB_X28_Y13_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a8~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\);

-- Location: FF_X28_Y13_N27
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~6_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2));

-- Location: LCCOMB_X25_Y12_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\);

-- Location: FF_X25_Y12_N29
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~8_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0));

-- Location: LCCOMB_X28_Y13_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2) $ (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(1),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(2),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity8a\(0),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\);

-- Location: FF_X28_Y13_N31
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~5_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\);

-- Location: LCCOMB_X25_Y12_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\);

-- Location: FF_X25_Y12_N17
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~2_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\);

-- Location: LCCOMB_X25_Y12_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a1~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a0~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity7~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\);

-- Location: LCCOMB_X25_Y12_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\);

-- Location: FF_X25_Y12_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\);

-- Location: LCCOMB_X25_Y12_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a4~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a3~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a2~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\);

-- Location: LCCOMB_X28_Y13_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~4_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\);

-- Location: FF_X28_Y13_N29
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\);

-- Location: LCCOMB_X28_Y13_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a5~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|_~3_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout\);

-- Location: LCCOMB_X28_Y13_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[7]~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\);

-- Location: FF_X28_Y13_N19
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\);

-- Location: FF_X28_Y13_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a9~q\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(9));

-- Location: FF_X29_Y13_N5
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(9),
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9));

-- Location: FF_X28_Y13_N1
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a7~q\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(7));

-- Location: FF_X29_Y13_N19
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(7),
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7));

-- Location: LCCOMB_X29_Y13_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(7))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7) $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(9),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(9),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(7),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g\(7),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\);

-- Location: LCCOMB_X29_Y13_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ 
-- & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\ $ 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a5~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(5),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(8),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\);

-- Location: LCCOMB_X28_Y14_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter6a6~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\);

-- Location: FF_X28_Y14_N29
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(6));

-- Location: LCCOMB_X28_Y13_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(6),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\);

-- Location: FF_X28_Y13_N3
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[6]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6));

-- Location: LCCOMB_X29_Y13_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\ = 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\ 
-- $ (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~1_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a6~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g\(6),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\);

-- Location: LCCOMB_X29_Y13_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\ & 
-- (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\)))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\ & 
-- (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~5_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~3_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~2_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\);

-- Location: FF_X29_Y13_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_mux|result_node[0]~6_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\);

-- Location: LCCOMB_X30_Y14_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\ = ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1001~q\) # ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0001~q\) # 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1001~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0001~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\);

-- Location: LCCOMB_X30_Y14_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1010~q\) # ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010~q\) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1010~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\);

-- Location: LCCOMB_X30_Y14_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal1~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal1~0_combout\);

-- Location: LCCOMB_X30_Y14_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~2_combout\) # 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal1~0_combout\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~2_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal1~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sdram_wr_ack~3_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\);

-- Location: LCCOMB_X29_Y14_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ & 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal4~1_combout\) # (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\)))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\ & 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal4~1_combout\) # (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_lsb_aeb~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdemp_eq_comp_msb_aeb~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal4~1_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\);

-- Location: IOIBUF_X34_Y12_N1
\SD_dataout~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SD_dataout,
	o => \SD_dataout~input_o\);

-- Location: FF_X21_Y9_N31
\u_SD_TOP|sd_initial_inst|rx[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \SD_dataout~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(0));

-- Location: FF_X21_Y9_N25
\u_SD_TOP|sd_initial_inst|rx[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_initial_inst|rx\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(1));

-- Location: LCCOMB_X21_Y9_N10
\u_SD_TOP|sd_initial_inst|rx[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[2]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(1),
	combout => \u_SD_TOP|sd_initial_inst|rx[2]~feeder_combout\);

-- Location: FF_X21_Y9_N11
\u_SD_TOP|sd_initial_inst|rx[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(2));

-- Location: LCCOMB_X21_Y9_N16
\u_SD_TOP|sd_initial_inst|rx[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[3]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(2),
	combout => \u_SD_TOP|sd_initial_inst|rx[3]~feeder_combout\);

-- Location: FF_X21_Y9_N17
\u_SD_TOP|sd_initial_inst|rx[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(3));

-- Location: LCCOMB_X21_Y9_N14
\u_SD_TOP|sd_initial_inst|rx[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[4]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(3),
	combout => \u_SD_TOP|sd_initial_inst|rx[4]~feeder_combout\);

-- Location: FF_X21_Y9_N15
\u_SD_TOP|sd_initial_inst|rx[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(4));

-- Location: FF_X21_Y9_N29
\u_SD_TOP|sd_initial_inst|rx[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_initial_inst|rx\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(5));

-- Location: LCCOMB_X21_Y9_N26
\u_SD_TOP|sd_initial_inst|rx[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[6]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(5),
	combout => \u_SD_TOP|sd_initial_inst|rx[6]~feeder_combout\);

-- Location: FF_X21_Y9_N27
\u_SD_TOP|sd_initial_inst|rx[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(6));

-- Location: FF_X21_Y9_N21
\u_SD_TOP|sd_initial_inst|rx[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_initial_inst|rx\(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(7));

-- Location: LCCOMB_X21_Y9_N22
\u_SD_TOP|sd_initial_inst|rx[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[8]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(7),
	combout => \u_SD_TOP|sd_initial_inst|rx[8]~feeder_combout\);

-- Location: FF_X21_Y9_N23
\u_SD_TOP|sd_initial_inst|rx[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(8));

-- Location: FF_X21_Y9_N9
\u_SD_TOP|sd_initial_inst|rx[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_initial_inst|rx\(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(9));

-- Location: FF_X21_Y9_N3
\u_SD_TOP|sd_initial_inst|rx[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_initial_inst|rx\(9),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(10));

-- Location: LCCOMB_X21_Y9_N0
\u_SD_TOP|sd_initial_inst|rx[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[11]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(10),
	combout => \u_SD_TOP|sd_initial_inst|rx[11]~feeder_combout\);

-- Location: FF_X21_Y9_N1
\u_SD_TOP|sd_initial_inst|rx[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(11));

-- Location: LCCOMB_X21_Y9_N18
\u_SD_TOP|sd_initial_inst|rx[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[12]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(11),
	combout => \u_SD_TOP|sd_initial_inst|rx[12]~feeder_combout\);

-- Location: FF_X21_Y9_N19
\u_SD_TOP|sd_initial_inst|rx[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[12]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(12));

-- Location: LCCOMB_X21_Y9_N12
\u_SD_TOP|sd_initial_inst|rx[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[13]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(12),
	combout => \u_SD_TOP|sd_initial_inst|rx[13]~feeder_combout\);

-- Location: FF_X21_Y9_N13
\u_SD_TOP|sd_initial_inst|rx[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[13]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(13));

-- Location: FF_X18_Y10_N21
\u_SD_TOP|sd_initial_inst|rx[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_initial_inst|rx\(13),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(14));

-- Location: LCCOMB_X18_Y10_N18
\u_SD_TOP|sd_initial_inst|rx[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[15]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(14),
	combout => \u_SD_TOP|sd_initial_inst|rx[15]~feeder_combout\);

-- Location: FF_X18_Y10_N19
\u_SD_TOP|sd_initial_inst|rx[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(15));

-- Location: LCCOMB_X18_Y10_N30
\u_SD_TOP|sd_initial_inst|rx[16]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[16]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(15),
	combout => \u_SD_TOP|sd_initial_inst|rx[16]~feeder_combout\);

-- Location: FF_X18_Y10_N31
\u_SD_TOP|sd_initial_inst|rx[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[16]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(16));

-- Location: FF_X18_Y10_N9
\u_SD_TOP|sd_initial_inst|rx[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_initial_inst|rx\(16),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(17));

-- Location: FF_X18_Y10_N7
\u_SD_TOP|sd_initial_inst|rx[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_initial_inst|rx\(17),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(18));

-- Location: LCCOMB_X18_Y10_N0
\u_SD_TOP|sd_initial_inst|rx[19]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[19]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(18)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(18),
	combout => \u_SD_TOP|sd_initial_inst|rx[19]~feeder_combout\);

-- Location: FF_X18_Y10_N1
\u_SD_TOP|sd_initial_inst|rx[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[19]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(19));

-- Location: FF_X17_Y9_N19
\u_SD_TOP|sd_initial_inst|rx[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_initial_inst|rx\(19),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(20));

-- Location: LCCOMB_X17_Y9_N0
\u_SD_TOP|sd_initial_inst|rx[21]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[21]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(20)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(20),
	combout => \u_SD_TOP|sd_initial_inst|rx[21]~feeder_combout\);

-- Location: FF_X17_Y9_N1
\u_SD_TOP|sd_initial_inst|rx[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[21]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(21));

-- Location: LCCOMB_X17_Y9_N2
\u_SD_TOP|sd_initial_inst|rx[22]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[22]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(21)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(21),
	combout => \u_SD_TOP|sd_initial_inst|rx[22]~feeder_combout\);

-- Location: FF_X17_Y9_N3
\u_SD_TOP|sd_initial_inst|rx[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[22]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(22));

-- Location: LCCOMB_X17_Y9_N12
\u_SD_TOP|sd_initial_inst|rx[23]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[23]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(22)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(22),
	combout => \u_SD_TOP|sd_initial_inst|rx[23]~feeder_combout\);

-- Location: FF_X17_Y9_N13
\u_SD_TOP|sd_initial_inst|rx[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[23]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(23));

-- Location: LCCOMB_X17_Y9_N22
\u_SD_TOP|sd_initial_inst|rx[24]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[24]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(23)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(23),
	combout => \u_SD_TOP|sd_initial_inst|rx[24]~feeder_combout\);

-- Location: FF_X17_Y9_N23
\u_SD_TOP|sd_initial_inst|rx[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[24]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(24));

-- Location: FF_X17_Y9_N21
\u_SD_TOP|sd_initial_inst|rx[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_initial_inst|rx\(24),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(25));

-- Location: LCCOMB_X17_Y9_N10
\u_SD_TOP|sd_initial_inst|rx[26]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[26]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(25)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(25),
	combout => \u_SD_TOP|sd_initial_inst|rx[26]~feeder_combout\);

-- Location: FF_X17_Y9_N11
\u_SD_TOP|sd_initial_inst|rx[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[26]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(26));

-- Location: LCCOMB_X14_Y11_N18
\u_SD_TOP|sd_initial_inst|rx[27]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[27]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(26)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(26),
	combout => \u_SD_TOP|sd_initial_inst|rx[27]~feeder_combout\);

-- Location: FF_X14_Y11_N19
\u_SD_TOP|sd_initial_inst|rx[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[27]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(27));

-- Location: LCCOMB_X14_Y11_N28
\u_SD_TOP|sd_initial_inst|rx[28]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[28]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(27)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(27),
	combout => \u_SD_TOP|sd_initial_inst|rx[28]~feeder_combout\);

-- Location: FF_X14_Y11_N29
\u_SD_TOP|sd_initial_inst|rx[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[28]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(28));

-- Location: LCCOMB_X14_Y11_N10
\u_SD_TOP|sd_initial_inst|rx[29]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[29]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(28)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(28),
	combout => \u_SD_TOP|sd_initial_inst|rx[29]~feeder_combout\);

-- Location: FF_X14_Y11_N11
\u_SD_TOP|sd_initial_inst|rx[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[29]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(29));

-- Location: LCCOMB_X14_Y11_N24
\u_SD_TOP|sd_initial_inst|rx[30]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[30]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(29)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(29),
	combout => \u_SD_TOP|sd_initial_inst|rx[30]~feeder_combout\);

-- Location: FF_X14_Y11_N25
\u_SD_TOP|sd_initial_inst|rx[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[30]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(30));

-- Location: LCCOMB_X14_Y11_N6
\u_SD_TOP|sd_initial_inst|rx[31]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[31]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(30)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(30),
	combout => \u_SD_TOP|sd_initial_inst|rx[31]~feeder_combout\);

-- Location: FF_X14_Y11_N7
\u_SD_TOP|sd_initial_inst|rx[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[31]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(31));

-- Location: LCCOMB_X14_Y11_N0
\u_SD_TOP|sd_initial_inst|rx[32]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[32]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(31)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(31),
	combout => \u_SD_TOP|sd_initial_inst|rx[32]~feeder_combout\);

-- Location: FF_X14_Y11_N1
\u_SD_TOP|sd_initial_inst|rx[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[32]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(32));

-- Location: LCCOMB_X14_Y11_N26
\u_SD_TOP|sd_initial_inst|rx[33]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[33]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(32)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(32),
	combout => \u_SD_TOP|sd_initial_inst|rx[33]~feeder_combout\);

-- Location: FF_X14_Y11_N27
\u_SD_TOP|sd_initial_inst|rx[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[33]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(33));

-- Location: FF_X14_Y11_N17
\u_SD_TOP|sd_initial_inst|rx[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_initial_inst|rx\(33),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(34));

-- Location: LCCOMB_X14_Y11_N2
\u_SD_TOP|sd_initial_inst|rx[35]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[35]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(34)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(34),
	combout => \u_SD_TOP|sd_initial_inst|rx[35]~feeder_combout\);

-- Location: FF_X14_Y11_N3
\u_SD_TOP|sd_initial_inst|rx[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[35]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(35));

-- Location: LCCOMB_X14_Y11_N20
\u_SD_TOP|sd_initial_inst|rx[36]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[36]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(35)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(35),
	combout => \u_SD_TOP|sd_initial_inst|rx[36]~feeder_combout\);

-- Location: FF_X14_Y11_N21
\u_SD_TOP|sd_initial_inst|rx[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[36]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(36));

-- Location: LCCOMB_X14_Y11_N22
\u_SD_TOP|sd_initial_inst|rx[37]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[37]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(36)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(36),
	combout => \u_SD_TOP|sd_initial_inst|rx[37]~feeder_combout\);

-- Location: FF_X14_Y11_N23
\u_SD_TOP|sd_initial_inst|rx[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[37]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(37));

-- Location: FF_X14_Y11_N13
\u_SD_TOP|sd_initial_inst|rx[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_initial_inst|rx\(37),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(38));

-- Location: LCCOMB_X18_Y11_N18
\u_SD_TOP|sd_initial_inst|rx[39]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[39]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(38)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(38),
	combout => \u_SD_TOP|sd_initial_inst|rx[39]~feeder_combout\);

-- Location: FF_X18_Y11_N19
\u_SD_TOP|sd_initial_inst|rx[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[39]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(39));

-- Location: LCCOMB_X18_Y11_N16
\u_SD_TOP|sd_initial_inst|rx[40]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[40]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(39)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(39),
	combout => \u_SD_TOP|sd_initial_inst|rx[40]~feeder_combout\);

-- Location: FF_X18_Y11_N17
\u_SD_TOP|sd_initial_inst|rx[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[40]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(40));

-- Location: FF_X18_Y11_N21
\u_SD_TOP|sd_initial_inst|rx[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_initial_inst|rx\(40),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(41));

-- Location: LCCOMB_X18_Y11_N14
\u_SD_TOP|sd_initial_inst|rx[42]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[42]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(41)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(41),
	combout => \u_SD_TOP|sd_initial_inst|rx[42]~feeder_combout\);

-- Location: FF_X18_Y11_N15
\u_SD_TOP|sd_initial_inst|rx[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[42]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(42));

-- Location: FF_X18_Y11_N11
\u_SD_TOP|sd_initial_inst|rx[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_initial_inst|rx\(42),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(43));

-- Location: LCCOMB_X18_Y11_N26
\u_SD_TOP|sd_initial_inst|rx[44]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[44]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(43)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(43),
	combout => \u_SD_TOP|sd_initial_inst|rx[44]~feeder_combout\);

-- Location: FF_X18_Y11_N27
\u_SD_TOP|sd_initial_inst|rx[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[44]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(44));

-- Location: FF_X18_Y11_N25
\u_SD_TOP|sd_initial_inst|rx[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_initial_inst|rx\(44),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(45));

-- Location: LCCOMB_X18_Y11_N22
\u_SD_TOP|sd_initial_inst|rx[46]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx[46]~feeder_combout\ = \u_SD_TOP|sd_initial_inst|rx\(45)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|rx\(45),
	combout => \u_SD_TOP|sd_initial_inst|rx[46]~feeder_combout\);

-- Location: FF_X18_Y11_N23
\u_SD_TOP|sd_initial_inst|rx[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx[46]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(46));

-- Location: FF_X18_Y11_N5
\u_SD_TOP|sd_initial_inst|rx[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_initial_inst|rx\(46),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx\(47));

-- Location: LCCOMB_X18_Y11_N28
\u_SD_TOP|sd_initial_inst|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal1~0_combout\ = (!\u_SD_TOP|sd_initial_inst|rx\(43) & (!\u_SD_TOP|sd_initial_inst|rx\(42) & (!\u_SD_TOP|sd_initial_inst|rx\(44) & !\u_SD_TOP|sd_initial_inst|rx\(41))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|rx\(43),
	datab => \u_SD_TOP|sd_initial_inst|rx\(42),
	datac => \u_SD_TOP|sd_initial_inst|rx\(44),
	datad => \u_SD_TOP|sd_initial_inst|rx\(41),
	combout => \u_SD_TOP|sd_initial_inst|Equal1~0_combout\);

-- Location: LCCOMB_X18_Y11_N4
\u_SD_TOP|sd_initial_inst|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal1~1_combout\ = (!\u_SD_TOP|sd_initial_inst|rx\(46) & (!\u_SD_TOP|sd_initial_inst|rx\(45) & (!\u_SD_TOP|sd_initial_inst|rx\(47) & \u_SD_TOP|sd_initial_inst|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|rx\(46),
	datab => \u_SD_TOP|sd_initial_inst|rx\(45),
	datac => \u_SD_TOP|sd_initial_inst|rx\(47),
	datad => \u_SD_TOP|sd_initial_inst|Equal1~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Equal1~1_combout\);

-- Location: LCCOMB_X19_Y9_N0
\u_SD_TOP|sd_initial_inst|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Add0~0_combout\ = \u_SD_TOP|sd_initial_inst|aa\(0) $ (VCC)
-- \u_SD_TOP|sd_initial_inst|Add0~1\ = CARRY(\u_SD_TOP|sd_initial_inst|aa\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|aa\(0),
	datad => VCC,
	combout => \u_SD_TOP|sd_initial_inst|Add0~0_combout\,
	cout => \u_SD_TOP|sd_initial_inst|Add0~1\);

-- Location: LCCOMB_X19_Y9_N28
\u_SD_TOP|sd_initial_inst|aa~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|aa~1_combout\ = (\u_SD_TOP|sd_initial_inst|Add0~10_combout\ & \u_SD_TOP|sd_initial_inst|aa~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Add0~10_combout\,
	datad => \u_SD_TOP|sd_initial_inst|aa~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|aa~1_combout\);

-- Location: FF_X19_Y9_N29
\u_SD_TOP|sd_initial_inst|aa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|aa~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|aa\(5));

-- Location: LCCOMB_X19_Y9_N30
\u_SD_TOP|sd_initial_inst|en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|en~0_combout\ = (\u_SD_TOP|sd_initial_inst|aa~0_combout\) # ((!\SD_dataout~input_o\ & !\u_SD_TOP|sd_initial_inst|en~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SD_dataout~input_o\,
	datac => \u_SD_TOP|sd_initial_inst|en~q\,
	datad => \u_SD_TOP|sd_initial_inst|aa~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|en~0_combout\);

-- Location: FF_X19_Y9_N31
\u_SD_TOP|sd_initial_inst|en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|en~q\);

-- Location: LCCOMB_X19_Y9_N18
\u_SD_TOP|sd_initial_inst|aa~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|aa~0_combout\ = (\u_SD_TOP|sd_initial_inst|en~q\ & (((!\u_SD_TOP|sd_initial_inst|aa\(4) & \u_SD_TOP|sd_initial_inst|LessThan0~0_combout\)) # (!\u_SD_TOP|sd_initial_inst|aa\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|aa\(4),
	datab => \u_SD_TOP|sd_initial_inst|aa\(5),
	datac => \u_SD_TOP|sd_initial_inst|en~q\,
	datad => \u_SD_TOP|sd_initial_inst|LessThan0~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|aa~0_combout\);

-- Location: LCCOMB_X19_Y9_N16
\u_SD_TOP|sd_initial_inst|aa~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|aa~5_combout\ = (\u_SD_TOP|sd_initial_inst|Add0~4_combout\ & \u_SD_TOP|sd_initial_inst|aa~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|Add0~4_combout\,
	datad => \u_SD_TOP|sd_initial_inst|aa~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|aa~5_combout\);

-- Location: FF_X19_Y9_N17
\u_SD_TOP|sd_initial_inst|aa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|aa~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|aa\(2));

-- Location: LCCOMB_X19_Y9_N14
\u_SD_TOP|sd_initial_inst|aa~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|aa~6_combout\ = (\u_SD_TOP|sd_initial_inst|Add0~6_combout\ & \u_SD_TOP|sd_initial_inst|aa~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Add0~6_combout\,
	datad => \u_SD_TOP|sd_initial_inst|aa~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|aa~6_combout\);

-- Location: FF_X19_Y9_N15
\u_SD_TOP|sd_initial_inst|aa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|aa~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|aa\(3));

-- Location: LCCOMB_X19_Y9_N12
\u_SD_TOP|sd_initial_inst|aa~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|aa~3_combout\ = (\SD_dataout~input_o\ & (\u_SD_TOP|sd_initial_inst|Add0~0_combout\ & ((\u_SD_TOP|sd_initial_inst|aa~0_combout\)))) # (!\SD_dataout~input_o\ & (((\u_SD_TOP|sd_initial_inst|Add0~0_combout\ & 
-- \u_SD_TOP|sd_initial_inst|aa~0_combout\)) # (!\u_SD_TOP|sd_initial_inst|en~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SD_dataout~input_o\,
	datab => \u_SD_TOP|sd_initial_inst|Add0~0_combout\,
	datac => \u_SD_TOP|sd_initial_inst|en~q\,
	datad => \u_SD_TOP|sd_initial_inst|aa~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|aa~3_combout\);

-- Location: FF_X19_Y9_N13
\u_SD_TOP|sd_initial_inst|aa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|aa~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|aa\(0));

-- Location: LCCOMB_X19_Y9_N24
\u_SD_TOP|sd_initial_inst|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|LessThan0~0_combout\ = (((!\u_SD_TOP|sd_initial_inst|aa\(0)) # (!\u_SD_TOP|sd_initial_inst|aa\(3))) # (!\u_SD_TOP|sd_initial_inst|aa\(2))) # (!\u_SD_TOP|sd_initial_inst|aa\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|aa\(1),
	datab => \u_SD_TOP|sd_initial_inst|aa\(2),
	datac => \u_SD_TOP|sd_initial_inst|aa\(3),
	datad => \u_SD_TOP|sd_initial_inst|aa\(0),
	combout => \u_SD_TOP|sd_initial_inst|LessThan0~0_combout\);

-- Location: LCCOMB_X19_Y9_N20
\u_SD_TOP|sd_initial_inst|rx_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|rx_valid~0_combout\ = (\u_SD_TOP|sd_initial_inst|en~q\ & (\u_SD_TOP|sd_initial_inst|aa\(5) & ((\u_SD_TOP|sd_initial_inst|aa\(4)) # (!\u_SD_TOP|sd_initial_inst|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|aa\(4),
	datab => \u_SD_TOP|sd_initial_inst|LessThan0~0_combout\,
	datac => \u_SD_TOP|sd_initial_inst|en~q\,
	datad => \u_SD_TOP|sd_initial_inst|aa\(5),
	combout => \u_SD_TOP|sd_initial_inst|rx_valid~0_combout\);

-- Location: FF_X19_Y9_N21
\u_SD_TOP|sd_initial_inst|rx_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|rx_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|rx_valid~q\);

-- Location: LCCOMB_X18_Y11_N30
\u_SD_TOP|sd_initial_inst|always3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|always3~2_combout\ = (\u_SD_TOP|sd_initial_inst|rx\(40) & (\u_SD_TOP|sd_initial_inst|Equal1~1_combout\ & \u_SD_TOP|sd_initial_inst|rx_valid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|rx\(40),
	datac => \u_SD_TOP|sd_initial_inst|Equal1~1_combout\,
	datad => \u_SD_TOP|sd_initial_inst|rx_valid~q\,
	combout => \u_SD_TOP|sd_initial_inst|always3~2_combout\);

-- Location: LCCOMB_X17_Y10_N2
\u_SD_TOP|sd_initial_inst|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector53~0_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD55\(43) & \u_SD_TOP|sd_initial_inst|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD55\(43),
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	combout => \u_SD_TOP|sd_initial_inst|Selector53~0_combout\);

-- Location: LCCOMB_X18_Y10_N26
\u_SD_TOP|sd_initial_inst|always3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|always3~0_combout\ = (!\u_SD_TOP|sd_initial_inst|rx\(18) & (!\u_SD_TOP|sd_initial_inst|rx\(17) & (\u_SD_TOP|sd_initial_inst|rx\(16) & !\u_SD_TOP|sd_initial_inst|rx\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|rx\(18),
	datab => \u_SD_TOP|sd_initial_inst|rx\(17),
	datac => \u_SD_TOP|sd_initial_inst|rx\(16),
	datad => \u_SD_TOP|sd_initial_inst|rx\(19),
	combout => \u_SD_TOP|sd_initial_inst|always3~0_combout\);

-- Location: LCCOMB_X18_Y10_N14
\u_SD_TOP|sd_initial_inst|ACMD41[47]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|ACMD41[47]~4_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & ((\u_SD_TOP|sd_initial_inst|state\(1)) # ((\u_SD_TOP|sd_initial_inst|always3~0_combout\ & \u_SD_TOP|sd_initial_inst|rx_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(2),
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|always3~0_combout\,
	datad => \u_SD_TOP|sd_initial_inst|rx_valid~q\,
	combout => \u_SD_TOP|sd_initial_inst|ACMD41[47]~4_combout\);

-- Location: LCCOMB_X23_Y14_N8
\u_SD_TOP|sd_initial_inst|counter[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|counter[1]~9_combout\ = (\u_SD_TOP|sd_initial_inst|counter\(0) & (\u_SD_TOP|sd_initial_inst|counter\(1) $ (VCC))) # (!\u_SD_TOP|sd_initial_inst|counter\(0) & (\u_SD_TOP|sd_initial_inst|counter\(1) & VCC))
-- \u_SD_TOP|sd_initial_inst|counter[1]~10\ = CARRY((\u_SD_TOP|sd_initial_inst|counter\(0) & \u_SD_TOP|sd_initial_inst|counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|counter\(0),
	datab => \u_SD_TOP|sd_initial_inst|counter\(1),
	datad => VCC,
	combout => \u_SD_TOP|sd_initial_inst|counter[1]~9_combout\,
	cout => \u_SD_TOP|sd_initial_inst|counter[1]~10\);

-- Location: FF_X23_Y14_N9
\u_SD_TOP|sd_initial_inst|counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|counter[1]~9_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_SD_TOP|sd_initial_inst|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|counter\(1));

-- Location: LCCOMB_X23_Y14_N14
\u_SD_TOP|sd_initial_inst|counter[4]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|counter[4]~15_combout\ = (\u_SD_TOP|sd_initial_inst|counter\(4) & (!\u_SD_TOP|sd_initial_inst|counter[3]~14\)) # (!\u_SD_TOP|sd_initial_inst|counter\(4) & ((\u_SD_TOP|sd_initial_inst|counter[3]~14\) # (GND)))
-- \u_SD_TOP|sd_initial_inst|counter[4]~16\ = CARRY((!\u_SD_TOP|sd_initial_inst|counter[3]~14\) # (!\u_SD_TOP|sd_initial_inst|counter\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|counter\(4),
	datad => VCC,
	cin => \u_SD_TOP|sd_initial_inst|counter[3]~14\,
	combout => \u_SD_TOP|sd_initial_inst|counter[4]~15_combout\,
	cout => \u_SD_TOP|sd_initial_inst|counter[4]~16\);

-- Location: FF_X23_Y14_N15
\u_SD_TOP|sd_initial_inst|counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|counter[4]~15_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_SD_TOP|sd_initial_inst|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|counter\(4));

-- Location: LCCOMB_X23_Y14_N16
\u_SD_TOP|sd_initial_inst|counter[5]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|counter[5]~17_combout\ = (\u_SD_TOP|sd_initial_inst|counter\(5) & (\u_SD_TOP|sd_initial_inst|counter[4]~16\ $ (GND))) # (!\u_SD_TOP|sd_initial_inst|counter\(5) & (!\u_SD_TOP|sd_initial_inst|counter[4]~16\ & VCC))
-- \u_SD_TOP|sd_initial_inst|counter[5]~18\ = CARRY((\u_SD_TOP|sd_initial_inst|counter\(5) & !\u_SD_TOP|sd_initial_inst|counter[4]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|counter\(5),
	datad => VCC,
	cin => \u_SD_TOP|sd_initial_inst|counter[4]~16\,
	combout => \u_SD_TOP|sd_initial_inst|counter[5]~17_combout\,
	cout => \u_SD_TOP|sd_initial_inst|counter[5]~18\);

-- Location: FF_X23_Y14_N17
\u_SD_TOP|sd_initial_inst|counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|counter[5]~17_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_SD_TOP|sd_initial_inst|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|counter\(5));

-- Location: LCCOMB_X23_Y14_N18
\u_SD_TOP|sd_initial_inst|counter[6]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|counter[6]~19_combout\ = (\u_SD_TOP|sd_initial_inst|counter\(6) & (!\u_SD_TOP|sd_initial_inst|counter[5]~18\)) # (!\u_SD_TOP|sd_initial_inst|counter\(6) & ((\u_SD_TOP|sd_initial_inst|counter[5]~18\) # (GND)))
-- \u_SD_TOP|sd_initial_inst|counter[6]~20\ = CARRY((!\u_SD_TOP|sd_initial_inst|counter[5]~18\) # (!\u_SD_TOP|sd_initial_inst|counter\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|counter\(6),
	datad => VCC,
	cin => \u_SD_TOP|sd_initial_inst|counter[5]~18\,
	combout => \u_SD_TOP|sd_initial_inst|counter[6]~19_combout\,
	cout => \u_SD_TOP|sd_initial_inst|counter[6]~20\);

-- Location: FF_X23_Y14_N19
\u_SD_TOP|sd_initial_inst|counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|counter[6]~19_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_SD_TOP|sd_initial_inst|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|counter\(6));

-- Location: LCCOMB_X23_Y14_N20
\u_SD_TOP|sd_initial_inst|counter[7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|counter[7]~21_combout\ = (\u_SD_TOP|sd_initial_inst|counter\(7) & (\u_SD_TOP|sd_initial_inst|counter[6]~20\ $ (GND))) # (!\u_SD_TOP|sd_initial_inst|counter\(7) & (!\u_SD_TOP|sd_initial_inst|counter[6]~20\ & VCC))
-- \u_SD_TOP|sd_initial_inst|counter[7]~22\ = CARRY((\u_SD_TOP|sd_initial_inst|counter\(7) & !\u_SD_TOP|sd_initial_inst|counter[6]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|counter\(7),
	datad => VCC,
	cin => \u_SD_TOP|sd_initial_inst|counter[6]~20\,
	combout => \u_SD_TOP|sd_initial_inst|counter[7]~21_combout\,
	cout => \u_SD_TOP|sd_initial_inst|counter[7]~22\);

-- Location: FF_X23_Y14_N21
\u_SD_TOP|sd_initial_inst|counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|counter[7]~21_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_SD_TOP|sd_initial_inst|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|counter\(7));

-- Location: LCCOMB_X23_Y14_N22
\u_SD_TOP|sd_initial_inst|counter[8]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|counter[8]~23_combout\ = (\u_SD_TOP|sd_initial_inst|counter\(8) & (!\u_SD_TOP|sd_initial_inst|counter[7]~22\)) # (!\u_SD_TOP|sd_initial_inst|counter\(8) & ((\u_SD_TOP|sd_initial_inst|counter[7]~22\) # (GND)))
-- \u_SD_TOP|sd_initial_inst|counter[8]~24\ = CARRY((!\u_SD_TOP|sd_initial_inst|counter[7]~22\) # (!\u_SD_TOP|sd_initial_inst|counter\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|counter\(8),
	datad => VCC,
	cin => \u_SD_TOP|sd_initial_inst|counter[7]~22\,
	combout => \u_SD_TOP|sd_initial_inst|counter[8]~23_combout\,
	cout => \u_SD_TOP|sd_initial_inst|counter[8]~24\);

-- Location: FF_X23_Y14_N23
\u_SD_TOP|sd_initial_inst|counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|counter[8]~23_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_SD_TOP|sd_initial_inst|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|counter\(8));

-- Location: LCCOMB_X23_Y14_N2
\u_SD_TOP|sd_initial_inst|LessThan1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|LessThan1~1_combout\ = (((!\u_SD_TOP|sd_initial_inst|counter\(5)) # (!\u_SD_TOP|sd_initial_inst|counter\(4))) # (!\u_SD_TOP|sd_initial_inst|counter\(6))) # (!\u_SD_TOP|sd_initial_inst|counter\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|counter\(3),
	datab => \u_SD_TOP|sd_initial_inst|counter\(6),
	datac => \u_SD_TOP|sd_initial_inst|counter\(4),
	datad => \u_SD_TOP|sd_initial_inst|counter\(5),
	combout => \u_SD_TOP|sd_initial_inst|LessThan1~1_combout\);

-- Location: LCCOMB_X23_Y14_N0
\u_SD_TOP|sd_initial_inst|LessThan1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|LessThan1~2_combout\ = (\u_SD_TOP|sd_initial_inst|LessThan1~0_combout\) # (((\u_SD_TOP|sd_initial_inst|LessThan1~1_combout\) # (!\u_SD_TOP|sd_initial_inst|counter\(8))) # (!\u_SD_TOP|sd_initial_inst|counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|LessThan1~0_combout\,
	datab => \u_SD_TOP|sd_initial_inst|counter\(7),
	datac => \u_SD_TOP|sd_initial_inst|counter\(8),
	datad => \u_SD_TOP|sd_initial_inst|LessThan1~1_combout\,
	combout => \u_SD_TOP|sd_initial_inst|LessThan1~2_combout\);

-- Location: LCCOMB_X23_Y14_N30
\u_SD_TOP|sd_initial_inst|reset~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|reset~0_combout\ = !\u_SD_TOP|sd_initial_inst|LessThan1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|LessThan1~2_combout\,
	combout => \u_SD_TOP|sd_initial_inst|reset~0_combout\);

-- Location: FF_X23_Y14_N31
\u_SD_TOP|sd_initial_inst|reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|reset~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|reset~q\);

-- Location: LCCOMB_X18_Y13_N16
\u_SD_TOP|sd_initial_inst|CMD55[47]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|CMD55[47]~1_combout\ = (\u_SD_TOP|sd_initial_inst|state\(3)) # ((\u_SD_TOP|sd_initial_inst|state\(0) $ (!\u_SD_TOP|sd_initial_inst|state\(1))) # (!\u_SD_TOP|sd_initial_inst|reset~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datab => \u_SD_TOP|sd_initial_inst|state\(3),
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|reset~q\,
	combout => \u_SD_TOP|sd_initial_inst|CMD55[47]~1_combout\);

-- Location: LCCOMB_X18_Y10_N4
\u_SD_TOP|sd_initial_inst|CMD55[47]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD55[37]~0_combout\ & (\u_SD_TOP|sd_initial_inst|ACMD41[47]~4_combout\ & !\u_SD_TOP|sd_initial_inst|CMD55[47]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD55[37]~0_combout\,
	datac => \u_SD_TOP|sd_initial_inst|ACMD41[47]~4_combout\,
	datad => \u_SD_TOP|sd_initial_inst|CMD55[47]~1_combout\,
	combout => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\);

-- Location: FF_X17_Y10_N3
\u_SD_TOP|sd_initial_inst|CMD55[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector53~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(44));

-- Location: LCCOMB_X17_Y10_N8
\u_SD_TOP|sd_initial_inst|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector52~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(44))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(44),
	combout => \u_SD_TOP|sd_initial_inst|Selector52~0_combout\);

-- Location: FF_X17_Y10_N9
\u_SD_TOP|sd_initial_inst|CMD55[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector52~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(45));

-- Location: LCCOMB_X17_Y10_N6
\u_SD_TOP|sd_initial_inst|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector51~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(45))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(45),
	combout => \u_SD_TOP|sd_initial_inst|Selector51~0_combout\);

-- Location: FF_X17_Y10_N7
\u_SD_TOP|sd_initial_inst|CMD55[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector51~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(46));

-- Location: LCCOMB_X17_Y10_N0
\u_SD_TOP|sd_initial_inst|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector50~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & !\u_SD_TOP|sd_initial_inst|CMD55\(46))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(46),
	combout => \u_SD_TOP|sd_initial_inst|Selector50~0_combout\);

-- Location: FF_X17_Y10_N1
\u_SD_TOP|sd_initial_inst|CMD55[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector50~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(47));

-- Location: LCCOMB_X17_Y10_N20
\u_SD_TOP|sd_initial_inst|Equal4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal4~13_combout\ = (((\u_SD_TOP|sd_initial_inst|CMD55\(47)) # (!\u_SD_TOP|sd_initial_inst|CMD55\(45))) # (!\u_SD_TOP|sd_initial_inst|CMD55\(44))) # (!\u_SD_TOP|sd_initial_inst|CMD55\(46))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD55\(46),
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(44),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(45),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(47),
	combout => \u_SD_TOP|sd_initial_inst|Equal4~13_combout\);

-- Location: LCCOMB_X16_Y10_N24
\u_SD_TOP|sd_initial_inst|Selector62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector62~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD55\(34) & \u_SD_TOP|sd_initial_inst|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD55\(34),
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	combout => \u_SD_TOP|sd_initial_inst|Selector62~0_combout\);

-- Location: FF_X16_Y10_N25
\u_SD_TOP|sd_initial_inst|CMD55[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector62~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(35));

-- Location: LCCOMB_X17_Y10_N26
\u_SD_TOP|sd_initial_inst|Selector61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector61~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(35),
	combout => \u_SD_TOP|sd_initial_inst|Selector61~0_combout\);

-- Location: FF_X17_Y10_N27
\u_SD_TOP|sd_initial_inst|CMD55[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector61~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(36));

-- Location: LCCOMB_X17_Y10_N4
\u_SD_TOP|sd_initial_inst|Selector60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector60~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(36))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(36),
	combout => \u_SD_TOP|sd_initial_inst|Selector60~0_combout\);

-- Location: FF_X17_Y10_N5
\u_SD_TOP|sd_initial_inst|CMD55[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector60~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(37));

-- Location: LCCOMB_X17_Y10_N14
\u_SD_TOP|sd_initial_inst|Selector59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector59~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(37))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(37),
	combout => \u_SD_TOP|sd_initial_inst|Selector59~0_combout\);

-- Location: FF_X17_Y10_N15
\u_SD_TOP|sd_initial_inst|CMD55[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector59~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(38));

-- Location: LCCOMB_X17_Y10_N28
\u_SD_TOP|sd_initial_inst|Selector58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector58~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(38))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(38),
	combout => \u_SD_TOP|sd_initial_inst|Selector58~0_combout\);

-- Location: FF_X17_Y10_N29
\u_SD_TOP|sd_initial_inst|CMD55[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector58~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(39));

-- Location: LCCOMB_X17_Y10_N22
\u_SD_TOP|sd_initial_inst|Equal4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal4~11_combout\ = (\u_SD_TOP|sd_initial_inst|CMD55\(36)) # ((\u_SD_TOP|sd_initial_inst|CMD55\(38)) # ((\u_SD_TOP|sd_initial_inst|CMD55\(37)) # (\u_SD_TOP|sd_initial_inst|CMD55\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD55\(36),
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(38),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(37),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(39),
	combout => \u_SD_TOP|sd_initial_inst|Equal4~11_combout\);

-- Location: LCCOMB_X17_Y10_N10
\u_SD_TOP|sd_initial_inst|Selector57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector57~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & !\u_SD_TOP|sd_initial_inst|CMD55\(39))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(39),
	combout => \u_SD_TOP|sd_initial_inst|Selector57~0_combout\);

-- Location: FF_X17_Y10_N11
\u_SD_TOP|sd_initial_inst|CMD55[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector57~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(40));

-- Location: LCCOMB_X17_Y10_N16
\u_SD_TOP|sd_initial_inst|Selector56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector56~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(40),
	combout => \u_SD_TOP|sd_initial_inst|Selector56~0_combout\);

-- Location: FF_X17_Y10_N17
\u_SD_TOP|sd_initial_inst|CMD55[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector56~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(41));

-- Location: LCCOMB_X17_Y10_N18
\u_SD_TOP|sd_initial_inst|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector55~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(41))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(41),
	combout => \u_SD_TOP|sd_initial_inst|Selector55~0_combout\);

-- Location: FF_X17_Y10_N19
\u_SD_TOP|sd_initial_inst|CMD55[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector55~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(42));

-- Location: LCCOMB_X17_Y10_N12
\u_SD_TOP|sd_initial_inst|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector54~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & !\u_SD_TOP|sd_initial_inst|CMD55\(42))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(42),
	combout => \u_SD_TOP|sd_initial_inst|Selector54~0_combout\);

-- Location: FF_X17_Y10_N13
\u_SD_TOP|sd_initial_inst|CMD55[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector54~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(43));

-- Location: LCCOMB_X17_Y10_N24
\u_SD_TOP|sd_initial_inst|Equal4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal4~12_combout\ = (((\u_SD_TOP|sd_initial_inst|CMD55\(43)) # (!\u_SD_TOP|sd_initial_inst|CMD55\(41))) # (!\u_SD_TOP|sd_initial_inst|CMD55\(42))) # (!\u_SD_TOP|sd_initial_inst|CMD55\(40))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD55\(40),
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(42),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(43),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(41),
	combout => \u_SD_TOP|sd_initial_inst|Equal4~12_combout\);

-- Location: LCCOMB_X17_Y10_N30
\u_SD_TOP|sd_initial_inst|Equal4~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal4~14_combout\ = (\u_SD_TOP|sd_initial_inst|Equal4~10_combout\) # ((\u_SD_TOP|sd_initial_inst|Equal4~13_combout\) # ((\u_SD_TOP|sd_initial_inst|Equal4~11_combout\) # (\u_SD_TOP|sd_initial_inst|Equal4~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Equal4~10_combout\,
	datab => \u_SD_TOP|sd_initial_inst|Equal4~13_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Equal4~11_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal4~12_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Equal4~14_combout\);

-- Location: LCCOMB_X17_Y11_N26
\u_SD_TOP|sd_initial_inst|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Mux1~5_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & ((\u_SD_TOP|sd_initial_inst|state\(1)) # ((!\u_SD_TOP|sd_initial_inst|always3~0_combout\ & \u_SD_TOP|sd_initial_inst|rx_valid~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|always3~0_combout\,
	datad => \u_SD_TOP|sd_initial_inst|rx_valid~q\,
	combout => \u_SD_TOP|sd_initial_inst|Mux1~5_combout\);

-- Location: LCCOMB_X17_Y11_N18
\u_SD_TOP|sd_initial_inst|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Mux1~2_combout\ = (\u_SD_TOP|sd_initial_inst|state\(3) & (((!\u_SD_TOP|sd_initial_inst|Mux1~5_combout\)))) # (!\u_SD_TOP|sd_initial_inst|state\(3) & (\u_SD_TOP|sd_initial_inst|state\(1) & 
-- ((\u_SD_TOP|sd_initial_inst|Mux1~5_combout\) # (\u_SD_TOP|sd_initial_inst|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(3),
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|Mux1~5_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Mux0~1_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Mux1~2_combout\);

-- Location: LCCOMB_X19_Y11_N14
\u_SD_TOP|sd_initial_inst|cnt[1]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|cnt[1]~20_combout\ = (\u_SD_TOP|sd_initial_inst|cnt\(1) & (!\u_SD_TOP|sd_initial_inst|cnt[0]~15\)) # (!\u_SD_TOP|sd_initial_inst|cnt\(1) & ((\u_SD_TOP|sd_initial_inst|cnt[0]~15\) # (GND)))
-- \u_SD_TOP|sd_initial_inst|cnt[1]~21\ = CARRY((!\u_SD_TOP|sd_initial_inst|cnt[0]~15\) # (!\u_SD_TOP|sd_initial_inst|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|cnt\(1),
	datad => VCC,
	cin => \u_SD_TOP|sd_initial_inst|cnt[0]~15\,
	combout => \u_SD_TOP|sd_initial_inst|cnt[1]~20_combout\,
	cout => \u_SD_TOP|sd_initial_inst|cnt[1]~21\);

-- Location: LCCOMB_X19_Y11_N26
\u_SD_TOP|sd_initial_inst|cnt[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|cnt[7]~32_combout\ = (\u_SD_TOP|sd_initial_inst|cnt\(7) & (!\u_SD_TOP|sd_initial_inst|cnt[6]~31\)) # (!\u_SD_TOP|sd_initial_inst|cnt\(7) & ((\u_SD_TOP|sd_initial_inst|cnt[6]~31\) # (GND)))
-- \u_SD_TOP|sd_initial_inst|cnt[7]~33\ = CARRY((!\u_SD_TOP|sd_initial_inst|cnt[6]~31\) # (!\u_SD_TOP|sd_initial_inst|cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|cnt\(7),
	datad => VCC,
	cin => \u_SD_TOP|sd_initial_inst|cnt[6]~31\,
	combout => \u_SD_TOP|sd_initial_inst|cnt[7]~32_combout\,
	cout => \u_SD_TOP|sd_initial_inst|cnt[7]~33\);

-- Location: LCCOMB_X16_Y12_N10
\u_SD_TOP|sd_initial_inst|Selector92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector92~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(4),
	combout => \u_SD_TOP|sd_initial_inst|Selector92~0_combout\);

-- Location: FF_X16_Y12_N11
\u_SD_TOP|sd_initial_inst|CMD55[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector92~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(5));

-- Location: LCCOMB_X16_Y12_N16
\u_SD_TOP|sd_initial_inst|Selector91~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector91~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(5),
	combout => \u_SD_TOP|sd_initial_inst|Selector91~0_combout\);

-- Location: FF_X16_Y12_N17
\u_SD_TOP|sd_initial_inst|CMD55[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector91~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(6));

-- Location: LCCOMB_X16_Y12_N14
\u_SD_TOP|sd_initial_inst|Selector90~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector90~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(6),
	combout => \u_SD_TOP|sd_initial_inst|Selector90~0_combout\);

-- Location: FF_X16_Y12_N15
\u_SD_TOP|sd_initial_inst|CMD55[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector90~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(7));

-- Location: LCCOMB_X16_Y12_N26
\u_SD_TOP|sd_initial_inst|Selector89~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector89~0_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD55\(7) & \u_SD_TOP|sd_initial_inst|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(7),
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	combout => \u_SD_TOP|sd_initial_inst|Selector89~0_combout\);

-- Location: FF_X16_Y12_N27
\u_SD_TOP|sd_initial_inst|CMD55[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector89~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(8));

-- Location: LCCOMB_X16_Y12_N4
\u_SD_TOP|sd_initial_inst|Selector88~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector88~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(8),
	combout => \u_SD_TOP|sd_initial_inst|Selector88~0_combout\);

-- Location: FF_X16_Y12_N5
\u_SD_TOP|sd_initial_inst|CMD55[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector88~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(9));

-- Location: LCCOMB_X16_Y12_N22
\u_SD_TOP|sd_initial_inst|Selector87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector87~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(9),
	combout => \u_SD_TOP|sd_initial_inst|Selector87~0_combout\);

-- Location: FF_X16_Y12_N23
\u_SD_TOP|sd_initial_inst|CMD55[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector87~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(10));

-- Location: LCCOMB_X16_Y12_N8
\u_SD_TOP|sd_initial_inst|Selector86~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector86~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(10),
	combout => \u_SD_TOP|sd_initial_inst|Selector86~0_combout\);

-- Location: FF_X16_Y12_N9
\u_SD_TOP|sd_initial_inst|CMD55[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector86~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(11));

-- Location: LCCOMB_X19_Y10_N8
\u_SD_TOP|sd_initial_inst|Selector85~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector85~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(11),
	combout => \u_SD_TOP|sd_initial_inst|Selector85~0_combout\);

-- Location: FF_X19_Y10_N9
\u_SD_TOP|sd_initial_inst|CMD55[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector85~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(12));

-- Location: LCCOMB_X19_Y10_N30
\u_SD_TOP|sd_initial_inst|Selector84~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector84~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(12),
	combout => \u_SD_TOP|sd_initial_inst|Selector84~0_combout\);

-- Location: FF_X19_Y10_N31
\u_SD_TOP|sd_initial_inst|CMD55[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector84~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(13));

-- Location: LCCOMB_X19_Y10_N4
\u_SD_TOP|sd_initial_inst|Selector83~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector83~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(13),
	combout => \u_SD_TOP|sd_initial_inst|Selector83~0_combout\);

-- Location: FF_X19_Y10_N5
\u_SD_TOP|sd_initial_inst|CMD55[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector83~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(14));

-- Location: LCCOMB_X19_Y10_N26
\u_SD_TOP|sd_initial_inst|Selector82~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector82~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(14),
	combout => \u_SD_TOP|sd_initial_inst|Selector82~0_combout\);

-- Location: FF_X19_Y10_N27
\u_SD_TOP|sd_initial_inst|CMD55[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector82~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(15));

-- Location: LCCOMB_X19_Y10_N14
\u_SD_TOP|sd_initial_inst|Selector81~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector81~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(15),
	combout => \u_SD_TOP|sd_initial_inst|Selector81~0_combout\);

-- Location: FF_X19_Y10_N15
\u_SD_TOP|sd_initial_inst|CMD55[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector81~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(16));

-- Location: LCCOMB_X19_Y10_N20
\u_SD_TOP|sd_initial_inst|Selector80~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector80~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(16),
	combout => \u_SD_TOP|sd_initial_inst|Selector80~0_combout\);

-- Location: FF_X19_Y10_N21
\u_SD_TOP|sd_initial_inst|CMD55[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector80~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(17));

-- Location: LCCOMB_X19_Y10_N22
\u_SD_TOP|sd_initial_inst|Selector79~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector79~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(17),
	combout => \u_SD_TOP|sd_initial_inst|Selector79~0_combout\);

-- Location: FF_X19_Y10_N23
\u_SD_TOP|sd_initial_inst|CMD55[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector79~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(18));

-- Location: LCCOMB_X19_Y10_N0
\u_SD_TOP|sd_initial_inst|Selector78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector78~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(18),
	combout => \u_SD_TOP|sd_initial_inst|Selector78~0_combout\);

-- Location: FF_X19_Y10_N1
\u_SD_TOP|sd_initial_inst|CMD55[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector78~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(19));

-- Location: LCCOMB_X19_Y10_N28
\u_SD_TOP|sd_initial_inst|Selector77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector77~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD55\(19) & \u_SD_TOP|sd_initial_inst|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(19),
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	combout => \u_SD_TOP|sd_initial_inst|Selector77~0_combout\);

-- Location: FF_X19_Y10_N29
\u_SD_TOP|sd_initial_inst|CMD55[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector77~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(20));

-- Location: LCCOMB_X19_Y10_N18
\u_SD_TOP|sd_initial_inst|Selector76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector76~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(20),
	combout => \u_SD_TOP|sd_initial_inst|Selector76~0_combout\);

-- Location: FF_X19_Y10_N19
\u_SD_TOP|sd_initial_inst|CMD55[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector76~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(21));

-- Location: LCCOMB_X19_Y10_N16
\u_SD_TOP|sd_initial_inst|Selector75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector75~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD55\(21) & \u_SD_TOP|sd_initial_inst|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(21),
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	combout => \u_SD_TOP|sd_initial_inst|Selector75~0_combout\);

-- Location: FF_X19_Y10_N17
\u_SD_TOP|sd_initial_inst|CMD55[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector75~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(22));

-- Location: LCCOMB_X19_Y10_N2
\u_SD_TOP|sd_initial_inst|Selector74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector74~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(22),
	combout => \u_SD_TOP|sd_initial_inst|Selector74~0_combout\);

-- Location: FF_X19_Y10_N3
\u_SD_TOP|sd_initial_inst|CMD55[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector74~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(23));

-- Location: LCCOMB_X19_Y10_N24
\u_SD_TOP|sd_initial_inst|Equal4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal4~6_combout\ = (\u_SD_TOP|sd_initial_inst|CMD55\(22)) # ((\u_SD_TOP|sd_initial_inst|CMD55\(21)) # ((\u_SD_TOP|sd_initial_inst|CMD55\(23)) # (\u_SD_TOP|sd_initial_inst|CMD55\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD55\(22),
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(21),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(23),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(20),
	combout => \u_SD_TOP|sd_initial_inst|Equal4~6_combout\);

-- Location: LCCOMB_X19_Y10_N10
\u_SD_TOP|sd_initial_inst|Selector73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector73~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(23),
	combout => \u_SD_TOP|sd_initial_inst|Selector73~0_combout\);

-- Location: FF_X19_Y10_N11
\u_SD_TOP|sd_initial_inst|CMD55[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector73~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(24));

-- Location: LCCOMB_X16_Y10_N4
\u_SD_TOP|sd_initial_inst|Selector72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector72~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(24),
	combout => \u_SD_TOP|sd_initial_inst|Selector72~0_combout\);

-- Location: FF_X16_Y10_N5
\u_SD_TOP|sd_initial_inst|CMD55[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector72~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(25));

-- Location: LCCOMB_X16_Y10_N22
\u_SD_TOP|sd_initial_inst|Selector71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector71~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(25),
	combout => \u_SD_TOP|sd_initial_inst|Selector71~0_combout\);

-- Location: FF_X16_Y10_N23
\u_SD_TOP|sd_initial_inst|CMD55[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector71~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(26));

-- Location: LCCOMB_X16_Y10_N20
\u_SD_TOP|sd_initial_inst|Selector70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector70~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(26),
	combout => \u_SD_TOP|sd_initial_inst|Selector70~0_combout\);

-- Location: FF_X16_Y10_N21
\u_SD_TOP|sd_initial_inst|CMD55[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector70~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(27));

-- Location: LCCOMB_X16_Y10_N8
\u_SD_TOP|sd_initial_inst|Selector69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector69~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(27),
	combout => \u_SD_TOP|sd_initial_inst|Selector69~0_combout\);

-- Location: FF_X16_Y10_N9
\u_SD_TOP|sd_initial_inst|CMD55[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector69~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(28));

-- Location: LCCOMB_X16_Y10_N30
\u_SD_TOP|sd_initial_inst|Selector66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector66~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD55\(30) & \u_SD_TOP|sd_initial_inst|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD55\(30),
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	combout => \u_SD_TOP|sd_initial_inst|Selector66~0_combout\);

-- Location: FF_X16_Y10_N31
\u_SD_TOP|sd_initial_inst|CMD55[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector66~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(31));

-- Location: LCCOMB_X16_Y10_N26
\u_SD_TOP|sd_initial_inst|Selector68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector68~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(28))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(28),
	combout => \u_SD_TOP|sd_initial_inst|Selector68~0_combout\);

-- Location: FF_X16_Y10_N27
\u_SD_TOP|sd_initial_inst|CMD55[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector68~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(29));

-- Location: LCCOMB_X16_Y10_N12
\u_SD_TOP|sd_initial_inst|Selector67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector67~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(29))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(29),
	combout => \u_SD_TOP|sd_initial_inst|Selector67~0_combout\);

-- Location: FF_X16_Y10_N13
\u_SD_TOP|sd_initial_inst|CMD55[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector67~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(30));

-- Location: LCCOMB_X16_Y10_N16
\u_SD_TOP|sd_initial_inst|Equal4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal4~8_combout\ = (\u_SD_TOP|sd_initial_inst|CMD55\(29)) # ((\u_SD_TOP|sd_initial_inst|CMD55\(28)) # ((\u_SD_TOP|sd_initial_inst|CMD55\(31)) # (\u_SD_TOP|sd_initial_inst|CMD55\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD55\(29),
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(28),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(31),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(30),
	combout => \u_SD_TOP|sd_initial_inst|Equal4~8_combout\);

-- Location: LCCOMB_X19_Y10_N6
\u_SD_TOP|sd_initial_inst|Equal4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal4~5_combout\ = (\u_SD_TOP|sd_initial_inst|CMD55\(18)) # ((\u_SD_TOP|sd_initial_inst|CMD55\(17)) # ((\u_SD_TOP|sd_initial_inst|CMD55\(16)) # (\u_SD_TOP|sd_initial_inst|CMD55\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD55\(18),
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(17),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(16),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(19),
	combout => \u_SD_TOP|sd_initial_inst|Equal4~5_combout\);

-- Location: LCCOMB_X18_Y10_N28
\u_SD_TOP|sd_initial_inst|Equal4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal4~9_combout\ = (\u_SD_TOP|sd_initial_inst|Equal4~7_combout\) # ((\u_SD_TOP|sd_initial_inst|Equal4~6_combout\) # ((\u_SD_TOP|sd_initial_inst|Equal4~8_combout\) # (\u_SD_TOP|sd_initial_inst|Equal4~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Equal4~7_combout\,
	datab => \u_SD_TOP|sd_initial_inst|Equal4~6_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Equal4~8_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal4~5_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Equal4~9_combout\);

-- Location: LCCOMB_X18_Y10_N22
\u_SD_TOP|sd_initial_inst|cnt[9]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|cnt[9]~38_combout\ = (\u_SD_TOP|sd_initial_inst|always3~2_combout\) # ((\u_SD_TOP|sd_initial_inst|Equal4~14_combout\) # ((\u_SD_TOP|sd_initial_inst|Equal4~4_combout\) # (\u_SD_TOP|sd_initial_inst|Equal4~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|always3~2_combout\,
	datab => \u_SD_TOP|sd_initial_inst|Equal4~14_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Equal4~4_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal4~9_combout\,
	combout => \u_SD_TOP|sd_initial_inst|cnt[9]~38_combout\);

-- Location: LCCOMB_X18_Y10_N12
\u_SD_TOP|sd_initial_inst|always3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|always3~3_combout\ = (!\u_SD_TOP|sd_initial_inst|rx_valid~q\) # (!\u_SD_TOP|sd_initial_inst|always3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|always3~0_combout\,
	datad => \u_SD_TOP|sd_initial_inst|rx_valid~q\,
	combout => \u_SD_TOP|sd_initial_inst|always3~3_combout\);

-- Location: LCCOMB_X19_Y13_N16
\u_SD_TOP|sd_initial_inst|Selector186~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector186~0_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD0\(6) & \u_SD_TOP|sd_initial_inst|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD0\(6),
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	combout => \u_SD_TOP|sd_initial_inst|Selector186~0_combout\);

-- Location: LCCOMB_X19_Y13_N24
\u_SD_TOP|sd_initial_inst|state~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|state~1_combout\ = (!\u_SD_TOP|sd_initial_inst|state\(2) & !\u_SD_TOP|sd_initial_inst|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	combout => \u_SD_TOP|sd_initial_inst|state~1_combout\);

-- Location: LCCOMB_X19_Y13_N0
\u_SD_TOP|sd_initial_inst|CMD0[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|CMD0[0]~0_combout\ = (\u_SD_TOP|sd_initial_inst|reset~q\ & !\u_SD_TOP|sd_initial_inst|state\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|reset~q\,
	datad => \u_SD_TOP|sd_initial_inst|state\(3),
	combout => \u_SD_TOP|sd_initial_inst|CMD0[0]~0_combout\);

-- Location: LCCOMB_X19_Y13_N22
\u_SD_TOP|sd_initial_inst|CMD0[47]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\ = (\u_SD_TOP|sd_initial_inst|state~1_combout\ & (\u_SD_TOP|sd_initial_inst|CMD0[0]~0_combout\ & ((!\u_SD_TOP|sd_initial_inst|Equal0~15_combout\) # (!\u_SD_TOP|sd_initial_inst|state\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datab => \u_SD_TOP|sd_initial_inst|state~1_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Equal0~15_combout\,
	datad => \u_SD_TOP|sd_initial_inst|CMD0[0]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\);

-- Location: FF_X19_Y13_N17
\u_SD_TOP|sd_initial_inst|CMD0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector186~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(7));

-- Location: LCCOMB_X21_Y13_N8
\u_SD_TOP|sd_initial_inst|Selector185~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector185~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & !\u_SD_TOP|sd_initial_inst|CMD0\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	datad => \u_SD_TOP|sd_initial_inst|CMD0\(7),
	combout => \u_SD_TOP|sd_initial_inst|Selector185~0_combout\);

-- Location: FF_X21_Y13_N9
\u_SD_TOP|sd_initial_inst|CMD0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector185~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(8));

-- Location: LCCOMB_X21_Y13_N22
\u_SD_TOP|sd_initial_inst|Selector184~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector184~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(8),
	combout => \u_SD_TOP|sd_initial_inst|Selector184~0_combout\);

-- Location: FF_X21_Y13_N23
\u_SD_TOP|sd_initial_inst|CMD0[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector184~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(9));

-- Location: LCCOMB_X21_Y13_N4
\u_SD_TOP|sd_initial_inst|Selector183~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector183~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(9),
	combout => \u_SD_TOP|sd_initial_inst|Selector183~0_combout\);

-- Location: FF_X21_Y13_N5
\u_SD_TOP|sd_initial_inst|CMD0[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector183~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(10));

-- Location: LCCOMB_X21_Y13_N30
\u_SD_TOP|sd_initial_inst|Selector182~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector182~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(10),
	combout => \u_SD_TOP|sd_initial_inst|Selector182~0_combout\);

-- Location: FF_X21_Y13_N31
\u_SD_TOP|sd_initial_inst|CMD0[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector182~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(11));

-- Location: LCCOMB_X21_Y13_N28
\u_SD_TOP|sd_initial_inst|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal0~2_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD0\(9) & (!\u_SD_TOP|sd_initial_inst|CMD0\(8) & (!\u_SD_TOP|sd_initial_inst|CMD0\(11) & !\u_SD_TOP|sd_initial_inst|CMD0\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD0\(9),
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(8),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(11),
	datad => \u_SD_TOP|sd_initial_inst|CMD0\(10),
	combout => \u_SD_TOP|sd_initial_inst|Equal0~2_combout\);

-- Location: LCCOMB_X19_Y13_N18
\u_SD_TOP|sd_initial_inst|Selector189~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector189~0_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD0\(3) & \u_SD_TOP|sd_initial_inst|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD0\(3),
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	combout => \u_SD_TOP|sd_initial_inst|Selector189~0_combout\);

-- Location: FF_X19_Y13_N19
\u_SD_TOP|sd_initial_inst|CMD0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector189~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(4));

-- Location: LCCOMB_X19_Y13_N30
\u_SD_TOP|sd_initial_inst|Selector188~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector188~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & !\u_SD_TOP|sd_initial_inst|CMD0\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	datad => \u_SD_TOP|sd_initial_inst|CMD0\(4),
	combout => \u_SD_TOP|sd_initial_inst|Selector188~0_combout\);

-- Location: FF_X19_Y13_N31
\u_SD_TOP|sd_initial_inst|CMD0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector188~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(5));

-- Location: LCCOMB_X19_Y13_N14
\u_SD_TOP|sd_initial_inst|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal0~1_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD0\(6) & (\u_SD_TOP|sd_initial_inst|CMD0\(7) & (!\u_SD_TOP|sd_initial_inst|CMD0\(5) & \u_SD_TOP|sd_initial_inst|CMD0\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD0\(6),
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(7),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(5),
	datad => \u_SD_TOP|sd_initial_inst|CMD0\(4),
	combout => \u_SD_TOP|sd_initial_inst|Equal0~1_combout\);

-- Location: LCCOMB_X21_Y13_N20
\u_SD_TOP|sd_initial_inst|Selector178~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector178~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD0\(14) & \u_SD_TOP|sd_initial_inst|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD0\(14),
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	combout => \u_SD_TOP|sd_initial_inst|Selector178~0_combout\);

-- Location: FF_X21_Y13_N21
\u_SD_TOP|sd_initial_inst|CMD0[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector178~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(15));

-- Location: LCCOMB_X21_Y13_N26
\u_SD_TOP|sd_initial_inst|Selector181~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector181~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(11),
	combout => \u_SD_TOP|sd_initial_inst|Selector181~0_combout\);

-- Location: FF_X21_Y13_N27
\u_SD_TOP|sd_initial_inst|CMD0[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector181~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(12));

-- Location: LCCOMB_X21_Y13_N24
\u_SD_TOP|sd_initial_inst|Selector180~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector180~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(12),
	combout => \u_SD_TOP|sd_initial_inst|Selector180~0_combout\);

-- Location: FF_X21_Y13_N25
\u_SD_TOP|sd_initial_inst|CMD0[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector180~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(13));

-- Location: LCCOMB_X21_Y13_N10
\u_SD_TOP|sd_initial_inst|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal0~3_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD0\(14) & (!\u_SD_TOP|sd_initial_inst|CMD0\(15) & (!\u_SD_TOP|sd_initial_inst|CMD0\(12) & !\u_SD_TOP|sd_initial_inst|CMD0\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD0\(14),
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(15),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(12),
	datad => \u_SD_TOP|sd_initial_inst|CMD0\(13),
	combout => \u_SD_TOP|sd_initial_inst|Equal0~3_combout\);

-- Location: LCCOMB_X21_Y13_N0
\u_SD_TOP|sd_initial_inst|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal0~4_combout\ = (\u_SD_TOP|sd_initial_inst|Equal0~0_combout\ & (\u_SD_TOP|sd_initial_inst|Equal0~2_combout\ & (\u_SD_TOP|sd_initial_inst|Equal0~1_combout\ & \u_SD_TOP|sd_initial_inst|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Equal0~0_combout\,
	datab => \u_SD_TOP|sd_initial_inst|Equal0~2_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Equal0~1_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal0~3_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Equal0~4_combout\);

-- Location: LCCOMB_X21_Y14_N14
\u_SD_TOP|sd_initial_inst|Selector172~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector172~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD0\(20) & \u_SD_TOP|sd_initial_inst|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD0\(20),
	datab => \u_SD_TOP|sd_initial_inst|state\(0),
	combout => \u_SD_TOP|sd_initial_inst|Selector172~0_combout\);

-- Location: FF_X21_Y14_N15
\u_SD_TOP|sd_initial_inst|CMD0[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector172~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(21));

-- Location: LCCOMB_X21_Y14_N16
\u_SD_TOP|sd_initial_inst|Selector171~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector171~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(0),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(21),
	combout => \u_SD_TOP|sd_initial_inst|Selector171~0_combout\);

-- Location: FF_X21_Y14_N17
\u_SD_TOP|sd_initial_inst|CMD0[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector171~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(22));

-- Location: LCCOMB_X21_Y14_N30
\u_SD_TOP|sd_initial_inst|Selector170~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector170~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD0\(22) & \u_SD_TOP|sd_initial_inst|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(22),
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	combout => \u_SD_TOP|sd_initial_inst|Selector170~0_combout\);

-- Location: FF_X21_Y14_N31
\u_SD_TOP|sd_initial_inst|CMD0[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector170~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(23));

-- Location: LCCOMB_X21_Y14_N26
\u_SD_TOP|sd_initial_inst|Selector169~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector169~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(23))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(0),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(23),
	combout => \u_SD_TOP|sd_initial_inst|Selector169~0_combout\);

-- Location: FF_X21_Y14_N27
\u_SD_TOP|sd_initial_inst|CMD0[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector169~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(24));

-- Location: LCCOMB_X21_Y14_N28
\u_SD_TOP|sd_initial_inst|Selector168~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector168~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(24))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(0),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(24),
	combout => \u_SD_TOP|sd_initial_inst|Selector168~0_combout\);

-- Location: FF_X21_Y14_N29
\u_SD_TOP|sd_initial_inst|CMD0[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector168~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(25));

-- Location: LCCOMB_X21_Y14_N22
\u_SD_TOP|sd_initial_inst|Selector167~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector167~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD0\(25) & \u_SD_TOP|sd_initial_inst|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(25),
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	combout => \u_SD_TOP|sd_initial_inst|Selector167~0_combout\);

-- Location: FF_X21_Y14_N23
\u_SD_TOP|sd_initial_inst|CMD0[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector167~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(26));

-- Location: LCCOMB_X21_Y14_N4
\u_SD_TOP|sd_initial_inst|Selector166~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector166~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(26))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(0),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(26),
	combout => \u_SD_TOP|sd_initial_inst|Selector166~0_combout\);

-- Location: FF_X21_Y14_N5
\u_SD_TOP|sd_initial_inst|CMD0[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector166~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(27));

-- Location: LCCOMB_X21_Y14_N0
\u_SD_TOP|sd_initial_inst|Selector165~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector165~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(27))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(0),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(27),
	combout => \u_SD_TOP|sd_initial_inst|Selector165~0_combout\);

-- Location: FF_X21_Y14_N1
\u_SD_TOP|sd_initial_inst|CMD0[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector165~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(28));

-- Location: LCCOMB_X21_Y14_N18
\u_SD_TOP|sd_initial_inst|Selector164~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector164~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD0\(28) & \u_SD_TOP|sd_initial_inst|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(28),
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	combout => \u_SD_TOP|sd_initial_inst|Selector164~0_combout\);

-- Location: FF_X21_Y14_N19
\u_SD_TOP|sd_initial_inst|CMD0[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector164~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(29));

-- Location: LCCOMB_X21_Y14_N8
\u_SD_TOP|sd_initial_inst|Selector163~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector163~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD0\(29) & \u_SD_TOP|sd_initial_inst|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(29),
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	combout => \u_SD_TOP|sd_initial_inst|Selector163~0_combout\);

-- Location: FF_X21_Y14_N9
\u_SD_TOP|sd_initial_inst|CMD0[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector163~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(30));

-- Location: LCCOMB_X21_Y14_N24
\u_SD_TOP|sd_initial_inst|Equal0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal0~8_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD0\(31) & (!\u_SD_TOP|sd_initial_inst|CMD0\(28) & (!\u_SD_TOP|sd_initial_inst|CMD0\(30) & !\u_SD_TOP|sd_initial_inst|CMD0\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD0\(31),
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(28),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(30),
	datad => \u_SD_TOP|sd_initial_inst|CMD0\(29),
	combout => \u_SD_TOP|sd_initial_inst|Equal0~8_combout\);

-- Location: LCCOMB_X21_Y13_N14
\u_SD_TOP|sd_initial_inst|Selector177~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector177~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(15),
	combout => \u_SD_TOP|sd_initial_inst|Selector177~0_combout\);

-- Location: FF_X21_Y13_N15
\u_SD_TOP|sd_initial_inst|CMD0[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector177~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(16));

-- Location: LCCOMB_X21_Y13_N16
\u_SD_TOP|sd_initial_inst|Selector176~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector176~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(16),
	combout => \u_SD_TOP|sd_initial_inst|Selector176~0_combout\);

-- Location: FF_X21_Y13_N17
\u_SD_TOP|sd_initial_inst|CMD0[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector176~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(17));

-- Location: LCCOMB_X21_Y13_N18
\u_SD_TOP|sd_initial_inst|Selector175~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector175~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(17),
	combout => \u_SD_TOP|sd_initial_inst|Selector175~0_combout\);

-- Location: FF_X21_Y13_N19
\u_SD_TOP|sd_initial_inst|CMD0[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector175~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(18));

-- Location: LCCOMB_X21_Y13_N2
\u_SD_TOP|sd_initial_inst|Equal0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal0~5_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD0\(19) & (!\u_SD_TOP|sd_initial_inst|CMD0\(17) & (!\u_SD_TOP|sd_initial_inst|CMD0\(16) & !\u_SD_TOP|sd_initial_inst|CMD0\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD0\(19),
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(17),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(16),
	datad => \u_SD_TOP|sd_initial_inst|CMD0\(18),
	combout => \u_SD_TOP|sd_initial_inst|Equal0~5_combout\);

-- Location: LCCOMB_X21_Y14_N20
\u_SD_TOP|sd_initial_inst|Equal0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal0~6_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD0\(20) & (!\u_SD_TOP|sd_initial_inst|CMD0\(21) & (!\u_SD_TOP|sd_initial_inst|CMD0\(23) & !\u_SD_TOP|sd_initial_inst|CMD0\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD0\(20),
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(21),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(23),
	datad => \u_SD_TOP|sd_initial_inst|CMD0\(22),
	combout => \u_SD_TOP|sd_initial_inst|Equal0~6_combout\);

-- Location: LCCOMB_X21_Y14_N10
\u_SD_TOP|sd_initial_inst|Equal0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal0~9_combout\ = (\u_SD_TOP|sd_initial_inst|Equal0~7_combout\ & (\u_SD_TOP|sd_initial_inst|Equal0~8_combout\ & (\u_SD_TOP|sd_initial_inst|Equal0~5_combout\ & \u_SD_TOP|sd_initial_inst|Equal0~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Equal0~7_combout\,
	datab => \u_SD_TOP|sd_initial_inst|Equal0~8_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Equal0~5_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal0~6_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Equal0~9_combout\);

-- Location: LCCOMB_X21_Y14_N2
\u_SD_TOP|sd_initial_inst|Selector162~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector162~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(30))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(0),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(30),
	combout => \u_SD_TOP|sd_initial_inst|Selector162~0_combout\);

-- Location: FF_X21_Y14_N3
\u_SD_TOP|sd_initial_inst|CMD0[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector162~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(31));

-- Location: LCCOMB_X18_Y14_N24
\u_SD_TOP|sd_initial_inst|Selector161~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector161~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD0\(31) & \u_SD_TOP|sd_initial_inst|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(31),
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	combout => \u_SD_TOP|sd_initial_inst|Selector161~0_combout\);

-- Location: FF_X18_Y14_N25
\u_SD_TOP|sd_initial_inst|CMD0[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector161~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(32));

-- Location: LCCOMB_X19_Y14_N8
\u_SD_TOP|sd_initial_inst|Selector160~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector160~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(32))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	datad => \u_SD_TOP|sd_initial_inst|CMD0\(32),
	combout => \u_SD_TOP|sd_initial_inst|Selector160~0_combout\);

-- Location: FF_X19_Y14_N9
\u_SD_TOP|sd_initial_inst|CMD0[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector160~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(33));

-- Location: LCCOMB_X19_Y14_N14
\u_SD_TOP|sd_initial_inst|Selector159~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector159~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(33))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(0),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(33),
	combout => \u_SD_TOP|sd_initial_inst|Selector159~0_combout\);

-- Location: FF_X19_Y14_N15
\u_SD_TOP|sd_initial_inst|CMD0[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector159~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(34));

-- Location: LCCOMB_X19_Y14_N18
\u_SD_TOP|sd_initial_inst|Equal0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal0~10_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD0\(35) & (!\u_SD_TOP|sd_initial_inst|CMD0\(34) & (!\u_SD_TOP|sd_initial_inst|CMD0\(33) & !\u_SD_TOP|sd_initial_inst|CMD0\(32))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD0\(35),
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(34),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(33),
	datad => \u_SD_TOP|sd_initial_inst|CMD0\(32),
	combout => \u_SD_TOP|sd_initial_inst|Equal0~10_combout\);

-- Location: LCCOMB_X19_Y14_N26
\u_SD_TOP|sd_initial_inst|Selector152~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector152~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD0\(40) & \u_SD_TOP|sd_initial_inst|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD0\(40),
	datab => \u_SD_TOP|sd_initial_inst|state\(0),
	combout => \u_SD_TOP|sd_initial_inst|Selector152~0_combout\);

-- Location: FF_X19_Y14_N27
\u_SD_TOP|sd_initial_inst|CMD0[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector152~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(41));

-- Location: LCCOMB_X19_Y14_N20
\u_SD_TOP|sd_initial_inst|Selector151~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector151~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(41))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(0),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(41),
	combout => \u_SD_TOP|sd_initial_inst|Selector151~0_combout\);

-- Location: FF_X19_Y14_N21
\u_SD_TOP|sd_initial_inst|CMD0[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector151~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(42));

-- Location: LCCOMB_X19_Y14_N2
\u_SD_TOP|sd_initial_inst|Selector150~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector150~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD0\(42) & \u_SD_TOP|sd_initial_inst|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(42),
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	combout => \u_SD_TOP|sd_initial_inst|Selector150~0_combout\);

-- Location: FF_X19_Y14_N3
\u_SD_TOP|sd_initial_inst|CMD0[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector150~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(43));

-- Location: LCCOMB_X18_Y14_N22
\u_SD_TOP|sd_initial_inst|Selector149~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector149~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(43))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	datad => \u_SD_TOP|sd_initial_inst|CMD0\(43),
	combout => \u_SD_TOP|sd_initial_inst|Selector149~0_combout\);

-- Location: FF_X18_Y14_N23
\u_SD_TOP|sd_initial_inst|CMD0[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector149~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(44));

-- Location: LCCOMB_X18_Y14_N20
\u_SD_TOP|sd_initial_inst|Selector148~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector148~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|CMD0\(44))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(0),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(44),
	combout => \u_SD_TOP|sd_initial_inst|Selector148~0_combout\);

-- Location: FF_X18_Y14_N21
\u_SD_TOP|sd_initial_inst|CMD0[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector148~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(45));

-- Location: LCCOMB_X18_Y14_N16
\u_SD_TOP|sd_initial_inst|Selector147~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector147~0_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD0\(45) & \u_SD_TOP|sd_initial_inst|state\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(45),
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	combout => \u_SD_TOP|sd_initial_inst|Selector147~0_combout\);

-- Location: FF_X18_Y14_N17
\u_SD_TOP|sd_initial_inst|CMD0[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector147~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD0[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD0\(46));

-- Location: LCCOMB_X18_Y14_N26
\u_SD_TOP|sd_initial_inst|Equal0~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal0~13_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD0\(47) & (\u_SD_TOP|sd_initial_inst|CMD0\(46) & (!\u_SD_TOP|sd_initial_inst|CMD0\(44) & !\u_SD_TOP|sd_initial_inst|CMD0\(45))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD0\(47),
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(46),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(44),
	datad => \u_SD_TOP|sd_initial_inst|CMD0\(45),
	combout => \u_SD_TOP|sd_initial_inst|Equal0~13_combout\);

-- Location: LCCOMB_X19_Y14_N28
\u_SD_TOP|sd_initial_inst|Equal0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal0~12_combout\ = (!\u_SD_TOP|sd_initial_inst|CMD0\(40) & (!\u_SD_TOP|sd_initial_inst|CMD0\(43) & (!\u_SD_TOP|sd_initial_inst|CMD0\(41) & !\u_SD_TOP|sd_initial_inst|CMD0\(42))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD0\(40),
	datab => \u_SD_TOP|sd_initial_inst|CMD0\(43),
	datac => \u_SD_TOP|sd_initial_inst|CMD0\(41),
	datad => \u_SD_TOP|sd_initial_inst|CMD0\(42),
	combout => \u_SD_TOP|sd_initial_inst|Equal0~12_combout\);

-- Location: LCCOMB_X19_Y14_N6
\u_SD_TOP|sd_initial_inst|Equal0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal0~14_combout\ = (\u_SD_TOP|sd_initial_inst|Equal0~11_combout\ & (\u_SD_TOP|sd_initial_inst|Equal0~10_combout\ & (\u_SD_TOP|sd_initial_inst|Equal0~13_combout\ & \u_SD_TOP|sd_initial_inst|Equal0~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Equal0~11_combout\,
	datab => \u_SD_TOP|sd_initial_inst|Equal0~10_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Equal0~13_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal0~12_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Equal0~14_combout\);

-- Location: LCCOMB_X19_Y14_N30
\u_SD_TOP|sd_initial_inst|Equal0~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal0~15_combout\ = (\u_SD_TOP|sd_initial_inst|Equal0~4_combout\ & (\u_SD_TOP|sd_initial_inst|Equal0~9_combout\ & \u_SD_TOP|sd_initial_inst|Equal0~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|Equal0~4_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Equal0~9_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal0~14_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Equal0~15_combout\);

-- Location: LCCOMB_X17_Y14_N18
\u_SD_TOP|sd_initial_inst|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Mux3~2_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & (((\u_SD_TOP|sd_initial_inst|state\(1))))) # (!\u_SD_TOP|sd_initial_inst|state\(2) & ((\u_SD_TOP|sd_initial_inst|state\(1) & 
-- (\u_SD_TOP|sd_initial_inst|LessThan3~2_combout\)) # (!\u_SD_TOP|sd_initial_inst|state\(1) & ((!\u_SD_TOP|sd_initial_inst|Equal0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|LessThan3~2_combout\,
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|Equal0~15_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Mux3~2_combout\);

-- Location: LCCOMB_X17_Y11_N4
\u_SD_TOP|sd_initial_inst|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Mux3~3_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & ((\u_SD_TOP|sd_initial_inst|Mux3~2_combout\ & (\u_SD_TOP|sd_initial_inst|state~12_combout\)) # (!\u_SD_TOP|sd_initial_inst|Mux3~2_combout\ & 
-- ((\u_SD_TOP|sd_initial_inst|always3~3_combout\))))) # (!\u_SD_TOP|sd_initial_inst|state\(2) & (((\u_SD_TOP|sd_initial_inst|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state~12_combout\,
	datab => \u_SD_TOP|sd_initial_inst|always3~3_combout\,
	datac => \u_SD_TOP|sd_initial_inst|state\(2),
	datad => \u_SD_TOP|sd_initial_inst|Mux3~2_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Mux3~3_combout\);

-- Location: LCCOMB_X18_Y10_N10
\u_SD_TOP|sd_initial_inst|CMD55[37]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|CMD55[37]~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & (!\u_SD_TOP|sd_initial_inst|Equal4~14_combout\ & (!\u_SD_TOP|sd_initial_inst|Equal4~4_combout\ & !\u_SD_TOP|sd_initial_inst|Equal4~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datab => \u_SD_TOP|sd_initial_inst|Equal4~14_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Equal4~4_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal4~9_combout\,
	combout => \u_SD_TOP|sd_initial_inst|CMD55[37]~0_combout\);

-- Location: LCCOMB_X18_Y10_N24
\u_SD_TOP|sd_initial_inst|state~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|state~9_combout\ = (\u_SD_TOP|sd_initial_inst|CMD55[37]~0_combout\ & ((\u_SD_TOP|sd_initial_inst|always3~2_combout\) # ((\u_SD_TOP|sd_initial_inst|state\(2) & !\u_SD_TOP|sd_initial_inst|LessThan4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(2),
	datab => \u_SD_TOP|sd_initial_inst|LessThan4~0_combout\,
	datac => \u_SD_TOP|sd_initial_inst|always3~2_combout\,
	datad => \u_SD_TOP|sd_initial_inst|CMD55[37]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|state~9_combout\);

-- Location: LCCOMB_X17_Y11_N30
\u_SD_TOP|sd_initial_inst|state~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|state~10_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & (((\u_SD_TOP|sd_initial_inst|always3~2_combout\ & !\u_SD_TOP|sd_initial_inst|state\(2))))) # (!\u_SD_TOP|sd_initial_inst|state\(1) & 
-- ((\u_SD_TOP|sd_initial_inst|Equal2~15_combout\) # ((!\u_SD_TOP|sd_initial_inst|state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Equal2~15_combout\,
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|always3~2_combout\,
	datad => \u_SD_TOP|sd_initial_inst|state\(2),
	combout => \u_SD_TOP|sd_initial_inst|state~10_combout\);

-- Location: LCCOMB_X17_Y11_N8
\u_SD_TOP|sd_initial_inst|state~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|state~11_combout\ = (!\u_SD_TOP|sd_initial_inst|state\(0) & (\u_SD_TOP|sd_initial_inst|CMD0[0]~0_combout\ & ((\u_SD_TOP|sd_initial_inst|state~9_combout\) # (\u_SD_TOP|sd_initial_inst|state~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datab => \u_SD_TOP|sd_initial_inst|state~9_combout\,
	datac => \u_SD_TOP|sd_initial_inst|state~10_combout\,
	datad => \u_SD_TOP|sd_initial_inst|CMD0[0]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|state~11_combout\);

-- Location: LCCOMB_X19_Y13_N6
\u_SD_TOP|sd_initial_inst|state~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|state~2_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & (\u_SD_TOP|sd_initial_inst|state\(3) & (\u_SD_TOP|sd_initial_inst|reset~q\ & \u_SD_TOP|sd_initial_inst|state~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datab => \u_SD_TOP|sd_initial_inst|state\(3),
	datac => \u_SD_TOP|sd_initial_inst|reset~q\,
	datad => \u_SD_TOP|sd_initial_inst|state~1_combout\,
	combout => \u_SD_TOP|sd_initial_inst|state~2_combout\);

-- Location: LCCOMB_X17_Y11_N6
\u_SD_TOP|sd_initial_inst|state~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|state~13_combout\ = (\u_SD_TOP|sd_initial_inst|state~11_combout\) # ((\u_SD_TOP|sd_initial_inst|state~2_combout\) # ((\u_SD_TOP|sd_initial_inst|state~6_combout\ & \u_SD_TOP|sd_initial_inst|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state~6_combout\,
	datab => \u_SD_TOP|sd_initial_inst|Mux3~3_combout\,
	datac => \u_SD_TOP|sd_initial_inst|state~11_combout\,
	datad => \u_SD_TOP|sd_initial_inst|state~2_combout\,
	combout => \u_SD_TOP|sd_initial_inst|state~13_combout\);

-- Location: FF_X17_Y11_N7
\u_SD_TOP|sd_initial_inst|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|state\(0));

-- Location: LCCOMB_X18_Y11_N0
\u_SD_TOP|sd_initial_inst|always3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|always3~4_combout\ = (!\u_SD_TOP|sd_initial_inst|rx\(40) & (\u_SD_TOP|sd_initial_inst|Equal1~1_combout\ & \u_SD_TOP|sd_initial_inst|rx_valid~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|rx\(40),
	datac => \u_SD_TOP|sd_initial_inst|Equal1~1_combout\,
	datad => \u_SD_TOP|sd_initial_inst|rx_valid~q\,
	combout => \u_SD_TOP|sd_initial_inst|always3~4_combout\);

-- Location: LCCOMB_X18_Y11_N8
\u_SD_TOP|sd_initial_inst|cnt[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|cnt[9]~17_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & ((\u_SD_TOP|sd_initial_inst|Equal5~15_combout\) # ((\u_SD_TOP|sd_initial_inst|always3~4_combout\)))) # (!\u_SD_TOP|sd_initial_inst|state\(0) & 
-- (((\u_SD_TOP|sd_initial_inst|cnt[9]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Equal5~15_combout\,
	datab => \u_SD_TOP|sd_initial_inst|cnt[9]~38_combout\,
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	datad => \u_SD_TOP|sd_initial_inst|always3~4_combout\,
	combout => \u_SD_TOP|sd_initial_inst|cnt[9]~17_combout\);

-- Location: LCCOMB_X18_Y11_N2
\u_SD_TOP|sd_initial_inst|cnt[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|cnt[9]~18_combout\ = (\u_SD_TOP|sd_initial_inst|state\(3) & (\u_SD_TOP|sd_initial_inst|state\(1) & ((!\u_SD_TOP|sd_initial_inst|state\(2))))) # (!\u_SD_TOP|sd_initial_inst|state\(3) & (\u_SD_TOP|sd_initial_inst|state\(1) $ 
-- (((\u_SD_TOP|sd_initial_inst|state\(0) & !\u_SD_TOP|sd_initial_inst|state\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datab => \u_SD_TOP|sd_initial_inst|state\(0),
	datac => \u_SD_TOP|sd_initial_inst|state\(3),
	datad => \u_SD_TOP|sd_initial_inst|state\(2),
	combout => \u_SD_TOP|sd_initial_inst|cnt[9]~18_combout\);

-- Location: LCCOMB_X18_Y11_N6
\u_SD_TOP|sd_initial_inst|cnt[9]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|cnt[9]~19_combout\ = (\u_SD_TOP|sd_initial_inst|reset~q\ & ((\u_SD_TOP|sd_initial_inst|state\(2) & (!\u_SD_TOP|sd_initial_inst|cnt[9]~17_combout\ & \u_SD_TOP|sd_initial_inst|cnt[9]~18_combout\)) # 
-- (!\u_SD_TOP|sd_initial_inst|state\(2) & ((!\u_SD_TOP|sd_initial_inst|cnt[9]~18_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(2),
	datab => \u_SD_TOP|sd_initial_inst|reset~q\,
	datac => \u_SD_TOP|sd_initial_inst|cnt[9]~17_combout\,
	datad => \u_SD_TOP|sd_initial_inst|cnt[9]~18_combout\,
	combout => \u_SD_TOP|sd_initial_inst|cnt[9]~19_combout\);

-- Location: FF_X19_Y11_N27
\u_SD_TOP|sd_initial_inst|cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|cnt[7]~32_combout\,
	sclr => \u_SD_TOP|sd_initial_inst|cnt[9]~16_combout\,
	ena => \u_SD_TOP|sd_initial_inst|cnt[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|cnt\(7));

-- Location: LCCOMB_X19_Y11_N8
\u_SD_TOP|sd_initial_inst|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|LessThan3~0_combout\ = (((!\u_SD_TOP|sd_initial_inst|cnt\(2)) # (!\u_SD_TOP|sd_initial_inst|cnt\(1))) # (!\u_SD_TOP|sd_initial_inst|cnt\(3))) # (!\u_SD_TOP|sd_initial_inst|cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|cnt\(0),
	datab => \u_SD_TOP|sd_initial_inst|cnt\(3),
	datac => \u_SD_TOP|sd_initial_inst|cnt\(1),
	datad => \u_SD_TOP|sd_initial_inst|cnt\(2),
	combout => \u_SD_TOP|sd_initial_inst|LessThan3~0_combout\);

-- Location: LCCOMB_X19_Y11_N10
\u_SD_TOP|sd_initial_inst|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|LessThan3~1_combout\ = (((\u_SD_TOP|sd_initial_inst|LessThan3~0_combout\) # (!\u_SD_TOP|sd_initial_inst|cnt\(4))) # (!\u_SD_TOP|sd_initial_inst|cnt\(6))) # (!\u_SD_TOP|sd_initial_inst|cnt\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|cnt\(5),
	datab => \u_SD_TOP|sd_initial_inst|cnt\(6),
	datac => \u_SD_TOP|sd_initial_inst|LessThan3~0_combout\,
	datad => \u_SD_TOP|sd_initial_inst|cnt\(4),
	combout => \u_SD_TOP|sd_initial_inst|LessThan3~1_combout\);

-- Location: LCCOMB_X19_Y11_N2
\u_SD_TOP|sd_initial_inst|LessThan3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|LessThan3~2_combout\ = (((\u_SD_TOP|sd_initial_inst|LessThan3~1_combout\) # (!\u_SD_TOP|sd_initial_inst|cnt\(7))) # (!\u_SD_TOP|sd_initial_inst|cnt\(8))) # (!\u_SD_TOP|sd_initial_inst|cnt\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|cnt\(9),
	datab => \u_SD_TOP|sd_initial_inst|cnt\(8),
	datac => \u_SD_TOP|sd_initial_inst|cnt\(7),
	datad => \u_SD_TOP|sd_initial_inst|LessThan3~1_combout\,
	combout => \u_SD_TOP|sd_initial_inst|LessThan3~2_combout\);

-- Location: LCCOMB_X19_Y11_N6
\u_SD_TOP|sd_initial_inst|cnt[9]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|cnt[9]~16_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & (((!\u_SD_TOP|sd_initial_inst|LessThan4~0_combout\)))) # (!\u_SD_TOP|sd_initial_inst|state\(2) & (((!\u_SD_TOP|sd_initial_inst|LessThan3~2_combout\)) # 
-- (!\u_SD_TOP|sd_initial_inst|state\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datab => \u_SD_TOP|sd_initial_inst|LessThan3~2_combout\,
	datac => \u_SD_TOP|sd_initial_inst|state\(2),
	datad => \u_SD_TOP|sd_initial_inst|LessThan4~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|cnt[9]~16_combout\);

-- Location: FF_X19_Y11_N15
\u_SD_TOP|sd_initial_inst|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|cnt[1]~20_combout\,
	sclr => \u_SD_TOP|sd_initial_inst|cnt[9]~16_combout\,
	ena => \u_SD_TOP|sd_initial_inst|cnt[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|cnt\(1));

-- Location: LCCOMB_X19_Y11_N16
\u_SD_TOP|sd_initial_inst|cnt[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|cnt[2]~22_combout\ = (\u_SD_TOP|sd_initial_inst|cnt\(2) & (\u_SD_TOP|sd_initial_inst|cnt[1]~21\ $ (GND))) # (!\u_SD_TOP|sd_initial_inst|cnt\(2) & (!\u_SD_TOP|sd_initial_inst|cnt[1]~21\ & VCC))
-- \u_SD_TOP|sd_initial_inst|cnt[2]~23\ = CARRY((\u_SD_TOP|sd_initial_inst|cnt\(2) & !\u_SD_TOP|sd_initial_inst|cnt[1]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|cnt\(2),
	datad => VCC,
	cin => \u_SD_TOP|sd_initial_inst|cnt[1]~21\,
	combout => \u_SD_TOP|sd_initial_inst|cnt[2]~22_combout\,
	cout => \u_SD_TOP|sd_initial_inst|cnt[2]~23\);

-- Location: FF_X19_Y11_N17
\u_SD_TOP|sd_initial_inst|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|cnt[2]~22_combout\,
	sclr => \u_SD_TOP|sd_initial_inst|cnt[9]~16_combout\,
	ena => \u_SD_TOP|sd_initial_inst|cnt[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|cnt\(2));

-- Location: LCCOMB_X19_Y11_N18
\u_SD_TOP|sd_initial_inst|cnt[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|cnt[3]~24_combout\ = (\u_SD_TOP|sd_initial_inst|cnt\(3) & (!\u_SD_TOP|sd_initial_inst|cnt[2]~23\)) # (!\u_SD_TOP|sd_initial_inst|cnt\(3) & ((\u_SD_TOP|sd_initial_inst|cnt[2]~23\) # (GND)))
-- \u_SD_TOP|sd_initial_inst|cnt[3]~25\ = CARRY((!\u_SD_TOP|sd_initial_inst|cnt[2]~23\) # (!\u_SD_TOP|sd_initial_inst|cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|cnt\(3),
	datad => VCC,
	cin => \u_SD_TOP|sd_initial_inst|cnt[2]~23\,
	combout => \u_SD_TOP|sd_initial_inst|cnt[3]~24_combout\,
	cout => \u_SD_TOP|sd_initial_inst|cnt[3]~25\);

-- Location: FF_X19_Y11_N19
\u_SD_TOP|sd_initial_inst|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|cnt[3]~24_combout\,
	sclr => \u_SD_TOP|sd_initial_inst|cnt[9]~16_combout\,
	ena => \u_SD_TOP|sd_initial_inst|cnt[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|cnt\(3));

-- Location: LCCOMB_X19_Y11_N20
\u_SD_TOP|sd_initial_inst|cnt[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|cnt[4]~26_combout\ = (\u_SD_TOP|sd_initial_inst|cnt\(4) & (\u_SD_TOP|sd_initial_inst|cnt[3]~25\ $ (GND))) # (!\u_SD_TOP|sd_initial_inst|cnt\(4) & (!\u_SD_TOP|sd_initial_inst|cnt[3]~25\ & VCC))
-- \u_SD_TOP|sd_initial_inst|cnt[4]~27\ = CARRY((\u_SD_TOP|sd_initial_inst|cnt\(4) & !\u_SD_TOP|sd_initial_inst|cnt[3]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|cnt\(4),
	datad => VCC,
	cin => \u_SD_TOP|sd_initial_inst|cnt[3]~25\,
	combout => \u_SD_TOP|sd_initial_inst|cnt[4]~26_combout\,
	cout => \u_SD_TOP|sd_initial_inst|cnt[4]~27\);

-- Location: FF_X19_Y11_N21
\u_SD_TOP|sd_initial_inst|cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|cnt[4]~26_combout\,
	sclr => \u_SD_TOP|sd_initial_inst|cnt[9]~16_combout\,
	ena => \u_SD_TOP|sd_initial_inst|cnt[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|cnt\(4));

-- Location: LCCOMB_X19_Y11_N24
\u_SD_TOP|sd_initial_inst|cnt[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|cnt[6]~30_combout\ = (\u_SD_TOP|sd_initial_inst|cnt\(6) & (\u_SD_TOP|sd_initial_inst|cnt[5]~29\ $ (GND))) # (!\u_SD_TOP|sd_initial_inst|cnt\(6) & (!\u_SD_TOP|sd_initial_inst|cnt[5]~29\ & VCC))
-- \u_SD_TOP|sd_initial_inst|cnt[6]~31\ = CARRY((\u_SD_TOP|sd_initial_inst|cnt\(6) & !\u_SD_TOP|sd_initial_inst|cnt[5]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|cnt\(6),
	datad => VCC,
	cin => \u_SD_TOP|sd_initial_inst|cnt[5]~29\,
	combout => \u_SD_TOP|sd_initial_inst|cnt[6]~30_combout\,
	cout => \u_SD_TOP|sd_initial_inst|cnt[6]~31\);

-- Location: FF_X19_Y11_N25
\u_SD_TOP|sd_initial_inst|cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|cnt[6]~30_combout\,
	sclr => \u_SD_TOP|sd_initial_inst|cnt[9]~16_combout\,
	ena => \u_SD_TOP|sd_initial_inst|cnt[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|cnt\(6));

-- Location: FF_X19_Y11_N29
\u_SD_TOP|sd_initial_inst|cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|cnt[8]~34_combout\,
	sclr => \u_SD_TOP|sd_initial_inst|cnt[9]~16_combout\,
	ena => \u_SD_TOP|sd_initial_inst|cnt[9]~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|cnt\(8));

-- Location: LCCOMB_X19_Y11_N0
\u_SD_TOP|sd_initial_inst|LessThan4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|LessThan4~0_combout\ = (!\u_SD_TOP|sd_initial_inst|cnt\(9) & (!\u_SD_TOP|sd_initial_inst|cnt\(8) & (!\u_SD_TOP|sd_initial_inst|cnt\(7) & \u_SD_TOP|sd_initial_inst|LessThan3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|cnt\(9),
	datab => \u_SD_TOP|sd_initial_inst|cnt\(8),
	datac => \u_SD_TOP|sd_initial_inst|cnt\(7),
	datad => \u_SD_TOP|sd_initial_inst|LessThan3~1_combout\,
	combout => \u_SD_TOP|sd_initial_inst|LessThan4~0_combout\);

-- Location: LCCOMB_X17_Y11_N16
\u_SD_TOP|sd_initial_inst|state~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|state~0_combout\ = (\u_SD_TOP|sd_initial_inst|LessThan4~0_combout\ & (((\u_SD_TOP|sd_initial_inst|rx\(40)) # (!\u_SD_TOP|sd_initial_inst|rx_valid~q\)) # (!\u_SD_TOP|sd_initial_inst|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Equal1~1_combout\,
	datab => \u_SD_TOP|sd_initial_inst|rx\(40),
	datac => \u_SD_TOP|sd_initial_inst|LessThan4~0_combout\,
	datad => \u_SD_TOP|sd_initial_inst|rx_valid~q\,
	combout => \u_SD_TOP|sd_initial_inst|state~0_combout\);

-- Location: LCCOMB_X17_Y12_N30
\u_SD_TOP|sd_initial_inst|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector31~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(17) & \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41\(17),
	datac => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector31~0_combout\);

-- Location: LCCOMB_X18_Y13_N2
\u_SD_TOP|sd_initial_inst|state~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|state~6_combout\ = (!\u_SD_TOP|sd_initial_inst|state\(3) & (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|reset~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(3),
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	datad => \u_SD_TOP|sd_initial_inst|reset~q\,
	combout => \u_SD_TOP|sd_initial_inst|state~6_combout\);

-- Location: LCCOMB_X18_Y13_N20
\u_SD_TOP|sd_initial_inst|ACMD41[47]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & (\u_SD_TOP|sd_initial_inst|state~6_combout\ & ((\u_SD_TOP|sd_initial_inst|state\(1)) # (!\u_SD_TOP|sd_initial_inst|always3~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(2),
	datab => \u_SD_TOP|sd_initial_inst|always3~3_combout\,
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|state~6_combout\,
	combout => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\);

-- Location: FF_X17_Y12_N31
\u_SD_TOP|sd_initial_inst|ACMD41[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector31~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(18));

-- Location: LCCOMB_X17_Y12_N24
\u_SD_TOP|sd_initial_inst|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector30~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\ & \u_SD_TOP|sd_initial_inst|ACMD41\(18))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(18),
	combout => \u_SD_TOP|sd_initial_inst|Selector30~0_combout\);

-- Location: FF_X17_Y12_N25
\u_SD_TOP|sd_initial_inst|ACMD41[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector30~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(19));

-- Location: LCCOMB_X17_Y12_N28
\u_SD_TOP|sd_initial_inst|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector29~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\ & \u_SD_TOP|sd_initial_inst|ACMD41\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	datab => \u_SD_TOP|sd_initial_inst|ACMD41\(19),
	combout => \u_SD_TOP|sd_initial_inst|Selector29~0_combout\);

-- Location: FF_X17_Y12_N29
\u_SD_TOP|sd_initial_inst|ACMD41[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector29~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(20));

-- Location: LCCOMB_X17_Y12_N2
\u_SD_TOP|sd_initial_inst|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector28~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\ & \u_SD_TOP|sd_initial_inst|ACMD41\(20))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	datab => \u_SD_TOP|sd_initial_inst|ACMD41\(20),
	combout => \u_SD_TOP|sd_initial_inst|Selector28~0_combout\);

-- Location: FF_X17_Y12_N3
\u_SD_TOP|sd_initial_inst|ACMD41[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector28~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(21));

-- Location: LCCOMB_X17_Y12_N16
\u_SD_TOP|sd_initial_inst|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector27~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\ & \u_SD_TOP|sd_initial_inst|ACMD41\(21))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	datab => \u_SD_TOP|sd_initial_inst|ACMD41\(21),
	combout => \u_SD_TOP|sd_initial_inst|Selector27~0_combout\);

-- Location: FF_X17_Y12_N17
\u_SD_TOP|sd_initial_inst|ACMD41[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector27~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(22));

-- Location: LCCOMB_X18_Y12_N20
\u_SD_TOP|sd_initial_inst|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector26~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(22) & \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(22),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector26~0_combout\);

-- Location: FF_X18_Y12_N21
\u_SD_TOP|sd_initial_inst|ACMD41[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector26~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(23));

-- Location: LCCOMB_X19_Y12_N8
\u_SD_TOP|sd_initial_inst|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector25~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(23) & \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|ACMD41\(23),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector25~0_combout\);

-- Location: FF_X19_Y12_N9
\u_SD_TOP|sd_initial_inst|ACMD41[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector25~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(24));

-- Location: LCCOMB_X19_Y12_N22
\u_SD_TOP|sd_initial_inst|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector24~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(24) & \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(24),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector24~0_combout\);

-- Location: FF_X19_Y12_N23
\u_SD_TOP|sd_initial_inst|ACMD41[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector24~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(25));

-- Location: LCCOMB_X19_Y12_N0
\u_SD_TOP|sd_initial_inst|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector23~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(25) & \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(25),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector23~0_combout\);

-- Location: FF_X19_Y12_N1
\u_SD_TOP|sd_initial_inst|ACMD41[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector23~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(26));

-- Location: LCCOMB_X19_Y12_N26
\u_SD_TOP|sd_initial_inst|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector22~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(26) & \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|ACMD41\(26),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector22~0_combout\);

-- Location: FF_X19_Y12_N27
\u_SD_TOP|sd_initial_inst|ACMD41[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector22~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(27));

-- Location: LCCOMB_X19_Y12_N14
\u_SD_TOP|sd_initial_inst|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector21~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(27) & \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(27),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector21~0_combout\);

-- Location: FF_X19_Y12_N15
\u_SD_TOP|sd_initial_inst|ACMD41[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector21~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(28));

-- Location: LCCOMB_X19_Y12_N4
\u_SD_TOP|sd_initial_inst|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector20~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(28) & \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(28),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector20~0_combout\);

-- Location: FF_X19_Y12_N5
\u_SD_TOP|sd_initial_inst|ACMD41[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector20~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(29));

-- Location: LCCOMB_X19_Y12_N30
\u_SD_TOP|sd_initial_inst|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector19~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(29) & \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(29),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector19~0_combout\);

-- Location: FF_X19_Y12_N31
\u_SD_TOP|sd_initial_inst|ACMD41[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector19~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(30));

-- Location: LCCOMB_X19_Y12_N24
\u_SD_TOP|sd_initial_inst|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector18~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(30) & \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(30),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector18~0_combout\);

-- Location: FF_X19_Y12_N25
\u_SD_TOP|sd_initial_inst|ACMD41[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector18~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(31));

-- Location: LCCOMB_X19_Y12_N18
\u_SD_TOP|sd_initial_inst|Equal5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal5~8_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(30)) # ((\u_SD_TOP|sd_initial_inst|ACMD41\(29)) # ((\u_SD_TOP|sd_initial_inst|ACMD41\(28)) # (\u_SD_TOP|sd_initial_inst|ACMD41\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41\(30),
	datab => \u_SD_TOP|sd_initial_inst|ACMD41\(29),
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(28),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41\(31),
	combout => \u_SD_TOP|sd_initial_inst|Equal5~8_combout\);

-- Location: LCCOMB_X17_Y12_N26
\u_SD_TOP|sd_initial_inst|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector34~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\ & \u_SD_TOP|sd_initial_inst|ACMD41\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(14),
	combout => \u_SD_TOP|sd_initial_inst|Selector34~0_combout\);

-- Location: FF_X17_Y12_N27
\u_SD_TOP|sd_initial_inst|ACMD41[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector34~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(15));

-- Location: LCCOMB_X17_Y12_N22
\u_SD_TOP|sd_initial_inst|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector33~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\ & \u_SD_TOP|sd_initial_inst|ACMD41\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(15),
	combout => \u_SD_TOP|sd_initial_inst|Selector33~0_combout\);

-- Location: FF_X17_Y12_N23
\u_SD_TOP|sd_initial_inst|ACMD41[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector33~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(16));

-- Location: LCCOMB_X17_Y12_N12
\u_SD_TOP|sd_initial_inst|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector32~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\ & \u_SD_TOP|sd_initial_inst|ACMD41\(16))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(16),
	combout => \u_SD_TOP|sd_initial_inst|Selector32~0_combout\);

-- Location: FF_X17_Y12_N13
\u_SD_TOP|sd_initial_inst|ACMD41[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector32~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(17));

-- Location: LCCOMB_X17_Y12_N10
\u_SD_TOP|sd_initial_inst|Equal5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal5~5_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(18)) # ((\u_SD_TOP|sd_initial_inst|ACMD41\(19)) # ((\u_SD_TOP|sd_initial_inst|ACMD41\(16)) # (\u_SD_TOP|sd_initial_inst|ACMD41\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41\(18),
	datab => \u_SD_TOP|sd_initial_inst|ACMD41\(19),
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(16),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41\(17),
	combout => \u_SD_TOP|sd_initial_inst|Equal5~5_combout\);

-- Location: LCCOMB_X19_Y12_N16
\u_SD_TOP|sd_initial_inst|Equal5~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal5~7_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(27)) # ((\u_SD_TOP|sd_initial_inst|ACMD41\(24)) # ((\u_SD_TOP|sd_initial_inst|ACMD41\(25)) # (\u_SD_TOP|sd_initial_inst|ACMD41\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41\(27),
	datab => \u_SD_TOP|sd_initial_inst|ACMD41\(24),
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(25),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41\(26),
	combout => \u_SD_TOP|sd_initial_inst|Equal5~7_combout\);

-- Location: LCCOMB_X19_Y12_N28
\u_SD_TOP|sd_initial_inst|Equal5~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal5~9_combout\ = (\u_SD_TOP|sd_initial_inst|Equal5~6_combout\) # ((\u_SD_TOP|sd_initial_inst|Equal5~8_combout\) # ((\u_SD_TOP|sd_initial_inst|Equal5~5_combout\) # (\u_SD_TOP|sd_initial_inst|Equal5~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Equal5~6_combout\,
	datab => \u_SD_TOP|sd_initial_inst|Equal5~8_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Equal5~5_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal5~7_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Equal5~9_combout\);

-- Location: LCCOMB_X18_Y12_N26
\u_SD_TOP|sd_initial_inst|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector8~0_combout\ = (!\u_SD_TOP|sd_initial_inst|ACMD41\(40) & \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41\(40),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector8~0_combout\);

-- Location: FF_X18_Y12_N27
\u_SD_TOP|sd_initial_inst|ACMD41[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector8~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(41));

-- Location: LCCOMB_X18_Y12_N24
\u_SD_TOP|sd_initial_inst|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector7~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(41) & \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(41),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector7~0_combout\);

-- Location: FF_X18_Y12_N25
\u_SD_TOP|sd_initial_inst|ACMD41[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector7~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(42));

-- Location: LCCOMB_X18_Y12_N4
\u_SD_TOP|sd_initial_inst|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector6~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & ((!\u_SD_TOP|sd_initial_inst|ACMD41\(42)) # (!\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	datad => \u_SD_TOP|sd_initial_inst|ACMD41\(42),
	combout => \u_SD_TOP|sd_initial_inst|Selector6~0_combout\);

-- Location: FF_X18_Y12_N5
\u_SD_TOP|sd_initial_inst|ACMD41[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector6~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(43));

-- Location: LCCOMB_X18_Y12_N10
\u_SD_TOP|sd_initial_inst|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector9~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & ((!\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\) # (!\u_SD_TOP|sd_initial_inst|ACMD41\(39))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41\(39),
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector9~0_combout\);

-- Location: FF_X18_Y12_N11
\u_SD_TOP|sd_initial_inst|ACMD41[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector9~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(40));

-- Location: LCCOMB_X18_Y12_N18
\u_SD_TOP|sd_initial_inst|Equal5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal5~12_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(41)) # ((\u_SD_TOP|sd_initial_inst|ACMD41\(42)) # ((!\u_SD_TOP|sd_initial_inst|ACMD41\(40)) # (!\u_SD_TOP|sd_initial_inst|ACMD41\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41\(41),
	datab => \u_SD_TOP|sd_initial_inst|ACMD41\(42),
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(43),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41\(40),
	combout => \u_SD_TOP|sd_initial_inst|Equal5~12_combout\);

-- Location: LCCOMB_X18_Y12_N0
\u_SD_TOP|sd_initial_inst|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector5~0_combout\ = (!\u_SD_TOP|sd_initial_inst|ACMD41\(43) & \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(43),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector5~0_combout\);

-- Location: FF_X18_Y12_N1
\u_SD_TOP|sd_initial_inst|ACMD41[44]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector5~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(44));

-- Location: LCCOMB_X18_Y13_N28
\u_SD_TOP|sd_initial_inst|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector4~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & ((!\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\) # (!\u_SD_TOP|sd_initial_inst|ACMD41\(44))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|ACMD41\(44),
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector4~0_combout\);

-- Location: FF_X18_Y13_N29
\u_SD_TOP|sd_initial_inst|ACMD41[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector4~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(45));

-- Location: LCCOMB_X18_Y13_N30
\u_SD_TOP|sd_initial_inst|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector3~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & ((\u_SD_TOP|sd_initial_inst|ACMD41\(45)) # (!\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|ACMD41\(45),
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector3~0_combout\);

-- Location: FF_X18_Y13_N31
\u_SD_TOP|sd_initial_inst|ACMD41[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector3~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(46));

-- Location: LCCOMB_X18_Y13_N0
\u_SD_TOP|sd_initial_inst|Equal5~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal5~13_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(47)) # ((\u_SD_TOP|sd_initial_inst|ACMD41\(44)) # ((!\u_SD_TOP|sd_initial_inst|ACMD41\(45)) # (!\u_SD_TOP|sd_initial_inst|ACMD41\(46))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41\(47),
	datab => \u_SD_TOP|sd_initial_inst|ACMD41\(44),
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(46),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41\(45),
	combout => \u_SD_TOP|sd_initial_inst|Equal5~13_combout\);

-- Location: LCCOMB_X19_Y12_N10
\u_SD_TOP|sd_initial_inst|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector14~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(34) & \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41\(34),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector14~0_combout\);

-- Location: FF_X19_Y12_N11
\u_SD_TOP|sd_initial_inst|ACMD41[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector14~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(35));

-- Location: LCCOMB_X18_Y12_N8
\u_SD_TOP|sd_initial_inst|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector13~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\ & \u_SD_TOP|sd_initial_inst|ACMD41\(35))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(35),
	combout => \u_SD_TOP|sd_initial_inst|Selector13~0_combout\);

-- Location: FF_X18_Y12_N9
\u_SD_TOP|sd_initial_inst|ACMD41[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector13~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(36));

-- Location: LCCOMB_X18_Y12_N30
\u_SD_TOP|sd_initial_inst|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector12~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(36) & \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(36),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector12~0_combout\);

-- Location: FF_X18_Y12_N31
\u_SD_TOP|sd_initial_inst|ACMD41[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector12~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(37));

-- Location: LCCOMB_X18_Y12_N22
\u_SD_TOP|sd_initial_inst|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector11~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & ((!\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\) # (!\u_SD_TOP|sd_initial_inst|ACMD41\(37))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(37),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector11~0_combout\);

-- Location: FF_X18_Y12_N23
\u_SD_TOP|sd_initial_inst|ACMD41[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector11~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(38));

-- Location: LCCOMB_X18_Y12_N12
\u_SD_TOP|sd_initial_inst|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector10~0_combout\ = (!\u_SD_TOP|sd_initial_inst|ACMD41\(38) & \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(38),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector10~0_combout\);

-- Location: FF_X18_Y12_N13
\u_SD_TOP|sd_initial_inst|ACMD41[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector10~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(39));

-- Location: LCCOMB_X18_Y12_N16
\u_SD_TOP|sd_initial_inst|Equal5~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal5~11_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(37)) # ((\u_SD_TOP|sd_initial_inst|ACMD41\(36)) # ((\u_SD_TOP|sd_initial_inst|ACMD41\(39)) # (!\u_SD_TOP|sd_initial_inst|ACMD41\(38))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41\(37),
	datab => \u_SD_TOP|sd_initial_inst|ACMD41\(36),
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(38),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41\(39),
	combout => \u_SD_TOP|sd_initial_inst|Equal5~11_combout\);

-- Location: LCCOMB_X18_Y12_N2
\u_SD_TOP|sd_initial_inst|Equal5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal5~14_combout\ = (\u_SD_TOP|sd_initial_inst|Equal5~10_combout\) # ((\u_SD_TOP|sd_initial_inst|Equal5~12_combout\) # ((\u_SD_TOP|sd_initial_inst|Equal5~13_combout\) # (\u_SD_TOP|sd_initial_inst|Equal5~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Equal5~10_combout\,
	datab => \u_SD_TOP|sd_initial_inst|Equal5~12_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Equal5~13_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal5~11_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Equal5~14_combout\);

-- Location: LCCOMB_X19_Y12_N2
\u_SD_TOP|sd_initial_inst|ACMD41[10]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & ((\u_SD_TOP|sd_initial_inst|Equal5~4_combout\) # ((\u_SD_TOP|sd_initial_inst|Equal5~9_combout\) # (\u_SD_TOP|sd_initial_inst|Equal5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Equal5~4_combout\,
	datab => \u_SD_TOP|sd_initial_inst|Equal5~9_combout\,
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|Equal5~14_combout\,
	combout => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\);

-- Location: LCCOMB_X17_Y13_N22
\u_SD_TOP|sd_initial_inst|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector41~0_combout\ = (!\u_SD_TOP|sd_initial_inst|ACMD41\(7) & \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41\(7),
	datac => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector41~0_combout\);

-- Location: FF_X17_Y13_N23
\u_SD_TOP|sd_initial_inst|ACMD41[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector41~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(8));

-- Location: LCCOMB_X17_Y13_N8
\u_SD_TOP|sd_initial_inst|Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector40~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\ & \u_SD_TOP|sd_initial_inst|ACMD41\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(8),
	combout => \u_SD_TOP|sd_initial_inst|Selector40~0_combout\);

-- Location: FF_X17_Y13_N9
\u_SD_TOP|sd_initial_inst|ACMD41[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector40~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(9));

-- Location: LCCOMB_X17_Y13_N26
\u_SD_TOP|sd_initial_inst|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector39~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\ & \u_SD_TOP|sd_initial_inst|ACMD41\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(9),
	combout => \u_SD_TOP|sd_initial_inst|Selector39~0_combout\);

-- Location: FF_X17_Y13_N27
\u_SD_TOP|sd_initial_inst|ACMD41[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector39~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(10));

-- Location: LCCOMB_X17_Y13_N12
\u_SD_TOP|sd_initial_inst|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector38~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\ & \u_SD_TOP|sd_initial_inst|ACMD41\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(10),
	combout => \u_SD_TOP|sd_initial_inst|Selector38~0_combout\);

-- Location: FF_X17_Y13_N13
\u_SD_TOP|sd_initial_inst|ACMD41[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector38~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(11));

-- Location: LCCOMB_X17_Y12_N8
\u_SD_TOP|sd_initial_inst|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector37~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\ & \u_SD_TOP|sd_initial_inst|ACMD41\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(11),
	combout => \u_SD_TOP|sd_initial_inst|Selector37~0_combout\);

-- Location: FF_X17_Y12_N9
\u_SD_TOP|sd_initial_inst|ACMD41[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector37~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(12));

-- Location: LCCOMB_X17_Y12_N14
\u_SD_TOP|sd_initial_inst|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector36~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\ & \u_SD_TOP|sd_initial_inst|ACMD41\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(12),
	combout => \u_SD_TOP|sd_initial_inst|Selector36~0_combout\);

-- Location: FF_X17_Y12_N15
\u_SD_TOP|sd_initial_inst|ACMD41[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector36~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(13));

-- Location: LCCOMB_X17_Y12_N4
\u_SD_TOP|sd_initial_inst|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector35~0_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\ & \u_SD_TOP|sd_initial_inst|ACMD41\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(13),
	combout => \u_SD_TOP|sd_initial_inst|Selector35~0_combout\);

-- Location: FF_X17_Y12_N5
\u_SD_TOP|sd_initial_inst|ACMD41[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector35~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(14));

-- Location: LCCOMB_X17_Y12_N0
\u_SD_TOP|sd_initial_inst|Equal5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal5~3_combout\ = (\u_SD_TOP|sd_initial_inst|ACMD41\(15)) # ((\u_SD_TOP|sd_initial_inst|ACMD41\(14)) # ((\u_SD_TOP|sd_initial_inst|ACMD41\(12)) # (\u_SD_TOP|sd_initial_inst|ACMD41\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41\(15),
	datab => \u_SD_TOP|sd_initial_inst|ACMD41\(14),
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(12),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41\(13),
	combout => \u_SD_TOP|sd_initial_inst|Equal5~3_combout\);

-- Location: LCCOMB_X17_Y13_N28
\u_SD_TOP|sd_initial_inst|Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector48~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & ((\u_SD_TOP|sd_initial_inst|ACMD41\(0)) # (!\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41\(0),
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector48~0_combout\);

-- Location: FF_X17_Y13_N29
\u_SD_TOP|sd_initial_inst|ACMD41[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector48~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(1));

-- Location: LCCOMB_X17_Y13_N18
\u_SD_TOP|sd_initial_inst|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector47~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & ((\u_SD_TOP|sd_initial_inst|ACMD41\(1)) # (!\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	datad => \u_SD_TOP|sd_initial_inst|ACMD41\(1),
	combout => \u_SD_TOP|sd_initial_inst|Selector47~0_combout\);

-- Location: FF_X17_Y13_N19
\u_SD_TOP|sd_initial_inst|ACMD41[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector47~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(2));

-- Location: LCCOMB_X17_Y13_N0
\u_SD_TOP|sd_initial_inst|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector46~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & ((\u_SD_TOP|sd_initial_inst|ACMD41\(2)) # (!\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41\(2),
	combout => \u_SD_TOP|sd_initial_inst|Selector46~0_combout\);

-- Location: FF_X17_Y13_N1
\u_SD_TOP|sd_initial_inst|ACMD41[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector46~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(3));

-- Location: LCCOMB_X17_Y13_N30
\u_SD_TOP|sd_initial_inst|Equal5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal5~0_combout\ = (((!\u_SD_TOP|sd_initial_inst|ACMD41\(3)) # (!\u_SD_TOP|sd_initial_inst|ACMD41\(1))) # (!\u_SD_TOP|sd_initial_inst|ACMD41\(2))) # (!\u_SD_TOP|sd_initial_inst|ACMD41\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41\(0),
	datab => \u_SD_TOP|sd_initial_inst|ACMD41\(2),
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(1),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41\(3),
	combout => \u_SD_TOP|sd_initial_inst|Equal5~0_combout\);

-- Location: LCCOMB_X17_Y13_N24
\u_SD_TOP|sd_initial_inst|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector45~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & ((\u_SD_TOP|sd_initial_inst|ACMD41\(3)) # (!\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	datad => \u_SD_TOP|sd_initial_inst|ACMD41\(3),
	combout => \u_SD_TOP|sd_initial_inst|Selector45~0_combout\);

-- Location: FF_X17_Y13_N25
\u_SD_TOP|sd_initial_inst|ACMD41[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector45~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(4));

-- Location: LCCOMB_X17_Y13_N14
\u_SD_TOP|sd_initial_inst|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector44~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & ((\u_SD_TOP|sd_initial_inst|ACMD41\(4)) # (!\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	datad => \u_SD_TOP|sd_initial_inst|ACMD41\(4),
	combout => \u_SD_TOP|sd_initial_inst|Selector44~0_combout\);

-- Location: FF_X17_Y13_N15
\u_SD_TOP|sd_initial_inst|ACMD41[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector44~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(5));

-- Location: LCCOMB_X17_Y13_N20
\u_SD_TOP|sd_initial_inst|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector43~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & ((\u_SD_TOP|sd_initial_inst|ACMD41\(5)) # (!\u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(5),
	combout => \u_SD_TOP|sd_initial_inst|Selector43~0_combout\);

-- Location: FF_X17_Y13_N21
\u_SD_TOP|sd_initial_inst|ACMD41[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector43~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(6));

-- Location: LCCOMB_X17_Y13_N16
\u_SD_TOP|sd_initial_inst|Equal5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal5~1_combout\ = (((!\u_SD_TOP|sd_initial_inst|ACMD41\(6)) # (!\u_SD_TOP|sd_initial_inst|ACMD41\(5))) # (!\u_SD_TOP|sd_initial_inst|ACMD41\(4))) # (!\u_SD_TOP|sd_initial_inst|ACMD41\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|ACMD41\(7),
	datab => \u_SD_TOP|sd_initial_inst|ACMD41\(4),
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(5),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41\(6),
	combout => \u_SD_TOP|sd_initial_inst|Equal5~1_combout\);

-- Location: LCCOMB_X17_Y13_N4
\u_SD_TOP|sd_initial_inst|Equal5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal5~4_combout\ = (\u_SD_TOP|sd_initial_inst|Equal5~2_combout\) # ((\u_SD_TOP|sd_initial_inst|Equal5~3_combout\) # ((\u_SD_TOP|sd_initial_inst|Equal5~0_combout\) # (\u_SD_TOP|sd_initial_inst|Equal5~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Equal5~2_combout\,
	datab => \u_SD_TOP|sd_initial_inst|Equal5~3_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Equal5~0_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal5~1_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Equal5~4_combout\);

-- Location: LCCOMB_X19_Y12_N20
\u_SD_TOP|sd_initial_inst|Equal5~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal5~15_combout\ = (\u_SD_TOP|sd_initial_inst|Equal5~14_combout\) # ((\u_SD_TOP|sd_initial_inst|Equal5~4_combout\) # (\u_SD_TOP|sd_initial_inst|Equal5~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Equal5~14_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Equal5~4_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal5~9_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Equal5~15_combout\);

-- Location: LCCOMB_X17_Y11_N24
\u_SD_TOP|sd_initial_inst|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Mux1~3_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & ((\u_SD_TOP|sd_initial_inst|state~0_combout\) # ((\u_SD_TOP|sd_initial_inst|Equal5~15_combout\)))) # (!\u_SD_TOP|sd_initial_inst|state\(2) & 
-- (((\u_SD_TOP|sd_initial_inst|LessThan3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(2),
	datab => \u_SD_TOP|sd_initial_inst|state~0_combout\,
	datac => \u_SD_TOP|sd_initial_inst|LessThan3~2_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal5~15_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Mux1~3_combout\);

-- Location: LCCOMB_X17_Y11_N10
\u_SD_TOP|sd_initial_inst|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Mux1~4_combout\ = (\u_SD_TOP|sd_initial_inst|Mux1~5_combout\ & (\u_SD_TOP|sd_initial_inst|Mux1~2_combout\ & (\u_SD_TOP|sd_initial_inst|state\(2) $ (!\u_SD_TOP|sd_initial_inst|Mux1~3_combout\)))) # 
-- (!\u_SD_TOP|sd_initial_inst|Mux1~5_combout\ & (!\u_SD_TOP|sd_initial_inst|Mux1~2_combout\ & (\u_SD_TOP|sd_initial_inst|state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Mux1~5_combout\,
	datab => \u_SD_TOP|sd_initial_inst|Mux1~2_combout\,
	datac => \u_SD_TOP|sd_initial_inst|state\(2),
	datad => \u_SD_TOP|sd_initial_inst|Mux1~3_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Mux1~4_combout\);

-- Location: FF_X17_Y11_N11
\u_SD_TOP|sd_initial_inst|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Mux1~4_combout\,
	sclr => \u_SD_TOP|sd_initial_inst|ALT_INV_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|state\(2));

-- Location: LCCOMB_X18_Y14_N18
\u_SD_TOP|sd_initial_inst|Selector97~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector97~2_combout\ = ((\u_SD_TOP|sd_initial_inst|state\(3)) # (\u_SD_TOP|sd_initial_inst|state\(1) $ (!\u_SD_TOP|sd_initial_inst|state\(0)))) # (!\u_SD_TOP|sd_initial_inst|state\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	datad => \u_SD_TOP|sd_initial_inst|state\(3),
	combout => \u_SD_TOP|sd_initial_inst|Selector97~2_combout\);

-- Location: LCCOMB_X18_Y14_N28
\u_SD_TOP|sd_initial_inst|CMD55[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|CMD55[0]~3_combout\ = (\u_SD_TOP|sd_initial_inst|reset~q\ & !\u_SD_TOP|sd_initial_inst|Selector97~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|reset~q\,
	datad => \u_SD_TOP|sd_initial_inst|Selector97~2_combout\,
	combout => \u_SD_TOP|sd_initial_inst|CMD55[0]~3_combout\);

-- Location: LCCOMB_X18_Y14_N0
\u_SD_TOP|sd_initial_inst|Selector97~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector97~1_combout\ = (!\u_SD_TOP|sd_initial_inst|state\(1) & (\u_SD_TOP|sd_initial_inst|state\(2) & (\u_SD_TOP|sd_initial_inst|state\(0) & !\u_SD_TOP|sd_initial_inst|state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	datad => \u_SD_TOP|sd_initial_inst|state\(3),
	combout => \u_SD_TOP|sd_initial_inst|Selector97~1_combout\);

-- Location: LCCOMB_X18_Y14_N6
\u_SD_TOP|sd_initial_inst|CMD55[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|CMD55[0]~4_combout\ = (\u_SD_TOP|sd_initial_inst|CMD55[0]~3_combout\ & (((\u_SD_TOP|sd_initial_inst|always3~3_combout\ & \u_SD_TOP|sd_initial_inst|CMD55\(0))) # (!\u_SD_TOP|sd_initial_inst|Selector97~1_combout\))) # 
-- (!\u_SD_TOP|sd_initial_inst|CMD55[0]~3_combout\ & (((\u_SD_TOP|sd_initial_inst|CMD55\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|always3~3_combout\,
	datab => \u_SD_TOP|sd_initial_inst|CMD55[0]~3_combout\,
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(0),
	datad => \u_SD_TOP|sd_initial_inst|Selector97~1_combout\,
	combout => \u_SD_TOP|sd_initial_inst|CMD55[0]~4_combout\);

-- Location: FF_X18_Y14_N7
\u_SD_TOP|sd_initial_inst|CMD55[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|CMD55[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(0));

-- Location: LCCOMB_X16_Y12_N0
\u_SD_TOP|sd_initial_inst|Selector96~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector96~0_combout\ = (\u_SD_TOP|sd_initial_inst|CMD55\(0) & \u_SD_TOP|sd_initial_inst|state\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(0),
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	combout => \u_SD_TOP|sd_initial_inst|Selector96~0_combout\);

-- Location: FF_X16_Y12_N1
\u_SD_TOP|sd_initial_inst|CMD55[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector96~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(1));

-- Location: LCCOMB_X16_Y12_N6
\u_SD_TOP|sd_initial_inst|Selector95~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector95~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(1),
	combout => \u_SD_TOP|sd_initial_inst|Selector95~0_combout\);

-- Location: FF_X16_Y12_N7
\u_SD_TOP|sd_initial_inst|CMD55[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector95~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(2));

-- Location: LCCOMB_X16_Y12_N12
\u_SD_TOP|sd_initial_inst|Selector94~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector94~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(2),
	combout => \u_SD_TOP|sd_initial_inst|Selector94~0_combout\);

-- Location: FF_X16_Y12_N13
\u_SD_TOP|sd_initial_inst|CMD55[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector94~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(3));

-- Location: LCCOMB_X16_Y12_N20
\u_SD_TOP|sd_initial_inst|Selector93~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector93~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & \u_SD_TOP|sd_initial_inst|CMD55\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(3),
	combout => \u_SD_TOP|sd_initial_inst|Selector93~0_combout\);

-- Location: FF_X16_Y12_N21
\u_SD_TOP|sd_initial_inst|CMD55[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector93~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|CMD55[47]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|CMD55\(4));

-- Location: LCCOMB_X16_Y12_N28
\u_SD_TOP|sd_initial_inst|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal4~1_combout\ = (((!\u_SD_TOP|sd_initial_inst|CMD55\(6)) # (!\u_SD_TOP|sd_initial_inst|CMD55\(7))) # (!\u_SD_TOP|sd_initial_inst|CMD55\(4))) # (!\u_SD_TOP|sd_initial_inst|CMD55\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD55\(5),
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(4),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(7),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(6),
	combout => \u_SD_TOP|sd_initial_inst|Equal4~1_combout\);

-- Location: LCCOMB_X16_Y12_N30
\u_SD_TOP|sd_initial_inst|Equal4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal4~2_combout\ = (\u_SD_TOP|sd_initial_inst|CMD55\(8)) # ((\u_SD_TOP|sd_initial_inst|CMD55\(9)) # ((\u_SD_TOP|sd_initial_inst|CMD55\(10)) # (\u_SD_TOP|sd_initial_inst|CMD55\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD55\(8),
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(9),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(10),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(11),
	combout => \u_SD_TOP|sd_initial_inst|Equal4~2_combout\);

-- Location: LCCOMB_X16_Y12_N2
\u_SD_TOP|sd_initial_inst|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal4~0_combout\ = (((!\u_SD_TOP|sd_initial_inst|CMD55\(2)) # (!\u_SD_TOP|sd_initial_inst|CMD55\(0))) # (!\u_SD_TOP|sd_initial_inst|CMD55\(1))) # (!\u_SD_TOP|sd_initial_inst|CMD55\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD55\(3),
	datab => \u_SD_TOP|sd_initial_inst|CMD55\(1),
	datac => \u_SD_TOP|sd_initial_inst|CMD55\(0),
	datad => \u_SD_TOP|sd_initial_inst|CMD55\(2),
	combout => \u_SD_TOP|sd_initial_inst|Equal4~0_combout\);

-- Location: LCCOMB_X16_Y12_N24
\u_SD_TOP|sd_initial_inst|Equal4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal4~4_combout\ = (\u_SD_TOP|sd_initial_inst|Equal4~3_combout\) # ((\u_SD_TOP|sd_initial_inst|Equal4~1_combout\) # ((\u_SD_TOP|sd_initial_inst|Equal4~2_combout\) # (\u_SD_TOP|sd_initial_inst|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Equal4~3_combout\,
	datab => \u_SD_TOP|sd_initial_inst|Equal4~1_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Equal4~2_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal4~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Equal4~4_combout\);

-- Location: LCCOMB_X18_Y10_N2
\u_SD_TOP|sd_initial_inst|Equal4~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Equal4~15_combout\ = (\u_SD_TOP|sd_initial_inst|Equal4~14_combout\) # ((\u_SD_TOP|sd_initial_inst|Equal4~4_combout\) # (\u_SD_TOP|sd_initial_inst|Equal4~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|Equal4~14_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Equal4~4_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal4~9_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Equal4~15_combout\);

-- Location: LCCOMB_X17_Y11_N12
\u_SD_TOP|sd_initial_inst|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Mux0~1_combout\ = (!\u_SD_TOP|sd_initial_inst|LessThan4~0_combout\ & (!\u_SD_TOP|sd_initial_inst|always3~2_combout\ & !\u_SD_TOP|sd_initial_inst|Equal4~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|LessThan4~0_combout\,
	datac => \u_SD_TOP|sd_initial_inst|always3~2_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal4~15_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Mux0~1_combout\);

-- Location: LCCOMB_X17_Y11_N28
\u_SD_TOP|sd_initial_inst|state~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|state~4_combout\ = (!\u_SD_TOP|sd_initial_inst|state\(2) & (((\u_SD_TOP|sd_initial_inst|Equal1~1_combout\ & \u_SD_TOP|sd_initial_inst|rx\(40))) # (!\u_SD_TOP|sd_initial_inst|rx_valid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Equal1~1_combout\,
	datab => \u_SD_TOP|sd_initial_inst|rx\(40),
	datac => \u_SD_TOP|sd_initial_inst|state\(2),
	datad => \u_SD_TOP|sd_initial_inst|rx_valid~q\,
	combout => \u_SD_TOP|sd_initial_inst|state~4_combout\);

-- Location: LCCOMB_X16_Y11_N20
\u_SD_TOP|sd_initial_inst|state~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|state~5_combout\ = (\u_SD_TOP|sd_initial_inst|state~3_combout\ & ((\u_SD_TOP|sd_initial_inst|state~4_combout\) # ((!\u_SD_TOP|sd_initial_inst|Mux0~1_combout\ & \u_SD_TOP|sd_initial_inst|state\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state~3_combout\,
	datab => \u_SD_TOP|sd_initial_inst|Mux0~1_combout\,
	datac => \u_SD_TOP|sd_initial_inst|state\(2),
	datad => \u_SD_TOP|sd_initial_inst|state~4_combout\,
	combout => \u_SD_TOP|sd_initial_inst|state~5_combout\);

-- Location: LCCOMB_X17_Y14_N20
\u_SD_TOP|sd_initial_inst|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Mux3~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & (((\u_SD_TOP|sd_initial_inst|state\(1))))) # (!\u_SD_TOP|sd_initial_inst|state\(2) & ((\u_SD_TOP|sd_initial_inst|state\(1) & 
-- (\u_SD_TOP|sd_initial_inst|LessThan3~2_combout\)) # (!\u_SD_TOP|sd_initial_inst|state\(1) & ((\u_SD_TOP|sd_initial_inst|Equal0~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|LessThan3~2_combout\,
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|Equal0~15_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Mux3~0_combout\);

-- Location: LCCOMB_X19_Y11_N4
\u_SD_TOP|sd_initial_inst|state~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|state~7_combout\ = (\u_SD_TOP|sd_initial_inst|Equal5~15_combout\) # ((\u_SD_TOP|sd_initial_inst|state\(1) & (\u_SD_TOP|sd_initial_inst|LessThan4~0_combout\ & !\u_SD_TOP|sd_initial_inst|always3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(1),
	datab => \u_SD_TOP|sd_initial_inst|LessThan4~0_combout\,
	datac => \u_SD_TOP|sd_initial_inst|always3~4_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal5~15_combout\,
	combout => \u_SD_TOP|sd_initial_inst|state~7_combout\);

-- Location: LCCOMB_X18_Y11_N12
\u_SD_TOP|sd_initial_inst|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Mux3~1_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & ((\u_SD_TOP|sd_initial_inst|Mux3~0_combout\ & ((\u_SD_TOP|sd_initial_inst|state~7_combout\))) # (!\u_SD_TOP|sd_initial_inst|Mux3~0_combout\ & 
-- (!\u_SD_TOP|sd_initial_inst|always3~3_combout\)))) # (!\u_SD_TOP|sd_initial_inst|state\(2) & (((\u_SD_TOP|sd_initial_inst|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001001010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(2),
	datab => \u_SD_TOP|sd_initial_inst|always3~3_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Mux3~0_combout\,
	datad => \u_SD_TOP|sd_initial_inst|state~7_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Mux3~1_combout\);

-- Location: LCCOMB_X17_Y11_N0
\u_SD_TOP|sd_initial_inst|state~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|state~8_combout\ = (\u_SD_TOP|sd_initial_inst|state~5_combout\) # ((\u_SD_TOP|sd_initial_inst|state~2_combout\) # ((\u_SD_TOP|sd_initial_inst|state~6_combout\ & \u_SD_TOP|sd_initial_inst|Mux3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state~6_combout\,
	datab => \u_SD_TOP|sd_initial_inst|state~5_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Mux3~1_combout\,
	datad => \u_SD_TOP|sd_initial_inst|state~2_combout\,
	combout => \u_SD_TOP|sd_initial_inst|state~8_combout\);

-- Location: FF_X17_Y11_N1
\u_SD_TOP|sd_initial_inst|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|state\(1));

-- Location: LCCOMB_X17_Y9_N4
\u_SD_TOP|sd_initial_inst|always3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|always3~1_combout\ = (!\u_SD_TOP|sd_initial_inst|always3~0_combout\ & \u_SD_TOP|sd_initial_inst|rx_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|always3~0_combout\,
	datad => \u_SD_TOP|sd_initial_inst|rx_valid~q\,
	combout => \u_SD_TOP|sd_initial_inst|always3~1_combout\);

-- Location: LCCOMB_X17_Y11_N2
\u_SD_TOP|sd_initial_inst|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Mux0~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(1) & (!\u_SD_TOP|sd_initial_inst|Equal5~15_combout\ & ((!\u_SD_TOP|sd_initial_inst|state~0_combout\)))) # (!\u_SD_TOP|sd_initial_inst|state\(1) & 
-- (((\u_SD_TOP|sd_initial_inst|always3~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Equal5~15_combout\,
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|always3~1_combout\,
	datad => \u_SD_TOP|sd_initial_inst|state~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Mux0~0_combout\);

-- Location: LCCOMB_X17_Y11_N14
\u_SD_TOP|sd_initial_inst|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Mux0~2_combout\ = (\u_SD_TOP|sd_initial_inst|state\(2) & (\u_SD_TOP|sd_initial_inst|state\(1) & (!\u_SD_TOP|sd_initial_inst|state\(3) & \u_SD_TOP|sd_initial_inst|Mux0~1_combout\))) # (!\u_SD_TOP|sd_initial_inst|state\(2) & 
-- (!\u_SD_TOP|sd_initial_inst|state\(1) & (\u_SD_TOP|sd_initial_inst|state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(2),
	datab => \u_SD_TOP|sd_initial_inst|state\(1),
	datac => \u_SD_TOP|sd_initial_inst|state\(3),
	datad => \u_SD_TOP|sd_initial_inst|Mux0~1_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Mux0~2_combout\);

-- Location: LCCOMB_X18_Y13_N26
\u_SD_TOP|sd_initial_inst|Selector97~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector97~0_combout\ = (!\u_SD_TOP|sd_initial_inst|state\(3) & (\u_SD_TOP|sd_initial_inst|state\(0) & \u_SD_TOP|sd_initial_inst|state\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|state\(3),
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	datad => \u_SD_TOP|sd_initial_inst|state\(2),
	combout => \u_SD_TOP|sd_initial_inst|Selector97~0_combout\);

-- Location: LCCOMB_X17_Y11_N20
\u_SD_TOP|sd_initial_inst|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Mux0~3_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & (\u_SD_TOP|sd_initial_inst|Mux0~0_combout\ & ((\u_SD_TOP|sd_initial_inst|Selector97~0_combout\)))) # (!\u_SD_TOP|sd_initial_inst|state\(0) & 
-- ((\u_SD_TOP|sd_initial_inst|Mux0~2_combout\) # ((\u_SD_TOP|sd_initial_inst|Mux0~0_combout\ & \u_SD_TOP|sd_initial_inst|Selector97~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datab => \u_SD_TOP|sd_initial_inst|Mux0~0_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Mux0~2_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Selector97~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Mux0~3_combout\);

-- Location: FF_X17_Y11_N21
\u_SD_TOP|sd_initial_inst|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Mux0~3_combout\,
	sclr => \u_SD_TOP|sd_initial_inst|ALT_INV_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|state\(3));

-- Location: LCCOMB_X23_Y13_N28
\u_SD_TOP|sd_initial_inst|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector1~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(3) & (!\u_SD_TOP|sd_initial_inst|state\(0) & ((\u_SD_TOP|sd_initial_inst|state~1_combout\)))) # (!\u_SD_TOP|sd_initial_inst|state\(3) & (\u_SD_TOP|sd_initial_inst|init_o~q\ 
-- & ((\u_SD_TOP|sd_initial_inst|state\(0)) # (!\u_SD_TOP|sd_initial_inst|state~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datab => \u_SD_TOP|sd_initial_inst|state\(3),
	datac => \u_SD_TOP|sd_initial_inst|init_o~q\,
	datad => \u_SD_TOP|sd_initial_inst|state~1_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector1~0_combout\);

-- Location: FF_X23_Y13_N29
\u_SD_TOP|sd_initial_inst|init_o\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector1~0_combout\,
	sclr => \u_SD_TOP|sd_initial_inst|ALT_INV_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|init_o~q\);

-- Location: LCCOMB_X23_Y13_N30
\u_SD_TOP|init_o\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|init_o~combout\ = LCELL(!\u_SD_TOP|sd_initial_inst|init_o~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|init_o~q\,
	combout => \u_SD_TOP|init_o~combout\);

-- Location: LCCOMB_X22_Y12_N0
\u_SD_TOP|sd_read_inst|delay_cnt[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|delay_cnt[0]~16_combout\ = \u_SD_TOP|sd_read_inst|delay_cnt\(0) $ (VCC)
-- \u_SD_TOP|sd_read_inst|delay_cnt[0]~17\ = CARRY(\u_SD_TOP|sd_read_inst|delay_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|delay_cnt\(0),
	datad => VCC,
	combout => \u_SD_TOP|sd_read_inst|delay_cnt[0]~16_combout\,
	cout => \u_SD_TOP|sd_read_inst|delay_cnt[0]~17\);

-- Location: LCCOMB_X23_Y13_N16
\u_SD_TOP|sd_read_inst|delay_cnt[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|delay_cnt[0]~18_combout\ = (\u_SD_TOP|init_o~combout\) # ((!\u_SD_TOP|sd_read_inst|always2~5_combout\ & !\u_SD_TOP|sd_read_inst|mystate.0000~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|always2~5_combout\,
	datac => \u_SD_TOP|init_o~combout\,
	datad => \u_SD_TOP|sd_read_inst|mystate.0000~q\,
	combout => \u_SD_TOP|sd_read_inst|delay_cnt[0]~18_combout\);

-- Location: FF_X22_Y12_N1
\u_SD_TOP|sd_read_inst|delay_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|delay_cnt[0]~16_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|delay_cnt[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|delay_cnt\(0));

-- Location: LCCOMB_X22_Y12_N2
\u_SD_TOP|sd_read_inst|delay_cnt[1]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|delay_cnt[1]~19_combout\ = (\u_SD_TOP|sd_read_inst|delay_cnt\(1) & (!\u_SD_TOP|sd_read_inst|delay_cnt[0]~17\)) # (!\u_SD_TOP|sd_read_inst|delay_cnt\(1) & ((\u_SD_TOP|sd_read_inst|delay_cnt[0]~17\) # (GND)))
-- \u_SD_TOP|sd_read_inst|delay_cnt[1]~20\ = CARRY((!\u_SD_TOP|sd_read_inst|delay_cnt[0]~17\) # (!\u_SD_TOP|sd_read_inst|delay_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|delay_cnt\(1),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|delay_cnt[0]~17\,
	combout => \u_SD_TOP|sd_read_inst|delay_cnt[1]~19_combout\,
	cout => \u_SD_TOP|sd_read_inst|delay_cnt[1]~20\);

-- Location: FF_X22_Y12_N3
\u_SD_TOP|sd_read_inst|delay_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|delay_cnt[1]~19_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|delay_cnt[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|delay_cnt\(1));

-- Location: LCCOMB_X22_Y12_N4
\u_SD_TOP|sd_read_inst|delay_cnt[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|delay_cnt[2]~21_combout\ = (\u_SD_TOP|sd_read_inst|delay_cnt\(2) & (\u_SD_TOP|sd_read_inst|delay_cnt[1]~20\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|delay_cnt\(2) & (!\u_SD_TOP|sd_read_inst|delay_cnt[1]~20\ & VCC))
-- \u_SD_TOP|sd_read_inst|delay_cnt[2]~22\ = CARRY((\u_SD_TOP|sd_read_inst|delay_cnt\(2) & !\u_SD_TOP|sd_read_inst|delay_cnt[1]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|delay_cnt\(2),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|delay_cnt[1]~20\,
	combout => \u_SD_TOP|sd_read_inst|delay_cnt[2]~21_combout\,
	cout => \u_SD_TOP|sd_read_inst|delay_cnt[2]~22\);

-- Location: FF_X22_Y12_N5
\u_SD_TOP|sd_read_inst|delay_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|delay_cnt[2]~21_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|delay_cnt[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|delay_cnt\(2));

-- Location: LCCOMB_X22_Y12_N8
\u_SD_TOP|sd_read_inst|delay_cnt[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|delay_cnt[4]~25_combout\ = (\u_SD_TOP|sd_read_inst|delay_cnt\(4) & (\u_SD_TOP|sd_read_inst|delay_cnt[3]~24\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|delay_cnt\(4) & (!\u_SD_TOP|sd_read_inst|delay_cnt[3]~24\ & VCC))
-- \u_SD_TOP|sd_read_inst|delay_cnt[4]~26\ = CARRY((\u_SD_TOP|sd_read_inst|delay_cnt\(4) & !\u_SD_TOP|sd_read_inst|delay_cnt[3]~24\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|delay_cnt\(4),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|delay_cnt[3]~24\,
	combout => \u_SD_TOP|sd_read_inst|delay_cnt[4]~25_combout\,
	cout => \u_SD_TOP|sd_read_inst|delay_cnt[4]~26\);

-- Location: FF_X22_Y12_N9
\u_SD_TOP|sd_read_inst|delay_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|delay_cnt[4]~25_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|delay_cnt[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|delay_cnt\(4));

-- Location: LCCOMB_X22_Y12_N14
\u_SD_TOP|sd_read_inst|delay_cnt[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|delay_cnt[7]~31_combout\ = (\u_SD_TOP|sd_read_inst|delay_cnt\(7) & (!\u_SD_TOP|sd_read_inst|delay_cnt[6]~30\)) # (!\u_SD_TOP|sd_read_inst|delay_cnt\(7) & ((\u_SD_TOP|sd_read_inst|delay_cnt[6]~30\) # (GND)))
-- \u_SD_TOP|sd_read_inst|delay_cnt[7]~32\ = CARRY((!\u_SD_TOP|sd_read_inst|delay_cnt[6]~30\) # (!\u_SD_TOP|sd_read_inst|delay_cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|delay_cnt\(7),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|delay_cnt[6]~30\,
	combout => \u_SD_TOP|sd_read_inst|delay_cnt[7]~31_combout\,
	cout => \u_SD_TOP|sd_read_inst|delay_cnt[7]~32\);

-- Location: FF_X22_Y12_N15
\u_SD_TOP|sd_read_inst|delay_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|delay_cnt[7]~31_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|delay_cnt[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|delay_cnt\(7));

-- Location: LCCOMB_X22_Y12_N16
\u_SD_TOP|sd_read_inst|delay_cnt[8]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|delay_cnt[8]~33_combout\ = (\u_SD_TOP|sd_read_inst|delay_cnt\(8) & (\u_SD_TOP|sd_read_inst|delay_cnt[7]~32\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|delay_cnt\(8) & (!\u_SD_TOP|sd_read_inst|delay_cnt[7]~32\ & VCC))
-- \u_SD_TOP|sd_read_inst|delay_cnt[8]~34\ = CARRY((\u_SD_TOP|sd_read_inst|delay_cnt\(8) & !\u_SD_TOP|sd_read_inst|delay_cnt[7]~32\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|delay_cnt\(8),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|delay_cnt[7]~32\,
	combout => \u_SD_TOP|sd_read_inst|delay_cnt[8]~33_combout\,
	cout => \u_SD_TOP|sd_read_inst|delay_cnt[8]~34\);

-- Location: FF_X22_Y12_N17
\u_SD_TOP|sd_read_inst|delay_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|delay_cnt[8]~33_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|delay_cnt[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|delay_cnt\(8));

-- Location: LCCOMB_X22_Y12_N18
\u_SD_TOP|sd_read_inst|delay_cnt[9]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|delay_cnt[9]~35_combout\ = (\u_SD_TOP|sd_read_inst|delay_cnt\(9) & (!\u_SD_TOP|sd_read_inst|delay_cnt[8]~34\)) # (!\u_SD_TOP|sd_read_inst|delay_cnt\(9) & ((\u_SD_TOP|sd_read_inst|delay_cnt[8]~34\) # (GND)))
-- \u_SD_TOP|sd_read_inst|delay_cnt[9]~36\ = CARRY((!\u_SD_TOP|sd_read_inst|delay_cnt[8]~34\) # (!\u_SD_TOP|sd_read_inst|delay_cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|delay_cnt\(9),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|delay_cnt[8]~34\,
	combout => \u_SD_TOP|sd_read_inst|delay_cnt[9]~35_combout\,
	cout => \u_SD_TOP|sd_read_inst|delay_cnt[9]~36\);

-- Location: FF_X22_Y12_N19
\u_SD_TOP|sd_read_inst|delay_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|delay_cnt[9]~35_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|delay_cnt[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|delay_cnt\(9));

-- Location: LCCOMB_X21_Y12_N4
\u_SD_TOP|sd_read_inst|always2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|always2~3_combout\ = (\u_SD_TOP|sd_read_inst|delay_cnt\(10) & (\u_SD_TOP|sd_read_inst|delay_cnt\(9) & (!\u_SD_TOP|sd_read_inst|delay_cnt\(7) & \u_SD_TOP|sd_read_inst|delay_cnt\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|delay_cnt\(10),
	datab => \u_SD_TOP|sd_read_inst|delay_cnt\(9),
	datac => \u_SD_TOP|sd_read_inst|delay_cnt\(7),
	datad => \u_SD_TOP|sd_read_inst|delay_cnt\(8),
	combout => \u_SD_TOP|sd_read_inst|always2~3_combout\);

-- Location: LCCOMB_X22_Y12_N20
\u_SD_TOP|sd_read_inst|delay_cnt[10]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|delay_cnt[10]~37_combout\ = (\u_SD_TOP|sd_read_inst|delay_cnt\(10) & (\u_SD_TOP|sd_read_inst|delay_cnt[9]~36\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|delay_cnt\(10) & (!\u_SD_TOP|sd_read_inst|delay_cnt[9]~36\ & VCC))
-- \u_SD_TOP|sd_read_inst|delay_cnt[10]~38\ = CARRY((\u_SD_TOP|sd_read_inst|delay_cnt\(10) & !\u_SD_TOP|sd_read_inst|delay_cnt[9]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|delay_cnt\(10),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|delay_cnt[9]~36\,
	combout => \u_SD_TOP|sd_read_inst|delay_cnt[10]~37_combout\,
	cout => \u_SD_TOP|sd_read_inst|delay_cnt[10]~38\);

-- Location: FF_X22_Y12_N21
\u_SD_TOP|sd_read_inst|delay_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|delay_cnt[10]~37_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|delay_cnt[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|delay_cnt\(10));

-- Location: LCCOMB_X22_Y12_N22
\u_SD_TOP|sd_read_inst|delay_cnt[11]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|delay_cnt[11]~39_combout\ = (\u_SD_TOP|sd_read_inst|delay_cnt\(11) & (!\u_SD_TOP|sd_read_inst|delay_cnt[10]~38\)) # (!\u_SD_TOP|sd_read_inst|delay_cnt\(11) & ((\u_SD_TOP|sd_read_inst|delay_cnt[10]~38\) # (GND)))
-- \u_SD_TOP|sd_read_inst|delay_cnt[11]~40\ = CARRY((!\u_SD_TOP|sd_read_inst|delay_cnt[10]~38\) # (!\u_SD_TOP|sd_read_inst|delay_cnt\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|delay_cnt\(11),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|delay_cnt[10]~38\,
	combout => \u_SD_TOP|sd_read_inst|delay_cnt[11]~39_combout\,
	cout => \u_SD_TOP|sd_read_inst|delay_cnt[11]~40\);

-- Location: LCCOMB_X22_Y12_N24
\u_SD_TOP|sd_read_inst|delay_cnt[12]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|delay_cnt[12]~41_combout\ = (\u_SD_TOP|sd_read_inst|delay_cnt\(12) & (\u_SD_TOP|sd_read_inst|delay_cnt[11]~40\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|delay_cnt\(12) & (!\u_SD_TOP|sd_read_inst|delay_cnt[11]~40\ & VCC))
-- \u_SD_TOP|sd_read_inst|delay_cnt[12]~42\ = CARRY((\u_SD_TOP|sd_read_inst|delay_cnt\(12) & !\u_SD_TOP|sd_read_inst|delay_cnt[11]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|delay_cnt\(12),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|delay_cnt[11]~40\,
	combout => \u_SD_TOP|sd_read_inst|delay_cnt[12]~41_combout\,
	cout => \u_SD_TOP|sd_read_inst|delay_cnt[12]~42\);

-- Location: FF_X22_Y12_N25
\u_SD_TOP|sd_read_inst|delay_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|delay_cnt[12]~41_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|delay_cnt[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|delay_cnt\(12));

-- Location: LCCOMB_X22_Y12_N26
\u_SD_TOP|sd_read_inst|delay_cnt[13]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|delay_cnt[13]~43_combout\ = (\u_SD_TOP|sd_read_inst|delay_cnt\(13) & (!\u_SD_TOP|sd_read_inst|delay_cnt[12]~42\)) # (!\u_SD_TOP|sd_read_inst|delay_cnt\(13) & ((\u_SD_TOP|sd_read_inst|delay_cnt[12]~42\) # (GND)))
-- \u_SD_TOP|sd_read_inst|delay_cnt[13]~44\ = CARRY((!\u_SD_TOP|sd_read_inst|delay_cnt[12]~42\) # (!\u_SD_TOP|sd_read_inst|delay_cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|delay_cnt\(13),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|delay_cnt[12]~42\,
	combout => \u_SD_TOP|sd_read_inst|delay_cnt[13]~43_combout\,
	cout => \u_SD_TOP|sd_read_inst|delay_cnt[13]~44\);

-- Location: LCCOMB_X22_Y12_N28
\u_SD_TOP|sd_read_inst|delay_cnt[14]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|delay_cnt[14]~45_combout\ = (\u_SD_TOP|sd_read_inst|delay_cnt\(14) & (\u_SD_TOP|sd_read_inst|delay_cnt[13]~44\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|delay_cnt\(14) & (!\u_SD_TOP|sd_read_inst|delay_cnt[13]~44\ & VCC))
-- \u_SD_TOP|sd_read_inst|delay_cnt[14]~46\ = CARRY((\u_SD_TOP|sd_read_inst|delay_cnt\(14) & !\u_SD_TOP|sd_read_inst|delay_cnt[13]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|delay_cnt\(14),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|delay_cnt[13]~44\,
	combout => \u_SD_TOP|sd_read_inst|delay_cnt[14]~45_combout\,
	cout => \u_SD_TOP|sd_read_inst|delay_cnt[14]~46\);

-- Location: FF_X22_Y12_N29
\u_SD_TOP|sd_read_inst|delay_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|delay_cnt[14]~45_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|delay_cnt[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|delay_cnt\(14));

-- Location: LCCOMB_X22_Y12_N30
\u_SD_TOP|sd_read_inst|delay_cnt[15]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|delay_cnt[15]~47_combout\ = \u_SD_TOP|sd_read_inst|delay_cnt\(15) $ (\u_SD_TOP|sd_read_inst|delay_cnt[14]~46\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|delay_cnt\(15),
	cin => \u_SD_TOP|sd_read_inst|delay_cnt[14]~46\,
	combout => \u_SD_TOP|sd_read_inst|delay_cnt[15]~47_combout\);

-- Location: FF_X22_Y12_N31
\u_SD_TOP|sd_read_inst|delay_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|delay_cnt[15]~47_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|delay_cnt[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|delay_cnt\(15));

-- Location: FF_X22_Y12_N27
\u_SD_TOP|sd_read_inst|delay_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|delay_cnt[13]~43_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|delay_cnt[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|delay_cnt\(13));

-- Location: FF_X22_Y12_N23
\u_SD_TOP|sd_read_inst|delay_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|delay_cnt[11]~39_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|delay_cnt[0]~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|delay_cnt\(11));

-- Location: LCCOMB_X21_Y12_N2
\u_SD_TOP|sd_read_inst|always2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|always2~4_combout\ = (!\u_SD_TOP|sd_read_inst|delay_cnt\(12) & (!\u_SD_TOP|sd_read_inst|delay_cnt\(14) & (\u_SD_TOP|sd_read_inst|delay_cnt\(13) & !\u_SD_TOP|sd_read_inst|delay_cnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|delay_cnt\(12),
	datab => \u_SD_TOP|sd_read_inst|delay_cnt\(14),
	datac => \u_SD_TOP|sd_read_inst|delay_cnt\(13),
	datad => \u_SD_TOP|sd_read_inst|delay_cnt\(11),
	combout => \u_SD_TOP|sd_read_inst|always2~4_combout\);

-- Location: LCCOMB_X21_Y12_N0
\u_SD_TOP|sd_read_inst|always2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|always2~5_combout\ = (\u_SD_TOP|sd_read_inst|always2~2_combout\ & (\u_SD_TOP|sd_read_inst|always2~3_combout\ & (!\u_SD_TOP|sd_read_inst|delay_cnt\(15) & \u_SD_TOP|sd_read_inst|always2~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|always2~2_combout\,
	datab => \u_SD_TOP|sd_read_inst|always2~3_combout\,
	datac => \u_SD_TOP|sd_read_inst|delay_cnt\(15),
	datad => \u_SD_TOP|sd_read_inst|always2~4_combout\,
	combout => \u_SD_TOP|sd_read_inst|always2~5_combout\);

-- Location: LCCOMB_X24_Y14_N0
\u_SD_TOP|sd_read_inst|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|LessThan0~0_combout\ = (!\u_SD_TOP|sd_read_inst|aa\(3) & (((!\u_SD_TOP|sd_read_inst|aa\(1)) # (!\u_SD_TOP|sd_read_inst|aa\(0))) # (!\u_SD_TOP|sd_read_inst|aa\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|aa\(3),
	datab => \u_SD_TOP|sd_read_inst|aa\(2),
	datac => \u_SD_TOP|sd_read_inst|aa\(0),
	datad => \u_SD_TOP|sd_read_inst|aa\(1),
	combout => \u_SD_TOP|sd_read_inst|LessThan0~0_combout\);

-- Location: LCCOMB_X24_Y14_N20
\u_SD_TOP|sd_read_inst|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add0~8_combout\ = (\u_SD_TOP|sd_read_inst|aa\(4) & (\u_SD_TOP|sd_read_inst|Add0~7\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|aa\(4) & (!\u_SD_TOP|sd_read_inst|Add0~7\ & VCC))
-- \u_SD_TOP|sd_read_inst|Add0~9\ = CARRY((\u_SD_TOP|sd_read_inst|aa\(4) & !\u_SD_TOP|sd_read_inst|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|aa\(4),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add0~7\,
	combout => \u_SD_TOP|sd_read_inst|Add0~8_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add0~9\);

-- Location: LCCOMB_X24_Y14_N22
\u_SD_TOP|sd_read_inst|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add0~10_combout\ = \u_SD_TOP|sd_read_inst|Add0~9\ $ (\u_SD_TOP|sd_read_inst|aa\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_read_inst|aa\(5),
	cin => \u_SD_TOP|sd_read_inst|Add0~9\,
	combout => \u_SD_TOP|sd_read_inst|Add0~10_combout\);

-- Location: LCCOMB_X24_Y14_N6
\u_SD_TOP|sd_read_inst|aa~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|aa~2_combout\ = (\u_SD_TOP|sd_read_inst|Add0~10_combout\ & \u_SD_TOP|sd_read_inst|aa~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|Add0~10_combout\,
	datad => \u_SD_TOP|sd_read_inst|aa~0_combout\,
	combout => \u_SD_TOP|sd_read_inst|aa~2_combout\);

-- Location: FF_X24_Y14_N7
\u_SD_TOP|sd_read_inst|aa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|aa~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|aa\(5));

-- Location: LCCOMB_X24_Y14_N10
\u_SD_TOP|sd_read_inst|aa~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|aa~0_combout\ = (\u_SD_TOP|sd_read_inst|en~q\ & (\u_SD_TOP|sd_read_inst|LessThan0~0_combout\ & (!\u_SD_TOP|sd_read_inst|aa\(4) & !\u_SD_TOP|sd_read_inst|aa\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|en~q\,
	datab => \u_SD_TOP|sd_read_inst|LessThan0~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|aa\(4),
	datad => \u_SD_TOP|sd_read_inst|aa\(5),
	combout => \u_SD_TOP|sd_read_inst|aa~0_combout\);

-- Location: LCCOMB_X24_Y14_N26
\u_SD_TOP|sd_read_inst|en~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|en~0_combout\ = (\u_SD_TOP|sd_read_inst|aa~0_combout\) # ((!\SD_dataout~input_o\ & !\u_SD_TOP|sd_read_inst|en~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SD_dataout~input_o\,
	datac => \u_SD_TOP|sd_read_inst|en~q\,
	datad => \u_SD_TOP|sd_read_inst|aa~0_combout\,
	combout => \u_SD_TOP|sd_read_inst|en~0_combout\);

-- Location: FF_X24_Y14_N27
\u_SD_TOP|sd_read_inst|en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|en~q\);

-- Location: LCCOMB_X24_Y14_N12
\u_SD_TOP|sd_read_inst|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add0~0_combout\ = \u_SD_TOP|sd_read_inst|aa\(0) $ (VCC)
-- \u_SD_TOP|sd_read_inst|Add0~1\ = CARRY(\u_SD_TOP|sd_read_inst|aa\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|aa\(0),
	datad => VCC,
	combout => \u_SD_TOP|sd_read_inst|Add0~0_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add0~1\);

-- Location: LCCOMB_X24_Y14_N8
\u_SD_TOP|sd_read_inst|aa~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|aa~3_combout\ = (\u_SD_TOP|sd_read_inst|aa~0_combout\ & ((\u_SD_TOP|sd_read_inst|Add0~0_combout\) # ((!\SD_dataout~input_o\ & !\u_SD_TOP|sd_read_inst|en~q\)))) # (!\u_SD_TOP|sd_read_inst|aa~0_combout\ & (!\SD_dataout~input_o\ & 
-- (!\u_SD_TOP|sd_read_inst|en~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|aa~0_combout\,
	datab => \SD_dataout~input_o\,
	datac => \u_SD_TOP|sd_read_inst|en~q\,
	datad => \u_SD_TOP|sd_read_inst|Add0~0_combout\,
	combout => \u_SD_TOP|sd_read_inst|aa~3_combout\);

-- Location: FF_X24_Y14_N9
\u_SD_TOP|sd_read_inst|aa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|aa~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|aa\(0));

-- Location: LCCOMB_X24_Y14_N14
\u_SD_TOP|sd_read_inst|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add0~2_combout\ = (\u_SD_TOP|sd_read_inst|aa\(1) & (!\u_SD_TOP|sd_read_inst|Add0~1\)) # (!\u_SD_TOP|sd_read_inst|aa\(1) & ((\u_SD_TOP|sd_read_inst|Add0~1\) # (GND)))
-- \u_SD_TOP|sd_read_inst|Add0~3\ = CARRY((!\u_SD_TOP|sd_read_inst|Add0~1\) # (!\u_SD_TOP|sd_read_inst|aa\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|aa\(1),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add0~1\,
	combout => \u_SD_TOP|sd_read_inst|Add0~2_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add0~3\);

-- Location: LCCOMB_X24_Y14_N2
\u_SD_TOP|sd_read_inst|aa~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|aa~4_combout\ = (\u_SD_TOP|sd_read_inst|Add0~2_combout\ & \u_SD_TOP|sd_read_inst|aa~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|Add0~2_combout\,
	datad => \u_SD_TOP|sd_read_inst|aa~0_combout\,
	combout => \u_SD_TOP|sd_read_inst|aa~4_combout\);

-- Location: FF_X24_Y14_N3
\u_SD_TOP|sd_read_inst|aa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|aa~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|aa\(1));

-- Location: LCCOMB_X24_Y14_N16
\u_SD_TOP|sd_read_inst|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add0~4_combout\ = (\u_SD_TOP|sd_read_inst|aa\(2) & (\u_SD_TOP|sd_read_inst|Add0~3\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|aa\(2) & (!\u_SD_TOP|sd_read_inst|Add0~3\ & VCC))
-- \u_SD_TOP|sd_read_inst|Add0~5\ = CARRY((\u_SD_TOP|sd_read_inst|aa\(2) & !\u_SD_TOP|sd_read_inst|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|aa\(2),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add0~3\,
	combout => \u_SD_TOP|sd_read_inst|Add0~4_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add0~5\);

-- Location: LCCOMB_X24_Y14_N24
\u_SD_TOP|sd_read_inst|aa~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|aa~5_combout\ = (\u_SD_TOP|sd_read_inst|aa~0_combout\ & \u_SD_TOP|sd_read_inst|Add0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|aa~0_combout\,
	datad => \u_SD_TOP|sd_read_inst|Add0~4_combout\,
	combout => \u_SD_TOP|sd_read_inst|aa~5_combout\);

-- Location: FF_X24_Y14_N25
\u_SD_TOP|sd_read_inst|aa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|aa~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|aa\(2));

-- Location: LCCOMB_X24_Y14_N4
\u_SD_TOP|sd_read_inst|aa~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|aa~1_combout\ = (\u_SD_TOP|sd_read_inst|aa~0_combout\ & \u_SD_TOP|sd_read_inst|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|aa~0_combout\,
	datad => \u_SD_TOP|sd_read_inst|Add0~8_combout\,
	combout => \u_SD_TOP|sd_read_inst|aa~1_combout\);

-- Location: FF_X24_Y14_N5
\u_SD_TOP|sd_read_inst|aa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|aa~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|aa\(4));

-- Location: LCCOMB_X24_Y14_N28
\u_SD_TOP|sd_read_inst|rx_valid~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|rx_valid~0_combout\ = (\u_SD_TOP|sd_read_inst|en~q\ & ((\u_SD_TOP|sd_read_inst|aa\(5)) # ((\u_SD_TOP|sd_read_inst|aa\(4)) # (!\u_SD_TOP|sd_read_inst|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|aa\(5),
	datab => \u_SD_TOP|sd_read_inst|aa\(4),
	datac => \u_SD_TOP|sd_read_inst|en~q\,
	datad => \u_SD_TOP|sd_read_inst|LessThan0~0_combout\,
	combout => \u_SD_TOP|sd_read_inst|rx_valid~0_combout\);

-- Location: FF_X24_Y14_N29
\u_SD_TOP|sd_read_inst|rx_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|rx_valid~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|rx_valid~q\);

-- Location: LCCOMB_X24_Y12_N0
\u_SD_TOP|sd_read_inst|sec[0]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[0]~32_combout\ = \u_SD_TOP|sd_read_inst|sec\(0) $ (VCC)
-- \u_SD_TOP|sd_read_inst|sec[0]~33\ = CARRY(\u_SD_TOP|sd_read_inst|sec\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec\(0),
	datad => VCC,
	combout => \u_SD_TOP|sd_read_inst|sec[0]~32_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[0]~33\);

-- Location: LCCOMB_X22_Y9_N24
\u_SD_TOP|sd_read_inst|sec_size[10]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec_size[10]~29_combout\ = (\u_SD_TOP|sd_read_inst|sec_size\(10) & (!\u_SD_TOP|sd_read_inst|sec_size[9]~28\)) # (!\u_SD_TOP|sd_read_inst|sec_size\(10) & ((\u_SD_TOP|sd_read_inst|sec_size[9]~28\) # (GND)))
-- \u_SD_TOP|sd_read_inst|sec_size[10]~30\ = CARRY((!\u_SD_TOP|sd_read_inst|sec_size[9]~28\) # (!\u_SD_TOP|sd_read_inst|sec_size\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec_size\(10),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec_size[9]~28\,
	combout => \u_SD_TOP|sd_read_inst|sec_size[10]~29_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec_size[10]~30\);

-- Location: LCCOMB_X22_Y9_N26
\u_SD_TOP|sd_read_inst|sec_size[11]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec_size[11]~32_combout\ = \u_SD_TOP|sd_read_inst|sec_size\(11) $ (!\u_SD_TOP|sd_read_inst|sec_size[10]~30\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec_size\(11),
	cin => \u_SD_TOP|sd_read_inst|sec_size[10]~30\,
	combout => \u_SD_TOP|sd_read_inst|sec_size[11]~32_combout\);

-- Location: FF_X22_Y9_N27
\u_SD_TOP|sd_read_inst|sec_size[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec_size[11]~32_combout\,
	ena => \u_SD_TOP|sd_read_inst|sec_size[11]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec_size\(11));

-- Location: LCCOMB_X22_Y9_N0
\u_SD_TOP|sd_read_inst|sec_size[11]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec_size[11]~31_combout\ = (!\u_SD_TOP|init_o~combout\ & (\u_SD_TOP|sd_read_inst|mystate~18_combout\ & ((!\u_SD_TOP|sd_read_inst|sec_size\(11)) # (!\u_SD_TOP|sd_read_inst|sec_size\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|init_o~combout\,
	datab => \u_SD_TOP|sd_read_inst|sec_size\(10),
	datac => \u_SD_TOP|sd_read_inst|sec_size\(11),
	datad => \u_SD_TOP|sd_read_inst|mystate~18_combout\,
	combout => \u_SD_TOP|sd_read_inst|sec_size[11]~31_combout\);

-- Location: LCCOMB_X22_Y9_N28
\u_SD_TOP|sd_read_inst|sec_size[0]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec_size[0]~34_combout\ = \u_SD_TOP|sd_read_inst|sec_size\(0) $ (\u_SD_TOP|sd_read_inst|sec_size[11]~31_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|sec_size\(0),
	datad => \u_SD_TOP|sd_read_inst|sec_size[11]~31_combout\,
	combout => \u_SD_TOP|sd_read_inst|sec_size[0]~34_combout\);

-- Location: FF_X22_Y9_N29
\u_SD_TOP|sd_read_inst|sec_size[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec_size[0]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec_size\(0));

-- Location: LCCOMB_X22_Y9_N8
\u_SD_TOP|sd_read_inst|sec_size[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec_size[2]~13_combout\ = (\u_SD_TOP|sd_read_inst|sec_size\(2) & (!\u_SD_TOP|sd_read_inst|sec_size[1]~12\)) # (!\u_SD_TOP|sd_read_inst|sec_size\(2) & ((\u_SD_TOP|sd_read_inst|sec_size[1]~12\) # (GND)))
-- \u_SD_TOP|sd_read_inst|sec_size[2]~14\ = CARRY((!\u_SD_TOP|sd_read_inst|sec_size[1]~12\) # (!\u_SD_TOP|sd_read_inst|sec_size\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec_size\(2),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec_size[1]~12\,
	combout => \u_SD_TOP|sd_read_inst|sec_size[2]~13_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec_size[2]~14\);

-- Location: FF_X22_Y9_N9
\u_SD_TOP|sd_read_inst|sec_size[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec_size[2]~13_combout\,
	ena => \u_SD_TOP|sd_read_inst|sec_size[11]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec_size\(2));

-- Location: LCCOMB_X22_Y9_N14
\u_SD_TOP|sd_read_inst|sec_size[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec_size[5]~19_combout\ = (\u_SD_TOP|sd_read_inst|sec_size\(5) & (\u_SD_TOP|sd_read_inst|sec_size[4]~18\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|sec_size\(5) & (!\u_SD_TOP|sd_read_inst|sec_size[4]~18\ & VCC))
-- \u_SD_TOP|sd_read_inst|sec_size[5]~20\ = CARRY((\u_SD_TOP|sd_read_inst|sec_size\(5) & !\u_SD_TOP|sd_read_inst|sec_size[4]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec_size\(5),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec_size[4]~18\,
	combout => \u_SD_TOP|sd_read_inst|sec_size[5]~19_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec_size[5]~20\);

-- Location: FF_X22_Y9_N15
\u_SD_TOP|sd_read_inst|sec_size[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec_size[5]~19_combout\,
	ena => \u_SD_TOP|sd_read_inst|sec_size[11]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec_size\(5));

-- Location: LCCOMB_X22_Y9_N16
\u_SD_TOP|sd_read_inst|sec_size[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec_size[6]~21_combout\ = (\u_SD_TOP|sd_read_inst|sec_size\(6) & (!\u_SD_TOP|sd_read_inst|sec_size[5]~20\)) # (!\u_SD_TOP|sd_read_inst|sec_size\(6) & ((\u_SD_TOP|sd_read_inst|sec_size[5]~20\) # (GND)))
-- \u_SD_TOP|sd_read_inst|sec_size[6]~22\ = CARRY((!\u_SD_TOP|sd_read_inst|sec_size[5]~20\) # (!\u_SD_TOP|sd_read_inst|sec_size\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec_size\(6),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec_size[5]~20\,
	combout => \u_SD_TOP|sd_read_inst|sec_size[6]~21_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec_size[6]~22\);

-- Location: FF_X22_Y9_N17
\u_SD_TOP|sd_read_inst|sec_size[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec_size[6]~21_combout\,
	ena => \u_SD_TOP|sd_read_inst|sec_size[11]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec_size\(6));

-- Location: LCCOMB_X22_Y9_N18
\u_SD_TOP|sd_read_inst|sec_size[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec_size[7]~23_combout\ = (\u_SD_TOP|sd_read_inst|sec_size\(7) & (\u_SD_TOP|sd_read_inst|sec_size[6]~22\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|sec_size\(7) & (!\u_SD_TOP|sd_read_inst|sec_size[6]~22\ & VCC))
-- \u_SD_TOP|sd_read_inst|sec_size[7]~24\ = CARRY((\u_SD_TOP|sd_read_inst|sec_size\(7) & !\u_SD_TOP|sd_read_inst|sec_size[6]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec_size\(7),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec_size[6]~22\,
	combout => \u_SD_TOP|sd_read_inst|sec_size[7]~23_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec_size[7]~24\);

-- Location: FF_X22_Y9_N19
\u_SD_TOP|sd_read_inst|sec_size[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec_size[7]~23_combout\,
	ena => \u_SD_TOP|sd_read_inst|sec_size[11]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec_size\(7));

-- Location: LCCOMB_X22_Y9_N20
\u_SD_TOP|sd_read_inst|sec_size[8]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec_size[8]~25_combout\ = (\u_SD_TOP|sd_read_inst|sec_size\(8) & (!\u_SD_TOP|sd_read_inst|sec_size[7]~24\)) # (!\u_SD_TOP|sd_read_inst|sec_size\(8) & ((\u_SD_TOP|sd_read_inst|sec_size[7]~24\) # (GND)))
-- \u_SD_TOP|sd_read_inst|sec_size[8]~26\ = CARRY((!\u_SD_TOP|sd_read_inst|sec_size[7]~24\) # (!\u_SD_TOP|sd_read_inst|sec_size\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec_size\(8),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec_size[7]~24\,
	combout => \u_SD_TOP|sd_read_inst|sec_size[8]~25_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec_size[8]~26\);

-- Location: FF_X22_Y9_N21
\u_SD_TOP|sd_read_inst|sec_size[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec_size[8]~25_combout\,
	ena => \u_SD_TOP|sd_read_inst|sec_size[11]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec_size\(8));

-- Location: FF_X22_Y9_N25
\u_SD_TOP|sd_read_inst|sec_size[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec_size[10]~29_combout\,
	ena => \u_SD_TOP|sd_read_inst|sec_size[11]~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec_size\(10));

-- Location: LCCOMB_X22_Y9_N30
\u_SD_TOP|sd_read_inst|sec[30]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[30]~34_combout\ = (\u_SD_TOP|init_o~combout\) # ((\u_SD_TOP|sd_read_inst|mystate~18_combout\ & ((!\u_SD_TOP|sd_read_inst|sec_size\(11)) # (!\u_SD_TOP|sd_read_inst|sec_size\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|init_o~combout\,
	datab => \u_SD_TOP|sd_read_inst|sec_size\(10),
	datac => \u_SD_TOP|sd_read_inst|sec_size\(11),
	datad => \u_SD_TOP|sd_read_inst|mystate~18_combout\,
	combout => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\);

-- Location: FF_X24_Y12_N1
\u_SD_TOP|sd_read_inst|sec[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[0]~32_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(0));

-- Location: LCCOMB_X24_Y12_N2
\u_SD_TOP|sd_read_inst|sec[1]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[1]~35_combout\ = (\u_SD_TOP|sd_read_inst|sec\(1) & (!\u_SD_TOP|sd_read_inst|sec[0]~33\)) # (!\u_SD_TOP|sd_read_inst|sec\(1) & ((\u_SD_TOP|sd_read_inst|sec[0]~33\) # (GND)))
-- \u_SD_TOP|sd_read_inst|sec[1]~36\ = CARRY((!\u_SD_TOP|sd_read_inst|sec[0]~33\) # (!\u_SD_TOP|sd_read_inst|sec\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec\(1),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[0]~33\,
	combout => \u_SD_TOP|sd_read_inst|sec[1]~35_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[1]~36\);

-- Location: FF_X24_Y12_N3
\u_SD_TOP|sd_read_inst|sec[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[1]~35_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(1));

-- Location: LCCOMB_X24_Y12_N4
\u_SD_TOP|sd_read_inst|sec[2]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[2]~37_combout\ = (\u_SD_TOP|sd_read_inst|sec\(2) & (\u_SD_TOP|sd_read_inst|sec[1]~36\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|sec\(2) & (!\u_SD_TOP|sd_read_inst|sec[1]~36\ & VCC))
-- \u_SD_TOP|sd_read_inst|sec[2]~38\ = CARRY((\u_SD_TOP|sd_read_inst|sec\(2) & !\u_SD_TOP|sd_read_inst|sec[1]~36\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec\(2),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[1]~36\,
	combout => \u_SD_TOP|sd_read_inst|sec[2]~37_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[2]~38\);

-- Location: FF_X24_Y12_N5
\u_SD_TOP|sd_read_inst|sec[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[2]~37_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(2));

-- Location: LCCOMB_X24_Y12_N6
\u_SD_TOP|sd_read_inst|sec[3]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[3]~39_combout\ = (\u_SD_TOP|sd_read_inst|sec\(3) & (!\u_SD_TOP|sd_read_inst|sec[2]~38\)) # (!\u_SD_TOP|sd_read_inst|sec\(3) & ((\u_SD_TOP|sd_read_inst|sec[2]~38\) # (GND)))
-- \u_SD_TOP|sd_read_inst|sec[3]~40\ = CARRY((!\u_SD_TOP|sd_read_inst|sec[2]~38\) # (!\u_SD_TOP|sd_read_inst|sec\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec\(3),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[2]~38\,
	combout => \u_SD_TOP|sd_read_inst|sec[3]~39_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[3]~40\);

-- Location: LCCOMB_X24_Y12_N8
\u_SD_TOP|sd_read_inst|sec[4]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[4]~41_combout\ = (\u_SD_TOP|sd_read_inst|sec\(4) & (\u_SD_TOP|sd_read_inst|sec[3]~40\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|sec\(4) & (!\u_SD_TOP|sd_read_inst|sec[3]~40\ & VCC))
-- \u_SD_TOP|sd_read_inst|sec[4]~42\ = CARRY((\u_SD_TOP|sd_read_inst|sec\(4) & !\u_SD_TOP|sd_read_inst|sec[3]~40\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec\(4),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[3]~40\,
	combout => \u_SD_TOP|sd_read_inst|sec[4]~41_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[4]~42\);

-- Location: FF_X24_Y12_N9
\u_SD_TOP|sd_read_inst|sec[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[4]~41_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(4));

-- Location: LCCOMB_X24_Y12_N12
\u_SD_TOP|sd_read_inst|sec[6]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[6]~45_combout\ = (\u_SD_TOP|sd_read_inst|sec\(6) & (\u_SD_TOP|sd_read_inst|sec[5]~44\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|sec\(6) & (!\u_SD_TOP|sd_read_inst|sec[5]~44\ & VCC))
-- \u_SD_TOP|sd_read_inst|sec[6]~46\ = CARRY((\u_SD_TOP|sd_read_inst|sec\(6) & !\u_SD_TOP|sd_read_inst|sec[5]~44\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec\(6),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[5]~44\,
	combout => \u_SD_TOP|sd_read_inst|sec[6]~45_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[6]~46\);

-- Location: FF_X24_Y12_N13
\u_SD_TOP|sd_read_inst|sec[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[6]~45_combout\,
	asdata => VCC,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(6));

-- Location: LCCOMB_X23_Y12_N24
\u_SD_TOP|sd_read_inst|CMD17~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~22_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(13))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|CMD17\(13),
	datab => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datad => \u_SD_TOP|sd_read_inst|sec\(6),
	combout => \u_SD_TOP|sd_read_inst|CMD17~22_combout\);

-- Location: LCCOMB_X23_Y13_N8
\u_SD_TOP|sd_read_inst|CMD17[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\ = (\u_SD_TOP|sd_read_inst|Selector91~0_combout\) # ((\u_SD_TOP|init_o~combout\) # ((\u_SD_TOP|sd_read_inst|mystate.0001~q\ & !\u_SD_TOP|sd_read_inst|Equal1~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Selector91~0_combout\,
	datab => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|init_o~combout\,
	datad => \u_SD_TOP|sd_read_inst|Equal1~15_combout\,
	combout => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\);

-- Location: FF_X23_Y12_N25
\u_SD_TOP|sd_read_inst|CMD17[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~22_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(14));

-- Location: LCCOMB_X24_Y12_N14
\u_SD_TOP|sd_read_inst|sec[7]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[7]~47_combout\ = (\u_SD_TOP|sd_read_inst|sec\(7) & (!\u_SD_TOP|sd_read_inst|sec[6]~46\)) # (!\u_SD_TOP|sd_read_inst|sec\(7) & ((\u_SD_TOP|sd_read_inst|sec[6]~46\) # (GND)))
-- \u_SD_TOP|sd_read_inst|sec[7]~48\ = CARRY((!\u_SD_TOP|sd_read_inst|sec[6]~46\) # (!\u_SD_TOP|sd_read_inst|sec\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec\(7),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[6]~46\,
	combout => \u_SD_TOP|sd_read_inst|sec[7]~47_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[7]~48\);

-- Location: FF_X24_Y12_N15
\u_SD_TOP|sd_read_inst|sec[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[7]~47_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(7));

-- Location: LCCOMB_X23_Y12_N30
\u_SD_TOP|sd_read_inst|CMD17~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~23_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(14))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|CMD17\(14),
	datac => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datad => \u_SD_TOP|sd_read_inst|sec\(7),
	combout => \u_SD_TOP|sd_read_inst|CMD17~23_combout\);

-- Location: FF_X23_Y12_N31
\u_SD_TOP|sd_read_inst|CMD17[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~23_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(15));

-- Location: LCCOMB_X24_Y12_N16
\u_SD_TOP|sd_read_inst|sec[8]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[8]~49_combout\ = (\u_SD_TOP|sd_read_inst|sec\(8) & (\u_SD_TOP|sd_read_inst|sec[7]~48\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|sec\(8) & (!\u_SD_TOP|sd_read_inst|sec[7]~48\ & VCC))
-- \u_SD_TOP|sd_read_inst|sec[8]~50\ = CARRY((\u_SD_TOP|sd_read_inst|sec\(8) & !\u_SD_TOP|sd_read_inst|sec[7]~48\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec\(8),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[7]~48\,
	combout => \u_SD_TOP|sd_read_inst|sec[8]~49_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[8]~50\);

-- Location: FF_X24_Y12_N17
\u_SD_TOP|sd_read_inst|sec[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[8]~49_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(8));

-- Location: LCCOMB_X23_Y12_N28
\u_SD_TOP|sd_read_inst|CMD17~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~24_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(15))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|sd_read_inst|CMD17\(15),
	datad => \u_SD_TOP|sd_read_inst|sec\(8),
	combout => \u_SD_TOP|sd_read_inst|CMD17~24_combout\);

-- Location: FF_X23_Y12_N29
\u_SD_TOP|sd_read_inst|CMD17[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~24_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(16));

-- Location: LCCOMB_X24_Y12_N18
\u_SD_TOP|sd_read_inst|sec[9]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[9]~51_combout\ = (\u_SD_TOP|sd_read_inst|sec\(9) & (!\u_SD_TOP|sd_read_inst|sec[8]~50\)) # (!\u_SD_TOP|sd_read_inst|sec\(9) & ((\u_SD_TOP|sd_read_inst|sec[8]~50\) # (GND)))
-- \u_SD_TOP|sd_read_inst|sec[9]~52\ = CARRY((!\u_SD_TOP|sd_read_inst|sec[8]~50\) # (!\u_SD_TOP|sd_read_inst|sec\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec\(9),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[8]~50\,
	combout => \u_SD_TOP|sd_read_inst|sec[9]~51_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[9]~52\);

-- Location: FF_X24_Y12_N19
\u_SD_TOP|sd_read_inst|sec[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[9]~51_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(9));

-- Location: LCCOMB_X23_Y12_N22
\u_SD_TOP|sd_read_inst|CMD17~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~25_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(16))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|CMD17\(16),
	datac => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datad => \u_SD_TOP|sd_read_inst|sec\(9),
	combout => \u_SD_TOP|sd_read_inst|CMD17~25_combout\);

-- Location: FF_X23_Y12_N23
\u_SD_TOP|sd_read_inst|CMD17[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~25_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(17));

-- Location: LCCOMB_X24_Y12_N20
\u_SD_TOP|sd_read_inst|sec[10]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[10]~53_combout\ = (\u_SD_TOP|sd_read_inst|sec\(10) & (\u_SD_TOP|sd_read_inst|sec[9]~52\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|sec\(10) & (!\u_SD_TOP|sd_read_inst|sec[9]~52\ & VCC))
-- \u_SD_TOP|sd_read_inst|sec[10]~54\ = CARRY((\u_SD_TOP|sd_read_inst|sec\(10) & !\u_SD_TOP|sd_read_inst|sec[9]~52\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec\(10),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[9]~52\,
	combout => \u_SD_TOP|sd_read_inst|sec[10]~53_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[10]~54\);

-- Location: FF_X24_Y12_N21
\u_SD_TOP|sd_read_inst|sec[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[10]~53_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(10));

-- Location: LCCOMB_X24_Y12_N22
\u_SD_TOP|sd_read_inst|sec[11]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[11]~55_combout\ = (\u_SD_TOP|sd_read_inst|sec\(11) & (!\u_SD_TOP|sd_read_inst|sec[10]~54\)) # (!\u_SD_TOP|sd_read_inst|sec\(11) & ((\u_SD_TOP|sd_read_inst|sec[10]~54\) # (GND)))
-- \u_SD_TOP|sd_read_inst|sec[11]~56\ = CARRY((!\u_SD_TOP|sd_read_inst|sec[10]~54\) # (!\u_SD_TOP|sd_read_inst|sec\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec\(11),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[10]~54\,
	combout => \u_SD_TOP|sd_read_inst|sec[11]~55_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[11]~56\);

-- Location: FF_X24_Y12_N23
\u_SD_TOP|sd_read_inst|sec[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[11]~55_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(11));

-- Location: LCCOMB_X23_Y12_N2
\u_SD_TOP|sd_read_inst|CMD17~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~27_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(18))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|CMD17\(18),
	datab => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datad => \u_SD_TOP|sd_read_inst|sec\(11),
	combout => \u_SD_TOP|sd_read_inst|CMD17~27_combout\);

-- Location: FF_X23_Y12_N3
\u_SD_TOP|sd_read_inst|CMD17[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~27_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(19));

-- Location: LCCOMB_X23_Y12_N16
\u_SD_TOP|sd_read_inst|Equal1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Equal1~7_combout\ = (!\u_SD_TOP|sd_read_inst|CMD17\(18) & (!\u_SD_TOP|sd_read_inst|CMD17\(16) & (!\u_SD_TOP|sd_read_inst|CMD17\(17) & !\u_SD_TOP|sd_read_inst|CMD17\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|CMD17\(18),
	datab => \u_SD_TOP|sd_read_inst|CMD17\(16),
	datac => \u_SD_TOP|sd_read_inst|CMD17\(17),
	datad => \u_SD_TOP|sd_read_inst|CMD17\(19),
	combout => \u_SD_TOP|sd_read_inst|Equal1~7_combout\);

-- Location: LCCOMB_X24_Y12_N24
\u_SD_TOP|sd_read_inst|sec[12]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[12]~57_combout\ = (\u_SD_TOP|sd_read_inst|sec\(12) & (\u_SD_TOP|sd_read_inst|sec[11]~56\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|sec\(12) & (!\u_SD_TOP|sd_read_inst|sec[11]~56\ & VCC))
-- \u_SD_TOP|sd_read_inst|sec[12]~58\ = CARRY((\u_SD_TOP|sd_read_inst|sec\(12) & !\u_SD_TOP|sd_read_inst|sec[11]~56\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec\(12),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[11]~56\,
	combout => \u_SD_TOP|sd_read_inst|sec[12]~57_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[12]~58\);

-- Location: FF_X24_Y12_N25
\u_SD_TOP|sd_read_inst|sec[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[12]~57_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(12));

-- Location: LCCOMB_X23_Y11_N8
\u_SD_TOP|sd_read_inst|CMD17~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~28_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(19))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datab => \u_SD_TOP|sd_read_inst|CMD17\(19),
	datad => \u_SD_TOP|sd_read_inst|sec\(12),
	combout => \u_SD_TOP|sd_read_inst|CMD17~28_combout\);

-- Location: FF_X23_Y11_N9
\u_SD_TOP|sd_read_inst|CMD17[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~28_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(20));

-- Location: LCCOMB_X24_Y12_N26
\u_SD_TOP|sd_read_inst|sec[13]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[13]~59_combout\ = (\u_SD_TOP|sd_read_inst|sec\(13) & (!\u_SD_TOP|sd_read_inst|sec[12]~58\)) # (!\u_SD_TOP|sd_read_inst|sec\(13) & ((\u_SD_TOP|sd_read_inst|sec[12]~58\) # (GND)))
-- \u_SD_TOP|sd_read_inst|sec[13]~60\ = CARRY((!\u_SD_TOP|sd_read_inst|sec[12]~58\) # (!\u_SD_TOP|sd_read_inst|sec\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec\(13),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[12]~58\,
	combout => \u_SD_TOP|sd_read_inst|sec[13]~59_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[13]~60\);

-- Location: FF_X24_Y12_N27
\u_SD_TOP|sd_read_inst|sec[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[13]~59_combout\,
	asdata => VCC,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(13));

-- Location: LCCOMB_X23_Y11_N14
\u_SD_TOP|sd_read_inst|CMD17~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~29_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(20))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|sd_read_inst|CMD17\(20),
	datad => \u_SD_TOP|sd_read_inst|sec\(13),
	combout => \u_SD_TOP|sd_read_inst|CMD17~29_combout\);

-- Location: FF_X23_Y11_N15
\u_SD_TOP|sd_read_inst|CMD17[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~29_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(21));

-- Location: LCCOMB_X24_Y12_N28
\u_SD_TOP|sd_read_inst|sec[14]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[14]~61_combout\ = (\u_SD_TOP|sd_read_inst|sec\(14) & (\u_SD_TOP|sd_read_inst|sec[13]~60\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|sec\(14) & (!\u_SD_TOP|sd_read_inst|sec[13]~60\ & VCC))
-- \u_SD_TOP|sd_read_inst|sec[14]~62\ = CARRY((\u_SD_TOP|sd_read_inst|sec\(14) & !\u_SD_TOP|sd_read_inst|sec[13]~60\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec\(14),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[13]~60\,
	combout => \u_SD_TOP|sd_read_inst|sec[14]~61_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[14]~62\);

-- Location: FF_X24_Y12_N29
\u_SD_TOP|sd_read_inst|sec[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[14]~61_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(14));

-- Location: LCCOMB_X23_Y11_N4
\u_SD_TOP|sd_read_inst|CMD17~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~30_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(21))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|sd_read_inst|CMD17\(21),
	datad => \u_SD_TOP|sd_read_inst|sec\(14),
	combout => \u_SD_TOP|sd_read_inst|CMD17~30_combout\);

-- Location: FF_X23_Y11_N5
\u_SD_TOP|sd_read_inst|CMD17[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~30_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(22));

-- Location: LCCOMB_X23_Y11_N18
\u_SD_TOP|sd_read_inst|Equal1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Equal1~8_combout\ = (!\u_SD_TOP|sd_read_inst|CMD17\(23) & (!\u_SD_TOP|sd_read_inst|CMD17\(20) & (!\u_SD_TOP|sd_read_inst|CMD17\(22) & !\u_SD_TOP|sd_read_inst|CMD17\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|CMD17\(23),
	datab => \u_SD_TOP|sd_read_inst|CMD17\(20),
	datac => \u_SD_TOP|sd_read_inst|CMD17\(22),
	datad => \u_SD_TOP|sd_read_inst|CMD17\(21),
	combout => \u_SD_TOP|sd_read_inst|Equal1~8_combout\);

-- Location: LCCOMB_X24_Y13_N4
\u_SD_TOP|sd_read_inst|Selector91~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector91~1_combout\ = (\u_SD_TOP|sd_read_inst|CMD17\(0) & (((!\u_SD_TOP|sd_read_inst|mystate.0000~q\)) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\))) # (!\u_SD_TOP|sd_read_inst|CMD17\(0) & 
-- (((\u_SD_TOP|sd_read_inst|always2~5_combout\ & !\u_SD_TOP|sd_read_inst|mystate.0000~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datab => \u_SD_TOP|sd_read_inst|always2~5_combout\,
	datac => \u_SD_TOP|sd_read_inst|CMD17\(0),
	datad => \u_SD_TOP|sd_read_inst|mystate.0000~q\,
	combout => \u_SD_TOP|sd_read_inst|Selector91~1_combout\);

-- Location: FF_X24_Y13_N5
\u_SD_TOP|sd_read_inst|CMD17[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector91~1_combout\,
	asdata => VCC,
	sload => \u_SD_TOP|init_o~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(0));

-- Location: LCCOMB_X24_Y13_N22
\u_SD_TOP|sd_read_inst|CMD17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~0_combout\ = ((\u_SD_TOP|init_o~combout\) # (\u_SD_TOP|sd_read_inst|CMD17\(0))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datab => \u_SD_TOP|init_o~combout\,
	datac => \u_SD_TOP|sd_read_inst|CMD17\(0),
	combout => \u_SD_TOP|sd_read_inst|CMD17~0_combout\);

-- Location: FF_X24_Y13_N23
\u_SD_TOP|sd_read_inst|CMD17[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~0_combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(1));

-- Location: LCCOMB_X24_Y13_N24
\u_SD_TOP|sd_read_inst|CMD17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~2_combout\ = ((\u_SD_TOP|init_o~combout\) # (\u_SD_TOP|sd_read_inst|CMD17\(1))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datab => \u_SD_TOP|init_o~combout\,
	datac => \u_SD_TOP|sd_read_inst|CMD17\(1),
	combout => \u_SD_TOP|sd_read_inst|CMD17~2_combout\);

-- Location: FF_X24_Y13_N25
\u_SD_TOP|sd_read_inst|CMD17[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~2_combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(2));

-- Location: LCCOMB_X24_Y13_N30
\u_SD_TOP|sd_read_inst|CMD17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~3_combout\ = ((\u_SD_TOP|sd_read_inst|CMD17\(2)) # (\u_SD_TOP|init_o~combout\)) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datab => \u_SD_TOP|sd_read_inst|CMD17\(2),
	datad => \u_SD_TOP|init_o~combout\,
	combout => \u_SD_TOP|sd_read_inst|CMD17~3_combout\);

-- Location: FF_X24_Y13_N31
\u_SD_TOP|sd_read_inst|CMD17[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~3_combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(3));

-- Location: LCCOMB_X24_Y13_N8
\u_SD_TOP|sd_read_inst|CMD17~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~4_combout\ = ((\u_SD_TOP|init_o~combout\) # (\u_SD_TOP|sd_read_inst|CMD17\(3))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datab => \u_SD_TOP|init_o~combout\,
	datac => \u_SD_TOP|sd_read_inst|CMD17\(3),
	combout => \u_SD_TOP|sd_read_inst|CMD17~4_combout\);

-- Location: FF_X24_Y13_N9
\u_SD_TOP|sd_read_inst|CMD17[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~4_combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(4));

-- Location: LCCOMB_X24_Y13_N16
\u_SD_TOP|sd_read_inst|CMD17~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~5_combout\ = ((\u_SD_TOP|init_o~combout\) # (\u_SD_TOP|sd_read_inst|CMD17\(4))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datab => \u_SD_TOP|init_o~combout\,
	datac => \u_SD_TOP|sd_read_inst|CMD17\(4),
	combout => \u_SD_TOP|sd_read_inst|CMD17~5_combout\);

-- Location: FF_X24_Y13_N17
\u_SD_TOP|sd_read_inst|CMD17[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~5_combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(5));

-- Location: LCCOMB_X23_Y13_N22
\u_SD_TOP|sd_read_inst|CMD17~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~6_combout\ = ((\u_SD_TOP|init_o~combout\) # (\u_SD_TOP|sd_read_inst|CMD17\(5))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|init_o~combout\,
	datad => \u_SD_TOP|sd_read_inst|CMD17\(5),
	combout => \u_SD_TOP|sd_read_inst|CMD17~6_combout\);

-- Location: FF_X23_Y13_N23
\u_SD_TOP|sd_read_inst|CMD17[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~6_combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(6));

-- Location: LCCOMB_X23_Y13_N0
\u_SD_TOP|sd_read_inst|CMD17~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~7_combout\ = ((\u_SD_TOP|sd_read_inst|CMD17\(6)) # (\u_SD_TOP|init_o~combout\)) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|sd_read_inst|CMD17\(6),
	datad => \u_SD_TOP|init_o~combout\,
	combout => \u_SD_TOP|sd_read_inst|CMD17~7_combout\);

-- Location: FF_X23_Y13_N1
\u_SD_TOP|sd_read_inst|CMD17[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~7_combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(7));

-- Location: LCCOMB_X23_Y12_N4
\u_SD_TOP|sd_read_inst|CMD17~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~16_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|CMD17\(7)))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|sec\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|sd_read_inst|sec\(0),
	datad => \u_SD_TOP|sd_read_inst|CMD17\(7),
	combout => \u_SD_TOP|sd_read_inst|CMD17~16_combout\);

-- Location: FF_X23_Y12_N5
\u_SD_TOP|sd_read_inst|CMD17[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~16_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(8));

-- Location: LCCOMB_X23_Y12_N26
\u_SD_TOP|sd_read_inst|CMD17~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~17_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(8))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|sd_read_inst|CMD17\(8),
	datad => \u_SD_TOP|sd_read_inst|sec\(1),
	combout => \u_SD_TOP|sd_read_inst|CMD17~17_combout\);

-- Location: FF_X23_Y12_N27
\u_SD_TOP|sd_read_inst|CMD17[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~17_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(9));

-- Location: LCCOMB_X23_Y12_N8
\u_SD_TOP|sd_read_inst|CMD17~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~18_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(9))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|sd_read_inst|CMD17\(9),
	datad => \u_SD_TOP|sd_read_inst|sec\(2),
	combout => \u_SD_TOP|sd_read_inst|CMD17~18_combout\);

-- Location: FF_X23_Y12_N9
\u_SD_TOP|sd_read_inst|CMD17[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~18_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(10));

-- Location: FF_X24_Y12_N7
\u_SD_TOP|sd_read_inst|sec[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[3]~39_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(3));

-- Location: LCCOMB_X23_Y12_N14
\u_SD_TOP|sd_read_inst|CMD17~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~19_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(10))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|sd_read_inst|CMD17\(10),
	datad => \u_SD_TOP|sd_read_inst|sec\(3),
	combout => \u_SD_TOP|sd_read_inst|CMD17~19_combout\);

-- Location: FF_X23_Y12_N15
\u_SD_TOP|sd_read_inst|CMD17[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~19_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(11));

-- Location: LCCOMB_X23_Y12_N20
\u_SD_TOP|sd_read_inst|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Equal1~5_combout\ = (!\u_SD_TOP|sd_read_inst|CMD17\(9) & (!\u_SD_TOP|sd_read_inst|CMD17\(10) & (!\u_SD_TOP|sd_read_inst|CMD17\(8) & !\u_SD_TOP|sd_read_inst|CMD17\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|CMD17\(9),
	datab => \u_SD_TOP|sd_read_inst|CMD17\(10),
	datac => \u_SD_TOP|sd_read_inst|CMD17\(8),
	datad => \u_SD_TOP|sd_read_inst|CMD17\(11),
	combout => \u_SD_TOP|sd_read_inst|Equal1~5_combout\);

-- Location: LCCOMB_X23_Y12_N18
\u_SD_TOP|sd_read_inst|Equal1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Equal1~9_combout\ = (\u_SD_TOP|sd_read_inst|Equal1~6_combout\ & (\u_SD_TOP|sd_read_inst|Equal1~7_combout\ & (\u_SD_TOP|sd_read_inst|Equal1~8_combout\ & \u_SD_TOP|sd_read_inst|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Equal1~6_combout\,
	datab => \u_SD_TOP|sd_read_inst|Equal1~7_combout\,
	datac => \u_SD_TOP|sd_read_inst|Equal1~8_combout\,
	datad => \u_SD_TOP|sd_read_inst|Equal1~5_combout\,
	combout => \u_SD_TOP|sd_read_inst|Equal1~9_combout\);

-- Location: LCCOMB_X24_Y10_N22
\u_SD_TOP|sd_read_inst|CMD17~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~13_combout\ = (\u_SD_TOP|sd_read_inst|CMD17\(44) & (!\u_SD_TOP|init_o~combout\ & \u_SD_TOP|sd_read_inst|mystate.0001~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|CMD17\(44),
	datab => \u_SD_TOP|init_o~combout\,
	datad => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	combout => \u_SD_TOP|sd_read_inst|CMD17~13_combout\);

-- Location: FF_X24_Y10_N23
\u_SD_TOP|sd_read_inst|CMD17[45]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~13_combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(45));

-- Location: LCCOMB_X24_Y13_N6
\u_SD_TOP|sd_read_inst|CMD17~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~14_combout\ = (\u_SD_TOP|init_o~combout\) # ((\u_SD_TOP|sd_read_inst|CMD17\(45)) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|init_o~combout\,
	datac => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datad => \u_SD_TOP|sd_read_inst|CMD17\(45),
	combout => \u_SD_TOP|sd_read_inst|CMD17~14_combout\);

-- Location: FF_X24_Y13_N7
\u_SD_TOP|sd_read_inst|CMD17[46]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~14_combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(46));

-- Location: LCCOMB_X24_Y13_N20
\u_SD_TOP|sd_read_inst|CMD17~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~15_combout\ = (!\u_SD_TOP|init_o~combout\ & (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & \u_SD_TOP|sd_read_inst|CMD17\(46)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|init_o~combout\,
	datac => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datad => \u_SD_TOP|sd_read_inst|CMD17\(46),
	combout => \u_SD_TOP|sd_read_inst|CMD17~15_combout\);

-- Location: FF_X24_Y13_N21
\u_SD_TOP|sd_read_inst|CMD17[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~15_combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(47));

-- Location: LCCOMB_X24_Y13_N14
\u_SD_TOP|sd_read_inst|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Equal1~3_combout\ = (!\u_SD_TOP|sd_read_inst|CMD17\(46) & (!\u_SD_TOP|sd_read_inst|CMD17\(45) & (!\u_SD_TOP|sd_read_inst|CMD17\(0) & !\u_SD_TOP|sd_read_inst|CMD17\(47))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|CMD17\(46),
	datab => \u_SD_TOP|sd_read_inst|CMD17\(45),
	datac => \u_SD_TOP|sd_read_inst|CMD17\(0),
	datad => \u_SD_TOP|sd_read_inst|CMD17\(47),
	combout => \u_SD_TOP|sd_read_inst|Equal1~3_combout\);

-- Location: LCCOMB_X24_Y13_N26
\u_SD_TOP|sd_read_inst|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Equal1~0_combout\ = (!\u_SD_TOP|sd_read_inst|CMD17\(1) & (!\u_SD_TOP|sd_read_inst|CMD17\(4) & (!\u_SD_TOP|sd_read_inst|CMD17\(3) & !\u_SD_TOP|sd_read_inst|CMD17\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|CMD17\(1),
	datab => \u_SD_TOP|sd_read_inst|CMD17\(4),
	datac => \u_SD_TOP|sd_read_inst|CMD17\(3),
	datad => \u_SD_TOP|sd_read_inst|CMD17\(2),
	combout => \u_SD_TOP|sd_read_inst|Equal1~0_combout\);

-- Location: LCCOMB_X24_Y11_N0
\u_SD_TOP|sd_read_inst|sec[16]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[16]~65_combout\ = (\u_SD_TOP|sd_read_inst|sec\(16) & (\u_SD_TOP|sd_read_inst|sec[15]~64\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|sec\(16) & (!\u_SD_TOP|sd_read_inst|sec[15]~64\ & VCC))
-- \u_SD_TOP|sd_read_inst|sec[16]~66\ = CARRY((\u_SD_TOP|sd_read_inst|sec\(16) & !\u_SD_TOP|sd_read_inst|sec[15]~64\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec\(16),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[15]~64\,
	combout => \u_SD_TOP|sd_read_inst|sec[16]~65_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[16]~66\);

-- Location: FF_X24_Y11_N1
\u_SD_TOP|sd_read_inst|sec[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[16]~65_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(16));

-- Location: LCCOMB_X24_Y11_N2
\u_SD_TOP|sd_read_inst|sec[17]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[17]~67_combout\ = (\u_SD_TOP|sd_read_inst|sec\(17) & (!\u_SD_TOP|sd_read_inst|sec[16]~66\)) # (!\u_SD_TOP|sd_read_inst|sec\(17) & ((\u_SD_TOP|sd_read_inst|sec[16]~66\) # (GND)))
-- \u_SD_TOP|sd_read_inst|sec[17]~68\ = CARRY((!\u_SD_TOP|sd_read_inst|sec[16]~66\) # (!\u_SD_TOP|sd_read_inst|sec\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec\(17),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[16]~66\,
	combout => \u_SD_TOP|sd_read_inst|sec[17]~67_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[17]~68\);

-- Location: FF_X24_Y11_N3
\u_SD_TOP|sd_read_inst|sec[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[17]~67_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(17));

-- Location: LCCOMB_X24_Y11_N4
\u_SD_TOP|sd_read_inst|sec[18]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[18]~69_combout\ = (\u_SD_TOP|sd_read_inst|sec\(18) & (\u_SD_TOP|sd_read_inst|sec[17]~68\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|sec\(18) & (!\u_SD_TOP|sd_read_inst|sec[17]~68\ & VCC))
-- \u_SD_TOP|sd_read_inst|sec[18]~70\ = CARRY((\u_SD_TOP|sd_read_inst|sec\(18) & !\u_SD_TOP|sd_read_inst|sec[17]~68\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec\(18),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[17]~68\,
	combout => \u_SD_TOP|sd_read_inst|sec[18]~69_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[18]~70\);

-- Location: FF_X24_Y11_N5
\u_SD_TOP|sd_read_inst|sec[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[18]~69_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(18));

-- Location: LCCOMB_X24_Y11_N8
\u_SD_TOP|sd_read_inst|sec[20]~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[20]~73_combout\ = (\u_SD_TOP|sd_read_inst|sec\(20) & (\u_SD_TOP|sd_read_inst|sec[19]~72\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|sec\(20) & (!\u_SD_TOP|sd_read_inst|sec[19]~72\ & VCC))
-- \u_SD_TOP|sd_read_inst|sec[20]~74\ = CARRY((\u_SD_TOP|sd_read_inst|sec\(20) & !\u_SD_TOP|sd_read_inst|sec[19]~72\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec\(20),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[19]~72\,
	combout => \u_SD_TOP|sd_read_inst|sec[20]~73_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[20]~74\);

-- Location: FF_X24_Y11_N9
\u_SD_TOP|sd_read_inst|sec[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[20]~73_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(20));

-- Location: LCCOMB_X24_Y11_N14
\u_SD_TOP|sd_read_inst|sec[23]~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[23]~79_combout\ = (\u_SD_TOP|sd_read_inst|sec\(23) & (!\u_SD_TOP|sd_read_inst|sec[22]~78\)) # (!\u_SD_TOP|sd_read_inst|sec\(23) & ((\u_SD_TOP|sd_read_inst|sec[22]~78\) # (GND)))
-- \u_SD_TOP|sd_read_inst|sec[23]~80\ = CARRY((!\u_SD_TOP|sd_read_inst|sec[22]~78\) # (!\u_SD_TOP|sd_read_inst|sec\(23)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec\(23),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[22]~78\,
	combout => \u_SD_TOP|sd_read_inst|sec[23]~79_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[23]~80\);

-- Location: FF_X24_Y11_N15
\u_SD_TOP|sd_read_inst|sec[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[23]~79_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(23));

-- Location: LCCOMB_X24_Y11_N16
\u_SD_TOP|sd_read_inst|sec[24]~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[24]~81_combout\ = (\u_SD_TOP|sd_read_inst|sec\(24) & (\u_SD_TOP|sd_read_inst|sec[23]~80\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|sec\(24) & (!\u_SD_TOP|sd_read_inst|sec[23]~80\ & VCC))
-- \u_SD_TOP|sd_read_inst|sec[24]~82\ = CARRY((\u_SD_TOP|sd_read_inst|sec\(24) & !\u_SD_TOP|sd_read_inst|sec[23]~80\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec\(24),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[23]~80\,
	combout => \u_SD_TOP|sd_read_inst|sec[24]~81_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[24]~82\);

-- Location: FF_X24_Y11_N17
\u_SD_TOP|sd_read_inst|sec[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[24]~81_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(24));

-- Location: LCCOMB_X24_Y11_N18
\u_SD_TOP|sd_read_inst|sec[25]~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[25]~83_combout\ = (\u_SD_TOP|sd_read_inst|sec\(25) & (!\u_SD_TOP|sd_read_inst|sec[24]~82\)) # (!\u_SD_TOP|sd_read_inst|sec\(25) & ((\u_SD_TOP|sd_read_inst|sec[24]~82\) # (GND)))
-- \u_SD_TOP|sd_read_inst|sec[25]~84\ = CARRY((!\u_SD_TOP|sd_read_inst|sec[24]~82\) # (!\u_SD_TOP|sd_read_inst|sec\(25)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec\(25),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[24]~82\,
	combout => \u_SD_TOP|sd_read_inst|sec[25]~83_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[25]~84\);

-- Location: FF_X24_Y11_N19
\u_SD_TOP|sd_read_inst|sec[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[25]~83_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(25));

-- Location: LCCOMB_X24_Y11_N20
\u_SD_TOP|sd_read_inst|sec[26]~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[26]~85_combout\ = (\u_SD_TOP|sd_read_inst|sec\(26) & (\u_SD_TOP|sd_read_inst|sec[25]~84\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|sec\(26) & (!\u_SD_TOP|sd_read_inst|sec[25]~84\ & VCC))
-- \u_SD_TOP|sd_read_inst|sec[26]~86\ = CARRY((\u_SD_TOP|sd_read_inst|sec\(26) & !\u_SD_TOP|sd_read_inst|sec[25]~84\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec\(26),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[25]~84\,
	combout => \u_SD_TOP|sd_read_inst|sec[26]~85_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[26]~86\);

-- Location: FF_X24_Y11_N21
\u_SD_TOP|sd_read_inst|sec[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[26]~85_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(26));

-- Location: LCCOMB_X24_Y11_N24
\u_SD_TOP|sd_read_inst|sec[28]~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[28]~89_combout\ = (\u_SD_TOP|sd_read_inst|sec\(28) & (\u_SD_TOP|sd_read_inst|sec[27]~88\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|sec\(28) & (!\u_SD_TOP|sd_read_inst|sec[27]~88\ & VCC))
-- \u_SD_TOP|sd_read_inst|sec[28]~90\ = CARRY((\u_SD_TOP|sd_read_inst|sec\(28) & !\u_SD_TOP|sd_read_inst|sec[27]~88\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|sec\(28),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[27]~88\,
	combout => \u_SD_TOP|sd_read_inst|sec[28]~89_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[28]~90\);

-- Location: FF_X24_Y11_N25
\u_SD_TOP|sd_read_inst|sec[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[28]~89_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(28));

-- Location: LCCOMB_X24_Y10_N30
\u_SD_TOP|sd_read_inst|CMD17~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~44_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(35))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|CMD17\(35),
	datab => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datad => \u_SD_TOP|sd_read_inst|sec\(28),
	combout => \u_SD_TOP|sd_read_inst|CMD17~44_combout\);

-- Location: FF_X24_Y10_N31
\u_SD_TOP|sd_read_inst|CMD17[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~44_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(36));

-- Location: LCCOMB_X24_Y11_N26
\u_SD_TOP|sd_read_inst|sec[29]~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|sec[29]~91_combout\ = (\u_SD_TOP|sd_read_inst|sec\(29) & (!\u_SD_TOP|sd_read_inst|sec[28]~90\)) # (!\u_SD_TOP|sd_read_inst|sec\(29) & ((\u_SD_TOP|sd_read_inst|sec[28]~90\) # (GND)))
-- \u_SD_TOP|sd_read_inst|sec[29]~92\ = CARRY((!\u_SD_TOP|sd_read_inst|sec[28]~90\) # (!\u_SD_TOP|sd_read_inst|sec\(29)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec\(29),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|sec[28]~90\,
	combout => \u_SD_TOP|sd_read_inst|sec[29]~91_combout\,
	cout => \u_SD_TOP|sd_read_inst|sec[29]~92\);

-- Location: FF_X24_Y11_N27
\u_SD_TOP|sd_read_inst|sec[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[29]~91_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(29));

-- Location: LCCOMB_X24_Y10_N16
\u_SD_TOP|sd_read_inst|CMD17~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~45_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(36))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|sd_read_inst|CMD17\(36),
	datad => \u_SD_TOP|sd_read_inst|sec\(29),
	combout => \u_SD_TOP|sd_read_inst|CMD17~45_combout\);

-- Location: FF_X24_Y10_N17
\u_SD_TOP|sd_read_inst|CMD17[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~45_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(37));

-- Location: FF_X24_Y11_N29
\u_SD_TOP|sd_read_inst|sec[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|sec[30]~93_combout\,
	asdata => \~GND~combout\,
	sload => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|sec[30]~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|sec\(30));

-- Location: LCCOMB_X24_Y10_N14
\u_SD_TOP|sd_read_inst|CMD17~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~46_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(37))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|sec\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|CMD17\(37),
	datac => \u_SD_TOP|sd_read_inst|sec\(30),
	datad => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	combout => \u_SD_TOP|sd_read_inst|CMD17~46_combout\);

-- Location: FF_X24_Y10_N15
\u_SD_TOP|sd_read_inst|CMD17[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~46_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(38));

-- Location: LCCOMB_X24_Y10_N4
\u_SD_TOP|sd_read_inst|CMD17~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~47_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((\u_SD_TOP|sd_read_inst|CMD17\(38)))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|sec\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|sec\(31),
	datac => \u_SD_TOP|sd_read_inst|CMD17\(38),
	datad => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	combout => \u_SD_TOP|sd_read_inst|CMD17~47_combout\);

-- Location: FF_X24_Y10_N5
\u_SD_TOP|sd_read_inst|CMD17[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~47_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(39));

-- Location: LCCOMB_X24_Y10_N2
\u_SD_TOP|sd_read_inst|CMD17~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~8_combout\ = (\u_SD_TOP|init_o~combout\) # ((\u_SD_TOP|sd_read_inst|CMD17\(39)) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|init_o~combout\,
	datac => \u_SD_TOP|sd_read_inst|CMD17\(39),
	datad => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	combout => \u_SD_TOP|sd_read_inst|CMD17~8_combout\);

-- Location: FF_X24_Y10_N3
\u_SD_TOP|sd_read_inst|CMD17[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~8_combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(40));

-- Location: LCCOMB_X24_Y10_N28
\u_SD_TOP|sd_read_inst|CMD17~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~9_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|CMD17\(40) & !\u_SD_TOP|init_o~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|sd_read_inst|CMD17\(40),
	datad => \u_SD_TOP|init_o~combout\,
	combout => \u_SD_TOP|sd_read_inst|CMD17~9_combout\);

-- Location: FF_X24_Y10_N29
\u_SD_TOP|sd_read_inst|CMD17[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~9_combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(41));

-- Location: LCCOMB_X24_Y10_N18
\u_SD_TOP|sd_read_inst|CMD17~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~10_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (!\u_SD_TOP|init_o~combout\ & \u_SD_TOP|sd_read_inst|CMD17\(41)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|init_o~combout\,
	datad => \u_SD_TOP|sd_read_inst|CMD17\(41),
	combout => \u_SD_TOP|sd_read_inst|CMD17~10_combout\);

-- Location: FF_X24_Y10_N19
\u_SD_TOP|sd_read_inst|CMD17[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~10_combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(42));

-- Location: LCCOMB_X24_Y10_N0
\u_SD_TOP|sd_read_inst|CMD17~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|CMD17~11_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (!\u_SD_TOP|init_o~combout\ & \u_SD_TOP|sd_read_inst|CMD17\(42)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|init_o~combout\,
	datad => \u_SD_TOP|sd_read_inst|CMD17\(42),
	combout => \u_SD_TOP|sd_read_inst|CMD17~11_combout\);

-- Location: FF_X24_Y10_N1
\u_SD_TOP|sd_read_inst|CMD17[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|CMD17~11_combout\,
	ena => \u_SD_TOP|sd_read_inst|CMD17[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|CMD17\(43));

-- Location: LCCOMB_X24_Y10_N20
\u_SD_TOP|sd_read_inst|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Equal1~2_combout\ = (!\u_SD_TOP|sd_read_inst|CMD17\(44) & (!\u_SD_TOP|sd_read_inst|CMD17\(41) & (!\u_SD_TOP|sd_read_inst|CMD17\(42) & !\u_SD_TOP|sd_read_inst|CMD17\(43))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|CMD17\(44),
	datab => \u_SD_TOP|sd_read_inst|CMD17\(41),
	datac => \u_SD_TOP|sd_read_inst|CMD17\(42),
	datad => \u_SD_TOP|sd_read_inst|CMD17\(43),
	combout => \u_SD_TOP|sd_read_inst|Equal1~2_combout\);

-- Location: LCCOMB_X24_Y13_N28
\u_SD_TOP|sd_read_inst|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Equal1~4_combout\ = (\u_SD_TOP|sd_read_inst|Equal1~1_combout\ & (\u_SD_TOP|sd_read_inst|Equal1~3_combout\ & (\u_SD_TOP|sd_read_inst|Equal1~0_combout\ & \u_SD_TOP|sd_read_inst|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Equal1~1_combout\,
	datab => \u_SD_TOP|sd_read_inst|Equal1~3_combout\,
	datac => \u_SD_TOP|sd_read_inst|Equal1~0_combout\,
	datad => \u_SD_TOP|sd_read_inst|Equal1~2_combout\,
	combout => \u_SD_TOP|sd_read_inst|Equal1~4_combout\);

-- Location: LCCOMB_X23_Y13_N20
\u_SD_TOP|sd_read_inst|Equal1~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Equal1~15_combout\ = (\u_SD_TOP|sd_read_inst|Equal1~14_combout\ & (\u_SD_TOP|sd_read_inst|Equal1~9_combout\ & \u_SD_TOP|sd_read_inst|Equal1~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Equal1~14_combout\,
	datac => \u_SD_TOP|sd_read_inst|Equal1~9_combout\,
	datad => \u_SD_TOP|sd_read_inst|Equal1~4_combout\,
	combout => \u_SD_TOP|sd_read_inst|Equal1~15_combout\);

-- Location: LCCOMB_X23_Y13_N6
\u_SD_TOP|sd_read_inst|mystate~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|mystate~15_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|rx_valid~q\ & \u_SD_TOP|sd_read_inst|Equal1~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|sd_read_inst|rx_valid~q\,
	datad => \u_SD_TOP|sd_read_inst|Equal1~15_combout\,
	combout => \u_SD_TOP|sd_read_inst|mystate~15_combout\);

-- Location: LCCOMB_X22_Y11_N14
\u_SD_TOP|sd_read_inst|mystate~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|mystate~19_combout\ = (!\u_SD_TOP|init_o~combout\ & ((\u_SD_TOP|sd_read_inst|mystate~16_combout\ & ((\u_SD_TOP|sd_read_inst|mystate~15_combout\))) # (!\u_SD_TOP|sd_read_inst|mystate~16_combout\ & 
-- (\u_SD_TOP|sd_read_inst|mystate.0010~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|init_o~combout\,
	datab => \u_SD_TOP|sd_read_inst|mystate~16_combout\,
	datac => \u_SD_TOP|sd_read_inst|mystate.0010~q\,
	datad => \u_SD_TOP|sd_read_inst|mystate~15_combout\,
	combout => \u_SD_TOP|sd_read_inst|mystate~19_combout\);

-- Location: FF_X22_Y11_N15
\u_SD_TOP|sd_read_inst|mystate.0010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|mystate~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mystate.0010~q\);

-- Location: LCCOMB_X23_Y13_N18
\u_SD_TOP|sd_read_inst|mystate~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|mystate~21_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0010~q\ & (!\SD_dataout~input_o\)) # (!\u_SD_TOP|sd_read_inst|mystate.0010~q\ & (((\u_SD_TOP|sd_read_inst|rx_valid~q\ & \u_SD_TOP|sd_read_inst|Equal1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SD_dataout~input_o\,
	datab => \u_SD_TOP|sd_read_inst|mystate.0010~q\,
	datac => \u_SD_TOP|sd_read_inst|rx_valid~q\,
	datad => \u_SD_TOP|sd_read_inst|Equal1~15_combout\,
	combout => \u_SD_TOP|sd_read_inst|mystate~21_combout\);

-- Location: LCCOMB_X22_Y11_N26
\u_SD_TOP|sd_read_inst|mystate~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|mystate~22_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0000~q\ & (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & ((!\u_SD_TOP|sd_read_inst|mystate~21_combout\)))) # (!\u_SD_TOP|sd_read_inst|mystate.0000~q\ & 
-- (((\u_SD_TOP|sd_read_inst|always2~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0000~q\,
	datab => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|sd_read_inst|always2~5_combout\,
	datad => \u_SD_TOP|sd_read_inst|mystate~21_combout\,
	combout => \u_SD_TOP|sd_read_inst|mystate~22_combout\);

-- Location: LCCOMB_X22_Y10_N26
\u_SD_TOP|sd_read_inst|mystate~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|mystate~23_combout\ = (!\u_SD_TOP|init_o~combout\ & (!\u_SD_TOP|sd_read_inst|mystate~26_combout\ & (!\u_SD_TOP|sd_read_inst|mystate~18_combout\ & \u_SD_TOP|sd_read_inst|mystate~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|init_o~combout\,
	datab => \u_SD_TOP|sd_read_inst|mystate~26_combout\,
	datac => \u_SD_TOP|sd_read_inst|mystate~18_combout\,
	datad => \u_SD_TOP|sd_read_inst|mystate~22_combout\,
	combout => \u_SD_TOP|sd_read_inst|mystate~23_combout\);

-- Location: FF_X22_Y10_N27
\u_SD_TOP|sd_read_inst|mystate.0001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|mystate~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mystate.0001~q\);

-- Location: LCCOMB_X21_Y11_N12
\u_SD_TOP|sd_read_inst|Add3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~3_combout\ = (\u_SD_TOP|sd_read_inst|cnt\(1) & (!\u_SD_TOP|sd_read_inst|Add3~1\)) # (!\u_SD_TOP|sd_read_inst|cnt\(1) & ((\u_SD_TOP|sd_read_inst|Add3~1\) # (GND)))
-- \u_SD_TOP|sd_read_inst|Add3~4\ = CARRY((!\u_SD_TOP|sd_read_inst|Add3~1\) # (!\u_SD_TOP|sd_read_inst|cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|cnt\(1),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add3~1\,
	combout => \u_SD_TOP|sd_read_inst|Add3~3_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add3~4\);

-- Location: LCCOMB_X21_Y11_N4
\u_SD_TOP|sd_read_inst|Add3~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~5_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0000~q\ & (\u_SD_TOP|sd_read_inst|cnt[13]~0_combout\ & (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & \u_SD_TOP|sd_read_inst|Add3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0000~q\,
	datab => \u_SD_TOP|sd_read_inst|cnt[13]~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datad => \u_SD_TOP|sd_read_inst|Add3~3_combout\,
	combout => \u_SD_TOP|sd_read_inst|Add3~5_combout\);

-- Location: LCCOMB_X21_Y11_N8
\u_SD_TOP|sd_read_inst|cnt[8]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|cnt[8]~4_combout\ = (\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & (\u_SD_TOP|sd_read_inst|Add3~24_combout\ & (!\u_SD_TOP|sd_read_inst|cnt[13]~3_combout\))) # (!\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & 
-- (((\u_SD_TOP|sd_read_inst|cnt\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Add3~24_combout\,
	datab => \u_SD_TOP|sd_read_inst|cnt[13]~3_combout\,
	datac => \u_SD_TOP|sd_read_inst|cnt\(8),
	datad => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\,
	combout => \u_SD_TOP|sd_read_inst|cnt[8]~4_combout\);

-- Location: FF_X21_Y11_N9
\u_SD_TOP|sd_read_inst|cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|cnt[8]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnt\(8));

-- Location: LCCOMB_X21_Y11_N24
\u_SD_TOP|sd_read_inst|Add3~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~21_combout\ = (\u_SD_TOP|sd_read_inst|cnt\(7) & (!\u_SD_TOP|sd_read_inst|Add3~19\)) # (!\u_SD_TOP|sd_read_inst|cnt\(7) & ((\u_SD_TOP|sd_read_inst|Add3~19\) # (GND)))
-- \u_SD_TOP|sd_read_inst|Add3~22\ = CARRY((!\u_SD_TOP|sd_read_inst|Add3~19\) # (!\u_SD_TOP|sd_read_inst|cnt\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|cnt\(7),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add3~19\,
	combout => \u_SD_TOP|sd_read_inst|Add3~21_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add3~22\);

-- Location: LCCOMB_X21_Y11_N28
\u_SD_TOP|sd_read_inst|Add3~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~26_combout\ = (\u_SD_TOP|sd_read_inst|cnt\(9) & (!\u_SD_TOP|sd_read_inst|Add3~25\)) # (!\u_SD_TOP|sd_read_inst|cnt\(9) & ((\u_SD_TOP|sd_read_inst|Add3~25\) # (GND)))
-- \u_SD_TOP|sd_read_inst|Add3~27\ = CARRY((!\u_SD_TOP|sd_read_inst|Add3~25\) # (!\u_SD_TOP|sd_read_inst|cnt\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|cnt\(9),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add3~25\,
	combout => \u_SD_TOP|sd_read_inst|Add3~26_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add3~27\);

-- Location: LCCOMB_X22_Y11_N30
\u_SD_TOP|sd_read_inst|cnt[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|cnt[9]~5_combout\ = (\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & (!\u_SD_TOP|sd_read_inst|cnt[13]~3_combout\ & ((\u_SD_TOP|sd_read_inst|Add3~26_combout\)))) # (!\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & 
-- (((\u_SD_TOP|sd_read_inst|cnt\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|cnt[13]~3_combout\,
	datab => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\,
	datac => \u_SD_TOP|sd_read_inst|cnt\(9),
	datad => \u_SD_TOP|sd_read_inst|Add3~26_combout\,
	combout => \u_SD_TOP|sd_read_inst|cnt[9]~5_combout\);

-- Location: FF_X22_Y11_N31
\u_SD_TOP|sd_read_inst|cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|cnt[9]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnt\(9));

-- Location: LCCOMB_X22_Y10_N6
\u_SD_TOP|sd_read_inst|cnt[11]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|cnt[11]~7_combout\ = (\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & (\u_SD_TOP|sd_read_inst|Add3~30_combout\ & ((!\u_SD_TOP|sd_read_inst|cnt[13]~3_combout\)))) # (!\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & 
-- (((\u_SD_TOP|sd_read_inst|cnt\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Add3~30_combout\,
	datab => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\,
	datac => \u_SD_TOP|sd_read_inst|cnt\(11),
	datad => \u_SD_TOP|sd_read_inst|cnt[13]~3_combout\,
	combout => \u_SD_TOP|sd_read_inst|cnt[11]~7_combout\);

-- Location: FF_X22_Y10_N7
\u_SD_TOP|sd_read_inst|cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|cnt[11]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnt\(11));

-- Location: LCCOMB_X22_Y10_N8
\u_SD_TOP|sd_read_inst|LessThan1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|LessThan1~4_combout\ = (!\u_SD_TOP|sd_read_inst|cnt\(10) & (!\u_SD_TOP|sd_read_inst|cnt\(8) & (!\u_SD_TOP|sd_read_inst|cnt\(9) & !\u_SD_TOP|sd_read_inst|cnt\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|cnt\(10),
	datab => \u_SD_TOP|sd_read_inst|cnt\(8),
	datac => \u_SD_TOP|sd_read_inst|cnt\(9),
	datad => \u_SD_TOP|sd_read_inst|cnt\(11),
	combout => \u_SD_TOP|sd_read_inst|LessThan1~4_combout\);

-- Location: LCCOMB_X22_Y10_N12
\u_SD_TOP|sd_read_inst|cnt[10]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|cnt[10]~6_combout\ = (\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & (\u_SD_TOP|sd_read_inst|Add3~28_combout\ & ((!\u_SD_TOP|sd_read_inst|cnt[13]~3_combout\)))) # (!\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & 
-- (((\u_SD_TOP|sd_read_inst|cnt\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Add3~28_combout\,
	datab => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\,
	datac => \u_SD_TOP|sd_read_inst|cnt\(10),
	datad => \u_SD_TOP|sd_read_inst|cnt[13]~3_combout\,
	combout => \u_SD_TOP|sd_read_inst|cnt[10]~6_combout\);

-- Location: FF_X22_Y10_N13
\u_SD_TOP|sd_read_inst|cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|cnt[10]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnt\(10));

-- Location: LCCOMB_X21_Y10_N4
\u_SD_TOP|sd_read_inst|Add3~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~34_combout\ = (\u_SD_TOP|sd_read_inst|cnt\(13) & (!\u_SD_TOP|sd_read_inst|Add3~33\)) # (!\u_SD_TOP|sd_read_inst|cnt\(13) & ((\u_SD_TOP|sd_read_inst|Add3~33\) # (GND)))
-- \u_SD_TOP|sd_read_inst|Add3~35\ = CARRY((!\u_SD_TOP|sd_read_inst|Add3~33\) # (!\u_SD_TOP|sd_read_inst|cnt\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|cnt\(13),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add3~33\,
	combout => \u_SD_TOP|sd_read_inst|Add3~34_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add3~35\);

-- Location: LCCOMB_X22_Y10_N2
\u_SD_TOP|sd_read_inst|cnt[13]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|cnt[13]~9_combout\ = (\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & (!\u_SD_TOP|sd_read_inst|cnt[13]~3_combout\ & (\u_SD_TOP|sd_read_inst|Add3~34_combout\))) # (!\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & 
-- (((\u_SD_TOP|sd_read_inst|cnt\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|cnt[13]~3_combout\,
	datab => \u_SD_TOP|sd_read_inst|Add3~34_combout\,
	datac => \u_SD_TOP|sd_read_inst|cnt\(13),
	datad => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\,
	combout => \u_SD_TOP|sd_read_inst|cnt[13]~9_combout\);

-- Location: FF_X22_Y10_N3
\u_SD_TOP|sd_read_inst|cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|cnt[13]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnt\(13));

-- Location: LCCOMB_X22_Y10_N0
\u_SD_TOP|sd_read_inst|cnt[15]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|cnt[15]~11_combout\ = (\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & (\u_SD_TOP|sd_read_inst|Add3~38_combout\ & ((!\u_SD_TOP|sd_read_inst|cnt[13]~3_combout\)))) # (!\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & 
-- (((\u_SD_TOP|sd_read_inst|cnt\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Add3~38_combout\,
	datab => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\,
	datac => \u_SD_TOP|sd_read_inst|cnt\(15),
	datad => \u_SD_TOP|sd_read_inst|cnt[13]~3_combout\,
	combout => \u_SD_TOP|sd_read_inst|cnt[15]~11_combout\);

-- Location: FF_X22_Y10_N1
\u_SD_TOP|sd_read_inst|cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|cnt[15]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnt\(15));

-- Location: LCCOMB_X21_Y10_N24
\u_SD_TOP|sd_read_inst|cnt[14]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|cnt[14]~10_combout\ = (\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & (\u_SD_TOP|sd_read_inst|Add3~36_combout\ & ((!\u_SD_TOP|sd_read_inst|cnt[13]~3_combout\)))) # (!\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & 
-- (((\u_SD_TOP|sd_read_inst|cnt\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Add3~36_combout\,
	datab => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\,
	datac => \u_SD_TOP|sd_read_inst|cnt\(14),
	datad => \u_SD_TOP|sd_read_inst|cnt[13]~3_combout\,
	combout => \u_SD_TOP|sd_read_inst|cnt[14]~10_combout\);

-- Location: FF_X21_Y10_N25
\u_SD_TOP|sd_read_inst|cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|cnt[14]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnt\(14));

-- Location: LCCOMB_X22_Y10_N10
\u_SD_TOP|sd_read_inst|LessThan1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|LessThan1~5_combout\ = (!\u_SD_TOP|sd_read_inst|cnt\(12) & (!\u_SD_TOP|sd_read_inst|cnt\(13) & (!\u_SD_TOP|sd_read_inst|cnt\(15) & !\u_SD_TOP|sd_read_inst|cnt\(14))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|cnt\(12),
	datab => \u_SD_TOP|sd_read_inst|cnt\(13),
	datac => \u_SD_TOP|sd_read_inst|cnt\(15),
	datad => \u_SD_TOP|sd_read_inst|cnt\(14),
	combout => \u_SD_TOP|sd_read_inst|LessThan1~5_combout\);

-- Location: LCCOMB_X22_Y10_N24
\u_SD_TOP|sd_read_inst|LessThan1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|LessThan1~6_combout\ = (\u_SD_TOP|sd_read_inst|LessThan1~4_combout\ & \u_SD_TOP|sd_read_inst|LessThan1~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|LessThan1~4_combout\,
	datad => \u_SD_TOP|sd_read_inst|LessThan1~5_combout\,
	combout => \u_SD_TOP|sd_read_inst|LessThan1~6_combout\);

-- Location: LCCOMB_X23_Y13_N2
\u_SD_TOP|sd_read_inst|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector38~0_combout\ = (!\u_SD_TOP|sd_read_inst|LessThan2~0_combout\ & (\u_SD_TOP|sd_read_inst|LessThan1~8_combout\ & (\u_SD_TOP|sd_read_inst|LessThan1~6_combout\ & \u_SD_TOP|sd_read_inst|mystate.0011~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|LessThan2~0_combout\,
	datab => \u_SD_TOP|sd_read_inst|LessThan1~8_combout\,
	datac => \u_SD_TOP|sd_read_inst|LessThan1~6_combout\,
	datad => \u_SD_TOP|sd_read_inst|mystate.0011~q\,
	combout => \u_SD_TOP|sd_read_inst|Selector38~0_combout\);

-- Location: LCCOMB_X23_Y13_N24
\u_SD_TOP|sd_read_inst|cnt[21]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ = (!\u_SD_TOP|sd_read_inst|cnt[13]~1_combout\ & (!\u_SD_TOP|sd_read_inst|mystate.0010~q\ & (!\u_SD_TOP|init_o~combout\ & !\u_SD_TOP|sd_read_inst|Selector38~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|cnt[13]~1_combout\,
	datab => \u_SD_TOP|sd_read_inst|mystate.0010~q\,
	datac => \u_SD_TOP|init_o~combout\,
	datad => \u_SD_TOP|sd_read_inst|Selector38~0_combout\,
	combout => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\);

-- Location: FF_X21_Y11_N5
\u_SD_TOP|sd_read_inst|cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Add3~5_combout\,
	ena => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnt\(1));

-- Location: LCCOMB_X21_Y11_N14
\u_SD_TOP|sd_read_inst|Add3~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~6_combout\ = (\u_SD_TOP|sd_read_inst|cnt\(2) & (\u_SD_TOP|sd_read_inst|Add3~4\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|cnt\(2) & (!\u_SD_TOP|sd_read_inst|Add3~4\ & VCC))
-- \u_SD_TOP|sd_read_inst|Add3~7\ = CARRY((\u_SD_TOP|sd_read_inst|cnt\(2) & !\u_SD_TOP|sd_read_inst|Add3~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|cnt\(2),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add3~4\,
	combout => \u_SD_TOP|sd_read_inst|Add3~6_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add3~7\);

-- Location: LCCOMB_X21_Y11_N2
\u_SD_TOP|sd_read_inst|Add3~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~8_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0000~q\ & (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (\u_SD_TOP|sd_read_inst|Add3~6_combout\ & \u_SD_TOP|sd_read_inst|cnt[13]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0000~q\,
	datab => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datac => \u_SD_TOP|sd_read_inst|Add3~6_combout\,
	datad => \u_SD_TOP|sd_read_inst|cnt[13]~0_combout\,
	combout => \u_SD_TOP|sd_read_inst|Add3~8_combout\);

-- Location: FF_X21_Y11_N3
\u_SD_TOP|sd_read_inst|cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Add3~8_combout\,
	ena => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnt\(2));

-- Location: LCCOMB_X21_Y11_N16
\u_SD_TOP|sd_read_inst|Add3~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~9_combout\ = (\u_SD_TOP|sd_read_inst|cnt\(3) & (!\u_SD_TOP|sd_read_inst|Add3~7\)) # (!\u_SD_TOP|sd_read_inst|cnt\(3) & ((\u_SD_TOP|sd_read_inst|Add3~7\) # (GND)))
-- \u_SD_TOP|sd_read_inst|Add3~10\ = CARRY((!\u_SD_TOP|sd_read_inst|Add3~7\) # (!\u_SD_TOP|sd_read_inst|cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|cnt\(3),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add3~7\,
	combout => \u_SD_TOP|sd_read_inst|Add3~9_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add3~10\);

-- Location: LCCOMB_X21_Y11_N0
\u_SD_TOP|sd_read_inst|Add3~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~11_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0000~q\ & (\u_SD_TOP|sd_read_inst|cnt[13]~0_combout\ & (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & \u_SD_TOP|sd_read_inst|Add3~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0000~q\,
	datab => \u_SD_TOP|sd_read_inst|cnt[13]~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datad => \u_SD_TOP|sd_read_inst|Add3~9_combout\,
	combout => \u_SD_TOP|sd_read_inst|Add3~11_combout\);

-- Location: FF_X21_Y11_N1
\u_SD_TOP|sd_read_inst|cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Add3~11_combout\,
	ena => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnt\(3));

-- Location: LCCOMB_X21_Y11_N18
\u_SD_TOP|sd_read_inst|Add3~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~12_combout\ = (\u_SD_TOP|sd_read_inst|cnt\(4) & (\u_SD_TOP|sd_read_inst|Add3~10\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|cnt\(4) & (!\u_SD_TOP|sd_read_inst|Add3~10\ & VCC))
-- \u_SD_TOP|sd_read_inst|Add3~13\ = CARRY((\u_SD_TOP|sd_read_inst|cnt\(4) & !\u_SD_TOP|sd_read_inst|Add3~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|cnt\(4),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add3~10\,
	combout => \u_SD_TOP|sd_read_inst|Add3~12_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add3~13\);

-- Location: LCCOMB_X22_Y11_N0
\u_SD_TOP|sd_read_inst|Add3~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~14_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0000~q\ & (\u_SD_TOP|sd_read_inst|Add3~12_combout\ & (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & \u_SD_TOP|sd_read_inst|cnt[13]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0000~q\,
	datab => \u_SD_TOP|sd_read_inst|Add3~12_combout\,
	datac => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datad => \u_SD_TOP|sd_read_inst|cnt[13]~0_combout\,
	combout => \u_SD_TOP|sd_read_inst|Add3~14_combout\);

-- Location: FF_X22_Y11_N1
\u_SD_TOP|sd_read_inst|cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Add3~14_combout\,
	ena => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnt\(4));

-- Location: LCCOMB_X21_Y11_N22
\u_SD_TOP|sd_read_inst|Add3~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~18_combout\ = (\u_SD_TOP|sd_read_inst|cnt\(6) & (\u_SD_TOP|sd_read_inst|Add3~16\ $ (GND))) # (!\u_SD_TOP|sd_read_inst|cnt\(6) & (!\u_SD_TOP|sd_read_inst|Add3~16\ & VCC))
-- \u_SD_TOP|sd_read_inst|Add3~19\ = CARRY((\u_SD_TOP|sd_read_inst|cnt\(6) & !\u_SD_TOP|sd_read_inst|Add3~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|cnt\(6),
	datad => VCC,
	cin => \u_SD_TOP|sd_read_inst|Add3~16\,
	combout => \u_SD_TOP|sd_read_inst|Add3~18_combout\,
	cout => \u_SD_TOP|sd_read_inst|Add3~19\);

-- Location: LCCOMB_X22_Y11_N18
\u_SD_TOP|sd_read_inst|Add3~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~23_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0000~q\ & (\u_SD_TOP|sd_read_inst|Add3~21_combout\ & (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & \u_SD_TOP|sd_read_inst|cnt[13]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0000~q\,
	datab => \u_SD_TOP|sd_read_inst|Add3~21_combout\,
	datac => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datad => \u_SD_TOP|sd_read_inst|cnt[13]~0_combout\,
	combout => \u_SD_TOP|sd_read_inst|Add3~23_combout\);

-- Location: FF_X22_Y11_N19
\u_SD_TOP|sd_read_inst|cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Add3~23_combout\,
	ena => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnt\(7));

-- Location: LCCOMB_X22_Y11_N4
\u_SD_TOP|sd_read_inst|Add3~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Add3~20_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0000~q\ & (\u_SD_TOP|sd_read_inst|Add3~18_combout\ & (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & \u_SD_TOP|sd_read_inst|cnt[13]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0000~q\,
	datab => \u_SD_TOP|sd_read_inst|Add3~18_combout\,
	datac => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datad => \u_SD_TOP|sd_read_inst|cnt[13]~0_combout\,
	combout => \u_SD_TOP|sd_read_inst|Add3~20_combout\);

-- Location: FF_X22_Y11_N5
\u_SD_TOP|sd_read_inst|cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Add3~20_combout\,
	ena => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnt\(6));

-- Location: LCCOMB_X22_Y11_N20
\u_SD_TOP|sd_read_inst|LessThan3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|LessThan3~1_combout\ = (\u_SD_TOP|sd_read_inst|cnt\(5)) # ((\u_SD_TOP|sd_read_inst|cnt\(7)) # ((\u_SD_TOP|sd_read_inst|cnt\(6)) # (\u_SD_TOP|sd_read_inst|cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|cnt\(5),
	datab => \u_SD_TOP|sd_read_inst|cnt\(7),
	datac => \u_SD_TOP|sd_read_inst|cnt\(6),
	datad => \u_SD_TOP|sd_read_inst|cnt\(4),
	combout => \u_SD_TOP|sd_read_inst|LessThan3~1_combout\);

-- Location: LCCOMB_X21_Y11_N6
\u_SD_TOP|sd_read_inst|LessThan3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|LessThan3~0_combout\ = (\u_SD_TOP|sd_read_inst|cnt\(0) & (\u_SD_TOP|sd_read_inst|cnt\(2) & (\u_SD_TOP|sd_read_inst|cnt\(1) & \u_SD_TOP|sd_read_inst|cnt\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|cnt\(0),
	datab => \u_SD_TOP|sd_read_inst|cnt\(2),
	datac => \u_SD_TOP|sd_read_inst|cnt\(1),
	datad => \u_SD_TOP|sd_read_inst|cnt\(3),
	combout => \u_SD_TOP|sd_read_inst|LessThan3~0_combout\);

-- Location: LCCOMB_X22_Y11_N8
\u_SD_TOP|sd_read_inst|mystate~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|mystate~18_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0100~q\ & (((\u_SD_TOP|sd_read_inst|LessThan3~1_combout\) # (\u_SD_TOP|sd_read_inst|LessThan3~0_combout\)) # (!\u_SD_TOP|sd_read_inst|LessThan1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|LessThan1~9_combout\,
	datab => \u_SD_TOP|sd_read_inst|LessThan3~1_combout\,
	datac => \u_SD_TOP|sd_read_inst|LessThan3~0_combout\,
	datad => \u_SD_TOP|sd_read_inst|mystate.0100~q\,
	combout => \u_SD_TOP|sd_read_inst|mystate~18_combout\);

-- Location: LCCOMB_X22_Y11_N10
\u_SD_TOP|sd_read_inst|mystate~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|mystate~25_combout\ = (!\u_SD_TOP|init_o~combout\ & (!\u_SD_TOP|sd_read_inst|mystate~18_combout\ & ((\u_SD_TOP|sd_read_inst|mystate~26_combout\) # (!\u_SD_TOP|sd_read_inst|mystate~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate~24_combout\,
	datab => \u_SD_TOP|sd_read_inst|mystate~26_combout\,
	datac => \u_SD_TOP|init_o~combout\,
	datad => \u_SD_TOP|sd_read_inst|mystate~18_combout\,
	combout => \u_SD_TOP|sd_read_inst|mystate~25_combout\);

-- Location: FF_X22_Y11_N11
\u_SD_TOP|sd_read_inst|mystate.0000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|mystate~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mystate.0000~q\);

-- Location: LCCOMB_X22_Y10_N28
\u_SD_TOP|sd_read_inst|cnt[13]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|cnt[13]~3_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\) # (((\u_SD_TOP|sd_read_inst|mystate~18_combout\) # (\u_SD_TOP|sd_read_inst|mystate~26_combout\)) # (!\u_SD_TOP|sd_read_inst|mystate.0000~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datab => \u_SD_TOP|sd_read_inst|mystate.0000~q\,
	datac => \u_SD_TOP|sd_read_inst|mystate~18_combout\,
	datad => \u_SD_TOP|sd_read_inst|mystate~26_combout\,
	combout => \u_SD_TOP|sd_read_inst|cnt[13]~3_combout\);

-- Location: LCCOMB_X21_Y10_N28
\u_SD_TOP|sd_read_inst|cnt[19]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|cnt[19]~15_combout\ = (\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & (\u_SD_TOP|sd_read_inst|Add3~46_combout\ & (!\u_SD_TOP|sd_read_inst|cnt[13]~3_combout\))) # (!\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & 
-- (((\u_SD_TOP|sd_read_inst|cnt\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Add3~46_combout\,
	datab => \u_SD_TOP|sd_read_inst|cnt[13]~3_combout\,
	datac => \u_SD_TOP|sd_read_inst|cnt\(19),
	datad => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\,
	combout => \u_SD_TOP|sd_read_inst|cnt[19]~15_combout\);

-- Location: FF_X21_Y10_N29
\u_SD_TOP|sd_read_inst|cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|cnt[19]~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnt\(19));

-- Location: LCCOMB_X22_Y10_N14
\u_SD_TOP|sd_read_inst|cnt[16]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|cnt[16]~12_combout\ = (\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & (\u_SD_TOP|sd_read_inst|Add3~40_combout\ & ((!\u_SD_TOP|sd_read_inst|cnt[13]~3_combout\)))) # (!\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & 
-- (((\u_SD_TOP|sd_read_inst|cnt\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Add3~40_combout\,
	datab => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\,
	datac => \u_SD_TOP|sd_read_inst|cnt\(16),
	datad => \u_SD_TOP|sd_read_inst|cnt[13]~3_combout\,
	combout => \u_SD_TOP|sd_read_inst|cnt[16]~12_combout\);

-- Location: FF_X22_Y10_N15
\u_SD_TOP|sd_read_inst|cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|cnt[16]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnt\(16));

-- Location: LCCOMB_X23_Y10_N10
\u_SD_TOP|sd_read_inst|cnt[20]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|cnt[20]~16_combout\ = (\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & (!\u_SD_TOP|sd_read_inst|cnt[13]~3_combout\ & ((\u_SD_TOP|sd_read_inst|Add3~48_combout\)))) # (!\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & 
-- (((\u_SD_TOP|sd_read_inst|cnt\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\,
	datab => \u_SD_TOP|sd_read_inst|cnt[13]~3_combout\,
	datac => \u_SD_TOP|sd_read_inst|cnt\(20),
	datad => \u_SD_TOP|sd_read_inst|Add3~48_combout\,
	combout => \u_SD_TOP|sd_read_inst|cnt[20]~16_combout\);

-- Location: FF_X23_Y10_N11
\u_SD_TOP|sd_read_inst|cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|cnt[20]~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnt\(20));

-- Location: LCCOMB_X21_Y10_N30
\u_SD_TOP|sd_read_inst|cnt[18]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|cnt[18]~14_combout\ = (\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & (\u_SD_TOP|sd_read_inst|Add3~44_combout\ & ((!\u_SD_TOP|sd_read_inst|cnt[13]~3_combout\)))) # (!\u_SD_TOP|sd_read_inst|cnt[21]~2_combout\ & 
-- (((\u_SD_TOP|sd_read_inst|cnt\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Add3~44_combout\,
	datab => \u_SD_TOP|sd_read_inst|cnt[21]~2_combout\,
	datac => \u_SD_TOP|sd_read_inst|cnt\(18),
	datad => \u_SD_TOP|sd_read_inst|cnt[13]~3_combout\,
	combout => \u_SD_TOP|sd_read_inst|cnt[18]~14_combout\);

-- Location: FF_X21_Y10_N31
\u_SD_TOP|sd_read_inst|cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|cnt[18]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnt\(18));

-- Location: LCCOMB_X21_Y10_N22
\u_SD_TOP|sd_read_inst|LessThan1~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|LessThan1~7_combout\ = (!\u_SD_TOP|sd_read_inst|cnt\(17) & (!\u_SD_TOP|sd_read_inst|cnt\(16) & (!\u_SD_TOP|sd_read_inst|cnt\(18) & !\u_SD_TOP|sd_read_inst|cnt\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|cnt\(17),
	datab => \u_SD_TOP|sd_read_inst|cnt\(16),
	datac => \u_SD_TOP|sd_read_inst|cnt\(18),
	datad => \u_SD_TOP|sd_read_inst|cnt\(19),
	combout => \u_SD_TOP|sd_read_inst|LessThan1~7_combout\);

-- Location: LCCOMB_X22_Y10_N20
\u_SD_TOP|sd_read_inst|LessThan1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|LessThan1~8_combout\ = (!\u_SD_TOP|sd_read_inst|cnt\(21) & (!\u_SD_TOP|sd_read_inst|cnt\(20) & \u_SD_TOP|sd_read_inst|LessThan1~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|cnt\(21),
	datac => \u_SD_TOP|sd_read_inst|cnt\(20),
	datad => \u_SD_TOP|sd_read_inst|LessThan1~7_combout\,
	combout => \u_SD_TOP|sd_read_inst|LessThan1~8_combout\);

-- Location: LCCOMB_X22_Y10_N16
\u_SD_TOP|sd_read_inst|mystate~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|mystate~26_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0011~q\ & (((!\u_SD_TOP|sd_read_inst|LessThan1~4_combout\) # (!\u_SD_TOP|sd_read_inst|LessThan1~8_combout\)) # (!\u_SD_TOP|sd_read_inst|LessThan1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|LessThan1~5_combout\,
	datab => \u_SD_TOP|sd_read_inst|LessThan1~8_combout\,
	datac => \u_SD_TOP|sd_read_inst|LessThan1~4_combout\,
	datad => \u_SD_TOP|sd_read_inst|mystate.0011~q\,
	combout => \u_SD_TOP|sd_read_inst|mystate~26_combout\);

-- Location: LCCOMB_X22_Y11_N24
\u_SD_TOP|sd_read_inst|mystate~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|mystate~17_combout\ = (!\u_SD_TOP|init_o~combout\ & ((\u_SD_TOP|sd_read_inst|mystate~26_combout\) # ((\u_SD_TOP|sd_read_inst|mystate.0100~q\ & !\u_SD_TOP|sd_read_inst|mystate~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|init_o~combout\,
	datab => \u_SD_TOP|sd_read_inst|mystate~26_combout\,
	datac => \u_SD_TOP|sd_read_inst|mystate.0100~q\,
	datad => \u_SD_TOP|sd_read_inst|mystate~16_combout\,
	combout => \u_SD_TOP|sd_read_inst|mystate~17_combout\);

-- Location: FF_X22_Y11_N25
\u_SD_TOP|sd_read_inst|mystate.0100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|mystate~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mystate.0100~q\);

-- Location: LCCOMB_X22_Y10_N18
\u_SD_TOP|sd_read_inst|LessThan1~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|LessThan1~9_combout\ = (\u_SD_TOP|sd_read_inst|LessThan1~5_combout\ & (\u_SD_TOP|sd_read_inst|LessThan1~4_combout\ & \u_SD_TOP|sd_read_inst|LessThan1~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|LessThan1~5_combout\,
	datac => \u_SD_TOP|sd_read_inst|LessThan1~4_combout\,
	datad => \u_SD_TOP|sd_read_inst|LessThan1~8_combout\,
	combout => \u_SD_TOP|sd_read_inst|LessThan1~9_combout\);

-- Location: LCCOMB_X22_Y11_N28
\u_SD_TOP|sd_read_inst|cnt[13]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|cnt[13]~0_combout\ = (\u_SD_TOP|sd_read_inst|LessThan3~2_combout\ & (!\u_SD_TOP|sd_read_inst|mystate.0100~q\ & ((\u_SD_TOP|sd_read_inst|LessThan1~9_combout\) # (!\u_SD_TOP|sd_read_inst|mystate.0011~q\)))) # 
-- (!\u_SD_TOP|sd_read_inst|LessThan3~2_combout\ & (((\u_SD_TOP|sd_read_inst|LessThan1~9_combout\) # (!\u_SD_TOP|sd_read_inst|mystate.0011~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|LessThan3~2_combout\,
	datab => \u_SD_TOP|sd_read_inst|mystate.0100~q\,
	datac => \u_SD_TOP|sd_read_inst|mystate.0011~q\,
	datad => \u_SD_TOP|sd_read_inst|LessThan1~9_combout\,
	combout => \u_SD_TOP|sd_read_inst|cnt[13]~0_combout\);

-- Location: LCCOMB_X25_Y11_N26
\u_SD_TOP|sd_read_inst|mystate~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|mystate~14_combout\ = (!\SD_dataout~input_o\ & \u_SD_TOP|sd_read_inst|mystate.0010~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SD_dataout~input_o\,
	datad => \u_SD_TOP|sd_read_inst|mystate.0010~q\,
	combout => \u_SD_TOP|sd_read_inst|mystate~14_combout\);

-- Location: LCCOMB_X22_Y11_N22
\u_SD_TOP|sd_read_inst|mystate~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|mystate~16_combout\ = (((\u_SD_TOP|sd_read_inst|mystate~14_combout\) # (\u_SD_TOP|sd_read_inst|mystate~15_combout\)) # (!\u_SD_TOP|sd_read_inst|cnt[13]~0_combout\)) # (!\u_SD_TOP|sd_read_inst|mystate.0000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0000~q\,
	datab => \u_SD_TOP|sd_read_inst|cnt[13]~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|mystate~14_combout\,
	datad => \u_SD_TOP|sd_read_inst|mystate~15_combout\,
	combout => \u_SD_TOP|sd_read_inst|mystate~16_combout\);

-- Location: LCCOMB_X25_Y11_N0
\u_SD_TOP|sd_read_inst|mystate~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|mystate~20_combout\ = (!\u_SD_TOP|init_o~combout\ & ((\u_SD_TOP|sd_read_inst|mystate~16_combout\ & (\u_SD_TOP|sd_read_inst|mystate~14_combout\)) # (!\u_SD_TOP|sd_read_inst|mystate~16_combout\ & 
-- ((\u_SD_TOP|sd_read_inst|mystate.0011~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate~14_combout\,
	datab => \u_SD_TOP|init_o~combout\,
	datac => \u_SD_TOP|sd_read_inst|mystate.0011~q\,
	datad => \u_SD_TOP|sd_read_inst|mystate~16_combout\,
	combout => \u_SD_TOP|sd_read_inst|mystate~20_combout\);

-- Location: FF_X25_Y11_N1
\u_SD_TOP|sd_read_inst|mystate.0011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|mystate~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mystate.0011~q\);

-- Location: LCCOMB_X25_Y11_N18
\u_SD_TOP|sd_read_inst|Selector94~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector94~0_combout\ = (!\u_SD_TOP|sd_read_inst|LessThan2~0_combout\ & (\u_SD_TOP|sd_read_inst|mystate.0011~q\ & (\u_SD_TOP|sd_read_inst|Add2~0_combout\ $ (\u_SD_TOP|sd_read_inst|cnta\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Add2~0_combout\,
	datab => \u_SD_TOP|sd_read_inst|LessThan2~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|cnta\(2),
	datad => \u_SD_TOP|sd_read_inst|mystate.0011~q\,
	combout => \u_SD_TOP|sd_read_inst|Selector94~0_combout\);

-- Location: LCCOMB_X25_Y11_N4
\u_SD_TOP|sd_read_inst|cnta[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|cnta[3]~0_combout\ = (!\u_SD_TOP|init_o~combout\ & ((\u_SD_TOP|sd_read_inst|mystate~14_combout\) # ((\u_SD_TOP|sd_read_inst|LessThan1~9_combout\ & \u_SD_TOP|sd_read_inst|mystate.0011~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate~14_combout\,
	datab => \u_SD_TOP|init_o~combout\,
	datac => \u_SD_TOP|sd_read_inst|LessThan1~9_combout\,
	datad => \u_SD_TOP|sd_read_inst|mystate.0011~q\,
	combout => \u_SD_TOP|sd_read_inst|cnta[3]~0_combout\);

-- Location: FF_X25_Y11_N19
\u_SD_TOP|sd_read_inst|cnta[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector94~0_combout\,
	ena => \u_SD_TOP|sd_read_inst|cnta[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnta\(2));

-- Location: LCCOMB_X25_Y11_N22
\u_SD_TOP|sd_read_inst|Selector95~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector95~0_combout\ = (!\u_SD_TOP|sd_read_inst|LessThan2~0_combout\ & (\u_SD_TOP|sd_read_inst|mystate.0011~q\ & (\u_SD_TOP|sd_read_inst|cnta\(0) $ (\u_SD_TOP|sd_read_inst|cnta\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|cnta\(0),
	datab => \u_SD_TOP|sd_read_inst|LessThan2~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|cnta\(1),
	datad => \u_SD_TOP|sd_read_inst|mystate.0011~q\,
	combout => \u_SD_TOP|sd_read_inst|Selector95~0_combout\);

-- Location: FF_X25_Y11_N23
\u_SD_TOP|sd_read_inst|cnta[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector95~0_combout\,
	ena => \u_SD_TOP|sd_read_inst|cnta[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnta\(1));

-- Location: LCCOMB_X25_Y11_N16
\u_SD_TOP|sd_read_inst|Selector93~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector93~0_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0011~q\ & (\u_SD_TOP|sd_read_inst|cnta\(3) $ (((\u_SD_TOP|sd_read_inst|Add2~0_combout\ & \u_SD_TOP|sd_read_inst|cnta\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Add2~0_combout\,
	datab => \u_SD_TOP|sd_read_inst|cnta\(2),
	datac => \u_SD_TOP|sd_read_inst|cnta\(3),
	datad => \u_SD_TOP|sd_read_inst|mystate.0011~q\,
	combout => \u_SD_TOP|sd_read_inst|Selector93~0_combout\);

-- Location: FF_X25_Y11_N17
\u_SD_TOP|sd_read_inst|cnta[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector93~0_combout\,
	ena => \u_SD_TOP|sd_read_inst|cnta[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|cnta\(3));

-- Location: LCCOMB_X25_Y11_N20
\u_SD_TOP|sd_read_inst|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|LessThan2~0_combout\ = (\u_SD_TOP|sd_read_inst|cnta\(0) & (\u_SD_TOP|sd_read_inst|cnta\(2) & (\u_SD_TOP|sd_read_inst|cnta\(1) & \u_SD_TOP|sd_read_inst|cnta\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|cnta\(0),
	datab => \u_SD_TOP|sd_read_inst|cnta\(2),
	datac => \u_SD_TOP|sd_read_inst|cnta\(1),
	datad => \u_SD_TOP|sd_read_inst|cnta\(3),
	combout => \u_SD_TOP|sd_read_inst|LessThan2~0_combout\);

-- Location: LCCOMB_X26_Y13_N20
\u_SD_TOP|sd_read_inst|mydata_o[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|mydata_o[0]~0_combout\ = (\u_SD_TOP|sd_read_inst|LessThan1~9_combout\ & (\u_SD_TOP|sd_read_inst|LessThan2~0_combout\ & (\u_SD_TOP|sd_read_inst|mystate.0011~q\ & !\u_SD_TOP|init_o~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|LessThan1~9_combout\,
	datab => \u_SD_TOP|sd_read_inst|LessThan2~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|mystate.0011~q\,
	datad => \u_SD_TOP|init_o~combout\,
	combout => \u_SD_TOP|sd_read_inst|mydata_o[0]~0_combout\);

-- Location: FF_X26_Y12_N25
\u_SD_TOP|sd_read_inst|mydata_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \SD_dataout~input_o\,
	sload => VCC,
	ena => \u_SD_TOP|sd_read_inst|mydata_o[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata_o\(0));

-- Location: LCCOMB_X26_Y12_N24
\sys_data_in[0]\ : cycloneive_lcell_comb
-- Equation(s):
-- sys_data_in(0) = LCELL(\u_SD_TOP|sd_read_inst|mydata_o\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|mydata_o\(0),
	combout => sys_data_in(0));

-- Location: LCCOMB_X28_Y13_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_a[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_a\(8) = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(8) $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(8),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g\(9),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ram_address_a\(8));

-- Location: LCCOMB_X28_Y14_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\ = !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

-- Location: LCCOMB_X25_Y13_N30
\u_SD_TOP|sd_read_inst|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector24~0_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0000~q\ & !\u_SD_TOP|sd_read_inst|mystate.0011~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|mystate.0000~q\,
	datad => \u_SD_TOP|sd_read_inst|mystate.0011~q\,
	combout => \u_SD_TOP|sd_read_inst|Selector24~0_combout\);

-- Location: LCCOMB_X25_Y11_N14
\u_SD_TOP|sd_read_inst|Selector38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector38~1_combout\ = (\SD_dataout~input_o\ & (!\u_SD_TOP|sd_read_inst|LessThan2~0_combout\ & (\u_SD_TOP|sd_read_inst|LessThan1~9_combout\ & \u_SD_TOP|sd_read_inst|mystate.0011~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SD_dataout~input_o\,
	datab => \u_SD_TOP|sd_read_inst|LessThan2~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|LessThan1~9_combout\,
	datad => \u_SD_TOP|sd_read_inst|mystate.0011~q\,
	combout => \u_SD_TOP|sd_read_inst|Selector38~1_combout\);

-- Location: LCCOMB_X26_Y11_N16
\u_SD_TOP|sd_read_inst|Selector38~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector38~3_combout\ = (\u_SD_TOP|sd_read_inst|Selector38~1_combout\) # ((\u_SD_TOP|sd_read_inst|mydata\(0) & ((\u_SD_TOP|sd_read_inst|Selector38~2_combout\) # (\u_SD_TOP|sd_read_inst|Selector24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Selector38~2_combout\,
	datab => \u_SD_TOP|sd_read_inst|Selector24~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|mydata\(0),
	datad => \u_SD_TOP|sd_read_inst|Selector38~1_combout\,
	combout => \u_SD_TOP|sd_read_inst|Selector38~3_combout\);

-- Location: FF_X26_Y11_N17
\u_SD_TOP|sd_read_inst|mydata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector38~3_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata\(0));

-- Location: FF_X26_Y12_N3
\u_SD_TOP|sd_read_inst|mydata_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_read_inst|mydata\(0),
	sload => VCC,
	ena => \u_SD_TOP|sd_read_inst|mydata_o[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata_o\(1));

-- Location: LCCOMB_X26_Y12_N2
\sys_data_in[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- sys_data_in(1) = LCELL(\u_SD_TOP|sd_read_inst|mydata_o\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|mydata_o\(1),
	combout => sys_data_in(1));

-- Location: LCCOMB_X26_Y11_N12
\u_SD_TOP|sd_read_inst|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector37~0_combout\ = (\u_SD_TOP|sd_read_inst|LessThan1~9_combout\ & (!\u_SD_TOP|sd_read_inst|LessThan2~0_combout\ & (\u_SD_TOP|sd_read_inst|mystate.0011~q\ & \u_SD_TOP|sd_read_inst|mydata\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|LessThan1~9_combout\,
	datab => \u_SD_TOP|sd_read_inst|LessThan2~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|mystate.0011~q\,
	datad => \u_SD_TOP|sd_read_inst|mydata\(0),
	combout => \u_SD_TOP|sd_read_inst|Selector37~0_combout\);

-- Location: LCCOMB_X26_Y11_N22
\u_SD_TOP|sd_read_inst|Selector37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector37~1_combout\ = (\u_SD_TOP|sd_read_inst|Selector37~0_combout\) # ((\u_SD_TOP|sd_read_inst|mydata\(1) & ((\u_SD_TOP|sd_read_inst|Selector38~2_combout\) # (\u_SD_TOP|sd_read_inst|Selector24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Selector38~2_combout\,
	datab => \u_SD_TOP|sd_read_inst|Selector24~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|mydata\(1),
	datad => \u_SD_TOP|sd_read_inst|Selector37~0_combout\,
	combout => \u_SD_TOP|sd_read_inst|Selector37~1_combout\);

-- Location: FF_X26_Y11_N23
\u_SD_TOP|sd_read_inst|mydata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector37~1_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata\(1));

-- Location: FF_X28_Y11_N13
\u_SD_TOP|sd_read_inst|mydata_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_read_inst|mydata\(1),
	sload => VCC,
	ena => \u_SD_TOP|sd_read_inst|mydata_o[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata_o\(2));

-- Location: LCCOMB_X28_Y11_N12
\sys_data_in[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- sys_data_in(2) = LCELL(\u_SD_TOP|sd_read_inst|mydata_o\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|mydata_o\(2),
	combout => sys_data_in(2));

-- Location: LCCOMB_X26_Y11_N14
\u_SD_TOP|sd_read_inst|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector36~0_combout\ = (\u_SD_TOP|sd_read_inst|mydata\(1) & ((\u_SD_TOP|sd_read_inst|Selector38~0_combout\) # ((\u_SD_TOP|sd_read_inst|Selector24~0_combout\ & \u_SD_TOP|sd_read_inst|mydata\(2))))) # 
-- (!\u_SD_TOP|sd_read_inst|mydata\(1) & (\u_SD_TOP|sd_read_inst|Selector24~0_combout\ & ((\u_SD_TOP|sd_read_inst|mydata\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mydata\(1),
	datab => \u_SD_TOP|sd_read_inst|Selector24~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|Selector38~0_combout\,
	datad => \u_SD_TOP|sd_read_inst|mydata\(2),
	combout => \u_SD_TOP|sd_read_inst|Selector36~0_combout\);

-- Location: LCCOMB_X26_Y11_N4
\u_SD_TOP|sd_read_inst|Selector36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector36~1_combout\ = (\u_SD_TOP|sd_read_inst|Selector36~0_combout\) # ((\u_SD_TOP|sd_read_inst|Selector38~2_combout\ & \u_SD_TOP|sd_read_inst|mydata\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Selector38~2_combout\,
	datab => \u_SD_TOP|sd_read_inst|Selector36~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|mydata\(2),
	combout => \u_SD_TOP|sd_read_inst|Selector36~1_combout\);

-- Location: FF_X26_Y11_N5
\u_SD_TOP|sd_read_inst|mydata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector36~1_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata\(2));

-- Location: FF_X26_Y12_N21
\u_SD_TOP|sd_read_inst|mydata_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_read_inst|mydata\(2),
	sload => VCC,
	ena => \u_SD_TOP|sd_read_inst|mydata_o[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata_o\(3));

-- Location: LCCOMB_X26_Y12_N20
\sys_data_in[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- sys_data_in(3) = LCELL(\u_SD_TOP|sd_read_inst|mydata_o\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|mydata_o\(3),
	combout => sys_data_in(3));

-- Location: LCCOMB_X26_Y11_N28
\u_SD_TOP|sd_read_inst|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector35~0_combout\ = (\u_SD_TOP|sd_read_inst|LessThan1~9_combout\ & (!\u_SD_TOP|sd_read_inst|LessThan2~0_combout\ & (\u_SD_TOP|sd_read_inst|mystate.0011~q\ & \u_SD_TOP|sd_read_inst|mydata\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|LessThan1~9_combout\,
	datab => \u_SD_TOP|sd_read_inst|LessThan2~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|mystate.0011~q\,
	datad => \u_SD_TOP|sd_read_inst|mydata\(2),
	combout => \u_SD_TOP|sd_read_inst|Selector35~0_combout\);

-- Location: LCCOMB_X26_Y11_N18
\u_SD_TOP|sd_read_inst|Selector35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector35~1_combout\ = (\u_SD_TOP|sd_read_inst|Selector35~0_combout\) # ((\u_SD_TOP|sd_read_inst|mydata\(3) & ((\u_SD_TOP|sd_read_inst|Selector38~2_combout\) # (\u_SD_TOP|sd_read_inst|Selector24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Selector38~2_combout\,
	datab => \u_SD_TOP|sd_read_inst|Selector24~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|mydata\(3),
	datad => \u_SD_TOP|sd_read_inst|Selector35~0_combout\,
	combout => \u_SD_TOP|sd_read_inst|Selector35~1_combout\);

-- Location: FF_X26_Y11_N19
\u_SD_TOP|sd_read_inst|mydata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector35~1_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata\(3));

-- Location: FF_X26_Y12_N19
\u_SD_TOP|sd_read_inst|mydata_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_read_inst|mydata\(3),
	sload => VCC,
	ena => \u_SD_TOP|sd_read_inst|mydata_o[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata_o\(4));

-- Location: LCCOMB_X26_Y12_N18
\sys_data_in[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- sys_data_in(4) = LCELL(\u_SD_TOP|sd_read_inst|mydata_o\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|mydata_o\(4),
	combout => sys_data_in(4));

-- Location: LCCOMB_X26_Y11_N26
\u_SD_TOP|sd_read_inst|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector34~0_combout\ = (\u_SD_TOP|sd_read_inst|mydata\(3) & ((\u_SD_TOP|sd_read_inst|Selector38~0_combout\) # ((\u_SD_TOP|sd_read_inst|Selector24~0_combout\ & \u_SD_TOP|sd_read_inst|mydata\(4))))) # 
-- (!\u_SD_TOP|sd_read_inst|mydata\(3) & (\u_SD_TOP|sd_read_inst|Selector24~0_combout\ & ((\u_SD_TOP|sd_read_inst|mydata\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mydata\(3),
	datab => \u_SD_TOP|sd_read_inst|Selector24~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|Selector38~0_combout\,
	datad => \u_SD_TOP|sd_read_inst|mydata\(4),
	combout => \u_SD_TOP|sd_read_inst|Selector34~0_combout\);

-- Location: LCCOMB_X26_Y11_N20
\u_SD_TOP|sd_read_inst|Selector34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector34~1_combout\ = (\u_SD_TOP|sd_read_inst|Selector34~0_combout\) # ((\u_SD_TOP|sd_read_inst|Selector38~2_combout\ & \u_SD_TOP|sd_read_inst|mydata\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Selector38~2_combout\,
	datac => \u_SD_TOP|sd_read_inst|mydata\(4),
	datad => \u_SD_TOP|sd_read_inst|Selector34~0_combout\,
	combout => \u_SD_TOP|sd_read_inst|Selector34~1_combout\);

-- Location: FF_X26_Y11_N21
\u_SD_TOP|sd_read_inst|mydata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector34~1_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata\(4));

-- Location: FF_X26_Y12_N17
\u_SD_TOP|sd_read_inst|mydata_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_read_inst|mydata\(4),
	sload => VCC,
	ena => \u_SD_TOP|sd_read_inst|mydata_o[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata_o\(5));

-- Location: LCCOMB_X26_Y12_N16
\sys_data_in[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- sys_data_in(5) = LCELL(\u_SD_TOP|sd_read_inst|mydata_o\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|mydata_o\(5),
	combout => sys_data_in(5));

-- Location: LCCOMB_X26_Y11_N0
\u_SD_TOP|sd_read_inst|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector33~0_combout\ = (\u_SD_TOP|sd_read_inst|mydata\(5) & ((\u_SD_TOP|sd_read_inst|Selector24~0_combout\) # ((\u_SD_TOP|sd_read_inst|Selector38~0_combout\ & \u_SD_TOP|sd_read_inst|mydata\(4))))) # 
-- (!\u_SD_TOP|sd_read_inst|mydata\(5) & (((\u_SD_TOP|sd_read_inst|Selector38~0_combout\ & \u_SD_TOP|sd_read_inst|mydata\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mydata\(5),
	datab => \u_SD_TOP|sd_read_inst|Selector24~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|Selector38~0_combout\,
	datad => \u_SD_TOP|sd_read_inst|mydata\(4),
	combout => \u_SD_TOP|sd_read_inst|Selector33~0_combout\);

-- Location: LCCOMB_X26_Y11_N10
\u_SD_TOP|sd_read_inst|Selector33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector33~1_combout\ = (\u_SD_TOP|sd_read_inst|Selector33~0_combout\) # ((\u_SD_TOP|sd_read_inst|Selector38~2_combout\ & \u_SD_TOP|sd_read_inst|mydata\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Selector38~2_combout\,
	datac => \u_SD_TOP|sd_read_inst|mydata\(5),
	datad => \u_SD_TOP|sd_read_inst|Selector33~0_combout\,
	combout => \u_SD_TOP|sd_read_inst|Selector33~1_combout\);

-- Location: FF_X26_Y11_N11
\u_SD_TOP|sd_read_inst|mydata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector33~1_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata\(5));

-- Location: FF_X26_Y12_N7
\u_SD_TOP|sd_read_inst|mydata_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_read_inst|mydata\(5),
	sload => VCC,
	ena => \u_SD_TOP|sd_read_inst|mydata_o[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata_o\(6));

-- Location: LCCOMB_X26_Y12_N6
\sys_data_in[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- sys_data_in(6) = LCELL(\u_SD_TOP|sd_read_inst|mydata_o\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|mydata_o\(6),
	combout => sys_data_in(6));

-- Location: LCCOMB_X26_Y11_N2
\u_SD_TOP|sd_read_inst|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector32~0_combout\ = (\u_SD_TOP|sd_read_inst|mydata\(5) & ((\u_SD_TOP|sd_read_inst|Selector38~0_combout\) # ((\u_SD_TOP|sd_read_inst|Selector24~0_combout\ & \u_SD_TOP|sd_read_inst|mydata\(6))))) # 
-- (!\u_SD_TOP|sd_read_inst|mydata\(5) & (\u_SD_TOP|sd_read_inst|Selector24~0_combout\ & ((\u_SD_TOP|sd_read_inst|mydata\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mydata\(5),
	datab => \u_SD_TOP|sd_read_inst|Selector24~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|Selector38~0_combout\,
	datad => \u_SD_TOP|sd_read_inst|mydata\(6),
	combout => \u_SD_TOP|sd_read_inst|Selector32~0_combout\);

-- Location: LCCOMB_X26_Y11_N24
\u_SD_TOP|sd_read_inst|Selector32~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector32~1_combout\ = (\u_SD_TOP|sd_read_inst|Selector32~0_combout\) # ((\u_SD_TOP|sd_read_inst|Selector38~2_combout\ & \u_SD_TOP|sd_read_inst|mydata\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Selector38~2_combout\,
	datac => \u_SD_TOP|sd_read_inst|mydata\(6),
	datad => \u_SD_TOP|sd_read_inst|Selector32~0_combout\,
	combout => \u_SD_TOP|sd_read_inst|Selector32~1_combout\);

-- Location: FF_X26_Y11_N25
\u_SD_TOP|sd_read_inst|mydata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector32~1_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata\(6));

-- Location: FF_X26_Y12_N9
\u_SD_TOP|sd_read_inst|mydata_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_read_inst|mydata\(6),
	sload => VCC,
	ena => \u_SD_TOP|sd_read_inst|mydata_o[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata_o\(7));

-- Location: LCCOMB_X26_Y12_N8
\sys_data_in[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- sys_data_in(7) = LCELL(\u_SD_TOP|sd_read_inst|mydata_o\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|mydata_o\(7),
	combout => sys_data_in(7));

-- Location: LCCOMB_X25_Y13_N4
\u_SD_TOP|sd_read_inst|Selector38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector38~2_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0011~q\ & (((\u_SD_TOP|sd_read_inst|LessThan2~0_combout\) # (!\u_SD_TOP|sd_read_inst|LessThan1~8_combout\)) # (!\u_SD_TOP|sd_read_inst|LessThan1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|LessThan1~6_combout\,
	datab => \u_SD_TOP|sd_read_inst|LessThan2~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|LessThan1~8_combout\,
	datad => \u_SD_TOP|sd_read_inst|mystate.0011~q\,
	combout => \u_SD_TOP|sd_read_inst|Selector38~2_combout\);

-- Location: LCCOMB_X26_Y11_N8
\u_SD_TOP|sd_read_inst|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector31~0_combout\ = (\u_SD_TOP|sd_read_inst|LessThan1~9_combout\ & (!\u_SD_TOP|sd_read_inst|LessThan2~0_combout\ & (\u_SD_TOP|sd_read_inst|mystate.0011~q\ & \u_SD_TOP|sd_read_inst|mydata\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|LessThan1~9_combout\,
	datab => \u_SD_TOP|sd_read_inst|LessThan2~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|mystate.0011~q\,
	datad => \u_SD_TOP|sd_read_inst|mydata\(6),
	combout => \u_SD_TOP|sd_read_inst|Selector31~0_combout\);

-- Location: LCCOMB_X25_Y13_N8
\u_SD_TOP|sd_read_inst|Selector31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector31~1_combout\ = (\u_SD_TOP|sd_read_inst|Selector31~0_combout\) # ((\u_SD_TOP|sd_read_inst|mydata\(7) & ((\u_SD_TOP|sd_read_inst|Selector24~0_combout\) # (\u_SD_TOP|sd_read_inst|Selector38~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Selector24~0_combout\,
	datab => \u_SD_TOP|sd_read_inst|Selector38~2_combout\,
	datac => \u_SD_TOP|sd_read_inst|mydata\(7),
	datad => \u_SD_TOP|sd_read_inst|Selector31~0_combout\,
	combout => \u_SD_TOP|sd_read_inst|Selector31~1_combout\);

-- Location: FF_X25_Y13_N9
\u_SD_TOP|sd_read_inst|mydata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector31~1_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata\(7));

-- Location: FF_X26_Y12_N27
\u_SD_TOP|sd_read_inst|mydata_o[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_read_inst|mydata\(7),
	sload => VCC,
	ena => \u_SD_TOP|sd_read_inst|mydata_o[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata_o\(8));

-- Location: LCCOMB_X26_Y12_N26
\sys_data_in[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- sys_data_in(8) = LCELL(\u_SD_TOP|sd_read_inst|mydata_o\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|mydata_o\(8),
	combout => sys_data_in(8));

-- Location: LCCOMB_X25_Y13_N28
\u_SD_TOP|sd_read_inst|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector30~0_combout\ = (\u_SD_TOP|sd_read_inst|Selector24~0_combout\ & ((\u_SD_TOP|sd_read_inst|mydata\(8)) # ((\u_SD_TOP|sd_read_inst|Selector38~0_combout\ & \u_SD_TOP|sd_read_inst|mydata\(7))))) # 
-- (!\u_SD_TOP|sd_read_inst|Selector24~0_combout\ & (((\u_SD_TOP|sd_read_inst|Selector38~0_combout\ & \u_SD_TOP|sd_read_inst|mydata\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Selector24~0_combout\,
	datab => \u_SD_TOP|sd_read_inst|mydata\(8),
	datac => \u_SD_TOP|sd_read_inst|Selector38~0_combout\,
	datad => \u_SD_TOP|sd_read_inst|mydata\(7),
	combout => \u_SD_TOP|sd_read_inst|Selector30~0_combout\);

-- Location: LCCOMB_X25_Y13_N14
\u_SD_TOP|sd_read_inst|Selector30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector30~1_combout\ = (\u_SD_TOP|sd_read_inst|Selector30~0_combout\) # ((\u_SD_TOP|sd_read_inst|Selector38~2_combout\ & \u_SD_TOP|sd_read_inst|mydata\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|Selector38~2_combout\,
	datac => \u_SD_TOP|sd_read_inst|mydata\(8),
	datad => \u_SD_TOP|sd_read_inst|Selector30~0_combout\,
	combout => \u_SD_TOP|sd_read_inst|Selector30~1_combout\);

-- Location: FF_X25_Y13_N15
\u_SD_TOP|sd_read_inst|mydata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector30~1_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata\(8));

-- Location: FF_X26_Y12_N13
\u_SD_TOP|sd_read_inst|mydata_o[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_read_inst|mydata\(8),
	sload => VCC,
	ena => \u_SD_TOP|sd_read_inst|mydata_o[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata_o\(9));

-- Location: LCCOMB_X26_Y12_N12
\sys_data_in[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- sys_data_in(9) = LCELL(\u_SD_TOP|sd_read_inst|mydata_o\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|mydata_o\(9),
	combout => sys_data_in(9));

-- Location: LCCOMB_X25_Y13_N24
\u_SD_TOP|sd_read_inst|Selector29~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector29~1_combout\ = (\u_SD_TOP|sd_read_inst|Selector29~0_combout\) # ((\u_SD_TOP|sd_read_inst|Selector38~2_combout\ & \u_SD_TOP|sd_read_inst|mydata\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Selector29~0_combout\,
	datab => \u_SD_TOP|sd_read_inst|Selector38~2_combout\,
	datac => \u_SD_TOP|sd_read_inst|mydata\(9),
	combout => \u_SD_TOP|sd_read_inst|Selector29~1_combout\);

-- Location: FF_X25_Y13_N25
\u_SD_TOP|sd_read_inst|mydata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector29~1_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata\(9));

-- Location: FF_X26_Y12_N23
\u_SD_TOP|sd_read_inst|mydata_o[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_read_inst|mydata\(9),
	sload => VCC,
	ena => \u_SD_TOP|sd_read_inst|mydata_o[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata_o\(10));

-- Location: LCCOMB_X26_Y12_N22
\sys_data_in[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- sys_data_in(10) = LCELL(\u_SD_TOP|sd_read_inst|mydata_o\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|mydata_o\(10),
	combout => sys_data_in(10));

-- Location: LCCOMB_X25_Y13_N0
\u_SD_TOP|sd_read_inst|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector28~0_combout\ = (\u_SD_TOP|sd_read_inst|mydata\(10) & ((\u_SD_TOP|sd_read_inst|Selector24~0_combout\) # ((\u_SD_TOP|sd_read_inst|Selector38~0_combout\ & \u_SD_TOP|sd_read_inst|mydata\(9))))) # 
-- (!\u_SD_TOP|sd_read_inst|mydata\(10) & (\u_SD_TOP|sd_read_inst|Selector38~0_combout\ & ((\u_SD_TOP|sd_read_inst|mydata\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mydata\(10),
	datab => \u_SD_TOP|sd_read_inst|Selector38~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|Selector24~0_combout\,
	datad => \u_SD_TOP|sd_read_inst|mydata\(9),
	combout => \u_SD_TOP|sd_read_inst|Selector28~0_combout\);

-- Location: LCCOMB_X25_Y13_N6
\u_SD_TOP|sd_read_inst|Selector28~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector28~1_combout\ = (\u_SD_TOP|sd_read_inst|Selector28~0_combout\) # ((\u_SD_TOP|sd_read_inst|Selector38~2_combout\ & \u_SD_TOP|sd_read_inst|mydata\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|Selector38~2_combout\,
	datac => \u_SD_TOP|sd_read_inst|mydata\(10),
	datad => \u_SD_TOP|sd_read_inst|Selector28~0_combout\,
	combout => \u_SD_TOP|sd_read_inst|Selector28~1_combout\);

-- Location: FF_X25_Y13_N7
\u_SD_TOP|sd_read_inst|mydata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector28~1_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata\(10));

-- Location: FF_X26_Y13_N31
\u_SD_TOP|sd_read_inst|mydata_o[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_read_inst|mydata\(10),
	sload => VCC,
	ena => \u_SD_TOP|sd_read_inst|mydata_o[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata_o\(11));

-- Location: LCCOMB_X26_Y13_N30
\sys_data_in[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- sys_data_in(11) = LCELL(\u_SD_TOP|sd_read_inst|mydata_o\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|mydata_o\(11),
	combout => sys_data_in(11));

-- Location: LCCOMB_X25_Y13_N2
\u_SD_TOP|sd_read_inst|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector27~0_combout\ = (\u_SD_TOP|sd_read_inst|mydata\(10) & ((\u_SD_TOP|sd_read_inst|Selector38~0_combout\) # ((\u_SD_TOP|sd_read_inst|Selector24~0_combout\ & \u_SD_TOP|sd_read_inst|mydata\(11))))) # 
-- (!\u_SD_TOP|sd_read_inst|mydata\(10) & (((\u_SD_TOP|sd_read_inst|Selector24~0_combout\ & \u_SD_TOP|sd_read_inst|mydata\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mydata\(10),
	datab => \u_SD_TOP|sd_read_inst|Selector38~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|Selector24~0_combout\,
	datad => \u_SD_TOP|sd_read_inst|mydata\(11),
	combout => \u_SD_TOP|sd_read_inst|Selector27~0_combout\);

-- Location: LCCOMB_X25_Y13_N20
\u_SD_TOP|sd_read_inst|Selector27~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector27~1_combout\ = (\u_SD_TOP|sd_read_inst|Selector27~0_combout\) # ((\u_SD_TOP|sd_read_inst|Selector38~2_combout\ & \u_SD_TOP|sd_read_inst|mydata\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_read_inst|Selector38~2_combout\,
	datac => \u_SD_TOP|sd_read_inst|mydata\(11),
	datad => \u_SD_TOP|sd_read_inst|Selector27~0_combout\,
	combout => \u_SD_TOP|sd_read_inst|Selector27~1_combout\);

-- Location: FF_X25_Y13_N21
\u_SD_TOP|sd_read_inst|mydata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector27~1_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata\(11));

-- Location: FF_X26_Y12_N29
\u_SD_TOP|sd_read_inst|mydata_o[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_read_inst|mydata\(11),
	sload => VCC,
	ena => \u_SD_TOP|sd_read_inst|mydata_o[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata_o\(12));

-- Location: LCCOMB_X26_Y12_N28
\sys_data_in[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- sys_data_in(12) = LCELL(\u_SD_TOP|sd_read_inst|mydata_o\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|mydata_o\(12),
	combout => sys_data_in(12));

-- Location: LCCOMB_X25_Y13_N10
\u_SD_TOP|sd_read_inst|Selector26~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector26~1_combout\ = (\u_SD_TOP|sd_read_inst|Selector26~0_combout\) # ((\u_SD_TOP|sd_read_inst|Selector38~2_combout\ & \u_SD_TOP|sd_read_inst|mydata\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Selector26~0_combout\,
	datab => \u_SD_TOP|sd_read_inst|Selector38~2_combout\,
	datac => \u_SD_TOP|sd_read_inst|mydata\(12),
	combout => \u_SD_TOP|sd_read_inst|Selector26~1_combout\);

-- Location: FF_X25_Y13_N11
\u_SD_TOP|sd_read_inst|mydata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector26~1_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata\(12));

-- Location: FF_X26_Y12_N15
\u_SD_TOP|sd_read_inst|mydata_o[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_read_inst|mydata\(12),
	sload => VCC,
	ena => \u_SD_TOP|sd_read_inst|mydata_o[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata_o\(13));

-- Location: LCCOMB_X26_Y12_N14
\sys_data_in[13]\ : cycloneive_lcell_comb
-- Equation(s):
-- sys_data_in(13) = LCELL(\u_SD_TOP|sd_read_inst|mydata_o\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|mydata_o\(13),
	combout => sys_data_in(13));

-- Location: LCCOMB_X25_Y13_N16
\u_SD_TOP|sd_read_inst|Selector25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector25~1_combout\ = (\u_SD_TOP|sd_read_inst|Selector25~0_combout\) # ((\u_SD_TOP|sd_read_inst|Selector38~2_combout\ & \u_SD_TOP|sd_read_inst|mydata\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Selector25~0_combout\,
	datab => \u_SD_TOP|sd_read_inst|Selector38~2_combout\,
	datac => \u_SD_TOP|sd_read_inst|mydata\(13),
	combout => \u_SD_TOP|sd_read_inst|Selector25~1_combout\);

-- Location: FF_X25_Y13_N17
\u_SD_TOP|sd_read_inst|mydata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector25~1_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata\(13));

-- Location: FF_X26_Y12_N1
\u_SD_TOP|sd_read_inst|mydata_o[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_read_inst|mydata\(13),
	sload => VCC,
	ena => \u_SD_TOP|sd_read_inst|mydata_o[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata_o\(14));

-- Location: LCCOMB_X26_Y12_N0
\sys_data_in[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- sys_data_in(14) = LCELL(\u_SD_TOP|sd_read_inst|mydata_o\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|mydata_o\(14),
	combout => sys_data_in(14));

-- Location: LCCOMB_X26_Y11_N6
\u_SD_TOP|sd_read_inst|Selector24~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector24~1_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0011~q\ & (!\u_SD_TOP|sd_read_inst|LessThan2~0_combout\ & (\u_SD_TOP|sd_read_inst|mydata\(13) & \u_SD_TOP|sd_read_inst|LessThan1~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0011~q\,
	datab => \u_SD_TOP|sd_read_inst|LessThan2~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|mydata\(13),
	datad => \u_SD_TOP|sd_read_inst|LessThan1~9_combout\,
	combout => \u_SD_TOP|sd_read_inst|Selector24~1_combout\);

-- Location: LCCOMB_X26_Y11_N30
\u_SD_TOP|sd_read_inst|Selector24~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector24~2_combout\ = (\u_SD_TOP|sd_read_inst|Selector24~1_combout\) # ((\u_SD_TOP|sd_read_inst|mydata\(14) & ((\u_SD_TOP|sd_read_inst|Selector38~2_combout\) # (\u_SD_TOP|sd_read_inst|Selector24~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Selector38~2_combout\,
	datab => \u_SD_TOP|sd_read_inst|Selector24~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|mydata\(14),
	datad => \u_SD_TOP|sd_read_inst|Selector24~1_combout\,
	combout => \u_SD_TOP|sd_read_inst|Selector24~2_combout\);

-- Location: FF_X26_Y11_N31
\u_SD_TOP|sd_read_inst|mydata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector24~2_combout\,
	sclr => \u_SD_TOP|init_o~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata\(14));

-- Location: FF_X26_Y12_N11
\u_SD_TOP|sd_read_inst|mydata_o[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	asdata => \u_SD_TOP|sd_read_inst|mydata\(14),
	sload => VCC,
	ena => \u_SD_TOP|sd_read_inst|mydata_o[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|mydata_o\(15));

-- Location: LCCOMB_X26_Y12_N10
\sys_data_in[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- sys_data_in(15) = LCELL(\u_SD_TOP|sd_read_inst|mydata_o\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_read_inst|mydata_o\(15),
	combout => sys_data_in(15));

-- Location: M9K_X27_Y12_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_output_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_4en1:auto_generated|altsyncram_mf51:fifo_ram|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 18,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "clear1",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_data_out_clear => "clear1",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 18,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 16,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	portbre => VCC,
	portbaddrstall => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|ALT_INV_valid_rdreq~1_combout\,
	clk0 => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	clk1 => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	ena0 => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_wrreq~0_combout\,
	ena1 => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|valid_rdreq~1_combout\,
	clr1 => \u_system_ctrl|ALT_INV_sysrst_nr2~clkctrl_outclk\,
	portadatain => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTADATAIN_bus\,
	portaaddr => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTAADDR_bus\,
	portbaddr => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block9a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X31_Y12_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[0]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(0),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[0]~feeder_combout\);

-- Location: LCCOMB_X30_Y14_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|always0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|always0~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\ & 
-- (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|always0~0_combout\);

-- Location: FF_X31_Y12_N25
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[0]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(0));

-- Location: LCCOMB_X31_Y12_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|always0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|always0~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~feeder_combout\);

-- Location: FF_X31_Y12_N11
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dlink~q\);

-- Location: LCCOMB_X31_Y12_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[1]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(1),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[1]~feeder_combout\);

-- Location: FF_X31_Y12_N17
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[1]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(1));

-- Location: LCCOMB_X31_Y12_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[2]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(2),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[2]~feeder_combout\);

-- Location: FF_X31_Y12_N3
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[2]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(2));

-- Location: LCCOMB_X31_Y12_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[3]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(3),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[3]~feeder_combout\);

-- Location: FF_X31_Y12_N5
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[3]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(3));

-- Location: LCCOMB_X31_Y12_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[4]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(4),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[4]~feeder_combout\);

-- Location: FF_X31_Y12_N23
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[4]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(4));

-- Location: LCCOMB_X31_Y12_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[5]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(5),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[5]~feeder_combout\);

-- Location: FF_X31_Y12_N9
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[5]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(5));

-- Location: LCCOMB_X31_Y12_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[6]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(6),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[6]~feeder_combout\);

-- Location: FF_X31_Y12_N19
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[6]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(6));

-- Location: LCCOMB_X31_Y10_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[7]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(7),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[7]~feeder_combout\);

-- Location: FF_X31_Y10_N17
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[7]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(7));

-- Location: LCCOMB_X31_Y12_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[8]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(8)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(8),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[8]~feeder_combout\);

-- Location: FF_X31_Y12_N1
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[8]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(8));

-- Location: LCCOMB_X31_Y12_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[9]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(9)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(9),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[9]~feeder_combout\);

-- Location: FF_X31_Y12_N31
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[9]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(9));

-- Location: LCCOMB_X31_Y10_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[10]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(10),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[10]~feeder_combout\);

-- Location: FF_X31_Y10_N31
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[10]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(10));

-- Location: LCCOMB_X31_Y12_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[11]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(11),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[11]~feeder_combout\);

-- Location: FF_X31_Y12_N21
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[11]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(11));

-- Location: LCCOMB_X31_Y12_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[12]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(12)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(12),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[12]~feeder_combout\);

-- Location: FF_X31_Y12_N27
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[12]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(12));

-- Location: LCCOMB_X31_Y12_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[13]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(13)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(13),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[13]~feeder_combout\);

-- Location: FF_X31_Y12_N29
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[13]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(13));

-- Location: LCCOMB_X31_Y12_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[14]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(14),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[14]~feeder_combout\);

-- Location: FF_X31_Y12_N7
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[14]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(14));

-- Location: LCCOMB_X31_Y12_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[15]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[15]~feeder_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(15)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(15),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[15]~feeder_combout\);

-- Location: FF_X31_Y12_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din[15]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|always0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_din\(15));

-- Location: CLKCTRL_G1
\u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl_outclk\);

-- Location: LCCOMB_X33_Y18_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[4]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[4]~feeder_combout\);

-- Location: FF_X33_Y18_N25
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[4]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r\(4));

-- Location: LCCOMB_X26_Y12_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[3]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[3]~feeder_combout\);

-- Location: FF_X26_Y12_N5
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[3]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r\(3));

-- Location: LCCOMB_X31_Y15_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~2_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(8),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(0),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~2_combout\);

-- Location: LCCOMB_X31_Y15_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~3_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~0_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~2_combout\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~2_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~3_combout\);

-- Location: LCCOMB_X30_Y14_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1011~q\) # ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1010~q\) # 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1000~q\) # (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1001~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1011~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1010~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1000~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.1001~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\);

-- Location: LCCOMB_X32_Y15_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux0~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~3_combout\ & 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\)))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\ & (((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~3_combout\ & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~3_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~3_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux0~0_combout\);

-- Location: LCCOMB_X32_Y15_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux0~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux0~0_combout\))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\ & 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\) # ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111101011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux0~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux0~1_combout\);

-- Location: LCCOMB_X29_Y15_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr6~0_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0111~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0011~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0110~q\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0010~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0111~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0011~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0110~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0010~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr6~0_combout\);

-- Location: LCCOMB_X30_Y15_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\ = ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0010~q\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~0_combout\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0000~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0000~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0010~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\);

-- Location: LCCOMB_X31_Y16_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3) = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1000~q\) # (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1000~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3));

-- Location: LCCOMB_X32_Y15_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux18~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\) # ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr5~0_combout\ $ (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr5~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr6~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux18~0_combout\);

-- Location: LCCOMB_X29_Y15_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~20_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0110~q\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal6~1_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0110~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|cnt_clk_r\(1),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~20_combout\);

-- Location: FF_X29_Y15_N11
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r~20_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0111~q\);

-- Location: LCCOMB_X29_Y15_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr5~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0100~q\) # ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0110~q\) # 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0101~q\) # (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0111~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0100~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0110~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0101~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.0111~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr5~0_combout\);

-- Location: LCCOMB_X32_Y15_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr6~0_combout\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr5~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr6~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr5~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~0_combout\);

-- Location: LCCOMB_X32_Y15_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux18~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux18~1_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux18~0_combout\ & (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~0_combout\) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux0~1_combout\)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux0~1_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux18~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux18~1_combout\);

-- Location: FF_X32_Y15_N9
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux18~1_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r\(0));

-- Location: LCCOMB_X32_Y15_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|WideOr0~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\) # (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\ $ 
-- (((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|WideOr0~0_combout\);

-- Location: LCCOMB_X32_Y15_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux17~0_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|WideOr0~0_combout\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~0_combout\)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3) & 
-- ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|WideOr0~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux17~0_combout\);

-- Location: FF_X32_Y15_N31
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux17~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r\(1));

-- Location: LCCOMB_X32_Y16_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr6~0_combout\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr5~0_combout\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr6~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr5~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~1_combout\);

-- Location: LCCOMB_X32_Y16_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux16~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~1_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r~2_combout\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~1_combout\ & (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r~2_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~1_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux16~0_combout\);

-- Location: FF_X32_Y16_N17
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Mux16~0_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r\(2));

-- Location: LCCOMB_X28_Y16_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~15_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(8) $ (VCC)
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~16\ = CARRY(\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(8),
	datad => VCC,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~15_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~16\);

-- Location: LCCOMB_X14_Y17_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0_combout\ = ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r2~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r1~q\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|data_valid_r~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r2~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|data_valid_r~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|rd_load_r1~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0_combout\);

-- Location: LCCOMB_X28_Y16_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[19]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[19]~37_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(19) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[18]~36\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(19) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[18]~36\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[19]~38\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[18]~36\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(19),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[18]~36\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[19]~37_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[19]~38\);

-- Location: FF_X28_Y16_N23
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[19]~37_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(19));

-- Location: LCCOMB_X28_Y16_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[11]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[11]~21_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(11) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[10]~20\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(11) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[10]~20\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[11]~22\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[10]~20\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(11),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[10]~20\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[11]~21_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[11]~22\);

-- Location: FF_X28_Y16_N7
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[11]~21_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(11));

-- Location: LCCOMB_X29_Y16_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~43_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(8) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(11) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(10) & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(8),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(11),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(10),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(9),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~43_combout\);

-- Location: LCCOMB_X29_Y16_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~45_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~44_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(17) & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(16) & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~44_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(17),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(16),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~43_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~45_combout\);

-- Location: LCCOMB_X29_Y16_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~46_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(19) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~45_combout\) # 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(19),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~45_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(18),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~46_combout\);

-- Location: LCCOMB_X28_Y16_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~48_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0_combout\) # ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~47_combout\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(20) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~46_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~47_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(20),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~46_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~48_combout\);

-- Location: FF_X28_Y16_N1
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~15_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(8));

-- Location: LCCOMB_X28_Y16_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[9]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[9]~17_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(9) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~16\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(9) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~16\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[9]~18\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~16\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(9),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~16\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[9]~17_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[9]~18\);

-- Location: FF_X28_Y16_N3
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[9]~17_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(9));

-- Location: LCCOMB_X28_Y16_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[10]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[10]~19_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(10) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[9]~18\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(10) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[9]~18\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[10]~20\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(10) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[9]~18\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(10),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[9]~18\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[10]~19_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[10]~20\);

-- Location: FF_X28_Y16_N5
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[10]~19_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(10));

-- Location: LCCOMB_X28_Y16_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[12]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[12]~23_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(12) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[11]~22\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(12) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[11]~22\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[12]~24\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(12) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[11]~22\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(12),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[11]~22\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[12]~23_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[12]~24\);

-- Location: FF_X28_Y16_N9
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[12]~23_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(12));

-- Location: LCCOMB_X28_Y16_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[13]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[13]~25_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(13) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[12]~24\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(13) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[12]~24\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[13]~26\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[12]~24\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(13),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[12]~24\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[13]~25_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[13]~26\);

-- Location: LCCOMB_X28_Y16_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[15]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[15]~29_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(15) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[14]~28\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(15) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[14]~28\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[15]~30\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[14]~28\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(15),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[14]~28\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[15]~29_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[15]~30\);

-- Location: FF_X28_Y16_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[15]~29_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(15));

-- Location: LCCOMB_X28_Y16_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[16]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[16]~31_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(16) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[15]~30\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(16) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[15]~30\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[16]~32\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(16) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[15]~30\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(16),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[15]~30\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[16]~31_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[16]~32\);

-- Location: FF_X28_Y16_N17
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[16]~31_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(16));

-- Location: LCCOMB_X28_Y16_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[17]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[17]~33_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(17) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[16]~32\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(17) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[16]~32\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[17]~34\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[16]~32\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(17),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[16]~32\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[17]~33_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[17]~34\);

-- Location: FF_X28_Y16_N19
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[17]~33_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(17));

-- Location: LCCOMB_X28_Y16_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[18]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[18]~35_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(18) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[17]~34\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(18) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[17]~34\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[18]~36\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(18) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[17]~34\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(18),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[17]~34\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[18]~35_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[18]~36\);

-- Location: FF_X28_Y16_N21
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[18]~35_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(18));

-- Location: LCCOMB_X28_Y16_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[20]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[20]~39_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(20) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[19]~38\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(20) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[19]~38\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[20]~40\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(20) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[19]~38\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(20),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[19]~38\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[20]~39_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[20]~40\);

-- Location: FF_X28_Y16_N25
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[20]~39_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(20));

-- Location: LCCOMB_X28_Y16_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[21]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[21]~41_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(21) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[20]~40\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(21) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[20]~40\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[21]~42\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[20]~40\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(21),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[20]~40\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[21]~41_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[21]~42\);

-- Location: FF_X28_Y16_N27
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[21]~41_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(21));

-- Location: LCCOMB_X30_Y16_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[9]~14_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(8) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(9) $ (VCC))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(8) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(9) & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[9]~15\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(8) & \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(8),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(9),
	datad => VCC,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[9]~14_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[9]~15\);

-- Location: LCCOMB_X30_Y16_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[15]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[15]~26_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(15) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[14]~25\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(15) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[14]~25\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[15]~27\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(15) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[14]~25\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(15),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[14]~25\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[15]~26_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[15]~27\);

-- Location: FF_X30_Y16_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[15]~26_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(15));

-- Location: LCCOMB_X30_Y16_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[14]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[14]~24_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(14) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[13]~23\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(14) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[13]~23\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[14]~25\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[13]~23\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(14),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[13]~23\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[14]~24_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[14]~25\);

-- Location: FF_X30_Y16_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[14]~24_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(14));

-- Location: LCCOMB_X30_Y16_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~2_combout\ = (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(14)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(15))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(12))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(13),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(12),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(15),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(14),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~2_combout\);

-- Location: LCCOMB_X31_Y16_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~3_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~1_combout\) # ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~2_combout\) # 
-- ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(17)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~1_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~2_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(16),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(17),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~3_combout\);

-- Location: LCCOMB_X30_Y16_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[19]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[19]~34_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(19) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[18]~33\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(19) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[18]~33\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[19]~35\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(19) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[18]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(19),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[18]~33\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[19]~34_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[19]~35\);

-- Location: FF_X30_Y16_N23
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[19]~34_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(19));

-- Location: LCCOMB_X31_Y16_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~4_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~0_combout\ & (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(18) & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~3_combout\)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(18),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~3_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(19),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~4_combout\);

-- Location: LCCOMB_X31_Y16_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~40_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr1~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~4_combout\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr1~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~4_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr2~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~40_combout\);

-- Location: FF_X30_Y16_N3
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[9]~14_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(9));

-- Location: LCCOMB_X30_Y16_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[10]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[10]~16_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(10) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[9]~15\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(10) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[9]~15\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[10]~17\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[9]~15\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(10),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[9]~15\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[10]~16_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[10]~17\);

-- Location: FF_X30_Y16_N5
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[10]~16_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(10));

-- Location: LCCOMB_X30_Y16_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[12]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[12]~20_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(12) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[11]~19\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(12) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[11]~19\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[12]~21\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[11]~19\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(12),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[11]~19\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[12]~20_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[12]~21\);

-- Location: FF_X30_Y16_N9
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[12]~20_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(12));

-- Location: LCCOMB_X30_Y16_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[13]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[13]~22_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(13) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[12]~21\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(13) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[12]~21\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[13]~23\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(13) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[12]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(13),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[12]~21\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[13]~22_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[13]~23\);

-- Location: LCCOMB_X30_Y16_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[16]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[16]~28_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(16) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[15]~27\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(16) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[15]~27\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[16]~29\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[15]~27\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(16),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[15]~27\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[16]~28_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[16]~29\);

-- Location: FF_X30_Y16_N17
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[16]~28_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(16));

-- Location: LCCOMB_X30_Y16_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[17]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[17]~30_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(17) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[16]~29\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(17) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[16]~29\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[17]~31\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(17) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[16]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(17),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[16]~29\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[17]~30_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[17]~31\);

-- Location: FF_X30_Y16_N19
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[17]~30_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(17));

-- Location: LCCOMB_X30_Y16_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[18]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[18]~32_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(18) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[17]~31\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(18) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[17]~31\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[18]~33\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[17]~31\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(18)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(18),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[17]~31\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[18]~32_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[18]~33\);

-- Location: FF_X30_Y16_N21
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[18]~32_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(18));

-- Location: LCCOMB_X30_Y16_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[20]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[20]~36_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(20) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[19]~35\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(20) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[19]~35\) # (GND)))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[20]~37\ = CARRY((!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[19]~35\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(20)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(20),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[19]~35\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[20]~36_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[20]~37\);

-- Location: FF_X30_Y16_N25
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[20]~36_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(20));

-- Location: LCCOMB_X30_Y16_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~38_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(21) & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[20]~37\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(21) & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[20]~37\ & VCC))
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~39\ = CARRY((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(21) & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[20]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(21),
	datad => VCC,
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[20]~37\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~38_combout\,
	cout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~39\);

-- Location: FF_X30_Y16_N27
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~38_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(21));

-- Location: LCCOMB_X31_Y16_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(21))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(21),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(21),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~1_combout\);

-- Location: LCCOMB_X32_Y15_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~2_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\ & 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~2_combout\);

-- Location: LCCOMB_X32_Y16_N30
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~2_combout\ = ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~1_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~1_combout\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~2_combout\))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~1_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~1_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~2_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~2_combout\);

-- Location: LCCOMB_X32_Y15_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~6_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr6~0_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\ & 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1000~q\) # (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1000~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr6~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~6_combout\);

-- Location: LCCOMB_X32_Y15_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~4_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr5~0_combout\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\ & 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~3_combout\))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr5~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~3_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~3_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~4_combout\);

-- Location: LCCOMB_X32_Y15_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~5_combout\ = (((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~4_combout\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~6_combout\)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~3_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~6_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~4_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~5_combout\);

-- Location: FF_X32_Y16_N31
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~2_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r\(0));

-- Location: LCCOMB_X28_Y16_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[22]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[22]~49_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[21]~42\ $ (!\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(22),
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[21]~42\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[22]~49_combout\);

-- Location: FF_X28_Y16_N29
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[22]~49_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(22));

-- Location: LCCOMB_X30_Y16_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[22]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[22]~41_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(22) $ (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~39\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(22),
	cin => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~39\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[22]~41_combout\);

-- Location: FF_X30_Y16_N29
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[22]~41_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(22));

-- Location: LCCOMB_X31_Y16_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector0~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(22))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(22),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(22),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector0~0_combout\);

-- Location: LCCOMB_X32_Y16_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector0~1_combout\ = ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector0~0_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~1_combout\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~2_combout\))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector0~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~1_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~2_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector0~1_combout\);

-- Location: FF_X32_Y16_N1
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector0~1_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r\(1));

-- Location: LCCOMB_X31_Y16_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[8]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[8]~43_combout\ = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(8) $ (((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~4_combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr2~q\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|LessThan0~4_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr2~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(8),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wr_ackr1~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[8]~43_combout\);

-- Location: FF_X31_Y16_N7
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[8]~43_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(8));

-- Location: LCCOMB_X29_Y16_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~7_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(8)))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(8),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(8),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~7_combout\);

-- Location: LCCOMB_X31_Y14_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~2_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0100~q\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0111~q\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0000~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0100~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0101~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0111~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0000~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~2_combout\);

-- Location: LCCOMB_X32_Y14_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~3_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010~q\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|work_state_r.0010~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~2_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~3_combout\);

-- Location: LCCOMB_X32_Y16_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~6_combout\ = (((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\) # (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~3_combout\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~5_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~3_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~6_combout\);

-- Location: LCCOMB_X29_Y16_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~8_combout\ = ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~20_combout\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~7_combout\)) 
-- # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~20_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~7_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~6_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~8_combout\);

-- Location: LCCOMB_X32_Y15_N24
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~9_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3) & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\ & 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~3_combout\)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~3_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|Equal2~3_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Equal0~3_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~9_combout\);

-- Location: LCCOMB_X32_Y15_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~10_combout\ = (((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~9_combout\)) 
-- # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~3_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~9_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~10_combout\);

-- Location: FF_X29_Y16_N21
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~8_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(0));

-- Location: LCCOMB_X29_Y16_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~11_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(9))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(9),
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(9),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~11_combout\);

-- Location: LCCOMB_X32_Y16_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~20_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~3_combout\ & 
-- ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1000~q\) # (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1000~q\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state_r.1001~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~3_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~20_combout\);

-- Location: LCCOMB_X29_Y16_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~12_combout\ = ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~11_combout\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~20_combout\)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~11_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~20_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~6_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~12_combout\);

-- Location: FF_X29_Y16_N3
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~12_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(1));

-- Location: LCCOMB_X29_Y16_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~13_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(10))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(10))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(10),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(10),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~13_combout\);

-- Location: LCCOMB_X29_Y16_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~14_combout\ = ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~20_combout\ & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~13_combout\)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~20_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~13_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~6_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~14_combout\);

-- Location: FF_X29_Y16_N5
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~14_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(2));

-- Location: LCCOMB_X32_Y16_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~3_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3) & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\ & \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~3_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15_combout\);

-- Location: LCCOMB_X32_Y16_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr5~0_combout\ & (((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr6~0_combout\) # 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3))))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr5~0_combout\ & (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr6~0_combout\)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~5_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr5~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr6~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~1_combout\);

-- Location: LCCOMB_X32_Y16_N2
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~2_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15_combout\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~0_combout\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15_combout\ & (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~2_combout\);

-- Location: FF_X32_Y16_N3
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~2_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(3));

-- Location: LCCOMB_X29_Y16_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~16_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(12))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(12),
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(12),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~16_combout\);

-- Location: LCCOMB_X29_Y16_N18
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~17_combout\ = ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~20_combout\ & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~16_combout\)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~20_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~16_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~6_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~17_combout\);

-- Location: FF_X29_Y16_N19
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~17_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(4));

-- Location: FF_X28_Y16_N11
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[13]~25_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sclr => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|comb~0_combout\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr[8]~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(13));

-- Location: FF_X30_Y16_N11
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[13]~22_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr[21]~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(13));

-- Location: LCCOMB_X31_Y16_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~18_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(13))) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\ & ((\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|sys_r_wn~q\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_rdaddr\(13),
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|sdram_wraddr\(13),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~18_combout\);

-- Location: LCCOMB_X29_Y16_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~19_combout\ = ((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~20_combout\ & 
-- !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~18_combout\)) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~20_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~18_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~6_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~19_combout\);

-- Location: FF_X29_Y16_N1
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r~19_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(5));

-- Location: LCCOMB_X32_Y16_N8
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector8~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15_combout\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector8~0_combout\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15_combout\ & (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector8~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector8~1_combout\);

-- Location: FF_X32_Y16_N9
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector8~1_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(6));

-- Location: LCCOMB_X32_Y16_N6
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector7~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15_combout\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector7~0_combout\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15_combout\ & (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector7~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector7~1_combout\);

-- Location: FF_X32_Y16_N7
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector7~1_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(7));

-- Location: LCCOMB_X32_Y16_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector6~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15_combout\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector6~0_combout\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15_combout\ & (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector6~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector6~1_combout\);

-- Location: FF_X32_Y16_N29
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector6~1_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(8));

-- Location: LCCOMB_X32_Y16_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector5~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15_combout\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector5~0_combout\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15_combout\ & (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector5~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector5~1_combout\);

-- Location: FF_X32_Y16_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector5~1_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(9));

-- Location: LCCOMB_X32_Y16_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~0_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr6~0_combout\) # (((\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\) # 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr5~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr6~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr5~0_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|init_state\(3),
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~0_combout\);

-- Location: LCCOMB_X32_Y16_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector4~1_combout\ = ((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector4~0_combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~1_combout\ & 
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~3_combout\))) # (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector4~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_cmd_r[1]~1_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector1~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~3_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector4~1_combout\);

-- Location: FF_X32_Y16_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector4~1_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(10));

-- Location: LCCOMB_X32_Y16_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector3~1_combout\ = (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15_combout\ & (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector3~0_combout\)) # 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15_combout\ & (((!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector3~0_combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]~15_combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr7~combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector9~1_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector3~1_combout\);

-- Location: FF_X32_Y16_N11
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|Selector3~1_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_ba_r[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_002|sdram_addr_r\(11));

-- Location: CLKCTRL_G3
\u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\);

-- Location: FF_X14_Y16_N13
\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount[6]~28_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(6));

-- Location: LCCOMB_X12_Y16_N26
\u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~0_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(7) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(7),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(6),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~0_combout\);

-- Location: LCCOMB_X12_Y16_N28
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~4_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(9)) # ((\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(8) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~3_combout\) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(9),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(8),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|LessThan2~0_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~3_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~4_combout\);

-- Location: LCCOMB_X12_Y16_N18
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~5_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~1_combout\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal0~1_combout\ & ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(10)) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~1_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~4_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal0~1_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(10),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~5_combout\);

-- Location: FF_X12_Y16_N19
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_hsync~q\);

-- Location: FF_X12_Y17_N7
\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[3]~22_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~34_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount[8]~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(3));

-- Location: LCCOMB_X17_Y18_N12
\u_sdram_vga_top|u_vga_top|u_vga_driver|always3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|always3~0_combout\ = \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(3) $ (!\u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(3),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(3),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|always3~0_combout\);

-- Location: FF_X17_Y18_N13
\u_sdram_vga_top|u_vga_top|u_vga_driver|grid_data_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|always3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|grid_data_1\(0));

-- Location: LCCOMB_X16_Y17_N18
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~6_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~6_combout\);

-- Location: LCCOMB_X16_Y17_N6
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode~6_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0) & (\u_system_ctrl|sysrst_nr2~q\ & ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~6_combout\) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~6_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0),
	datad => \u_system_ctrl|sysrst_nr2~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode~6_combout\);

-- Location: LCCOMB_X13_Y15_N0
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[0]~16_combout\ = \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(0) $ (VCC)
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[0]~17\ = CARRY(\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(0),
	datad => VCC,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[0]~16_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[0]~17\);

-- Location: IOIBUF_X34_Y12_N15
\key1~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_key1,
	o => \key1~input_o\);

-- Location: LCCOMB_X14_Y17_N28
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~20_combout\ = (\key1~input_o\) # (!\u_system_ctrl|sysrst_nr2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \key1~input_o\,
	datad => \u_system_ctrl|sysrst_nr2~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~20_combout\);

-- Location: LCCOMB_X13_Y15_N4
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[2]~26_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(2) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[1]~19\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(2) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[1]~19\ & VCC))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[2]~27\ = CARRY((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(2) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[1]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(2),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[1]~19\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[2]~26_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[2]~27\);

-- Location: LCCOMB_X13_Y15_N8
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[4]~30_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(4) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[3]~29\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(4) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[3]~29\ & VCC))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[4]~31\ = CARRY((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(4) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[3]~29\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(4),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[3]~29\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[4]~30_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[4]~31\);

-- Location: FF_X13_Y15_N9
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[4]~30_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~20_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(4));

-- Location: LCCOMB_X13_Y15_N10
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[5]~32_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(5) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[4]~31\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(5) 
-- & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[4]~31\) # (GND)))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[5]~33\ = CARRY((!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[4]~31\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(5),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[4]~31\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[5]~32_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[5]~33\);

-- Location: LCCOMB_X13_Y15_N12
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[6]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[6]~34_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(6) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[5]~33\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(6) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[5]~33\ & VCC))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[6]~35\ = CARRY((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(6) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[5]~33\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(6),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[5]~33\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[6]~34_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[6]~35\);

-- Location: LCCOMB_X13_Y15_N14
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[7]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[7]~36_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(7) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[6]~35\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(7) 
-- & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[6]~35\) # (GND)))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[7]~37\ = CARRY((!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[6]~35\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(7),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[6]~35\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[7]~36_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[7]~37\);

-- Location: FF_X13_Y15_N15
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[7]~36_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~20_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(7));

-- Location: LCCOMB_X13_Y15_N16
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[8]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[8]~38_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(8) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[7]~37\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(8) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[7]~37\ & VCC))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[8]~39\ = CARRY((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(8) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[7]~37\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(8),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[7]~37\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[8]~38_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[8]~39\);

-- Location: FF_X13_Y15_N17
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[8]~38_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~20_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(8));

-- Location: LCCOMB_X13_Y15_N18
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~40_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(9) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[8]~39\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(9) 
-- & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[8]~39\) # (GND)))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~41\ = CARRY((!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[8]~39\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(9)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(9),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[8]~39\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~40_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~41\);

-- Location: FF_X13_Y15_N19
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~40_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~20_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(9));

-- Location: LCCOMB_X13_Y15_N20
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[10]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[10]~42_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(10) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~41\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(10) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~41\ & VCC))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[10]~43\ = CARRY((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(10) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~41\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(10),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~41\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[10]~42_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[10]~43\);

-- Location: FF_X13_Y15_N21
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[10]~42_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~20_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(10));

-- Location: LCCOMB_X13_Y15_N22
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[11]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[11]~44_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(11) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[10]~43\)) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(11) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[10]~43\) # (GND)))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[11]~45\ = CARRY((!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[10]~43\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(11)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(11),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[10]~43\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[11]~44_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[11]~45\);

-- Location: LCCOMB_X13_Y15_N24
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[12]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[12]~46_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(12) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[11]~45\ $ (GND))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(12) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[11]~45\ & VCC))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[12]~47\ = CARRY((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(12) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[11]~45\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(12),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[11]~45\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[12]~46_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[12]~47\);

-- Location: FF_X13_Y15_N25
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[12]~46_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~20_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(12));

-- Location: LCCOMB_X13_Y15_N26
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[13]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[13]~48_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(13) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[12]~47\)) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(13) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[12]~47\) # (GND)))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[13]~49\ = CARRY((!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[12]~47\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(13)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(13),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[12]~47\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[13]~48_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[13]~49\);

-- Location: FF_X13_Y15_N29
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[14]~50_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~20_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(14));

-- Location: LCCOMB_X14_Y17_N0
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~25_combout\ = (((\key1~input_o\) # (!\u_system_ctrl|sysrst_nr2~q\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(14))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~24_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~24_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(14),
	datac => \key1~input_o\,
	datad => \u_system_ctrl|sysrst_nr2~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~25_combout\);

-- Location: FF_X13_Y15_N1
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[0]~16_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~20_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(0));

-- Location: LCCOMB_X13_Y15_N2
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[1]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[1]~18_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(1) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[0]~17\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(1) 
-- & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[0]~17\) # (GND)))
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[1]~19\ = CARRY((!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[0]~17\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(1),
	datad => VCC,
	cin => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[0]~17\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[1]~18_combout\,
	cout => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[1]~19\);

-- Location: FF_X13_Y15_N3
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[1]~18_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~20_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(1));

-- Location: FF_X13_Y15_N5
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[2]~26_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~20_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(2));

-- Location: LCCOMB_X14_Y15_N20
\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~0_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(1)) # ((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(2)) # ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(9)) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(1),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(2),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(8),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(9),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~0_combout\);

-- Location: FF_X13_Y15_N27
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[13]~48_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~20_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(13));

-- Location: FF_X13_Y15_N23
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[11]~44_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~20_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(11));

-- Location: LCCOMB_X14_Y15_N26
\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~3_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(10) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(12) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(13) & 
-- !\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(10),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(12),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(13),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(11),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~3_combout\);

-- Location: FF_X13_Y15_N11
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[5]~32_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~20_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(5));

-- Location: FF_X13_Y15_N13
\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[6]~34_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~20_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter[9]~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(6));

-- Location: LCCOMB_X14_Y15_N24
\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~2_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(4)) # ((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(5)) # ((\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(7)) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(4),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(5),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(6),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|key1_counter\(7),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~2_combout\);

-- Location: LCCOMB_X14_Y15_N4
\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~4_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~1_combout\) # ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~0_combout\) # ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~2_combout\) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~1_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~0_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~3_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~2_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~4_combout\);

-- Location: LCCOMB_X14_Y17_N2
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode[3]~3_combout\ = (!\u_system_ctrl|sysrst_nr2~q\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Equal2~4_combout\,
	datad => \u_system_ctrl|sysrst_nr2~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode[3]~3_combout\);

-- Location: FF_X16_Y17_N7
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode~6_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0));

-- Location: LCCOMB_X17_Y17_N10
\u_sdram_vga_top|u_vga_top|u_vga_driver|Add3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Add3~1_combout\ = \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0) $ (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Add3~1_combout\);

-- Location: LCCOMB_X16_Y17_N26
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode~4_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|Add3~1_combout\ & (\u_system_ctrl|sysrst_nr2~q\ & ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~6_combout\) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Add3~1_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~6_combout\,
	datad => \u_system_ctrl|sysrst_nr2~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode~4_combout\);

-- Location: FF_X16_Y17_N27
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode~4_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1));

-- Location: LCCOMB_X16_Y17_N0
\u_sdram_vga_top|u_vga_top|u_vga_driver|Add3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Add3~0_combout\ = \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2) $ (((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Add3~0_combout\);

-- Location: LCCOMB_X16_Y17_N12
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode~2_combout\ = ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Add3~0_combout\ & ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~6_combout\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\)))) # 
-- (!\u_system_ctrl|sysrst_nr2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Add3~0_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~6_combout\,
	datad => \u_system_ctrl|sysrst_nr2~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode~2_combout\);

-- Location: FF_X16_Y17_N13
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode~2_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2));

-- Location: LCCOMB_X17_Y18_N18
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~0_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|grid_data_1\(0)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|grid_data_1\(0),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~0_combout\);

-- Location: LCCOMB_X18_Y17_N28
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[0]~0_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~1_combout\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~1_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~0_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[0]~0_combout\);

-- Location: FF_X16_Y17_N21
\u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(0));

-- Location: LCCOMB_X16_Y18_N12
\u_sdram_vga_top|u_vga_top|u_vga_driver|Add3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Add3~2_combout\ = \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3) $ (((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2) & 
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Add3~2_combout\);

-- Location: LCCOMB_X16_Y17_N8
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode~5_combout\ = ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Add3~2_combout\ & ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~6_combout\) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\)))) # 
-- (!\u_system_ctrl|sysrst_nr2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~6_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Add3~2_combout\,
	datad => \u_system_ctrl|sysrst_nr2~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode~5_combout\);

-- Location: FF_X16_Y17_N9
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode~5_combout\,
	ena => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode[3]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3));

-- Location: LCCOMB_X17_Y17_N26
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0) & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\);

-- Location: LCCOMB_X17_Y17_N20
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2)) # (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\);

-- Location: LCCOMB_X18_Y17_N18
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~6_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\ & (((\u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(0) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\)))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~2_combout\) # ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~2_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(0),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~6_combout\);

-- Location: IOIBUF_X32_Y0_N22
\S_DB[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => S_DB(0),
	o => \S_DB[0]~input_o\);

-- Location: LCCOMB_X22_Y13_N22
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[0]~feeder_combout\ = \S_DB[0]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \S_DB[0]~input_o\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[0]~feeder_combout\);

-- Location: LCCOMB_X30_Y15_N14
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~0_combout\ = (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\ & (\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\ & 
-- (!\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\ & !\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr18~combout\,
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr17~combout\,
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr15~0_combout\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_001|WideOr16~0_combout\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~0_combout\);

-- Location: FF_X22_Y13_N23
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[0]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(0));

-- Location: LCCOMB_X11_Y16_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\ = !\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a0~_wirecell_combout\);

-- Location: LCCOMB_X10_Y17_N0
\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_b[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_b\(8) = \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\ $ 
-- (\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a9~q\,
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|rdptr_g1p|counter3a8~q\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|ram_address_b\(8));

-- Location: IOIBUF_X34_Y2_N15
\S_DB[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => S_DB(1),
	o => \S_DB[1]~input_o\);

-- Location: LCCOMB_X22_Y13_N16
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[1]~feeder_combout\ = \S_DB[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \S_DB[1]~input_o\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[1]~feeder_combout\);

-- Location: FF_X22_Y13_N17
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[1]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(1));

-- Location: IOIBUF_X34_Y4_N22
\S_DB[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => S_DB(2),
	o => \S_DB[2]~input_o\);

-- Location: FF_X22_Y13_N19
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \S_DB[2]~input_o\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(2));

-- Location: IOIBUF_X34_Y3_N22
\S_DB[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => S_DB(3),
	o => \S_DB[3]~input_o\);

-- Location: LCCOMB_X22_Y13_N28
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[3]~feeder_combout\ = \S_DB[3]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \S_DB[3]~input_o\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[3]~feeder_combout\);

-- Location: FF_X22_Y13_N29
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[3]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(3));

-- Location: IOIBUF_X34_Y8_N22
\S_DB[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => S_DB(4),
	o => \S_DB[4]~input_o\);

-- Location: FF_X22_Y13_N31
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \S_DB[4]~input_o\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(4));

-- Location: IOIBUF_X34_Y7_N8
\S_DB[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => S_DB(5),
	o => \S_DB[5]~input_o\);

-- Location: LCCOMB_X22_Y13_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[5]~feeder_combout\ = \S_DB[5]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \S_DB[5]~input_o\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[5]~feeder_combout\);

-- Location: FF_X22_Y13_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[5]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(5));

-- Location: IOIBUF_X32_Y0_N15
\S_DB[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => S_DB(6),
	o => \S_DB[6]~input_o\);

-- Location: FF_X22_Y13_N3
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \S_DB[6]~input_o\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(6));

-- Location: IOIBUF_X34_Y3_N15
\S_DB[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => S_DB(7),
	o => \S_DB[7]~input_o\);

-- Location: LCCOMB_X22_Y13_N4
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[7]~feeder_combout\ = \S_DB[7]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \S_DB[7]~input_o\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[7]~feeder_combout\);

-- Location: FF_X22_Y13_N5
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[7]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(7));

-- Location: IOIBUF_X34_Y17_N22
\S_DB[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => S_DB(8),
	o => \S_DB[8]~input_o\);

-- Location: LCCOMB_X33_Y17_N12
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[8]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[8]~feeder_combout\ = \S_DB[8]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \S_DB[8]~input_o\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[8]~feeder_combout\);

-- Location: FF_X33_Y17_N13
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[8]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(8));

-- Location: IOIBUF_X34_Y9_N22
\S_DB[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => S_DB(9),
	o => \S_DB[9]~input_o\);

-- Location: LCCOMB_X22_Y13_N10
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[9]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[9]~feeder_combout\ = \S_DB[9]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \S_DB[9]~input_o\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[9]~feeder_combout\);

-- Location: FF_X22_Y13_N11
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[9]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(9));

-- Location: IOIBUF_X34_Y9_N1
\S_DB[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => S_DB(10),
	o => \S_DB[10]~input_o\);

-- Location: FF_X22_Y13_N1
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \S_DB[10]~input_o\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(10));

-- Location: IOIBUF_X34_Y10_N8
\S_DB[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => S_DB(11),
	o => \S_DB[11]~input_o\);

-- Location: FF_X22_Y13_N15
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \S_DB[11]~input_o\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(11));

-- Location: IOIBUF_X34_Y9_N15
\S_DB[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => S_DB(12),
	o => \S_DB[12]~input_o\);

-- Location: FF_X22_Y13_N9
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \S_DB[12]~input_o\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(12));

-- Location: IOIBUF_X34_Y9_N8
\S_DB[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => S_DB(13),
	o => \S_DB[13]~input_o\);

-- Location: LCCOMB_X22_Y13_N26
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[13]~feeder_combout\ = \S_DB[13]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \S_DB[13]~input_o\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[13]~feeder_combout\);

-- Location: FF_X22_Y13_N27
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[13]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(13));

-- Location: IOIBUF_X34_Y8_N15
\S_DB[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => S_DB(14),
	o => \S_DB[14]~input_o\);

-- Location: LCCOMB_X22_Y13_N20
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[14]~feeder_combout\ = \S_DB[14]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \S_DB[14]~input_o\,
	combout => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[14]~feeder_combout\);

-- Location: FF_X22_Y13_N21
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[14]~feeder_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(14));

-- Location: IOIBUF_X34_Y8_N8
\S_DB[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => S_DB(15),
	o => \S_DB[15]~input_o\);

-- Location: FF_X22_Y13_N7
\u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl_outclk\,
	asdata => \S_DB[15]~input_o\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	sload => VCC,
	ena => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|Equal2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_sdram_2fifo_top|u_sdramtop|module_003|sdr_dout\(15));

-- Location: LCCOMB_X19_Y17_N12
\u_sdram_vga_top|sys_data_out[11]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|sys_data_out\(11) = LCELL(\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(11))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(11),
	combout => \u_sdram_vga_top|sys_data_out\(11));

-- Location: LCCOMB_X18_Y17_N8
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~7_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~6_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~3_combout\) # 
-- ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\)))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~6_combout\ & (((\u_sdram_vga_top|sys_data_out\(11) & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~3_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~6_combout\,
	datac => \u_sdram_vga_top|sys_data_out\(11),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~7_combout\);

-- Location: LCCOMB_X18_Y17_N2
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~8_combout\ = ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3))) # (!\u_system_ctrl|sysrst_nr2~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3),
	datad => \u_system_ctrl|sysrst_nr2~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~8_combout\);

-- Location: LCCOMB_X17_Y17_N2
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~9_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~9_combout\);

-- Location: FF_X18_Y17_N29
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[0]~0_combout\,
	asdata => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~7_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~8_combout\,
	sload => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg\(0));

-- Location: LCCOMB_X8_Y17_N12
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[0]~0_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg\(0) & \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg\(0),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[0]~0_combout\);

-- Location: LCCOMB_X18_Y17_N26
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[1]~1_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~4_combout\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~4_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~0_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[1]~1_combout\);

-- Location: FF_X17_Y17_N1
\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(1));

-- Location: LCCOMB_X17_Y17_N0
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~5_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(1) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(1),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~5_combout\);

-- Location: LCCOMB_X16_Y17_N24
\u_sdram_vga_top|sys_data_out[12]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|sys_data_out\(12) = LCELL(\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(12),
	combout => \u_sdram_vga_top|sys_data_out\(12));

-- Location: LCCOMB_X17_Y17_N4
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~11_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~10_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~5_combout\) # 
-- ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\)))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~10_combout\ & (((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\ & \u_sdram_vga_top|sys_data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~10_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~5_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\,
	datad => \u_sdram_vga_top|sys_data_out\(12),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~11_combout\);

-- Location: FF_X18_Y17_N27
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[1]~1_combout\,
	asdata => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~11_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~8_combout\,
	sload => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg\(1));

-- Location: LCCOMB_X8_Y17_N26
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[1]~1_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg\(1) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\ & \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg\(1),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[1]~1_combout\);

-- Location: LCCOMB_X14_Y18_N16
\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data[2]~feeder_combout\ = \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(2),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data[2]~feeder_combout\);

-- Location: FF_X14_Y18_N17
\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(2));

-- Location: LCCOMB_X17_Y18_N2
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~6_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(2) & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(2),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~6_combout\);

-- Location: LCCOMB_X17_Y18_N0
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[2]~2_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~6_combout\))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & 
-- (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~0_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~6_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[2]~2_combout\);

-- Location: LCCOMB_X18_Y17_N0
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[2]~feeder_combout\ = \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[2]~2_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[2]~feeder_combout\);

-- Location: LCCOMB_X17_Y18_N8
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~7_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(2) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(2),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~7_combout\);

-- Location: LCCOMB_X17_Y18_N28
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~2_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|grid_data_2\(0)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|grid_data_2\(0),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~2_combout\);

-- Location: LCCOMB_X17_Y18_N30
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~13_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~12_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\) # ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~7_combout\)))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~12_combout\ & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~12_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~7_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~2_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~13_combout\);

-- Location: FF_X18_Y17_N1
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[2]~feeder_combout\,
	asdata => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~13_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~8_combout\,
	sload => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg\(2));

-- Location: LCCOMB_X12_Y16_N24
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[2]~2_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg\(2) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\ & \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg\(2),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[2]~2_combout\);

-- Location: LCCOMB_X18_Y17_N6
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~3_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~8_combout\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~8_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~0_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~3_combout\);

-- Location: FF_X17_Y18_N5
\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(3));

-- Location: LCCOMB_X17_Y18_N4
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~9_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(3) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(3),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~9_combout\);

-- Location: LCCOMB_X16_Y16_N20
\u_sdram_vga_top|sys_data_out[14]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|sys_data_out\(14) = LCELL(\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(14),
	combout => \u_sdram_vga_top|sys_data_out\(14));

-- Location: FF_X17_Y17_N21
\u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(3));

-- Location: LCCOMB_X18_Y18_N24
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~14_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\ & (((!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\)))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(3))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\ & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(3),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~2_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~14_combout\);

-- Location: LCCOMB_X18_Y18_N30
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~15_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~14_combout\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~9_combout\)) 
-- # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~14_combout\ & ((\u_sdram_vga_top|sys_data_out\(14)))))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\ & (((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~9_combout\,
	datac => \u_sdram_vga_top|sys_data_out\(14),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~14_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~15_combout\);

-- Location: FF_X18_Y17_N7
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~3_combout\,
	asdata => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~15_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~8_combout\,
	sload => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg\(3));

-- Location: LCCOMB_X8_Y17_N4
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[3]~3_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg\(3) & \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg\(3),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[3]~3_combout\);

-- Location: LCCOMB_X18_Y18_N0
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~10_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(4) & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(4),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~10_combout\);

-- Location: LCCOMB_X18_Y18_N12
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[4]~4_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~10_combout\))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & 
-- (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~0_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~10_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[4]~4_combout\);

-- Location: LCCOMB_X18_Y17_N24
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[4]~feeder_combout\ = \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[4]~4_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[4]~feeder_combout\);

-- Location: FF_X17_Y18_N7
\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(4));

-- Location: LCCOMB_X17_Y18_N6
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~11_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(4) & !\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(4),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~11_combout\);

-- Location: FF_X17_Y18_N29
\u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(4));

-- Location: LCCOMB_X18_Y16_N4
\u_sdram_vga_top|sys_data_out[15]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|sys_data_out\(15) = LCELL(\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(15))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(15),
	combout => \u_sdram_vga_top|sys_data_out\(15));

-- Location: LCCOMB_X18_Y18_N22
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~16_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\ & ((\u_sdram_vga_top|sys_data_out\(15)))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(4))))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\ & 
-- (((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(4),
	datac => \u_sdram_vga_top|sys_data_out\(15),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~16_combout\);

-- Location: LCCOMB_X18_Y18_N28
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~17_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~16_combout\ & (((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~11_combout\) # (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\)))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~16_combout\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~2_combout\ & ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~2_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~11_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~16_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~17_combout\);

-- Location: FF_X18_Y17_N25
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[4]~feeder_combout\,
	asdata => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg~17_combout\,
	sclr => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~8_combout\,
	sload => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg\(4));

-- Location: LCCOMB_X8_Y17_N14
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[4]~4_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\ & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg\(4),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r[4]~4_combout\);

-- Location: LCCOMB_X12_Y16_N30
\u_sdram_vga_top|u_vga_top|u_vga_driver|always3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|always3~1_combout\ = \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(5) $ (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(5),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(5),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|always3~1_combout\);

-- Location: FF_X12_Y16_N31
\u_sdram_vga_top|u_vga_top|u_vga_driver|grid_data_2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|always3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|grid_data_2\(0));

-- Location: LCCOMB_X17_Y18_N20
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~12_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|grid_data_2\(0) & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|grid_data_2\(0),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~12_combout\);

-- Location: LCCOMB_X14_Y18_N30
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~2_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|grid_data_1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|grid_data_1\(0),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~2_combout\);

-- Location: LCCOMB_X14_Y18_N20
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux10~2_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0) & ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~2_combout\))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~12_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~2_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux10~2_combout\);

-- Location: FF_X17_Y18_N1
\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(0));

-- Location: LCCOMB_X14_Y18_N10
\u_sdram_vga_top|sys_data_out[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|sys_data_out\(5) = LCELL(\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(5),
	combout => \u_sdram_vga_top|sys_data_out\(5));

-- Location: LCCOMB_X14_Y18_N14
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux10~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux10~3_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(0) & (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2)))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & (((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2) & \u_sdram_vga_top|sys_data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(0),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	datad => \u_sdram_vga_top|sys_data_out\(5),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux10~3_combout\);

-- Location: LCCOMB_X14_Y18_N28
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux10~4_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux10~2_combout\) # ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux10~3_combout\ & 
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux10~2_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux10~3_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux10~4_combout\);

-- Location: FF_X14_Y18_N29
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux10~4_combout\,
	sclr => \u_system_ctrl|ALT_INV_sysrst_nr2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg\(0));

-- Location: LCCOMB_X9_Y18_N0
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[0]~0_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\ & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg\(0),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[0]~0_combout\);

-- Location: LCCOMB_X16_Y17_N16
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~5_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0)) # ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~5_combout\);

-- Location: LCCOMB_X17_Y17_N6
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2)) # ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0)) # 
-- (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\);

-- Location: LCCOMB_X16_Y17_N20
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~7_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~5_combout\ & (((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\)))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~5_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\ & (\u_sdram_vga_top|sys_data_out\(6))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\ & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|sys_data_out\(6),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~5_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(0),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~7_combout\);

-- Location: LCCOMB_X17_Y17_N8
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~8_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~5_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~7_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~5_combout\))) 
-- # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~7_combout\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~12_combout\)))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~5_combout\ & 
-- (((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~12_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~5_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~5_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~7_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~8_combout\);

-- Location: LCCOMB_X14_Y17_N16
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0) & \u_system_ctrl|sysrst_nr2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0),
	datad => \u_system_ctrl|sysrst_nr2~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3_combout\);

-- Location: LCCOMB_X14_Y17_N20
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~4_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3_combout\ & (((\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(0) & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(0),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~2_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~4_combout\);

-- Location: LCCOMB_X16_Y17_N4
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~9_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~4_combout\) # ((\u_system_ctrl|sysrst_nr2~q\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~8_combout\ & 
-- !\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_system_ctrl|sysrst_nr2~q\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~8_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~4_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~9_combout\);

-- Location: FF_X16_Y17_N5
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg\(1));

-- Location: LCCOMB_X8_Y17_N0
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[1]~1_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\ & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg\(1),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[1]~1_combout\);

-- Location: LCCOMB_X16_Y16_N0
\u_sdram_vga_top|sys_data_out[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|sys_data_out\(7) = LCELL(\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(7),
	combout => \u_sdram_vga_top|sys_data_out\(7));

-- Location: FF_X16_Y17_N23
\u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(1));

-- Location: LCCOMB_X17_Y17_N18
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~11_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~5_combout\ & (((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~12_combout\) # 
-- (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\)))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~5_combout\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(1) & 
-- ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~5_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(1),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~12_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~11_combout\);

-- Location: LCCOMB_X16_Y17_N2
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~12_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~11_combout\ & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~7_combout\))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~11_combout\ & (\u_sdram_vga_top|sys_data_out\(7))))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\ & 
-- (((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\,
	datab => \u_sdram_vga_top|sys_data_out\(7),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~7_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~11_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~12_combout\);

-- Location: LCCOMB_X14_Y17_N30
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~10_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3_combout\ & (((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(1))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~2_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(1),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~10_combout\);

-- Location: LCCOMB_X16_Y17_N10
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~13_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~10_combout\) # ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~12_combout\ 
-- & \u_system_ctrl|sysrst_nr2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~12_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~10_combout\,
	datad => \u_system_ctrl|sysrst_nr2~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~13_combout\);

-- Location: FF_X16_Y17_N11
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg\(2));

-- Location: LCCOMB_X12_Y16_N2
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[2]~2_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg\(2) & \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg\(2),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[2]~2_combout\);

-- Location: LCCOMB_X16_Y17_N22
\u_sdram_vga_top|sys_data_out[8]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|sys_data_out\(8) = LCELL(\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(8),
	combout => \u_sdram_vga_top|sys_data_out\(8));

-- Location: FF_X17_Y17_N15
\u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_vga_top|u_vga_driver|vcount\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(2));

-- Location: LCCOMB_X17_Y17_N14
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~15_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~5_combout\ & (((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\)))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~5_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\ & (\u_sdram_vga_top|sys_data_out\(8))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\ & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~5_combout\,
	datab => \u_sdram_vga_top|sys_data_out\(8),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(2),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~15_combout\);

-- Location: LCCOMB_X17_Y17_N12
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~16_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~5_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~15_combout\ & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~9_combout\))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~15_combout\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~12_combout\)))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~5_combout\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~15_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~5_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~15_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~12_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~9_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~16_combout\);

-- Location: LCCOMB_X17_Y18_N14
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~22_combout\ = ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(2)))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & 
-- (\u_sdram_vga_top|u_vga_top|u_vga_driver|grid_data_1\(0)))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|grid_data_1\(0),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(2),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~22_combout\);

-- Location: LCCOMB_X14_Y17_N6
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~14_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0) & (\u_system_ctrl|sysrst_nr2~q\ & 
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~22_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0),
	datac => \u_system_ctrl|sysrst_nr2~q\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~22_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~14_combout\);

-- Location: LCCOMB_X16_Y17_N28
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~17_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~14_combout\) # ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~16_combout\ 
-- & \u_system_ctrl|sysrst_nr2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~16_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~14_combout\,
	datad => \u_system_ctrl|sysrst_nr2~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~17_combout\);

-- Location: FF_X16_Y17_N29
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg\(3));

-- Location: LCCOMB_X12_Y16_N4
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[3]~3_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg\(3) & \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg\(3),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[3]~3_combout\);

-- Location: LCCOMB_X17_Y17_N30
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~19_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~5_combout\ & (((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~12_combout\) # 
-- (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\)))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~5_combout\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(3) & 
-- ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~5_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(3),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~12_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~19_combout\);

-- Location: LCCOMB_X16_Y17_N30
\u_sdram_vga_top|sys_data_out[9]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|sys_data_out\(9) = LCELL(\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(9),
	combout => \u_sdram_vga_top|sys_data_out\(9));

-- Location: LCCOMB_X17_Y17_N28
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~20_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~19_combout\ & 
-- (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~11_combout\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~19_combout\ & ((\u_sdram_vga_top|sys_data_out\(9)))))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\ & 
-- (((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[1]~6_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~11_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~19_combout\,
	datad => \u_sdram_vga_top|sys_data_out\(9),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~20_combout\);

-- Location: LCCOMB_X14_Y17_N18
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~18_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3_combout\ & (((\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(3) & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(3),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~2_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~18_combout\);

-- Location: LCCOMB_X16_Y17_N14
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~21_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~18_combout\) # ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~20_combout\ 
-- & \u_system_ctrl|sysrst_nr2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~20_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~18_combout\,
	datad => \u_system_ctrl|sysrst_nr2~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~21_combout\);

-- Location: FF_X16_Y17_N15
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg\(4));

-- Location: LCCOMB_X13_Y16_N30
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[4]~4_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg\(4) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\ & \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg\(4),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[4]~4_combout\);

-- Location: FF_X17_Y18_N27
\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	asdata => \u_sdram_vga_top|u_vga_top|u_vga_driver|hcount\(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(5));

-- Location: LCCOMB_X17_Y18_N26
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~4_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(5))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(5),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(4),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~4_combout\);

-- Location: LCCOMB_X14_Y18_N8
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~1_combout\ = ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(4))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|grid_data_1\(0))))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_htl_data\(4),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|grid_data_1\(0),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~1_combout\);

-- Location: LCCOMB_X14_Y18_N22
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~2_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~1_combout\)) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~1_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~12_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~2_combout\);

-- Location: LCCOMB_X14_Y18_N0
\u_sdram_vga_top|sys_data_out[10]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|sys_data_out\(10) = LCELL(\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(10),
	combout => \u_sdram_vga_top|sys_data_out\(10));

-- Location: LCCOMB_X14_Y18_N24
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~3_combout\ = (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2) & \u_sdram_vga_top|sys_data_out\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	datad => \u_sdram_vga_top|sys_data_out\(10),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~3_combout\);

-- Location: LCCOMB_X14_Y18_N2
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~5_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~2_combout\) # ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~4_combout\) # 
-- (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~4_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~2_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~3_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~5_combout\);

-- Location: FF_X14_Y18_N3
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~5_combout\,
	sclr => \u_system_ctrl|ALT_INV_sysrst_nr2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg\(5));

-- Location: LCCOMB_X9_Y18_N2
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[5]~5_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\ & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg\(5),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g[5]~5_combout\);

-- Location: LCCOMB_X14_Y17_N14
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~2_combout\ = (\u_system_ctrl|sysrst_nr2~q\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0) $ (((!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1)) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(3),
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(0),
	datad => \u_system_ctrl|sysrst_nr2~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~2_combout\);

-- Location: LCCOMB_X18_Y17_N22
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~3_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~1_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~2_combout\) # 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[0]~0_combout\ & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3_combout\)))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~1_combout\ & 
-- (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[0]~0_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~1_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[0]~0_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~2_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~3_combout\);

-- Location: FF_X18_Y17_N23
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg\(0));

-- Location: LCCOMB_X8_Y17_N22
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[0]~0_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg\(0) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\ & \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg\(0),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[0]~0_combout\);

-- Location: LCCOMB_X16_Y16_N12
\u_sdram_vga_top|sys_data_out[1]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|sys_data_out\(1) = LCELL(\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(1),
	combout => \u_sdram_vga_top|sys_data_out\(1));

-- Location: LCCOMB_X18_Y18_N18
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~4_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\ & (\u_sdram_vga_top|sys_data_out\(1))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(1)))))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\ & 
-- (((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\,
	datab => \u_sdram_vga_top|sys_data_out\(1),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(1),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~4_combout\);

-- Location: LCCOMB_X17_Y18_N16
\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~13_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2) & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|grid_data_2\(0)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(1),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|grid_data_2\(0),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_dis_mode\(2),
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~13_combout\);

-- Location: LCCOMB_X18_Y18_N8
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~5_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~4_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~5_combout\) # ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\)))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~4_combout\ & (((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~13_combout\ & !\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~5_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~4_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~13_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~5_combout\);

-- Location: LCCOMB_X18_Y17_N20
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~6_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[1]~1_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3_combout\) # 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~5_combout\ & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~2_combout\)))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[1]~1_combout\ & 
-- (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~5_combout\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[1]~1_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~5_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~2_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~6_combout\);

-- Location: FF_X18_Y17_N21
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg\(1));

-- Location: LCCOMB_X8_Y17_N28
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[1]~1_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg\(1) & \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg\(1),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[1]~1_combout\);

-- Location: LCCOMB_X18_Y17_N10
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~9_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~8_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~2_combout\) # 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[2]~2_combout\ & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3_combout\)))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~8_combout\ & 
-- (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[2]~2_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~8_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[2]~2_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~2_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~9_combout\);

-- Location: FF_X18_Y17_N11
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg\(2));

-- Location: LCCOMB_X8_Y17_N18
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[2]~2_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg\(2) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\ & \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg\(2),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[2]~2_combout\);

-- Location: LCCOMB_X18_Y18_N20
\u_sdram_vga_top|sys_data_out[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|sys_data_out\(3) = LCELL(\u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_sdram_vga_top|u_sdram_2fifo_top|u_dcfifo_ctrl|u_rdfifo|dcfifo_component|auto_generated|fifo_ram|q_b\(3),
	combout => \u_sdram_vga_top|sys_data_out\(3));

-- Location: LCCOMB_X18_Y18_N10
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~10_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\ & ((\u_sdram_vga_top|sys_data_out\(3)) # ((!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\)))) # 
-- (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\ & (((\u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(3) & \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~5_combout\,
	datab => \u_sdram_vga_top|sys_data_out\(3),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_htl_data\(3),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~10_combout\);

-- Location: LCCOMB_X18_Y18_N16
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~11_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\ & (((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~10_combout\)))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\ & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~10_combout\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~9_combout\)) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~10_combout\ & 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~13_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux5~0_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~9_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|Mux4~13_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~10_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~11_combout\);

-- Location: LCCOMB_X18_Y17_N16
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~12_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~3_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3_combout\) # 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~11_combout\ & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~2_combout\)))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~3_combout\ & 
-- (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~11_combout\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[3]~3_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~11_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~2_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~12_combout\);

-- Location: FF_X18_Y17_N17
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg\(3));

-- Location: LCCOMB_X8_Y17_N24
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[3]~3_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\ & (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg\(3) & \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg\(3),
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[3]~3_combout\);

-- Location: LCCOMB_X18_Y17_N14
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~15_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~14_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~2_combout\) # 
-- ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[4]~4_combout\ & \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3_combout\)))) # (!\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~14_combout\ & 
-- (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[4]~4_combout\ & ((\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~14_combout\,
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_r_reg[4]~4_combout\,
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~2_combout\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_g_reg~3_combout\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~15_combout\);

-- Location: FF_X18_Y17_N15
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[0]~clkctrl_outclk\,
	d => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg\(4));

-- Location: LCCOMB_X8_Y17_N6
\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[4]~4_combout\ = (\u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg\(4) & (\u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\ & \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b_reg\(4),
	datac => \u_sdram_vga_top|u_vga_top|u_vga_driver|v_active~q\,
	datad => \u_sdram_vga_top|u_vga_top|u_vga_driver|h_active~q\,
	combout => \u_sdram_vga_top|u_vga_top|u_vga_driver|vga_b[4]~4_combout\);

-- Location: CLKCTRL_G4
\u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\);

-- Location: LCCOMB_X19_Y13_N26
\u_SD_TOP|sd_initial_inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector0~0_combout\ = (!\u_SD_TOP|sd_initial_inst|state\(2) & ((\u_SD_TOP|sd_initial_inst|state\(0) & (\u_SD_TOP|sd_initial_inst|state\(1))) # (!\u_SD_TOP|sd_initial_inst|state\(0) & ((\u_SD_TOP|sd_initial_inst|rx_valid~q\) # 
-- (!\u_SD_TOP|sd_initial_inst|state\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000100100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datab => \u_SD_TOP|sd_initial_inst|state\(2),
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|rx_valid~q\,
	combout => \u_SD_TOP|sd_initial_inst|Selector0~0_combout\);

-- Location: LCCOMB_X23_Y14_N28
\u_SD_TOP|sd_initial_inst|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector0~1_combout\ = (\u_SD_TOP|sd_initial_inst|state\(3)) # (\u_SD_TOP|sd_initial_inst|Selector0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(3),
	datad => \u_SD_TOP|sd_initial_inst|Selector0~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector0~1_combout\);

-- Location: LCCOMB_X23_Y14_N24
\u_SD_TOP|sd_initial_inst|counter[9]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|counter[9]~25_combout\ = \u_SD_TOP|sd_initial_inst|counter\(9) $ (!\u_SD_TOP|sd_initial_inst|counter[8]~24\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|sd_initial_inst|counter\(9),
	cin => \u_SD_TOP|sd_initial_inst|counter[8]~24\,
	combout => \u_SD_TOP|sd_initial_inst|counter[9]~25_combout\);

-- Location: FF_X23_Y14_N25
\u_SD_TOP|sd_initial_inst|counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|counter[9]~25_combout\,
	clrn => \u_system_ctrl|sysrst_nr2~clkctrl_outclk\,
	ena => \u_SD_TOP|sd_initial_inst|LessThan1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|counter\(9));

-- Location: FF_X23_Y14_N29
\u_SD_TOP|sd_initial_inst|SD_cs\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector0~1_combout\,
	asdata => \u_SD_TOP|sd_initial_inst|counter\(9),
	sload => \u_SD_TOP|sd_initial_inst|ALT_INV_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|SD_cs~q\);

-- Location: LCCOMB_X22_Y11_N16
\u_SD_TOP|sd_read_inst|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector0~0_combout\ = (!\u_SD_TOP|sd_read_inst|mystate.0011~q\ & (!\u_SD_TOP|sd_read_inst|mystate.0010~q\ & ((!\u_SD_TOP|sd_read_inst|mystate.0100~q\) # (!\u_SD_TOP|sd_read_inst|LessThan3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|LessThan3~2_combout\,
	datab => \u_SD_TOP|sd_read_inst|mystate.0100~q\,
	datac => \u_SD_TOP|sd_read_inst|mystate.0011~q\,
	datad => \u_SD_TOP|sd_read_inst|mystate.0010~q\,
	combout => \u_SD_TOP|sd_read_inst|Selector0~0_combout\);

-- Location: LCCOMB_X24_Y13_N12
\u_SD_TOP|sd_read_inst|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector0~1_combout\ = (\u_SD_TOP|sd_read_inst|mystate.0001~q\ & (((\u_SD_TOP|sd_read_inst|SD_cs~q\ & \u_SD_TOP|sd_read_inst|Equal1~15_combout\)))) # (!\u_SD_TOP|sd_read_inst|mystate.0001~q\ & 
-- ((\u_SD_TOP|sd_read_inst|Selector0~0_combout\) # ((\u_SD_TOP|sd_read_inst|SD_cs~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|mystate.0001~q\,
	datab => \u_SD_TOP|sd_read_inst|Selector0~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|SD_cs~q\,
	datad => \u_SD_TOP|sd_read_inst|Equal1~15_combout\,
	combout => \u_SD_TOP|sd_read_inst|Selector0~1_combout\);

-- Location: FF_X24_Y13_N13
\u_SD_TOP|sd_read_inst|SD_cs\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector0~1_combout\,
	asdata => VCC,
	sload => \u_SD_TOP|init_o~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|SD_cs~q\);

-- Location: LCCOMB_X24_Y13_N18
\u_SD_TOP|SD_cs~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|SD_cs~0_combout\ = (\u_SD_TOP|init_o~combout\ & (\u_SD_TOP|sd_initial_inst|SD_cs~q\)) # (!\u_SD_TOP|init_o~combout\ & ((\u_SD_TOP|sd_read_inst|SD_cs~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|init_o~combout\,
	datac => \u_SD_TOP|sd_initial_inst|SD_cs~q\,
	datad => \u_SD_TOP|sd_read_inst|SD_cs~q\,
	combout => \u_SD_TOP|SD_cs~0_combout\);

-- Location: LCCOMB_X19_Y14_N16
\u_SD_TOP|sd_initial_inst|SD_datain~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|SD_datain~0_combout\ = \u_SD_TOP|sd_initial_inst|CMD0\(47) $ (((\u_SD_TOP|sd_initial_inst|Equal0~4_combout\ & (\u_SD_TOP|sd_initial_inst|Equal0~9_combout\ & \u_SD_TOP|sd_initial_inst|Equal0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|CMD0\(47),
	datab => \u_SD_TOP|sd_initial_inst|Equal0~4_combout\,
	datac => \u_SD_TOP|sd_initial_inst|Equal0~9_combout\,
	datad => \u_SD_TOP|sd_initial_inst|Equal0~14_combout\,
	combout => \u_SD_TOP|sd_initial_inst|SD_datain~0_combout\);

-- Location: LCCOMB_X18_Y14_N8
\u_SD_TOP|sd_initial_inst|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Mux4~2_combout\ = (\u_SD_TOP|sd_initial_inst|state\(3)) # ((\u_SD_TOP|sd_initial_inst|Mux4~1_combout\ & ((\u_SD_TOP|sd_initial_inst|state\(2)) # (\u_SD_TOP|sd_initial_inst|SD_datain~0_combout\))) # 
-- (!\u_SD_TOP|sd_initial_inst|Mux4~1_combout\ & (!\u_SD_TOP|sd_initial_inst|state\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Mux4~1_combout\,
	datab => \u_SD_TOP|sd_initial_inst|state\(3),
	datac => \u_SD_TOP|sd_initial_inst|state\(2),
	datad => \u_SD_TOP|sd_initial_inst|SD_datain~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Mux4~2_combout\);

-- Location: LCCOMB_X18_Y13_N12
\u_SD_TOP|sd_initial_inst|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Selector2~0_combout\ = (!\u_SD_TOP|sd_initial_inst|ACMD41\(46) & \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \u_SD_TOP|sd_initial_inst|ACMD41\(46),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41[10]~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Selector2~0_combout\);

-- Location: FF_X18_Y13_N13
\u_SD_TOP|sd_initial_inst|ACMD41[47]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|Selector2~0_combout\,
	ena => \u_SD_TOP|sd_initial_inst|ACMD41[47]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|ACMD41\(47));

-- Location: LCCOMB_X18_Y13_N10
\u_SD_TOP|sd_initial_inst|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Mux4~0_combout\ = (\u_SD_TOP|sd_initial_inst|state\(0) & (\u_SD_TOP|sd_initial_inst|state\(1) & (\u_SD_TOP|sd_initial_inst|Equal5~15_combout\ $ (!\u_SD_TOP|sd_initial_inst|ACMD41\(47)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|state\(0),
	datab => \u_SD_TOP|sd_initial_inst|Equal5~15_combout\,
	datac => \u_SD_TOP|sd_initial_inst|state\(1),
	datad => \u_SD_TOP|sd_initial_inst|ACMD41\(47),
	combout => \u_SD_TOP|sd_initial_inst|Mux4~0_combout\);

-- Location: LCCOMB_X18_Y13_N24
\u_SD_TOP|sd_initial_inst|Mux4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|Mux4~4_combout\ = (\u_SD_TOP|sd_initial_inst|Mux4~2_combout\) # ((\u_SD_TOP|sd_initial_inst|Mux4~0_combout\) # ((\u_SD_TOP|sd_initial_inst|Mux4~3_combout\ & !\u_SD_TOP|sd_initial_inst|state\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_initial_inst|Mux4~3_combout\,
	datab => \u_SD_TOP|sd_initial_inst|Mux4~2_combout\,
	datac => \u_SD_TOP|sd_initial_inst|state\(0),
	datad => \u_SD_TOP|sd_initial_inst|Mux4~0_combout\,
	combout => \u_SD_TOP|sd_initial_inst|Mux4~4_combout\);

-- Location: LCCOMB_X19_Y13_N4
\u_SD_TOP|sd_initial_inst|SD_datain~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_initial_inst|SD_datain~feeder_combout\ = \u_SD_TOP|sd_initial_inst|Mux4~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \u_SD_TOP|sd_initial_inst|Mux4~4_combout\,
	combout => \u_SD_TOP|sd_initial_inst|SD_datain~feeder_combout\);

-- Location: FF_X19_Y13_N5
\u_SD_TOP|sd_initial_inst|SD_datain\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|ALT_INV_wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_initial_inst|SD_datain~feeder_combout\,
	asdata => VCC,
	sload => \u_SD_TOP|sd_initial_inst|ALT_INV_reset~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_initial_inst|SD_datain~q\);

-- Location: LCCOMB_X24_Y13_N2
\u_SD_TOP|sd_read_inst|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|sd_read_inst|Selector1~1_combout\ = (\u_SD_TOP|sd_read_inst|Selector1~0_combout\ & ((\u_SD_TOP|sd_read_inst|Selector0~0_combout\) # ((\u_SD_TOP|sd_read_inst|SD_datain~q\)))) # (!\u_SD_TOP|sd_read_inst|Selector1~0_combout\ & 
-- (((\u_SD_TOP|sd_read_inst|SD_datain~q\ & \u_SD_TOP|sd_read_inst|Equal1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \u_SD_TOP|sd_read_inst|Selector1~0_combout\,
	datab => \u_SD_TOP|sd_read_inst|Selector0~0_combout\,
	datac => \u_SD_TOP|sd_read_inst|SD_datain~q\,
	datad => \u_SD_TOP|sd_read_inst|Equal1~15_combout\,
	combout => \u_SD_TOP|sd_read_inst|Selector1~1_combout\);

-- Location: FF_X24_Y13_N3
\u_SD_TOP|sd_read_inst|SD_datain\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|wire_pll1_clk[3]~clkctrl_outclk\,
	d => \u_SD_TOP|sd_read_inst|Selector1~1_combout\,
	asdata => VCC,
	sload => \u_SD_TOP|init_o~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u_SD_TOP|sd_read_inst|SD_datain~q\);

-- Location: LCCOMB_X24_Y13_N0
\u_SD_TOP|SD_datain~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \u_SD_TOP|SD_datain~0_combout\ = (\u_SD_TOP|init_o~combout\ & (\u_SD_TOP|sd_initial_inst|SD_datain~q\)) # (!\u_SD_TOP|init_o~combout\ & ((\u_SD_TOP|sd_read_inst|SD_datain~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \u_SD_TOP|init_o~combout\,
	datac => \u_SD_TOP|sd_initial_inst|SD_datain~q\,
	datad => \u_SD_TOP|sd_read_inst|SD_datain~q\,
	combout => \u_SD_TOP|SD_datain~0_combout\);
END structure;


