<map id="lib/Target/AMDGPU/AMDGPUMIRFormatter.h" name="lib/Target/AMDGPU/AMDGPUMIRFormatter.h">
<area shape="rect" id="node1" title="AMDGPU specific overrides of MIRFormatter." alt="" coords="656,5,947,32"/>
<area shape="rect" id="node2" href="$AMDGPUMIRFormatter_8cpp.html" title="Implementation of AMDGPU overrides of MIRFormatter." alt="" coords="71,266,375,293"/>
<area shape="rect" id="node3" href="$SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo." alt="" coords="1748,80,1928,121"/>
<area shape="rect" id="node4" href="$AMDGPUExportClustering_8cpp.html" title=" " alt="" coords="1457,169,1696,211"/>
<area shape="rect" id="node5" href="$AMDGPULegalizerInfo_8h.html" title="This file declares the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="9295,169,9546,211"/>
<area shape="rect" id="node11" href="$AMDGPUMacroFusion_8cpp.html" title=" " alt="" coords="1720,169,1955,211"/>
<area shape="rect" id="node12" href="$AMDGPUAsmParser_8cpp.html" title=" " alt="" coords="1980,169,2186,211"/>
<area shape="rect" id="node13" href="$GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="4627,177,4864,203"/>
<area shape="rect" id="node40" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="400,259,580,300"/>
<area shape="rect" id="node49" href="$SIMachineFunctionInfo_8h.html" title=" " alt="" coords="1230,169,1432,211"/>
<area shape="rect" id="node50" href="$SIMachineScheduler_8cpp.html" title="SI Machine Scheduler interface." alt="" coords="2211,169,2414,211"/>
<area shape="rect" id="node6" href="$AMDGPUCallLowering_8cpp.html" title="This file implements the lowering of LLVM calls to machine code calls for GlobalISel." alt="" coords="2839,348,3060,389"/>
<area shape="rect" id="node7" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="3084,348,3335,389"/>
<area shape="rect" id="node8" href="$AMDGPUPostLegalizerCombiner_8cpp.html" title=" " alt="" coords="8983,259,9210,300"/>
<area shape="rect" id="node9" href="$AMDGPURegBankCombiner_8cpp.html" title=" " alt="" coords="9234,259,9457,300"/>
<area shape="rect" id="node10" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="3360,355,3638,382"/>
<area shape="rect" id="node14" href="$AMDGPUAnnotateKernelFeatures_8cpp.html" title=" " alt="" coords="6858,259,7108,300"/>
<area shape="rect" id="node15" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="2842,259,3068,300"/>
<area shape="rect" id="node16" href="$AMDGPUAtomicOptimizer_8cpp.html" title="This pass optimizes atomic operations by using a single lane of a wavefront to perform the atomic ope..." alt="" coords="7133,259,7372,300"/>
<area shape="rect" id="node17" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="656,259,937,300"/>
<area shape="rect" id="node18" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="7396,259,7618,300"/>
<area shape="rect" id="node19" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="961,259,1184,300"/>
<area shape="rect" id="node20" href="$AMDGPULibCalls_8cpp.html" title="This file does AMD library function optimizations." alt="" coords="7642,259,7858,300"/>
<area shape="rect" id="node21" href="$AMDGPULowerKernelArguments_8cpp.html" title=" " alt="" coords="7882,259,8116,300"/>
<area shape="rect" id="node22" href="$AMDGPUMachineCFGStructurizer_8cpp.html" title=" " alt="" coords="8140,259,8388,300"/>
<area shape="rect" id="node23" href="$AMDGPUPromoteAlloca_8cpp.html" title=" " alt="" coords="8412,259,8660,300"/>
<area shape="rect" id="node24" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="1208,259,1454,300"/>
<area shape="rect" id="node25" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="3092,259,3327,300"/>
<area shape="rect" id="node26" href="$GCNDPPCombine_8cpp.html" title=" " alt="" coords="8684,266,8959,293"/>
<area shape="rect" id="node27" href="$GCNHazardRecognizer_8cpp.html" title=" " alt="" coords="3352,259,3566,300"/>
<area shape="rect" id="node28" href="$GCNNSAReassign_8cpp.html" title="Try to reassign registers on GFX10+ from non&#45;sequential to sequential in NSA image instructions." alt="" coords="1478,266,1757,293"/>
<area shape="rect" id="node29" href="$GCNRegBankReassign_8cpp.html" title="Try to reassign registers on GFX10+ to reduce register bank conflicts." alt="" coords="1782,259,1976,300"/>
<area shape="rect" id="node30" href="$GCNRegPressure_8h.html" title="This file defines the GCNRegPressure class, which tracks registry pressure by bookkeeping number of S..." alt="" coords="3591,259,3786,300"/>
<area shape="rect" id="node31" href="$SIAddIMGInit_8cpp.html" title="Any MIMG instructions that use tfe or lwe require an initialization of the result register that will ..." alt="" coords="3810,266,4054,293"/>
<area shape="rect" id="node32" href="$SIAnnotateControlFlow_8cpp.html" title="Annotates the control flow with hardware specific intrinsics." alt="" coords="4078,259,4285,300"/>
<area shape="rect" id="node33" href="$SIFixSGPRCopies_8cpp.html" title="Copies from VGPR to SGPR registers are illegal and the register coalescer will sometimes generate the..." alt="" coords="4310,266,4584,293"/>
<area shape="rect" id="node34" href="$SIFixVGPRCopies_8cpp.html" title="Add implicit use of exec to vector register copies." alt="" coords="4609,266,4882,293"/>
<area shape="rect" id="node35" href="$SIFoldOperands_8cpp.html" title=" " alt="" coords="2000,259,2179,300"/>
<area shape="rect" id="node36" href="$SIFrameLowering_8cpp.html" title=" " alt="" coords="2204,259,2394,300"/>
<area shape="rect" id="node37" href="$SIInsertHardClauses_8cpp.html" title="Insert s_clause instructions to form hard clauses." alt="" coords="4906,259,5094,300"/>
<area shape="rect" id="node38" href="$SIInsertSkips_8cpp.html" title="This pass inserts branches on the 0 exec mask over divergent branches branches when it&#39;s expected tha..." alt="" coords="5118,259,5306,300"/>
<area shape="rect" id="node39" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="2418,259,2606,300"/>
<area shape="rect" id="node41" href="$SILoadStoreOptimizer_8cpp.html" title=" " alt="" coords="5330,259,5513,300"/>
<area shape="rect" id="node42" href="$SILowerControlFlow_8cpp.html" title="This pass lowers the pseudo control flow instructions to real machine instructions." alt="" coords="5537,259,5725,300"/>
<area shape="rect" id="node43" href="$SILowerI1Copies_8cpp.html" title=" " alt="" coords="5749,259,5937,300"/>
<area shape="rect" id="node44" href="$SILowerSGPRSpills_8cpp.html" title=" " alt="" coords="2630,259,2818,300"/>
<area shape="rect" id="node45" href="$SIMemoryLegalizer_8cpp.html" title="Memory legalizer &#45; implements memory model." alt="" coords="5962,259,6164,300"/>
<area shape="rect" id="node46" href="$SIModeRegister_8cpp.html" title="This pass inserts changes to the Mode register settings as required." alt="" coords="6188,259,6375,300"/>
<area shape="rect" id="node47" href="$SIOptimizeExecMasking_8cpp.html" title=" " alt="" coords="6399,259,6604,300"/>
<area shape="rect" id="node48" href="$SIOptimizeExecMaskingPreRA_8cpp.html" title="This pass performs exec mask handling peephole optimizations which needs to be done before register a..." alt="" coords="6628,259,6834,300"/>
</map>
