
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_tt_025C_5v00 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _169_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _169_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _170_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _170_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _171_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _171_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _172_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _172_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _173_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _173_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _174_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _174_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _175_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _175_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _175_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _176_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _176_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _176_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _177_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _177_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _177_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _178_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _178_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _178_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _179_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _179_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _179_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _180_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _180_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _180_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _198_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    31    0.184576    3.100848    1.722002    5.722002 ^ rst_n (in)
                                                         rst_n (net)
                      3.100848    0.000000    5.722002 ^ _198_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.722002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.761249   18.988752   library recovery time
                                             18.988752   data required time
---------------------------------------------------------------------------------------------
                                             18.988752   data required time
                                             -5.722002   data arrival time
---------------------------------------------------------------------------------------------
                                             13.266750   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _171_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.444814    0.000000    4.402811 v _133_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.360778    0.295161    4.697972 ^ _133_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _004_ (net)
                      0.360778    0.000000    4.697972 ^ _171_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.697972   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _171_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.339296   19.410706   library setup time
                                             19.410706   data required time
---------------------------------------------------------------------------------------------
                                             19.410706   data required time
                                             -4.697972   data arrival time
---------------------------------------------------------------------------------------------
                                             14.712732   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _172_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.444814    0.000000    4.402811 v _136_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003009    0.360778    0.295161    4.697972 ^ _136_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _005_ (net)
                      0.360778    0.000000    4.697972 ^ _172_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.697972   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _172_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.339296   19.410706   library setup time
                                             19.410706   data required time
---------------------------------------------------------------------------------------------
                                             19.410706   data required time
                                             -4.697972   data arrival time
---------------------------------------------------------------------------------------------
                                             14.712732   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _170_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.444814    0.000000    4.402811 v _130_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.248776    0.236846    4.639657 ^ _130_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.248776    0.000000    4.639657 ^ _170_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.639657   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _170_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.317452   19.432549   library setup time
                                             19.432549   data required time
---------------------------------------------------------------------------------------------
                                             19.432549   data required time
                                             -4.639657   data arrival time
---------------------------------------------------------------------------------------------
                                             14.792892   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _173_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.444814    0.000000    4.402811 v _138_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.248776    0.236846    4.639657 ^ _138_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _006_ (net)
                      0.248776    0.000000    4.639657 ^ _173_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.639657   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _173_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.317452   19.432549   library setup time
                                             19.432549   data required time
---------------------------------------------------------------------------------------------
                                             19.432549   data required time
                                             -4.639657   data arrival time
---------------------------------------------------------------------------------------------
                                             14.792892   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _174_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.444814    0.000000    4.402811 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.248776    0.236846    4.639657 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _007_ (net)
                      0.248776    0.000000    4.639657 ^ _174_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.639657   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _174_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.317452   19.432549   library setup time
                                             19.432549   data required time
---------------------------------------------------------------------------------------------
                                             19.432549   data required time
                                             -4.639657   data arrival time
---------------------------------------------------------------------------------------------
                                             14.792892   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _169_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _127_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     6    0.026147    0.444814    0.309752    4.402811 v _127_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _064_ (net)
                      0.444814    0.000000    4.402811 v _128_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003009    0.254766    0.221047    4.623858 ^ _128_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.254766    0.000000    4.623858 ^ _169_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.623858   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _169_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.318749   19.431252   library setup time
                                             19.431252   data required time
---------------------------------------------------------------------------------------------
                                             19.431252   data required time
                                             -4.623858   data arrival time
---------------------------------------------------------------------------------------------
                                             14.807394   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _198_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.009587    0.208557    0.093059    4.093059 ^ ena (in)
                                                         ena (net)
                      0.208557    0.000000    4.093059 ^ _154_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     1    0.004011    0.344165    0.165554    4.258613 v _154_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _077_ (net)
                      0.344165    0.000000    4.258613 v _155_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.003009    0.313415    0.269054    4.527667 ^ _155_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _043_ (net)
                      0.313415    0.000000    4.527667 ^ _198_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.527667   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _198_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.331450   19.418550   library setup time
                                             19.418550   data required time
---------------------------------------------------------------------------------------------
                                             19.418550   data required time
                                             -4.527667   data arrival time
---------------------------------------------------------------------------------------------
                                             14.890884   slack (MET)



