{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1585235372433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1585235372449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 26 16:09:32 2020 " "Processing started: Thu Mar 26 16:09:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1585235372449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585235372449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Seven_segment_display -c Seven_segment_display " "Command: quartus_map --read_settings_files=on --write_settings_files=off Seven_segment_display -c Seven_segment_display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585235372449 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1585235374090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1585235374090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topdesign.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topdesign.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopDesign-rtl " "Found design unit 1: TopDesign-rtl" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585235400507 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopDesign " "Found entity 1: TopDesign" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1585235400507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1585235400507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopDesign " "Elaborating entity \"TopDesign\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585235400625 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "btn_Buffer TopDesign.vhd(236) " "VHDL Process Statement warning at TopDesign.vhd(236): inferring latch(es) for signal or variable \"btn_Buffer\", which holds its previous value in one or more paths through the process" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 236 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1585235400632 "|TopDesign"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "btn_Buffer TopDesign.vhd(236) " "Inferred latch for \"btn_Buffer\" at TopDesign.vhd(236)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 236 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585235400633 "|TopDesign"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "btn_Check TopDesign.vhd(224) " "Netlist error at TopDesign.vhd(224): can't infer register for btn_Check because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 224 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585235400633 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "btn_Check TopDesign.vhd(200) " "Inferred latch for \"btn_Check\" at TopDesign.vhd(200)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585235400633 "|TopDesign"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "DRAM\[0\] TopDesign.vhd(224) " "Can't infer register for \"DRAM\[0\]\" at TopDesign.vhd(224) because it does not hold its value outside the clock edge" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 224 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1585235400634 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "DRAM\[1\] TopDesign.vhd(224) " "Can't infer register for \"DRAM\[1\]\" at TopDesign.vhd(224) because it does not hold its value outside the clock edge" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 224 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1585235400634 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "DRAM\[2\] TopDesign.vhd(224) " "Can't infer register for \"DRAM\[2\]\" at TopDesign.vhd(224) because it does not hold its value outside the clock edge" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 224 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1585235400634 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "DRAM\[3\] TopDesign.vhd(224) " "Can't infer register for \"DRAM\[3\]\" at TopDesign.vhd(224) because it does not hold its value outside the clock edge" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 224 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1585235400634 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "DRAM\[4\] TopDesign.vhd(224) " "Can't infer register for \"DRAM\[4\]\" at TopDesign.vhd(224) because it does not hold its value outside the clock edge" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 224 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1585235400634 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "DRAM\[5\] TopDesign.vhd(224) " "Can't infer register for \"DRAM\[5\]\" at TopDesign.vhd(224) because it does not hold its value outside the clock edge" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 224 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1585235400634 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "DRAM\[6\] TopDesign.vhd(224) " "Can't infer register for \"DRAM\[6\]\" at TopDesign.vhd(224) because it does not hold its value outside the clock edge" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 224 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1585235400634 ""}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[7\] TopDesign.vhd(224) " "Netlist error at TopDesign.vhd(224): can't infer register for DRAM\[7\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 224 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585235400634 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[7\] TopDesign.vhd(200) " "Inferred latch for \"DRAM\[7\]\" at TopDesign.vhd(200)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585235400635 "|TopDesign"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[8\] TopDesign.vhd(224) " "Netlist error at TopDesign.vhd(224): can't infer register for DRAM\[8\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 224 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585235400635 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[8\] TopDesign.vhd(200) " "Inferred latch for \"DRAM\[8\]\" at TopDesign.vhd(200)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585235400635 "|TopDesign"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[9\] TopDesign.vhd(224) " "Netlist error at TopDesign.vhd(224): can't infer register for DRAM\[9\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 224 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585235400635 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[9\] TopDesign.vhd(200) " "Inferred latch for \"DRAM\[9\]\" at TopDesign.vhd(200)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585235400635 "|TopDesign"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[10\] TopDesign.vhd(224) " "Netlist error at TopDesign.vhd(224): can't infer register for DRAM\[10\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 224 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585235400635 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[10\] TopDesign.vhd(200) " "Inferred latch for \"DRAM\[10\]\" at TopDesign.vhd(200)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585235400636 "|TopDesign"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[11\] TopDesign.vhd(224) " "Netlist error at TopDesign.vhd(224): can't infer register for DRAM\[11\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 224 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585235400636 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[11\] TopDesign.vhd(200) " "Inferred latch for \"DRAM\[11\]\" at TopDesign.vhd(200)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585235400636 "|TopDesign"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[12\] TopDesign.vhd(224) " "Netlist error at TopDesign.vhd(224): can't infer register for DRAM\[12\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 224 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585235400636 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[12\] TopDesign.vhd(200) " "Inferred latch for \"DRAM\[12\]\" at TopDesign.vhd(200)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585235400636 "|TopDesign"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[13\] TopDesign.vhd(224) " "Netlist error at TopDesign.vhd(224): can't infer register for DRAM\[13\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 224 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585235400636 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[13\] TopDesign.vhd(200) " "Inferred latch for \"DRAM\[13\]\" at TopDesign.vhd(200)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585235400636 "|TopDesign"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[14\] TopDesign.vhd(224) " "Netlist error at TopDesign.vhd(224): can't infer register for DRAM\[14\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 224 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585235400637 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[14\] TopDesign.vhd(200) " "Inferred latch for \"DRAM\[14\]\" at TopDesign.vhd(200)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585235400637 "|TopDesign"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[15\] TopDesign.vhd(224) " "Netlist error at TopDesign.vhd(224): can't infer register for DRAM\[15\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 224 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585235400637 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[15\] TopDesign.vhd(200) " "Inferred latch for \"DRAM\[15\]\" at TopDesign.vhd(200)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585235400637 "|TopDesign"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[16\] TopDesign.vhd(224) " "Netlist error at TopDesign.vhd(224): can't infer register for DRAM\[16\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 224 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585235400637 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[16\] TopDesign.vhd(200) " "Inferred latch for \"DRAM\[16\]\" at TopDesign.vhd(200)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585235400637 "|TopDesign"}
{ "Error" "EVRFX_VDB_2013_UNCONVERTED" "DRAM\[17\] TopDesign.vhd(224) " "Netlist error at TopDesign.vhd(224): can't infer register for DRAM\[17\] because its behavior depends on the edges of multiple distinct clocks" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 224 0 0 } }  } 0 10820 "Netlist error at %2!s!: can't infer register for %1!s! because its behavior depends on the edges of multiple distinct clocks" 0 0 "Analysis & Synthesis" 0 -1 1585235400637 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DRAM\[17\] TopDesign.vhd(200) " "Inferred latch for \"DRAM\[17\]\" at TopDesign.vhd(200)" {  } { { "TopDesign.vhd" "" { Text "D:/Dokumenter/_AAU/EIT 2018/P4/GitHub/EIT4-414/Projekt-Design-FPGA/Display/7-Segment-display-v1.2/TopDesign.vhd" 200 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1585235400638 "|TopDesign"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1585235400643 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1585235400831 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 26 16:10:00 2020 " "Processing ended: Thu Mar 26 16:10:00 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1585235400831 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1585235400831 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1585235400831 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1585235400831 ""}
