// Seed: 2894737412
module module_0 (
    input tri id_0,
    output tri0 id_1,
    input supply1 id_2,
    input wand id_3,
    input supply0 id_4,
    input wire id_5,
    output supply0 id_6,
    output supply0 id_7,
    input wire id_8
);
  assign id_7 = 1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    output tri0 id_4,
    output tri0 id_5,
    output tri id_6,
    input tri0 id_7,
    output supply0 id_8,
    input uwire id_9,
    output wor id_10,
    input uwire id_11,
    output tri0 id_12,
    input wor id_13
);
  wire id_15;
  parameter id_16 = -1 ? -1'b0 : 1;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_2,
      id_1,
      id_1,
      id_1,
      id_8,
      id_4,
      id_0
  );
  logic id_17 = -1'b0;
  logic id_18;
endmodule
