Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Jun 14 19:29:12 2017
| Host         : LaptopDiewo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Puto_Dios_timing_summary_routed.rpt -rpx Puto_Dios_timing_summary_routed.rpx
| Design       : Puto_Dios
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: slavecito/ALU_DISPLAY/FSM_sequential_estado_actual_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: slavecito/ALU_DISPLAY/FSM_sequential_estado_actual_reg[1]/Q (HIGH)

 There are 81 register/latch pins with no clock driven by root clock pin: slavecito/ALU_DISPLAY/clockcito/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 170 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.759        0.000                      0                  495        0.081        0.000                      0                  495        4.500        0.000                       0                   258  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.759        0.000                      0                  495        0.081        0.000                      0                  495        4.500        0.000                       0                   258  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.759ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 1.024ns (27.299%)  route 2.727ns (72.701%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.632     5.235    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/Q
                         net (fo=2, routed)           0.829     6.520    slavecito/ALU_DISPLAY/clockcito/count[6]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.644 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_11/O
                         net (fo=1, routed)           0.416     7.060    slavecito/ALU_DISPLAY/clockcito/count[31]_i_11_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.116     7.176 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_4/O
                         net (fo=2, routed)           0.748     7.924    slavecito/ALU_DISPLAY/clockcito/count[31]_i_4_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.328     8.252 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.733     8.986    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X51Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.510    14.933    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[1]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X51Y92         FDRE (Setup_fdre_C_R)       -0.429    14.744    slavecito/ALU_DISPLAY/clockcito/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  5.759    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 1.024ns (27.299%)  route 2.727ns (72.701%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.632     5.235    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/Q
                         net (fo=2, routed)           0.829     6.520    slavecito/ALU_DISPLAY/clockcito/count[6]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.644 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_11/O
                         net (fo=1, routed)           0.416     7.060    slavecito/ALU_DISPLAY/clockcito/count[31]_i_11_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.116     7.176 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_4/O
                         net (fo=2, routed)           0.748     7.924    slavecito/ALU_DISPLAY/clockcito/count[31]_i_4_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.328     8.252 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.733     8.986    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X51Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.510    14.933    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[2]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X51Y92         FDRE (Setup_fdre_C_R)       -0.429    14.744    slavecito/ALU_DISPLAY/clockcito/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  5.759    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 1.024ns (27.299%)  route 2.727ns (72.701%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.632     5.235    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/Q
                         net (fo=2, routed)           0.829     6.520    slavecito/ALU_DISPLAY/clockcito/count[6]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.644 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_11/O
                         net (fo=1, routed)           0.416     7.060    slavecito/ALU_DISPLAY/clockcito/count[31]_i_11_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.116     7.176 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_4/O
                         net (fo=2, routed)           0.748     7.924    slavecito/ALU_DISPLAY/clockcito/count[31]_i_4_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.328     8.252 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.733     8.986    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X51Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.510    14.933    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[3]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X51Y92         FDRE (Setup_fdre_C_R)       -0.429    14.744    slavecito/ALU_DISPLAY/clockcito/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  5.759    

Slack (MET) :             5.759ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.751ns  (logic 1.024ns (27.299%)  route 2.727ns (72.701%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.632     5.235    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/Q
                         net (fo=2, routed)           0.829     6.520    slavecito/ALU_DISPLAY/clockcito/count[6]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.644 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_11/O
                         net (fo=1, routed)           0.416     7.060    slavecito/ALU_DISPLAY/clockcito/count[31]_i_11_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.116     7.176 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_4/O
                         net (fo=2, routed)           0.748     7.924    slavecito/ALU_DISPLAY/clockcito/count[31]_i_4_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.328     8.252 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.733     8.986    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X51Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.510    14.933    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[4]/C
                         clock pessimism              0.276    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X51Y92         FDRE (Setup_fdre_C_R)       -0.429    14.744    slavecito/ALU_DISPLAY/clockcito/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  5.759    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.024ns (27.660%)  route 2.678ns (72.340%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.632     5.235    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/Q
                         net (fo=2, routed)           0.829     6.520    slavecito/ALU_DISPLAY/clockcito/count[6]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.644 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_11/O
                         net (fo=1, routed)           0.416     7.060    slavecito/ALU_DISPLAY/clockcito/count[31]_i_11_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.116     7.176 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_4/O
                         net (fo=2, routed)           0.748     7.924    slavecito/ALU_DISPLAY/clockcito/count[31]_i_4_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.328     8.252 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.684     8.937    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X51Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.511    14.934    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[5]/C
                         clock pessimism              0.301    15.235    
                         clock uncertainty           -0.035    15.199    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429    14.770    slavecito/ALU_DISPLAY/clockcito/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.024ns (27.660%)  route 2.678ns (72.340%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.632     5.235    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/Q
                         net (fo=2, routed)           0.829     6.520    slavecito/ALU_DISPLAY/clockcito/count[6]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.644 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_11/O
                         net (fo=1, routed)           0.416     7.060    slavecito/ALU_DISPLAY/clockcito/count[31]_i_11_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.116     7.176 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_4/O
                         net (fo=2, routed)           0.748     7.924    slavecito/ALU_DISPLAY/clockcito/count[31]_i_4_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.328     8.252 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.684     8.937    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X51Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.511    14.934    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/C
                         clock pessimism              0.301    15.235    
                         clock uncertainty           -0.035    15.199    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429    14.770    slavecito/ALU_DISPLAY/clockcito/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.024ns (27.660%)  route 2.678ns (72.340%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.632     5.235    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/Q
                         net (fo=2, routed)           0.829     6.520    slavecito/ALU_DISPLAY/clockcito/count[6]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.644 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_11/O
                         net (fo=1, routed)           0.416     7.060    slavecito/ALU_DISPLAY/clockcito/count[31]_i_11_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.116     7.176 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_4/O
                         net (fo=2, routed)           0.748     7.924    slavecito/ALU_DISPLAY/clockcito/count[31]_i_4_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.328     8.252 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.684     8.937    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X51Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.511    14.934    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[7]/C
                         clock pessimism              0.301    15.235    
                         clock uncertainty           -0.035    15.199    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429    14.770    slavecito/ALU_DISPLAY/clockcito/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.834ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 1.024ns (27.660%)  route 2.678ns (72.340%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.632     5.235    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/Q
                         net (fo=2, routed)           0.829     6.520    slavecito/ALU_DISPLAY/clockcito/count[6]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.644 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_11/O
                         net (fo=1, routed)           0.416     7.060    slavecito/ALU_DISPLAY/clockcito/count[31]_i_11_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.116     7.176 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_4/O
                         net (fo=2, routed)           0.748     7.924    slavecito/ALU_DISPLAY/clockcito/count[31]_i_4_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.328     8.252 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.684     8.937    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X51Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.511    14.934    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[8]/C
                         clock pessimism              0.301    15.235    
                         clock uncertainty           -0.035    15.199    
    SLICE_X51Y93         FDRE (Setup_fdre_C_R)       -0.429    14.770    slavecito/ALU_DISPLAY/clockcito/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                          -8.937    
  -------------------------------------------------------------------
                         slack                                  5.834    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 1.024ns (28.210%)  route 2.606ns (71.790%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.632     5.235    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/Q
                         net (fo=2, routed)           0.829     6.520    slavecito/ALU_DISPLAY/clockcito/count[6]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.644 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_11/O
                         net (fo=1, routed)           0.416     7.060    slavecito/ALU_DISPLAY/clockcito/count[31]_i_11_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.116     7.176 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_4/O
                         net (fo=2, routed)           0.748     7.924    slavecito/ALU_DISPLAY/clockcito/count[31]_i_4_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.328     8.252 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.612     8.865    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X51Y96         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.511    14.934    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[17]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y96         FDRE (Setup_fdre_C_R)       -0.429    14.745    slavecito/ALU_DISPLAY/clockcito/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  5.881    

Slack (MET) :             5.881ns  (required time - arrival time)
  Source:                 slavecito/ALU_DISPLAY/clockcito/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/clockcito/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.630ns  (logic 1.024ns (28.210%)  route 2.606ns (71.790%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 14.934 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.632     5.235    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X51Y93         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y93         FDRE (Prop_fdre_C_Q)         0.456     5.691 r  slavecito/ALU_DISPLAY/clockcito/count_reg[6]/Q
                         net (fo=2, routed)           0.829     6.520    slavecito/ALU_DISPLAY/clockcito/count[6]
    SLICE_X50Y93         LUT4 (Prop_lut4_I2_O)        0.124     6.644 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_11/O
                         net (fo=1, routed)           0.416     7.060    slavecito/ALU_DISPLAY/clockcito/count[31]_i_11_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I4_O)        0.116     7.176 f  slavecito/ALU_DISPLAY/clockcito/count[31]_i_4/O
                         net (fo=2, routed)           0.748     7.924    slavecito/ALU_DISPLAY/clockcito/count[31]_i_4_n_0
    SLICE_X50Y96         LUT4 (Prop_lut4_I1_O)        0.328     8.252 r  slavecito/ALU_DISPLAY/clockcito/count[31]_i_1/O
                         net (fo=31, routed)          0.612     8.865    slavecito/ALU_DISPLAY/clockcito/clk_out
    SLICE_X51Y96         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.511    14.934    slavecito/ALU_DISPLAY/clockcito/clk_100M_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  slavecito/ALU_DISPLAY/clockcito/count_reg[18]/C
                         clock pessimism              0.276    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X51Y96         FDRE (Setup_fdre_C_R)       -0.429    14.745    slavecito/ALU_DISPLAY/clockcito/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.745    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  5.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 masterchefcito/reset_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/pb_deb0/pb_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.462%)  route 0.199ns (58.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.598     1.517    masterchefcito/clk_100M_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  masterchefcito/reset_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  masterchefcito/reset_sr_reg[1]/Q
                         net (fo=37, routed)          0.199     1.857    masterchefcito/pb_deb0/Q[0]
    SLICE_X7Y98          FDRE                                         r  masterchefcito/pb_deb0/pb_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.875     2.040    masterchefcito/pb_deb0/clk_100M_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  masterchefcito/pb_deb0/pb_cnt_reg[13]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X7Y98          FDRE (Hold_fdre_C_R)        -0.018     1.776    masterchefcito/pb_deb0/pb_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 masterchefcito/reset_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/pb_deb0/pb_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.462%)  route 0.199ns (58.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.598     1.517    masterchefcito/clk_100M_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  masterchefcito/reset_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  masterchefcito/reset_sr_reg[1]/Q
                         net (fo=37, routed)          0.199     1.857    masterchefcito/pb_deb0/Q[0]
    SLICE_X7Y98          FDRE                                         r  masterchefcito/pb_deb0/pb_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.875     2.040    masterchefcito/pb_deb0/clk_100M_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  masterchefcito/pb_deb0/pb_cnt_reg[14]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X7Y98          FDRE (Hold_fdre_C_R)        -0.018     1.776    masterchefcito/pb_deb0/pb_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 masterchefcito/reset_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/pb_deb0/pb_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.462%)  route 0.199ns (58.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.598     1.517    masterchefcito/clk_100M_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  masterchefcito/reset_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  masterchefcito/reset_sr_reg[1]/Q
                         net (fo=37, routed)          0.199     1.857    masterchefcito/pb_deb0/Q[0]
    SLICE_X7Y98          FDRE                                         r  masterchefcito/pb_deb0/pb_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.875     2.040    masterchefcito/pb_deb0/clk_100M_IBUF_BUFG
    SLICE_X7Y98          FDRE                                         r  masterchefcito/pb_deb0/pb_cnt_reg[15]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X7Y98          FDRE (Hold_fdre_C_R)        -0.018     1.776    masterchefcito/pb_deb0/pb_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 masterchefcito/reset_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/pb_deb0/pb_cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.064%)  route 0.220ns (60.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.598     1.517    masterchefcito/clk_100M_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  masterchefcito/reset_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  masterchefcito/reset_sr_reg[1]/Q
                         net (fo=37, routed)          0.220     1.878    masterchefcito/pb_deb0/Q[0]
    SLICE_X5Y97          FDRE                                         r  masterchefcito/pb_deb0/pb_cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.875     2.040    masterchefcito/pb_deb0/clk_100M_IBUF_BUFG
    SLICE_X5Y97          FDRE                                         r  masterchefcito/pb_deb0/pb_cnt_reg[11]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X5Y97          FDRE (Hold_fdre_C_R)        -0.018     1.776    masterchefcito/pb_deb0/pb_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 masterchefcito/UART_control_inst/TX_control_inst0/tx_data16_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.523%)  route 0.054ns (22.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.602     1.521    masterchefcito/UART_control_inst/TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  masterchefcito/UART_control_inst/TX_control_inst0/tx_data16_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  masterchefcito/UART_control_inst/TX_control_inst0/tx_data16_reg[14]/Q
                         net (fo=1, routed)           0.054     1.716    masterchefcito/UART_control_inst/TX_control_inst0/p_1_in[6]
    SLICE_X1Y88          LUT5 (Prop_lut5_I0_O)        0.045     1.761 r  masterchefcito/UART_control_inst/TX_control_inst0/tx_data_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.761    masterchefcito/uart_basic_inst/uart_tx_blk/D[6]
    SLICE_X1Y88          FDRE                                         r  masterchefcito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.875     2.040    masterchefcito/uart_basic_inst/uart_tx_blk/clk_100M_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  masterchefcito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.092     1.626    masterchefcito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 masterchefcito/UART_control_inst/TX_control_inst0/tx_data16_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.602     1.521    masterchefcito/UART_control_inst/TX_control_inst0/clk_100M_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  masterchefcito/UART_control_inst/TX_control_inst0/tx_data16_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  masterchefcito/UART_control_inst/TX_control_inst0/tx_data16_reg[1]/Q
                         net (fo=1, routed)           0.054     1.716    masterchefcito/UART_control_inst/TX_control_inst0/tx_data16_reg_n_0_[1]
    SLICE_X1Y89          LUT5 (Prop_lut5_I4_O)        0.045     1.761 r  masterchefcito/UART_control_inst/TX_control_inst0/tx_data_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.761    masterchefcito/uart_basic_inst/uart_tx_blk/D[1]
    SLICE_X1Y89          FDRE                                         r  masterchefcito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.875     2.040    masterchefcito/uart_basic_inst/uart_tx_blk/clk_100M_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  masterchefcito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[1]/C
                         clock pessimism             -0.505     1.534    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.091     1.625    masterchefcito/uart_basic_inst/uart_tx_blk/tx_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 masterchefcito/reset_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/pb_deb0/pb_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.083%)  route 0.273ns (65.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.598     1.517    masterchefcito/clk_100M_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  masterchefcito/reset_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  masterchefcito/reset_sr_reg[1]/Q
                         net (fo=37, routed)          0.273     1.931    masterchefcito/pb_deb0/Q[0]
    SLICE_X7Y97          FDRE                                         r  masterchefcito/pb_deb0/pb_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.875     2.040    masterchefcito/pb_deb0/clk_100M_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  masterchefcito/pb_deb0/pb_cnt_reg[10]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X7Y97          FDRE (Hold_fdre_C_R)        -0.018     1.776    masterchefcito/pb_deb0/pb_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 masterchefcito/reset_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/pb_deb0/pb_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.083%)  route 0.273ns (65.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.598     1.517    masterchefcito/clk_100M_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  masterchefcito/reset_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  masterchefcito/reset_sr_reg[1]/Q
                         net (fo=37, routed)          0.273     1.931    masterchefcito/pb_deb0/Q[0]
    SLICE_X7Y97          FDRE                                         r  masterchefcito/pb_deb0/pb_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.875     2.040    masterchefcito/pb_deb0/clk_100M_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  masterchefcito/pb_deb0/pb_cnt_reg[12]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X7Y97          FDRE (Hold_fdre_C_R)        -0.018     1.776    masterchefcito/pb_deb0/pb_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 masterchefcito/reset_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterchefcito/pb_deb0/pb_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.141ns (34.083%)  route 0.273ns (65.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.598     1.517    masterchefcito/clk_100M_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  masterchefcito/reset_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  masterchefcito/reset_sr_reg[1]/Q
                         net (fo=37, routed)          0.273     1.931    masterchefcito/pb_deb0/Q[0]
    SLICE_X7Y97          FDRE                                         r  masterchefcito/pb_deb0/pb_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.875     2.040    masterchefcito/pb_deb0/clk_100M_IBUF_BUFG
    SLICE_X7Y97          FDRE                                         r  masterchefcito/pb_deb0/pb_cnt_reg[9]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X7Y97          FDRE (Hold_fdre_C_R)        -0.018     1.776    masterchefcito/pb_deb0/pb_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 slavecito/UART_RX_CTRL_inst/tx_operador2_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slavecito/ALU_DISPLAY/alucito/result_temp0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.387%)  route 0.208ns (59.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.568     1.487    slavecito/UART_RX_CTRL_inst/clk_100M_IBUF_BUFG
    SLICE_X11Y108        FDCE                                         r  slavecito/UART_RX_CTRL_inst/tx_operador2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y108        FDCE (Prop_fdce_C_Q)         0.141     1.628 r  slavecito/UART_RX_CTRL_inst/tx_operador2_reg[11]/Q
                         net (fo=3, routed)           0.208     1.837    slavecito/ALU_DISPLAY/alucito/Q[11]
    DSP48_X0Y42          DSP48E1                                      r  slavecito/ALU_DISPLAY/alucito/result_temp0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_100M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_100M_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.929     2.094    slavecito/ALU_DISPLAY/alucito/clk_100M_IBUF_BUFG
    DSP48_X0Y42          DSP48E1                                      r  slavecito/ALU_DISPLAY/alucito/result_temp0/CLK
                         clock pessimism             -0.500     1.594    
    DSP48_X0Y42          DSP48E1 (Hold_dsp48e1_CLK_B[11])
                                                      0.082     1.676    slavecito/ALU_DISPLAY/alucito/result_temp0
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.161    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_100M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     masterchefcito/UART_control_inst/TX_control_inst0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     masterchefcito/UART_control_inst/TX_control_inst0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     masterchefcito/UART_control_inst/TX_control_inst0/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y91     masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y93     masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y94     masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    slavecito/uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    slavecito/uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y113    slavecito/uart_basic_inst/uart_rx_blk/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    slavecito/uart_basic_inst/uart_rx_blk/bit_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y114    slavecito/uart_basic_inst/uart_rx_blk/bit_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y114    slavecito/uart_basic_inst/uart_rx_blk/spacing_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    slavecito/uart_basic_inst/baud8_tick_blk/acc_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y112    slavecito/uart_basic_inst/uart_rx_blk/bit_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     masterchefcito/UART_control_inst/TX_control_inst0/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     masterchefcito/UART_control_inst/TX_control_inst0/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     masterchefcito/UART_control_inst/TX_control_inst0/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y91     masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y93     masterchefcito/UART_control_inst/TX_control_inst0/hold_state_timer_reg[10]/C



