// Seed: 68987895
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  uwire id_3;
  generate
    if (1)
      if (id_3) begin
        id_4(
            .id_0(""), .id_1(id_2), .id_2(1 == 1), .id_3(0 == 1'b0), .id_4()
        );
      end
  endgenerate
endmodule
module module_1 (
    input  wor  id_0,
    output tri  id_1,
    input  tri1 id_2
);
  assign id_1 = id_0;
  generate
    wire id_4;
    if (1'b0) begin : id_5
      wire id_6;
    end else begin
      always @(1 or 1'b0 or negedge (1) + id_2 or id_0 == id_0) begin
        fork
          #1;
        join
      end
    end
  endgenerate
  int id_7;
  module_0(
      id_4, id_4
  );
endmodule
