WARNING: fr_FR.UTF-8 is not supported as a language.  Using usenglish.
Running: /usr/local/Xilinx134/13.4/ISE_DS/ISE/bin/lin/unwrapped/fuse -incremental -lib secureip -o /home/djemaa/workspace/ProjetInfo/exampleXilinx/binary/alu/alu_beh.isim -prj /home/djemaa/workspace/ProjetInfo/exampleXilinx/binary/alu/alu_beh.isim.prj work.test_bench 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/djemaa/workspace/ProjetInfo/exampleXilinx/sources/alu/rtl/alu.vhd" into library work
Parsing VHDL file "/home/djemaa/workspace/ProjetInfo/exampleXilinx/./sources/cores/cpt8/rtl/cpt8.vhd" into library work
Parsing VHDL file "/home/djemaa/workspace/ProjetInfo/exampleXilinx/sources/alu/rtl/test_bench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 37100 KB
Fuse CPU Usage: 900 ms
Compiling package standard
Compiling package std_logic_1164
WARNING:Simulator:752 - Running 32 bit ISIM on 64 bit Linux
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavior of entity test_bench
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/djemaa/workspace/ProjetInfo/exampleXilinx/binary/alu/alu_beh.isim
Fuse Memory Usage: 73800 KB
Fuse CPU Usage: 940 ms
GCC CPU Usage: 1160 ms
