<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>DRAMSimII: DRAMsimII::Rank Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
  <div class="navpath"><b>DRAMsimII</b>::<a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html">Rank</a>
  </div>
</div>
<div class="contents">
<h1>DRAMsimII::Rank Class Reference</h1><!-- doxytag: class="DRAMsimII::Rank" -->
<p>represents a logical rank  
<a href="#_details">More...</a></p>

<p><code>#include &lt;Rank.hh&gt;</code></p>
<div class="dynheader">
Collaboration diagram for DRAMsimII::Rank:</div>
<div class="dynsection">
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="class_d_r_a_msim_i_i_1_1_rank-members.html">List of all members.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a4d4cff8cd255d95b088a6d70cc07570d">refreshAllReady</a> () const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">is there a refresh command ready at each per bank queue  <a href="#a4d4cff8cd255d95b088a6d70cc07570d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_d_r_a_msim_i_i_1_1_command.html">Command</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a213753498fc0af7dea14cbfa5e53e3df">getCommand</a> (const unsigned <a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#af1ecef74d5e6a979ab3fef7fafca907e">bank</a>)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">get the next command in the queue for this bank  <a href="#a213753498fc0af7dea14cbfa5e53e3df"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd302ac19a7481c9dd6cce3af185fada"></a><!-- doxytag: member="DRAMsimII::Rank::issueRAS" ref="acd302ac19a7481c9dd6cce3af185fada" args="(const tick currentTime, const Command *currentCommand)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#acd302ac19a7481c9dd6cce3af185fada">issueRAS</a> (const tick currentTime, const <a class="el" href="class_d_r_a_msim_i_i_1_1_command.html">Command</a> *currentCommand)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">this logically issues a RAS command and updates all variables to reflect this <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaed6f0f5d0a6ee1b65ab7543a60cdf92"></a><!-- doxytag: member="DRAMsimII::Rank::issuePRE" ref="aaed6f0f5d0a6ee1b65ab7543a60cdf92" args="(const tick currentTime, const Command *currentCommand)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#aaed6f0f5d0a6ee1b65ab7543a60cdf92">issuePRE</a> (const tick currentTime, const <a class="el" href="class_d_r_a_msim_i_i_1_1_command.html">Command</a> *currentCommand)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">issue a precharge command to this rank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a666ea94c63822e59cc132968ae290751"></a><!-- doxytag: member="DRAMsimII::Rank::issueCASother" ref="a666ea94c63822e59cc132968ae290751" args="(const tick currentTime, const Command *currentCommand)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a666ea94c63822e59cc132968ae290751">issueCASother</a> (const tick currentTime, const <a class="el" href="class_d_r_a_msim_i_i_1_1_command.html">Command</a> *currentCommand)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">issue a read command to another rank at this time <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a15e78ee5c48538d717134278a7cc8cd4"></a><!-- doxytag: member="DRAMsimII::Rank::issueCASW" ref="a15e78ee5c48538d717134278a7cc8cd4" args="(const tick currentTime, const Command *currentCommand)" -->
bool&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a15e78ee5c48538d717134278a7cc8cd4">issueCASW</a> (const tick currentTime, const <a class="el" href="class_d_r_a_msim_i_i_1_1_command.html">Command</a> *currentCommand)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">issue a CASW command to this rank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a89bd002a9f75ea2638acb9ced38a4249"></a><!-- doxytag: member="DRAMsimII::Rank::issueCASWother" ref="a89bd002a9f75ea2638acb9ced38a4249" args="(const tick currentTime, const Command *currentCommand)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a89bd002a9f75ea2638acb9ced38a4249">issueCASWother</a> (const tick currentTime, const <a class="el" href="class_d_r_a_msim_i_i_1_1_command.html">Command</a> *currentCommand)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">issue a write command to another rank at this time <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60bd1d77cbcdb576c9069f8a85355bfd"></a><!-- doxytag: member="DRAMsimII::Rank::issueREF" ref="a60bd1d77cbcdb576c9069f8a85355bfd" args="(const tick currentTime)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a60bd1d77cbcdb576c9069f8a85355bfd">issueREF</a> (const tick currentTime)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">issue a refresh command to this rank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#aa9de29dd0e1e1acc4d13f4232ab59088">resetToTime</a> (const tick time)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">update this rank to seem like time started at a nonzero time  <a href="#aa9de29dd0e1e1acc4d13f4232ab59088"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6b32d7bde7506fce22151d4d9fbfc404"></a><!-- doxytag: member="DRAMsimII::Rank::next" ref="a6b32d7bde7506fce22151d4d9fbfc404" args="(Command::CommandType nextCommandType) const " -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a6b32d7bde7506fce22151d4d9fbfc404">next</a> (<a class="el" href="class_d_r_a_msim_i_i_1_1_command.html#a6da0b8d60d4902551918e57f30350e92">Command::CommandType</a> nextCommandType) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">returns the next time this command type may be issued <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#acedcb11333dd8281488e440ffc6a8711">getTotalPrechargeTime</a> (const tick currentTime) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">get the total length of time that this rank had all banks precharged  <a href="#acedcb11333dd8281488e440ffc6a8711"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a6826601315567089a09b6a53023672d9">getPrechargeTime</a> (const tick currentTime) const </td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">get the total length of time that this rank had all banks precharged since the last reset  <a href="#a6826601315567089a09b6a53023672d9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a322fa6968838e2c07924131af8b5b187"></a><!-- doxytag: member="DRAMsimII::Rank::resetPrechargeTime" ref="a322fa6968838e2c07924131af8b5b187" args="(const tick time)" -->
void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a322fa6968838e2c07924131af8b5b187">resetPrechargeTime</a> (const tick time)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">reset the accumulated precharge time for this rank <br/></td></tr>
<tr><td colspan="2"><h2>Public Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f99ad980186f688ca96c255b5c91942"></a><!-- doxytag: member="DRAMsimII::Rank::lastActivateTimes" ref="a4f99ad980186f688ca96c255b5c91942" args="" -->
boost::circular_buffer&lt; tick &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a4f99ad980186f688ca96c255b5c91942">lastActivateTimes</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RAS activation history to ensure tFAW is met. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1ecef74d5e6a979ab3fef7fafca907e"></a><!-- doxytag: member="DRAMsimII::Rank::bank" ref="af1ecef74d5e6a979ab3fef7fafca907e" args="" -->
std::vector&lt; <a class="el" href="class_d_r_a_msim_i_i_1_1_bank.html">Bank</a> &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#af1ecef74d5e6a979ab3fef7fafca907e">bank</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the banks within this rank <br/></td></tr>
<tr><td colspan="2"><h2>Protected Attributes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a578cb670379069e5da1d4c6adfb8b9a2"></a><!-- doxytag: member="DRAMsimII::Rank::lastRefreshTime" ref="a578cb670379069e5da1d4c6adfb8b9a2" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a578cb670379069e5da1d4c6adfb8b9a2">lastRefreshTime</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the time of the last refresh <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23d9e3d09a3e91d61836dee2e03417d9"></a><!-- doxytag: member="DRAMsimII::Rank::lastPrechargeAnyBankTime" ref="a23d9e3d09a3e91d61836dee2e03417d9" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a23d9e3d09a3e91d61836dee2e03417d9">lastPrechargeAnyBankTime</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the time of the last precharge <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca702047caedeece756f58cd22bcf643"></a><!-- doxytag: member="DRAMsimII::Rank::lastCASTime" ref="aca702047caedeece756f58cd22bcf643" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#aca702047caedeece756f58cd22bcf643">lastCASTime</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the time of the last CAS <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad25621bb78bc5740af9c467022ad5ff1"></a><!-- doxytag: member="DRAMsimII::Rank::lastCASWTime" ref="ad25621bb78bc5740af9c467022ad5ff1" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#ad25621bb78bc5740af9c467022ad5ff1">lastCASWTime</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the time of the last CASW <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a793b3e2860f080b65859b8c64722182a"></a><!-- doxytag: member="DRAMsimII::Rank::otherLastCASTime" ref="a793b3e2860f080b65859b8c64722182a" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a793b3e2860f080b65859b8c64722182a">otherLastCASTime</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the time of the most recent CAS from any other rank on this channel <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77dd4d8609b160c5ec6db3191a4d87d3"></a><!-- doxytag: member="DRAMsimII::Rank::otherLastCASWTime" ref="a77dd4d8609b160c5ec6db3191a4d87d3" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a77dd4d8609b160c5ec6db3191a4d87d3">otherLastCASWTime</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the time of the most recent CASW from any other rank on this channel <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb77e015a3b99f650532de70c07b2d93"></a><!-- doxytag: member="DRAMsimII::Rank::prechargeTime" ref="aeb77e015a3b99f650532de70c07b2d93" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#aeb77e015a3b99f650532de70c07b2d93">prechargeTime</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">total time that all banks in this rank are precharged in this epoch <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab3ff3515ed5cfef8ed24f76ac3ea274"></a><!-- doxytag: member="DRAMsimII::Rank::totalPrechargeTime" ref="aab3ff3515ed5cfef8ed24f76ac3ea274" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#aab3ff3515ed5cfef8ed24f76ac3ea274">totalPrechargeTime</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">total time that all banks are precharged, all time <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59ed61cd8b6c9e274497c437adecac49"></a><!-- doxytag: member="DRAMsimII::Rank::nextActivateTime" ref="a59ed61cd8b6c9e274497c437adecac49" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a59ed61cd8b6c9e274497c437adecac49">nextActivateTime</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the time at which an ACT may be sent to this rank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8293011ad2fd602dd30e43f7cca510e"></a><!-- doxytag: member="DRAMsimII::Rank::nextReadTime" ref="ab8293011ad2fd602dd30e43f7cca510e" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#ab8293011ad2fd602dd30e43f7cca510e">nextReadTime</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the time at which a CAS may be sent to this rank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56124c95faffa161c4e37f6db65f943c"></a><!-- doxytag: member="DRAMsimII::Rank::nextWriteTime" ref="a56124c95faffa161c4e37f6db65f943c" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a56124c95faffa161c4e37f6db65f943c">nextWriteTime</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the time at which a CASW may be sent to this rank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a9afe5766794463fd312f978d207bcb"></a><!-- doxytag: member="DRAMsimII::Rank::nextRefreshTime" ref="a3a9afe5766794463fd312f978d207bcb" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a3a9afe5766794463fd312f978d207bcb">nextRefreshTime</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the time at which a Ref may be sent to this rank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f7af9163075b15ab345b29a0be875ce"></a><!-- doxytag: member="DRAMsimII::Rank::lastCalculationTime" ref="a6f7af9163075b15ab345b29a0be875ce" args="" -->
tick&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a6f7af9163075b15ab345b29a0be875ce">lastCalculationTime</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the time at which the last power calculation was done <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e62f84cb1dfb615c3609112b5bb4222"></a><!-- doxytag: member="DRAMsimII::Rank::lastCASLength" ref="a1e62f84cb1dfb615c3609112b5bb4222" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a1e62f84cb1dfb615c3609112b5bb4222">lastCASLength</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the length of the last CAS <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a11af9792fcf7e48ec2df25c807e4708f"></a><!-- doxytag: member="DRAMsimII::Rank::lastCASWLength" ref="a11af9792fcf7e48ec2df25c807e4708f" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a11af9792fcf7e48ec2df25c807e4708f">lastCASWLength</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the length of the last CASW <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a581c24fba006c13b3acf0ed056cf1914"></a><!-- doxytag: member="DRAMsimII::Rank::otherLastCASLength" ref="a581c24fba006c13b3acf0ed056cf1914" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a581c24fba006c13b3acf0ed056cf1914">otherLastCASLength</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the length of the last CAS on any other rank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a126e34b8d0835a4fe61c2236fa2a3f2c"></a><!-- doxytag: member="DRAMsimII::Rank::otherLastCASWLength" ref="a126e34b8d0835a4fe61c2236fa2a3f2c" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a126e34b8d0835a4fe61c2236fa2a3f2c">otherLastCASWLength</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the length of the last CASW on any other rank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a884e8a2f3771a545733a308dde5dd13f"></a><!-- doxytag: member="DRAMsimII::Rank::CASLength" ref="a884e8a2f3771a545733a308dde5dd13f" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a884e8a2f3771a545733a308dde5dd13f">CASLength</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">total cycles the bus spent sending data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab86c1fae4862cef50536b50b5cc3723f"></a><!-- doxytag: member="DRAMsimII::Rank::CASWLength" ref="ab86c1fae4862cef50536b50b5cc3723f" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#ab86c1fae4862cef50536b50b5cc3723f">CASWLength</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the total cycles the bus spent receiving data <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="affbf67886f2bc55eaf601710c63f5152"></a><!-- doxytag: member="DRAMsimII::Rank::rankID" ref="affbf67886f2bc55eaf601710c63f5152" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#affbf67886f2bc55eaf601710c63f5152">rankID</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the ordinal number of this rank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0180a5d1ab8f4ba541caa7409ab5b533"></a><!-- doxytag: member="DRAMsimII::Rank::lastBankID" ref="a0180a5d1ab8f4ba541caa7409ab5b533" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a0180a5d1ab8f4ba541caa7409ab5b533">lastBankID</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">id of the last accessed bank of this rank <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86ddad92c9314e053da64c8d9ae89f46"></a><!-- doxytag: member="DRAMsimII::Rank::banksPrecharged" ref="a86ddad92c9314e053da64c8d9ae89f46" args="" -->
unsigned&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a86ddad92c9314e053da64c8d9ae89f46">banksPrecharged</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the number of banks in the precharge state <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a423960631a7c1abed12210724d89dc72"></a><!-- doxytag: member="DRAMsimII::Rank::tags" ref="a423960631a7c1abed12210724d89dc72" args="" -->
Cache&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="class_d_r_a_msim_i_i_1_1_rank.html#a423960631a7c1abed12210724d89dc72">tags</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">the tagstore of the emulated cache <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>represents a logical rank </p>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a213753498fc0af7dea14cbfa5e53e3df"></a><!-- doxytag: member="DRAMsimII::Rank::getCommand" ref="a213753498fc0af7dea14cbfa5e53e3df" args="(const unsigned bank)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="class_d_r_a_msim_i_i_1_1_command.html">Command</a> * Rank::getCommand </td>
          <td>(</td>
          <td class="paramtype">const unsigned&nbsp;</td>
          <td class="paramname"> <em>thisBank</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>get the next command in the queue for this bank </p>
<p>simply return the command for this bank if it is not a refresh all command otherwise remove the refresh all commands from all the other queues, assuming there is a refresh all command at the head of each, else return null </p>
<dl class="author"><dt><b>Author:</b></dt><dd>Joe Gross </dd></dl>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>thisBank</em>&nbsp;</td><td>the ordinal of the bank to get the next command for (0..n) </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>the next command to be issued for this bank </dd></dl>

</div>
</div>
<a class="anchor" id="a6826601315567089a09b6a53023672d9"></a><!-- doxytag: member="DRAMsimII::Rank::getPrechargeTime" ref="a6826601315567089a09b6a53023672d9" args="(const tick currentTime) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tick Rank::getPrechargeTime </td>
          <td>(</td>
          <td class="paramtype">const tick&nbsp;</td>
          <td class="paramname"> <em>currentTime</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>get the total length of time that this rank had all banks precharged since the last reset </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>cycles all banks are precharged </dd></dl>

</div>
</div>
<a class="anchor" id="acedcb11333dd8281488e440ffc6a8711"></a><!-- doxytag: member="DRAMsimII::Rank::getTotalPrechargeTime" ref="acedcb11333dd8281488e440ffc6a8711" args="(const tick currentTime) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">tick Rank::getTotalPrechargeTime </td>
          <td>(</td>
          <td class="paramtype">const tick&nbsp;</td>
          <td class="paramname"> <em>currentTime</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>get the total length of time that this rank had all banks precharged </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>cycles all banks are precharged </dd></dl>

</div>
</div>
<a class="anchor" id="a4d4cff8cd255d95b088a6d70cc07570d"></a><!-- doxytag: member="DRAMsimII::Rank::refreshAllReady" ref="a4d4cff8cd255d95b088a6d70cc07570d" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool Rank::refreshAllReady </td>
          <td>(</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>is there a refresh command ready at each per bank queue </p>
<p>if there is a refresh all command at the head of each per bank queue, then the next command for this rank is a refresh all banks command<br/>
 this is signified by inserting a refresh all command into the tail of each queue and removing them when they all reach the front<br/>
 this is done to ensure that a refresh command will never disturb an open row that has a waiting CAS, as the refresh command will ruin the row </p>
<dl class="author"><dt><b>Author:</b></dt><dd>Joe Gross </dd></dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>true if all queue heads have refresh all commands </dd></dl>

</div>
</div>
<a class="anchor" id="aa9de29dd0e1e1acc4d13f4232ab59088"></a><!-- doxytag: member="DRAMsimII::Rank::resetToTime" ref="aa9de29dd0e1e1acc4d13f4232ab59088" args="(const tick time)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void Rank::resetToTime </td>
          <td>(</td>
          <td class="paramtype">const tick&nbsp;</td>
          <td class="paramname"> <em>time</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>update this rank to seem like time started at a nonzero time </p>
<p>used when the simulator has fast forwarded to a certain time and then begun detailed simulation. this function will avoid giving too large/small values after a simple-&gt;detailed switch </p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>src/Rank.hh</li>
<li>src/Rank.cc</li>
</ul>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Mar 11 22:29:58 2010 for DRAMSimII by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
