"('chain', 'ease', 'character', 'long', '41', 'easiest', 'running', '136', 'goes', 'waves', 'need', 'using', '80', 'page', 'compiles', 'occurring')","[['ease', 'character', 'long'], ['ease', 'character', 'using', '41'], ['ease', 'character', 'using', '136', '80', 'running', 'page', 'easiest'], ['ease', 'character', 'goes'], ['ease', 'character', 'waves'], ['ease', 'character', 'using', '136', '80', 'running', 'chain', 'need'], ['ease', 'character', 'compiles', 'occurring'], ['long', 'character', 'using', '41'], ['long', 'character', 'using', '136', '80', 'running', 'page', 'easiest'], ['long', 'character', 'goes'], ['long', 'character', 'waves'], ['long', 'character', 'using', '136', '80', 'running', 'chain', 'need'], ['long', 'character', 'compiles', 'occurring'], ['41', 'using', '136', '80', 'running', 'page', 'easiest'], ['41', 'using', 'character', 'goes'], ['41', 'using', 'character', 'waves'], ['41', 'using', '136', '80', 'running', 'chain', 'need'], ['41', 'using', 'character', 'compiles', 'occurring'], ['easiest', 'page', 'running', '80', '136', 'using', 'character', 'goes'], ['easiest', 'page', 'running', '80', '136', 'using', 'character', 'waves'], ['easiest', 'page', 'running', 'chain', 'need'], ['easiest', 'page', 'running', '80', '136', 'using', 'character', 'compiles', 'occurring'], ['goes', 'character', 'waves'], ['goes', 'character', 'using', '136', '80', 'running', 'chain', 'need'], ['goes', 'character', 'compiles', 'occurring'], ['waves', 'character', 'using', '136', '80', 'running', 'chain', 'need'], ['waves', 'character', 'compiles', 'occurring'], ['need', 'chain', 'running', '80', '136', 'using', 'character', 'compiles', 'occurring']]"
"('execution code', 'flags', 'condition execution')","[['execution code', 'flags', 'condition execution']]"
"('project', 'tar.gz', 'i_irq', 'r1')","[['tar.gz', 'project', 'i_irq'], ['tar.gz', 'project', 'r1'], ['i_irq', 'project', 'r1']]"
"('reasons', 'virtex-6 development', 'xilinx virtex-6')","[['reasons', 'xilinx virtex-6', 'virtex-6 development']]"
"('test_module.v',)",[['test_module.v']]
"('steps',)",[['steps']]
"('index', '00', 'greater', 'two', 'module', '4.', 'shifts', 'write enable,', 'cs')","[['00', 'greater', '4.', 'shifts', 'cs', 'two', 'index', 'module'], ['00', 'greater', '4.', 'shifts', 'cs', 'two', 'index', 'write enable,'], ['module', 'index', 'write enable,']]"
"('vcd', 'vcd output file')","[['vcd', 'vcd output file']]"
"('load address', 'load instruction,', 'a25_config_definesv defines')","[['load address', 'a25_config_definesv defines', 'load instruction,']]"
"('booth algorithm', 'stand-alone', 'logic area')","[['booth algorithm', 'logic area', 'stand-alone']]"
"('-a', 'flow', 'parity bits,', 'address_nxt', 'risc', 'verilog code,', 'run -a', 'dabhand', '""acorn', 'block rams', 'hardware flow')","[['flow', 'verilog code,', 'parity bits,'], ['flow', 'verilog code,', 'run -a', '-a', 'risc', 'block rams', 'address_nxt'], ['flow', 'verilog code,', 'run -a', '-a', 'risc', 'dabhand'], ['flow', 'verilog code,', 'run -a', '-a', 'risc', 'block rams', '""acorn'], ['flow', 'verilog code,', 'hardware flow'], ['parity bits,', 'verilog code,', 'run -a', '-a', 'risc', 'block rams', 'address_nxt'], ['parity bits,', 'verilog code,', 'run -a', '-a', 'risc', 'dabhand'], ['parity bits,', 'verilog code,', 'run -a', '-a', 'risc', 'block rams', '""acorn'], ['parity bits,', 'verilog code,', 'hardware flow'], ['address_nxt', 'block rams', 'risc', 'dabhand'], ['address_nxt', 'block rams', '""acorn'], ['address_nxt', 'block rams', 'risc', '-a', 'run -a', 'verilog code,', 'hardware flow'], ['dabhand', 'risc', 'block rams', '""acorn'], ['dabhand', 'risc', '-a', 'run -a', 'verilog code,', 'hardware flow'], ['""acorn', 'block rams', 'risc', '-a', 'run -a', 'verilog code,', 'hardware flow']]"
"('handler', 'system service', '14', 'exception handler')","[['handler', '14', 'system service'], ['handler', '14', 'exception handler'], ['system service', '14', 'exception handler']]"
"('swap instruction', 'cache_swap', 'nop', 'swp instruction', 'swp')","[['swp instruction', 'cache_swap', 'swap instruction', 'nop', 'swp']]"
"('code', 'ram16', 'mux', 'r14_firq', 'uart_rx', 'sourcery package,', 'movs_bug', '23', 'test_uart', 'correct functionality', 'internal', 'usage', 'development', 'tests', 'code sourcery', 'accumulate', 'password', 'bug', 'uart', 'bicne', 'swap byte', 'amber amber', 'ethmac_reg')","[['ram16', 'bug', 'bicne', 'tests', '23', 'code', 'mux'], ['ram16', 'bug', 'uart_rx'], ['ram16', 'bug', 'bicne', 'tests', '23', 'code', 'sourcery package,'], ['ram16', 'bug', 'bicne', 'tests', 'test_uart'], ['ram16', 'bug', 'bicne', 'tests', '23', 'correct functionality'], ['ram16', 'bug', 'internal'], ['ram16', 'bug', 'bicne', 'tests', '23', 'code', 'usage'], ['ram16', 'bug', 'bicne', 'tests', 'development'], ['ram16', 'bug', 'bicne', 'tests', '23', 'code', 'code sourcery'], ['ram16', 'bug', 'bicne', 'tests', '23', 'code', 'password'], ['ram16', 'bug', 'movs_bug', 'accumulate', 'swap byte'], ['ram16', 'bug', 'movs_bug', 'accumulate', 'r14_firq', 'amber amber'], ['ram16', 'bug', 'ethmac_reg'], ['mux', 'code', '23', 'tests', 'bicne', 'bug', 'uart_rx'], ['mux', 'code', 'sourcery package,'], ['mux', 'code', '23', 'tests', 'test_uart'], ['mux', 'code', '23', 'correct functionality'], ['mux', 'code', '23', 'tests', 'bicne', 'bug', 'internal'], ['mux', 'code', 'usage'], ['mux', 'code', '23', 'tests', 'development'], ['mux', 'code', 'code sourcery'], ['mux', 'code', 'password'], ['mux', 'code', '23', 'tests', 'bicne', 'bug', 'movs_bug', 'accumulate', 'swap byte'], ['mux', 'code', '23', 'tests', 'bicne', 'bug', 'movs_bug', 'accumulate', 'r14_firq', 'amber amber'], ['mux', 'code', '23', 'tests', 'bicne', 'bug', 'ethmac_reg'], ['uart_rx', 'bug', 'bicne', 'tests', '23', 'code', 'sourcery package,'], ['uart_rx', 'bug', 'bicne', 'tests', 'test_uart'], ['uart_rx', 'bug', 'bicne', 'tests', '23', 'correct functionality'], ['uart_rx', 'bug', 'internal'], ['uart_rx', 'bug', 'bicne', 'tests', '23', 'code', 'usage'], ['uart_rx', 'bug', 'bicne', 'tests', 'development'], ['uart_rx', 'bug', 'bicne', 'tests', '23', 'code', 'code sourcery'], ['uart_rx', 'bug', 'bicne', 'tests', '23', 'code', 'password'], ['uart_rx', 'bug', 'movs_bug', 'accumulate', 'swap byte'], ['uart_rx', 'bug', 'movs_bug', 'accumulate', 'r14_firq', 'amber amber'], ['uart_rx', 'bug', 'ethmac_reg'], ['sourcery package,', 'code', '23', 'tests', 'test_uart'], ['sourcery package,', 'code', '23', 'correct functionality'], ['sourcery package,', 'code', '23', 'tests', 'bicne', 'bug', 'internal'], ['sourcery package,', 'code', 'usage'], ['sourcery package,', 'code', '23', 'tests', 'development'], ['sourcery package,', 'code', 'code sourcery'], ['sourcery package,', 'code', 'password'], ['sourcery package,', 'code', '23', 'tests', 'bicne', 'bug', 'movs_bug', 'accumulate', 'swap byte'], ['sourcery package,', 'code', '23', 'tests', 'bicne', 'bug', 'movs_bug', 'accumulate', 'r14_firq', 'amber amber'], ['sourcery package,', 'code', '23', 'tests', 'bicne', 'bug', 'ethmac_reg'], ['test_uart', 'tests', '23', 'correct functionality'], ['test_uart', 'tests', 'bicne', 'bug', 'internal'], ['test_uart', 'tests', '23', 'code', 'usage'], ['test_uart', 'tests', 'development'], ['test_uart', 'tests', '23', 'code', 'code sourcery'], ['test_uart', 'tests', '23', 'code', 'password'], ['test_uart', 'tests', 'bicne', 'bug', 'movs_bug', 'accumulate', 'swap byte'], ['test_uart', 'tests', 'bicne', 'bug', 'movs_bug', 'accumulate', 'r14_firq', 'amber amber'], ['test_uart', 'tests', 'bicne', 'bug', 'ethmac_reg'], ['correct functionality', '23', 'tests', 'bicne', 'bug', 'internal'], ['correct functionality', '23', 'code', 'usage'], ['correct functionality', '23', 'tests', 'development'], ['correct functionality', '23', 'code', 'code sourcery'], ['correct functionality', '23', 'code', 'password'], ['correct functionality', '23', 'tests', 'bicne', 'bug', 'movs_bug', 'accumulate', 'swap byte'], ['correct functionality', '23', 'tests', 'bicne', 'bug', 'movs_bug', 'accumulate', 'r14_firq', 'amber amber'], ['correct functionality', '23', 'tests', 'bicne', 'bug', 'ethmac_reg'], ['internal', 'bug', 'bicne', 'tests', '23', 'code', 'usage'], ['internal', 'bug', 'bicne', 'tests', 'development'], ['internal', 'bug', 'bicne', 'tests', '23', 'code', 'code sourcery'], ['internal', 'bug', 'bicne', 'tests', '23', 'code', 'password'], ['internal', 'bug', 'movs_bug', 'accumulate', 'swap byte'], ['internal', 'bug', 'movs_bug', 'accumulate', 'r14_firq', 'amber amber'], ['internal', 'bug', 'ethmac_reg'], ['usage', 'code', '23', 'tests', 'development'], ['usage', 'code', 'code sourcery'], ['usage', 'code', 'password'], ['usage', 'code', '23', 'tests', 'bicne', 'bug', 'movs_bug', 'accumulate', 'swap byte'], ['usage', 'code', '23', 'tests', 'bicne', 'bug', 'movs_bug', 'accumulate', 'r14_firq', 'amber amber'], ['usage', 'code', '23', 'tests', 'bicne', 'bug', 'ethmac_reg'], ['development', 'tests', '23', 'code', 'code sourcery'], ['development', 'tests', '23', 'code', 'password'], ['development', 'tests', 'bicne', 'bug', 'movs_bug', 'accumulate', 'swap byte'], ['development', 'tests', 'bicne', 'bug', 'movs_bug', 'accumulate', 'r14_firq', 'amber amber'], ['development', 'tests', 'bicne', 'bug', 'ethmac_reg'], ['code sourcery', 'code', 'password'], ['code sourcery', 'code', '23', 'tests', 'bicne', 'bug', 'movs_bug', 'accumulate', 'swap byte'], ['code sourcery', 'code', '23', 'tests', 'bicne', 'bug', 'movs_bug', 'accumulate', 'r14_firq', 'amber amber'], ['code sourcery', 'code', '23', 'tests', 'bicne', 'bug', 'ethmac_reg'], ['password', 'code', '23', 'tests', 'bicne', 'bug', 'movs_bug', 'accumulate', 'swap byte'], ['password', 'code', '23', 'tests', 'bicne', 'bug', 'movs_bug', 'accumulate', 'r14_firq', 'amber amber'], ['password', 'code', '23', 'tests', 'bicne', 'bug', 'ethmac_reg'], ['swap byte', 'accumulate', 'r14_firq', 'amber amber'], ['swap byte', 'accumulate', 'movs_bug', 'bug', 'ethmac_reg'], ['amber amber', 'r14_firq', 'accumulate', 'movs_bug', 'bug', 'ethmac_reg']]"
"('provides', 'algorithm', 'concatenation', ""booth's"", 'stalled', 'multiplication', 'branch target,', 'correct')","[['provides', 'multiplication', 'concatenation', ""booth's""], ['provides', 'multiplication', 'stalled'], ['provides', 'multiplication', 'branch target,', 'algorithm', 'correct'], [""booth's"", 'concatenation', 'multiplication', 'stalled'], [""booth's"", 'concatenation', 'multiplication', 'branch target,', 'algorithm', 'correct'], ['stalled', 'multiplication', 'branch target,', 'algorithm', 'correct']]"
"('enable', 'buses')","[['enable', 'buses']]"
"('better', 'completely', 'closely')","[['better', 'closely', 'completely']]"
"('xilinx sp605', 'uart connection')","[['xilinx sp605', 'uart connection']]"
"('develop', 'longer', 'language', 'basis')","[['develop', 'language', 'basis', 'longer']]"
"('barrel', 'a25_shifter.v', 'a23_decompile.v')","[['a25_shifter.v', 'barrel', 'a23_decompile.v']]"
"('high', 'resulting', '3072', 'necessary')","[['high', '3072', 'necessary', 'resulting']]"
"('ignore', 'rotate')","[['ignore', 'rotate']]"
"('fast interrupt', 'register value', 'opcode_2', 'irqs', 'tst', 'mvn')","[['register value', 'mvn', 'irqs'], ['register value', 'mvn', 'fast interrupt', 'opcode_2', 'tst'], ['irqs', 'mvn', 'fast interrupt', 'opcode_2', 'tst']]"
"('loader v20110117211518', 'amber boot', '.mem file', 'patch files,', 'patch', 'waveform viewer')","[['loader v20110117211518', '.mem file', 'amber boot', 'patch files,'], ['loader v20110117211518', '.mem file', 'patch'], ['loader v20110117211518', '.mem file', 'amber boot', 'waveform viewer'], ['patch files,', 'amber boot', '.mem file', 'patch'], ['patch files,', 'amber boot', 'waveform viewer'], ['patch', '.mem file', 'amber boot', 'waveform viewer']]"
"('ldr_str_pc',)",[['ldr_str_pc']]
"('twice', 'whole', 'triggered', 'row')","[['whole', 'twice', 'triggered', 'row']]"
"('lowest', 'fetched', 'parameters', '19', 'sequential', 'consecutive', 'requires')","[['fetched', 'requires', '19', 'parameters'], ['fetched', 'requires', 'sequential'], ['fetched', 'requires', '19', 'lowest', 'consecutive'], ['parameters', '19', 'requires', 'sequential'], ['parameters', '19', 'lowest', 'consecutive'], ['sequential', 'requires', '19', 'lowest', 'consecutive']]"
"('vcd output', 'simulation')","[['vcd output', 'simulation']]"
"('a23_execute.v', 'i_wb_ack')","[['a23_execute.v', 'i_wb_ack']]"
"('general public license', 'gnu lesser general', 'gnu lesser general public', 'lesser general', 'lesser general public')","[['gnu lesser general public', 'gnu lesser general', 'general public license', 'lesser general'], ['gnu lesser general public', 'gnu lesser general', 'general public license', 'lesser general public'], ['lesser general', 'general public license', 'lesser general public']]"
"('18', 'complement', 'hi', 'locations', 'stack')","[['hi', 'complement', 'stack', '18', 'locations']]"
"('addition', 'short')","[['addition', 'short']]"
"('agrees', '4.2')","[['agrees', '4.2']]"
"('amber system', ""'w'"", 'xilinx coregen')","[['amber system', 'xilinx coregen', ""'w'""]]"
"('support',)",[['support']]
"('50000', 'bones', 'incorporated', 'linux file system')","[['50000', 'incorporated', 'bones'], ['50000', 'incorporated', 'linux file system'], ['bones', 'incorporated', 'linux file system']]"
"('buffered', 'requests', '28', 'either', 'name description')","[['requests', '28', 'buffered', 'either', 'name description']]"
"('sourcery',)",[['sourcery']]
"('bl', 'tst r2,', 'bicne r2,')","[['tst r2,', 'bl', 'bicne r2,']]"
"('wrappers', 'including')","[['wrappers', 'including']]"
"('system -a', 'data manual,', 'technology inc.,', 'risc machine', 'copyright dabs', 'vlsi technology')","[['data manual,', 'system -a', 'technology inc.,'], ['data manual,', 'system -a', 'risc machine'], ['data manual,', 'system -a', 'copyright dabs'], ['data manual,', 'system -a', 'vlsi technology'], ['technology inc.,', 'system -a', 'risc machine'], ['technology inc.,', 'system -a', 'copyright dabs'], ['technology inc.,', 'system -a', 'vlsi technology'], ['risc machine', 'system -a', 'copyright dabs'], ['risc machine', 'system -a', 'vlsi technology'], ['copyright dabs', 'system -a', 'vlsi technology']]"
"('virtex-6 controller',)",[['virtex-6 controller']]
"('81', '134')","[['81', '134']]"
"('supporting', 'fpga synthesis makefile', 'verifying', 'focus', 'written', 'important')","[['supporting', 'fpga synthesis makefile', 'verifying', 'important', 'focus'], ['supporting', 'fpga synthesis makefile', 'verifying', 'important', 'written'], ['focus', 'important', 'written']]"
"('etc',)",[['etc']]
"('spartan-6', 'xilinx spartan-6 ddr3')","[['spartan-6', 'xilinx spartan-6 ddr3']]"
"('independent', 'block data transfer', 'transfer software interrupt', 'coprocessor data coregop', 'processing', 'register transfer software', 'xilinx sp605 spartan-6', 'coprocessor cortrans register', 'data codtrans transfer', 'transfer coprocessor data', 'coregop operation coprocessor', 'data transfer mtrans', 'coprocessor data codtrans', 'data coregop operation', 'transfer mtrans branch', 'tells', 'sp605 spartan-6 fpga', '4096')","[['block data transfer', 'processing', 'transfer software interrupt'], ['block data transfer', 'processing', 'coprocessor data coregop'], ['block data transfer', 'processing', 'register transfer software'], ['block data transfer', 'processing', 'xilinx sp605 spartan-6'], ['block data transfer', 'processing', 'coprocessor cortrans register'], ['block data transfer', 'processing', 'data codtrans transfer'], ['block data transfer', 'processing', 'transfer coprocessor data'], ['block data transfer', 'processing', 'coregop operation coprocessor'], ['block data transfer', 'processing', 'data transfer mtrans'], ['block data transfer', 'processing', 'coprocessor data codtrans'], ['block data transfer', 'processing', 'data coregop operation'], ['block data transfer', 'processing', 'transfer mtrans branch'], ['block data transfer', 'processing', 'independent', 'tells'], ['block data transfer', 'processing', 'sp605 spartan-6 fpga'], ['block data transfer', 'processing', 'independent', '4096'], ['transfer software interrupt', 'processing', 'coprocessor data coregop'], ['transfer software interrupt', 'processing', 'register transfer software'], ['transfer software interrupt', 'processing', 'xilinx sp605 spartan-6'], ['transfer software interrupt', 'processing', 'coprocessor cortrans register'], ['transfer software interrupt', 'processing', 'data codtrans transfer'], ['transfer software interrupt', 'processing', 'transfer coprocessor data'], ['transfer software interrupt', 'processing', 'coregop operation coprocessor'], ['transfer software interrupt', 'processing', 'data transfer mtrans'], ['transfer software interrupt', 'processing', 'coprocessor data codtrans'], ['transfer software interrupt', 'processing', 'data coregop operation'], ['transfer software interrupt', 'processing', 'transfer mtrans branch'], ['transfer software interrupt', 'processing', 'independent', 'tells'], ['transfer software interrupt', 'processing', 'sp605 spartan-6 fpga'], ['transfer software interrupt', 'processing', 'independent', '4096'], ['coprocessor data coregop', 'processing', 'register transfer software'], ['coprocessor data coregop', 'processing', 'xilinx sp605 spartan-6'], ['coprocessor data coregop', 'processing', 'coprocessor cortrans register'], ['coprocessor data coregop', 'processing', 'data codtrans transfer'], ['coprocessor data coregop', 'processing', 'transfer coprocessor data'], ['coprocessor data coregop', 'processing', 'coregop operation coprocessor'], ['coprocessor data coregop', 'processing', 'data transfer mtrans'], ['coprocessor data coregop', 'processing', 'coprocessor data codtrans'], ['coprocessor data coregop', 'processing', 'data coregop operation'], ['coprocessor data coregop', 'processing', 'transfer mtrans branch'], ['coprocessor data coregop', 'processing', 'independent', 'tells'], ['coprocessor data coregop', 'processing', 'sp605 spartan-6 fpga'], ['coprocessor data coregop', 'processing', 'independent', '4096'], ['register transfer software', 'processing', 'xilinx sp605 spartan-6'], ['register transfer software', 'processing', 'coprocessor cortrans register'], ['register transfer software', 'processing', 'data codtrans transfer'], ['register transfer software', 'processing', 'transfer coprocessor data'], ['register transfer software', 'processing', 'coregop operation coprocessor'], ['register transfer software', 'processing', 'data transfer mtrans'], ['register transfer software', 'processing', 'coprocessor data codtrans'], ['register transfer software', 'processing', 'data coregop operation'], ['register transfer software', 'processing', 'transfer mtrans branch'], ['register transfer software', 'processing', 'independent', 'tells'], ['register transfer software', 'processing', 'sp605 spartan-6 fpga'], ['register transfer software', 'processing', 'independent', '4096'], ['xilinx sp605 spartan-6', 'processing', 'coprocessor cortrans register'], ['xilinx sp605 spartan-6', 'processing', 'data codtrans transfer'], ['xilinx sp605 spartan-6', 'processing', 'transfer coprocessor data'], ['xilinx sp605 spartan-6', 'processing', 'coregop operation coprocessor'], ['xilinx sp605 spartan-6', 'processing', 'data transfer mtrans'], ['xilinx sp605 spartan-6', 'processing', 'coprocessor data codtrans'], ['xilinx sp605 spartan-6', 'processing', 'data coregop operation'], ['xilinx sp605 spartan-6', 'processing', 'transfer mtrans branch'], ['xilinx sp605 spartan-6', 'processing', 'independent', 'tells'], ['xilinx sp605 spartan-6', 'processing', 'sp605 spartan-6 fpga'], ['xilinx sp605 spartan-6', 'processing', 'independent', '4096'], ['coprocessor cortrans register', 'processing', 'data codtrans transfer'], ['coprocessor cortrans register', 'processing', 'transfer coprocessor data'], ['coprocessor cortrans register', 'processing', 'coregop operation coprocessor'], ['coprocessor cortrans register', 'processing', 'data transfer mtrans'], ['coprocessor cortrans register', 'processing', 'coprocessor data codtrans'], ['coprocessor cortrans register', 'processing', 'data coregop operation'], ['coprocessor cortrans register', 'processing', 'transfer mtrans branch'], ['coprocessor cortrans register', 'processing', 'independent', 'tells'], ['coprocessor cortrans register', 'processing', 'sp605 spartan-6 fpga'], ['coprocessor cortrans register', 'processing', 'independent', '4096'], ['data codtrans transfer', 'processing', 'transfer coprocessor data'], ['data codtrans transfer', 'processing', 'coregop operation coprocessor'], ['data codtrans transfer', 'processing', 'data transfer mtrans'], ['data codtrans transfer', 'processing', 'coprocessor data codtrans'], ['data codtrans transfer', 'processing', 'data coregop operation'], ['data codtrans transfer', 'processing', 'transfer mtrans branch'], ['data codtrans transfer', 'processing', 'independent', 'tells'], ['data codtrans transfer', 'processing', 'sp605 spartan-6 fpga'], ['data codtrans transfer', 'processing', 'independent', '4096'], ['transfer coprocessor data', 'processing', 'coregop operation coprocessor'], ['transfer coprocessor data', 'processing', 'data transfer mtrans'], ['transfer coprocessor data', 'processing', 'coprocessor data codtrans'], ['transfer coprocessor data', 'processing', 'data coregop operation'], ['transfer coprocessor data', 'processing', 'transfer mtrans branch'], ['transfer coprocessor data', 'processing', 'independent', 'tells'], ['transfer coprocessor data', 'processing', 'sp605 spartan-6 fpga'], ['transfer coprocessor data', 'processing', 'independent', '4096'], ['coregop operation coprocessor', 'processing', 'data transfer mtrans'], ['coregop operation coprocessor', 'processing', 'coprocessor data codtrans'], ['coregop operation coprocessor', 'processing', 'data coregop operation'], ['coregop operation coprocessor', 'processing', 'transfer mtrans branch'], ['coregop operation coprocessor', 'processing', 'independent', 'tells'], ['coregop operation coprocessor', 'processing', 'sp605 spartan-6 fpga'], ['coregop operation coprocessor', 'processing', 'independent', '4096'], ['data transfer mtrans', 'processing', 'coprocessor data codtrans'], ['data transfer mtrans', 'processing', 'data coregop operation'], ['data transfer mtrans', 'processing', 'transfer mtrans branch'], ['data transfer mtrans', 'processing', 'independent', 'tells'], ['data transfer mtrans', 'processing', 'sp605 spartan-6 fpga'], ['data transfer mtrans', 'processing', 'independent', '4096'], ['coprocessor data codtrans', 'processing', 'data coregop operation'], ['coprocessor data codtrans', 'processing', 'transfer mtrans branch'], ['coprocessor data codtrans', 'processing', 'independent', 'tells'], ['coprocessor data codtrans', 'processing', 'sp605 spartan-6 fpga'], ['coprocessor data codtrans', 'processing', 'independent', '4096'], ['data coregop operation', 'processing', 'transfer mtrans branch'], ['data coregop operation', 'processing', 'independent', 'tells'], ['data coregop operation', 'processing', 'sp605 spartan-6 fpga'], ['data coregop operation', 'processing', 'independent', '4096'], ['transfer mtrans branch', 'processing', 'independent', 'tells'], ['transfer mtrans branch', 'processing', 'sp605 spartan-6 fpga'], ['transfer mtrans branch', 'processing', 'independent', '4096'], ['tells', 'independent', 'processing', 'sp605 spartan-6 fpga'], ['tells', 'independent', '4096'], ['sp605 spartan-6 fpga', 'processing', 'independent', '4096']]"
"('updated', 'anding', 'port list', 'mvn operation')","[['updated', 'mvn operation', 'port list', 'anding']]"
"('selects', 'notation', 'extend')","[['selects', 'notation', 'extend']]"
"('lrd',)",[['lrd']]
"('suite', 'final')","[['suite', 'final']]"
"('104', 'writing')","[['104', 'writing']]"
"('10', 'ddr3 main memory', 'signal', 'uses', 'testbench', 'relating', 'verilog simulator work')","[['signal', 'uses', '10', 'testbench'], ['signal', 'uses', 'ddr3 main memory', 'relating'], ['signal', 'uses', 'verilog simulator work'], ['testbench', '10', 'uses', 'ddr3 main memory', 'relating'], ['testbench', '10', 'uses', 'verilog simulator work'], ['relating', 'ddr3 main memory', 'uses', 'verilog simulator work']]"
"('linux',)",[['linux']]
"('12',)",[['12']]
"('encoding', 'z v', 'v c', 'n z')","[['z v', 'encoding', 'v c'], ['z v', 'encoding', 'n z'], ['v c', 'encoding', 'n z']]"
"('length',)",[['length']]
"('ddr32', 'ddr3', 'random', 'mov instruction,', 'area')","[['ddr32', 'random', 'area', 'mov instruction,', 'ddr3']]"
"('asr', 'c_in')","[['asr', 'c_in']]"
"('bridge', 'controller', 'controller bridge')","[['bridge', 'controller bridge', 'controller']]"
"('a21',)",[['a21']]
"('diagram', 'simple')","[['diagram', 'simple']]"
"('status', 'decompiler', 'family', '27', 'description', 'amber register', 'second', 'ldm4', 'copyright', 'bits', 'bank')","[['27', 'amber register', 'description', 'family', 'bits', 'second'], ['27', 'amber register', 'description', 'family', 'status', 'ldm4'], ['27', 'amber register', 'description', 'copyright', 'decompiler', 'bank'], ['second', 'bits', 'family', 'status', 'ldm4'], ['second', 'bits', 'family', 'description', 'copyright', 'decompiler', 'bank'], ['ldm4', 'status', 'family', 'description', 'copyright', 'decompiler', 'bank']]"
"('( lp', 'operand', 'structure', 'subtracts')","[['operand', 'structure', '( lp', 'subtracts']]"
"('a25', 'interactin', 'instruction', 'flow_bug', 'loop', 'cache3')","[['a25', 'interactin', 'instruction', 'flow_bug', 'loop', 'cache3']]"
"('format disk', 'visit', 'trial', 'program', 'run boot-loader', 'disk')","[['format disk', 'program', 'visit'], ['format disk', 'program', 'trial'], ['format disk', 'program', 'run boot-loader'], ['format disk', 'program', 'disk'], ['visit', 'program', 'trial'], ['visit', 'program', 'run boot-loader'], ['visit', 'program', 'disk'], ['trial', 'program', 'run boot-loader'], ['trial', 'program', 'disk'], ['run boot-loader', 'program', 'disk']]"
"('function', 'loader program', 'entire simulation', 'get', 'let m', 'rightward', 'sim directory,', 'simulations', 'execution code,', 'store instructions,', 'dump file,', 'execute bit', 'waveform viewer,', 'execution', 'multiplicand', 'sim', 'test.')","[['loader program', 'execution', 'entire simulation'], ['loader program', 'execution', 'function', 'execution code,', 'get'], ['loader program', 'execution', 'function', 'multiplicand', 'let m', 'rightward'], ['loader program', 'execution', 'sim directory,'], ['loader program', 'execution', 'simulations'], ['loader program', 'execution', 'store instructions,'], ['loader program', 'execution', 'execute bit'], ['loader program', 'execution', 'waveform viewer,'], ['loader program', 'execution', 'sim'], ['loader program', 'execution', 'dump file,', 'test.'], ['entire simulation', 'execution', 'function', 'execution code,', 'get'], ['entire simulation', 'execution', 'function', 'multiplicand', 'let m', 'rightward'], ['entire simulation', 'execution', 'sim directory,'], ['entire simulation', 'execution', 'simulations'], ['entire simulation', 'execution', 'store instructions,'], ['entire simulation', 'execution', 'execute bit'], ['entire simulation', 'execution', 'waveform viewer,'], ['entire simulation', 'execution', 'sim'], ['entire simulation', 'execution', 'dump file,', 'test.'], ['get', 'execution code,', 'function', 'multiplicand', 'let m', 'rightward'], ['get', 'execution code,', 'function', 'execution', 'sim directory,'], ['get', 'execution code,', 'function', 'execution', 'simulations'], ['get', 'execution code,', 'function', 'execution', 'store instructions,'], ['get', 'execution code,', 'function', 'execution', 'execute bit'], ['get', 'execution code,', 'function', 'execution', 'waveform viewer,'], ['get', 'execution code,', 'function', 'execution', 'sim'], ['get', 'execution code,', 'function', 'execution', 'dump file,', 'test.'], ['rightward', 'let m', 'multiplicand', 'function', 'execution', 'sim directory,'], ['rightward', 'let m', 'multiplicand', 'function', 'execution', 'simulations'], ['rightward', 'let m', 'multiplicand', 'function', 'execution', 'store instructions,'], ['rightward', 'let m', 'multiplicand', 'function', 'execution', 'execute bit'], ['rightward', 'let m', 'multiplicand', 'function', 'execution', 'waveform viewer,'], ['rightward', 'let m', 'multiplicand', 'function', 'execution', 'sim'], ['rightward', 'let m', 'multiplicand', 'function', 'execution', 'dump file,', 'test.'], ['sim directory,', 'execution', 'simulations'], ['sim directory,', 'execution', 'store instructions,'], ['sim directory,', 'execution', 'execute bit'], ['sim directory,', 'execution', 'waveform viewer,'], ['sim directory,', 'execution', 'sim'], ['sim directory,', 'execution', 'dump file,', 'test.'], ['simulations', 'execution', 'store instructions,'], ['simulations', 'execution', 'execute bit'], ['simulations', 'execution', 'waveform viewer,'], ['simulations', 'execution', 'sim'], ['simulations', 'execution', 'dump file,', 'test.'], ['store instructions,', 'execution', 'execute bit'], ['store instructions,', 'execution', 'waveform viewer,'], ['store instructions,', 'execution', 'sim'], ['store instructions,', 'execution', 'dump file,', 'test.'], ['execute bit', 'execution', 'waveform viewer,'], ['execute bit', 'execution', 'sim'], ['execute bit', 'execution', 'dump file,', 'test.'], ['waveform viewer,', 'execution', 'sim'], ['waveform viewer,', 'execution', 'dump file,', 'test.'], ['sim', 'execution', 'dump file,', 'test.']]"
"('needed', 'xilinx virtex-6 ddr3')","[['needed', 'xilinx virtex-6 ddr3']]"
"('buffer', 'instruction fetches,')","[['buffer', 'instruction fetches,']]"
"('ddr33', '135', 'access type', 'adder/subtractor', 'a23_cache.v', 'invalid condition', ""'i'"", 'shift operation', 'flag state', 'verilog', 'decoded', 'read', 'uart_reg', 'immediate', 'ddr3 memory', 'active', 'encode_imm', 'read cycle', '107', 'condition', 'a25_functions.v', 'starts', 'bcc', 'i_wb_dat', 'shift', 'found')","[['135', 'found', 'starts', 'decoded', 'active', 'read cycle', 'read', 'adder/subtractor', 'access type', 'a25_functions.v', 'immediate', 'flag state', 'condition', 'invalid condition'], ['135', 'found', 'starts', 'decoded', 'active', 'read cycle', 'read', 'adder/subtractor', 'access type', 'a25_functions.v', 'immediate', ""'i'""], ['135', 'found', 'starts', 'decoded', 'active', 'read cycle', 'read', 'adder/subtractor', 'access type', 'a25_functions.v', 'immediate', 'flag state', 'shift', 'shift operation'], ['135', 'found', 'starts', 'decoded', 'active', 'read cycle', 'read', 'adder/subtractor', 'verilog'], ['135', 'found', 'starts', '107'], ['invalid condition', 'condition', 'flag state', 'immediate', ""'i'""], ['invalid condition', 'condition', 'flag state', 'shift', 'shift operation'], ['invalid condition', 'condition', 'flag state', 'immediate', 'a25_functions.v', 'access type', 'adder/subtractor', 'verilog'], ['invalid condition', 'condition', 'flag state', 'immediate', 'a25_functions.v', 'access type', 'adder/subtractor', 'read', 'read cycle', 'active', 'decoded', 'starts', '107'], [""'i'"", 'immediate', 'flag state', 'shift', 'shift operation'], [""'i'"", 'immediate', 'a25_functions.v', 'access type', 'adder/subtractor', 'verilog'], [""'i'"", 'immediate', 'a25_functions.v', 'access type', 'adder/subtractor', 'read', 'read cycle', 'active', 'decoded', 'starts', '107'], ['shift operation', 'shift', 'flag state', 'immediate', 'a25_functions.v', 'access type', 'adder/subtractor', 'verilog'], ['shift operation', 'shift', 'flag state', 'immediate', 'a25_functions.v', 'access type', 'adder/subtractor', 'read', 'read cycle', 'active', 'decoded', 'starts', '107'], ['verilog', 'adder/subtractor', 'read', 'read cycle', 'active', 'decoded', 'starts', '107']]"
"('screen grab', 'firq irq', 'user firq', 'wall time')","[['screen grab', 'user firq', 'wall time', 'firq irq']]"
"('amber uart', 'carry clear')","[['amber uart', 'carry clear']]"
"('could', '50', 'occur')","[['could', 'occur', '50']]"
"('ramdisk image', 'gui', 'omit', 'format ramdisk', 'modelsim gui', 'line mode,', 'command', 'called.', 'project settings,')","[['ramdisk image', 'called.', 'gui', 'omit'], ['ramdisk image', 'called.', 'format ramdisk'], ['ramdisk image', 'called.', 'modelsim gui'], ['ramdisk image', 'called.', 'line mode,'], ['ramdisk image', 'called.', 'command'], ['ramdisk image', 'called.', 'project settings,'], ['omit', 'gui', 'called.', 'format ramdisk'], ['omit', 'gui', 'called.', 'modelsim gui'], ['omit', 'gui', 'called.', 'line mode,'], ['omit', 'gui', 'called.', 'command'], ['omit', 'gui', 'called.', 'project settings,'], ['format ramdisk', 'called.', 'modelsim gui'], ['format ramdisk', 'called.', 'line mode,'], ['format ramdisk', 'called.', 'command'], ['format ramdisk', 'called.', 'project settings,'], ['modelsim gui', 'called.', 'line mode,'], ['modelsim gui', 'called.', 'command'], ['modelsim gui', 'called.', 'project settings,'], ['line mode,', 'called.', 'command'], ['line mode,', 'called.', 'project settings,'], ['command', 'called.', 'project settings,']]"
"('a23_functions.v', 'different', 'hw/fpga', 'synthess', 'logic unit', 'synthsis', 'compliment adder/subtractor', 'fpga synthsis', 'interrupt request,', 'switch', 'adder', 'source files,', 'fpga synthsis process', 'o_wb_adr', '17')","[['a23_functions.v', 'switch', 'synthess', 'logic unit', 'adder', '17', 'different'], ['a23_functions.v', 'switch', 'hw/fpga'], ['a23_functions.v', 'switch', 'synthess', 'logic unit', 'fpga synthsis', 'synthsis'], ['a23_functions.v', 'switch', 'synthess', 'compliment adder/subtractor'], ['a23_functions.v', 'switch', 'synthess', 'interrupt request,'], ['a23_functions.v', 'switch', 'synthess', 'source files,'], ['a23_functions.v', 'switch', 'synthess', 'logic unit', 'fpga synthsis', 'fpga synthsis process'], ['a23_functions.v', 'switch', 'o_wb_adr'], ['different', '17', 'adder', 'logic unit', 'synthess', 'switch', 'hw/fpga'], ['different', '17', 'adder', 'logic unit', 'fpga synthsis', 'synthsis'], ['different', '17', 'adder', 'logic unit', 'synthess', 'compliment adder/subtractor'], ['different', '17', 'adder', 'logic unit', 'synthess', 'interrupt request,'], ['different', '17', 'adder', 'logic unit', 'synthess', 'source files,'], ['different', '17', 'adder', 'logic unit', 'fpga synthsis', 'fpga synthsis process'], ['different', '17', 'adder', 'logic unit', 'synthess', 'switch', 'o_wb_adr'], ['hw/fpga', 'switch', 'synthess', 'logic unit', 'fpga synthsis', 'synthsis'], ['hw/fpga', 'switch', 'synthess', 'compliment adder/subtractor'], ['hw/fpga', 'switch', 'synthess', 'interrupt request,'], ['hw/fpga', 'switch', 'synthess', 'source files,'], ['hw/fpga', 'switch', 'synthess', 'logic unit', 'fpga synthsis', 'fpga synthsis process'], ['hw/fpga', 'switch', 'o_wb_adr'], ['synthsis', 'fpga synthsis', 'logic unit', 'synthess', 'compliment adder/subtractor'], ['synthsis', 'fpga synthsis', 'logic unit', 'synthess', 'interrupt request,'], ['synthsis', 'fpga synthsis', 'logic unit', 'synthess', 'source files,'], ['synthsis', 'fpga synthsis', 'fpga synthsis process'], ['synthsis', 'fpga synthsis', 'logic unit', 'synthess', 'switch', 'o_wb_adr'], ['compliment adder/subtractor', 'synthess', 'interrupt request,'], ['compliment adder/subtractor', 'synthess', 'source files,'], ['compliment adder/subtractor', 'synthess', 'logic unit', 'fpga synthsis', 'fpga synthsis process'], ['compliment adder/subtractor', 'synthess', 'switch', 'o_wb_adr'], ['interrupt request,', 'synthess', 'source files,'], ['interrupt request,', 'synthess', 'logic unit', 'fpga synthsis', 'fpga synthsis process'], ['interrupt request,', 'synthess', 'switch', 'o_wb_adr'], ['source files,', 'synthess', 'logic unit', 'fpga synthsis', 'fpga synthsis process'], ['source files,', 'synthess', 'switch', 'o_wb_adr'], ['fpga synthsis process', 'fpga synthsis', 'logic unit', 'synthess', 'switch', 'o_wb_adr']]"
"('limited', 'sending')","[['limited', 'sending']]"
"('addressing',)",[['addressing']]
"('implement', 'executed', 'spartan-6 development')","[['executed', 'implement', 'spartan-6 development']]"
"('parity', 'configured', 'stop bit')","[['configured', 'parity', 'stop bit']]"
"('finished', '10.2.1')","[['finished', '10.2.1']]"
"('-mno-thumb-interwork -ffreestanding', '-c', '> boot-loader.dis', '-o', 'boot-loader_memparams.v arm-none-linux-gnueabi-objdump', 'start.o', '> boot-loader.mem', 'boot-loader.mem boot-loader_memparams.v', 'boot-loader.mem')","[['> boot-loader.dis', '-c', 'boot-loader_memparams.v arm-none-linux-gnueabi-objdump'], ['> boot-loader.dis', '-c', '-o', '-mno-thumb-interwork -ffreestanding', 'start.o'], ['> boot-loader.dis', '-c', '> boot-loader.mem'], ['> boot-loader.dis', '-c', 'boot-loader.mem', 'boot-loader.mem boot-loader_memparams.v'], ['boot-loader_memparams.v arm-none-linux-gnueabi-objdump', '-c', '-o', '-mno-thumb-interwork -ffreestanding', 'start.o'], ['boot-loader_memparams.v arm-none-linux-gnueabi-objdump', '-c', '> boot-loader.mem'], ['boot-loader_memparams.v arm-none-linux-gnueabi-objdump', '-c', 'boot-loader.mem', 'boot-loader.mem boot-loader_memparams.v'], ['start.o', '-mno-thumb-interwork -ffreestanding', '-o', '-c', '> boot-loader.mem'], ['start.o', '-mno-thumb-interwork -ffreestanding', '-o', '-c', 'boot-loader.mem', 'boot-loader.mem boot-loader_memparams.v'], ['> boot-loader.mem', '-c', 'boot-loader.mem', 'boot-loader.mem boot-loader_memparams.v']]"
"('exit', 'load multiple')","[['exit', 'load multiple']]"
"('taking', 'preceding', 'additional')","[['taking', 'additional', 'preceding']]"
"('vmlinux.mem memory', 'define propagation', 'mvn r7,')","[['vmlinux.mem memory', 'define propagation', 'mvn r7,']]"
"('""hello', 'xst', 'r11', ""-h'"", 'lenght', 'boot', 'loader', 'world""', 'item', 'version', 'board', '/sbin/init', '/dev/root', 'c8', 'f0000000', 'c4')","[['""hello', 'loader', 'version', 'xst'], ['""hello', 'loader', 'r11'], ['""hello', 'loader', ""-h'""], ['""hello', 'loader', 'lenght'], ['""hello', 'loader', 'world""'], ['""hello', 'loader', 'version', 'item'], ['""hello', 'loader', 'version', 'boot', 'board'], ['""hello', 'loader', '/sbin/init'], ['""hello', 'loader', '/dev/root'], ['""hello', 'loader', 'c8'], ['""hello', 'loader', 'f0000000'], ['""hello', 'loader', 'c4'], ['xst', 'version', 'loader', 'r11'], ['xst', 'version', 'loader', ""-h'""], ['xst', 'version', 'loader', 'lenght'], ['xst', 'version', 'loader', 'world""'], ['xst', 'version', 'item'], ['xst', 'version', 'boot', 'board'], ['xst', 'version', 'loader', '/sbin/init'], ['xst', 'version', 'loader', '/dev/root'], ['xst', 'version', 'loader', 'c8'], ['xst', 'version', 'loader', 'f0000000'], ['xst', 'version', 'loader', 'c4'], ['r11', 'loader', ""-h'""], ['r11', 'loader', 'lenght'], ['r11', 'loader', 'world""'], ['r11', 'loader', 'version', 'item'], ['r11', 'loader', 'version', 'boot', 'board'], ['r11', 'loader', '/sbin/init'], ['r11', 'loader', '/dev/root'], ['r11', 'loader', 'c8'], ['r11', 'loader', 'f0000000'], ['r11', 'loader', 'c4'], [""-h'"", 'loader', 'lenght'], [""-h'"", 'loader', 'world""'], [""-h'"", 'loader', 'version', 'item'], [""-h'"", 'loader', 'version', 'boot', 'board'], [""-h'"", 'loader', '/sbin/init'], [""-h'"", 'loader', '/dev/root'], [""-h'"", 'loader', 'c8'], [""-h'"", 'loader', 'f0000000'], [""-h'"", 'loader', 'c4'], ['lenght', 'loader', 'world""'], ['lenght', 'loader', 'version', 'item'], ['lenght', 'loader', 'version', 'boot', 'board'], ['lenght', 'loader', '/sbin/init'], ['lenght', 'loader', '/dev/root'], ['lenght', 'loader', 'c8'], ['lenght', 'loader', 'f0000000'], ['lenght', 'loader', 'c4'], ['world""', 'loader', 'version', 'item'], ['world""', 'loader', 'version', 'boot', 'board'], ['world""', 'loader', '/sbin/init'], ['world""', 'loader', '/dev/root'], ['world""', 'loader', 'c8'], ['world""', 'loader', 'f0000000'], ['world""', 'loader', 'c4'], ['item', 'version', 'boot', 'board'], ['item', 'version', 'loader', '/sbin/init'], ['item', 'version', 'loader', '/dev/root'], ['item', 'version', 'loader', 'c8'], ['item', 'version', 'loader', 'f0000000'], ['item', 'version', 'loader', 'c4'], ['board', 'boot', 'version', 'loader', '/sbin/init'], ['board', 'boot', 'version', 'loader', '/dev/root'], ['board', 'boot', 'version', 'loader', 'c8'], ['board', 'boot', 'version', 'loader', 'f0000000'], ['board', 'boot', 'version', 'loader', 'c4'], ['/sbin/init', 'loader', '/dev/root'], ['/sbin/init', 'loader', 'c8'], ['/sbin/init', 'loader', 'f0000000'], ['/sbin/init', 'loader', 'c4'], ['/dev/root', 'loader', 'c8'], ['/dev/root', 'loader', 'f0000000'], ['/dev/root', 'loader', 'c4'], ['c8', 'loader', 'f0000000'], ['c8', 'loader', 'c4'], ['f0000000', 'loader', 'c4']]"
"('operand encoding',)",[['operand encoding']]
"('4.1',)",[['4.1']]
"('traces', 'period')","[['traces', 'period']]"
"('shifted', '256', 'sign', ""two's"", 'explains', 'arithmetic', '1.')","[['256', 'shifted', 'arithmetic', ""two's"", '1.', 'sign'], ['256', 'shifted', 'explains'], ['sign', '1.', ""two's"", 'arithmetic', 'shifted', 'explains']]"
"('contained', 'without')","[['contained', 'without']]"
"('empty ascending', 'full descending', 'bs_c_in', 'fd', 'shift_imm', 'shift amount', 'da', 'rotate right', 'cout_sel', 'carry_in', 'carry', 'swap_sel', 'empty')","[['bs_c_in', 'rotate right', 'carry', 'shift amount', 'fd', 'shift_imm'], ['bs_c_in', 'rotate right', 'da'], ['bs_c_in', 'rotate right', 'cout_sel'], ['bs_c_in', 'rotate right', 'carry', 'swap_sel'], ['bs_c_in', 'rotate right', 'empty'], ['shift_imm', 'fd', 'shift amount', 'carry', 'rotate right', 'da'], ['shift_imm', 'fd', 'shift amount', 'carry', 'rotate right', 'cout_sel'], ['shift_imm', 'fd', 'shift amount', 'carry', 'swap_sel'], ['shift_imm', 'fd', 'shift amount', 'carry', 'rotate right', 'empty'], ['da', 'rotate right', 'cout_sel'], ['da', 'rotate right', 'carry', 'swap_sel'], ['da', 'rotate right', 'empty'], ['cout_sel', 'rotate right', 'carry', 'swap_sel'], ['cout_sel', 'rotate right', 'empty'], ['swap_sel', 'carry', 'rotate right', 'empty']]"
"('fed', 'exactly', 'best')","[['fed', 'best', 'exactly']]"
"('ethernet mac', 'barrel shifter')","[['ethernet mac', 'barrel shifter']]"
"('operates',)",[['operates']]
"('dialogue', 'name', 'figure', 'width', 'hyperterminal screen,', 'amber package', 'i_clk', 'connection dialogue', 'connection', 'mov r0,')","[['dialogue', 'connection', 'hyperterminal screen,', 'figure'], ['dialogue', 'connection', 'hyperterminal screen,', 'name', 'width'], ['dialogue', 'connection', 'hyperterminal screen,', 'name', 'amber package'], ['dialogue', 'connection', 'hyperterminal screen,', 'connection dialogue'], ['dialogue', 'connection', 'hyperterminal screen,', 'name', 'i_clk', 'mov r0,'], ['figure', 'hyperterminal screen,', 'name', 'width'], ['figure', 'hyperterminal screen,', 'name', 'amber package'], ['figure', 'hyperterminal screen,', 'connection dialogue'], ['figure', 'hyperterminal screen,', 'name', 'i_clk', 'mov r0,'], ['width', 'name', 'amber package'], ['width', 'name', 'hyperterminal screen,', 'connection dialogue'], ['width', 'name', 'i_clk', 'mov r0,'], ['amber package', 'name', 'hyperterminal screen,', 'connection dialogue'], ['amber package', 'name', 'i_clk', 'mov r0,'], ['connection dialogue', 'hyperterminal screen,', 'name', 'i_clk', 'mov r0,']]"
"('transmit', 'ethmac dma access', 'fit')","[['ethmac dma access', 'transmit', 'fit']]"
"('cache_swap_bug', 'flush function', 'flow3', 'flush')","[['cache_swap_bug', 'flush', 'flush function'], ['cache_swap_bug', 'flush', 'flow3'], ['flush function', 'flush', 'flow3']]"
"('constrains', 'fails', 'compiling', 'simply')","[['fails', 'constrains', 'simply', 'compiling']]"
"('xmodem.o xmodem.c',)",[['xmodem.o xmodem.c']]
"(') printf', '276104', 'u printf')","[[') printf', '276104', 'u printf']]"
"('inputs', 'little')","[['inputs', 'little']]"
"('subsystem', 'dense', 'stream', 'cope', 'memory subsystem', 'sram', 'worst', 'worst case', 'swap access', 'boot sram', 'check')","[['subsystem', 'stream', 'cope'], ['subsystem', 'stream', 'worst case', 'dense', 'memory subsystem'], ['subsystem', 'stream', 'worst', 'check', 'sram'], ['subsystem', 'stream', 'worst', 'check', 'swap access'], ['subsystem', 'stream', 'worst', 'check', 'boot sram'], ['cope', 'stream', 'worst case', 'dense', 'memory subsystem'], ['cope', 'stream', 'worst', 'check', 'sram'], ['cope', 'stream', 'worst', 'check', 'swap access'], ['cope', 'stream', 'worst', 'check', 'boot sram'], ['memory subsystem', 'dense', 'worst case', 'stream', 'worst', 'check', 'sram'], ['memory subsystem', 'dense', 'worst case', 'stream', 'worst', 'check', 'swap access'], ['memory subsystem', 'dense', 'worst case', 'stream', 'worst', 'check', 'boot sram'], ['sram', 'check', 'swap access'], ['sram', 'check', 'boot sram'], ['swap access', 'check', 'boot sram']]"
"('apply', 'convert', 'amber boot loader')","[['apply', 'amber boot loader', 'convert']]"
"('sdram i/f', 'sdram', 'ddr3 sdram', 'ddr3 sdram i/f')","[['sdram i/f', 'sdram', 'ddr3 sdram', 'ddr3 sdram i/f']]"
"('verilog file', '10.6.1', 'made', 'inside', 'everything', 'uncomment', 'new', 'button', 'comes')","[['verilog file', 'made', 'inside'], ['verilog file', 'made', 'everything'], ['verilog file', 'made', 'uncomment'], ['verilog file', 'made', 'button'], ['verilog file', 'made', '10.6.1', 'comes'], ['inside', 'made', 'everything'], ['inside', 'made', 'uncomment'], ['inside', 'made', 'button'], ['inside', 'made', '10.6.1', 'comes'], ['everything', 'made', 'uncomment'], ['everything', 'made', 'button'], ['everything', 'made', '10.6.1', 'comes'], ['uncomment', 'made', 'button'], ['uncomment', 'made', '10.6.1', 'comes'], ['button', 'made', '10.6.1', 'comes']]"
"('continues', 'looks', 'control register', 'designed')","[['looks', 'control register', 'continues', 'designed']]"
"('unified', 'bus', 'wishbone system', '0.75', 'policy', 'unified instruction')","[['bus', 'policy', 'wishbone system'], ['bus', 'policy', 'unified', '0.75'], ['bus', 'policy', 'unified instruction'], ['wishbone system', 'policy', 'unified', '0.75'], ['wishbone system', 'policy', 'unified instruction'], ['0.75', 'unified', 'policy', 'unified instruction']]"
"('47', '44')","[['47', '44']]"
"('hiboot mem', 'entire sequence', 'ethmac dma', 'code sequence')","[['hiboot mem', 'ethmac dma', 'entire sequence'], ['hiboot mem', 'ethmac dma', 'code sequence'], ['entire sequence', 'ethmac dma', 'code sequence']]"
"('swi', 'opcode_1', 'coproc', 'mov', 'rd', 'crn', 'destination register', '-amber', 'crm')","[['opcode_1', 'swi', 'mov', 'coproc'], ['opcode_1', 'swi', 'rd'], ['opcode_1', 'swi', 'mov', 'crn'], ['opcode_1', 'swi', 'destination register'], ['opcode_1', 'swi', 'mov', '-amber'], ['opcode_1', 'swi', 'mov', 'crm'], ['coproc', 'mov', 'swi', 'rd'], ['coproc', 'mov', 'crn'], ['coproc', 'mov', 'swi', 'destination register'], ['coproc', 'mov', '-amber'], ['coproc', 'mov', 'crm'], ['rd', 'swi', 'mov', 'crn'], ['rd', 'swi', 'destination register'], ['rd', 'swi', 'mov', '-amber'], ['rd', 'swi', 'mov', 'crm'], ['crn', 'mov', 'swi', 'destination register'], ['crn', 'mov', '-amber'], ['crn', 'mov', 'crm'], ['destination register', 'swi', 'mov', '-amber'], ['destination register', 'swi', 'mov', 'crm'], ['-amber', 'mov', 'crm']]"
"('use', 'hyper', 'gnu linker,', 'state', 'download longer', 'mi', 'correct version', 'equal', 'meaning', 'gt', 'uart port', 'action', 'let p', 'create bx', 'hyper terminal')","[['hyper', 'correct version', 'gnu linker,'], ['hyper', 'correct version', 'hyper terminal', 'download longer'], ['hyper', 'correct version', 'hyper terminal', 'use', 'equal', 'meaning', 'action', 'state', 'mi'], ['hyper', 'correct version', 'hyper terminal', 'uart port'], ['hyper', 'correct version', 'hyper terminal', 'use', 'equal', 'gt', 'let p'], ['hyper', 'correct version', 'hyper terminal', 'create bx'], ['gnu linker,', 'correct version', 'hyper terminal', 'download longer'], ['gnu linker,', 'correct version', 'hyper terminal', 'use', 'equal', 'meaning', 'action', 'state', 'mi'], ['gnu linker,', 'correct version', 'hyper terminal', 'uart port'], ['gnu linker,', 'correct version', 'hyper terminal', 'use', 'equal', 'gt', 'let p'], ['gnu linker,', 'correct version', 'hyper terminal', 'create bx'], ['download longer', 'hyper terminal', 'use', 'equal', 'meaning', 'action', 'state', 'mi'], ['download longer', 'hyper terminal', 'uart port'], ['download longer', 'hyper terminal', 'use', 'equal', 'gt', 'let p'], ['download longer', 'hyper terminal', 'create bx'], ['mi', 'state', 'action', 'meaning', 'equal', 'use', 'hyper terminal', 'uart port'], ['mi', 'state', 'action', 'meaning', 'equal', 'gt', 'let p'], ['mi', 'state', 'action', 'meaning', 'equal', 'use', 'hyper terminal', 'create bx'], ['uart port', 'hyper terminal', 'use', 'equal', 'gt', 'let p'], ['uart port', 'hyper terminal', 'create bx'], ['let p', 'gt', 'equal', 'use', 'hyper terminal', 'create bx']]"
"('results', 'depending')","[['results', 'depending']]"
"('com port', 'correct port', 'p24', 'gnu/linux version', 'ia32 gnu/linux', 'select')","[['com port', 'ia32 gnu/linux', 'correct port', 'select', 'p24'], ['com port', 'ia32 gnu/linux', 'gnu/linux version'], ['p24', 'select', 'correct port', 'ia32 gnu/linux', 'gnu/linux version']]"
"('receive', 'instead', 'sent', 'text')","[['receive', 'instead', 'sent'], ['receive', 'instead', 'text'], ['sent', 'instead', 'text']]"
"('implemented', '12288')","[['implemented', '12288']]"
"('-o xmodem.o',)",[['-o xmodem.o']]
"('co', '{ c_in,', 'decrement after', 'easiest way', 'gnu tool', 'decrement')","[['decrement after', '{ c_in,', 'co', 'easiest way', 'gnu tool'], ['decrement after', '{ c_in,', 'decrement'], ['gnu tool', 'easiest way', 'co', '{ c_in,', 'decrement']]"
"('compiled', 'gnu tool chain', 'code sourcery package,')","[['gnu tool chain', 'compiled', 'code sourcery package,']]"
"('fpga development board', 'co-processor', ""'p'"", 'area co-processor', 'flow2', 'cache_flush', 'alu', 'a25_core', 'co-processor function')","[['fpga development board', 'alu', 'co-processor', 'area co-processor'], ['fpga development board', 'alu', 'co-processor', 'flow2'], ['fpga development board', 'alu', 'co-processor', 'cache_flush'], ['fpga development board', 'alu', ""'p'"", 'a25_core'], ['fpga development board', 'alu', 'co-processor', 'co-processor function'], ['area co-processor', 'co-processor', 'flow2'], ['area co-processor', 'co-processor', 'cache_flush'], ['area co-processor', 'co-processor', 'alu', ""'p'"", 'a25_core'], ['area co-processor', 'co-processor', 'co-processor function'], ['flow2', 'co-processor', 'cache_flush'], ['flow2', 'co-processor', 'alu', ""'p'"", 'a25_core'], ['flow2', 'co-processor', 'co-processor function'], ['cache_flush', 'co-processor', 'alu', ""'p'"", 'a25_core'], ['cache_flush', 'co-processor', 'co-processor function'], ['a25_core', ""'p'"", 'alu', 'co-processor', 'co-processor function']]"
"('-march=armv2a -mno-thumb-interwork',)",[['-march=armv2a -mno-thumb-interwork']]
"('core port', 'core port list')","[['core port', 'core port list']]"
"('encode immediate value', 'store register byte', 'encode immediate value encoding', 'immediate value encoding')","[['encode immediate value', 'encode immediate value encoding', 'store register byte'], ['encode immediate value', 'encode immediate value encoding', 'immediate value encoding'], ['store register byte', 'encode immediate value encoding', 'immediate value encoding']]"
"('+ y', 'swi exception handler', 'service', 'determine', '4.4')","[['+ y', 'determine', '4.4', 'swi exception handler'], ['+ y', 'determine', '4.4', 'service'], ['swi exception handler', '4.4', 'service']]"
"('mii ethernet', 'b22', 'mii ethernet i/f', 'ethernet i/f')","[['mii ethernet i/f', 'mii ethernet', 'b22', 'ethernet i/f']]"
"('subset', 'r9')","[['subset', 'r9']]"
"('downloads', 'stm1', 'generates', 'puts')","[['downloads', 'generates', 'stm1'], ['downloads', 'generates', 'puts'], ['stm1', 'generates', 'puts']]"
"('calls', 'netlist', 'routing', 'terminates', 'gives', 'event', 'define')","[['netlist', 'calls', 'define', 'routing', 'terminates'], ['netlist', 'calls', 'gives'], ['netlist', 'calls', 'event'], ['terminates', 'routing', 'define', 'calls', 'gives'], ['terminates', 'routing', 'define', 'calls', 'event'], ['gives', 'calls', 'event']]"
"('ldm2', '149')","[['ldm2', '149']]"
"('2.1',)",[['2.1']]
"('r14',)",[['r14']]
"('rn eor shifter_operand s', 'eor shifter_operand s', 'rn shifter_operand', 'rn eor shifter_operand', 'rn shifter_operand s', 'always', 'negated', 'unconditional')","[['eor shifter_operand s', 'rn eor shifter_operand s', 'always', 'rn shifter_operand s', 'rn shifter_operand'], ['eor shifter_operand s', 'rn eor shifter_operand s', 'rn eor shifter_operand'], ['eor shifter_operand s', 'rn eor shifter_operand s', 'always', 'rn shifter_operand s', 'negated'], ['eor shifter_operand s', 'rn eor shifter_operand s', 'always', 'unconditional'], ['rn shifter_operand', 'rn shifter_operand s', 'always', 'rn eor shifter_operand s', 'rn eor shifter_operand'], ['rn shifter_operand', 'rn shifter_operand s', 'negated'], ['rn shifter_operand', 'rn shifter_operand s', 'always', 'unconditional'], ['rn eor shifter_operand', 'rn eor shifter_operand s', 'always', 'rn shifter_operand s', 'negated'], ['rn eor shifter_operand', 'rn eor shifter_operand s', 'always', 'unconditional'], ['negated', 'rn shifter_operand s', 'always', 'unconditional']]"
"('clock frequency', 'makefile', 'vco')","[['clock frequency', 'vco', 'makefile']]"
"('adding', 'product', '4.6', 'amber fpga system', 'product p,', 'possibly', 'let x', 'let', 'load coprocessor', 'loads', 'store multiple', 'alu function')","[['adding', 'let', '4.6', 'product'], ['adding', 'let', 'amber fpga system'], ['adding', 'let', 'let x', 'alu function', 'product p,'], ['product', '4.6', 'let', 'amber fpga system'], ['product', '4.6', 'let', 'let x', 'alu function', 'product p,'], ['amber fpga system', 'let', 'let x', 'alu function', 'product p,']]"
"('control', 'load example', 'execute stage,', 'rest', 'block loads,', 'register bank,', 'interrupt type', 'trans')","[['load example', 'trans', 'rest'], ['load example', 'trans', 'block loads,'], ['load example', 'trans', 'execute stage,', 'control', 'register bank,'], ['load example', 'trans', 'execute stage,', 'control', 'interrupt type'], ['rest', 'trans', 'block loads,'], ['rest', 'trans', 'execute stage,', 'control', 'register bank,'], ['rest', 'trans', 'execute stage,', 'control', 'interrupt type'], ['block loads,', 'trans', 'execute stage,', 'control', 'register bank,'], ['block loads,', 'trans', 'execute stage,', 'control', 'interrupt type'], ['register bank,', 'control', 'interrupt type']]"
"('l20', 'distinguishes', 'l20 distinguishes')","[['l20', 'l20 distinguishes', 'distinguishes']]"
"('range', 'changed', '106', 'repeated', 'interactions')","[['range', '106', 'changed', 'repeated'], ['range', '106', 'changed', 'interactions'], ['repeated', 'changed', 'interactions']]"
"('generation', 'turn', 'comment', 'veritak verilog simulator', 'free')","[['generation', 'free', 'comment'], ['generation', 'free', 'turn', 'veritak verilog simulator'], ['comment', 'free', 'turn', 'veritak verilog simulator']]"
"('verilog module structure', 'addressing_mode')","[['verilog module structure', 'addressing_mode']]"
"('swap swap single', 'swap single data', 'regop multiply mult', 'data processing regop', 'freely', 'data transfer trans', 'single data swap', 'data swap swap', 'single data transfer', 'transfer trans block')","[['swap swap single', 'freely', 'swap single data'], ['swap swap single', 'freely', 'regop multiply mult'], ['swap swap single', 'freely', 'data processing regop'], ['swap swap single', 'freely', 'data transfer trans'], ['swap swap single', 'freely', 'single data swap'], ['swap swap single', 'freely', 'data swap swap'], ['swap swap single', 'freely', 'single data transfer'], ['swap swap single', 'freely', 'transfer trans block'], ['swap single data', 'freely', 'regop multiply mult'], ['swap single data', 'freely', 'data processing regop'], ['swap single data', 'freely', 'data transfer trans'], ['swap single data', 'freely', 'single data swap'], ['swap single data', 'freely', 'data swap swap'], ['swap single data', 'freely', 'single data transfer'], ['swap single data', 'freely', 'transfer trans block'], ['regop multiply mult', 'freely', 'data processing regop'], ['regop multiply mult', 'freely', 'data transfer trans'], ['regop multiply mult', 'freely', 'single data swap'], ['regop multiply mult', 'freely', 'data swap swap'], ['regop multiply mult', 'freely', 'single data transfer'], ['regop multiply mult', 'freely', 'transfer trans block'], ['data processing regop', 'freely', 'data transfer trans'], ['data processing regop', 'freely', 'single data swap'], ['data processing regop', 'freely', 'data swap swap'], ['data processing regop', 'freely', 'single data transfer'], ['data processing regop', 'freely', 'transfer trans block'], ['data transfer trans', 'freely', 'single data swap'], ['data transfer trans', 'freely', 'data swap swap'], ['data transfer trans', 'freely', 'single data transfer'], ['data transfer trans', 'freely', 'transfer trans block'], ['single data swap', 'freely', 'data swap swap'], ['single data swap', 'freely', 'single data transfer'], ['single data swap', 'freely', 'transfer trans block'], ['data swap swap', 'freely', 'single data transfer'], ['data swap swap', 'freely', 'transfer trans block'], ['single data transfer', 'freely', 'transfer trans block']]"
"('input', 'setting', 'means')","[['input', 'means', 'setting']]"
"('write back stage', 'sources', 'object')","[['write back stage', 'sources', 'object']]"
"('dabhand guide,', 'status bits', 'tag', 'way', 'vlsi')","[['dabhand guide,', 'vlsi', 'status bits'], ['dabhand guide,', 'vlsi', 'tag'], ['dabhand guide,', 'vlsi', 'way'], ['status bits', 'vlsi', 'tag'], ['status bits', 'vlsi', 'way'], ['tag', 'vlsi', 'way']]"
"('exclusive', 'highest', 'settings', 'initial', 'calling', 'throughout', 'defines')","[['exclusive', 'highest', 'defines', 'calling', 'settings'], ['exclusive', 'highest', 'defines', 'calling', 'initial'], ['exclusive', 'highest', 'defines', 'calling', 'throughout'], ['settings', 'calling', 'initial'], ['settings', 'calling', 'throughout'], ['initial', 'calling', 'throughout']]"
"('register transfer', 'reset logic,', 'change mode', 'instruction caches,', 'swap swap', 'coregop operation', 'interrupt swi', 'data codtrans', 'base register', 'end', 'capable', 'transfer', 'three', 'pipeline architecture', 'data transfer', 'swap single', 'core type', 'architecture', 'pipeline structure', 'coprocessor cortrans', 'data coregop', 'branch branch', 'data swap', 'transfer trans', 'regop multiply', 'transfer software', 'data processing', 'sp605 spartan-6', '100', 'base', 'w21 indicates', 'block data', 'compatible', 'transfer coprocessor', 'mhz', 'transfer mtrans', 'end point')","[['register transfer', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', 'instruction caches,'], ['register transfer', 'reset logic,', 'transfer mtrans', 'change mode', 'swap swap'], ['register transfer', 'reset logic,', 'coregop operation'], ['register transfer', 'reset logic,', 'data codtrans'], ['register transfer', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'base register'], ['register transfer', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', 'end'], ['register transfer', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', '100', 'architecture', 'capable'], ['register transfer', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', '100', 'architecture', 'compatible', 'three'], ['register transfer', 'reset logic,', 'transfer mtrans', 'change mode', 'swap single'], ['register transfer', 'reset logic,', 'interrupt swi', 'core type'], ['register transfer', 'reset logic,', 'coprocessor cortrans'], ['register transfer', 'reset logic,', 'data coregop'], ['register transfer', 'reset logic,', 'transfer mtrans', 'change mode', 'data processing', 'branch branch'], ['register transfer', 'reset logic,', 'transfer mtrans', 'change mode', 'data swap'], ['register transfer', 'reset logic,', 'transfer mtrans', 'change mode', 'transfer trans'], ['register transfer', 'reset logic,', 'transfer mtrans', 'change mode', 'regop multiply'], ['register transfer', 'reset logic,', 'transfer software'], ['register transfer', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'base'], ['register transfer', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'w21 indicates'], ['register transfer', 'reset logic,', 'transfer mtrans', 'change mode', 'block data'], ['register transfer', 'reset logic,', 'transfer coprocessor'], ['register transfer', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', 'end point'], ['instruction caches,', 'mhz', 'pipeline structure', 'change mode', 'swap swap'], ['instruction caches,', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'coregop operation'], ['instruction caches,', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'data codtrans'], ['instruction caches,', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'base register'], ['instruction caches,', 'mhz', 'end'], ['instruction caches,', 'mhz', '100', 'architecture', 'capable'], ['instruction caches,', 'mhz', '100', 'architecture', 'compatible', 'three'], ['instruction caches,', 'mhz', 'pipeline structure', 'change mode', 'swap single'], ['instruction caches,', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'core type'], ['instruction caches,', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'coprocessor cortrans'], ['instruction caches,', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'data coregop'], ['instruction caches,', 'mhz', 'pipeline structure', 'change mode', 'data processing', 'branch branch'], ['instruction caches,', 'mhz', 'pipeline structure', 'change mode', 'data swap'], ['instruction caches,', 'mhz', 'pipeline structure', 'change mode', 'transfer trans'], ['instruction caches,', 'mhz', 'pipeline structure', 'change mode', 'regop multiply'], ['instruction caches,', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'transfer software'], ['instruction caches,', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'base'], ['instruction caches,', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'w21 indicates'], ['instruction caches,', 'mhz', 'pipeline structure', 'change mode', 'block data'], ['instruction caches,', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'transfer coprocessor'], ['instruction caches,', 'mhz', 'end point'], ['swap swap', 'change mode', 'transfer mtrans', 'reset logic,', 'coregop operation'], ['swap swap', 'change mode', 'transfer mtrans', 'reset logic,', 'data codtrans'], ['swap swap', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'base register'], ['swap swap', 'change mode', 'pipeline structure', 'mhz', 'end'], ['swap swap', 'change mode', 'pipeline structure', 'mhz', '100', 'architecture', 'capable'], ['swap swap', 'change mode', 'pipeline structure', 'mhz', '100', 'architecture', 'compatible', 'three'], ['swap swap', 'change mode', 'swap single'], ['swap swap', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'core type'], ['swap swap', 'change mode', 'transfer mtrans', 'reset logic,', 'coprocessor cortrans'], ['swap swap', 'change mode', 'transfer mtrans', 'reset logic,', 'data coregop'], ['swap swap', 'change mode', 'data processing', 'branch branch'], ['swap swap', 'change mode', 'data swap'], ['swap swap', 'change mode', 'transfer trans'], ['swap swap', 'change mode', 'regop multiply'], ['swap swap', 'change mode', 'transfer mtrans', 'reset logic,', 'transfer software'], ['swap swap', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'base'], ['swap swap', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'w21 indicates'], ['swap swap', 'change mode', 'block data'], ['swap swap', 'change mode', 'transfer mtrans', 'reset logic,', 'transfer coprocessor'], ['swap swap', 'change mode', 'pipeline structure', 'mhz', 'end point'], ['coregop operation', 'reset logic,', 'data codtrans'], ['coregop operation', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'base register'], ['coregop operation', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', 'end'], ['coregop operation', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', '100', 'architecture', 'capable'], ['coregop operation', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', '100', 'architecture', 'compatible', 'three'], ['coregop operation', 'reset logic,', 'transfer mtrans', 'change mode', 'swap single'], ['coregop operation', 'reset logic,', 'interrupt swi', 'core type'], ['coregop operation', 'reset logic,', 'coprocessor cortrans'], ['coregop operation', 'reset logic,', 'data coregop'], ['coregop operation', 'reset logic,', 'transfer mtrans', 'change mode', 'data processing', 'branch branch'], ['coregop operation', 'reset logic,', 'transfer mtrans', 'change mode', 'data swap'], ['coregop operation', 'reset logic,', 'transfer mtrans', 'change mode', 'transfer trans'], ['coregop operation', 'reset logic,', 'transfer mtrans', 'change mode', 'regop multiply'], ['coregop operation', 'reset logic,', 'transfer software'], ['coregop operation', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'base'], ['coregop operation', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'w21 indicates'], ['coregop operation', 'reset logic,', 'transfer mtrans', 'change mode', 'block data'], ['coregop operation', 'reset logic,', 'transfer coprocessor'], ['coregop operation', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', 'end point'], ['data codtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'base register'], ['data codtrans', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', 'end'], ['data codtrans', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', '100', 'architecture', 'capable'], ['data codtrans', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', '100', 'architecture', 'compatible', 'three'], ['data codtrans', 'reset logic,', 'transfer mtrans', 'change mode', 'swap single'], ['data codtrans', 'reset logic,', 'interrupt swi', 'core type'], ['data codtrans', 'reset logic,', 'coprocessor cortrans'], ['data codtrans', 'reset logic,', 'data coregop'], ['data codtrans', 'reset logic,', 'transfer mtrans', 'change mode', 'data processing', 'branch branch'], ['data codtrans', 'reset logic,', 'transfer mtrans', 'change mode', 'data swap'], ['data codtrans', 'reset logic,', 'transfer mtrans', 'change mode', 'transfer trans'], ['data codtrans', 'reset logic,', 'transfer mtrans', 'change mode', 'regop multiply'], ['data codtrans', 'reset logic,', 'transfer software'], ['data codtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'base'], ['data codtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'w21 indicates'], ['data codtrans', 'reset logic,', 'transfer mtrans', 'change mode', 'block data'], ['data codtrans', 'reset logic,', 'transfer coprocessor'], ['data codtrans', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', 'end point'], ['base register', 'transfer', 'interrupt swi', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', 'end'], ['base register', 'transfer', 'interrupt swi', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', '100', 'architecture', 'capable'], ['base register', 'transfer', 'interrupt swi', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', '100', 'architecture', 'compatible', 'three'], ['base register', 'transfer', 'interrupt swi', 'reset logic,', 'transfer mtrans', 'change mode', 'swap single'], ['base register', 'transfer', 'interrupt swi', 'core type'], ['base register', 'transfer', 'interrupt swi', 'reset logic,', 'coprocessor cortrans'], ['base register', 'transfer', 'interrupt swi', 'reset logic,', 'data coregop'], ['base register', 'transfer', 'interrupt swi', 'reset logic,', 'transfer mtrans', 'change mode', 'data processing', 'branch branch'], ['base register', 'transfer', 'interrupt swi', 'reset logic,', 'transfer mtrans', 'change mode', 'data swap'], ['base register', 'transfer', 'interrupt swi', 'reset logic,', 'transfer mtrans', 'change mode', 'transfer trans'], ['base register', 'transfer', 'interrupt swi', 'reset logic,', 'transfer mtrans', 'change mode', 'regop multiply'], ['base register', 'transfer', 'interrupt swi', 'reset logic,', 'transfer software'], ['base register', 'transfer', 'base'], ['base register', 'transfer', 'w21 indicates'], ['base register', 'transfer', 'interrupt swi', 'reset logic,', 'transfer mtrans', 'change mode', 'block data'], ['base register', 'transfer', 'interrupt swi', 'reset logic,', 'transfer coprocessor'], ['base register', 'transfer', 'interrupt swi', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', 'end point'], ['end', 'mhz', '100', 'architecture', 'capable'], ['end', 'mhz', '100', 'architecture', 'compatible', 'three'], ['end', 'mhz', 'pipeline structure', 'change mode', 'swap single'], ['end', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'core type'], ['end', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'coprocessor cortrans'], ['end', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'data coregop'], ['end', 'mhz', 'pipeline structure', 'change mode', 'data processing', 'branch branch'], ['end', 'mhz', 'pipeline structure', 'change mode', 'data swap'], ['end', 'mhz', 'pipeline structure', 'change mode', 'transfer trans'], ['end', 'mhz', 'pipeline structure', 'change mode', 'regop multiply'], ['end', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'transfer software'], ['end', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'base'], ['end', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'w21 indicates'], ['end', 'mhz', 'pipeline structure', 'change mode', 'block data'], ['end', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'transfer coprocessor'], ['end', 'mhz', 'end point'], ['capable', 'architecture', 'compatible', 'three'], ['capable', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'swap single'], ['capable', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'core type'], ['capable', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'coprocessor cortrans'], ['capable', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'data coregop'], ['capable', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'data processing', 'branch branch'], ['capable', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'data swap'], ['capable', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'transfer trans'], ['capable', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'regop multiply'], ['capable', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'transfer software'], ['capable', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'base'], ['capable', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'w21 indicates'], ['capable', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'block data'], ['capable', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'transfer coprocessor'], ['capable', 'architecture', '100', 'mhz', 'end point'], ['three', 'compatible', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'swap single'], ['three', 'compatible', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'core type'], ['three', 'compatible', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'coprocessor cortrans'], ['three', 'compatible', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'data coregop'], ['three', 'compatible', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'data processing', 'branch branch'], ['three', 'compatible', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'data swap'], ['three', 'compatible', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'transfer trans'], ['three', 'compatible', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'regop multiply'], ['three', 'compatible', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'transfer software'], ['three', 'compatible', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'base'], ['three', 'compatible', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'w21 indicates'], ['three', 'compatible', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'block data'], ['three', 'compatible', 'architecture', '100', 'mhz', 'pipeline structure', 'change mode', 'transfer mtrans', 'reset logic,', 'transfer coprocessor'], ['three', 'compatible', 'architecture', '100', 'mhz', 'end point'], ['swap single', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'core type'], ['swap single', 'change mode', 'transfer mtrans', 'reset logic,', 'coprocessor cortrans'], ['swap single', 'change mode', 'transfer mtrans', 'reset logic,', 'data coregop'], ['swap single', 'change mode', 'data processing', 'branch branch'], ['swap single', 'change mode', 'data swap'], ['swap single', 'change mode', 'transfer trans'], ['swap single', 'change mode', 'regop multiply'], ['swap single', 'change mode', 'transfer mtrans', 'reset logic,', 'transfer software'], ['swap single', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'base'], ['swap single', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'w21 indicates'], ['swap single', 'change mode', 'block data'], ['swap single', 'change mode', 'transfer mtrans', 'reset logic,', 'transfer coprocessor'], ['swap single', 'change mode', 'pipeline structure', 'mhz', 'end point'], ['core type', 'interrupt swi', 'reset logic,', 'coprocessor cortrans'], ['core type', 'interrupt swi', 'reset logic,', 'data coregop'], ['core type', 'interrupt swi', 'reset logic,', 'transfer mtrans', 'change mode', 'data processing', 'branch branch'], ['core type', 'interrupt swi', 'reset logic,', 'transfer mtrans', 'change mode', 'data swap'], ['core type', 'interrupt swi', 'reset logic,', 'transfer mtrans', 'change mode', 'transfer trans'], ['core type', 'interrupt swi', 'reset logic,', 'transfer mtrans', 'change mode', 'regop multiply'], ['core type', 'interrupt swi', 'reset logic,', 'transfer software'], ['core type', 'interrupt swi', 'reset logic,', 'sp605 spartan-6', 'transfer', 'base'], ['core type', 'interrupt swi', 'reset logic,', 'sp605 spartan-6', 'transfer', 'w21 indicates'], ['core type', 'interrupt swi', 'reset logic,', 'transfer mtrans', 'change mode', 'block data'], ['core type', 'interrupt swi', 'reset logic,', 'transfer coprocessor'], ['core type', 'interrupt swi', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', 'end point'], ['coprocessor cortrans', 'reset logic,', 'data coregop'], ['coprocessor cortrans', 'reset logic,', 'transfer mtrans', 'change mode', 'data processing', 'branch branch'], ['coprocessor cortrans', 'reset logic,', 'transfer mtrans', 'change mode', 'data swap'], ['coprocessor cortrans', 'reset logic,', 'transfer mtrans', 'change mode', 'transfer trans'], ['coprocessor cortrans', 'reset logic,', 'transfer mtrans', 'change mode', 'regop multiply'], ['coprocessor cortrans', 'reset logic,', 'transfer software'], ['coprocessor cortrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'base'], ['coprocessor cortrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'w21 indicates'], ['coprocessor cortrans', 'reset logic,', 'transfer mtrans', 'change mode', 'block data'], ['coprocessor cortrans', 'reset logic,', 'transfer coprocessor'], ['coprocessor cortrans', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', 'end point'], ['data coregop', 'reset logic,', 'transfer mtrans', 'change mode', 'data processing', 'branch branch'], ['data coregop', 'reset logic,', 'transfer mtrans', 'change mode', 'data swap'], ['data coregop', 'reset logic,', 'transfer mtrans', 'change mode', 'transfer trans'], ['data coregop', 'reset logic,', 'transfer mtrans', 'change mode', 'regop multiply'], ['data coregop', 'reset logic,', 'transfer software'], ['data coregop', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'base'], ['data coregop', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'w21 indicates'], ['data coregop', 'reset logic,', 'transfer mtrans', 'change mode', 'block data'], ['data coregop', 'reset logic,', 'transfer coprocessor'], ['data coregop', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', 'end point'], ['branch branch', 'data processing', 'change mode', 'data swap'], ['branch branch', 'data processing', 'change mode', 'transfer trans'], ['branch branch', 'data processing', 'change mode', 'regop multiply'], ['branch branch', 'data processing', 'change mode', 'transfer mtrans', 'reset logic,', 'transfer software'], ['branch branch', 'data processing', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'base'], ['branch branch', 'data processing', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'w21 indicates'], ['branch branch', 'data processing', 'change mode', 'block data'], ['branch branch', 'data processing', 'change mode', 'transfer mtrans', 'reset logic,', 'transfer coprocessor'], ['branch branch', 'data processing', 'change mode', 'pipeline structure', 'mhz', 'end point'], ['data swap', 'change mode', 'transfer trans'], ['data swap', 'change mode', 'regop multiply'], ['data swap', 'change mode', 'transfer mtrans', 'reset logic,', 'transfer software'], ['data swap', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'base'], ['data swap', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'w21 indicates'], ['data swap', 'change mode', 'block data'], ['data swap', 'change mode', 'transfer mtrans', 'reset logic,', 'transfer coprocessor'], ['data swap', 'change mode', 'pipeline structure', 'mhz', 'end point'], ['transfer trans', 'change mode', 'regop multiply'], ['transfer trans', 'change mode', 'transfer mtrans', 'reset logic,', 'transfer software'], ['transfer trans', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'base'], ['transfer trans', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'w21 indicates'], ['transfer trans', 'change mode', 'block data'], ['transfer trans', 'change mode', 'transfer mtrans', 'reset logic,', 'transfer coprocessor'], ['transfer trans', 'change mode', 'pipeline structure', 'mhz', 'end point'], ['regop multiply', 'change mode', 'transfer mtrans', 'reset logic,', 'transfer software'], ['regop multiply', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'base'], ['regop multiply', 'change mode', 'transfer mtrans', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'w21 indicates'], ['regop multiply', 'change mode', 'block data'], ['regop multiply', 'change mode', 'transfer mtrans', 'reset logic,', 'transfer coprocessor'], ['regop multiply', 'change mode', 'pipeline structure', 'mhz', 'end point'], ['transfer software', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'base'], ['transfer software', 'reset logic,', 'interrupt swi', 'data transfer', 'sp605 spartan-6', 'transfer', 'w21 indicates'], ['transfer software', 'reset logic,', 'transfer mtrans', 'change mode', 'block data'], ['transfer software', 'reset logic,', 'transfer coprocessor'], ['transfer software', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', 'end point'], ['base', 'transfer', 'w21 indicates'], ['base', 'transfer', 'interrupt swi', 'reset logic,', 'transfer mtrans', 'change mode', 'block data'], ['base', 'transfer', 'interrupt swi', 'reset logic,', 'transfer coprocessor'], ['base', 'transfer', 'interrupt swi', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', 'end point'], ['w21 indicates', 'transfer', 'interrupt swi', 'reset logic,', 'transfer mtrans', 'change mode', 'block data'], ['w21 indicates', 'transfer', 'interrupt swi', 'reset logic,', 'transfer coprocessor'], ['w21 indicates', 'transfer', 'interrupt swi', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', 'end point'], ['block data', 'change mode', 'transfer mtrans', 'reset logic,', 'transfer coprocessor'], ['block data', 'change mode', 'pipeline structure', 'mhz', 'end point'], ['transfer coprocessor', 'reset logic,', 'transfer mtrans', 'change mode', 'pipeline structure', 'mhz', 'end point']]"
"('small', 'cycles')","[['small', 'cycles']]"
"('stm',)",[['stm']]
"('ldm3',)",[['ldm3']]
"('strb',)",[['strb']]
"('ldr',)",[['ldr']]
"('svc', 'gnu tools', 'sp605', 'file', 'gnu tools usage', 'coprocessor', 'mult')","[['gnu tools', 'file', 'svc', 'coprocessor', 'mult', 'sp605'], ['gnu tools', 'file', 'gnu tools usage'], ['sp605', 'mult', 'coprocessor', 'svc', 'file', 'gnu tools usage']]"
"('toolset', 'amber processor', 'fpga system', 'arm')","[['fpga system', 'toolset', 'amber processor', 'arm']]"
"('main memory', 'coprocessor data', 'bic_bug', 'wishbone', 'cache', 'system', 'pc value', 'branch', 'wishbone access', 'uart_rxint', 'single data')","[['main memory', 'cache', 'pc value', 'coprocessor data'], ['main memory', 'cache', 'pc value', 'branch', 'bic_bug'], ['main memory', 'cache', 'pc value', 'system'], ['main memory', 'cache', 'wishbone', 'wishbone access'], ['main memory', 'cache', 'pc value', 'branch', 'uart_rxint'], ['main memory', 'cache', 'pc value', 'single data'], ['coprocessor data', 'pc value', 'branch', 'bic_bug'], ['coprocessor data', 'pc value', 'system'], ['coprocessor data', 'pc value', 'cache', 'wishbone', 'wishbone access'], ['coprocessor data', 'pc value', 'branch', 'uart_rxint'], ['coprocessor data', 'pc value', 'single data'], ['bic_bug', 'branch', 'pc value', 'system'], ['bic_bug', 'branch', 'pc value', 'cache', 'wishbone', 'wishbone access'], ['bic_bug', 'branch', 'uart_rxint'], ['bic_bug', 'branch', 'pc value', 'single data'], ['system', 'pc value', 'cache', 'wishbone', 'wishbone access'], ['system', 'pc value', 'branch', 'uart_rxint'], ['system', 'pc value', 'single data'], ['wishbone access', 'wishbone', 'cache', 'pc value', 'branch', 'uart_rxint'], ['wishbone access', 'wishbone', 'cache', 'pc value', 'single data'], ['uart_rxint', 'branch', 'pc value', 'single data']]"
"('move', 'bitwise', 'one', 'abort', 'controls', 'vlsi technology inc.,', 'fast', 'load register byte', 'fetch memory', 'fpga block rams', 'requested', 'reproduced', 'mac verilog source', 'optimized', 'operating', 'come', 'present', 'actual', 'whether', 'lines', 'risc machine family', 'prefetch', 'copyright dabs press', 'ethernet mac verilog', 'order')","[['move', 'bitwise', 'abort', 'fast', 'whether', 'controls'], ['move', 'bitwise', 'abort', 'fast', 'lines', 'vlsi technology inc.,', 'operating', 'load register byte'], ['move', 'bitwise', 'abort', 'fetch memory'], ['move', 'bitwise', 'abort', 'fast', 'lines', 'fpga block rams'], ['move', 'bitwise', 'abort', 'fast', 'lines', 'vlsi technology inc.,', 'operating', 'requested'], ['move', 'bitwise', 'abort', 'fast', 'mac verilog source'], ['move', 'bitwise', 'abort', 'fast', 'lines', 'vlsi technology inc.,', 'optimized'], ['move', 'bitwise', 'abort', 'fast', 'one', 'reproduced', 'come'], ['move', 'bitwise', 'abort', 'fast', 'actual'], ['move', 'bitwise', 'abort', 'fast', 'lines', 'risc machine family'], ['move', 'bitwise', 'abort', 'prefetch'], ['move', 'bitwise', 'abort', 'fast', 'lines', 'copyright dabs press'], ['move', 'bitwise', 'abort', 'fast', 'ethernet mac verilog'], ['move', 'bitwise', 'abort', 'fast', 'one', 'present', 'order'], ['controls', 'whether', 'fast', 'lines', 'vlsi technology inc.,', 'operating', 'load register byte'], ['controls', 'whether', 'fast', 'abort', 'fetch memory'], ['controls', 'whether', 'fast', 'lines', 'fpga block rams'], ['controls', 'whether', 'fast', 'lines', 'vlsi technology inc.,', 'operating', 'requested'], ['controls', 'whether', 'fast', 'mac verilog source'], ['controls', 'whether', 'fast', 'lines', 'vlsi technology inc.,', 'optimized'], ['controls', 'whether', 'fast', 'one', 'reproduced', 'come'], ['controls', 'whether', 'fast', 'actual'], ['controls', 'whether', 'fast', 'lines', 'risc machine family'], ['controls', 'whether', 'fast', 'abort', 'prefetch'], ['controls', 'whether', 'fast', 'lines', 'copyright dabs press'], ['controls', 'whether', 'fast', 'ethernet mac verilog'], ['controls', 'whether', 'fast', 'one', 'present', 'order'], ['load register byte', 'operating', 'vlsi technology inc.,', 'lines', 'fast', 'abort', 'fetch memory'], ['load register byte', 'operating', 'vlsi technology inc.,', 'lines', 'fpga block rams'], ['load register byte', 'operating', 'requested'], ['load register byte', 'operating', 'vlsi technology inc.,', 'lines', 'fast', 'mac verilog source'], ['load register byte', 'operating', 'vlsi technology inc.,', 'optimized'], ['load register byte', 'operating', 'vlsi technology inc.,', 'lines', 'fast', 'one', 'reproduced', 'come'], ['load register byte', 'operating', 'vlsi technology inc.,', 'lines', 'fast', 'actual'], ['load register byte', 'operating', 'vlsi technology inc.,', 'lines', 'risc machine family'], ['load register byte', 'operating', 'vlsi technology inc.,', 'lines', 'fast', 'abort', 'prefetch'], ['load register byte', 'operating', 'vlsi technology inc.,', 'lines', 'copyright dabs press'], ['load register byte', 'operating', 'vlsi technology inc.,', 'lines', 'fast', 'ethernet mac verilog'], ['load register byte', 'operating', 'vlsi technology inc.,', 'lines', 'fast', 'one', 'present', 'order'], ['fetch memory', 'abort', 'fast', 'lines', 'fpga block rams'], ['fetch memory', 'abort', 'fast', 'lines', 'vlsi technology inc.,', 'operating', 'requested'], ['fetch memory', 'abort', 'fast', 'mac verilog source'], ['fetch memory', 'abort', 'fast', 'lines', 'vlsi technology inc.,', 'optimized'], ['fetch memory', 'abort', 'fast', 'one', 'reproduced', 'come'], ['fetch memory', 'abort', 'fast', 'actual'], ['fetch memory', 'abort', 'fast', 'lines', 'risc machine family'], ['fetch memory', 'abort', 'prefetch'], ['fetch memory', 'abort', 'fast', 'lines', 'copyright dabs press'], ['fetch memory', 'abort', 'fast', 'ethernet mac verilog'], ['fetch memory', 'abort', 'fast', 'one', 'present', 'order'], ['fpga block rams', 'lines', 'vlsi technology inc.,', 'operating', 'requested'], ['fpga block rams', 'lines', 'fast', 'mac verilog source'], ['fpga block rams', 'lines', 'vlsi technology inc.,', 'optimized'], ['fpga block rams', 'lines', 'fast', 'one', 'reproduced', 'come'], ['fpga block rams', 'lines', 'fast', 'actual'], ['fpga block rams', 'lines', 'risc machine family'], ['fpga block rams', 'lines', 'fast', 'abort', 'prefetch'], ['fpga block rams', 'lines', 'copyright dabs press'], ['fpga block rams', 'lines', 'fast', 'ethernet mac verilog'], ['fpga block rams', 'lines', 'fast', 'one', 'present', 'order'], ['requested', 'operating', 'vlsi technology inc.,', 'lines', 'fast', 'mac verilog source'], ['requested', 'operating', 'vlsi technology inc.,', 'optimized'], ['requested', 'operating', 'vlsi technology inc.,', 'lines', 'fast', 'one', 'reproduced', 'come'], ['requested', 'operating', 'vlsi technology inc.,', 'lines', 'fast', 'actual'], ['requested', 'operating', 'vlsi technology inc.,', 'lines', 'risc machine family'], ['requested', 'operating', 'vlsi technology inc.,', 'lines', 'fast', 'abort', 'prefetch'], ['requested', 'operating', 'vlsi technology inc.,', 'lines', 'copyright dabs press'], ['requested', 'operating', 'vlsi technology inc.,', 'lines', 'fast', 'ethernet mac verilog'], ['requested', 'operating', 'vlsi technology inc.,', 'lines', 'fast', 'one', 'present', 'order'], ['mac verilog source', 'fast', 'lines', 'vlsi technology inc.,', 'optimized'], ['mac verilog source', 'fast', 'one', 'reproduced', 'come'], ['mac verilog source', 'fast', 'actual'], ['mac verilog source', 'fast', 'lines', 'risc machine family'], ['mac verilog source', 'fast', 'abort', 'prefetch'], ['mac verilog source', 'fast', 'lines', 'copyright dabs press'], ['mac verilog source', 'fast', 'ethernet mac verilog'], ['mac verilog source', 'fast', 'one', 'present', 'order'], ['optimized', 'vlsi technology inc.,', 'lines', 'fast', 'one', 'reproduced', 'come'], ['optimized', 'vlsi technology inc.,', 'lines', 'fast', 'actual'], ['optimized', 'vlsi technology inc.,', 'lines', 'risc machine family'], ['optimized', 'vlsi technology inc.,', 'lines', 'fast', 'abort', 'prefetch'], ['optimized', 'vlsi technology inc.,', 'lines', 'copyright dabs press'], ['optimized', 'vlsi technology inc.,', 'lines', 'fast', 'ethernet mac verilog'], ['optimized', 'vlsi technology inc.,', 'lines', 'fast', 'one', 'present', 'order'], ['come', 'reproduced', 'one', 'fast', 'actual'], ['come', 'reproduced', 'one', 'fast', 'lines', 'risc machine family'], ['come', 'reproduced', 'one', 'fast', 'abort', 'prefetch'], ['come', 'reproduced', 'one', 'fast', 'lines', 'copyright dabs press'], ['come', 'reproduced', 'one', 'fast', 'ethernet mac verilog'], ['come', 'reproduced', 'one', 'present', 'order'], ['actual', 'fast', 'lines', 'risc machine family'], ['actual', 'fast', 'abort', 'prefetch'], ['actual', 'fast', 'lines', 'copyright dabs press'], ['actual', 'fast', 'ethernet mac verilog'], ['actual', 'fast', 'one', 'present', 'order'], ['risc machine family', 'lines', 'fast', 'abort', 'prefetch'], ['risc machine family', 'lines', 'copyright dabs press'], ['risc machine family', 'lines', 'fast', 'ethernet mac verilog'], ['risc machine family', 'lines', 'fast', 'one', 'present', 'order'], ['prefetch', 'abort', 'fast', 'lines', 'copyright dabs press'], ['prefetch', 'abort', 'fast', 'ethernet mac verilog'], ['prefetch', 'abort', 'fast', 'one', 'present', 'order'], ['copyright dabs press', 'lines', 'fast', 'ethernet mac verilog'], ['copyright dabs press', 'lines', 'fast', 'one', 'present', 'order'], ['ethernet mac verilog', 'fast', 'one', 'present', 'order']]"
"('mlas_bug',)",[['mlas_bug']]
"('shifter_operand',)",[['shifter_operand']]
"('invalid', 'inclusive')","[['invalid', 'inclusive']]"
"('depend', 'anything', 'programs', 'make', '10.6', 'elf', 'send', 'next', 'fail', 'path')","[['depend', 'next', 'programs', 'anything', '10.6'], ['depend', 'next', 'make', 'elf'], ['depend', 'next', 'make', 'send'], ['depend', 'next', 'make', 'fail'], ['depend', 'next', 'make', 'path'], ['10.6', 'anything', 'programs', 'next', 'make', 'elf'], ['10.6', 'anything', 'programs', 'next', 'make', 'send'], ['10.6', 'anything', 'programs', 'next', 'make', 'fail'], ['10.6', 'anything', 'programs', 'next', 'make', 'path'], ['elf', 'make', 'send'], ['elf', 'make', 'fail'], ['elf', 'make', 'path'], ['send', 'make', 'fail'], ['send', 'make', 'path'], ['fail', 'make', 'path']]"
"('2.', 'else', '01', 'higher')","[['2.', 'else', '01'], ['2.', 'else', 'higher'], ['01', 'else', 'higher']]"
"('lo', 'plus', 'shift left')","[['lo', 'plus', 'shift left']]"
"('included', 'restrict', 'already', 'remember', 'source code,')","[['restrict', 'remember', 'included', 'already'], ['restrict', 'remember', 'included', 'source code,'], ['already', 'included', 'source code,']]"
"('mla', 'amber25', 'immed_24')","[['amber25', 'mla', 'immed_24']]"
"('covered', 'patents', 'older')","[['patents', 'covered', 'older']]"
"('xor', 'rsb')","[['xor', 'rsb']]"
"('-o crc16.o', 'crc16.o', 'crc16.o crc16.c')","[['-o crc16.o', 'crc16.o', 'crc16.o crc16.c']]"
"('subs',)",[['subs']]
"('add instruction', 'cache configuration')","[['add instruction', 'cache configuration']]"
"('test equivalence', 'cdp', 'xoring')","[['cdp', 'test equivalence', 'xoring']]"
"('change it,', 'fpga makefile,')","[['change it,', 'fpga makefile,']]"
"('cp opcode', 'r12_firq', 'r13_svc', 'lp')","[['r12_firq', 'cp opcode', 'r13_svc'], ['r12_firq', 'cp opcode', 'lp'], ['r13_svc', 'cp opcode', 'lp']]"
"('given', 'view')","[['given', 'view']]"
"('vmlinux', 'vcd dump file')","[['vmlinux', 'vcd dump file']]"
"('system.v',)",[['system.v']]
"('completion', 'takes', 'hour', 'user firq irq', 'firq irq > svc', 'viewing', 'firq irq >', 'timing', 'user firq irq >')","[['completion', 'user firq irq >', 'hour', 'takes'], ['completion', 'user firq irq >', 'hour', 'firq irq > svc'], ['completion', 'user firq irq >', 'viewing'], ['completion', 'user firq irq >', 'hour', 'firq irq >'], ['completion', 'user firq irq >', 'hour', 'user firq irq', 'timing'], ['takes', 'hour', 'firq irq > svc'], ['takes', 'hour', 'user firq irq >', 'viewing'], ['takes', 'hour', 'firq irq >'], ['takes', 'hour', 'user firq irq', 'timing'], ['firq irq > svc', 'hour', 'user firq irq >', 'viewing'], ['firq irq > svc', 'hour', 'firq irq >'], ['firq irq > svc', 'hour', 'user firq irq', 'timing'], ['viewing', 'user firq irq >', 'hour', 'firq irq >'], ['viewing', 'user firq irq >', 'hour', 'user firq irq', 'timing'], ['firq irq >', 'hour', 'user firq irq', 'timing']]"
"(""carry'"",)","[[""carry'""]]"
"('ngbbuild', 'colum', 'ram disk')","[['ngbbuild', 'ram disk', 'colum']]"
"('amber', 'load', 'stall cycle', 'sequence', 'store sequence', 'pass', 'supervisor mode,', 'execute stage', 'amber module', 'hardware verification', 'core hardware', 'contains', 'a25_alu.v', 'amber core', 'project documentation', 'store', 'irq mode', '15', 'load store', 'irq vector', 'load instruction', 'synthesis process', 'reread instruction', 'pre_fetch_instruction register', 'vector', 'irq address')","[['stall cycle', 'amber', 'reread instruction', 'sequence'], ['stall cycle', 'amber', 'reread instruction', 'store', 'amber core', 'hardware verification', 'core hardware'], ['stall cycle', 'amber', 'amber module', 'pass', 'a25_alu.v'], ['stall cycle', 'amber', 'reread instruction', 'execute stage', 'vector', 'irq mode'], ['stall cycle', 'amber', 'amber module', 'pass', 'contains', '15'], ['stall cycle', 'amber', 'reread instruction', 'store', 'store sequence', 'supervisor mode,', 'load store'], ['stall cycle', 'amber', 'reread instruction', 'execute stage', 'vector', 'irq vector'], ['stall cycle', 'amber', 'reread instruction', 'store', 'load instruction'], ['stall cycle', 'amber', 'reread instruction', 'execute stage', 'vector', 'synthesis process'], ['stall cycle', 'amber', 'reread instruction', 'store', 'pre_fetch_instruction register'], ['stall cycle', 'amber', 'reread instruction', 'execute stage', 'vector', 'project documentation', 'irq address'], ['sequence', 'reread instruction', 'store', 'amber core', 'hardware verification', 'core hardware'], ['sequence', 'reread instruction', 'amber', 'amber module', 'pass', 'a25_alu.v'], ['sequence', 'reread instruction', 'execute stage', 'vector', 'irq mode'], ['sequence', 'reread instruction', 'amber', 'amber module', 'pass', 'contains', '15'], ['sequence', 'reread instruction', 'store', 'store sequence', 'supervisor mode,', 'load store'], ['sequence', 'reread instruction', 'execute stage', 'vector', 'irq vector'], ['sequence', 'reread instruction', 'store', 'load instruction'], ['sequence', 'reread instruction', 'execute stage', 'vector', 'synthesis process'], ['sequence', 'reread instruction', 'store', 'pre_fetch_instruction register'], ['sequence', 'reread instruction', 'execute stage', 'vector', 'project documentation', 'irq address'], ['core hardware', 'hardware verification', 'amber core', 'store', 'reread instruction', 'amber', 'amber module', 'pass', 'a25_alu.v'], ['core hardware', 'hardware verification', 'amber core', 'store', 'reread instruction', 'execute stage', 'vector', 'irq mode'], ['core hardware', 'hardware verification', 'amber core', 'store', 'reread instruction', 'amber', 'amber module', 'pass', 'contains', '15'], ['core hardware', 'hardware verification', 'amber core', 'store', 'store sequence', 'supervisor mode,', 'load store'], ['core hardware', 'hardware verification', 'amber core', 'store', 'reread instruction', 'execute stage', 'vector', 'irq vector'], ['core hardware', 'hardware verification', 'amber core', 'store', 'load instruction'], ['core hardware', 'hardware verification', 'amber core', 'store', 'reread instruction', 'execute stage', 'vector', 'synthesis process'], ['core hardware', 'hardware verification', 'amber core', 'store', 'pre_fetch_instruction register'], ['core hardware', 'hardware verification', 'amber core', 'store', 'reread instruction', 'execute stage', 'vector', 'project documentation', 'irq address'], ['a25_alu.v', 'pass', 'amber module', 'amber', 'reread instruction', 'execute stage', 'vector', 'irq mode'], ['a25_alu.v', 'pass', 'contains', '15'], ['a25_alu.v', 'pass', 'amber module', 'amber', 'reread instruction', 'store', 'store sequence', 'supervisor mode,', 'load store'], ['a25_alu.v', 'pass', 'amber module', 'amber', 'reread instruction', 'execute stage', 'vector', 'irq vector'], ['a25_alu.v', 'pass', 'amber module', 'amber', 'reread instruction', 'store', 'load instruction'], ['a25_alu.v', 'pass', 'amber module', 'amber', 'reread instruction', 'execute stage', 'vector', 'synthesis process'], ['a25_alu.v', 'pass', 'amber module', 'amber', 'reread instruction', 'store', 'pre_fetch_instruction register'], ['a25_alu.v', 'pass', 'amber module', 'amber', 'reread instruction', 'execute stage', 'vector', 'project documentation', 'irq address'], ['irq mode', 'vector', 'execute stage', 'reread instruction', 'amber', 'amber module', 'pass', 'contains', '15'], ['irq mode', 'vector', 'execute stage', 'reread instruction', 'store', 'store sequence', 'supervisor mode,', 'load store'], ['irq mode', 'vector', 'irq vector'], ['irq mode', 'vector', 'execute stage', 'reread instruction', 'store', 'load instruction'], ['irq mode', 'vector', 'synthesis process'], ['irq mode', 'vector', 'execute stage', 'reread instruction', 'store', 'pre_fetch_instruction register'], ['irq mode', 'vector', 'project documentation', 'irq address'], ['15', 'contains', 'pass', 'amber module', 'amber', 'reread instruction', 'store', 'store sequence', 'supervisor mode,', 'load store'], ['15', 'contains', 'pass', 'amber module', 'amber', 'reread instruction', 'execute stage', 'vector', 'irq vector'], ['15', 'contains', 'pass', 'amber module', 'amber', 'reread instruction', 'store', 'load instruction'], ['15', 'contains', 'pass', 'amber module', 'amber', 'reread instruction', 'execute stage', 'vector', 'synthesis process'], ['15', 'contains', 'pass', 'amber module', 'amber', 'reread instruction', 'store', 'pre_fetch_instruction register'], ['15', 'contains', 'pass', 'amber module', 'amber', 'reread instruction', 'execute stage', 'vector', 'project documentation', 'irq address'], ['load store', 'supervisor mode,', 'store sequence', 'store', 'reread instruction', 'execute stage', 'vector', 'irq vector'], ['load store', 'supervisor mode,', 'store sequence', 'store', 'load instruction'], ['load store', 'supervisor mode,', 'store sequence', 'store', 'reread instruction', 'execute stage', 'vector', 'synthesis process'], ['load store', 'supervisor mode,', 'store sequence', 'store', 'pre_fetch_instruction register'], ['load store', 'supervisor mode,', 'store sequence', 'store', 'reread instruction', 'execute stage', 'vector', 'project documentation', 'irq address'], ['irq vector', 'vector', 'execute stage', 'reread instruction', 'store', 'load instruction'], ['irq vector', 'vector', 'synthesis process'], ['irq vector', 'vector', 'execute stage', 'reread instruction', 'store', 'pre_fetch_instruction register'], ['irq vector', 'vector', 'project documentation', 'irq address'], ['load instruction', 'store', 'reread instruction', 'execute stage', 'vector', 'synthesis process'], ['load instruction', 'store', 'pre_fetch_instruction register'], ['load instruction', 'store', 'reread instruction', 'execute stage', 'vector', 'project documentation', 'irq address'], ['synthesis process', 'vector', 'execute stage', 'reread instruction', 'store', 'pre_fetch_instruction register'], ['synthesis process', 'vector', 'project documentation', 'irq address'], ['pre_fetch_instruction register', 'store', 'reread instruction', 'execute stage', 'vector', 'project documentation', 'irq address']]"
"('fields', 'followed')","[['fields', 'followed']]"
"('cached', 'read request', 'request')","[['read request', 'cached', 'request']]"
"('svn', 'gnu cross-compiler', 'tool chain')","[['svn', 'tool chain', 'gnu cross-compiler']]"
"('undefined instruction interrupt', 'unsupported')","[['undefined instruction interrupt', 'unsupported']]"
"('ransom', '20', 'fpu', 'simple interactin', 'times')","[['simple interactin', 'ransom', '20', 'fpu', 'times']]"
"('operations', 'connecting', 'procedure')","[['operations', 'connecting', 'procedure']]"
"('executing', 'completed')","[['executing', 'completed']]"
"('created', 'main reason', 'new verilog', ""'import source"", 'click', 'patch file')","[['created', 'patch file', 'new verilog', 'main reason'], ['created', 'patch file', 'new verilog', ""'import source""], ['created', 'patch file', 'click'], ['main reason', 'new verilog', ""'import source""], ['main reason', 'new verilog', 'patch file', 'click'], [""'import source"", 'new verilog', 'patch file', 'click']]"
"('access post-indexed:', 'adjusted', 'u23', 'i25', 'address', 'encode', 'r14_irq', 'r13_firq', 'access i25,')","[['adjusted', 'access post-indexed:', 'u23'], ['adjusted', 'access post-indexed:', 'encode', 'address', 'access i25,', 'i25'], ['adjusted', 'access post-indexed:', 'encode', 'address', 'r14_irq'], ['adjusted', 'access post-indexed:', 'encode', 'address', 'r13_firq'], ['u23', 'access post-indexed:', 'encode', 'address', 'access i25,', 'i25'], ['u23', 'access post-indexed:', 'encode', 'address', 'r14_irq'], ['u23', 'access post-indexed:', 'encode', 'address', 'r13_firq'], ['i25', 'access i25,', 'address', 'r14_irq'], ['i25', 'access i25,', 'address', 'r13_firq'], ['r14_irq', 'address', 'r13_firq']]"
"('configuration', 'changes')","[['configuration', 'changes']]"
"('par step', 'seed', 'rerun map', 'rerun')","[['rerun map', 'seed', 'par step', 'rerun']]"
"('cpsr_carry', 'cpsr_carry barrel_shift_carry', 'b_in', 'a_in')","[['cpsr_carry', 'cpsr_carry barrel_shift_carry', 'b_in'], ['cpsr_carry', 'cpsr_carry barrel_shift_carry', 'a_in'], ['b_in', 'cpsr_carry barrel_shift_carry', 'a_in']]"
"('cp', 'dump', ""project'"", 'menu item', 'amber project', 'libc library', 'initrd', 'run vmlinux', 'bitgen', 'printf', 'vcd dump')","[['dump', 'libc library', 'menu item', ""project'"", 'amber project'], ['dump', 'libc library', 'initrd', 'run vmlinux'], ['dump', 'libc library', 'bitgen'], ['dump', 'libc library', 'menu item', 'printf'], ['dump', 'libc library', 'vcd dump'], ['amber project', ""project'"", 'menu item', 'libc library', 'initrd', 'run vmlinux'], ['amber project', ""project'"", 'menu item', 'libc library', 'bitgen'], ['amber project', ""project'"", 'menu item', 'printf'], ['amber project', ""project'"", 'menu item', 'libc library', 'vcd dump'], ['run vmlinux', 'initrd', 'libc library', 'bitgen'], ['run vmlinux', 'initrd', 'libc library', 'menu item', 'printf'], ['run vmlinux', 'initrd', 'libc library', 'vcd dump'], ['bitgen', 'libc library', 'menu item', 'printf'], ['bitgen', 'libc library', 'vcd dump'], ['printf', 'menu item', 'libc library', 'vcd dump']]"
"('00000053',)",[['00000053']]
"('a23_decode.v', 'execute', 'memory image', 'a23_core', 'hw/vlog/amber25', 'dump file', 'image', 'o_wb_cyc')","[['a23_decode.v', 'execute', 'memory image'], ['a23_decode.v', 'execute', 'a23_core'], ['a23_decode.v', 'execute', 'hw/vlog/amber25'], ['a23_decode.v', 'execute', 'dump file'], ['a23_decode.v', 'execute', 'image'], ['a23_decode.v', 'execute', 'o_wb_cyc'], ['memory image', 'execute', 'a23_core'], ['memory image', 'execute', 'hw/vlog/amber25'], ['memory image', 'execute', 'dump file'], ['memory image', 'execute', 'image'], ['memory image', 'execute', 'o_wb_cyc'], ['a23_core', 'execute', 'hw/vlog/amber25'], ['a23_core', 'execute', 'dump file'], ['a23_core', 'execute', 'image'], ['a23_core', 'execute', 'o_wb_cyc'], ['hw/vlog/amber25', 'execute', 'dump file'], ['hw/vlog/amber25', 'execute', 'image'], ['hw/vlog/amber25', 'execute', 'o_wb_cyc'], ['dump file', 'execute', 'image'], ['dump file', 'execute', 'o_wb_cyc'], ['image', 'execute', 'o_wb_cyc']]"
"('r15', 'ddr3 controller', 'coregen')","[['r15', 'coregen', 'ddr3 controller']]"
"('print',)",[['print']]
"('stm_stream',)",[['stm_stream']]
"('shifter_operand s bit',)",[['shifter_operand s bit']]
"('available', 'finish', 'communications', 'perform', 'accessories', 'supplied', 'start')","[['available', 'supplied', 'start', 'perform', 'finish'], ['available', 'supplied', 'start', 'communications', 'accessories'], ['finish', 'perform', 'start', 'communications', 'accessories']]"
"('addresses', 'borrow', 'accesses', 'stalls')","[['addresses', 'accesses', 'stalls', 'borrow']]"
"('34', 'quite')","[['34', 'quite']]"
"('lsl', 'r0', 'r2', 'r3')","[['r0', 'lsl', 'r3', 'r2']]"
"('mnemonic', 'extension')","[['mnemonic', 'extension']]"
"('development board',)",[['development board']]
"('ramdisk', 'init')","[['ramdisk', 'init']]"
"('illegally', 'like', 'would', 'implementation', '30', 'overall', 'corresponds', 'specifically', 'detail', 'relative', 'skipping', 'except', 'ensure', 'usually', 'performance', 'occurs', 'size')","[['illegally', 'size', 'performance', 'occurs', 'like'], ['illegally', 'size', 'performance', 'occurs', 'corresponds', 'implementation'], ['illegally', 'size', 'performance', 'occurs', '30'], ['illegally', 'size', 'performance', 'occurs', 'overall'], ['illegally', 'size', 'specifically'], ['illegally', 'size', 'performance', 'occurs', 'detail'], ['illegally', 'size', 'skipping'], ['illegally', 'size', 'performance', 'occurs', 'except'], ['illegally', 'size', 'relative', 'usually', 'would', 'ensure'], ['like', 'occurs', 'corresponds', 'implementation'], ['like', 'occurs', '30'], ['like', 'occurs', 'overall'], ['like', 'occurs', 'performance', 'size', 'specifically'], ['like', 'occurs', 'detail'], ['like', 'occurs', 'performance', 'size', 'skipping'], ['like', 'occurs', 'except'], ['like', 'occurs', 'performance', 'size', 'relative', 'usually', 'would', 'ensure'], ['implementation', 'corresponds', 'occurs', '30'], ['implementation', 'corresponds', 'occurs', 'overall'], ['implementation', 'corresponds', 'occurs', 'performance', 'size', 'specifically'], ['implementation', 'corresponds', 'occurs', 'detail'], ['implementation', 'corresponds', 'occurs', 'performance', 'size', 'skipping'], ['implementation', 'corresponds', 'occurs', 'except'], ['implementation', 'corresponds', 'occurs', 'performance', 'size', 'relative', 'usually', 'would', 'ensure'], ['30', 'occurs', 'overall'], ['30', 'occurs', 'performance', 'size', 'specifically'], ['30', 'occurs', 'detail'], ['30', 'occurs', 'performance', 'size', 'skipping'], ['30', 'occurs', 'except'], ['30', 'occurs', 'performance', 'size', 'relative', 'usually', 'would', 'ensure'], ['overall', 'occurs', 'performance', 'size', 'specifically'], ['overall', 'occurs', 'detail'], ['overall', 'occurs', 'performance', 'size', 'skipping'], ['overall', 'occurs', 'except'], ['overall', 'occurs', 'performance', 'size', 'relative', 'usually', 'would', 'ensure'], ['specifically', 'size', 'performance', 'occurs', 'detail'], ['specifically', 'size', 'skipping'], ['specifically', 'size', 'performance', 'occurs', 'except'], ['specifically', 'size', 'relative', 'usually', 'would', 'ensure'], ['detail', 'occurs', 'performance', 'size', 'skipping'], ['detail', 'occurs', 'except'], ['detail', 'occurs', 'performance', 'size', 'relative', 'usually', 'would', 'ensure'], ['skipping', 'size', 'performance', 'occurs', 'except'], ['skipping', 'size', 'relative', 'usually', 'would', 'ensure'], ['except', 'occurs', 'performance', 'size', 'relative', 'usually', 'would', 'ensure']]"
"('veritak project', 'output file,', 'validate', 'linux booting')","[['veritak project', 'validate', 'output file,'], ['veritak project', 'validate', 'linux booting'], ['output file,', 'validate', 'linux booting']]"
"('identical', 'total', 'ones', 'lists', '2048')","[['identical', 'ones', '2048', 'lists', 'total']]"
"('simulation control', 'str r10,', 'mov r10,', 'list', 'amber_dump_length define', 'test pass', ""type 'run"", 'test ethmac-test,', 'waveform', 'pass value', 'simple test', 'run hello-world', 'addr f0000000,', 'run understands,')","[['str r10,', 'list', 'simulation control', 'waveform', 'mov r10,'], ['str r10,', 'list', 'amber_dump_length define'], ['str r10,', 'list', 'test pass'], ['str r10,', 'list', ""type 'run""], ['str r10,', 'list', 'simulation control', 'waveform', 'test ethmac-test,'], ['str r10,', 'list', 'pass value'], ['str r10,', 'list', 'simple test'], ['str r10,', 'list', 'simulation control', 'waveform', 'run hello-world'], ['str r10,', 'list', 'addr f0000000,'], ['str r10,', 'list', 'run understands,'], ['mov r10,', 'waveform', 'simulation control', 'list', 'amber_dump_length define'], ['mov r10,', 'waveform', 'simulation control', 'list', 'test pass'], ['mov r10,', 'waveform', 'simulation control', 'list', ""type 'run""], ['mov r10,', 'waveform', 'test ethmac-test,'], ['mov r10,', 'waveform', 'simulation control', 'list', 'pass value'], ['mov r10,', 'waveform', 'simulation control', 'list', 'simple test'], ['mov r10,', 'waveform', 'run hello-world'], ['mov r10,', 'waveform', 'simulation control', 'list', 'addr f0000000,'], ['mov r10,', 'waveform', 'simulation control', 'list', 'run understands,'], ['amber_dump_length define', 'list', 'test pass'], ['amber_dump_length define', 'list', ""type 'run""], ['amber_dump_length define', 'list', 'simulation control', 'waveform', 'test ethmac-test,'], ['amber_dump_length define', 'list', 'pass value'], ['amber_dump_length define', 'list', 'simple test'], ['amber_dump_length define', 'list', 'simulation control', 'waveform', 'run hello-world'], ['amber_dump_length define', 'list', 'addr f0000000,'], ['amber_dump_length define', 'list', 'run understands,'], ['test pass', 'list', ""type 'run""], ['test pass', 'list', 'simulation control', 'waveform', 'test ethmac-test,'], ['test pass', 'list', 'pass value'], ['test pass', 'list', 'simple test'], ['test pass', 'list', 'simulation control', 'waveform', 'run hello-world'], ['test pass', 'list', 'addr f0000000,'], ['test pass', 'list', 'run understands,'], [""type 'run"", 'list', 'simulation control', 'waveform', 'test ethmac-test,'], [""type 'run"", 'list', 'pass value'], [""type 'run"", 'list', 'simple test'], [""type 'run"", 'list', 'simulation control', 'waveform', 'run hello-world'], [""type 'run"", 'list', 'addr f0000000,'], [""type 'run"", 'list', 'run understands,'], ['test ethmac-test,', 'waveform', 'simulation control', 'list', 'pass value'], ['test ethmac-test,', 'waveform', 'simulation control', 'list', 'simple test'], ['test ethmac-test,', 'waveform', 'run hello-world'], ['test ethmac-test,', 'waveform', 'simulation control', 'list', 'addr f0000000,'], ['test ethmac-test,', 'waveform', 'simulation control', 'list', 'run understands,'], ['pass value', 'list', 'simple test'], ['pass value', 'list', 'simulation control', 'waveform', 'run hello-world'], ['pass value', 'list', 'addr f0000000,'], ['pass value', 'list', 'run understands,'], ['simple test', 'list', 'simulation control', 'waveform', 'run hello-world'], ['simple test', 'list', 'addr f0000000,'], ['simple test', 'list', 'run understands,'], ['run hello-world', 'waveform', 'simulation control', 'list', 'addr f0000000,'], ['run hello-world', 'waveform', 'simulation control', 'list', 'run understands,'], ['addr f0000000,', 'list', 'run understands,']]"
"('ldc', 'decode -the', 'amber system synthesis', 'datapath', 'ddr31', 'issues', '26', 'unsigned', 'finally', 'processor mode', '31', '{ negative,', 'local', 'remaining', 'a25_fetch', 'a23_core.v', 'checking', 'boot-loader application', 'fast interrupt mode,', 'immediately', 'tick', 'conflict_rd', 'reverse subtract', 'address tag', 'generation logic', 'unpredictable', 'registers', 'o_wb_sel', 'contain', 'works', 'synthesis results', 'a25_mem.v', 'change status', 'system synthesis', 'adds', 'swaps', 'clock', 'ways', 'v2a isa', 'conditionally', 'lt', 'various', 'checks', 'core', 'full', 'regop', 'step', 'multiplies', 'swp_lock_bug', 'pll', 'change', 'banked', 'increments', 'ethmac project', 'leaves', 'interrupt types', 'rams', ""'s'"", 'logic', 'scaled register', 'reset generation', 'fpga block', 'module structure', 'scaled', '2.2.1', 'unit', '8.1', 'datapath control', 'ldmfa', 'address exception', 'add', 'least', 'decode', 'usr', 'simple example', 'overflow', 'instantiates', 'reset', 'none', '{ full_adder_cout,', 'word', 'sw/boot-loader', 'stmda', 'signed', 'stall', 'values', 'fetch', 'stm instructions,', 'carry flag', 'unchanged', 'middle', 'reads', 'numbers', 'vco clock', 'a25_icache.v', 'ldmda', 'machine', 'also', 'functionality', 'state machine', 'parameter', 'privileged', 'variant', 'fa', 'purpose', 'c source', 'especially', 'third', 'doc', 'processor', 'triggering', 'position', 'work directory,', 'inc.')","[['ldc', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'triggering', 'amber system synthesis'], ['ldc', 'fetch', 'decode', 'datapath'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', 'ddr31'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_mem.v', 'core', 'issues'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', '26'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', '{ negative,'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'remaining'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_fetch'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'a23_core.v'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'leaves', 'checking'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'boot-loader application'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'fast interrupt mode,'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'immediately'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'address exception', 'conflict_rd'], ['ldc', 'fetch', 'usr', 'processor mode', '31', 'reset', 'reset generation', 'pll', 'generation logic'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'banked', 'unpredictable'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'o_wb_sel'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'contain'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_mem.v', 'core', 'synthesis results'], ['ldc', 'fetch', 'usr', 'processor mode', 'change status', 'system synthesis'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'v2a isa'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'signed', 'step', 'lt'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'multiplies'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', 'swp_lock_bug'], ['ldc', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'increments'], ['ldc', 'fetch', 'decode', 'datapath control', 'interrupt types'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'rams'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'fpga block'], ['ldc', 'fetch', 'module structure'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['ldc', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['ldc', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'values'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'fa'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['ldc', 'fetch', 'scaled', 'c source'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['ldc', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['ldc', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'inc.'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', 'ddr31'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_mem.v', 'core', 'issues'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', '26'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', '{ negative,'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'remaining'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_fetch'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'a23_core.v'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'leaves', 'checking'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'boot-loader application'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'fast interrupt mode,'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'immediately'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'address exception', 'conflict_rd'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', '31', 'reset', 'reset generation', 'pll', 'generation logic'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'banked', 'unpredictable'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'o_wb_sel'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'contain'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_mem.v', 'core', 'synthesis results'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'system synthesis'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'v2a isa'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'signed', 'step', 'lt'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'multiplies'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', 'swp_lock_bug'], ['amber system synthesis', 'triggering', 'change', 'none', 'increments'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'interrupt types'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'rams'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'fpga block'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'module structure'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'processor', 'simple example'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', '31', 'reset', 'instantiates'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'values'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'fa'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'scaled', 'c source'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['amber system synthesis', 'triggering', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['amber system synthesis', 'triggering', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'inc.'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', 'ddr31'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_mem.v', 'core', 'issues'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', '26'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', '{ negative,'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'remaining'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_fetch'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'a23_core.v'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'leaves', 'checking'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'boot-loader application'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'fast interrupt mode,'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'immediately'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'address exception', 'conflict_rd'], ['datapath', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'reset generation', 'pll', 'generation logic'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'banked', 'unpredictable'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'o_wb_sel'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'contain'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_mem.v', 'core', 'synthesis results'], ['datapath', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'system synthesis'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'v2a isa'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'signed', 'step', 'lt'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'multiplies'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', 'swp_lock_bug'], ['datapath', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'increments'], ['datapath', 'decode', 'datapath control', 'interrupt types'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'rams'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'fpga block'], ['datapath', 'decode', 'fetch', 'module structure'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['datapath', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['datapath', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'values'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'fa'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['datapath', 'decode', 'fetch', 'scaled', 'c source'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['datapath', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['datapath', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'inc.'], ['ddr31', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_mem.v', 'core', 'issues'], ['ddr31', 'add', 'position', 'carry flag', 'unsigned', 'conditionally', '26'], ['ddr31', 'add', 'position', 'carry flag', 'full', 'overflow', '{ negative,'], ['ddr31', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'remaining'], ['ddr31', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_fetch'], ['ddr31', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'a23_core.v'], ['ddr31', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'leaves', 'checking'], ['ddr31', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'boot-loader application'], ['ddr31', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'fast interrupt mode,'], ['ddr31', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'immediately'], ['ddr31', 'add', 'position', 'carry flag', 'full', 'overflow', 'address exception', 'conflict_rd'], ['ddr31', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'reset generation', 'pll', 'generation logic'], ['ddr31', 'add', 'position', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'banked', 'unpredictable'], ['ddr31', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'o_wb_sel'], ['ddr31', 'add', 'position', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'contain'], ['ddr31', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_mem.v', 'core', 'synthesis results'], ['ddr31', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'system synthesis'], ['ddr31', 'add', 'position', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'v2a isa'], ['ddr31', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'signed', 'step', 'lt'], ['ddr31', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'multiplies'], ['ddr31', 'add', 'swp_lock_bug'], ['ddr31', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'increments'], ['ddr31', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'interrupt types'], ['ddr31', 'add', 'position', 'carry flag', 'ways', 'rams'], ['ddr31', 'add', 'position', 'carry flag', 'ways', 'fpga block'], ['ddr31', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'module structure'], ['ddr31', 'add', 'position', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['ddr31', 'add', 'position', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['ddr31', 'add', ""'s'"", 'ldmfa'], ['ddr31', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['ddr31', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['ddr31', 'add', 'position', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['ddr31', 'add', ""'s'"", 'stmda'], ['ddr31', 'add', 'position', 'values'], ['ddr31', 'add', 'position', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['ddr31', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['ddr31', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['ddr31', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['ddr31', 'add', ""'s'"", 'ldmda'], ['ddr31', 'add', 'position', 'carry flag', 'fa'], ['ddr31', 'add', 'position', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['ddr31', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['ddr31', 'add', 'position', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['ddr31', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['ddr31', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['ddr31', 'add', 'position', 'carry flag', 'ways', 'address tag', 'inc.'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '26'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', '{ negative,'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'remaining'], ['issues', 'core', 'a25_mem.v', 'word', 'a25_fetch'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'a23_core.v'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'leaves', 'checking'], ['issues', 'core', 'a25_mem.v', 'word', 'boot-loader application'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'fast interrupt mode,'], ['issues', 'core', 'a25_mem.v', 'word', 'immediately'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'address exception', 'conflict_rd'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'reset generation', 'pll', 'generation logic'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'banked', 'unpredictable'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'o_wb_sel'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'contain'], ['issues', 'core', 'synthesis results'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'system synthesis'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'v2a isa'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'signed', 'step', 'lt'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'multiplies'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', 'swp_lock_bug'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'increments'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'interrupt types'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'rams'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'fpga block'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'module structure'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'values'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'checks', 'middle'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'checks', 'reads'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'numbers'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'fa'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'third'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['issues', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'inc.'], ['26', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', '{ negative,'], ['26', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'remaining'], ['26', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_fetch'], ['26', 'conditionally', 'unsigned', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'a23_core.v'], ['26', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'leaves', 'checking'], ['26', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'boot-loader application'], ['26', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'fast interrupt mode,'], ['26', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'immediately'], ['26', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'address exception', 'conflict_rd'], ['26', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'reset generation', 'pll', 'generation logic'], ['26', 'conditionally', 'privileged', 'banked', 'unpredictable'], ['26', 'conditionally', 'unsigned', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'o_wb_sel'], ['26', 'conditionally', 'unsigned', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'contain'], ['26', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_mem.v', 'core', 'synthesis results'], ['26', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'system synthesis'], ['26', 'conditionally', 'unsigned', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'v2a isa'], ['26', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'signed', 'step', 'lt'], ['26', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'multiplies'], ['26', 'conditionally', 'unsigned', 'carry flag', 'position', 'add', 'swp_lock_bug'], ['26', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'increments'], ['26', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'interrupt types'], ['26', 'conditionally', 'unsigned', 'carry flag', 'ways', 'rams'], ['26', 'conditionally', 'unsigned', 'carry flag', 'ways', 'fpga block'], ['26', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'module structure'], ['26', 'conditionally', '2.2.1'], ['26', 'conditionally', '8.1'], ['26', 'conditionally', 'unsigned', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['26', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['26', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['26', 'conditionally', 'unsigned', '{ full_adder_cout,'], ['26', 'conditionally', 'unsigned', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['26', 'conditionally', 'unsigned', 'carry flag', 'position', 'values'], ['26', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['26', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['26', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['26', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['26', 'conditionally', 'unsigned', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['26', 'conditionally', 'unsigned', 'carry flag', 'fa'], ['26', 'conditionally', 'unsigned', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['26', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['26', 'conditionally', 'unsigned', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['26', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['26', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['26', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'inc.'], ['{ negative,', 'overflow', 'swaps', 'remaining'], ['{ negative,', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_fetch'], ['{ negative,', 'overflow', 'full', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'a23_core.v'], ['{ negative,', 'overflow', 'swaps', 'least', 'adds', 'finally', 'leaves', 'checking'], ['{ negative,', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'boot-loader application'], ['{ negative,', 'overflow', 'swaps', 'least', 'adds', 'finally', 'fast interrupt mode,'], ['{ negative,', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'immediately'], ['{ negative,', 'overflow', 'address exception', 'conflict_rd'], ['{ negative,', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'reset generation', 'pll', 'generation logic'], ['{ negative,', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'banked', 'unpredictable'], ['{ negative,', 'overflow', 'full', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'o_wb_sel'], ['{ negative,', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'contain'], ['{ negative,', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_mem.v', 'core', 'synthesis results'], ['{ negative,', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'system synthesis'], ['{ negative,', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'v2a isa'], ['{ negative,', 'overflow', 'swaps', 'least', 'signed', 'step', 'lt'], ['{ negative,', 'overflow', 'swaps', 'least', 'adds', 'multiplies'], ['{ negative,', 'overflow', 'full', 'carry flag', 'position', 'add', 'swp_lock_bug'], ['{ negative,', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'increments'], ['{ negative,', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'interrupt types'], ['{ negative,', 'overflow', 'full', 'carry flag', 'ways', 'rams'], ['{ negative,', 'overflow', 'full', 'carry flag', 'ways', 'fpga block'], ['{ negative,', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'module structure'], ['{ negative,', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['{ negative,', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['{ negative,', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['{ negative,', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['{ negative,', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['{ negative,', 'overflow', 'full', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['{ negative,', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['{ negative,', 'overflow', 'full', 'carry flag', 'position', 'values'], ['{ negative,', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['{ negative,', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['{ negative,', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['{ negative,', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['{ negative,', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['{ negative,', 'overflow', 'full', 'carry flag', 'fa'], ['{ negative,', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['{ negative,', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['{ negative,', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['{ negative,', 'overflow', 'swaps', 'least', 'adds', 'third'], ['{ negative,', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['{ negative,', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'inc.'], ['remaining', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_fetch'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'a23_core.v'], ['remaining', 'swaps', 'least', 'adds', 'finally', 'leaves', 'checking'], ['remaining', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'boot-loader application'], ['remaining', 'swaps', 'least', 'adds', 'finally', 'fast interrupt mode,'], ['remaining', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'immediately'], ['remaining', 'swaps', 'overflow', 'address exception', 'conflict_rd'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'reset generation', 'pll', 'generation logic'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'banked', 'unpredictable'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'o_wb_sel'], ['remaining', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'contain'], ['remaining', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_mem.v', 'core', 'synthesis results'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'system synthesis'], ['remaining', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'v2a isa'], ['remaining', 'swaps', 'least', 'signed', 'step', 'lt'], ['remaining', 'swaps', 'least', 'adds', 'multiplies'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', 'swp_lock_bug'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'increments'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'interrupt types'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'rams'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'fpga block'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'module structure'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'values'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['remaining', 'swaps', 'least', 'adds', 'checks', 'middle'], ['remaining', 'swaps', 'least', 'adds', 'checks', 'reads'], ['remaining', 'swaps', 'least', 'adds', 'numbers'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'fa'], ['remaining', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['remaining', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['remaining', 'swaps', 'least', 'adds', 'third'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['remaining', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'inc.'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'a23_core.v'], ['a25_fetch', 'word', 'unchanged', 'finally', 'leaves', 'checking'], ['a25_fetch', 'word', 'boot-loader application'], ['a25_fetch', 'word', 'unchanged', 'finally', 'fast interrupt mode,'], ['a25_fetch', 'word', 'immediately'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'address exception', 'conflict_rd'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'reset generation', 'pll', 'generation logic'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'banked', 'unpredictable'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'o_wb_sel'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'contain'], ['a25_fetch', 'word', 'a25_mem.v', 'core', 'synthesis results'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'system synthesis'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'v2a isa'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'signed', 'step', 'lt'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'multiplies'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', 'swp_lock_bug'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'increments'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'interrupt types'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'rams'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'fpga block'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'module structure'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'values'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'checks', 'middle'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'checks', 'reads'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'numbers'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'fa'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'third'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['a25_fetch', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'inc.'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'leaves', 'checking'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'boot-loader application'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'fast interrupt mode,'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'immediately'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'overflow', 'address exception', 'conflict_rd'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'reset generation', 'pll', 'generation logic'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'banked', 'unpredictable'], ['a23_core.v', 'work directory,', 'o_wb_sel'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'contain'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_mem.v', 'core', 'synthesis results'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'system synthesis'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'v2a isa'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'signed', 'step', 'lt'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'multiplies'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'swp_lock_bug'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'increments'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'interrupt types'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'rams'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'fpga block'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'module structure'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', ""'s'"", 'ldmfa'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', ""'s'"", 'stmda'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'values'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', ""'s'"", 'ldmda'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'fa'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['a23_core.v', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'address tag', 'inc.'], ['checking', 'leaves', 'finally', 'unchanged', 'word', 'boot-loader application'], ['checking', 'leaves', 'finally', 'fast interrupt mode,'], ['checking', 'leaves', 'finally', 'unchanged', 'word', 'immediately'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'address exception', 'conflict_rd'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'reset generation', 'pll', 'generation logic'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'banked', 'unpredictable'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'o_wb_sel'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'contain'], ['checking', 'leaves', 'finally', 'unchanged', 'word', 'a25_mem.v', 'core', 'synthesis results'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'system synthesis'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'v2a isa'], ['checking', 'leaves', 'finally', 'adds', 'least', 'signed', 'step', 'lt'], ['checking', 'leaves', 'finally', 'adds', 'multiplies'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', 'swp_lock_bug'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'increments'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'interrupt types'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'rams'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'fpga block'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'module structure'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'values'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['checking', 'leaves', 'finally', 'adds', 'checks', 'middle'], ['checking', 'leaves', 'finally', 'adds', 'checks', 'reads'], ['checking', 'leaves', 'finally', 'adds', 'numbers'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'fa'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['checking', 'leaves', 'finally', 'adds', 'third'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['checking', 'leaves', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'inc.'], ['boot-loader application', 'word', 'unchanged', 'finally', 'fast interrupt mode,'], ['boot-loader application', 'word', 'immediately'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'address exception', 'conflict_rd'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'reset generation', 'pll', 'generation logic'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'banked', 'unpredictable'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'o_wb_sel'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'contain'], ['boot-loader application', 'word', 'a25_mem.v', 'core', 'synthesis results'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'system synthesis'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'v2a isa'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'signed', 'step', 'lt'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'multiplies'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', 'swp_lock_bug'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'increments'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'interrupt types'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'rams'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'fpga block'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'module structure'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'values'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'checks', 'middle'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'checks', 'reads'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'numbers'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'fa'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'third'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['boot-loader application', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'inc.'], ['fast interrupt mode,', 'finally', 'unchanged', 'word', 'immediately'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'address exception', 'conflict_rd'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'reset generation', 'pll', 'generation logic'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'banked', 'unpredictable'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'o_wb_sel'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'contain'], ['fast interrupt mode,', 'finally', 'unchanged', 'word', 'a25_mem.v', 'core', 'synthesis results'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'system synthesis'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'v2a isa'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'signed', 'step', 'lt'], ['fast interrupt mode,', 'finally', 'adds', 'multiplies'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', 'swp_lock_bug'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'increments'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'interrupt types'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'rams'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'fpga block'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'module structure'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'values'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['fast interrupt mode,', 'finally', 'adds', 'checks', 'middle'], ['fast interrupt mode,', 'finally', 'adds', 'checks', 'reads'], ['fast interrupt mode,', 'finally', 'adds', 'numbers'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'fa'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['fast interrupt mode,', 'finally', 'adds', 'third'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['fast interrupt mode,', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'inc.'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'address exception', 'conflict_rd'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'reset generation', 'pll', 'generation logic'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'banked', 'unpredictable'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'o_wb_sel'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'contain'], ['immediately', 'word', 'a25_mem.v', 'core', 'synthesis results'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'system synthesis'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'v2a isa'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'signed', 'step', 'lt'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'multiplies'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', 'swp_lock_bug'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'increments'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'interrupt types'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'rams'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'fpga block'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'module structure'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'values'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'checks', 'middle'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'checks', 'reads'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'numbers'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'fa'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'third'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['immediately', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'inc.'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'reset generation', 'pll', 'generation logic'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'banked', 'unpredictable'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'o_wb_sel'], ['conflict_rd', 'address exception', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'contain'], ['conflict_rd', 'address exception', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_mem.v', 'core', 'synthesis results'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'system synthesis'], ['conflict_rd', 'address exception', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'v2a isa'], ['conflict_rd', 'address exception', 'overflow', 'swaps', 'least', 'signed', 'step', 'lt'], ['conflict_rd', 'address exception', 'overflow', 'swaps', 'least', 'adds', 'multiplies'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'position', 'add', 'swp_lock_bug'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'increments'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'interrupt types'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'ways', 'rams'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'ways', 'fpga block'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'module structure'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'position', 'values'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['conflict_rd', 'address exception', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['conflict_rd', 'address exception', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['conflict_rd', 'address exception', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'fa'], ['conflict_rd', 'address exception', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['conflict_rd', 'address exception', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['conflict_rd', 'address exception', 'overflow', 'swaps', 'least', 'adds', 'third'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['conflict_rd', 'address exception', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'inc.'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'banked', 'unpredictable'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'o_wb_sel'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'contain'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_mem.v', 'core', 'synthesis results'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'change status', 'system synthesis'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'v2a isa'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'signed', 'step', 'lt'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'multiplies'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', 'swp_lock_bug'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'change status', 'none', 'increments'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'interrupt types'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'rams'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'fpga block'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'module structure'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'processor', 'simple example'], ['generation logic', 'pll', 'reset generation', 'reset', 'instantiates'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'values'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'fa'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'scaled', 'c source'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['generation logic', 'pll', 'reset generation', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'inc.'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'position', 'add', 'regop', 'reverse subtract', 'tick', 'stall', 'work directory,', 'o_wb_sel'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'contain'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_mem.v', 'core', 'synthesis results'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'system synthesis'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'v2a isa'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'signed', 'step', 'lt'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'multiplies'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'position', 'add', 'swp_lock_bug'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'increments'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'interrupt types'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'ways', 'rams'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'ways', 'fpga block'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'module structure'], ['unpredictable', 'banked', 'privileged', 'conditionally', '2.2.1'], ['unpredictable', 'banked', 'privileged', 'conditionally', '8.1'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', '{ full_adder_cout,'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'position', 'values'], ['unpredictable', 'banked', 'privileged', 'registers', 'stm instructions,'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'fa'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['unpredictable', 'banked', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'inc.'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'contain'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_mem.v', 'core', 'synthesis results'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'system synthesis'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'v2a isa'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'signed', 'step', 'lt'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'multiplies'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'swp_lock_bug'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'increments'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'interrupt types'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'rams'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'fpga block'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'module structure'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', ""'s'"", 'ldmfa'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', ""'s'"", 'stmda'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'values'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', ""'s'"", 'ldmda'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'fa'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['o_wb_sel', 'work directory,', 'stall', 'tick', 'reverse subtract', 'regop', 'add', 'position', 'carry flag', 'ways', 'address tag', 'inc.'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'overflow', 'swaps', 'least', 'adds', 'finally', 'unchanged', 'word', 'a25_mem.v', 'core', 'synthesis results'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'system synthesis'], ['contain', 'variant', 'v2a isa'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'overflow', 'swaps', 'least', 'signed', 'step', 'lt'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'overflow', 'swaps', 'least', 'adds', 'multiplies'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'position', 'add', 'swp_lock_bug'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'increments'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'interrupt types'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'rams'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'fpga block'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'module structure'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'position', 'values'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'fa'], ['contain', 'variant', 'unit', 'functionality', 'purpose'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['contain', 'variant', 'unit', 'functionality', 'especially'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['contain', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'address tag', 'inc.'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'system synthesis'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'v2a isa'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'signed', 'step', 'lt'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'multiplies'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', 'swp_lock_bug'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'increments'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'interrupt types'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'rams'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'fpga block'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'module structure'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'values'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'checks', 'middle'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'checks', 'reads'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'numbers'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'fa'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'third'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['synthesis results', 'core', 'a25_mem.v', 'word', 'unchanged', 'finally', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'inc.'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'unit', 'variant', 'v2a isa'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'signed', 'step', 'lt'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'multiplies'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', 'swp_lock_bug'], ['system synthesis', 'change status', 'none', 'increments'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'interrupt types'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'rams'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'fpga block'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'module structure'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['system synthesis', 'change status', 'processor mode', 'processor', 'simple example'], ['system synthesis', 'change status', 'processor mode', '31', 'reset', 'instantiates'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'values'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'fa'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'scaled', 'c source'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['system synthesis', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['system synthesis', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'inc.'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'overflow', 'swaps', 'least', 'signed', 'step', 'lt'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'overflow', 'swaps', 'least', 'adds', 'multiplies'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'position', 'add', 'swp_lock_bug'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'increments'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'interrupt types'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'rams'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'fpga block'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'module structure'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'position', 'values'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'fa'], ['v2a isa', 'variant', 'unit', 'functionality', 'purpose'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['v2a isa', 'variant', 'unit', 'functionality', 'especially'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['v2a isa', 'variant', 'unit', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'address tag', 'inc.'], ['lt', 'step', 'signed', 'least', 'adds', 'multiplies'], ['lt', 'step', 'signed', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', 'swp_lock_bug'], ['lt', 'step', 'signed', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'increments'], ['lt', 'step', 'signed', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'interrupt types'], ['lt', 'step', 'signed', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'rams'], ['lt', 'step', 'signed', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'fpga block'], ['lt', 'step', 'signed', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'module structure'], ['lt', 'step', 'signed', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['lt', 'step', 'signed', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['lt', 'step', 'signed', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['lt', 'step', 'signed', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['lt', 'step', 'signed', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['lt', 'step', 'signed', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['lt', 'step', 'signed', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['lt', 'step', 'signed', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'values'], ['lt', 'step', 'signed', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['lt', 'step', 'signed', 'least', 'adds', 'checks', 'middle'], ['lt', 'step', 'signed', 'least', 'adds', 'checks', 'reads'], ['lt', 'step', 'signed', 'least', 'adds', 'numbers'], ['lt', 'step', 'signed', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['lt', 'step', 'signed', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'fa'], ['lt', 'step', 'signed', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['lt', 'step', 'signed', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['lt', 'step', 'signed', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['lt', 'step', 'signed', 'least', 'adds', 'third'], ['lt', 'step', 'signed', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['lt', 'step', 'signed', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'inc.'], ['multiplies', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', 'swp_lock_bug'], ['multiplies', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'increments'], ['multiplies', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'interrupt types'], ['multiplies', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'rams'], ['multiplies', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'fpga block'], ['multiplies', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'module structure'], ['multiplies', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['multiplies', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['multiplies', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['multiplies', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['multiplies', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['multiplies', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['multiplies', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['multiplies', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'values'], ['multiplies', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['multiplies', 'adds', 'checks', 'middle'], ['multiplies', 'adds', 'checks', 'reads'], ['multiplies', 'adds', 'numbers'], ['multiplies', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['multiplies', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'fa'], ['multiplies', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['multiplies', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['multiplies', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['multiplies', 'adds', 'third'], ['multiplies', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['multiplies', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'inc.'], ['swp_lock_bug', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'increments'], ['swp_lock_bug', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'interrupt types'], ['swp_lock_bug', 'add', 'position', 'carry flag', 'ways', 'rams'], ['swp_lock_bug', 'add', 'position', 'carry flag', 'ways', 'fpga block'], ['swp_lock_bug', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'module structure'], ['swp_lock_bug', 'add', 'position', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['swp_lock_bug', 'add', 'position', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['swp_lock_bug', 'add', ""'s'"", 'ldmfa'], ['swp_lock_bug', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['swp_lock_bug', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['swp_lock_bug', 'add', 'position', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['swp_lock_bug', 'add', ""'s'"", 'stmda'], ['swp_lock_bug', 'add', 'position', 'values'], ['swp_lock_bug', 'add', 'position', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['swp_lock_bug', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['swp_lock_bug', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['swp_lock_bug', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['swp_lock_bug', 'add', ""'s'"", 'ldmda'], ['swp_lock_bug', 'add', 'position', 'carry flag', 'fa'], ['swp_lock_bug', 'add', 'position', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['swp_lock_bug', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['swp_lock_bug', 'add', 'position', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['swp_lock_bug', 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['swp_lock_bug', 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['swp_lock_bug', 'add', 'position', 'carry flag', 'ways', 'address tag', 'inc.'], ['increments', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'interrupt types'], ['increments', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'rams'], ['increments', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'fpga block'], ['increments', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'module structure'], ['increments', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['increments', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['increments', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['increments', 'none', 'change status', 'processor mode', 'processor', 'simple example'], ['increments', 'none', 'change status', 'processor mode', '31', 'reset', 'instantiates'], ['increments', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['increments', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['increments', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'values'], ['increments', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['increments', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['increments', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['increments', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['increments', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['increments', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'fa'], ['increments', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['increments', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'scaled', 'c source'], ['increments', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['increments', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['increments', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['increments', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'inc.'], ['interrupt types', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'rams'], ['interrupt types', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'fpga block'], ['interrupt types', 'datapath control', 'decode', 'fetch', 'module structure'], ['interrupt types', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['interrupt types', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['interrupt types', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['interrupt types', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['interrupt types', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['interrupt types', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['interrupt types', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['interrupt types', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'values'], ['interrupt types', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['interrupt types', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['interrupt types', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['interrupt types', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['interrupt types', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['interrupt types', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'fa'], ['interrupt types', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['interrupt types', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['interrupt types', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['interrupt types', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['interrupt types', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['interrupt types', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'inc.'], ['rams', 'ways', 'fpga block'], ['rams', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'module structure'], ['rams', 'ways', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['rams', 'ways', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['rams', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['rams', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['rams', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['rams', 'ways', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['rams', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['rams', 'ways', 'carry flag', 'position', 'values'], ['rams', 'ways', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['rams', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['rams', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['rams', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['rams', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['rams', 'ways', 'carry flag', 'fa'], ['rams', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['rams', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['rams', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['rams', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['rams', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['rams', 'ways', 'address tag', 'inc.'], ['fpga block', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'module structure'], ['fpga block', 'ways', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['fpga block', 'ways', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['fpga block', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['fpga block', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['fpga block', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['fpga block', 'ways', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['fpga block', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['fpga block', 'ways', 'carry flag', 'position', 'values'], ['fpga block', 'ways', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['fpga block', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['fpga block', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['fpga block', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['fpga block', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['fpga block', 'ways', 'carry flag', 'fa'], ['fpga block', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['fpga block', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['fpga block', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['fpga block', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['fpga block', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['fpga block', 'ways', 'address tag', 'inc.'], ['module structure', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', '2.2.1'], ['module structure', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', '8.1'], ['module structure', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['module structure', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['module structure', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['module structure', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['module structure', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['module structure', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'values'], ['module structure', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['module structure', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['module structure', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['module structure', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['module structure', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['module structure', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'fa'], ['module structure', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['module structure', 'fetch', 'scaled', 'c source'], ['module structure', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['module structure', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['module structure', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['module structure', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'inc.'], ['2.2.1', 'conditionally', '8.1'], ['2.2.1', 'conditionally', 'unsigned', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['2.2.1', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['2.2.1', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['2.2.1', 'conditionally', 'unsigned', '{ full_adder_cout,'], ['2.2.1', 'conditionally', 'unsigned', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['2.2.1', 'conditionally', 'unsigned', 'carry flag', 'position', 'values'], ['2.2.1', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['2.2.1', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['2.2.1', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['2.2.1', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['2.2.1', 'conditionally', 'unsigned', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['2.2.1', 'conditionally', 'unsigned', 'carry flag', 'fa'], ['2.2.1', 'conditionally', 'unsigned', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['2.2.1', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['2.2.1', 'conditionally', 'unsigned', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['2.2.1', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['2.2.1', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['2.2.1', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'inc.'], ['8.1', 'conditionally', 'unsigned', 'carry flag', 'position', 'add', ""'s'"", 'ldmfa'], ['8.1', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['8.1', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['8.1', 'conditionally', 'unsigned', '{ full_adder_cout,'], ['8.1', 'conditionally', 'unsigned', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['8.1', 'conditionally', 'unsigned', 'carry flag', 'position', 'values'], ['8.1', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['8.1', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['8.1', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['8.1', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['8.1', 'conditionally', 'unsigned', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['8.1', 'conditionally', 'unsigned', 'carry flag', 'fa'], ['8.1', 'conditionally', 'unsigned', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['8.1', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['8.1', 'conditionally', 'unsigned', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['8.1', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['8.1', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['8.1', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'inc.'], ['ldmfa', ""'s'"", 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'processor', 'simple example'], ['ldmfa', ""'s'"", 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', '31', 'reset', 'instantiates'], ['ldmfa', ""'s'"", 'add', 'position', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['ldmfa', ""'s'"", 'stmda'], ['ldmfa', ""'s'"", 'add', 'position', 'values'], ['ldmfa', ""'s'"", 'add', 'position', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['ldmfa', ""'s'"", 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['ldmfa', ""'s'"", 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['ldmfa', ""'s'"", 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['ldmfa', ""'s'"", 'ldmda'], ['ldmfa', ""'s'"", 'add', 'position', 'carry flag', 'fa'], ['ldmfa', ""'s'"", 'add', 'position', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['ldmfa', ""'s'"", 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['ldmfa', ""'s'"", 'add', 'position', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['ldmfa', ""'s'"", 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['ldmfa', ""'s'"", 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['ldmfa', ""'s'"", 'add', 'position', 'carry flag', 'ways', 'address tag', 'inc.'], ['simple example', 'processor', 'processor mode', '31', 'reset', 'instantiates'], ['simple example', 'processor', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['simple example', 'processor', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['simple example', 'processor', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'values'], ['simple example', 'processor', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['simple example', 'processor', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['simple example', 'processor', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['simple example', 'processor', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['simple example', 'processor', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['simple example', 'processor', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'fa'], ['simple example', 'processor', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['simple example', 'processor', 'processor mode', 'usr', 'fetch', 'scaled', 'c source'], ['simple example', 'processor', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['simple example', 'processor', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['simple example', 'processor', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['simple example', 'processor', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'inc.'], ['instantiates', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', '{ full_adder_cout,'], ['instantiates', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['instantiates', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'values'], ['instantiates', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['instantiates', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['instantiates', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['instantiates', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['instantiates', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['instantiates', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'fa'], ['instantiates', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['instantiates', 'reset', '31', 'processor mode', 'usr', 'fetch', 'scaled', 'c source'], ['instantiates', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['instantiates', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['instantiates', 'reset', '31', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['instantiates', 'reset', '31', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'inc.'], ['{ full_adder_cout,', 'unsigned', 'carry flag', 'position', 'add', ""'s'"", 'stmda'], ['{ full_adder_cout,', 'unsigned', 'carry flag', 'position', 'values'], ['{ full_adder_cout,', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['{ full_adder_cout,', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['{ full_adder_cout,', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['{ full_adder_cout,', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['{ full_adder_cout,', 'unsigned', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['{ full_adder_cout,', 'unsigned', 'carry flag', 'fa'], ['{ full_adder_cout,', 'unsigned', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['{ full_adder_cout,', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['{ full_adder_cout,', 'unsigned', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['{ full_adder_cout,', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['{ full_adder_cout,', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['{ full_adder_cout,', 'unsigned', 'carry flag', 'ways', 'address tag', 'inc.'], ['stmda', ""'s'"", 'add', 'position', 'values'], ['stmda', ""'s'"", 'add', 'position', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['stmda', ""'s'"", 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['stmda', ""'s'"", 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['stmda', ""'s'"", 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['stmda', ""'s'"", 'ldmda'], ['stmda', ""'s'"", 'add', 'position', 'carry flag', 'fa'], ['stmda', ""'s'"", 'add', 'position', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['stmda', ""'s'"", 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['stmda', ""'s'"", 'add', 'position', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['stmda', ""'s'"", 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['stmda', ""'s'"", 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['stmda', ""'s'"", 'add', 'position', 'carry flag', 'ways', 'address tag', 'inc.'], ['values', 'position', 'carry flag', 'unsigned', 'conditionally', 'privileged', 'registers', 'stm instructions,'], ['values', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['values', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['values', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['values', 'position', 'add', ""'s'"", 'ldmda'], ['values', 'position', 'carry flag', 'fa'], ['values', 'position', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['values', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['values', 'position', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['values', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['values', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['values', 'position', 'carry flag', 'ways', 'address tag', 'inc.'], ['stm instructions,', 'registers', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'middle'], ['stm instructions,', 'registers', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'checks', 'reads'], ['stm instructions,', 'registers', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'numbers'], ['stm instructions,', 'registers', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['stm instructions,', 'registers', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'fa'], ['stm instructions,', 'registers', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['stm instructions,', 'registers', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['stm instructions,', 'registers', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['stm instructions,', 'registers', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['stm instructions,', 'registers', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['stm instructions,', 'registers', 'privileged', 'conditionally', 'unsigned', 'carry flag', 'ways', 'address tag', 'inc.'], ['middle', 'checks', 'reads'], ['middle', 'checks', 'adds', 'numbers'], ['middle', 'checks', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['middle', 'checks', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'fa'], ['middle', 'checks', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['middle', 'checks', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['middle', 'checks', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['middle', 'checks', 'adds', 'third'], ['middle', 'checks', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['middle', 'checks', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'inc.'], ['reads', 'checks', 'adds', 'numbers'], ['reads', 'checks', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['reads', 'checks', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'fa'], ['reads', 'checks', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['reads', 'checks', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['reads', 'checks', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['reads', 'checks', 'adds', 'third'], ['reads', 'checks', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['reads', 'checks', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'inc.'], ['numbers', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'position', 'add', ""'s'"", 'ldmda'], ['numbers', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'fa'], ['numbers', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['numbers', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['numbers', 'adds', 'least', 'swaps', 'overflow', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['numbers', 'adds', 'third'], ['numbers', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['numbers', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'inc.'], ['ldmda', ""'s'"", 'add', 'position', 'carry flag', 'fa'], ['ldmda', ""'s'"", 'add', 'position', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['ldmda', ""'s'"", 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['ldmda', ""'s'"", 'add', 'position', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['ldmda', ""'s'"", 'add', 'position', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['ldmda', ""'s'"", 'add', 'position', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['ldmda', ""'s'"", 'add', 'position', 'carry flag', 'ways', 'address tag', 'inc.'], ['fa', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'purpose'], ['fa', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['fa', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['fa', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['fa', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['fa', 'carry flag', 'ways', 'address tag', 'inc.'], ['purpose', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'scaled', 'c source'], ['purpose', 'functionality', 'especially'], ['purpose', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['purpose', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['purpose', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'address tag', 'inc.'], ['c source', 'scaled', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'parameter', 'ethmac project', 'logic', 'functionality', 'especially'], ['c source', 'scaled', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'ways', 'carry flag', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['c source', 'scaled', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['c source', 'scaled', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'inc.'], ['especially', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'overflow', 'swaps', 'least', 'adds', 'third'], ['especially', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['especially', 'functionality', 'logic', 'ethmac project', 'parameter', 'full', 'carry flag', 'ways', 'address tag', 'inc.'], ['third', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'machine', 'state machine', 'decode -the', 'datapath control', 'decode', 'fetch', 'usr', 'processor mode', 'change status', 'none', 'change', 'vco clock', 'clock', 'various', 'works', 'local', 'doc'], ['third', 'adds', 'least', 'swaps', 'overflow', 'full', 'carry flag', 'ways', 'address tag', 'inc.'], ['doc', 'local', 'works', 'various', 'clock', 'vco clock', 'change', 'none', 'change status', 'processor mode', 'usr', 'fetch', 'decode', 'datapath control', 'decode -the', 'state machine', 'machine', 'address tag', 'inc.']]"
"('xilinx', 'register_bank', 'a25_fetch.v', 'sw')","[['xilinx', 'register_bank', 'a25_fetch.v'], ['xilinx', 'register_bank', 'sw'], ['a25_fetch.v', 'register_bank', 'sw']]"
"('circle', 'think', 'caches')","[['circle', 'think', 'caches']]"
"('printf function', 'c program', 'project area', 'library file', 'stand', 'copy')","[['printf function', 'library file', 'c program'], ['printf function', 'library file', 'project area'], ['printf function', 'library file', 'stand'], ['printf function', 'library file', 'copy'], ['c program', 'library file', 'project area'], ['c program', 'library file', 'stand'], ['c program', 'library file', 'copy'], ['project area', 'library file', 'stand'], ['project area', 'library file', 'copy'], ['stand', 'library file', 'copy']]"
"('compare', 'register value,', 'reread', 'store address', 'jumps', 'saves', 'ldm', 'store instruction,', 'pc', 'user', 'rn xor', 'allow subtraction', 'rm', 'xor shifter_operand', 'subtract', 'mode')","[['compare', 'reread', 'register value,'], ['compare', 'reread', 'store address'], ['compare', 'reread', 'subtract', 'xor shifter_operand', 'mode', 'ldm', 'user', 'jumps'], ['compare', 'reread', 'subtract', 'xor shifter_operand', 'mode', 'ldm', 'user', 'saves'], ['compare', 'reread', 'store instruction,'], ['compare', 'reread', 'subtract', 'xor shifter_operand', 'mode', 'rn xor'], ['compare', 'reread', 'allow subtraction'], ['compare', 'reread', 'subtract', 'xor shifter_operand', 'mode', 'ldm', 'pc', 'rm'], ['register value,', 'reread', 'store address'], ['register value,', 'reread', 'subtract', 'xor shifter_operand', 'mode', 'ldm', 'user', 'jumps'], ['register value,', 'reread', 'subtract', 'xor shifter_operand', 'mode', 'ldm', 'user', 'saves'], ['register value,', 'reread', 'store instruction,'], ['register value,', 'reread', 'subtract', 'xor shifter_operand', 'mode', 'rn xor'], ['register value,', 'reread', 'allow subtraction'], ['register value,', 'reread', 'subtract', 'xor shifter_operand', 'mode', 'ldm', 'pc', 'rm'], ['store address', 'reread', 'subtract', 'xor shifter_operand', 'mode', 'ldm', 'user', 'jumps'], ['store address', 'reread', 'subtract', 'xor shifter_operand', 'mode', 'ldm', 'user', 'saves'], ['store address', 'reread', 'store instruction,'], ['store address', 'reread', 'subtract', 'xor shifter_operand', 'mode', 'rn xor'], ['store address', 'reread', 'allow subtraction'], ['store address', 'reread', 'subtract', 'xor shifter_operand', 'mode', 'ldm', 'pc', 'rm'], ['jumps', 'user', 'saves'], ['jumps', 'user', 'ldm', 'mode', 'xor shifter_operand', 'subtract', 'reread', 'store instruction,'], ['jumps', 'user', 'ldm', 'mode', 'rn xor'], ['jumps', 'user', 'ldm', 'mode', 'xor shifter_operand', 'subtract', 'reread', 'allow subtraction'], ['jumps', 'user', 'ldm', 'pc', 'rm'], ['saves', 'user', 'ldm', 'mode', 'xor shifter_operand', 'subtract', 'reread', 'store instruction,'], ['saves', 'user', 'ldm', 'mode', 'rn xor'], ['saves', 'user', 'ldm', 'mode', 'xor shifter_operand', 'subtract', 'reread', 'allow subtraction'], ['saves', 'user', 'ldm', 'pc', 'rm'], ['store instruction,', 'reread', 'subtract', 'xor shifter_operand', 'mode', 'rn xor'], ['store instruction,', 'reread', 'allow subtraction'], ['store instruction,', 'reread', 'subtract', 'xor shifter_operand', 'mode', 'ldm', 'pc', 'rm'], ['rn xor', 'mode', 'xor shifter_operand', 'subtract', 'reread', 'allow subtraction'], ['rn xor', 'mode', 'ldm', 'pc', 'rm'], ['allow subtraction', 'reread', 'subtract', 'xor shifter_operand', 'mode', 'ldm', 'pc', 'rm']]"
"('trial version', 'veritak', 'veritak verilog', 'amber_decompile')","[['trial version', 'veritak verilog', 'veritak'], ['trial version', 'veritak verilog', 'amber_decompile'], ['veritak', 'veritak verilog', 'amber_decompile']]"
"('alone', 'signals', 'amber project area')","[['signals', 'alone', 'amber project area']]"
"('amber_test_name', 'ext2', 'init file', 'boot process', 'boot_mem_file', 'ethmac test', 'boot-loader')","[['amber_test_name', 'ethmac test', 'boot process'], ['amber_test_name', 'ethmac test', 'boot_mem_file'], ['boot process', 'ethmac test', 'boot_mem_file']]"
"('consists', 'provide', 'supports')","[['provide', 'consists', 'supports']]"
"('holds', 'format', 'produces', 'application example', 'stand-alone application', 'design', 'mnemonic extension', 'simple stand-alone', 'operation', 'eq', 'byte address', '78')","[['application example', 'operation', 'stand-alone application'], ['application example', 'operation', 'eq', 'mnemonic extension'], ['application example', 'operation', 'simple stand-alone'], ['application example', 'operation', 'format', 'produces', 'design', '78', 'holds', 'byte address'], ['stand-alone application', 'operation', 'eq', 'mnemonic extension'], ['stand-alone application', 'operation', 'simple stand-alone'], ['stand-alone application', 'operation', 'format', 'produces', 'design', '78', 'holds', 'byte address'], ['mnemonic extension', 'eq', 'operation', 'simple stand-alone'], ['mnemonic extension', 'eq', 'operation', 'format', 'produces', 'design', '78', 'holds', 'byte address'], ['simple stand-alone', 'operation', 'format', 'produces', 'design', '78', 'holds', 'byte address']]"
"('require', 'involving', 'based')","[['require', 'based', 'involving']]"
"('store log', 'category')","[['store log', 'category']]"
"('str',)",[['str']]
"('clocks_resets.v',)",[['clocks_resets.v']]
"('ddr3 main', 'connected', 'freeze')","[['ddr3 main', 'connected', 'freeze']]"
"('amber processor core', 'processor core')","[['amber processor core', 'processor core']]"
"('offset_12', 'wishbone bus,', 'instruction cache')","[['offset_12', 'instruction cache', 'wishbone bus,']]"
"('cc', 'within', 'rotated', 'left')","[['cc', 'left', 'within', 'rotated']]"
"('shift right', 'stack store', 'store equivalent', 'stack store equivalent', 'ib', 'shifter_operand -rn')","[['store equivalent', 'ib', 'stack store', 'stack store equivalent'], ['store equivalent', 'ib', 'shift right', 'shifter_operand -rn'], ['stack store equivalent', 'stack store', 'ib', 'shift right', 'shifter_operand -rn']]"
"('instructon', 'irq', '16', 'store instruction', 'value', 'target_address', 'coregop', 'significant', 'firqs')","[['instructon', 'value', 'target_address'], ['instructon', 'value', '16', 'significant'], ['instructon', 'value', 'coregop', 'irq', 'store instruction', 'firqs'], ['target_address', 'value', '16', 'significant'], ['target_address', 'value', 'coregop', 'irq', 'store instruction', 'firqs'], ['significant', '16', 'value', 'coregop', 'irq', 'store instruction', 'firqs']]"
"('good', 'supported', 'converts')","[['good', 'supported', 'converts']]"
"('field', 'minus', 'pl')","[['minus', 'field', 'pl']]"
"('$amber_base', 'amber_dump_vcd', ""compile'"", ""'import"", ""files'"", 'amber_dump_start', 'memory file')","[['$amber_base', ""files'"", 'memory file', 'amber_dump_vcd'], ['$amber_base', ""files'"", 'memory file', ""compile'""], ['$amber_base', ""files'"", 'memory file', ""'import""], ['$amber_base', ""files'"", 'memory file', 'amber_dump_start'], ['amber_dump_vcd', 'memory file', ""compile'""], ['amber_dump_vcd', 'memory file', ""'import""], ['amber_dump_vcd', 'memory file', 'amber_dump_start'], [""compile'"", 'memory file', ""'import""], [""compile'"", 'memory file', 'amber_dump_start'], [""'import"", 'memory file', 'amber_dump_start']]"
"('detected', 'larger', 'unless', 'details')","[['larger', 'detected', 'unless'], ['larger', 'detected', 'details'], ['unless', 'detected', 'details']]"
"('102', 'reading')","[['102', 'reading']]"
"('load register', 'rs', 'change_mode', '( pc', 'verilog module', 'swap', 'loaded', 'inflate_bug')","[['load register', 'verilog module', 'swap', 'change_mode'], ['load register', 'verilog module', 'swap', 'rs', 'loaded', '( pc'], ['load register', 'verilog module', 'swap', 'inflate_bug'], ['change_mode', 'swap', 'rs', 'loaded', '( pc'], ['change_mode', 'swap', 'inflate_bug'], ['( pc', 'loaded', 'rs', 'swap', 'inflate_bug']]"
"('mounts', 'placement')","[['mounts', 'placement']]"
"('put', 'frame', 'transmitted', 'packet')","[['put', 'transmitted', 'frame', 'packet']]"
"('r4', 'end_address', 'r8_firq', 'start_address')","[['r4', 'end_address', 'r8_firq', 'start_address']]"
"('note', 'verified', 'zeros', 'ls')","[['verified', 'note', 'zeros', 'ls']]"
"('hiboot', 'ram8', 'r10', 'mem', 'verify', 'tb_uart', 'ethernet mac module', 'ethernet', 'cache2')","[['hiboot', 'verify', 'ram8'], ['hiboot', 'verify', 'mem'], ['hiboot', 'verify', 'tb_uart'], ['hiboot', 'verify', 'ethernet', 'r10', 'ethernet mac module'], ['hiboot', 'verify', 'cache2'], ['ram8', 'verify', 'mem'], ['ram8', 'verify', 'tb_uart'], ['ram8', 'verify', 'ethernet', 'r10', 'ethernet mac module'], ['ram8', 'verify', 'cache2'], ['mem', 'verify', 'tb_uart'], ['mem', 'verify', 'ethernet', 'r10', 'ethernet mac module'], ['mem', 'verify', 'cache2'], ['tb_uart', 'verify', 'ethernet', 'r10', 'ethernet mac module'], ['tb_uart', 'verify', 'cache2'], ['ethernet mac module', 'r10', 'ethernet', 'verify', 'cache2']]"
"('s22', 'examine', 'rightmost')","[['s22', 'rightmost', 'examine']]"
"('stm2', 'stm instruction')","[['stm2', 'stm instruction']]"
"('memory address',)",[['memory address']]
"('general', 'shows')","[['general', 'shows']]"
"('-alu', '-alu structure', 'stages', 'core pipeline')","[['-alu', 'core pipeline', '-alu structure', 'stages']]"
"('website', 'still', 'connect')","[['still', 'website', 'connect']]"
"('device', 'fpga target device')","[['device', 'fpga target device']]"
"('normal',)",[['normal']]
"('r8 -r14,', 'user mode,')","[['r8 -r14,', 'user mode,']]"
"('modifications', 'management unit', 'booting')","[['modifications', 'booting', 'management unit']]"
"('utilisation', 'system clock', 'column', 'amber system,')","[['utilisation', 'system clock', 'column'], ['utilisation', 'system clock', 'amber system,'], ['column', 'system clock', 'amber system,']]"
"('hyperterminal',)",[['hyperterminal']]
"('subtractions',)",[['subtractions']]
"('debug', 'i_firq', 'configurable')","[['debug', 'i_firq', 'configurable']]"
"('scripts', 'etc.', '10.4', 'installed')","[['scripts', 'installed', '10.4', 'etc.']]"
"('interrupt controller', 'primary')","[['interrupt controller', 'primary']]"
"('impact', 'brings', 'uart interface')","[['impact', 'uart interface', 'brings']]"
"('chmod +x', 'chmod')","[['chmod +x', 'chmod']]"
"('earlier', '2.6', 'memory management')","[['earlier', '2.6', 'memory management']]"
"('appears',)",[['appears']]
"('understands', 'turns', '00000011', 'prints', '429', 'fatal', '432', '426')","[['understands', 'fatal', 'turns'], ['understands', 'fatal', '426', '00000011'], ['understands', 'fatal', '426', 'prints'], ['understands', 'fatal', '429'], ['understands', 'fatal', '432'], ['turns', 'fatal', '426', '00000011'], ['turns', 'fatal', '426', 'prints'], ['turns', 'fatal', '429'], ['turns', 'fatal', '432'], ['00000011', '426', 'prints'], ['00000011', '426', 'fatal', '429'], ['00000011', '426', 'fatal', '432'], ['prints', '426', 'fatal', '429'], ['prints', '426', 'fatal', '432'], ['429', 'fatal', '432']]"
"('contents',)",[['contents']]
"('account', 'complicate', 'subtraction')","[['complicate', 'account', 'subtraction']]"
"('loopback mode', 'loopback')","[['loopback mode', 'loopback']]"
"('fpga',)",[['fpga']]
"('isa', 'v2a')","[['isa', 'v2a']]"
"('embedded', 'incorporating', 'risc processor')","[['embedded', 'risc processor', 'incorporating']]"
"('lesser', 'gnu', 'lesser general public license', 'v2.1', 'gnu lesser', 'general public')","[['gnu', 'v2.1', 'gnu lesser', 'general public', 'lesser', 'lesser general public license']]"
"('fpga board', 'install')","[['fpga board', 'install']]"
"('4.5.1', '2010.0950')","[['4.5.1', '2010.0950']]"
"('l24', 'processor system')","[['l24', 'processor system']]"
"('condition flag', 'form', 'drop', 'ne', 'al', 'eor', 'flag', 'conditi', 'nothing', 'eor shifter_operand', 'rn eor', 'register shifts')","[['drop', 'form', 'eor shifter_operand', 'eor', 'condition flag', 'conditi', 'flag', 'ne'], ['drop', 'form', 'al'], ['drop', 'form', 'eor shifter_operand', 'eor', 'condition flag', 'conditi', 'flag', 'register shifts', 'nothing'], ['drop', 'form', 'rn eor'], ['ne', 'flag', 'conditi', 'condition flag', 'eor', 'eor shifter_operand', 'form', 'al'], ['ne', 'flag', 'register shifts', 'nothing'], ['ne', 'flag', 'conditi', 'condition flag', 'eor', 'eor shifter_operand', 'form', 'rn eor'], ['al', 'form', 'eor shifter_operand', 'eor', 'condition flag', 'conditi', 'flag', 'register shifts', 'nothing'], ['al', 'form', 'rn eor'], ['nothing', 'register shifts', 'flag', 'conditi', 'condition flag', 'eor', 'eor shifter_operand', 'form', 'rn eor']]"
"('received', 'later', 'prepared', 'handles', 'decode -the instruction', 'types')","[['received', 'prepared', 'later'], ['received', 'prepared', 'types', 'handles'], ['received', 'prepared', 'decode -the instruction'], ['later', 'prepared', 'types', 'handles'], ['later', 'prepared', 'decode -the instruction'], ['handles', 'types', 'prepared', 'decode -the instruction']]"
"('dma access', 'fires', 'executes', 'correctly', 'point unit')","[['dma access', 'correctly', 'executes', 'point unit', 'fires']]"
"('core specification', 'core specification may')","[['core specification', 'core specification may']]"
"('amber core hardware', 'core hardware verification tests', 'verification', 'core hardware verification', 'amber core hardware verification')","[['amber core hardware', 'core hardware verification tests', 'verification', 'amber core hardware verification', 'core hardware verification']]"
"('feb', 'linux version', 'tue feb', '354', 'lite', 'tue', 'gmt')","[['feb', 'tue feb', 'linux version', '354'], ['feb', 'tue feb', 'linux version', 'lite'], ['feb', 'tue feb', 'gmt', 'tue'], ['354', 'linux version', 'lite'], ['354', 'linux version', 'tue feb', 'gmt', 'tue'], ['lite', 'linux version', 'tue feb', 'gmt', 'tue']]"
"('ld',)",[['ld']]
"('core instead,', 'command line,', 'synthesize')","[['core instead,', 'synthesize', 'command line,']]"
"('_outbyte',)",[['_outbyte']]
"('stand-alone replacement', 'ticks', 'write back', 'wall', 'million', 'gtkwave viewer', 'libc', 'build', 'grab', 'a25_core/', 'replacement')","[['ticks', 'wall', 'build', 'stand-alone replacement', 'write back'], ['ticks', 'wall', 'million'], ['ticks', 'wall', 'gtkwave viewer'], ['ticks', 'wall', 'build', 'replacement', 'a25_core/', 'libc'], ['ticks', 'wall', 'grab'], ['write back', 'stand-alone replacement', 'build', 'wall', 'million'], ['write back', 'stand-alone replacement', 'build', 'wall', 'gtkwave viewer'], ['write back', 'stand-alone replacement', 'build', 'replacement', 'a25_core/', 'libc'], ['write back', 'stand-alone replacement', 'build', 'wall', 'grab'], ['million', 'wall', 'gtkwave viewer'], ['million', 'wall', 'build', 'replacement', 'a25_core/', 'libc'], ['million', 'wall', 'grab'], ['gtkwave viewer', 'wall', 'build', 'replacement', 'a25_core/', 'libc'], ['gtkwave viewer', 'wall', 'grab'], ['libc', 'a25_core/', 'replacement', 'build', 'wall', 'grab']]"
"('minutes', 'analysis')","[['minutes', 'analysis']]"
"('le', 'main loop', 'equivalence', 'done y', 'test', 'loop multiple')","[['le', 'done y', 'equivalence', 'test', 'main loop'], ['le', 'done y', 'equivalence', 'test', 'loop multiple'], ['main loop', 'test', 'loop multiple']]"
"('clear', 'bit clear', 'bit', 'extent', 'find')","[['bit clear', 'bit', 'clear', 'extent'], ['bit clear', 'bit', 'clear', 'find'], ['extent', 'clear', 'find']]"
"('vmlinux simulation',)",[['vmlinux simulation']]
"('single data transfer trans', 'data transfer mtrans branch', 'transfer software interrupt swi', 'sequences', 'coregop operation coprocessor cortrans', 'press', 'single', 'swap swap single data', '137', 'run linux,', 'data processing regop multiply', 'ldm1', 'block data transfer mtrans', 'data swap swap single', 'developed', 'data codtrans transfer coprocessor', 'extensively', 'regop multiply mult single', 'lr', 'single data swap swap', 'technology', 'save', 'coprocessor data coregop operation', 'swap single data transfer', 'coprocessor cortrans register transfer', 'see', 'returning', 'save pc', 'data coregop operation coprocessor', 'part', 'cores', 'known', 'coprocessor data codtrans transfer', 'register transfer software interrupt', 'shifter_operand l24', 'manual', 'modes', 'transfer trans block data', 'bytes', 'transfer coprocessor data coregop', 'xilinx sp605 spartan-6 fpga', 'lr u23', 'block', 'dabs', 'data transfer trans block', 'cache specification', 'transfer mtrans branch branch')","[['single data transfer trans', 'save', 'data transfer mtrans branch'], ['single data transfer trans', 'save', 'known', 'transfer software interrupt swi'], ['single data transfer trans', 'save', 'known', 'coregop operation coprocessor cortrans'], ['single data transfer trans', 'save', 'developed', 'part', 'bytes', 'press'], ['single data transfer trans', 'save', 'swap swap single data'], ['single data transfer trans', 'save', 'data processing regop multiply'], ['single data transfer trans', 'save', 'single', '137', 'ldm1'], ['single data transfer trans', 'save', 'block data transfer mtrans'], ['single data transfer trans', 'save', 'data swap swap single'], ['single data transfer trans', 'save', 'data codtrans transfer coprocessor'], ['single data transfer trans', 'save', 'extensively'], ['single data transfer trans', 'save', 'regop multiply mult single'], ['single data transfer trans', 'save', 'cache specification', 'lr'], ['single data transfer trans', 'save', 'single data swap swap'], ['single data transfer trans', 'save', 'developed', 'part', 'bytes', 'block', 'technology'], ['single data transfer trans', 'save', 'coprocessor data coregop operation'], ['single data transfer trans', 'save', 'swap single data transfer'], ['single data transfer trans', 'save', 'known', 'coprocessor cortrans register transfer'], ['single data transfer trans', 'save', 'developed', 'part', 'bytes', 'see'], ['single data transfer trans', 'save', 'developed', 'part', 'bytes', 'block', 'sequences', 'returning'], ['single data transfer trans', 'save', 'cache specification', 'run linux,', 'save pc'], ['single data transfer trans', 'save', 'known', 'data coregop operation coprocessor'], ['single data transfer trans', 'save', 'cores'], ['single data transfer trans', 'save', 'coprocessor data codtrans transfer'], ['single data transfer trans', 'save', 'known', 'register transfer software interrupt'], ['single data transfer trans', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['single data transfer trans', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['single data transfer trans', 'save', 'modes'], ['single data transfer trans', 'save', 'transfer trans block data'], ['single data transfer trans', 'save', 'transfer coprocessor data coregop'], ['single data transfer trans', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['single data transfer trans', 'save', 'cache specification', 'run linux,', 'lr u23'], ['single data transfer trans', 'save', 'developed', 'part', 'dabs'], ['single data transfer trans', 'save', 'data transfer trans block'], ['single data transfer trans', 'save', 'transfer mtrans branch branch'], ['data transfer mtrans branch', 'save', 'known', 'transfer software interrupt swi'], ['data transfer mtrans branch', 'save', 'known', 'coregop operation coprocessor cortrans'], ['data transfer mtrans branch', 'save', 'developed', 'part', 'bytes', 'press'], ['data transfer mtrans branch', 'save', 'swap swap single data'], ['data transfer mtrans branch', 'save', 'data processing regop multiply'], ['data transfer mtrans branch', 'save', 'single', '137', 'ldm1'], ['data transfer mtrans branch', 'save', 'block data transfer mtrans'], ['data transfer mtrans branch', 'save', 'data swap swap single'], ['data transfer mtrans branch', 'save', 'data codtrans transfer coprocessor'], ['data transfer mtrans branch', 'save', 'extensively'], ['data transfer mtrans branch', 'save', 'regop multiply mult single'], ['data transfer mtrans branch', 'save', 'cache specification', 'lr'], ['data transfer mtrans branch', 'save', 'single data swap swap'], ['data transfer mtrans branch', 'save', 'developed', 'part', 'bytes', 'block', 'technology'], ['data transfer mtrans branch', 'save', 'coprocessor data coregop operation'], ['data transfer mtrans branch', 'save', 'swap single data transfer'], ['data transfer mtrans branch', 'save', 'known', 'coprocessor cortrans register transfer'], ['data transfer mtrans branch', 'save', 'developed', 'part', 'bytes', 'see'], ['data transfer mtrans branch', 'save', 'developed', 'part', 'bytes', 'block', 'sequences', 'returning'], ['data transfer mtrans branch', 'save', 'cache specification', 'run linux,', 'save pc'], ['data transfer mtrans branch', 'save', 'known', 'data coregop operation coprocessor'], ['data transfer mtrans branch', 'save', 'cores'], ['data transfer mtrans branch', 'save', 'coprocessor data codtrans transfer'], ['data transfer mtrans branch', 'save', 'known', 'register transfer software interrupt'], ['data transfer mtrans branch', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['data transfer mtrans branch', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['data transfer mtrans branch', 'save', 'modes'], ['data transfer mtrans branch', 'save', 'transfer trans block data'], ['data transfer mtrans branch', 'save', 'transfer coprocessor data coregop'], ['data transfer mtrans branch', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['data transfer mtrans branch', 'save', 'cache specification', 'run linux,', 'lr u23'], ['data transfer mtrans branch', 'save', 'developed', 'part', 'dabs'], ['data transfer mtrans branch', 'save', 'data transfer trans block'], ['data transfer mtrans branch', 'save', 'transfer mtrans branch branch'], ['transfer software interrupt swi', 'known', 'coregop operation coprocessor cortrans'], ['transfer software interrupt swi', 'known', 'save', 'developed', 'part', 'bytes', 'press'], ['transfer software interrupt swi', 'known', 'save', 'swap swap single data'], ['transfer software interrupt swi', 'known', 'save', 'data processing regop multiply'], ['transfer software interrupt swi', 'known', 'save', 'single', '137', 'ldm1'], ['transfer software interrupt swi', 'known', 'save', 'block data transfer mtrans'], ['transfer software interrupt swi', 'known', 'save', 'data swap swap single'], ['transfer software interrupt swi', 'known', 'save', 'data codtrans transfer coprocessor'], ['transfer software interrupt swi', 'known', 'save', 'extensively'], ['transfer software interrupt swi', 'known', 'save', 'regop multiply mult single'], ['transfer software interrupt swi', 'known', 'save', 'cache specification', 'lr'], ['transfer software interrupt swi', 'known', 'save', 'single data swap swap'], ['transfer software interrupt swi', 'known', 'save', 'developed', 'part', 'bytes', 'block', 'technology'], ['transfer software interrupt swi', 'known', 'save', 'coprocessor data coregop operation'], ['transfer software interrupt swi', 'known', 'save', 'swap single data transfer'], ['transfer software interrupt swi', 'known', 'coprocessor cortrans register transfer'], ['transfer software interrupt swi', 'known', 'save', 'developed', 'part', 'bytes', 'see'], ['transfer software interrupt swi', 'known', 'save', 'developed', 'part', 'bytes', 'block', 'sequences', 'returning'], ['transfer software interrupt swi', 'known', 'save', 'cache specification', 'run linux,', 'save pc'], ['transfer software interrupt swi', 'known', 'data coregop operation coprocessor'], ['transfer software interrupt swi', 'known', 'save', 'cores'], ['transfer software interrupt swi', 'known', 'save', 'coprocessor data codtrans transfer'], ['transfer software interrupt swi', 'known', 'register transfer software interrupt'], ['transfer software interrupt swi', 'known', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['transfer software interrupt swi', 'known', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['transfer software interrupt swi', 'known', 'save', 'modes'], ['transfer software interrupt swi', 'known', 'save', 'transfer trans block data'], ['transfer software interrupt swi', 'known', 'save', 'transfer coprocessor data coregop'], ['transfer software interrupt swi', 'known', 'xilinx sp605 spartan-6 fpga'], ['transfer software interrupt swi', 'known', 'save', 'cache specification', 'run linux,', 'lr u23'], ['transfer software interrupt swi', 'known', 'save', 'developed', 'part', 'dabs'], ['transfer software interrupt swi', 'known', 'save', 'data transfer trans block'], ['transfer software interrupt swi', 'known', 'save', 'transfer mtrans branch branch'], ['coregop operation coprocessor cortrans', 'known', 'save', 'developed', 'part', 'bytes', 'press'], ['coregop operation coprocessor cortrans', 'known', 'save', 'swap swap single data'], ['coregop operation coprocessor cortrans', 'known', 'save', 'data processing regop multiply'], ['coregop operation coprocessor cortrans', 'known', 'save', 'single', '137', 'ldm1'], ['coregop operation coprocessor cortrans', 'known', 'save', 'block data transfer mtrans'], ['coregop operation coprocessor cortrans', 'known', 'save', 'data swap swap single'], ['coregop operation coprocessor cortrans', 'known', 'save', 'data codtrans transfer coprocessor'], ['coregop operation coprocessor cortrans', 'known', 'save', 'extensively'], ['coregop operation coprocessor cortrans', 'known', 'save', 'regop multiply mult single'], ['coregop operation coprocessor cortrans', 'known', 'save', 'cache specification', 'lr'], ['coregop operation coprocessor cortrans', 'known', 'save', 'single data swap swap'], ['coregop operation coprocessor cortrans', 'known', 'save', 'developed', 'part', 'bytes', 'block', 'technology'], ['coregop operation coprocessor cortrans', 'known', 'save', 'coprocessor data coregop operation'], ['coregop operation coprocessor cortrans', 'known', 'save', 'swap single data transfer'], ['coregop operation coprocessor cortrans', 'known', 'coprocessor cortrans register transfer'], ['coregop operation coprocessor cortrans', 'known', 'save', 'developed', 'part', 'bytes', 'see'], ['coregop operation coprocessor cortrans', 'known', 'save', 'developed', 'part', 'bytes', 'block', 'sequences', 'returning'], ['coregop operation coprocessor cortrans', 'known', 'save', 'cache specification', 'run linux,', 'save pc'], ['coregop operation coprocessor cortrans', 'known', 'data coregop operation coprocessor'], ['coregop operation coprocessor cortrans', 'known', 'save', 'cores'], ['coregop operation coprocessor cortrans', 'known', 'save', 'coprocessor data codtrans transfer'], ['coregop operation coprocessor cortrans', 'known', 'register transfer software interrupt'], ['coregop operation coprocessor cortrans', 'known', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['coregop operation coprocessor cortrans', 'known', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['coregop operation coprocessor cortrans', 'known', 'save', 'modes'], ['coregop operation coprocessor cortrans', 'known', 'save', 'transfer trans block data'], ['coregop operation coprocessor cortrans', 'known', 'save', 'transfer coprocessor data coregop'], ['coregop operation coprocessor cortrans', 'known', 'xilinx sp605 spartan-6 fpga'], ['coregop operation coprocessor cortrans', 'known', 'save', 'cache specification', 'run linux,', 'lr u23'], ['coregop operation coprocessor cortrans', 'known', 'save', 'developed', 'part', 'dabs'], ['coregop operation coprocessor cortrans', 'known', 'save', 'data transfer trans block'], ['coregop operation coprocessor cortrans', 'known', 'save', 'transfer mtrans branch branch'], ['press', 'bytes', 'part', 'developed', 'save', 'swap swap single data'], ['press', 'bytes', 'part', 'developed', 'save', 'data processing regop multiply'], ['press', 'bytes', 'part', 'developed', 'save', 'single', '137', 'ldm1'], ['press', 'bytes', 'part', 'developed', 'save', 'block data transfer mtrans'], ['press', 'bytes', 'part', 'developed', 'save', 'data swap swap single'], ['press', 'bytes', 'part', 'developed', 'save', 'data codtrans transfer coprocessor'], ['press', 'bytes', 'part', 'developed', 'save', 'extensively'], ['press', 'bytes', 'part', 'developed', 'save', 'regop multiply mult single'], ['press', 'bytes', 'part', 'developed', 'save', 'cache specification', 'lr'], ['press', 'bytes', 'part', 'developed', 'save', 'single data swap swap'], ['press', 'bytes', 'block', 'technology'], ['press', 'bytes', 'part', 'developed', 'save', 'coprocessor data coregop operation'], ['press', 'bytes', 'part', 'developed', 'save', 'swap single data transfer'], ['press', 'bytes', 'part', 'developed', 'save', 'known', 'coprocessor cortrans register transfer'], ['press', 'bytes', 'see'], ['press', 'bytes', 'block', 'sequences', 'returning'], ['press', 'bytes', 'part', 'developed', 'save', 'cache specification', 'run linux,', 'save pc'], ['press', 'bytes', 'part', 'developed', 'save', 'known', 'data coregop operation coprocessor'], ['press', 'bytes', 'part', 'developed', 'save', 'cores'], ['press', 'bytes', 'part', 'developed', 'save', 'coprocessor data codtrans transfer'], ['press', 'bytes', 'part', 'developed', 'save', 'known', 'register transfer software interrupt'], ['press', 'bytes', 'part', 'developed', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['press', 'bytes', 'block', 'manual'], ['press', 'bytes', 'part', 'developed', 'save', 'modes'], ['press', 'bytes', 'part', 'developed', 'save', 'transfer trans block data'], ['press', 'bytes', 'part', 'developed', 'save', 'transfer coprocessor data coregop'], ['press', 'bytes', 'part', 'developed', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['press', 'bytes', 'part', 'developed', 'save', 'cache specification', 'run linux,', 'lr u23'], ['press', 'bytes', 'part', 'dabs'], ['press', 'bytes', 'part', 'developed', 'save', 'data transfer trans block'], ['press', 'bytes', 'part', 'developed', 'save', 'transfer mtrans branch branch'], ['swap swap single data', 'save', 'data processing regop multiply'], ['swap swap single data', 'save', 'single', '137', 'ldm1'], ['swap swap single data', 'save', 'block data transfer mtrans'], ['swap swap single data', 'save', 'data swap swap single'], ['swap swap single data', 'save', 'data codtrans transfer coprocessor'], ['swap swap single data', 'save', 'extensively'], ['swap swap single data', 'save', 'regop multiply mult single'], ['swap swap single data', 'save', 'cache specification', 'lr'], ['swap swap single data', 'save', 'single data swap swap'], ['swap swap single data', 'save', 'developed', 'part', 'bytes', 'block', 'technology'], ['swap swap single data', 'save', 'coprocessor data coregop operation'], ['swap swap single data', 'save', 'swap single data transfer'], ['swap swap single data', 'save', 'known', 'coprocessor cortrans register transfer'], ['swap swap single data', 'save', 'developed', 'part', 'bytes', 'see'], ['swap swap single data', 'save', 'developed', 'part', 'bytes', 'block', 'sequences', 'returning'], ['swap swap single data', 'save', 'cache specification', 'run linux,', 'save pc'], ['swap swap single data', 'save', 'known', 'data coregop operation coprocessor'], ['swap swap single data', 'save', 'cores'], ['swap swap single data', 'save', 'coprocessor data codtrans transfer'], ['swap swap single data', 'save', 'known', 'register transfer software interrupt'], ['swap swap single data', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['swap swap single data', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['swap swap single data', 'save', 'modes'], ['swap swap single data', 'save', 'transfer trans block data'], ['swap swap single data', 'save', 'transfer coprocessor data coregop'], ['swap swap single data', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['swap swap single data', 'save', 'cache specification', 'run linux,', 'lr u23'], ['swap swap single data', 'save', 'developed', 'part', 'dabs'], ['swap swap single data', 'save', 'data transfer trans block'], ['swap swap single data', 'save', 'transfer mtrans branch branch'], ['data processing regop multiply', 'save', 'single', '137', 'ldm1'], ['data processing regop multiply', 'save', 'block data transfer mtrans'], ['data processing regop multiply', 'save', 'data swap swap single'], ['data processing regop multiply', 'save', 'data codtrans transfer coprocessor'], ['data processing regop multiply', 'save', 'extensively'], ['data processing regop multiply', 'save', 'regop multiply mult single'], ['data processing regop multiply', 'save', 'cache specification', 'lr'], ['data processing regop multiply', 'save', 'single data swap swap'], ['data processing regop multiply', 'save', 'developed', 'part', 'bytes', 'block', 'technology'], ['data processing regop multiply', 'save', 'coprocessor data coregop operation'], ['data processing regop multiply', 'save', 'swap single data transfer'], ['data processing regop multiply', 'save', 'known', 'coprocessor cortrans register transfer'], ['data processing regop multiply', 'save', 'developed', 'part', 'bytes', 'see'], ['data processing regop multiply', 'save', 'developed', 'part', 'bytes', 'block', 'sequences', 'returning'], ['data processing regop multiply', 'save', 'cache specification', 'run linux,', 'save pc'], ['data processing regop multiply', 'save', 'known', 'data coregop operation coprocessor'], ['data processing regop multiply', 'save', 'cores'], ['data processing regop multiply', 'save', 'coprocessor data codtrans transfer'], ['data processing regop multiply', 'save', 'known', 'register transfer software interrupt'], ['data processing regop multiply', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['data processing regop multiply', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['data processing regop multiply', 'save', 'modes'], ['data processing regop multiply', 'save', 'transfer trans block data'], ['data processing regop multiply', 'save', 'transfer coprocessor data coregop'], ['data processing regop multiply', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['data processing regop multiply', 'save', 'cache specification', 'run linux,', 'lr u23'], ['data processing regop multiply', 'save', 'developed', 'part', 'dabs'], ['data processing regop multiply', 'save', 'data transfer trans block'], ['data processing regop multiply', 'save', 'transfer mtrans branch branch'], ['ldm1', '137', 'single', 'save', 'block data transfer mtrans'], ['ldm1', '137', 'single', 'save', 'data swap swap single'], ['ldm1', '137', 'single', 'save', 'data codtrans transfer coprocessor'], ['ldm1', '137', 'single', 'save', 'extensively'], ['ldm1', '137', 'single', 'save', 'regop multiply mult single'], ['ldm1', '137', 'single', 'save', 'cache specification', 'lr'], ['ldm1', '137', 'single', 'save', 'single data swap swap'], ['ldm1', '137', 'single', 'save', 'developed', 'part', 'bytes', 'block', 'technology'], ['ldm1', '137', 'single', 'save', 'coprocessor data coregop operation'], ['ldm1', '137', 'single', 'save', 'swap single data transfer'], ['ldm1', '137', 'single', 'save', 'known', 'coprocessor cortrans register transfer'], ['ldm1', '137', 'single', 'save', 'developed', 'part', 'bytes', 'see'], ['ldm1', '137', 'single', 'save', 'developed', 'part', 'bytes', 'block', 'sequences', 'returning'], ['ldm1', '137', 'single', 'save', 'cache specification', 'run linux,', 'save pc'], ['ldm1', '137', 'single', 'save', 'known', 'data coregop operation coprocessor'], ['ldm1', '137', 'single', 'save', 'cores'], ['ldm1', '137', 'single', 'save', 'coprocessor data codtrans transfer'], ['ldm1', '137', 'single', 'save', 'known', 'register transfer software interrupt'], ['ldm1', '137', 'single', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['ldm1', '137', 'single', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['ldm1', '137', 'single', 'save', 'modes'], ['ldm1', '137', 'single', 'save', 'transfer trans block data'], ['ldm1', '137', 'single', 'save', 'transfer coprocessor data coregop'], ['ldm1', '137', 'single', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['ldm1', '137', 'single', 'save', 'cache specification', 'run linux,', 'lr u23'], ['ldm1', '137', 'single', 'save', 'developed', 'part', 'dabs'], ['ldm1', '137', 'single', 'save', 'data transfer trans block'], ['ldm1', '137', 'single', 'save', 'transfer mtrans branch branch'], ['block data transfer mtrans', 'save', 'data swap swap single'], ['block data transfer mtrans', 'save', 'data codtrans transfer coprocessor'], ['block data transfer mtrans', 'save', 'extensively'], ['block data transfer mtrans', 'save', 'regop multiply mult single'], ['block data transfer mtrans', 'save', 'cache specification', 'lr'], ['block data transfer mtrans', 'save', 'single data swap swap'], ['block data transfer mtrans', 'save', 'developed', 'part', 'bytes', 'block', 'technology'], ['block data transfer mtrans', 'save', 'coprocessor data coregop operation'], ['block data transfer mtrans', 'save', 'swap single data transfer'], ['block data transfer mtrans', 'save', 'known', 'coprocessor cortrans register transfer'], ['block data transfer mtrans', 'save', 'developed', 'part', 'bytes', 'see'], ['block data transfer mtrans', 'save', 'developed', 'part', 'bytes', 'block', 'sequences', 'returning'], ['block data transfer mtrans', 'save', 'cache specification', 'run linux,', 'save pc'], ['block data transfer mtrans', 'save', 'known', 'data coregop operation coprocessor'], ['block data transfer mtrans', 'save', 'cores'], ['block data transfer mtrans', 'save', 'coprocessor data codtrans transfer'], ['block data transfer mtrans', 'save', 'known', 'register transfer software interrupt'], ['block data transfer mtrans', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['block data transfer mtrans', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['block data transfer mtrans', 'save', 'modes'], ['block data transfer mtrans', 'save', 'transfer trans block data'], ['block data transfer mtrans', 'save', 'transfer coprocessor data coregop'], ['block data transfer mtrans', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['block data transfer mtrans', 'save', 'cache specification', 'run linux,', 'lr u23'], ['block data transfer mtrans', 'save', 'developed', 'part', 'dabs'], ['block data transfer mtrans', 'save', 'data transfer trans block'], ['block data transfer mtrans', 'save', 'transfer mtrans branch branch'], ['data swap swap single', 'save', 'data codtrans transfer coprocessor'], ['data swap swap single', 'save', 'extensively'], ['data swap swap single', 'save', 'regop multiply mult single'], ['data swap swap single', 'save', 'cache specification', 'lr'], ['data swap swap single', 'save', 'single data swap swap'], ['data swap swap single', 'save', 'developed', 'part', 'bytes', 'block', 'technology'], ['data swap swap single', 'save', 'coprocessor data coregop operation'], ['data swap swap single', 'save', 'swap single data transfer'], ['data swap swap single', 'save', 'known', 'coprocessor cortrans register transfer'], ['data swap swap single', 'save', 'developed', 'part', 'bytes', 'see'], ['data swap swap single', 'save', 'developed', 'part', 'bytes', 'block', 'sequences', 'returning'], ['data swap swap single', 'save', 'cache specification', 'run linux,', 'save pc'], ['data swap swap single', 'save', 'known', 'data coregop operation coprocessor'], ['data swap swap single', 'save', 'cores'], ['data swap swap single', 'save', 'coprocessor data codtrans transfer'], ['data swap swap single', 'save', 'known', 'register transfer software interrupt'], ['data swap swap single', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['data swap swap single', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['data swap swap single', 'save', 'modes'], ['data swap swap single', 'save', 'transfer trans block data'], ['data swap swap single', 'save', 'transfer coprocessor data coregop'], ['data swap swap single', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['data swap swap single', 'save', 'cache specification', 'run linux,', 'lr u23'], ['data swap swap single', 'save', 'developed', 'part', 'dabs'], ['data swap swap single', 'save', 'data transfer trans block'], ['data swap swap single', 'save', 'transfer mtrans branch branch'], ['data codtrans transfer coprocessor', 'save', 'extensively'], ['data codtrans transfer coprocessor', 'save', 'regop multiply mult single'], ['data codtrans transfer coprocessor', 'save', 'cache specification', 'lr'], ['data codtrans transfer coprocessor', 'save', 'single data swap swap'], ['data codtrans transfer coprocessor', 'save', 'developed', 'part', 'bytes', 'block', 'technology'], ['data codtrans transfer coprocessor', 'save', 'coprocessor data coregop operation'], ['data codtrans transfer coprocessor', 'save', 'swap single data transfer'], ['data codtrans transfer coprocessor', 'save', 'known', 'coprocessor cortrans register transfer'], ['data codtrans transfer coprocessor', 'save', 'developed', 'part', 'bytes', 'see'], ['data codtrans transfer coprocessor', 'save', 'developed', 'part', 'bytes', 'block', 'sequences', 'returning'], ['data codtrans transfer coprocessor', 'save', 'cache specification', 'run linux,', 'save pc'], ['data codtrans transfer coprocessor', 'save', 'known', 'data coregop operation coprocessor'], ['data codtrans transfer coprocessor', 'save', 'cores'], ['data codtrans transfer coprocessor', 'save', 'coprocessor data codtrans transfer'], ['data codtrans transfer coprocessor', 'save', 'known', 'register transfer software interrupt'], ['data codtrans transfer coprocessor', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['data codtrans transfer coprocessor', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['data codtrans transfer coprocessor', 'save', 'modes'], ['data codtrans transfer coprocessor', 'save', 'transfer trans block data'], ['data codtrans transfer coprocessor', 'save', 'transfer coprocessor data coregop'], ['data codtrans transfer coprocessor', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['data codtrans transfer coprocessor', 'save', 'cache specification', 'run linux,', 'lr u23'], ['data codtrans transfer coprocessor', 'save', 'developed', 'part', 'dabs'], ['data codtrans transfer coprocessor', 'save', 'data transfer trans block'], ['data codtrans transfer coprocessor', 'save', 'transfer mtrans branch branch'], ['extensively', 'save', 'regop multiply mult single'], ['extensively', 'save', 'cache specification', 'lr'], ['extensively', 'save', 'single data swap swap'], ['extensively', 'save', 'developed', 'part', 'bytes', 'block', 'technology'], ['extensively', 'save', 'coprocessor data coregop operation'], ['extensively', 'save', 'swap single data transfer'], ['extensively', 'save', 'known', 'coprocessor cortrans register transfer'], ['extensively', 'save', 'developed', 'part', 'bytes', 'see'], ['extensively', 'save', 'developed', 'part', 'bytes', 'block', 'sequences', 'returning'], ['extensively', 'save', 'cache specification', 'run linux,', 'save pc'], ['extensively', 'save', 'known', 'data coregop operation coprocessor'], ['extensively', 'save', 'cores'], ['extensively', 'save', 'coprocessor data codtrans transfer'], ['extensively', 'save', 'known', 'register transfer software interrupt'], ['extensively', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['extensively', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['extensively', 'save', 'modes'], ['extensively', 'save', 'transfer trans block data'], ['extensively', 'save', 'transfer coprocessor data coregop'], ['extensively', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['extensively', 'save', 'cache specification', 'run linux,', 'lr u23'], ['extensively', 'save', 'developed', 'part', 'dabs'], ['extensively', 'save', 'data transfer trans block'], ['extensively', 'save', 'transfer mtrans branch branch'], ['regop multiply mult single', 'save', 'cache specification', 'lr'], ['regop multiply mult single', 'save', 'single data swap swap'], ['regop multiply mult single', 'save', 'developed', 'part', 'bytes', 'block', 'technology'], ['regop multiply mult single', 'save', 'coprocessor data coregop operation'], ['regop multiply mult single', 'save', 'swap single data transfer'], ['regop multiply mult single', 'save', 'known', 'coprocessor cortrans register transfer'], ['regop multiply mult single', 'save', 'developed', 'part', 'bytes', 'see'], ['regop multiply mult single', 'save', 'developed', 'part', 'bytes', 'block', 'sequences', 'returning'], ['regop multiply mult single', 'save', 'cache specification', 'run linux,', 'save pc'], ['regop multiply mult single', 'save', 'known', 'data coregop operation coprocessor'], ['regop multiply mult single', 'save', 'cores'], ['regop multiply mult single', 'save', 'coprocessor data codtrans transfer'], ['regop multiply mult single', 'save', 'known', 'register transfer software interrupt'], ['regop multiply mult single', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['regop multiply mult single', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['regop multiply mult single', 'save', 'modes'], ['regop multiply mult single', 'save', 'transfer trans block data'], ['regop multiply mult single', 'save', 'transfer coprocessor data coregop'], ['regop multiply mult single', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['regop multiply mult single', 'save', 'cache specification', 'run linux,', 'lr u23'], ['regop multiply mult single', 'save', 'developed', 'part', 'dabs'], ['regop multiply mult single', 'save', 'data transfer trans block'], ['regop multiply mult single', 'save', 'transfer mtrans branch branch'], ['lr', 'cache specification', 'save', 'single data swap swap'], ['lr', 'cache specification', 'save', 'developed', 'part', 'bytes', 'block', 'technology'], ['lr', 'cache specification', 'save', 'coprocessor data coregop operation'], ['lr', 'cache specification', 'save', 'swap single data transfer'], ['lr', 'cache specification', 'save', 'known', 'coprocessor cortrans register transfer'], ['lr', 'cache specification', 'save', 'developed', 'part', 'bytes', 'see'], ['lr', 'cache specification', 'save', 'developed', 'part', 'bytes', 'block', 'sequences', 'returning'], ['lr', 'cache specification', 'run linux,', 'save pc'], ['lr', 'cache specification', 'save', 'known', 'data coregop operation coprocessor'], ['lr', 'cache specification', 'save', 'cores'], ['lr', 'cache specification', 'save', 'coprocessor data codtrans transfer'], ['lr', 'cache specification', 'save', 'known', 'register transfer software interrupt'], ['lr', 'cache specification', 'run linux,', 'shifter_operand l24'], ['lr', 'cache specification', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['lr', 'cache specification', 'save', 'modes'], ['lr', 'cache specification', 'save', 'transfer trans block data'], ['lr', 'cache specification', 'save', 'transfer coprocessor data coregop'], ['lr', 'cache specification', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['lr', 'cache specification', 'run linux,', 'lr u23'], ['lr', 'cache specification', 'save', 'developed', 'part', 'dabs'], ['lr', 'cache specification', 'save', 'data transfer trans block'], ['lr', 'cache specification', 'save', 'transfer mtrans branch branch'], ['single data swap swap', 'save', 'developed', 'part', 'bytes', 'block', 'technology'], ['single data swap swap', 'save', 'coprocessor data coregop operation'], ['single data swap swap', 'save', 'swap single data transfer'], ['single data swap swap', 'save', 'known', 'coprocessor cortrans register transfer'], ['single data swap swap', 'save', 'developed', 'part', 'bytes', 'see'], ['single data swap swap', 'save', 'developed', 'part', 'bytes', 'block', 'sequences', 'returning'], ['single data swap swap', 'save', 'cache specification', 'run linux,', 'save pc'], ['single data swap swap', 'save', 'known', 'data coregop operation coprocessor'], ['single data swap swap', 'save', 'cores'], ['single data swap swap', 'save', 'coprocessor data codtrans transfer'], ['single data swap swap', 'save', 'known', 'register transfer software interrupt'], ['single data swap swap', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['single data swap swap', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['single data swap swap', 'save', 'modes'], ['single data swap swap', 'save', 'transfer trans block data'], ['single data swap swap', 'save', 'transfer coprocessor data coregop'], ['single data swap swap', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['single data swap swap', 'save', 'cache specification', 'run linux,', 'lr u23'], ['single data swap swap', 'save', 'developed', 'part', 'dabs'], ['single data swap swap', 'save', 'data transfer trans block'], ['single data swap swap', 'save', 'transfer mtrans branch branch'], ['technology', 'block', 'bytes', 'part', 'developed', 'save', 'coprocessor data coregop operation'], ['technology', 'block', 'bytes', 'part', 'developed', 'save', 'swap single data transfer'], ['technology', 'block', 'bytes', 'part', 'developed', 'save', 'known', 'coprocessor cortrans register transfer'], ['technology', 'block', 'bytes', 'see'], ['technology', 'block', 'sequences', 'returning'], ['technology', 'block', 'bytes', 'part', 'developed', 'save', 'cache specification', 'run linux,', 'save pc'], ['technology', 'block', 'bytes', 'part', 'developed', 'save', 'known', 'data coregop operation coprocessor'], ['technology', 'block', 'bytes', 'part', 'developed', 'save', 'cores'], ['technology', 'block', 'bytes', 'part', 'developed', 'save', 'coprocessor data codtrans transfer'], ['technology', 'block', 'bytes', 'part', 'developed', 'save', 'known', 'register transfer software interrupt'], ['technology', 'block', 'bytes', 'part', 'developed', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['technology', 'block', 'manual'], ['technology', 'block', 'bytes', 'part', 'developed', 'save', 'modes'], ['technology', 'block', 'bytes', 'part', 'developed', 'save', 'transfer trans block data'], ['technology', 'block', 'bytes', 'part', 'developed', 'save', 'transfer coprocessor data coregop'], ['technology', 'block', 'bytes', 'part', 'developed', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['technology', 'block', 'bytes', 'part', 'developed', 'save', 'cache specification', 'run linux,', 'lr u23'], ['technology', 'block', 'bytes', 'part', 'dabs'], ['technology', 'block', 'bytes', 'part', 'developed', 'save', 'data transfer trans block'], ['technology', 'block', 'bytes', 'part', 'developed', 'save', 'transfer mtrans branch branch'], ['coprocessor data coregop operation', 'save', 'swap single data transfer'], ['coprocessor data coregop operation', 'save', 'known', 'coprocessor cortrans register transfer'], ['coprocessor data coregop operation', 'save', 'developed', 'part', 'bytes', 'see'], ['coprocessor data coregop operation', 'save', 'developed', 'part', 'bytes', 'block', 'sequences', 'returning'], ['coprocessor data coregop operation', 'save', 'cache specification', 'run linux,', 'save pc'], ['coprocessor data coregop operation', 'save', 'known', 'data coregop operation coprocessor'], ['coprocessor data coregop operation', 'save', 'cores'], ['coprocessor data coregop operation', 'save', 'coprocessor data codtrans transfer'], ['coprocessor data coregop operation', 'save', 'known', 'register transfer software interrupt'], ['coprocessor data coregop operation', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['coprocessor data coregop operation', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['coprocessor data coregop operation', 'save', 'modes'], ['coprocessor data coregop operation', 'save', 'transfer trans block data'], ['coprocessor data coregop operation', 'save', 'transfer coprocessor data coregop'], ['coprocessor data coregop operation', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['coprocessor data coregop operation', 'save', 'cache specification', 'run linux,', 'lr u23'], ['coprocessor data coregop operation', 'save', 'developed', 'part', 'dabs'], ['coprocessor data coregop operation', 'save', 'data transfer trans block'], ['coprocessor data coregop operation', 'save', 'transfer mtrans branch branch'], ['swap single data transfer', 'save', 'known', 'coprocessor cortrans register transfer'], ['swap single data transfer', 'save', 'developed', 'part', 'bytes', 'see'], ['swap single data transfer', 'save', 'developed', 'part', 'bytes', 'block', 'sequences', 'returning'], ['swap single data transfer', 'save', 'cache specification', 'run linux,', 'save pc'], ['swap single data transfer', 'save', 'known', 'data coregop operation coprocessor'], ['swap single data transfer', 'save', 'cores'], ['swap single data transfer', 'save', 'coprocessor data codtrans transfer'], ['swap single data transfer', 'save', 'known', 'register transfer software interrupt'], ['swap single data transfer', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['swap single data transfer', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['swap single data transfer', 'save', 'modes'], ['swap single data transfer', 'save', 'transfer trans block data'], ['swap single data transfer', 'save', 'transfer coprocessor data coregop'], ['swap single data transfer', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['swap single data transfer', 'save', 'cache specification', 'run linux,', 'lr u23'], ['swap single data transfer', 'save', 'developed', 'part', 'dabs'], ['swap single data transfer', 'save', 'data transfer trans block'], ['swap single data transfer', 'save', 'transfer mtrans branch branch'], ['coprocessor cortrans register transfer', 'known', 'save', 'developed', 'part', 'bytes', 'see'], ['coprocessor cortrans register transfer', 'known', 'save', 'developed', 'part', 'bytes', 'block', 'sequences', 'returning'], ['coprocessor cortrans register transfer', 'known', 'save', 'cache specification', 'run linux,', 'save pc'], ['coprocessor cortrans register transfer', 'known', 'data coregop operation coprocessor'], ['coprocessor cortrans register transfer', 'known', 'save', 'cores'], ['coprocessor cortrans register transfer', 'known', 'save', 'coprocessor data codtrans transfer'], ['coprocessor cortrans register transfer', 'known', 'register transfer software interrupt'], ['coprocessor cortrans register transfer', 'known', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['coprocessor cortrans register transfer', 'known', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['coprocessor cortrans register transfer', 'known', 'save', 'modes'], ['coprocessor cortrans register transfer', 'known', 'save', 'transfer trans block data'], ['coprocessor cortrans register transfer', 'known', 'save', 'transfer coprocessor data coregop'], ['coprocessor cortrans register transfer', 'known', 'xilinx sp605 spartan-6 fpga'], ['coprocessor cortrans register transfer', 'known', 'save', 'cache specification', 'run linux,', 'lr u23'], ['coprocessor cortrans register transfer', 'known', 'save', 'developed', 'part', 'dabs'], ['coprocessor cortrans register transfer', 'known', 'save', 'data transfer trans block'], ['coprocessor cortrans register transfer', 'known', 'save', 'transfer mtrans branch branch'], ['see', 'bytes', 'block', 'sequences', 'returning'], ['see', 'bytes', 'part', 'developed', 'save', 'cache specification', 'run linux,', 'save pc'], ['see', 'bytes', 'part', 'developed', 'save', 'known', 'data coregop operation coprocessor'], ['see', 'bytes', 'part', 'developed', 'save', 'cores'], ['see', 'bytes', 'part', 'developed', 'save', 'coprocessor data codtrans transfer'], ['see', 'bytes', 'part', 'developed', 'save', 'known', 'register transfer software interrupt'], ['see', 'bytes', 'part', 'developed', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['see', 'bytes', 'block', 'manual'], ['see', 'bytes', 'part', 'developed', 'save', 'modes'], ['see', 'bytes', 'part', 'developed', 'save', 'transfer trans block data'], ['see', 'bytes', 'part', 'developed', 'save', 'transfer coprocessor data coregop'], ['see', 'bytes', 'part', 'developed', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['see', 'bytes', 'part', 'developed', 'save', 'cache specification', 'run linux,', 'lr u23'], ['see', 'bytes', 'part', 'dabs'], ['see', 'bytes', 'part', 'developed', 'save', 'data transfer trans block'], ['see', 'bytes', 'part', 'developed', 'save', 'transfer mtrans branch branch'], ['returning', 'sequences', 'block', 'bytes', 'part', 'developed', 'save', 'cache specification', 'run linux,', 'save pc'], ['returning', 'sequences', 'block', 'bytes', 'part', 'developed', 'save', 'known', 'data coregop operation coprocessor'], ['returning', 'sequences', 'block', 'bytes', 'part', 'developed', 'save', 'cores'], ['returning', 'sequences', 'block', 'bytes', 'part', 'developed', 'save', 'coprocessor data codtrans transfer'], ['returning', 'sequences', 'block', 'bytes', 'part', 'developed', 'save', 'known', 'register transfer software interrupt'], ['returning', 'sequences', 'block', 'bytes', 'part', 'developed', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['returning', 'sequences', 'block', 'manual'], ['returning', 'sequences', 'block', 'bytes', 'part', 'developed', 'save', 'modes'], ['returning', 'sequences', 'block', 'bytes', 'part', 'developed', 'save', 'transfer trans block data'], ['returning', 'sequences', 'block', 'bytes', 'part', 'developed', 'save', 'transfer coprocessor data coregop'], ['returning', 'sequences', 'block', 'bytes', 'part', 'developed', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['returning', 'sequences', 'block', 'bytes', 'part', 'developed', 'save', 'cache specification', 'run linux,', 'lr u23'], ['returning', 'sequences', 'block', 'bytes', 'part', 'dabs'], ['returning', 'sequences', 'block', 'bytes', 'part', 'developed', 'save', 'data transfer trans block'], ['returning', 'sequences', 'block', 'bytes', 'part', 'developed', 'save', 'transfer mtrans branch branch'], ['save pc', 'run linux,', 'cache specification', 'save', 'known', 'data coregop operation coprocessor'], ['save pc', 'run linux,', 'cache specification', 'save', 'cores'], ['save pc', 'run linux,', 'cache specification', 'save', 'coprocessor data codtrans transfer'], ['save pc', 'run linux,', 'cache specification', 'save', 'known', 'register transfer software interrupt'], ['save pc', 'run linux,', 'shifter_operand l24'], ['save pc', 'run linux,', 'cache specification', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['save pc', 'run linux,', 'cache specification', 'save', 'modes'], ['save pc', 'run linux,', 'cache specification', 'save', 'transfer trans block data'], ['save pc', 'run linux,', 'cache specification', 'save', 'transfer coprocessor data coregop'], ['save pc', 'run linux,', 'cache specification', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['save pc', 'run linux,', 'lr u23'], ['save pc', 'run linux,', 'cache specification', 'save', 'developed', 'part', 'dabs'], ['save pc', 'run linux,', 'cache specification', 'save', 'data transfer trans block'], ['save pc', 'run linux,', 'cache specification', 'save', 'transfer mtrans branch branch'], ['data coregop operation coprocessor', 'known', 'save', 'cores'], ['data coregop operation coprocessor', 'known', 'save', 'coprocessor data codtrans transfer'], ['data coregop operation coprocessor', 'known', 'register transfer software interrupt'], ['data coregop operation coprocessor', 'known', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['data coregop operation coprocessor', 'known', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['data coregop operation coprocessor', 'known', 'save', 'modes'], ['data coregop operation coprocessor', 'known', 'save', 'transfer trans block data'], ['data coregop operation coprocessor', 'known', 'save', 'transfer coprocessor data coregop'], ['data coregop operation coprocessor', 'known', 'xilinx sp605 spartan-6 fpga'], ['data coregop operation coprocessor', 'known', 'save', 'cache specification', 'run linux,', 'lr u23'], ['data coregop operation coprocessor', 'known', 'save', 'developed', 'part', 'dabs'], ['data coregop operation coprocessor', 'known', 'save', 'data transfer trans block'], ['data coregop operation coprocessor', 'known', 'save', 'transfer mtrans branch branch'], ['cores', 'save', 'coprocessor data codtrans transfer'], ['cores', 'save', 'known', 'register transfer software interrupt'], ['cores', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['cores', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['cores', 'save', 'modes'], ['cores', 'save', 'transfer trans block data'], ['cores', 'save', 'transfer coprocessor data coregop'], ['cores', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['cores', 'save', 'cache specification', 'run linux,', 'lr u23'], ['cores', 'save', 'developed', 'part', 'dabs'], ['cores', 'save', 'data transfer trans block'], ['cores', 'save', 'transfer mtrans branch branch'], ['coprocessor data codtrans transfer', 'save', 'known', 'register transfer software interrupt'], ['coprocessor data codtrans transfer', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['coprocessor data codtrans transfer', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['coprocessor data codtrans transfer', 'save', 'modes'], ['coprocessor data codtrans transfer', 'save', 'transfer trans block data'], ['coprocessor data codtrans transfer', 'save', 'transfer coprocessor data coregop'], ['coprocessor data codtrans transfer', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['coprocessor data codtrans transfer', 'save', 'cache specification', 'run linux,', 'lr u23'], ['coprocessor data codtrans transfer', 'save', 'developed', 'part', 'dabs'], ['coprocessor data codtrans transfer', 'save', 'data transfer trans block'], ['coprocessor data codtrans transfer', 'save', 'transfer mtrans branch branch'], ['register transfer software interrupt', 'known', 'save', 'cache specification', 'run linux,', 'shifter_operand l24'], ['register transfer software interrupt', 'known', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['register transfer software interrupt', 'known', 'save', 'modes'], ['register transfer software interrupt', 'known', 'save', 'transfer trans block data'], ['register transfer software interrupt', 'known', 'save', 'transfer coprocessor data coregop'], ['register transfer software interrupt', 'known', 'xilinx sp605 spartan-6 fpga'], ['register transfer software interrupt', 'known', 'save', 'cache specification', 'run linux,', 'lr u23'], ['register transfer software interrupt', 'known', 'save', 'developed', 'part', 'dabs'], ['register transfer software interrupt', 'known', 'save', 'data transfer trans block'], ['register transfer software interrupt', 'known', 'save', 'transfer mtrans branch branch'], ['shifter_operand l24', 'run linux,', 'cache specification', 'save', 'developed', 'part', 'bytes', 'block', 'manual'], ['shifter_operand l24', 'run linux,', 'cache specification', 'save', 'modes'], ['shifter_operand l24', 'run linux,', 'cache specification', 'save', 'transfer trans block data'], ['shifter_operand l24', 'run linux,', 'cache specification', 'save', 'transfer coprocessor data coregop'], ['shifter_operand l24', 'run linux,', 'cache specification', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['shifter_operand l24', 'run linux,', 'lr u23'], ['shifter_operand l24', 'run linux,', 'cache specification', 'save', 'developed', 'part', 'dabs'], ['shifter_operand l24', 'run linux,', 'cache specification', 'save', 'data transfer trans block'], ['shifter_operand l24', 'run linux,', 'cache specification', 'save', 'transfer mtrans branch branch'], ['manual', 'block', 'bytes', 'part', 'developed', 'save', 'modes'], ['manual', 'block', 'bytes', 'part', 'developed', 'save', 'transfer trans block data'], ['manual', 'block', 'bytes', 'part', 'developed', 'save', 'transfer coprocessor data coregop'], ['manual', 'block', 'bytes', 'part', 'developed', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['manual', 'block', 'bytes', 'part', 'developed', 'save', 'cache specification', 'run linux,', 'lr u23'], ['manual', 'block', 'bytes', 'part', 'dabs'], ['manual', 'block', 'bytes', 'part', 'developed', 'save', 'data transfer trans block'], ['manual', 'block', 'bytes', 'part', 'developed', 'save', 'transfer mtrans branch branch'], ['modes', 'save', 'transfer trans block data'], ['modes', 'save', 'transfer coprocessor data coregop'], ['modes', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['modes', 'save', 'cache specification', 'run linux,', 'lr u23'], ['modes', 'save', 'developed', 'part', 'dabs'], ['modes', 'save', 'data transfer trans block'], ['modes', 'save', 'transfer mtrans branch branch'], ['transfer trans block data', 'save', 'transfer coprocessor data coregop'], ['transfer trans block data', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['transfer trans block data', 'save', 'cache specification', 'run linux,', 'lr u23'], ['transfer trans block data', 'save', 'developed', 'part', 'dabs'], ['transfer trans block data', 'save', 'data transfer trans block'], ['transfer trans block data', 'save', 'transfer mtrans branch branch'], ['transfer coprocessor data coregop', 'save', 'known', 'xilinx sp605 spartan-6 fpga'], ['transfer coprocessor data coregop', 'save', 'cache specification', 'run linux,', 'lr u23'], ['transfer coprocessor data coregop', 'save', 'developed', 'part', 'dabs'], ['transfer coprocessor data coregop', 'save', 'data transfer trans block'], ['transfer coprocessor data coregop', 'save', 'transfer mtrans branch branch'], ['xilinx sp605 spartan-6 fpga', 'known', 'save', 'cache specification', 'run linux,', 'lr u23'], ['xilinx sp605 spartan-6 fpga', 'known', 'save', 'developed', 'part', 'dabs'], ['xilinx sp605 spartan-6 fpga', 'known', 'save', 'data transfer trans block'], ['xilinx sp605 spartan-6 fpga', 'known', 'save', 'transfer mtrans branch branch'], ['lr u23', 'run linux,', 'cache specification', 'save', 'developed', 'part', 'dabs'], ['lr u23', 'run linux,', 'cache specification', 'save', 'data transfer trans block'], ['lr u23', 'run linux,', 'cache specification', 'save', 'transfer mtrans branch branch'], ['dabs', 'part', 'developed', 'save', 'data transfer trans block'], ['dabs', 'part', 'developed', 'save', 'transfer mtrans branch branch'], ['data transfer trans block', 'save', 'transfer mtrans branch branch']]"
"('lower', '3.')","[['lower', '3.']]"
"('add r1,', 'core source files', 'i_system_rdy', 'a23_wishbone.v', 'source', 'core source', 'amber source')","[['add r1,', 'source', 'core source', 'core source files']]"
"('kernel image', ""'mov pc,"", ""lr'"", ""'mov"", 'cd', 'linux simulation', 'bx')","[[""'mov pc,"", 'bx', ""'mov""], [""'mov pc,"", 'bx', ""lr'"", 'cd'], [""'mov pc,"", 'bx', 'kernel image', 'linux simulation'], [""'mov"", 'bx', ""lr'"", 'cd'], [""'mov"", 'bx', 'kernel image', 'linux simulation'], ['cd', ""lr'"", 'bx', 'kernel image', 'linux simulation']]"
"('flexible', 'options')","[['flexible', 'options']]"
"('stmib', 'lmdib', ""'u'"", 'stmfa', 'rrx', 'b_zero_extend_8', 'empty descending', 'rn -shifter_operand')","[['lmdib', 'rn -shifter_operand', 'stmib', 'empty descending', 'b_zero_extend_8', 'rrx', ""'u'""], ['lmdib', 'rn -shifter_operand', 'stmib', 'empty descending', 'stmfa'], [""'u'"", 'rrx', 'b_zero_extend_8', 'rn -shifter_operand', 'stmib', 'empty descending', 'stmfa']]"
"('s20', 'update condition', 'update', 'uart i/f')","[['s20', 'update', 'update condition'], ['s20', 'update', 'uart i/f'], ['update condition', 'update', 'uart i/f']]"
"('latest', 'verilog simulation', 'marked', 'around')","[['latest', 'around', 'marked', 'verilog simulation']]"
"('p flag', 'core verilog structure', 'crd')","[['p flag', 'crd', 'core verilog structure']]"
"('-c -o',)",[['-c -o']]
"('erased', 'temporary', 'started', 'well', 'firq address vector', 'fast interrupt request,', 'asserted', 'makes')","[['erased', 'asserted', 'fast interrupt request,', 'started', 'temporary'], ['erased', 'asserted', 'well'], ['erased', 'asserted', 'fast interrupt request,', 'started', 'firq address vector'], ['erased', 'asserted', 'fast interrupt request,', 'started', 'makes'], ['temporary', 'started', 'fast interrupt request,', 'asserted', 'well'], ['temporary', 'started', 'firq address vector'], ['temporary', 'started', 'makes'], ['well', 'asserted', 'fast interrupt request,', 'started', 'firq address vector'], ['well', 'asserted', 'fast interrupt request,', 'started', 'makes'], ['firq address vector', 'started', 'makes']]"
"('value encoding', 'immediate value', '( ip', 'encode immediate', '( sp')","[['value encoding', 'immediate value', '( ip', 'encode immediate', '( sp']]"
"('possible',)",[['possible']]
"('obtained', 'right', 'target', 'ed', 'descending', 'append', 'instructions')","[['obtained', 'right', 'instructions', 'target'], ['obtained', 'right', 'ed'], ['obtained', 'right', 'descending'], ['obtained', 'right', 'append'], ['target', 'instructions', 'right', 'ed'], ['target', 'instructions', 'right', 'descending'], ['target', 'instructions', 'right', 'append'], ['ed', 'right', 'descending'], ['ed', 'right', 'append'], ['descending', 'right', 'append']]"
"('xilinx library', 'execute pipeline', 'syntax', 'a23_fetch.v', 'a25_dcache.v', 'i_wb_err')","[['execute pipeline', 'xilinx library', 'syntax'], ['execute pipeline', 'xilinx library', 'a23_fetch.v'], ['execute pipeline', 'xilinx library', 'a25_dcache.v'], ['execute pipeline', 'xilinx library', 'i_wb_err'], ['syntax', 'xilinx library', 'a23_fetch.v'], ['syntax', 'xilinx library', 'a25_dcache.v'], ['syntax', 'xilinx library', 'i_wb_err'], ['a23_fetch.v', 'xilinx library', 'a25_dcache.v'], ['a23_fetch.v', 'xilinx library', 'i_wb_err'], ['a25_dcache.v', 'xilinx library', 'i_wb_err']]"
"('rn offset_12 b22 =', 'offset_12 b22 =', 'rn offset_12 b22')","[['offset_12 b22 =', 'rn offset_12 b22 =', 'rn offset_12 b22']]"
"('synthsis process', 'r12', 'r13', 'process', 'ip', 'a25_core.v', 'sp', 'o_wb_dat', 'a23_fetch', 'hw/vlog/amber23', 'r11_firq', 'byte', 'mcr')","[['synthsis process', 'a23_fetch', 'o_wb_dat', 'process', 'byte', 'r12'], ['synthsis process', 'a23_fetch', 'o_wb_dat', 'process', 'byte', 'r13'], ['synthsis process', 'a23_fetch', 'o_wb_dat', 'process', 'byte', 'ip'], ['synthsis process', 'a23_fetch', 'o_wb_dat', 'process', 'byte', 'sp'], ['synthsis process', 'a23_fetch', 'o_wb_dat', 'process', 'byte', 'r11_firq'], ['synthsis process', 'a23_fetch', 'o_wb_dat', 'process', 'byte', 'mcr'], ['r12', 'byte', 'r13'], ['r12', 'byte', 'ip'], ['r12', 'byte', 'sp'], ['r12', 'byte', 'r11_firq'], ['r12', 'byte', 'mcr'], ['r13', 'byte', 'ip'], ['r13', 'byte', 'sp'], ['r13', 'byte', 'r11_firq'], ['r13', 'byte', 'mcr'], ['ip', 'byte', 'sp'], ['ip', 'byte', 'r11_firq'], ['ip', 'byte', 'mcr'], ['sp', 'byte', 'r11_firq'], ['sp', 'byte', 'mcr'], ['r11_firq', 'byte', 'mcr']]"
"('divided',)",[['divided']]
"('-o boot-loader.o', 'trace', '-o start.o', 'boot-loader.o boot-loader.c', 'trace utility', 'program trace', 'linux execution,', 'utility')","[['-o boot-loader.o', 'linux execution,', 'utility', 'trace'], ['-o boot-loader.o', 'linux execution,', 'utility', '-o start.o'], ['-o boot-loader.o', 'linux execution,', 'boot-loader.o boot-loader.c'], ['-o boot-loader.o', 'linux execution,', 'trace utility'], ['-o boot-loader.o', 'linux execution,', 'program trace'], ['trace', 'utility', '-o start.o'], ['trace', 'utility', 'linux execution,', 'boot-loader.o boot-loader.c'], ['trace', 'utility', 'linux execution,', 'trace utility'], ['trace', 'utility', 'linux execution,', 'program trace'], ['-o start.o', 'utility', 'linux execution,', 'boot-loader.o boot-loader.c'], ['-o start.o', 'utility', 'linux execution,', 'trace utility'], ['-o start.o', 'utility', 'linux execution,', 'program trace'], ['boot-loader.o boot-loader.c', 'linux execution,', 'trace utility'], ['boot-loader.o boot-loader.c', 'linux execution,', 'program trace'], ['trace utility', 'linux execution,', 'program trace']]"
"('memory initialization', 'verilog simulator', 'wave dump')","[['memory initialization', 'verilog simulator', 'wave dump']]"
"('sbc', 'verilog source file')","[['sbc', 'verilog source file']]"
"('located', 'needing', 'compares', '22', 'describes')","[['located', 'needing', 'compares'], ['located', 'needing', '22'], ['located', 'needing', 'describes'], ['compares', 'needing', '22'], ['compares', 'needing', 'describes'], ['22', 'needing', 'describes']]"
"('models', 'simulators', 'modelsim se v6.5', 'able')","[['models', 'simulators', 'modelsim se v6.5', 'able']]"
"('10.1', 'convenience', 'eth_top.v', 'installing', 'memory module')","[['10.1', 'installing', 'memory module', 'convenience', 'eth_top.v']]"
"('release', 'provided', 'terms', 'license', 'package')","[['release', 'provided', 'terms', 'license', 'package']]"
"('mac verilog', 'shift logic')","[['mac verilog', 'shift logic']]"
"('prior', 'flow control', 'stop')","[['prior', 'flow control', 'stop']]"
"('currently', 'indicate', 'printed', 'error', 'saved', 'must')","[['printed', 'currently', 'must', 'indicate', 'error'], ['printed', 'currently', 'saved'], ['error', 'indicate', 'must', 'currently', 'saved']]"
"('wishbone interface', 'configure', 'hw/vlog/tb', 'a25_decode.v', 'gnu download', 'fpga synthesis process', 'irq address vector', 'memory access', 'a23_multiply.v', ""release'"", 'add r4,', 'location', 'offset', 'interface', 'fetch stage', 'xp', 'str r1,', 'xilinx impact', 'conflict', 'stage')","[['hw/vlog/tb', 'wishbone interface', 'a25_decode.v'], ['hw/vlog/tb', 'wishbone interface', 'location', 'interface', 'gnu download'], ['hw/vlog/tb', 'wishbone interface', 'location', 'fpga synthesis process'], ['hw/vlog/tb', 'wishbone interface', 'location', 'irq address vector'], ['hw/vlog/tb', 'wishbone interface', 'memory access'], ['hw/vlog/tb', 'wishbone interface', 'a23_multiply.v'], ['hw/vlog/tb', 'wishbone interface', 'fetch stage', 'stage', 'configure', ""release'""], ['hw/vlog/tb', 'wishbone interface', 'fetch stage', 'stage', 'add r4,'], ['hw/vlog/tb', 'wishbone interface', 'fetch stage', 'stage', 'configure', 'xp'], ['hw/vlog/tb', 'wishbone interface', 'fetch stage', 'stage', 'str r1,'], ['hw/vlog/tb', 'wishbone interface', 'location', 'interface', 'xilinx impact'], ['hw/vlog/tb', 'wishbone interface', 'conflict'], ['a25_decode.v', 'wishbone interface', 'location', 'interface', 'gnu download'], ['a25_decode.v', 'wishbone interface', 'location', 'fpga synthesis process'], ['a25_decode.v', 'wishbone interface', 'location', 'irq address vector'], ['a25_decode.v', 'wishbone interface', 'memory access'], ['a25_decode.v', 'wishbone interface', 'a23_multiply.v'], ['a25_decode.v', 'wishbone interface', 'fetch stage', 'stage', 'configure', ""release'""], ['a25_decode.v', 'wishbone interface', 'fetch stage', 'stage', 'add r4,'], ['a25_decode.v', 'wishbone interface', 'fetch stage', 'stage', 'configure', 'xp'], ['a25_decode.v', 'wishbone interface', 'fetch stage', 'stage', 'str r1,'], ['a25_decode.v', 'wishbone interface', 'location', 'interface', 'xilinx impact'], ['a25_decode.v', 'wishbone interface', 'conflict'], ['gnu download', 'interface', 'location', 'fpga synthesis process'], ['gnu download', 'interface', 'location', 'irq address vector'], ['gnu download', 'interface', 'location', 'wishbone interface', 'memory access'], ['gnu download', 'interface', 'location', 'wishbone interface', 'a23_multiply.v'], ['gnu download', 'interface', 'location', 'wishbone interface', 'fetch stage', 'stage', 'configure', ""release'""], ['gnu download', 'interface', 'location', 'wishbone interface', 'fetch stage', 'stage', 'add r4,'], ['gnu download', 'interface', 'location', 'wishbone interface', 'fetch stage', 'stage', 'configure', 'xp'], ['gnu download', 'interface', 'location', 'wishbone interface', 'fetch stage', 'stage', 'str r1,'], ['gnu download', 'interface', 'xilinx impact'], ['gnu download', 'interface', 'location', 'wishbone interface', 'conflict'], ['fpga synthesis process', 'location', 'irq address vector'], ['fpga synthesis process', 'location', 'wishbone interface', 'memory access'], ['fpga synthesis process', 'location', 'wishbone interface', 'a23_multiply.v'], ['fpga synthesis process', 'location', 'wishbone interface', 'fetch stage', 'stage', 'configure', ""release'""], ['fpga synthesis process', 'location', 'wishbone interface', 'fetch stage', 'stage', 'add r4,'], ['fpga synthesis process', 'location', 'wishbone interface', 'fetch stage', 'stage', 'configure', 'xp'], ['fpga synthesis process', 'location', 'wishbone interface', 'fetch stage', 'stage', 'str r1,'], ['fpga synthesis process', 'location', 'interface', 'xilinx impact'], ['fpga synthesis process', 'location', 'wishbone interface', 'conflict'], ['irq address vector', 'location', 'wishbone interface', 'memory access'], ['irq address vector', 'location', 'wishbone interface', 'a23_multiply.v'], ['irq address vector', 'location', 'wishbone interface', 'fetch stage', 'stage', 'configure', ""release'""], ['irq address vector', 'location', 'wishbone interface', 'fetch stage', 'stage', 'add r4,'], ['irq address vector', 'location', 'wishbone interface', 'fetch stage', 'stage', 'configure', 'xp'], ['irq address vector', 'location', 'wishbone interface', 'fetch stage', 'stage', 'str r1,'], ['irq address vector', 'location', 'interface', 'xilinx impact'], ['irq address vector', 'location', 'wishbone interface', 'conflict'], ['memory access', 'wishbone interface', 'a23_multiply.v'], ['memory access', 'wishbone interface', 'fetch stage', 'stage', 'configure', ""release'""], ['memory access', 'wishbone interface', 'fetch stage', 'stage', 'add r4,'], ['memory access', 'wishbone interface', 'fetch stage', 'stage', 'configure', 'xp'], ['memory access', 'wishbone interface', 'fetch stage', 'stage', 'str r1,'], ['memory access', 'wishbone interface', 'location', 'interface', 'xilinx impact'], ['memory access', 'wishbone interface', 'conflict'], ['a23_multiply.v', 'wishbone interface', 'fetch stage', 'stage', 'configure', ""release'""], ['a23_multiply.v', 'wishbone interface', 'fetch stage', 'stage', 'add r4,'], ['a23_multiply.v', 'wishbone interface', 'fetch stage', 'stage', 'configure', 'xp'], ['a23_multiply.v', 'wishbone interface', 'fetch stage', 'stage', 'str r1,'], ['a23_multiply.v', 'wishbone interface', 'location', 'interface', 'xilinx impact'], ['a23_multiply.v', 'wishbone interface', 'conflict'], [""release'"", 'configure', 'stage', 'add r4,'], [""release'"", 'configure', 'xp'], [""release'"", 'configure', 'stage', 'str r1,'], [""release'"", 'configure', 'stage', 'fetch stage', 'wishbone interface', 'location', 'interface', 'xilinx impact'], [""release'"", 'configure', 'stage', 'fetch stage', 'wishbone interface', 'conflict'], ['add r4,', 'stage', 'configure', 'xp'], ['add r4,', 'stage', 'str r1,'], ['add r4,', 'stage', 'fetch stage', 'wishbone interface', 'location', 'interface', 'xilinx impact'], ['add r4,', 'stage', 'fetch stage', 'wishbone interface', 'conflict'], ['xp', 'configure', 'stage', 'str r1,'], ['xp', 'configure', 'stage', 'fetch stage', 'wishbone interface', 'location', 'interface', 'xilinx impact'], ['xp', 'configure', 'stage', 'fetch stage', 'wishbone interface', 'conflict'], ['str r1,', 'stage', 'fetch stage', 'wishbone interface', 'location', 'interface', 'xilinx impact'], ['str r1,', 'stage', 'fetch stage', 'wishbone interface', 'conflict'], ['xilinx impact', 'interface', 'location', 'wishbone interface', 'conflict']]"
"('per', '921600')","[['per', '921600']]"
"('subversion server', 'tar.gz file', 'linux pc', 'done so,')","[['subversion server', 'linux pc', 'tar.gz file'], ['subversion server', 'linux pc', 'done so,'], ['tar.gz file', 'linux pc', 'done so,']]"
"('terminal', 'linker', 'tell')","[['terminal', 'tell', 'linker']]"
"('section', 'shift encoding')","[['section', 'shift encoding']]"
"('xilinx spartan-6',)",[['xilinx spartan-6']]
"('decrement before', 'increment after', 'db', 'leftmost')","[['decrement before', 'db', 'increment after'], ['decrement before', 'db', 'leftmost'], ['increment after', 'db', 'leftmost']]"
"('ready',)",[['ready']]
"('copro_write_data', '-amber system', 'write_data')","[['-amber system', 'copro_write_data', 'write_data']]"
"('276411',)",[['276411']]
"('another', 'operands', 'less', 'reversed', 'directories', '16384', 'allow', 'twos', 'take')","[['another', 'take', 'operands'], ['another', 'take', 'less'], ['another', 'take', 'reversed'], ['another', 'take', 'directories'], ['another', 'take', '16384'], ['another', 'take', 'allow'], ['another', 'take', 'twos'], ['operands', 'take', 'less'], ['operands', 'take', 'reversed'], ['operands', 'take', 'directories'], ['operands', 'take', '16384'], ['operands', 'take', 'allow'], ['operands', 'take', 'twos'], ['less', 'take', 'reversed'], ['less', 'take', 'directories'], ['less', 'take', '16384'], ['less', 'take', 'allow'], ['less', 'take', 'twos'], ['reversed', 'take', 'directories'], ['reversed', 'take', '16384'], ['reversed', 'take', 'allow'], ['reversed', 'take', 'twos'], ['directories', 'take', '16384'], ['directories', 'take', 'allow'], ['directories', 'take', 'twos'], ['16384', 'take', 'allow'], ['16384', 'take', 'twos'], ['allow', 'take', 'twos']]"
"('109', 'invalidated', 'fills')","[['109', 'invalidated', 'fills']]"
"('boundary', 'strobe')","[['boundary', 'strobe']]"
"('miss occurs,', 'cycle')","[['miss occurs,', 'cycle']]"
"('276311',)",[['276311']]
"('user writable', 'data abort', 'line')","[['user writable', 'line', 'data abort']]"
"('verilog source', 'vlog', 'verilog source code')","[['verilog source', 'verilog source code', 'vlog']]"
"('not_sel', 'vc', 'stack load', 'load equivalent', 'ia', 'stack load equivalent', 'fill')","[['not_sel', 'load equivalent', 'vc'], ['not_sel', 'load equivalent', 'ia', 'stack load', 'fill', 'stack load equivalent'], ['vc', 'load equivalent', 'ia', 'stack load', 'fill', 'stack load equivalent']]"
"('browse', 'boot loader', 'gnu package', 'xmodem protocol', 'installer', 'com', 'port')","[['boot loader', 'installer', 'gnu package', 'browse', 'xmodem protocol'], ['boot loader', 'installer', 'gnu package', 'com'], ['boot loader', 'installer', 'gnu package', 'port'], ['xmodem protocol', 'browse', 'gnu package', 'com'], ['xmodem protocol', 'browse', 'gnu package', 'port'], ['com', 'gnu package', 'port']]"
"('go', 'generated')","[['go', 'generated']]"
"('source code',)",[['source code']]
"('large', 'blocks')","[['large', 'blocks']]"
"('used', 'stores', 'messages', 'terminate', 'stored', 'performs')","[['stores', 'used', 'stored', 'messages'], ['stores', 'used', 'terminate'], ['stores', 'used', 'performs'], ['messages', 'stored', 'used', 'terminate'], ['messages', 'stored', 'used', 'performs'], ['terminate', 'used', 'performs']]"
"('added', 'sourcery gnu download')","[['added', 'sourcery gnu download']]"
"('entire', 'dma')","[['entire', 'dma']]"
"('equivalent', 'reverse')","[['equivalent', 'reverse']]"
"('may', 'mii')","[['may', 'mii']]"
"('return address', 'amber23', 'target address', 'link register')","[['return address', 'amber23', 'target address'], ['return address', 'amber23', 'link register'], ['target address', 'amber23', 'link register']]"
"('files', 'shell', 'offset encoding', 'sw/vmlinux')","[['shell', 'offset encoding', 'files', 'sw/vmlinux']]"
"('locate', 'elements', 'look', 'script', 'file hw-tests.log', 'complete')","[['elements', 'look', 'locate', 'complete', 'file hw-tests.log', 'script']]"
"('introduction',)",[['introduction']]
"('10.3.2', '25', 'amber core,', '10.4.2', 'disassembly', 'software')","[['10.3.2', '25', 'amber core,', '10.4.2', 'disassembly', 'software']]"
"('generating', 'assumes', 'together', 'otherwise')","[['generating', 'assumes', 'together'], ['generating', 'assumes', 'otherwise'], ['together', 'assumes', 'otherwise']]"
"(""'b'"", 'a25_decompile.v', '/ index', 'hw/vlog/xs6_ddr3', 'compliment', 'decode pipeline')","[[""'b'"", 'a25_decompile.v', '/ index', 'hw/vlog/xs6_ddr3', 'compliment', 'decode pipeline']]"
"('registered', 'via', 'hits')","[['registered', 'via', 'hits']]"
"('hw/fpga/work', 'whole bunch', 'address vector', 'hw', 'timer', 'a23_alu.v', 'interrupt', 'bunch', 'fpga synthesis', 'synthesis')","[['whole bunch', 'interrupt', 'bunch', 'timer'], ['whole bunch', 'interrupt', 'synthesis'], ['timer', 'bunch', 'interrupt', 'synthesis']]"
"('swpb', 'a23')","[['swpb', 'a23']]"
"('outputs', 'compared')","[['outputs', 'compared']]"
"('assembly', 'run barrel_shift', 'language tests,', 'barrel_shift')","[['language tests,', 'assembly', 'run barrel_shift', 'barrel_shift']]"
"('destination',)",[['destination']]
"('108', 'starting')","[['108', 'starting']]"
"('linux file', 'edit', 'file system', 'bare', 'want', 'vmlinux.mem file', 'image file')","[['linux file', 'want', 'edit'], ['linux file', 'want', 'file system'], ['linux file', 'want', 'bare', 'vmlinux.mem file'], ['linux file', 'want', 'image file'], ['edit', 'want', 'file system'], ['edit', 'want', 'bare', 'vmlinux.mem file'], ['edit', 'want', 'image file'], ['file system', 'want', 'bare', 'vmlinux.mem file'], ['file system', 'want', 'image file'], ['vmlinux.mem file', 'bare', 'want', 'image file']]"
"('jump', 'interaction', 'causes')","[['jump', 'causes', 'interaction']]"
"('../mini-libc/printf.o ../mini-libc/libc_asm.o', 'xmodem.o', 'crc16.o xmodem.o', '../mini-libc/libc_asm.o ../mini-libc/memcpy.o', 'ln', '-map', 'boot-loader.map', 'start.o crc16.o', 'elfsplitter.o', 'boot-loader.o', '-map boot-loader.map', 'xmodem.o elfsplitter.o', 'boot-loader.o start.o', 'elfsplitter.o ../mini-libc/printf.o')","[['../mini-libc/printf.o ../mini-libc/libc_asm.o', 'elfsplitter.o', 'ln', 'xmodem.o', 'crc16.o xmodem.o'], ['../mini-libc/printf.o ../mini-libc/libc_asm.o', 'elfsplitter.o', '../mini-libc/libc_asm.o ../mini-libc/memcpy.o'], ['../mini-libc/printf.o ../mini-libc/libc_asm.o', 'elfsplitter.o', 'boot-loader.map'], ['../mini-libc/printf.o ../mini-libc/libc_asm.o', 'elfsplitter.o', 'ln', 'boot-loader.o', 'start.o crc16.o'], ['../mini-libc/printf.o ../mini-libc/libc_asm.o', 'elfsplitter.o', '-map', '-map boot-loader.map'], ['../mini-libc/printf.o ../mini-libc/libc_asm.o', 'elfsplitter.o', 'ln', 'xmodem.o', 'xmodem.o elfsplitter.o'], ['../mini-libc/printf.o ../mini-libc/libc_asm.o', 'elfsplitter.o', 'ln', 'boot-loader.o', 'boot-loader.o start.o'], ['../mini-libc/printf.o ../mini-libc/libc_asm.o', 'elfsplitter.o', 'elfsplitter.o ../mini-libc/printf.o'], ['crc16.o xmodem.o', 'xmodem.o', 'ln', 'elfsplitter.o', '../mini-libc/libc_asm.o ../mini-libc/memcpy.o'], ['crc16.o xmodem.o', 'xmodem.o', 'ln', 'elfsplitter.o', 'boot-loader.map'], ['crc16.o xmodem.o', 'xmodem.o', 'ln', 'boot-loader.o', 'start.o crc16.o'], ['crc16.o xmodem.o', 'xmodem.o', 'ln', 'elfsplitter.o', '-map', '-map boot-loader.map'], ['crc16.o xmodem.o', 'xmodem.o', 'xmodem.o elfsplitter.o'], ['crc16.o xmodem.o', 'xmodem.o', 'ln', 'boot-loader.o', 'boot-loader.o start.o'], ['crc16.o xmodem.o', 'xmodem.o', 'ln', 'elfsplitter.o', 'elfsplitter.o ../mini-libc/printf.o'], ['../mini-libc/libc_asm.o ../mini-libc/memcpy.o', 'elfsplitter.o', 'boot-loader.map'], ['../mini-libc/libc_asm.o ../mini-libc/memcpy.o', 'elfsplitter.o', 'ln', 'boot-loader.o', 'start.o crc16.o'], ['../mini-libc/libc_asm.o ../mini-libc/memcpy.o', 'elfsplitter.o', '-map', '-map boot-loader.map'], ['../mini-libc/libc_asm.o ../mini-libc/memcpy.o', 'elfsplitter.o', 'ln', 'xmodem.o', 'xmodem.o elfsplitter.o'], ['../mini-libc/libc_asm.o ../mini-libc/memcpy.o', 'elfsplitter.o', 'ln', 'boot-loader.o', 'boot-loader.o start.o'], ['../mini-libc/libc_asm.o ../mini-libc/memcpy.o', 'elfsplitter.o', 'elfsplitter.o ../mini-libc/printf.o'], ['boot-loader.map', 'elfsplitter.o', 'ln', 'boot-loader.o', 'start.o crc16.o'], ['boot-loader.map', 'elfsplitter.o', '-map', '-map boot-loader.map'], ['boot-loader.map', 'elfsplitter.o', 'ln', 'xmodem.o', 'xmodem.o elfsplitter.o'], ['boot-loader.map', 'elfsplitter.o', 'ln', 'boot-loader.o', 'boot-loader.o start.o'], ['boot-loader.map', 'elfsplitter.o', 'elfsplitter.o ../mini-libc/printf.o'], ['start.o crc16.o', 'boot-loader.o', 'ln', 'elfsplitter.o', '-map', '-map boot-loader.map'], ['start.o crc16.o', 'boot-loader.o', 'ln', 'xmodem.o', 'xmodem.o elfsplitter.o'], ['start.o crc16.o', 'boot-loader.o', 'boot-loader.o start.o'], ['start.o crc16.o', 'boot-loader.o', 'ln', 'elfsplitter.o', 'elfsplitter.o ../mini-libc/printf.o'], ['-map boot-loader.map', '-map', 'elfsplitter.o', 'ln', 'xmodem.o', 'xmodem.o elfsplitter.o'], ['-map boot-loader.map', '-map', 'elfsplitter.o', 'ln', 'boot-loader.o', 'boot-loader.o start.o'], ['-map boot-loader.map', '-map', 'elfsplitter.o', 'elfsplitter.o ../mini-libc/printf.o'], ['xmodem.o elfsplitter.o', 'xmodem.o', 'ln', 'boot-loader.o', 'boot-loader.o start.o'], ['xmodem.o elfsplitter.o', 'xmodem.o', 'ln', 'elfsplitter.o', 'elfsplitter.o ../mini-libc/printf.o'], ['boot-loader.o start.o', 'boot-loader.o', 'ln', 'elfsplitter.o', 'elfsplitter.o ../mini-libc/printf.o']]"
"('export xilinx=/opt/xilinx/11.1/ise', 'directory', 'export')","[['directory', 'export xilinx=/opt/xilinx/11.1/ise', 'export']]"
"('a25_execute.v', 'debug module', 'hw/vlog/xv6_ddr3')","[['a25_execute.v', 'debug module', 'hw/vlog/xv6_ddr3']]"
"('follows', '10.2', 'simulate', 'server')","[['follows', '10.2', 'simulate'], ['follows', '10.2', 'server'], ['simulate', '10.2', 'server']]"
"('rn or shifter_operand', 'rn or')","[['rn or shifter_operand', 'rn or']]"
"('modelsim se', 'xilinx ise', 'se', 'v6.5')","[['xilinx ise', 'modelsim se', 'se'], ['xilinx ise', 'modelsim se', 'v6.5'], ['se', 'modelsim se', 'v6.5']]"
"('276031', 'u main')","[['276031', 'u main']]"
"('sp605 development board', 'help', 'xilinx sp605 development')","[['sp605 development board', 'help', 'xilinx sp605 development']]"
"('random timer', 'irq_stm')","[['random timer', 'irq_stm']]"
"('applied', '2.4.27', 'alternatively', 'modified', 'reason', 'new verilog project', 'providing')","[['applied', 'providing', 'new verilog project', 'alternatively', 'modified'], ['applied', 'providing', 'new verilog project', 'alternatively', '2.4.27', 'reason'], ['modified', 'alternatively', '2.4.27', 'reason']]"
"('1.0',)",[['1.0']]
"('slow', 'multiplier')","[['slow', 'multiplier']]"
"('undefined', 'point', 'ransom timer', 'undefined instruction', 'floating', 'cause')","[['point', 'undefined', 'ransom timer', 'undefined instruction'], ['point', 'undefined', 'floating'], ['point', 'undefined', 'ransom timer', 'cause'], ['undefined instruction', 'ransom timer', 'undefined', 'floating'], ['undefined instruction', 'ransom timer', 'cause'], ['floating', 'undefined', 'ransom timer', 'cause']]"
"('unregistered', 'gets', 'filled', 'wishbone bus')","[['gets', 'unregistered', 'filled'], ['gets', 'unregistered', 'wishbone bus'], ['filled', 'unregistered', 'wishbone bus']]"
"('current', 'combined', 'individual', 'calculate', '4.8')","[['current', '4.8', 'calculate', 'combined', 'individual']]"
"('sends', 'packets', 'r6', 'firq', 'memory')","[['sends', 'memory', 'packets']]"
"('repeat', '21')","[['repeat', '21']]"
"('user interface,', 'line mode', 'vsim')","[['user interface,', 'vsim', 'line mode']]"
"('shown',)",[['shown']]
"('case', 'hit', 'decide')","[['hit', 'case', 'decide']]"
"('kernel', 'gcc', 'asks', 'specific', 'download', '.mem', 'v20110117211518', 'several')","[['gcc', '.mem', 'kernel', 'v20110117211518', 'download', 'specific', 'asks'], ['gcc', '.mem', 'kernel', 'v20110117211518', 'download', 'specific', 'several'], ['asks', 'specific', 'several']]"
"('48',)",[['48']]
"('swi exception', 'register', 'w21')","[['swi exception', 'register', 'w21']]"
"('rn xor shifter_operand', 'semaphores', 'directly', 'positive', 'access memory', 'negative', 'writable', 'zero', 'vs', 'words', 'calculates', 'first')","[['rn xor shifter_operand', 'vs', 'positive'], ['rn xor shifter_operand', 'vs', 'zero', 'words', 'access memory'], ['rn xor shifter_operand', 'vs', 'zero', 'words', 'semaphores', 'writable'], ['rn xor shifter_operand', 'vs', 'zero', 'negative', 'directly', 'calculates'], ['rn xor shifter_operand', 'vs', 'zero', 'negative', 'first'], ['positive', 'vs', 'zero', 'words', 'access memory'], ['positive', 'vs', 'zero', 'words', 'semaphores', 'writable'], ['positive', 'vs', 'zero', 'negative', 'directly', 'calculates'], ['positive', 'vs', 'zero', 'negative', 'first'], ['access memory', 'words', 'semaphores', 'writable'], ['access memory', 'words', 'zero', 'negative', 'directly', 'calculates'], ['access memory', 'words', 'zero', 'negative', 'first'], ['writable', 'semaphores', 'words', 'zero', 'negative', 'directly', 'calculates'], ['writable', 'semaphores', 'words', 'zero', 'negative', 'first'], ['calculates', 'directly', 'negative', 'first']]"
"('initialization', 'stall signal', 'simulator work')","[['stall signal', 'initialization', 'simulator work']]"
"('tested', 'usb port')","[['tested', 'usb port']]"
"('project directory', 'mov r1,', 'ldr r4,')","[['mov r1,', 'project directory', 'ldr r4,']]"
"('test branch', 'dumping', 'logical', 'firq mode', 'return', 'menu', 'correct return', 'run', 'fragment', 'thousand', 'run hyperterminal', 'start menu', 'link', 'library', 'firq mask,', 'area cp', 'link instruction', 'hardware', 'runs', 'link cause', 'firq address', 'hardware test', 'renamed', 'gnu/linux')","[['firq mode', 'hardware test', 'firq address', 'hardware', 'logical', 'fragment', 'link', 'test branch', 'return'], ['firq mode', 'hardware test', 'firq address', 'hardware', 'start menu', 'run', 'menu', 'library', 'runs', 'dumping', 'thousand'], ['firq mode', 'hardware test', 'firq address', 'hardware', 'start menu', 'run', 'menu', 'run hyperterminal'], ['firq mode', 'hardware test', 'firq address', 'hardware', 'logical', 'fragment', 'firq mask,'], ['firq mode', 'hardware test', 'firq address', 'hardware', 'start menu', 'run', 'menu', 'library', 'runs', 'area cp'], ['firq mode', 'hardware test', 'firq address', 'hardware', 'logical', 'fragment', 'link', 'correct return', 'link instruction'], ['firq mode', 'hardware test', 'firq address', 'hardware', 'logical', 'fragment', 'link cause'], ['firq mode', 'hardware test', 'firq address', 'hardware', 'start menu', 'run', 'menu', 'library', 'runs', 'renamed'], ['firq mode', 'hardware test', 'firq address', 'hardware', 'start menu', 'run', 'gnu/linux'], ['return', 'test branch', 'link', 'fragment', 'logical', 'hardware', 'start menu', 'run', 'menu', 'library', 'runs', 'dumping', 'thousand'], ['return', 'test branch', 'link', 'fragment', 'logical', 'hardware', 'start menu', 'run', 'menu', 'run hyperterminal'], ['return', 'test branch', 'link', 'fragment', 'firq mask,'], ['return', 'test branch', 'link', 'fragment', 'logical', 'hardware', 'start menu', 'run', 'menu', 'library', 'runs', 'area cp'], ['return', 'test branch', 'link', 'correct return', 'link instruction'], ['return', 'test branch', 'link', 'fragment', 'link cause'], ['return', 'test branch', 'link', 'fragment', 'logical', 'hardware', 'start menu', 'run', 'menu', 'library', 'runs', 'renamed'], ['return', 'test branch', 'link', 'fragment', 'logical', 'hardware', 'start menu', 'run', 'gnu/linux'], ['thousand', 'dumping', 'runs', 'library', 'menu', 'run hyperterminal'], ['thousand', 'dumping', 'runs', 'library', 'menu', 'run', 'start menu', 'hardware', 'logical', 'fragment', 'firq mask,'], ['thousand', 'dumping', 'runs', 'area cp'], ['thousand', 'dumping', 'runs', 'library', 'menu', 'run', 'start menu', 'hardware', 'logical', 'fragment', 'link', 'correct return', 'link instruction'], ['thousand', 'dumping', 'runs', 'library', 'menu', 'run', 'start menu', 'hardware', 'logical', 'fragment', 'link cause'], ['thousand', 'dumping', 'runs', 'renamed'], ['thousand', 'dumping', 'runs', 'library', 'menu', 'run', 'gnu/linux'], ['run hyperterminal', 'menu', 'run', 'start menu', 'hardware', 'logical', 'fragment', 'firq mask,'], ['run hyperterminal', 'menu', 'library', 'runs', 'area cp'], ['run hyperterminal', 'menu', 'run', 'start menu', 'hardware', 'logical', 'fragment', 'link', 'correct return', 'link instruction'], ['run hyperterminal', 'menu', 'run', 'start menu', 'hardware', 'logical', 'fragment', 'link cause'], ['run hyperterminal', 'menu', 'library', 'runs', 'renamed'], ['run hyperterminal', 'menu', 'run', 'gnu/linux'], ['firq mask,', 'fragment', 'logical', 'hardware', 'start menu', 'run', 'menu', 'library', 'runs', 'area cp'], ['firq mask,', 'fragment', 'link', 'correct return', 'link instruction'], ['firq mask,', 'fragment', 'link cause'], ['firq mask,', 'fragment', 'logical', 'hardware', 'start menu', 'run', 'menu', 'library', 'runs', 'renamed'], ['firq mask,', 'fragment', 'logical', 'hardware', 'start menu', 'run', 'gnu/linux'], ['area cp', 'runs', 'library', 'menu', 'run', 'start menu', 'hardware', 'logical', 'fragment', 'link', 'correct return', 'link instruction'], ['area cp', 'runs', 'library', 'menu', 'run', 'start menu', 'hardware', 'logical', 'fragment', 'link cause'], ['area cp', 'runs', 'renamed'], ['area cp', 'runs', 'library', 'menu', 'run', 'gnu/linux'], ['link instruction', 'correct return', 'link', 'fragment', 'link cause'], ['link instruction', 'correct return', 'link', 'fragment', 'logical', 'hardware', 'start menu', 'run', 'menu', 'library', 'runs', 'renamed'], ['link instruction', 'correct return', 'link', 'fragment', 'logical', 'hardware', 'start menu', 'run', 'gnu/linux'], ['link cause', 'fragment', 'logical', 'hardware', 'start menu', 'run', 'menu', 'library', 'runs', 'renamed'], ['link cause', 'fragment', 'logical', 'hardware', 'start menu', 'run', 'gnu/linux'], ['renamed', 'runs', 'library', 'menu', 'run', 'gnu/linux']]"
"('run time', 'writes', 'broke', 'read value')","[['run time', 'writes', 'read value', 'broke']]"
"('vco clock frequency', 'speed')","[['vco clock frequency', 'speed']]"
"('11', 'register list')","[['11', 'register list']]"
"('v11.5', 'ise v11.5', 'ise')","[['ise v11.5', 'v11.5', 'ise']]"
"('additions', 'handled')","[['additions', 'handled']]"
"('timer_module.v',)",[['timer_module.v']]
"('switches', 'store coprocessor')","[['switches', 'store coprocessor']]"
"('amber boot loader v20110117211518', ""it's"", 'tools', 'makefiles')","[['amber boot loader v20110117211518', 'tools', ""it's"", 'makefiles']]"
"('instance', 'fetches')","[['instance', 'fetches']]"
"('46',)",[['46']]
"('stmia', 'ldmea', 'stmfd', 'imm_8', 'lmddb', 'ldmfd', 'ldmia', 'rsc', 'ge', 'stmea', 'stmdb', 'full ascending')","[['stmia', 'full ascending', 'ldmea'], ['stmia', 'full ascending', 'imm_8'], ['stmia', 'full ascending', 'lmddb'], ['stmia', 'full ascending', 'ldmfd'], ['stmia', 'full ascending', 'ldmia'], ['stmia', 'full ascending', 'ge'], ['stmia', 'full ascending', 'stmdb'], ['ldmea', 'full ascending', 'imm_8'], ['ldmea', 'full ascending', 'lmddb'], ['ldmea', 'full ascending', 'ldmfd'], ['ldmea', 'full ascending', 'ldmia'], ['ldmea', 'full ascending', 'ge'], ['ldmea', 'full ascending', 'stmdb'], ['imm_8', 'full ascending', 'lmddb'], ['imm_8', 'full ascending', 'ldmfd'], ['imm_8', 'full ascending', 'ldmia'], ['imm_8', 'full ascending', 'ge'], ['imm_8', 'full ascending', 'stmdb'], ['lmddb', 'full ascending', 'ldmfd'], ['lmddb', 'full ascending', 'ldmia'], ['lmddb', 'full ascending', 'ge'], ['lmddb', 'full ascending', 'stmdb'], ['ldmfd', 'full ascending', 'ldmia'], ['ldmfd', 'full ascending', 'ge'], ['ldmfd', 'full ascending', 'stmdb'], ['ldmia', 'full ascending', 'ge'], ['ldmia', 'full ascending', 'stmdb'], ['ge', 'full ascending', 'stmdb']]"
"('status bits part', 'risc machine family data', 'guide')","[['status bits part', 'risc machine family data', 'guide']]"
"('whilst',)",[['whilst']]
"('real', 'allows', 'include', 'simultaneously', 'common')","[['real', 'simultaneously', 'allows'], ['real', 'simultaneously', 'include', 'common'], ['allows', 'simultaneously', 'include', 'common']]"
"('cond',)",[['cond']]
"('subsequent', 'irq mask,')","[['subsequent', 'irq mask,']]"
"('store example', 'r0 register,')","[['store example', 'r0 register,']]"
"('move not',)",[['move not']]
"('verilog project', 'disk image', 'vmlinux.mem')","[['disk image', 'verilog project', 'vmlinux.mem']]"
"('indexing',)",[['indexing']]
"('-o elfsplitter.o',)",[['-o elfsplitter.o']]
"('source file', 'r5')","[['source file', 'r5']]"
"('ea', 'ascending', 'increment before', 'call', 'increment', 'complement notation')","[['ea', 'complement notation', 'ascending'], ['ea', 'complement notation', 'increment before'], ['ea', 'complement notation', 'increment', 'call'], ['ascending', 'complement notation', 'increment before'], ['ascending', 'complement notation', 'increment', 'call'], ['increment before', 'complement notation', 'increment', 'call']]"
"('optain',)",[['optain']]
"('features',)",[['features']]
"('-supervisor', 'direction', 'stc', '-user', 'project directory structure', 'directory structure')","[['-supervisor', '-user', 'directory structure', 'project directory structure', 'direction'], ['-supervisor', '-user', 'stc'], ['direction', 'project directory structure', 'directory structure', '-user', 'stc']]"
"('mov instruction', 'amount')","[['mov instruction', 'amount']]"
"('1.2',)",[['1.2']]
"('represent', 'alu function encoding', 'predetermined', 'involves', 'respectively')","[['alu function encoding', 'represent', 'predetermined'], ['alu function encoding', 'represent', 'involves'], ['alu function encoding', 'represent', 'respectively'], ['predetermined', 'represent', 'involves'], ['predetermined', 'represent', 'respectively'], ['involves', 'represent', 'respectively']]"
"('test source', 'store temporary', 'synthesis scripts,', 'includes')","[['test source', 'includes', 'store temporary'], ['test source', 'includes', 'synthesis scripts,'], ['store temporary', 'includes', 'synthesis scripts,']]"
"('defined',)",[['defined']]
"('scaled register offset', 'pipeline stage')","[['scaled register offset', 'pipeline stage']]"
"('mcb_ddr3.v',)",[['mcb_ddr3.v']]
"('generic', 'normally')","[['generic', 'normally']]"
"('modificatiosn', 'fpga development', 'specification', 'example usage', 'evironment')","[['modificatiosn', 'specification', 'fpga development'], ['modificatiosn', 'specification', 'example usage'], ['modificatiosn', 'specification', 'evironment'], ['fpga development', 'specification', 'example usage'], ['fpga development', 'specification', 'evironment'], ['example usage', 'specification', 'evironment']]"
"('standard',)",[['standard']]
"('r10_firq', 'ldrb', 'fp', 'store register')","[['ldrb', 'r10_firq', 'store register', 'fp']]"
"('fully', 'therefore')","[['fully', 'therefore']]"
"('mul', 'teq')","[['mul', 'teq']]"
"('set', 'simulator', 'output file', 'sys_clk', 'set encoding', 'gtkwave', 'trce', 'miss')","[['sys_clk', 'output file', 'set', 'set encoding'], ['sys_clk', 'output file', 'gtkwave', 'simulator', 'trce'], ['sys_clk', 'output file', 'set', 'miss'], ['set encoding', 'set', 'output file', 'gtkwave', 'simulator', 'trce'], ['set encoding', 'set', 'miss'], ['trce', 'simulator', 'gtkwave', 'output file', 'set', 'miss']]"
"('every',)",[['every']]
"('ia32', 'sourcery gnu', 'cmn', 'shifter_operand s', 'transfer-', ""'l'"", 'xmodem', 'com14', ""'j'"")","[['ia32', 'sourcery gnu', ""'l'"", 'cmn'], ['ia32', 'sourcery gnu', ""'l'"", 'shifter_operand s'], ['ia32', 'sourcery gnu', 'transfer-'], ['ia32', 'sourcery gnu', 'xmodem'], ['ia32', 'sourcery gnu', 'com14'], ['ia32', 'sourcery gnu', ""'j'""], ['cmn', ""'l'"", 'shifter_operand s'], ['cmn', ""'l'"", 'sourcery gnu', 'transfer-'], ['cmn', ""'l'"", 'sourcery gnu', 'xmodem'], ['cmn', ""'l'"", 'sourcery gnu', 'com14'], ['cmn', ""'l'"", 'sourcery gnu', ""'j'""], ['shifter_operand s', ""'l'"", 'sourcery gnu', 'transfer-'], ['shifter_operand s', ""'l'"", 'sourcery gnu', 'xmodem'], ['shifter_operand s', ""'l'"", 'sourcery gnu', 'com14'], ['shifter_operand s', ""'l'"", 'sourcery gnu', ""'j'""], ['transfer-', 'sourcery gnu', 'xmodem'], ['transfer-', 'sourcery gnu', 'com14'], ['transfer-', 'sourcery gnu', ""'j'""], ['xmodem', 'sourcery gnu', 'com14'], ['xmodem', 'sourcery gnu', ""'j'""], ['com14', 'sourcery gnu', ""'j'""]]"
"('ror', 'orr')","[['ror', 'orr']]"
"('ignored', 'mmu', 'rn offset_12', 'linux kernel', 'offset_12 b22', 'type', 'rn')","[['linux kernel', 'mmu', 'type', 'rn offset_12', 'rn']]"
"('booth',)",[['booth']]
"('interrupts', ""core's"", '40', 'core instruction', 'complex', 'overload', 'simple algorithm', 'verilog implementation')","[[""core's"", 'complex', '40'], [""core's"", 'complex', 'verilog implementation', 'overload', 'core instruction'], [""core's"", 'complex', 'interrupts', 'simple algorithm'], ['40', 'complex', 'verilog implementation', 'overload', 'core instruction'], ['40', 'complex', 'interrupts', 'simple algorithm'], ['core instruction', 'overload', 'verilog implementation', 'complex', 'interrupts', 'simple algorithm']]"
"('default', 'virtex-6', 'virtex-6 fpga,')","[['default', 'virtex-6 fpga,', 'virtex-6']]"
"('arithmetically', 'place', '2nd')","[['arithmetically', 'place', '2nd']]"
"('resource', 'peripherals', 'resource utilisation', 'frequency', 'size column', 'configurations')","[['resource utilisation', 'resource', 'size column'], ['resource utilisation', 'resource', 'peripherals', 'frequency', 'configurations'], ['size column', 'resource', 'peripherals', 'frequency', 'configurations']]"
"('compile', 'fpga target', 'target device')","[['compile', 'fpga target', 'target device']]"
"('45',)",[['45']]
"('management', 'versions', '2001', 'explicitly', 'resources', '2.4')","[['2001', 'versions', 'explicitly'], ['2001', 'versions', 'resources'], ['2001', 'versions', 'management', '2.4'], ['explicitly', 'versions', 'resources'], ['explicitly', 'versions', 'management', '2.4'], ['resources', 'versions', 'management', '2.4']]"
"('32768', 'subtracting')","[['32768', 'subtracting']]"
"('screen', '2011')","[['screen', '2011']]"
"('138', 'enabled')","[['138', 'enabled']]"
"('working', 'windows', 'modify', 'subversion', 'loader application', 'host', 'done', 'onto', 'specify', 'compiler')","[['working', 'windows', 'specify', 'host', 'onto', 'modify'], ['working', 'windows', 'specify', 'host', 'onto', 'compiler', 'loader application'], ['working', 'windows', 'specify', 'host', 'onto', 'compiler', 'subversion', 'done'], ['modify', 'onto', 'compiler', 'loader application'], ['modify', 'onto', 'compiler', 'subversion', 'done'], ['loader application', 'compiler', 'subversion', 'done']]"
"('creates', 'cacheable_area', 'passed', 'hardware libary', 'bus ownership', 'back stage', 'flow1', 'back', 'execute instruction', 'linux performance', 'write', 'fpga initialization', 'ownership', 'sets', 'multiply', 'along', 'link register,', 'data', 'comprise', 'exception occurs,')","[['cacheable_area', 'linux performance', 'execute instruction', 'write', 'data', 'fpga initialization', 'multiply', 'hardware libary'], ['cacheable_area', 'linux performance', 'execute instruction', 'write', 'data', 'fpga initialization', 'multiply', 'bus ownership'], ['cacheable_area', 'linux performance', 'execute instruction', 'write', 'back stage'], ['cacheable_area', 'linux performance', 'flow1'], ['cacheable_area', 'linux performance', 'execute instruction', 'write', 'data', 'fpga initialization', 'multiply', 'ownership'], ['cacheable_area', 'linux performance', 'execute instruction', 'write', 'data', 'back', 'creates', 'sets', 'passed', 'along'], ['cacheable_area', 'linux performance', 'execute instruction', 'write', 'data', 'fpga initialization', 'multiply', 'link register,'], ['cacheable_area', 'linux performance', 'execute instruction', 'write', 'data', 'back', 'comprise'], ['cacheable_area', 'linux performance', 'execute instruction', 'write', 'data', 'fpga initialization', 'exception occurs,'], ['hardware libary', 'multiply', 'bus ownership'], ['hardware libary', 'multiply', 'fpga initialization', 'data', 'write', 'back stage'], ['hardware libary', 'multiply', 'fpga initialization', 'data', 'write', 'execute instruction', 'linux performance', 'flow1'], ['hardware libary', 'multiply', 'ownership'], ['hardware libary', 'multiply', 'fpga initialization', 'data', 'back', 'creates', 'sets', 'passed', 'along'], ['hardware libary', 'multiply', 'link register,'], ['hardware libary', 'multiply', 'fpga initialization', 'data', 'back', 'comprise'], ['hardware libary', 'multiply', 'fpga initialization', 'exception occurs,'], ['bus ownership', 'multiply', 'fpga initialization', 'data', 'write', 'back stage'], ['bus ownership', 'multiply', 'fpga initialization', 'data', 'write', 'execute instruction', 'linux performance', 'flow1'], ['bus ownership', 'multiply', 'ownership'], ['bus ownership', 'multiply', 'fpga initialization', 'data', 'back', 'creates', 'sets', 'passed', 'along'], ['bus ownership', 'multiply', 'link register,'], ['bus ownership', 'multiply', 'fpga initialization', 'data', 'back', 'comprise'], ['bus ownership', 'multiply', 'fpga initialization', 'exception occurs,'], ['back stage', 'write', 'execute instruction', 'linux performance', 'flow1'], ['back stage', 'write', 'data', 'fpga initialization', 'multiply', 'ownership'], ['back stage', 'write', 'data', 'back', 'creates', 'sets', 'passed', 'along'], ['back stage', 'write', 'data', 'fpga initialization', 'multiply', 'link register,'], ['back stage', 'write', 'data', 'back', 'comprise'], ['back stage', 'write', 'data', 'fpga initialization', 'exception occurs,'], ['flow1', 'linux performance', 'execute instruction', 'write', 'data', 'fpga initialization', 'multiply', 'ownership'], ['flow1', 'linux performance', 'execute instruction', 'write', 'data', 'back', 'creates', 'sets', 'passed', 'along'], ['flow1', 'linux performance', 'execute instruction', 'write', 'data', 'fpga initialization', 'multiply', 'link register,'], ['flow1', 'linux performance', 'execute instruction', 'write', 'data', 'back', 'comprise'], ['flow1', 'linux performance', 'execute instruction', 'write', 'data', 'fpga initialization', 'exception occurs,'], ['ownership', 'multiply', 'fpga initialization', 'data', 'back', 'creates', 'sets', 'passed', 'along'], ['ownership', 'multiply', 'link register,'], ['ownership', 'multiply', 'fpga initialization', 'data', 'back', 'comprise'], ['ownership', 'multiply', 'fpga initialization', 'exception occurs,'], ['along', 'passed', 'sets', 'creates', 'back', 'data', 'fpga initialization', 'multiply', 'link register,'], ['along', 'passed', 'sets', 'creates', 'back', 'comprise'], ['along', 'passed', 'sets', 'creates', 'back', 'data', 'fpga initialization', 'exception occurs,'], ['link register,', 'multiply', 'fpga initialization', 'data', 'back', 'comprise'], ['link register,', 'multiply', 'fpga initialization', 'exception occurs,'], ['comprise', 'back', 'data', 'fpga initialization', 'exception occurs,']]"
"('set architecture', 'v2a instruction', 'arm instruction')","[['set architecture', 'v2a instruction', 'arm instruction']]"
"('decode stage', '-r14', 'user mode', 'r8', 'instruction c')","[['r8', '-r14', 'user mode', 'decode stage', 'instruction c']]"
"('uart_tx', 'mac module', 'ethmac_tx', 'cache1')","[['uart_tx', 'mac module', 'ethmac_tx'], ['uart_tx', 'mac module', 'cache1'], ['ethmac_tx', 'mac module', 'cache1']]"
"('use boot-loader', 'usb', 'sp605 development')","[['use boot-loader', 'usb', 'sp605 development']]"
"('29',)",[['29']]
"('8192', 'shifter_operand l24 =', '8.2', 'entire system', 'disables', 'lr u23 =', 'mask', '24', 'timers', 'logically', 'immediate form', 'following', 'table')","[['shifter_operand l24 =', 'entire system', 'timers', 'table', 'logically', '8.2'], ['shifter_operand l24 =', 'entire system', 'lr u23 ='], ['shifter_operand l24 =', 'entire system', 'timers', 'table', 'logically', 'mask', 'disables', '8192', '24'], ['shifter_operand l24 =', 'entire system', 'timers', 'immediate form'], ['shifter_operand l24 =', 'entire system', 'timers', 'table', 'logically', 'mask', 'disables', 'following'], ['8.2', 'logically', 'table', 'timers', 'entire system', 'lr u23 ='], ['8.2', 'logically', 'mask', 'disables', '8192', '24'], ['8.2', 'logically', 'table', 'timers', 'immediate form'], ['8.2', 'logically', 'mask', 'disables', 'following'], ['lr u23 =', 'entire system', 'timers', 'table', 'logically', 'mask', 'disables', '8192', '24'], ['lr u23 =', 'entire system', 'timers', 'immediate form'], ['lr u23 =', 'entire system', 'timers', 'table', 'logically', 'mask', 'disables', 'following'], ['24', '8192', 'disables', 'mask', 'logically', 'table', 'timers', 'immediate form'], ['24', '8192', 'disables', 'following'], ['immediate form', 'timers', 'table', 'logically', 'mask', 'disables', 'following']]"
"('early',)",[['early']]
"('performing', 'repeatedly')","[['performing', 'repeatedly']]"
"('library work', 'create', 'work', 'modelsim', 'vlib', 'propagation', 'propagate', 'modelsim library', 'r0 register')","[['work', 'library work', 'create', 'vlib', 'modelsim'], ['work', 'library work', 'create', 'r0 register', 'propagation'], ['work', 'library work', 'create', 'r0 register', 'propagate'], ['work', 'library work', 'create', 'modelsim library'], ['modelsim', 'vlib', 'create', 'r0 register', 'propagation'], ['modelsim', 'vlib', 'create', 'r0 register', 'propagate'], ['modelsim', 'vlib', 'create', 'modelsim library'], ['propagation', 'r0 register', 'propagate'], ['propagation', 'r0 register', 'create', 'modelsim library'], ['propagate', 'r0 register', 'create', 'modelsim library']]"
"('core verilog', 'r14_svc', 'r13_irq')","[['r14_svc', 'core verilog', 'r13_irq']]"
"('elfsplitter.o elfsplitter.c',)",[['elfsplitter.o elfsplitter.c']]
"('ise software', 'tool', 'modules', 'wishbone bridge', 'coregen tool', 'correct memory', 'xilinx coregen tool', 'generate', 'memory controller')","[['coregen tool', 'memory controller', 'wishbone bridge', 'correct memory'], ['coregen tool', 'memory controller', 'tool', 'ise software', 'modules', 'xilinx coregen tool'], ['coregen tool', 'memory controller', 'tool', 'generate'], ['correct memory', 'wishbone bridge', 'memory controller', 'tool', 'ise software', 'modules', 'xilinx coregen tool'], ['correct memory', 'wishbone bridge', 'memory controller', 'tool', 'generate'], ['xilinx coregen tool', 'modules', 'ise software', 'tool', 'generate']]"
"('functions', 'wrapping', 'log', 'missed')","[['functions', 'wrapping', 'log', 'missed']]"
"('s bit', 'lsr', 'cmp')","[['s bit', 'lsr', 'cmp']]"
"('pipeline', 'seperate', 'multiple', 'sub', 'wishbone interface,', 'exception', 'r9_firq', 'replacement policy', 'a25_wishbone.v', 'example')","[['multiple', 'exception', 'sub'], ['multiple', 'exception', 'r9_firq'], ['multiple', 'exception', 'pipeline', 'wishbone interface,', 'seperate', 'replacement policy'], ['multiple', 'exception', 'a25_wishbone.v'], ['multiple', 'exception', 'example'], ['sub', 'exception', 'r9_firq'], ['sub', 'exception', 'pipeline', 'wishbone interface,', 'seperate', 'replacement policy'], ['sub', 'exception', 'a25_wishbone.v'], ['sub', 'exception', 'example'], ['r9_firq', 'exception', 'pipeline', 'wishbone interface,', 'seperate', 'replacement policy'], ['r9_firq', 'exception', 'a25_wishbone.v'], ['r9_firq', 'exception', 'example'], ['replacement policy', 'seperate', 'wishbone interface,', 'pipeline', 'exception', 'a25_wishbone.v'], ['replacement policy', 'seperate', 'wishbone interface,', 'pipeline', 'exception', 'example'], ['a25_wishbone.v', 'exception', 'example']]"
"('released', 'public')","[['released', 'public']]"
"('indicates', '39', 'transferred', '36')","[['39', 'indicates', 'transferred', '36']]"
"('32', 'wave')","[['32', 'wave']]"
"('world', 'command line')","[['world', 'command line']]"
"('passes', 'original', 'specified')","[['passes', 'original', 'specified']]"
"('a2x_core.v',)",[['a2x_core.v']]
"('verilog structure', 'opcode encoding', 'r7', 'shifter operand encoding', 'shifter')","[['verilog structure', 'shifter', 'shifter operand encoding', 'opcode encoding'], ['verilog structure', 'shifter', 'r7'], ['opcode encoding', 'shifter operand encoding', 'shifter', 'r7']]"
"('a25_execute', 'instantiated', 'o_wb_stb', 'immediate post-indexed,', 'utilities', 'applications', 'register post-indexed,', 'aid')","[['a25_execute', 'instantiated', 'o_wb_stb'], ['a25_execute', 'instantiated', 'immediate post-indexed,'], ['a25_execute', 'instantiated', 'register post-indexed,', 'aid', 'applications', 'utilities'], ['o_wb_stb', 'instantiated', 'immediate post-indexed,'], ['o_wb_stb', 'instantiated', 'register post-indexed,', 'aid', 'applications', 'utilities'], ['immediate post-indexed,', 'instantiated', 'register post-indexed,', 'aid', 'applications', 'utilities']]"
"('correct operation', 'memory stage', 'simple application', 'application', 'mac', 'a25_multiply.v')","[['correct operation', 'a25_multiply.v', 'mac', 'application', 'simple application', 'memory stage']]"
"('met', 'automatically', 'map')","[['automatically', 'met', 'map']]"
"('number', 'critical', 'synthesizing', 'considers', 'fpga device')","[['number', 'critical', 'synthesizing'], ['number', 'critical', 'considers'], ['number', 'critical', 'fpga device'], ['synthesizing', 'critical', 'considers'], ['synthesizing', 'critical', 'fpga device'], ['considers', 'critical', 'fpga device']]"
"('par', 'addr')","[['par', 'addr']]"
"('read replacement', 'output', 'seperate instruction')","[['read replacement', 'seperate instruction', 'output']]"
"('debugging', 'boot memory', 'sure', 'useful', 'viewer', 'listing', 'ram', 'conditional', 'misses', 'main', 'time', 'front', 'execution stage', 'tag ram')","[['debugging', 'front', 'ram', 'boot memory'], ['debugging', 'front', 'sure'], ['debugging', 'front', 'useful'], ['debugging', 'front', 'viewer'], ['debugging', 'front', 'listing'], ['debugging', 'front', 'conditional'], ['debugging', 'front', 'ram', 'execution stage', 'misses'], ['debugging', 'front', 'ram', 'execution stage', 'main'], ['debugging', 'front', 'time'], ['debugging', 'front', 'ram', 'tag ram'], ['boot memory', 'ram', 'front', 'sure'], ['boot memory', 'ram', 'front', 'useful'], ['boot memory', 'ram', 'front', 'viewer'], ['boot memory', 'ram', 'front', 'listing'], ['boot memory', 'ram', 'front', 'conditional'], ['boot memory', 'ram', 'execution stage', 'misses'], ['boot memory', 'ram', 'execution stage', 'main'], ['boot memory', 'ram', 'front', 'time'], ['boot memory', 'ram', 'tag ram'], ['sure', 'front', 'useful'], ['sure', 'front', 'viewer'], ['sure', 'front', 'listing'], ['sure', 'front', 'conditional'], ['sure', 'front', 'ram', 'execution stage', 'misses'], ['sure', 'front', 'ram', 'execution stage', 'main'], ['sure', 'front', 'time'], ['sure', 'front', 'ram', 'tag ram'], ['useful', 'front', 'viewer'], ['useful', 'front', 'listing'], ['useful', 'front', 'conditional'], ['useful', 'front', 'ram', 'execution stage', 'misses'], ['useful', 'front', 'ram', 'execution stage', 'main'], ['useful', 'front', 'time'], ['useful', 'front', 'ram', 'tag ram'], ['viewer', 'front', 'listing'], ['viewer', 'front', 'conditional'], ['viewer', 'front', 'ram', 'execution stage', 'misses'], ['viewer', 'front', 'ram', 'execution stage', 'main'], ['viewer', 'front', 'time'], ['viewer', 'front', 'ram', 'tag ram'], ['listing', 'front', 'conditional'], ['listing', 'front', 'ram', 'execution stage', 'misses'], ['listing', 'front', 'ram', 'execution stage', 'main'], ['listing', 'front', 'time'], ['listing', 'front', 'ram', 'tag ram'], ['conditional', 'front', 'ram', 'execution stage', 'misses'], ['conditional', 'front', 'ram', 'execution stage', 'main'], ['conditional', 'front', 'time'], ['conditional', 'front', 'ram', 'tag ram'], ['misses', 'execution stage', 'main'], ['misses', 'execution stage', 'ram', 'front', 'time'], ['misses', 'execution stage', 'ram', 'tag ram'], ['main', 'execution stage', 'ram', 'front', 'time'], ['main', 'execution stage', 'ram', 'tag ram'], ['time', 'front', 'ram', 'tag ram']]"
"('access', 'a25_write_back')","[['access', 'a25_write_back']]"
"('interrupt mode,', 'undefined instructions', 'supervisor', 'addr_ex', 'adc', 'adc instruction', 'result', 'supervisor mode', 'mrc')","[['interrupt mode,', 'result', 'adc instruction', 'supervisor', 'mrc', 'undefined instructions'], ['interrupt mode,', 'result', 'adc instruction', 'addr_ex', 'adc'], ['interrupt mode,', 'result', 'supervisor mode'], ['undefined instructions', 'mrc', 'supervisor', 'adc instruction', 'addr_ex', 'adc'], ['undefined instructions', 'mrc', 'supervisor', 'adc instruction', 'result', 'supervisor mode'], ['adc', 'addr_ex', 'adc instruction', 'result', 'supervisor mode']]"
"('catch', 'r3 bicne', 'interrupt function')","[['catch', 'r3 bicne', 'interrupt function']]"
"('protocol', 'ia32 gnu/linux installer', 'code sourcery gnu', 'documentation', 'sourcery gnu package', 'waiting', 'completes')","[['protocol', 'sourcery gnu package', 'waiting', 'ia32 gnu/linux installer'], ['protocol', 'sourcery gnu package', 'completes', 'code sourcery gnu'], ['protocol', 'sourcery gnu package', 'documentation'], ['ia32 gnu/linux installer', 'waiting', 'sourcery gnu package', 'completes', 'code sourcery gnu'], ['ia32 gnu/linux installer', 'waiting', 'sourcery gnu package', 'documentation'], ['code sourcery gnu', 'completes', 'sourcery gnu package', 'documentation']]"
