#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Dec 21 03:32:38 2025
# Process ID         : 96045
# Current directory  : /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025
# Command line       : vivado sdr-psk-fpga-2025.xpr
# Log file           : /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/vivado.log
# Journal file       : /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/vivado.jou
# Running On         : LiPtPDesktop
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i9-14900HX
# CPU Frequency      : 2419.200 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 32
# Host memory        : 16611 MB
# Swap memory        : 4294 MB
# Total Virtual      : 20906 MB
# Available Virtual  : 17284 MB
#-----------------------------------------------------------
start_gui
open_project sdr-psk-fpga-2025.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
set_property source_mgmt_mode None [current_project]
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 32
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.xci' is already up-to-date
[Sun Dec 21 03:35:02 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 32
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.xci' is already up-to-date
[Sun Dec 21 03:36:23 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.dcp' for cell 'u_axis_data_fifo_ADC'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.dcp' for cell 'u_Clock_Gen/u_clk_wiz_128M'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.dcp' for cell 'u_Clock_Gen/u_clk_wiz_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.dcp' for cell 'u_Clock_Gen/u_proc_sys_reset_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/Costas_LPF_shift_ram.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Costas_LPF_shift_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_LPF'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/Multiplier.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Multiplier_1'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/err_detect_BPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_BPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/err_detect_QPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_QPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_NCO_rx_wrapper/u_NCO_DDS'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.dcp' for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.dcp' for cell 'u_Rx/u_gardner_wrapper/u_timing_error_wrapper/u_gardner_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.dcp' for cell 'u_Tx/u_PSK_Modulation/u_carrier_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 8630.512 ; gain = 0.000 ; free physical = 12232 ; free virtual = 15552
INFO: [Netlist 29-17] Analyzing 239 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
INFO: [Project 1-1714] 16 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9188.211 ; gain = 0.000 ; free physical = 11692 ; free virtual = 15026
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 8 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 9624.574 ; gain = 994.062 ; free physical = 11364 ; free virtual = 14703
synth_design -top top -part xc7z020clg484-1 -lint 
Command: synth_design -top top -part xc7z020clg484-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 104823
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 10313.152 ; gain = 7.543 ; free physical = 11477 ; free virtual = 14059
---------------------------------------------------------------------------------
Clean up Linter database...
WARNING: [Synth 8-10929] literal value 'd64 truncated to fit in 6 bits [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:98]
INFO: [Synth 8-6157] synthesizing module 'top' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized0' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized1' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized1' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized2' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized2' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized3' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter VALUE bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized3' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized4' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter VALUE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized4' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized5' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter VALUE bound to: 8192 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized5' (1#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'Clock_Gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_128M' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/clk_wiz_128M_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_128M' (2#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/clk_wiz_128M_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_32M768' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/clk_wiz_32M768_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_32M768' (3#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/clk_wiz_32M768_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Div_clk32M768' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Div_clk32M768' (4#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:14]
INFO: [Synth 8-6157] synthesizing module 'proc_sys_reset_gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/proc_sys_reset_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'proc_sys_reset_gen' (5#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/proc_sys_reset_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Clock_Gen' (6#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v:5]
INFO: [Synth 8-6157] synthesizing module 'Tx' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Tx_Data' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v:12]
	Parameter BYTES bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'PN_Gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PN_Gen' (7#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
INFO: [Synth 8-6157] synthesizing module 'PN_Gen__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PN_Gen__parameterized0' (7#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Tx_Data' (8#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v:12]
INFO: [Synth 8-6157] synthesizing module 'Sync_FIFO' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Sync_FIFO' (9#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:3]
INFO: [Synth 8-6157] synthesizing module 'Packetizer' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:3]
	Parameter BYTES bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:125]
INFO: [Synth 8-6155] done synthesizing module 'Packetizer' (10#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:3]
INFO: [Synth 8-6157] synthesizing module 'skid_buffer_1m_16m' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'skid_buffer_1m_16m' (11#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v:3]
INFO: [Synth 8-6157] synthesizing module 'PSK_Modulation' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'carrier_gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/carrier_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'carrier_gen' (12#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/carrier_gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'NCO_cos_sin' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v:11]
	Parameter I_WIDTH bound to: 32 - type: integer 
	Parameter O_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NCO_cos_sin' (13#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v:11]
INFO: [Synth 8-6157] synthesizing module 'PSK_Mod' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:10]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BYTES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PSK_Mod' (14#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:10]
INFO: [Synth 8-6155] done synthesizing module 'PSK_Modulation' (15#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bits_Flatten' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:7]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter BYPASS_SELECTION bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Bits_Flatten' (16#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Tx' (17#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_AD_DA' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/axis_data_fifo_AD_DA_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_AD_DA' (18#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/axis_data_fifo_AD_DA_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'AD9361_1RT_FDD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v:12]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 31 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (19#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2__parameterized0' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: DATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 31 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2__parameterized0' (19#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76309]
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (20#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76309]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (21#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2__parameterized1' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: DATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2__parameterized1' (21#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (22#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (23#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072]
INFO: [Synth 8-6155] done synthesizing module 'AD9361_1RT_FDD' (24#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v:12]
INFO: [Synth 8-6157] synthesizing module 'Rx' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'PSK_Signal_Extend' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v:12]
	Parameter I_WIDTH bound to: 12 - type: integer 
	Parameter O_WIDTH bound to: 12 - type: integer 
	Parameter USE_I_STRM bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v:31]
INFO: [Synth 8-6155] done synthesizing module 'PSK_Signal_Extend' (25#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v:12]
INFO: [Synth 8-6157] synthesizing module 'costas_loop_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:5]
	Parameter LPF_OUT_WIDTH bound to: 80 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter MSB_TRUNCATE_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'NCO_rx_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'NCO_Phase' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FREE_FREQ bound to: 16'sb0100000000000000 
INFO: [Synth 8-6155] done synthesizing module 'NCO_Phase' (26#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v:11]
INFO: [Synth 8-6157] synthesizing module 'NCO_DDS' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/NCO_DDS_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'NCO_DDS' (27#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/NCO_DDS_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'NCO_rx_wrapper' (28#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Multiplier' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/Multiplier_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Multiplier' (29#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/Multiplier_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Costas_LPF_shift_ram' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/Costas_LPF_shift_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Costas_LPF_shift_ram' (30#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/Costas_LPF_shift_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'LPF' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/LPF_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LPF' (31#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/LPF_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Truncate_IQ' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:10]
	Parameter I_WIDTH bound to: 80 - type: integer 
	Parameter O_WIDTH bound to: 16 - type: integer 
	Parameter MSB_TRUNCATE_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Truncate_IQ' (32#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_2x' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v:15]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_2x' (33#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v:15]
INFO: [Synth 8-6157] synthesizing module 'Error_Detect_Ctrl' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element out_Q_tvalid_reg was removed.  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:41]
INFO: [Synth 8-6155] done synthesizing module 'Error_Detect_Ctrl' (34#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:11]
INFO: [Synth 8-6157] synthesizing module 'err_detect_BPSK' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/err_detect_BPSK_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'err_detect_BPSK' (35#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/err_detect_BPSK_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'err_detect_QPSK' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/err_detect_QPSK_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'err_detect_QPSK' (36#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/err_detect_QPSK_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_0' (37#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'costas_loop_wrapper' (38#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:5]
INFO: [Synth 8-6157] synthesizing module 'gardner_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'interpolation_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'interp_smoothing_filter' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/interp_smoothing_filter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'interp_smoothing_filter' (39#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/interp_smoothing_filter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'interpolation_wrapper' (40#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'timing_error_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'gardner_shift_ram' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/gardner_shift_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gardner_shift_ram' (41#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/gardner_shift_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Gardner_Timing_Error' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v:12]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter USE_SIMPLE_GARDNER bound to: 0 - type: integer 
	Parameter DIFF_BITS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Gardner_Timing_Error' (42#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v:12]
INFO: [Synth 8-6155] done synthesizing module 'timing_error_wrapper' (43#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Gardner_Corrector' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v:53]
INFO: [Synth 8-6155] done synthesizing module 'Gardner_Corrector' (44#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v:11]
INFO: [Synth 8-6155] done synthesizing module 'gardner_wrapper' (45#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'PSK_Detection' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PSK_Detection' (46#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v:11]
INFO: [Synth 8-6157] synthesizing module 'SPB_Detection' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Rx_SD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Abs' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v:10]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Abs' (47#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Rx_SD' (48#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v:11]
INFO: [Synth 8-6157] synthesizing module 'Rx_PD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v:12]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Rx_PD' (49#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v:12]
INFO: [Synth 8-6157] synthesizing module 'Rx_BD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v:12]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Rx_BD' (50#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v:12]
INFO: [Synth 8-6155] done synthesizing module 'SPB_Detection' (51#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Depacketizer' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:7]
	Parameter BYTES bound to: 1 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element signature_reg was removed.  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:146]
INFO: [Synth 8-6155] done synthesizing module 'Depacketizer' (52#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bits_Flatten__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:7]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter BYPASS_SELECTION bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Bits_Flatten__parameterized0' (52#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Rx' (53#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (54#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 10405.121 ; gain = 99.512 ; free physical = 11364 ; free virtual = 13951
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Dec 21 03:52:33 2025
| Host         : LiPtPDesktop running 64-bit Ubuntu 24.04.2 LTS
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+----------+--------------+----------+
| Rule ID   | Severity | # Violations | # Waived |
+-----------+----------+--------------+----------+
| ASSIGN-1  | WARNING  | 2            | 0        |
| ASSIGN-5  | WARNING  | 19           | 0        |
| ASSIGN-6  | WARNING  | 64           | 0        |
| ASSIGN-10 | WARNING  | 11           | 0        |
+-----------+----------+--------------+----------+


WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'AD9361_DATACLKa' declared and are not set.
RTL Name 'AD9361_DATACLKa', Hierarchy 'AD9361_1RT_FDD', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v', Line 33.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'AD9361_RX_DAT_Ic' are not set. First unset bit index is 0. 
RTL Name 'AD9361_RX_DAT_Ic', Hierarchy 'AD9361_1RT_FDD', File 'AD9361_1RT_FDD.v', Line 571.
WARNING: [Synth 37-124] [ASSIGN-5]Some bits in 'AD9361_RX_DAT_Qc' are not set. First unset bit index is 0. 
RTL Name 'AD9361_RX_DAT_Qc', Hierarchy 'AD9361_1RT_FDD', File 'AD9361_1RT_FDD.v', Line 572.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'AD9361_RX_FRAME_dy' declared and are not set.
RTL Name 'AD9361_RX_FRAME_dy', Hierarchy 'AD9361_1RT_FDD', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v', Line 30.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'CLK_delay' are not read. First unread bit index is 3. 
RTL Name 'CLK_delay', Hierarchy 'AD9361_1RT_FDD', File 'AD9361_1RT_FDD.v', Line 29.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'IDELAYCTRL_rdy' was assigned but not read. 
RTL Name 'IDELAYCTRL_rdy', Hierarchy 'AD9361_1RT_FDD', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v', Line 31.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'I' are not read. First unread bit index is 2. 
RTL Name 'I', Hierarchy 'Bits_Flatten', File 'Bits_Flatten.v', Line 19.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'bus_struct_reset_2' declared and are not set.
RTL Name 'bus_struct_reset_2', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 46.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'bus_struct_reset_4' declared and are not set.
RTL Name 'bus_struct_reset_4', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 59.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'interconnect_aresetn' declared and are not set.
RTL Name 'interconnect_aresetn', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 50.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'interconnect_aresetn_4' declared and are not set.
RTL Name 'interconnect_aresetn_4', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 61.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'mb_reset' declared and are not set.
RTL Name 'mb_reset', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 55.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'mb_reset_2' declared and are not set.
RTL Name 'mb_reset_2', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 56.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'mb_reset_4' declared and are not set.
RTL Name 'mb_reset_4', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 58.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'peripheral_aresetn' declared and are not set.
RTL Name 'peripheral_aresetn', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 52.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'peripheral_aresetn_2' declared and are not set.
RTL Name 'peripheral_aresetn_2', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 53.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'peripheral_aresetn_4' declared and are not set.
RTL Name 'peripheral_aresetn_4', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 62.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'peripheral_reset' declared and are not set.
RTL Name 'peripheral_reset', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 47.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'peripheral_reset_2' declared and are not set.
RTL Name 'peripheral_reset_2', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 48.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'peripheral_reset_4' declared and are not set.
RTL Name 'peripheral_reset_4', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 60.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk128K' was assigned but not read. 
RTL Name 'clk128K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 36.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk16K' was assigned but not read. 
RTL Name 'clk16K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 39.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk1K' was assigned but not read. 
RTL Name 'clk1K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 43.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk256K' was assigned but not read. 
RTL Name 'clk256K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 35.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk2K' was assigned but not read. 
RTL Name 'clk2K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 42.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk32K' was assigned but not read. 
RTL Name 'clk32K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 38.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk4K' was assigned but not read. 
RTL Name 'clk4K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 41.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk4M096' was assigned but not read. 
RTL Name 'clk4M096', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 31.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk512K' was assigned but not read. 
RTL Name 'clk512K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 34.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk64K' was assigned but not read. 
RTL Name 'clk64K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 37.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk8K' was assigned but not read. 
RTL Name 'clk8K', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 40.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'clk8M192' was assigned but not read. 
RTL Name 'clk8M192', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 30.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'interconnect_aresetn_3' was assigned but not read. 
RTL Name 'interconnect_aresetn_3', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 51.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'mb_reset_3' was assigned but not read. 
RTL Name 'mb_reset_3', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 57.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'peripheral_aresetn_3' was assigned but not read. 
RTL Name 'peripheral_aresetn_3', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 54.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'peripheral_reset_3' was assigned but not read. 
RTL Name 'peripheral_reset_3', Hierarchy 'Clock_Gen', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v', Line 49.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'PD_flag' are not read. First unread bit index is 0. 
RTL Name 'PD_flag', Hierarchy 'Depacketizer', File 'Depacketizer.v', Line 18.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'SD_flag' are not read. First unread bit index is 0. 
RTL Name 'SD_flag', Hierarchy 'Depacketizer', File 'Depacketizer.v', Line 17.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'error_bpsk_tvalid' are not read. First unread bit index is 0. 
RTL Name 'error_bpsk_tvalid', Hierarchy 'Error_Detect_Ctrl', File 'Error_Detect_Ctrl.v', Line 27.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'error_qpsk_tvalid' are not read. First unread bit index is 0. 
RTL Name 'error_qpsk_tvalid', Hierarchy 'Error_Detect_Ctrl', File 'Error_Detect_Ctrl.v', Line 29.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 10 16 16) of add/sub cluster ending with expression '(cnt - (increment - CNT_ADD))' could yield maximum size of 18, but only width of 16 is being used.
Hierarchy 'Gardner_Corrector', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v', Line 60.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'I' are not read. First unread bit index is 0. 
RTL Name 'I', Hierarchy 'Gardner_Timing_Error', File 'Gardner_Timing_Error.v', Line 18.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'I_d32' are not read. First unread bit index is 0. 
RTL Name 'I_d32', Hierarchy 'Gardner_Timing_Error', File 'Gardner_Timing_Error.v', Line 20.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'Q' are not read. First unread bit index is 0. 
RTL Name 'Q', Hierarchy 'Gardner_Timing_Error', File 'Gardner_Timing_Error.v', Line 21.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'Q_d32' are not read. First unread bit index is 0. 
RTL Name 'Q_d32', Hierarchy 'Gardner_Timing_Error', File 'Gardner_Timing_Error.v', Line 23.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'NCO_tdata' are not read. First unread bit index is 12. 
RTL Name 'NCO_tdata', Hierarchy 'NCO_cos_sin', File 'NCO_cos_sin.v', Line 18.
WARNING: [Synth 37-123] [ASSIGN-6]Some bits in 'I_plus_Q' are not read. First unread bit index is 0. 
RTL Name 'I_plus_Q', Hierarchy 'PSK_Detection', File 'PSK_Detection.v', Line 25.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'data_tready' declared and are not set.
RTL Name 'data_tready', Hierarchy 'PSK_Modulation', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v', Line 56.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'NCO_vld' was assigned but not read. 
RTL Name 'NCO_vld', Hierarchy 'PSK_Modulation', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v', Line 39.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'out_is_bpsk' was assigned but not read. 
RTL Name 'out_is_bpsk', Hierarchy 'PSK_Modulation', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v', Line 58.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'out_last' was assigned but not read. 
RTL Name 'out_last', Hierarchy 'PSK_Modulation', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v', Line 57.
WARNING: [Synth 37-125] [ASSIGN-10]Some bits in IO 'DAC_Q' are not read. First unread bit index is 0. 
RTL Name 'DAC_Q', Hierarchy 'PSK_Signal_Extend', File 'PSK_Signal_Extend.v', Line 19.
WARNING: [Synth 37-78] [ASSIGN-1]Input operands(of sizes 4 4 10) of add/sub cluster ending with expression '(15 - (hdr_cnt - 264))' could yield maximum size of 11, but only width of 4 is being used.
Hierarchy 'Packetizer', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v', Line 152.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'in_ready' was assigned but not read. 
RTL Name 'in_ready', Hierarchy 'Rx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v', Line 80.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'psk_detection_valid' was assigned but not read. 
RTL Name 'psk_detection_valid', Hierarchy 'Rx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v', Line 69.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'I_tready' declared and are not set.
RTL Name 'I_tready', Hierarchy 'Tx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v', Line 74.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Packetizer_PSK_1M_tlast' was assigned but not read. 
RTL Name 'Packetizer_PSK_1M_tlast', Hierarchy 'Tx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v', Line 84.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Packetizer_PSK_1M_tuser' was assigned but not read. 
RTL Name 'Packetizer_PSK_1M_tuser', Hierarchy 'Tx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v', Line 85.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'hdr_vld' was assigned but not read. 
RTL Name 'hdr_vld', Hierarchy 'Tx', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v', Line 87.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'LPF_data_tready' was assigned but not read. 
RTL Name 'LPF_data_tready', Hierarchy 'costas_loop_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v', Line 95.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'is_bpsk_delayed' was assigned but not read. 
RTL Name 'is_bpsk_delayed', Hierarchy 'costas_loop_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v', Line 171.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'loop_filter_tready' was assigned but not read. 
RTL Name 'loop_filter_tready', Hierarchy 'costas_loop_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v', Line 220.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'out_I_tvalid' was assigned but not read. 
RTL Name 'out_I_tvalid', Hierarchy 'costas_loop_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v', Line 166.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'out_Q_tvalid' was assigned but not read. 
RTL Name 'out_Q_tvalid', Hierarchy 'costas_loop_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v', Line 169.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'w_interp_vld' was assigned but not read. 
RTL Name 'w_interp_vld', Hierarchy 'gardner_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v', Line 24.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'I_up2_tready' was assigned but not read. 
RTL Name 'I_up2_tready', Hierarchy 'interpolation_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v', Line 27.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Q_up2_tready' was assigned but not read. 
RTL Name 'Q_up2_tready', Hierarchy 'interpolation_wrapper', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v', Line 28.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'ADC_tvalid' was assigned but not read. 
RTL Name 'ADC_tvalid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 221.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'BPSK' was assigned but not read. 
RTL Name 'BPSK', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 270.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'BPSK_raw' was assigned but not read. 
RTL Name 'BPSK_raw', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 261.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'DAC_bits' was assigned but not read. 
RTL Name 'DAC_bits', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 137.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'DAC_tready' was assigned but not read. 
RTL Name 'DAC_tready', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 176.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'I_16M' was assigned but not read. 
RTL Name 'I_16M', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 263.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'I_1M' was assigned but not read. 
RTL Name 'I_1M', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 266.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'NCO_cos' was assigned but not read. 
RTL Name 'NCO_cos', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 265.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'QPSK' was assigned but not read. 
RTL Name 'QPSK', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 269.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'QPSK_raw' was assigned but not read. 
RTL Name 'QPSK_raw', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 262.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Q_16M' was assigned but not read. 
RTL Name 'Q_16M', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 264.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Q_1M' was assigned but not read. 
RTL Name 'Q_1M', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 267.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'Rx_valid' was assigned but not read. 
RTL Name 'Rx_valid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 278.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'error_tdata' was assigned but not read. 
RTL Name 'error_tdata', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 276.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'feedback_tdata' was assigned but not read. 
RTL Name 'feedback_tdata', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 277.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'gardner_error' was assigned but not read. 
RTL Name 'gardner_error', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 279.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'gardner_increment' was assigned but not read. 
RTL Name 'gardner_increment', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 280.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rev_concat' was assigned but not read. 
RTL Name 'rev_concat', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 223.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rev_tready' was assigned but not read. 
RTL Name 'rev_tready', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 220.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rx_data_tdata' was assigned but not read. 
RTL Name 'rx_data_tdata', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 272.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rx_data_tlast' was assigned but not read. 
RTL Name 'rx_data_tlast', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 274.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rx_data_tuser' was assigned but not read. 
RTL Name 'rx_data_tuser', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 275.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'rx_data_tvalid' was assigned but not read. 
RTL Name 'rx_data_tvalid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 273.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tsm_tvalid' was assigned but not read. 
RTL Name 'tsm_tvalid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 177.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_data_tdata' was assigned but not read. 
RTL Name 'tx_data_tdata', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 133.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_data_tlast' was assigned but not read. 
RTL Name 'tx_data_tlast', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 130.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_data_tuser' was assigned but not read. 
RTL Name 'tx_data_tuser', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 132.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_data_tvalid' was assigned but not read. 
RTL Name 'tx_data_tvalid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 131.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'tx_valid' was assigned but not read. 
RTL Name 'tx_valid', Hierarchy 'top', File '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v', Line 128.
INFO: [Synth 37-85] Total of 96 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 10405.121 ; gain = 99.512 ; free physical = 11359 ; free virtual = 13946
INFO: [Common 17-83] Releasing license: Synthesis
137 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
WARNING: [VRFC 10-8497] literal value 'd64 truncated to fit in 6 bits [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:98]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
execute_script: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 10405.129 ; gain = 0.000 ; free physical = 11171 ; free virtual = 14095
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
WARNING: Simulation object /tb_MIX/inst_Rx/u_Depacketizer/cnt_HDR was not found in the design.
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 10471.414 ; gain = 66.285 ; free physical = 11097 ; free virtual = 14061
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:35 . Memory (MB): peak = 10471.414 ; gain = 0.000 ; free physical = 11151 ; free virtual = 14137
run all
close_sim
INFO: xsimkernel Simulation Memory Usage: 281720 KB (Peak: 330920 KB), Simulation CPU Usage: 39630 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
WARNING: [VRFC 10-8497] literal value 'd64 truncated to fit in 6 bits [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:98]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
execute_script: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 10540.238 ; gain = 0.000 ; free physical = 11910 ; free virtual = 14143
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
WARNING: Simulation object /tb_MIX/inst_Rx/u_Depacketizer/cnt_HDR was not found in the design.
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 10545.133 ; gain = 4.895 ; free physical = 11877 ; free virtual = 14112
run all
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 10570.133 ; gain = 25.000 ; free physical = 11861 ; free virtual = 14109
save_wave_config {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 281720 KB (Peak: 330920 KB), Simulation CPU Usage: 20840 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
WARNING: [VRFC 10-8497] literal value 'd64 truncated to fit in 6 bits [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:98]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 10586.141 ; gain = 6.008 ; free physical = 11863 ; free virtual = 14103
run all
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 10586.141 ; gain = 0.000 ; free physical = 11842 ; free virtual = 14096
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
save_wave_config {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg}
close_sim
INFO: xsimkernel Simulation Memory Usage: 281720 KB (Peak: 330920 KB), Simulation CPU Usage: 22880 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 10734.227 ; gain = 0.000 ; free physical = 12118 ; free virtual = 14112
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 10734.227 ; gain = 0.000 ; free physical = 12082 ; free virtual = 14094
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 281720 KB (Peak: 330920 KB), Simulation CPU Usage: 28190 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 10829.246 ; gain = 0.000 ; free physical = 12082 ; free virtual = 14080
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 10829.246 ; gain = 0.000 ; free physical = 12067 ; free virtual = 14074
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 281720 KB (Peak: 330920 KB), Simulation CPU Usage: 16100 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_MIX ]
Command: launch_simulation  -simset sim_MIX
INFO: [Vivado 12-12493] Simulation top is 'tb_MIX'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_MIX'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_MIX' in fileset 'sim_MIX'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_MIX'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xvlog --incr --relax -prj tb_MIX_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIX
xvhdl --incr --relax -prj tb_MIX_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_MIX_behav xil_defaultlib.tb_MIX xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_MIX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_MIX_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_MIX/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_MIX_behav -key {Behavioral:sim_MIX:Functional:tb_MIX} -tclbatch {tb_MIX.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_MIX_behav.wcfg
source tb_MIX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_MIX_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_MIX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 10934.277 ; gain = 0.000 ; free physical = 12174 ; free virtual = 14074
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 10934.277 ; gain = 0.000 ; free physical = 12158 ; free virtual = 14074
close_sim
INFO: xsimkernel Simulation Memory Usage: 281720 KB (Peak: 330920 KB), Simulation CPU Usage: 26810 ms
INFO: [Simtcl 6-16] Simulation closed
current_fileset -simset [ get_filesets sim_QPSK ]
launch_simulation -simset [get_filesets sim_QPSK ]
Command: launch_simulation  -simset sim_QPSK
INFO: [Vivado 12-12493] Simulation top is 'tb_QPSK'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_QPSK'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_QPSK' in fileset 'sim_QPSK'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_QPSK'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xvlog --incr --relax -prj tb_QPSK_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_QPSK
xvhdl --incr --relax -prj tb_QPSK_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_QPSK
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_QPSK_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_QPSK_behav -key {Behavioral:sim_QPSK:Functional:tb_QPSK} -tclbatch {tb_QPSK.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg
source tb_QPSK.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_QPSK_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_QPSK_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 10934.277 ; gain = 0.000 ; free physical = 12149 ; free virtual = 14072
run all
run: Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:05 . Memory (MB): peak = 10934.277 ; gain = 0.000 ; free physical = 12146 ; free virtual = 14073
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_QPSK ]
Command: launch_simulation  -simset sim_QPSK
INFO: [Vivado 12-12493] Simulation top is 'tb_QPSK'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_QPSK'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_QPSK' in fileset 'sim_QPSK'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_QPSK'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xvlog --incr --relax -prj tb_QPSK_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_QPSK
xvhdl --incr --relax -prj tb_QPSK_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_QPSK
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_QPSK_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_QPSK_behav -key {Behavioral:sim_QPSK:Functional:tb_QPSK} -tclbatch {tb_QPSK.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg
source tb_QPSK.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_QPSK_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_QPSK_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 10976.297 ; gain = 0.000 ; free physical = 12006 ; free virtual = 13937
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 10976.297 ; gain = 0.000 ; free physical = 12086 ; free virtual = 14029
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 281720 KB (Peak: 330920 KB), Simulation CPU Usage: 14050 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_QPSK ]
Command: launch_simulation  -simset sim_QPSK
INFO: [Vivado 12-12493] Simulation top is 'tb_QPSK'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_QPSK'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_QPSK' in fileset 'sim_QPSK'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_QPSK'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xvlog --incr --relax -prj tb_QPSK_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_QPSK
xvhdl --incr --relax -prj tb_QPSK_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_QPSK
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_QPSK_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_QPSK_behav -key {Behavioral:sim_QPSK:Functional:tb_QPSK} -tclbatch {tb_QPSK.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg
source tb_QPSK.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_QPSK_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_QPSK_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 11029.293 ; gain = 0.000 ; free physical = 12063 ; free virtual = 14006
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 11029.293 ; gain = 0.000 ; free physical = 12047 ; free virtual = 13994
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_QPSK ]
Command: launch_simulation  -simset sim_QPSK
INFO: [Vivado 12-12493] Simulation top is 'tb_QPSK'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_QPSK'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_QPSK' in fileset 'sim_QPSK'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_QPSK'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xvlog --incr --relax -prj tb_QPSK_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_QPSK
xvhdl --incr --relax -prj tb_QPSK_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_QPSK
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_QPSK_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_QPSK_behav -key {Behavioral:sim_QPSK:Functional:tb_QPSK} -tclbatch {tb_QPSK.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg
source tb_QPSK.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_QPSK_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_QPSK_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 11048.293 ; gain = 0.000 ; free physical = 12038 ; free virtual = 13982
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 11048.293 ; gain = 0.000 ; free physical = 12017 ; free virtual = 13974
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
close_sim
INFO: xsimkernel Simulation Memory Usage: 281720 KB (Peak: 330920 KB), Simulation CPU Usage: 14660 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_QPSK ]
Command: launch_simulation  -simset sim_QPSK
INFO: [Vivado 12-12493] Simulation top is 'tb_QPSK'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_QPSK'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_QPSK' in fileset 'sim_QPSK'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_QPSK'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xvlog --incr --relax -prj tb_QPSK_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_QPSK
xvhdl --incr --relax -prj tb_QPSK_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_QPSK
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_QPSK_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_QPSK_behav -key {Behavioral:sim_QPSK:Functional:tb_QPSK} -tclbatch {tb_QPSK.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg
source tb_QPSK.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_QPSK_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_QPSK_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 11083.316 ; gain = 0.000 ; free physical = 11945 ; free virtual = 13896
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 11083.316 ; gain = 0.000 ; free physical = 11967 ; free virtual = 13923
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_QPSK ]
Command: launch_simulation  -simset sim_QPSK
INFO: [Vivado 12-12493] Simulation top is 'tb_QPSK'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_QPSK'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2024.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2024.2/data/xsim/xsim.ini' copied to run dir:'/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_QPSK' in fileset 'sim_QPSK'...
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/LPF.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/costas_loop_LPF.coe'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/fir_compiler_0.mif'
INFO: [SIM-utils-43] Exported '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim/interp_smoothing_filter.mif'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_QPSK'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xvlog --incr --relax -prj tb_QPSK_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_2x
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Abs
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Bits_Flatten
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Depacketizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Div_clk32M768
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Detect_Ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Corrector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Gardner_Timing_Error
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_Phase
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_cos_sin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NCO_rx_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PN_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Modulation
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PSK_Signal_Extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_BD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_PD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx_SD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SPB_Detection
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Truncate_IQ
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx_Data
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module costas_loop_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gardner_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module skid_buffer_1m_16m
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sync_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timing_error_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_QPSK
xvhdl --incr --relax -prj tb_QPSK_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_14 -L c_reg_fd_v12_0_10 -L c_shift_ram_v12_0_18 -L axi_utils_v2_0_10 -L fir_compiler_v7_2_23 -L xbip_dsp48_wrapper_v3_0_6 -L xbip_pipe_v3_0_10 -L c_addsub_v12_0_19 -L mult_gen_v12_0_22 -L floating_point_v7_1_19 -L dds_compiler_v6_0_26 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_QPSK_behav xil_defaultlib.tb_QPSK xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_14.xbip_utils_v3_0_14_pkg
Compiling package xbip_utils_v3_0_14.xcc_utils_v3_0
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package dds_compiler_v6_0_26.pkg_dds_compiler_v6_0_26
Compiling package dds_compiler_v6_0_26.dds_compiler_v6_0_26_hdl_comps
Compiling package xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv_comp
Compiling package axi_utils_v2_0_10.axi_utils_v2_0_10_pkg
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_10.global_util_pkg
Compiling package axi_utils_v2_0_10.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package dds_compiler_v6_0_26.pkg_betas
Compiling package dds_compiler_v6_0_26.pkg_alphas
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_viv_comp
Compiling package mult_gen_v12_0_22.mult_gen_v12_0_22_pkg
Compiling package mult_gen_v12_0_22.dsp_pkg
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv_comp
Compiling package c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_pkg
Compiling package c_reg_fd_v12_0_10.c_reg_fd_v12_0_10_viv_comp
Compiling package fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv_comp
Compiling package ieee.std_logic_textio
Compiling package fir_compiler_v7_2_23.globals_pkg
Compiling package fir_compiler_v7_2_23.components
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_viv_comp
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg
Compiling package c_addsub_v12_0_19.c_addsub_v12_0_19_pkg_legacy
Compiling package xbip_dsp48_wrapper_v3_0_6.xbip_dsp48_wrapper_v3_0_6_pkg
Compiling module xil_defaultlib.Div_clk32M768
Compiling module xil_defaultlib.PN_Gen
Compiling module xil_defaultlib.PN_Gen(N=4)
Compiling module xil_defaultlib.Tx_Data(BYTES=1'b1)
Compiling module xil_defaultlib.Sync_FIFO(DEPTH=512)
Compiling module xil_defaultlib.Packetizer(BYTES=1'b1)
Compiling module xil_defaultlib.skid_buffer_1m_16m(DATA_WIDTH=8)
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.pipe_add [\pipe_add(c_width=15,c_seg_width...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.sin_cos [\sin_cos(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture carrier_gen_arch of entity xil_defaultlib.carrier_gen [carrier_gen_default]
Compiling module xil_defaultlib.NCO_cos_sin
Compiling module xil_defaultlib.PSK_Mod_default
Compiling module xil_defaultlib.PSK_Modulation
Compiling module xil_defaultlib.Bits_Flatten(BYPASS_SELECTION=1'...
Compiling module xil_defaultlib.Tx
Compiling module xil_defaultlib.PSK_Signal_Extend(O_WIDTH=12)
Compiling module xil_defaultlib.NCO_Phase
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_rdy [\dds_compiler_v6_0_26_rdy(c_has_...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,areg...]
Compiling architecture dsp48e_v of entity unisim.DSP48E [\DSP48E(acascreg=0,areg=0,bcascr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dsp48_wrap [\dsp48_wrap(xdf="zynq",creg=1,pr...]
Compiling architecture synth of entity dds_compiler_v6_0_26.accum [\accum(c_xdevicefamily="zynq",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_has_ce=...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_core [\dds_compiler_v6_0_26_core(c_xde...]
Compiling architecture synth of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26_viv [\dds_compiler_v6_0_26_viv(c_xdev...]
Compiling architecture xilinx of entity dds_compiler_v6_0_26.dds_compiler_v6_0_26 [\dds_compiler_v6_0_26(c_xdevicef...]
Compiling architecture nco_dds_arch of entity xil_defaultlib.NCO_DDS [nco_dds_default]
Compiling module xil_defaultlib.NCO_rx_wrapper
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture multiplier_arch of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture costas_lpf_shift_ram_arch of entity xil_defaultlib.Costas_LPF_shift_ram [costas_lpf_shift_ram_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(has_ifx=true,afull...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=32,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.cntrl_delay [\cntrl_delay(c_delay_len=0,c_mem...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=13,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=12,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=11,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=10,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=9,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=8,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=7,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=5,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=4,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=3,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=2,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111111111111...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=1,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=18,c_xdevicef...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture lpf_arch of entity xil_defaultlib.LPF [lpf_default]
Compiling module xil_defaultlib.Truncate_IQ(MSB_TRUNCATE_BITS=6)
Compiling module xil_defaultlib.AXI_2x
Compiling module xil_defaultlib.Error_Detect_Ctrl
Compiling architecture xilinx of entity mult_gen_v12_0_22.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.op_resize [\op_resize(ao_width=25)\]
Compiling architecture xilinx of entity mult_gen_v12_0_22.dsp [\dsp(c_xdevicefamily="zynq",c_a_...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22_viv [\mult_gen_v12_0_22_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_22.mult_gen_v12_0_22 [\mult_gen_v12_0_22(c_xdevicefami...]
Compiling architecture err_detect_bpsk_arch of entity xil_defaultlib.err_detect_BPSK [err_detect_bpsk_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture synth of entity xbip_dsp48_wrapper_v3_0_6.xbip_dsp48e1_wrapper_v3_0 [\xbip_dsp48e1_wrapper_v3_0(areg=...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_dsp [\c_addsub_v12_0_19_dsp(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_10.xbip_pipe_v3_0_10_viv [\xbip_pipe_v3_0_10_viv(c_latency...]
Compiling architecture synth of entity c_addsub_v12_0_19.c_addsub_v12_0_19_viv [\c_addsub_v12_0_19_viv(c_xdevice...]
Compiling architecture xilinx of entity c_addsub_v12_0_19.c_addsub_v12_0_19 [\c_addsub_v12_0_19(c_xdevicefami...]
Compiling architecture err_detect_qpsk_arch of entity xil_defaultlib.err_detect_QPSK [err_detect_qpsk_default]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_srl_fifo [\glb_srl_fifo(width=16,has_ifx=t...]
Compiling architecture xilinx of entity axi_utils_v2_0_10.glb_ifx_slave [\glb_ifx_slave(width=16,has_ifx=...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture fir_compiler_0_arch of entity xil_defaultlib.fir_compiler_0 [fir_compiler_0_default]
Compiling module xil_defaultlib.costas_loop_wrapper
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.sp_mem [\sp_mem(c_xdevicefamily="zynq",c...]
Compiling architecture synth of entity fir_compiler_v7_2_23.filt_mem [\filt_mem(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.buff [\buff(c_xdevicefamily="zynq",c_d...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=0,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.calc [\calc(c_xdevicefamily="zynq",c_p...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.addsub_mult_add [\addsub_mult_add(c_xdevicefamily...]
Compiling architecture synth of entity fir_compiler_v7_2_23.delay [\delay(c_delay_len=6,c_xdevicefa...]
Compiling architecture synth of entity fir_compiler_v7_2_23.single_rate [\single_rate(c_xdevicefamily="zy...]
Compiling architecture synth of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23_viv [\fir_compiler_v7_2_23_viv(c_xdev...]
Compiling architecture xilinx of entity fir_compiler_v7_2_23.fir_compiler_v7_2_23 [\fir_compiler_v7_2_23(c_xdevicef...]
Compiling architecture interp_smoothing_filter_arch of entity xil_defaultlib.interp_smoothing_filter [interp_smoothing_filter_default]
Compiling module xil_defaultlib.interpolation_wrapper
Compiling architecture struct of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_legacy [\c_shift_ram_v12_0_18_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18_viv [\c_shift_ram_v12_0_18_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_18.c_shift_ram_v12_0_18 [\c_shift_ram_v12_0_18(c_xdevicef...]
Compiling architecture gardner_shift_ram_arch of entity xil_defaultlib.gardner_shift_ram [gardner_shift_ram_default]
Compiling module xil_defaultlib.Gardner_Timing_Error(USE_SIMPLE_...
Compiling module xil_defaultlib.timing_error_wrapper
Compiling module xil_defaultlib.Gardner_Corrector_default
Compiling module xil_defaultlib.gardner_wrapper
Compiling module xil_defaultlib.PSK_Detection
Compiling module xil_defaultlib.Abs
Compiling module xil_defaultlib.Rx_SD
Compiling module xil_defaultlib.Rx_PD
Compiling module xil_defaultlib.Rx_BD
Compiling module xil_defaultlib.SPB_Detection
Compiling module xil_defaultlib.Depacketizer_default
Compiling module xil_defaultlib.Bits_Flatten
Compiling module xil_defaultlib.Rx
Compiling module xil_defaultlib.tb_QPSK
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_QPSK_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.sim/sim_QPSK/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_QPSK_behav -key {Behavioral:sim_QPSK:Functional:tb_QPSK} -tclbatch {tb_QPSK.tcl} -view {/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/behav_sim/tb_QPSK_behav.wcfg
source tb_QPSK.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file /../../behav_sim/_QPSK_behav_sim.csv could not be opened
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_QPSK_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 11150.324 ; gain = 0.000 ; free physical = 11987 ; free virtual = 13940
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 11150.324 ; gain = 0.000 ; free physical = 11986 ; free virtual = 13941
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.srcs/utils_1/imports/synth_1/top.dcp with file /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/top.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
launch_runs synth_1 -jobs 32
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.xci' is already up-to-date
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
[Sun Dec 21 04:29:13 2025] Launched synth_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/synth_1/runme.log
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_MIX.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/tb/tb_QPSK.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:]
close_design
close_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 11150.324 ; gain = 0.000 ; free physical = 10812 ; free virtual = 13895
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg484-1
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.dcp' for cell 'u_axis_data_fifo_ADC'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.dcp' for cell 'u_Clock_Gen/u_clk_wiz_128M'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.dcp' for cell 'u_Clock_Gen/u_clk_wiz_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.dcp' for cell 'u_Clock_Gen/u_proc_sys_reset_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/Costas_LPF_shift_ram.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Costas_LPF_shift_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_LPF'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/Multiplier.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Multiplier_1'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/err_detect_BPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_BPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/err_detect_QPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_QPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_NCO_rx_wrapper/u_NCO_DDS'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.dcp' for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.dcp' for cell 'u_Rx/u_gardner_wrapper/u_timing_error_wrapper/u_gardner_shift_ram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.dcp' for cell 'u_Tx/u_PSK_Modulation/u_carrier_gen'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 11150.324 ; gain = 0.000 ; free physical = 10778 ; free virtual = 13887
INFO: [Netlist 29-17] Analyzing 254 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
INFO: [Project 1-1714] 16 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11150.324 ; gain = 0.000 ; free physical = 10658 ; free virtual = 13863
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 8 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 11322.379 ; gain = 172.055 ; free physical = 10625 ; free virtual = 13840
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -jobs 32
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.xci' is already up-to-date
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10517 ; free virtual = 13730
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10517 ; free virtual = 13730
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10515 ; free virtual = 13730
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.09 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10493 ; free virtual = 13712
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10493 ; free virtual = 13712
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10492 ; free virtual = 13712
Write Physdb Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.1 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10492 ; free virtual = 13712
[Sun Dec 21 04:30:10 2025] Launched impl_1...
Run output will be captured here: /home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/sdr-psk-fpga-2025.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10540 ; free virtual = 13800
INFO: [Netlist 29-17] Analyzing 244 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10540 ; free virtual = 13800
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10533 ; free virtual = 13793
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10532 ; free virtual = 13792
Read PlaceDB: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10532 ; free virtual = 13793
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10532 ; free virtual = 13793
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10526 ; free virtual = 13793
Read Physdb Files: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.22 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10527 ; free virtual = 13794
Restored from archive | CPU: 0.260000 secs | Memory: 8.833397 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.22 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10527 ; free virtual = 13794
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10527 ; free virtual = 13794
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 8 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 8 instances

open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10497 ; free virtual = 13771
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_utilization -name utilization_1
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: top
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10243 ; free virtual = 13518
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized0' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized1' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized1' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized2' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter VALUE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized2' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized3' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter VALUE bound to: 128 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized3' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized4' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter VALUE bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized4' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'CONSTANT__parameterized5' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter VALUE bound to: 8192 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CONSTANT__parameterized5' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'Clock_Gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_128M' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/clk_wiz_128M_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_128M' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/clk_wiz_128M_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_32M768' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/clk_wiz_32M768_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_32M768' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/clk_wiz_32M768_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Div_clk32M768' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:14]
INFO: [Synth 8-6155] done synthesizing module 'Div_clk32M768' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Div_clk32M768.v:14]
INFO: [Synth 8-6157] synthesizing module 'proc_sys_reset_gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/proc_sys_reset_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'proc_sys_reset_gen' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/proc_sys_reset_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Clock_Gen' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Clock_Gen_wrapper.v:5]
INFO: [Synth 8-6157] synthesizing module 'Tx' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Tx_Data' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v:12]
	Parameter BYTES bound to: 1'b1 
INFO: [Synth 8-6157] synthesizing module 'PN_Gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PN_Gen' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
INFO: [Synth 8-6157] synthesizing module 'PN_Gen__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PN_Gen__parameterized0' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PN_Gen.v:31]
INFO: [Synth 8-6155] done synthesizing module 'Tx_Data' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_Data.v:12]
INFO: [Synth 8-6157] synthesizing module 'Sync_FIFO' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Sync_FIFO' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/sync_FIFO.v:3]
INFO: [Synth 8-6157] synthesizing module 'Packetizer' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:3]
	Parameter BYTES bound to: 1'b1 
INFO: [Synth 8-155] case statement is not full and has no default [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:125]
INFO: [Synth 8-6155] done synthesizing module 'Packetizer' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Packetizer.v:3]
INFO: [Synth 8-6157] synthesizing module 'skid_buffer_1m_16m' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v:3]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter USER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'skid_buffer_1m_16m' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/utils/skid_buffer_1m_16m.v:3]
INFO: [Synth 8-6157] synthesizing module 'PSK_Modulation' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'carrier_gen' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/carrier_gen_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'carrier_gen' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/carrier_gen_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'NCO_cos_sin' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v:11]
	Parameter I_WIDTH bound to: 32 - type: integer 
	Parameter O_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NCO_cos_sin' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_cos_sin.v:11]
INFO: [Synth 8-6157] synthesizing module 'PSK_Mod' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:10]
	Parameter WIDTH bound to: 12 - type: integer 
	Parameter BYTES bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PSK_Mod' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Mod.v:10]
INFO: [Synth 8-6155] done synthesizing module 'PSK_Modulation' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Modulation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Bits_Flatten' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:7]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter BYPASS_SELECTION bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'Bits_Flatten' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Tx' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Tx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'axis_data_fifo_AD_DA' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/axis_data_fifo_AD_DA_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'axis_data_fifo_AD_DA' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/axis_data_fifo_AD_DA_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'AD9361_1RT_FDD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v:12]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 31 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2__parameterized0' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: DATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 31 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2__parameterized0' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76309]
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:76309]
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77921]
INFO: [Synth 8-6157] synthesizing module 'IDELAYE2__parameterized1' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: DATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: FALSE - type: string 
	Parameter IDELAY_TYPE bound to: FIXED - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: double 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDELAYE2__parameterized1' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77934]
INFO: [Synth 8-6157] synthesizing module 'IDDR' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE_PIPELINED - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IDDR' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:77799]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [/tools/Xilinx/Vivado/2024.2/scripts/rt/data/unisim_comp.v:103072]
INFO: [Synth 8-6155] done synthesizing module 'AD9361_1RT_FDD' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/vendor/AD9361_1RT_FDD.v:12]
INFO: [Synth 8-6157] synthesizing module 'Rx' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'PSK_Signal_Extend' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v:12]
	Parameter I_WIDTH bound to: 12 - type: integer 
	Parameter O_WIDTH bound to: 12 - type: integer 
	Parameter USE_I_STRM bound to: 1 - type: integer 
WARNING: [Synth 8-693] zero replication count - replication ignored [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v:31]
INFO: [Synth 8-6155] done synthesizing module 'PSK_Signal_Extend' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Signal_Extend.v:12]
INFO: [Synth 8-6157] synthesizing module 'costas_loop_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:5]
	Parameter LPF_OUT_WIDTH bound to: 80 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter MSB_TRUNCATE_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'NCO_rx_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'NCO_Phase' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter FREE_FREQ bound to: 16'sb0100000000000000 
INFO: [Synth 8-6155] done synthesizing module 'NCO_Phase' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_Phase.v:11]
INFO: [Synth 8-6157] synthesizing module 'NCO_DDS' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/NCO_DDS_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'NCO_DDS' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/NCO_DDS_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'NCO_rx_wrapper' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/NCO_rx_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Multiplier' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/Multiplier_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Multiplier' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/Multiplier_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Costas_LPF_shift_ram' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/Costas_LPF_shift_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Costas_LPF_shift_ram' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/Costas_LPF_shift_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'LPF' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/LPF_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'LPF' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/LPF_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Truncate_IQ' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:10]
	Parameter I_WIDTH bound to: 80 - type: integer 
	Parameter O_WIDTH bound to: 16 - type: integer 
	Parameter MSB_TRUNCATE_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Truncate_IQ' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Truncate_IQ.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_2x' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v:15]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AXI_2x' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/AXI_2x.v:15]
INFO: [Synth 8-6157] synthesizing module 'Error_Detect_Ctrl' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Error_Detect_Ctrl' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:11]
INFO: [Synth 8-6157] synthesizing module 'err_detect_BPSK' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/err_detect_BPSK_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'err_detect_BPSK' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/err_detect_BPSK_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'err_detect_QPSK' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/err_detect_QPSK_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'err_detect_QPSK' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/err_detect_QPSK_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'fir_compiler_0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'fir_compiler_0' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/fir_compiler_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'costas_loop_wrapper' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/costas_loop_wrapper.v:5]
INFO: [Synth 8-6157] synthesizing module 'gardner_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'interpolation_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'interp_smoothing_filter' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/interp_smoothing_filter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'interp_smoothing_filter' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/interp_smoothing_filter_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'interpolation_wrapper' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/interpolation_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'timing_error_wrapper' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'gardner_shift_ram' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/gardner_shift_ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'gardner_shift_ram' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/.Xil/Vivado-96045-LiPtPDesktop/realtime/gardner_shift_ram_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Gardner_Timing_Error' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v:12]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter USE_SIMPLE_GARDNER bound to: 0 - type: integer 
	Parameter DIFF_BITS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Gardner_Timing_Error' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Timing_Error.v:12]
INFO: [Synth 8-6155] done synthesizing module 'timing_error_wrapper' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/timing_error_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Gardner_Corrector' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v:53]
INFO: [Synth 8-6155] done synthesizing module 'Gardner_Corrector' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Gardner_Corrector.v:11]
INFO: [Synth 8-6155] done synthesizing module 'gardner_wrapper' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/gardner_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'PSK_Detection' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'PSK_Detection' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/PSK_Detection.v:11]
INFO: [Synth 8-6157] synthesizing module 'SPB_Detection' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Rx_SD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v:11]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Abs' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v:10]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Abs' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Abs.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Rx_SD' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_SD.v:11]
INFO: [Synth 8-6157] synthesizing module 'Rx_PD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v:12]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Rx_PD' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_PD.v:12]
INFO: [Synth 8-6157] synthesizing module 'Rx_BD' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v:12]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Rx_BD' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_BD.v:12]
INFO: [Synth 8-6155] done synthesizing module 'SPB_Detection' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/SPB_Detection_wrapper.v:1]
INFO: [Synth 8-6157] synthesizing module 'Depacketizer' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:7]
	Parameter BYTES bound to: 1 - type: integer 
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter MAX_WINDOW_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Depacketizer' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:7]
INFO: [Synth 8-6157] synthesizing module 'Bits_Flatten__parameterized0' [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:7]
	Parameter N bound to: 2 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter BYPASS_SELECTION bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Bits_Flatten__parameterized0' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Bits_Flatten.v:7]
INFO: [Synth 8-6155] done synthesizing module 'Rx' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Rx_wrapper.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/top_wrapper.v:1]
WARNING: [Synth 8-6014] Unused sequential element out_Q_tvalid_reg was removed.  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Error_Detect_Ctrl.v:41]
WARNING: [Synth 8-6014] Unused sequential element signature_reg was removed.  [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/verilog/Depacketizer.v:148]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10241 ; free virtual = 13518
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10240 ; free virtual = 13517
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10240 ; free virtual = 13517
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/AD_DA/axis_data_fifo_AD_DA/axis_data_fifo_AD_DA.dcp' for cell 'u_axis_data_fifo_DAC'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.dcp' for cell 'u_Clock_Gen/u_clk_wiz_128M'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.dcp' for cell 'u_Clock_Gen/u_clk_wiz_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.dcp' for cell 'u_Clock_Gen/u_proc_sys_reset_32M768'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Tx/carrier_gen/carrier_gen.dcp' for cell 'u_Tx/u_PSK_Modulation/u_carrier_gen'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Multiplier/Multiplier.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Multiplier_1'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/Costas_LPF_shift_ram/Costas_LPF_shift_ram.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_Costas_LPF_shift_ram'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/LPF.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_LPF'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_BPSK/err_detect_BPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_BPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/err_detect_QPSK/err_detect_QPSK.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_err_detect_QPSK'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/fir_compiler_0.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/NCO_DDS/NCO_DDS.dcp' for cell 'u_Rx/u_costas_loop_wrapper/u_NCO_rx_wrapper/u_NCO_DDS'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/interp_smoothing_filter.dcp' for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I'
INFO: [Project 1-454] Reading design checkpoint '/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/gardner_shift_ram/gardner_shift_ram.dcp' for cell 'u_Rx/u_gardner_wrapper/u_timing_error_wrapper/u_gardner_shift_ram_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10401 ; free virtual = 13686
INFO: [Netlist 29-17] Analyzing 132 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'u_AD9361_1RT_FDD/IBUFG_instA' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen_board.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc] for cell 'u_Clock_Gen/u_proc_sys_reset_32M768/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/proc_sys_reset_gen/proc_sys_reset_gen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_32M768/clk_wiz_32M768.xdc] for cell 'u_Clock_Gen/u_clk_wiz_32M768/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M_board.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Clock_Gen/clk_wiz_128M/clk_wiz_128M.xdc] for cell 'u_Clock_Gen/u_clk_wiz_128M/inst'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/fir_compiler_0/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_fir_compiler_0/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Costas/LPF/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_costas_loop_wrapper/u_LPF/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_I/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/ip/Gardner/interp_smoothing_filter/constraints/fir_compiler_v7_2.xdc] for cell 'u_Rx/u_gardner_wrapper/u_interpolation_wrapper/u_interp_smoothing_filter_Q/U0'
Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal AD9361_FBCLK cannot be placed on W16 (IOB_X1Y22) because the pad is already occupied by terminal AD9361_DATACLK possibly due to user constraint [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:342]
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells rev_aresetn_d1_reg] -filter {IS_PRESET || IS_CLEAR}'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:447]
WARNING: [Vivado 12-508] No pins matched 'get_pins -of_objects [get_cells rev_aresetn_d2_reg] -filter {IS_PRESET || IS_CLEAR}'. [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc:448]
Finished Parsing XDC File [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/liptp/courses_2025/general_ex_6/sdr-psk-fpga-2025/constraints/lt_zynq_V200.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2024.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 16 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11322.379 ; gain = 0.000 ; free physical = 10404 ; free virtual = 13689
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUFG => IBUF: 1 instance 

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 11400.086 ; gain = 77.707 ; free physical = 10370 ; free virtual = 13666
155 Infos, 7 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 11400.086 ; gain = 77.707 ; free physical = 10370 ; free virtual = 13666
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2530.118; main = 2466.104; forked = 64.014
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11449.098; main = 11173.980; forked = 275.117
