Analysis & Synthesis report for DE2_Clock
Tue Apr 12 10:08:19 2016
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |DE2_CLOCK|devreq:dvrq|r.state
  9. State Machine - |DE2_CLOCK|drv:d|r.st.irq
 10. State Machine - |DE2_CLOCK|drv:d|r.st.global
 11. State Machine - |DE2_CLOCK|drv:d|r.st.cfg
 12. State Machine - |DE2_CLOCK|hal:h|r.state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: hal:h
 18. Port Connectivity Checks: "drv:d"
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 12 10:08:19 2016       ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; DE2_Clock                                   ;
; Top-level Entity Name              ; DE2_CLOCK                                   ;
; Family                             ; Cyclone II                                  ;
; Total logic elements               ; 19,767                                      ;
;     Total combinational functions  ; 11,462                                      ;
;     Dedicated logic registers      ; 8,603                                       ;
; Total registers                    ; 8603                                        ;
; Total pins                         ; 150                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DE2_Clock          ; DE2_Clock          ;
; Family name                                                                ; Cyclone II         ; Stratix            ;
; Maximum processors allowed for parallel compilation                        ; 4                  ; 1                  ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100                ; 100                ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                       ; Library       ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------+---------------+
; usb/usb_inc.vhd                  ; yes             ; User VHDL File  ; C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/usb/usb_inc.vhd          ;               ;
; usb/isp_inc.vhd                  ; yes             ; User VHDL File  ; C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/usb/isp_inc.vhd          ;               ;
; usb/hal.vhd                      ; yes             ; User VHDL File  ; C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/usb/hal.vhd              ;               ;
; usb/drv.vhd                      ; yes             ; User VHDL File  ; C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/usb/drv.vhd              ;               ;
; usb/devreq.vhd                   ; yes             ; User VHDL File  ; C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/usb/devreq.vhd           ;               ;
; float_pkg_c.vhdl                 ; yes             ; User VHDL File  ; C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/float_pkg_c.vhdl         ; IEEE_PROPOSED ;
; fixed_pkg_c.vhdl                 ; yes             ; User VHDL File  ; C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/fixed_pkg_c.vhdl         ; IEEE_PROPOSED ;
; fixed_float_types_c.vhdl         ; yes             ; User VHDL File  ; C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/fixed_float_types_c.vhdl ; IEEE_PROPOSED ;
; DE2_CLOCK.vhd                    ; yes             ; User VHDL File  ; C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/DE2_CLOCK.vhd            ;               ;
; my_library.vhd                   ; yes             ; User VHDL File  ; C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/my_library.vhd           ;               ;
; Types.vhd                        ; yes             ; User VHDL File  ; C:/Users/Admin/Documents/Mestrado-github/Iontoforese/VHDL/Types.vhd                ;               ;
+----------------------------------+-----------------+-----------------+------------------------------------------------------------------------------------+---------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 19,767   ;
;                                             ;          ;
; Total combinational functions               ; 11462    ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 10161    ;
;     -- 3 input functions                    ; 980      ;
;     -- <=2 input functions                  ; 321      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 11330    ;
;     -- arithmetic mode                      ; 132      ;
;                                             ;          ;
; Total registers                             ; 8603     ;
;     -- Dedicated logic registers            ; 8603     ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 150      ;
; Embedded Multiplier 9-bit elements          ; 0        ;
; Maximum fan-out node                        ; CLK_2MHZ ;
; Maximum fan-out                             ; 8205     ;
; Total fan-out                               ; 70025    ;
; Average fan-out                             ; 3.46     ;
+---------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                            ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name    ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------+--------------+
; |DE2_CLOCK                 ; 11462 (11217)     ; 8603 (8331)  ; 0           ; 0            ; 0       ; 0         ; 150  ; 0            ; |DE2_CLOCK             ;              ;
;    |devreq:dvrq|           ; 121 (121)         ; 84 (84)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CLOCK|devreq:dvrq ;              ;
;    |drv:d|                 ; 97 (97)           ; 150 (150)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CLOCK|drv:d       ;              ;
;    |hal:h|                 ; 27 (27)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CLOCK|hal:h       ;              ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_CLOCK|devreq:dvrq|r.state                                                                                                                     ;
+--------------------+--------------------+------------------+---------------+--------------+--------------------+-------------------+----------------+--------------+
; Name               ; r.state.wait_ready ; r.state.set_addr ; r.state.stall ; r.state.zero ; r.state.conf_descr ; r.state.dev_descr ; r.state.decode ; r.state.idle ;
+--------------------+--------------------+------------------+---------------+--------------+--------------------+-------------------+----------------+--------------+
; r.state.idle       ; 0                  ; 0                ; 0             ; 0            ; 0                  ; 0                 ; 0              ; 0            ;
; r.state.decode     ; 0                  ; 0                ; 0             ; 0            ; 0                  ; 0                 ; 1              ; 1            ;
; r.state.dev_descr  ; 0                  ; 0                ; 0             ; 0            ; 0                  ; 1                 ; 0              ; 1            ;
; r.state.conf_descr ; 0                  ; 0                ; 0             ; 0            ; 1                  ; 0                 ; 0              ; 1            ;
; r.state.zero       ; 0                  ; 0                ; 0             ; 1            ; 0                  ; 0                 ; 0              ; 1            ;
; r.state.stall      ; 0                  ; 0                ; 1             ; 0            ; 0                  ; 0                 ; 0              ; 1            ;
; r.state.set_addr   ; 0                  ; 1                ; 0             ; 0            ; 0                  ; 0                 ; 0              ; 1            ;
; r.state.wait_ready ; 1                  ; 0                ; 0             ; 0            ; 0                  ; 0                 ; 0              ; 1            ;
+--------------------+--------------------+------------------+---------------+--------------+--------------------+-------------------+----------------+--------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_CLOCK|drv:d|r.st.irq                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------+---------------------+-------------------+-------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+-------------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+--------------------+-------------------+-------------------+------------------+---------------------+---------------------+---------------------+--------------------+-------------------+--------------------+
; Name                ; r.st.irq.TxLoadDone ; r.st.irq.TxLoads2 ; r.st.irq.TxLoads1 ; r.st.irq.TxLoads ; r.st.irq.ep1_out5 ; r.st.irq.ep1_out4 ; r.st.irq.ep1_out3 ; r.st.irq.ep1_out2 ; r.st.irq.ep1_out1 ; r.st.irq.ep1_out ; r.st.irq.idev_req ; r.st.irq.ctrl7 ; r.st.irq.ctrl6 ; r.st.irq.ctrl5 ; r.st.irq.ctrl4 ; r.st.irq.ctrl3 ; r.st.irq.ctrl2 ; r.st.irq.ctrl1 ; r.st.irq.ctrl ; r.st.irq.bus_reset ; r.st.irq.ep0_out2 ; r.st.irq.ep0_out1 ; r.st.irq.ep0_out ; r.st.irq.serve_irq3 ; r.st.irq.serve_irq2 ; r.st.irq.serve_irq1 ; r.st.irq.serve_irq ; r.st.irq.wait_irq ; r.st.irq.reset_irq ;
+---------------------+---------------------+-------------------+-------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+-------------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+--------------------+-------------------+-------------------+------------------+---------------------+---------------------+---------------------+--------------------+-------------------+--------------------+
; r.st.irq.reset_irq  ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 0                  ;
; r.st.irq.wait_irq   ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 1                 ; 1                  ;
; r.st.irq.serve_irq  ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 1                  ; 0                 ; 1                  ;
; r.st.irq.serve_irq1 ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 1                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.serve_irq2 ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 1                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.serve_irq3 ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 1                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.ep0_out    ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 1                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.ep0_out1   ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 1                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.ep0_out2   ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 1                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.bus_reset  ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 1                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.ctrl       ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.ctrl1      ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.ctrl2      ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.ctrl3      ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.ctrl4      ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.ctrl5      ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.ctrl6      ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.ctrl7      ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.idev_req   ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 1                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.ep1_out    ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.ep1_out1   ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.ep1_out2   ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.ep1_out3   ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.ep1_out4   ; 0                   ; 0                 ; 0                 ; 0                ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.ep1_out5   ; 0                   ; 0                 ; 0                 ; 0                ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.TxLoads    ; 0                   ; 0                 ; 0                 ; 1                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.TxLoads1   ; 0                   ; 0                 ; 1                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.TxLoads2   ; 0                   ; 1                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
; r.st.irq.TxLoadDone ; 1                   ; 0                 ; 0                 ; 0                ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                 ; 0                 ; 0                ; 0                   ; 0                   ; 0                   ; 0                  ; 0                 ; 1                  ;
+---------------------+---------------------+-------------------+-------------------+------------------+-------------------+-------------------+-------------------+-------------------+-------------------+------------------+-------------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+--------------------+-------------------+-------------------+------------------+---------------------+---------------------+---------------------+--------------------+-------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------+
; State Machine - |DE2_CLOCK|drv:d|r.st.global                                                   ;
+------------------------+----------------------+------------------------+-----------------------+
; Name                   ; r.st.global.gdev_req ; r.st.global.handle_irq ; r.st.global.configure ;
+------------------------+----------------------+------------------------+-----------------------+
; r.st.global.configure  ; 0                    ; 0                      ; 0                     ;
; r.st.global.handle_irq ; 0                    ; 1                      ; 1                     ;
; r.st.global.gdev_req   ; 1                    ; 0                      ; 1                     ;
+------------------------+----------------------+------------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_CLOCK|drv:d|r.st.cfg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------+-----------------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+
; Name                  ; r.st.cfg.cfg_complete ; r.st.cfg.cfg34 ; r.st.cfg.cfg33 ; r.st.cfg.cfg32 ; r.st.cfg.cfg31 ; r.st.cfg.cfg30 ; r.st.cfg.cfg29 ; r.st.cfg.cfg28 ; r.st.cfg.cfg27 ; r.st.cfg.cfg26 ; r.st.cfg.cfg25 ; r.st.cfg.cfg24 ; r.st.cfg.cfg23 ; r.st.cfg.cfg22 ; r.st.cfg.cfg21 ; r.st.cfg.cfg20 ; r.st.cfg.cfg19 ; r.st.cfg.cfg18 ; r.st.cfg.cfg17 ; r.st.cfg.cfg16 ; r.st.cfg.cfg15 ; r.st.cfg.cfg14 ; r.st.cfg.cfg13 ; r.st.cfg.cfg12 ; r.st.cfg.cfg11 ; r.st.cfg.cfg10 ; r.st.cfg.cfg9 ; r.st.cfg.cfg8 ; r.st.cfg.cfg7 ; r.st.cfg.cfg6 ; r.st.cfg.cfg5 ; r.st.cfg.cfg4 ; r.st.cfg.cfg3 ; r.st.cfg.cfg2 ; r.st.cfg.cfg1 ; r.st.cfg.cfg ;
+-----------------------+-----------------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+
; r.st.cfg.cfg          ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0            ;
; r.st.cfg.cfg1         ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 1            ;
; r.st.cfg.cfg2         ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 1            ;
; r.st.cfg.cfg3         ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg4         ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg5         ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg6         ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg7         ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg8         ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg9         ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg10        ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg11        ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg12        ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg13        ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg14        ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg15        ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg16        ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg17        ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg18        ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg19        ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg20        ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg21        ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg22        ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg23        ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg24        ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg25        ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg26        ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg27        ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg28        ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg29        ; 0                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg30        ; 0                     ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg31        ; 0                     ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg32        ; 0                     ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg33        ; 0                     ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg34        ; 0                     ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
; r.st.cfg.cfg_complete ; 1                     ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ; 1            ;
+-----------------------+-----------------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE2_CLOCK|hal:h|r.state                                                                                                                                                     ;
+-------------------+------------------+-----------------+------------------+------------------+-------------------+-------------------+------------------+-----------------+------------------+
; Name              ; r.state.readA_st ; r.state.read_st ; r.state.idleB_st ; r.state.idleA_st ; r.state.writeB_st ; r.state.writeA_st ; r.state.write_st ; r.state.idle_st ; r.state.reset_st ;
+-------------------+------------------+-----------------+------------------+------------------+-------------------+-------------------+------------------+-----------------+------------------+
; r.state.reset_st  ; 0                ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                ; 0               ; 0                ;
; r.state.idle_st   ; 0                ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                ; 1               ; 1                ;
; r.state.write_st  ; 0                ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 1                ; 0               ; 1                ;
; r.state.writeA_st ; 0                ; 0               ; 0                ; 0                ; 0                 ; 1                 ; 0                ; 0               ; 1                ;
; r.state.writeB_st ; 0                ; 0               ; 0                ; 0                ; 1                 ; 0                 ; 0                ; 0               ; 1                ;
; r.state.idleA_st  ; 0                ; 0               ; 0                ; 1                ; 0                 ; 0                 ; 0                ; 0               ; 1                ;
; r.state.idleB_st  ; 0                ; 0               ; 1                ; 0                ; 0                 ; 0                 ; 0                ; 0               ; 1                ;
; r.state.read_st   ; 0                ; 1               ; 0                ; 0                ; 0                 ; 0                 ; 0                ; 0               ; 1                ;
; r.state.readA_st  ; 1                ; 0               ; 0                ; 0                ; 0                 ; 0                 ; 0                ; 0               ; 1                ;
+-------------------+------------------+-----------------+------------------+------------------+-------------------+-------------------+------------------+-----------------+------------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+------------------------------------------+-------------------------------------------+
; Register name                            ; Reason for Removal                        ;
+------------------------------------------+-------------------------------------------+
; devreq:dvrq|r.nr.descr_len[0,2,3,6,7]    ; Stuck at GND due to stuck port data_in    ;
; drv:d|r.nr.hdata_out_cfg[9,11,12,14,15]  ; Stuck at GND due to stuck port data_in    ;
; devreq:dvrq|r.nr.tx_len[0]               ; Stuck at GND due to stuck port data_in    ;
; LEDR[15]~reg0                            ; Stuck at GND due to stuck port data_in    ;
; LEDR[14]~reg0                            ; Stuck at GND due to stuck port data_in    ;
; LEDR[13]~reg0                            ; Stuck at GND due to stuck port data_in    ;
; LEDR[12]~reg0                            ; Stuck at GND due to stuck port data_in    ;
; LEDR[11]~reg0                            ; Stuck at GND due to stuck port data_in    ;
; LEDR[10]~reg0                            ; Stuck at GND due to stuck port data_in    ;
; LEDR[9]~reg0                             ; Stuck at GND due to stuck port data_in    ;
; LEDR[8]~reg0                             ; Stuck at GND due to stuck port data_in    ;
; LEDR[7]~reg0                             ; Stuck at GND due to stuck port data_in    ;
; LEDR[6]~reg0                             ; Stuck at GND due to stuck port data_in    ;
; LEDR[5]~reg0                             ; Stuck at GND due to stuck port data_in    ;
; LEDR[4]~reg0                             ; Stuck at GND due to stuck port data_in    ;
; LEDR[3]~reg0                             ; Stuck at GND due to stuck port data_in    ;
; LEDR[2]~reg0                             ; Stuck at GND due to stuck port data_in    ;
; LEDR[1]~reg0                             ; Stuck at GND due to stuck port data_in    ;
; LEDR[0]~reg0                             ; Stuck at GND due to stuck port data_in    ;
; drv_i.io.SData[9..15]                    ; Merged with drv_i.io.SData[8]             ;
; drv:d|r.nr.hdata_out_cfg[8]              ; Merged with drv:d|r.nr.hdata_out_cfg[10]  ;
; devreq:dvrq|r.nr.descr_len[4]            ; Merged with devreq:dvrq|r.nr.descr_len[1] ;
; drv:d|r.nr.hdata_out_irq[8,9,11..15]     ; Merged with drv:d|r.nr.hdata_out_irq[10]  ;
; drv:d|r.nr.Din[8,9,11..15]               ; Merged with drv:d|r.nr.Din[10]            ;
; drv_i.io.SData[8]                        ; Stuck at GND due to stuck port data_in    ;
; drv:d|r.nr.Din[10]                       ; Stuck at GND due to stuck port data_in    ;
; drv:d|r.nr.hdata_out_irq[10]             ; Stuck at GND due to stuck port data_in    ;
; COUNT_HF1[0]                             ; Stuck at GND due to stuck port data_in    ;
; ADC2~28                                  ; Lost fanout                               ;
; ADC2~29                                  ; Lost fanout                               ;
; ADC2~30                                  ; Lost fanout                               ;
; ADC2~31                                  ; Lost fanout                               ;
; ADC2~32                                  ; Lost fanout                               ;
; ADC2~33                                  ; Lost fanout                               ;
; ADC2~34                                  ; Lost fanout                               ;
; ADC2~35                                  ; Lost fanout                               ;
; ADC2~44                                  ; Lost fanout                               ;
; ADC2~45                                  ; Lost fanout                               ;
; ADC2~46                                  ; Lost fanout                               ;
; ADC2~47                                  ; Lost fanout                               ;
; ADC2~48                                  ; Lost fanout                               ;
; ADC2~49                                  ; Lost fanout                               ;
; ADC2~50                                  ; Lost fanout                               ;
; ADC2~51                                  ; Lost fanout                               ;
; ADC2~60                                  ; Lost fanout                               ;
; ADC2~61                                  ; Lost fanout                               ;
; ADC2~62                                  ; Lost fanout                               ;
; ADC2~63                                  ; Lost fanout                               ;
; ADC2~64                                  ; Lost fanout                               ;
; ADC2~65                                  ; Lost fanout                               ;
; ADC2~66                                  ; Lost fanout                               ;
; ADC2~67                                  ; Lost fanout                               ;
; ADC2~76                                  ; Lost fanout                               ;
; ADC2~77                                  ; Lost fanout                               ;
; ADC2~78                                  ; Lost fanout                               ;
; ADC2~79                                  ; Lost fanout                               ;
; ADC2~80                                  ; Lost fanout                               ;
; ADC2~81                                  ; Lost fanout                               ;
; ADC2~82                                  ; Lost fanout                               ;
; ADC2~83                                  ; Lost fanout                               ;
; ADC2~92                                  ; Lost fanout                               ;
; ADC2~93                                  ; Lost fanout                               ;
; ADC2~94                                  ; Lost fanout                               ;
; ADC2~95                                  ; Lost fanout                               ;
; ADC2~96                                  ; Lost fanout                               ;
; ADC2~97                                  ; Lost fanout                               ;
; ADC2~98                                  ; Lost fanout                               ;
; ADC2~99                                  ; Lost fanout                               ;
; ADC2~108                                 ; Lost fanout                               ;
; ADC2~109                                 ; Lost fanout                               ;
; ADC2~110                                 ; Lost fanout                               ;
; ADC2~111                                 ; Lost fanout                               ;
; ADC2~112                                 ; Lost fanout                               ;
; ADC2~113                                 ; Lost fanout                               ;
; ADC2~114                                 ; Lost fanout                               ;
; ADC2~115                                 ; Lost fanout                               ;
; ADC2~124                                 ; Lost fanout                               ;
; ADC2~125                                 ; Lost fanout                               ;
; ADC2~126                                 ; Lost fanout                               ;
; ADC2~127                                 ; Lost fanout                               ;
; ADC2~128                                 ; Lost fanout                               ;
; ADC2~129                                 ; Lost fanout                               ;
; ADC2~130                                 ; Lost fanout                               ;
; ADC2~131                                 ; Lost fanout                               ;
; ADC2~140                                 ; Lost fanout                               ;
; ADC2~141                                 ; Lost fanout                               ;
; ADC2~142                                 ; Lost fanout                               ;
; ADC2~143                                 ; Lost fanout                               ;
; ADC2~144                                 ; Lost fanout                               ;
; ADC2~145                                 ; Lost fanout                               ;
; ADC2~146                                 ; Lost fanout                               ;
; ADC2~147                                 ; Lost fanout                               ;
; ADC2~156                                 ; Lost fanout                               ;
; ADC2~157                                 ; Lost fanout                               ;
; ADC2~158                                 ; Lost fanout                               ;
; ADC2~159                                 ; Lost fanout                               ;
; ADC2~160                                 ; Lost fanout                               ;
; ADC2~161                                 ; Lost fanout                               ;
; ADC2~162                                 ; Lost fanout                               ;
; ADC2~163                                 ; Lost fanout                               ;
; Total Number of Removed Registers = 8247 ;                                           ;
+------------------------------------------+-------------------------------------------+
* Table truncated at 100 items. To change the number of removed registers reported, set the "Number of Removed Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                  ;
+-------------------------------+---------------------------+--------------------------------------------------+
; Register name                 ; Reason for Removal        ; Registers Removed due to This Register           ;
+-------------------------------+---------------------------+--------------------------------------------------+
; drv_i.io.SData[8]             ; Stuck at GND              ; drv:d|r.nr.Din[10], drv:d|r.nr.hdata_out_irq[10] ;
;                               ; due to stuck port data_in ;                                                  ;
; devreq:dvrq|r.nr.descr_len[0] ; Stuck at GND              ; devreq:dvrq|r.nr.tx_len[0]                       ;
;                               ; due to stuck port data_in ;                                                  ;
+-------------------------------+---------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 8603  ;
; Number of registers using Synchronous Clear  ; 31    ;
; Number of registers using Synchronous Load   ; 12    ;
; Number of registers using Asynchronous Clear ; 134   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8370  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |DE2_CLOCK|COUNT_DAC[9]            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_CLOCK|CLK_COUNT_2MHZ[7]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_CLOCK|CLK_COUNT_1MHZ[2]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_CLOCK|CLK_COUNT_12MHZ[4]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE2_CLOCK|drv:d|r.nr.hcmd[1]      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE2_CLOCK|drv_i.io.SData[4]       ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |DE2_CLOCK|innerCounter[28]        ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |DE2_CLOCK|counter[21]             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_CLOCK|drv:d|r.nr.hdata_out[7] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_CLOCK|hal:h|v                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_CLOCK|Mux0                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |DE2_CLOCK|Mux0                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE2_CLOCK|Mux0                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE2_CLOCK|Mux6                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |DE2_CLOCK|COUNT_HF                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_CLOCK|drv:d|Selector99        ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |DE2_CLOCK|devreq:dvrq|Selector11  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |DE2_CLOCK|drv:d|Selector54        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------+


+----------------------------------------------------+
; Parameter Settings for User Entity Instance: hal:h ;
+----------------+-------+---------------------------+
; Parameter Name ; Value ; Type                      ;
+----------------+-------+---------------------------+
; delay          ; 275   ; Signed Integer            ;
+----------------+-------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "drv:d"                                                                                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; q.io.SData ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:31     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Full Version
    Info: Processing started: Tue Apr 12 10:06:37 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_Clock -c DE2_Clock
Warning (136002): Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning (136002): Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning (136002): Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning (136002): Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Warning (136002): Ignored duplicate of assignment XR_ROOT_REGION for node ""
Warning (136002): Ignored duplicate of assignment XR_MEMBER_STATE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_PRESERVE_HIGH_SPEED_TILES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IGNORE_SOURCE_FILE_CHANGES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ALWAYS_USE_QXP_NETLIST for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_NEW_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PIN_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_IMPORT_PROMOTE_ASSIGNMENTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_TYPE for node ""
Warning (136002): Ignored duplicate of assignment ALLOW_MULTIPLE_PERSONAS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_ASD_REGION_ID for node ""
Warning (136002): Ignored duplicate of assignment CROSS_BOUNDARY_OPTIMIZATIONS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_CONSTANTS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PROPAGATE_INVERSIONS_ON_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment MERGE_EQUIVALENT_BIDIRS for node ""
Warning (136002): Ignored duplicate of assignment ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_EXTRACT_HARD_BLOCK_NODES for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_SOURCE for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_BACK_ANNOTATION for node ""
Warning (136002): Ignored duplicate of assignment PARTITION_COLOR for node ""
Warning (136002): Ignored duplicate of assignment HIERARCHY_BLACKBOX_FILE for node "|"
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 0 entities, in source file usb/usb_inc.vhd
    Info (12022): Found design unit 1: usb_inc
    Info (12022): Found design unit 2: usb_inc-body
Info (12021): Found 1 design units, including 0 entities, in source file usb/isp_inc.vhd
    Info (12022): Found design unit 1: isp_inc
Info (12021): Found 3 design units, including 1 entities, in source file usb/hal.vhd
    Info (12022): Found design unit 1: isp_hal
    Info (12022): Found design unit 2: hal-handler
    Info (12023): Found entity 1: hal
Info (12021): Found 3 design units, including 1 entities, in source file usb/drv.vhd
    Info (12022): Found design unit 1: isp_drv
    Info (12022): Found design unit 2: drv-handler
    Info (12023): Found entity 1: drv
Info (12021): Found 3 design units, including 1 entities, in source file usb/devreq.vhd
    Info (12022): Found design unit 1: devreq_inc
    Info (12022): Found design unit 2: devreq-handler
    Info (12023): Found entity 1: devreq
Info (12021): Found 2 design units, including 0 entities, in source file float_pkg_c.vhdl
    Info (12022): Found design unit 1: float_pkg (ieee_proposed)
    Info (12022): Found design unit 2: float_pkg-body
Info (12021): Found 2 design units, including 0 entities, in source file fixed_pkg_c.vhdl
    Info (12022): Found design unit 1: fixed_pkg (ieee_proposed)
    Info (12022): Found design unit 2: fixed_pkg-body
Info (12021): Found 1 design units, including 0 entities, in source file fixed_float_types_c.vhdl
    Info (12022): Found design unit 1: fixed_float_types (ieee_proposed)
Info (12021): Found 2 design units, including 1 entities, in source file de2_clock.vhd
    Info (12022): Found design unit 1: DE2_CLOCK-a
    Info (12023): Found entity 1: DE2_CLOCK
Info (12021): Found 2 design units, including 1 entities, in source file my_library.vhd
    Info (12022): Found design unit 1: my_library-a
    Info (12023): Found entity 1: my_library
Info (12021): Found 1 design units, including 0 entities, in source file types.vhd
    Info (12022): Found design unit 1: Types
Info (12127): Elaborating entity "DE2_Clock" for the top level hierarchy
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at float_pkg_c.vhdl(1021): subtype or type has null range
Warning (10445): VHDL Subtype or Type Declaration warning at float_pkg_c.vhdl(1022): subtype or type has null range
Warning (10036): Verilog HDL or VHDL warning at DE2_CLOCK.vhd(57): object "state" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_CLOCK.vhd(57): object "next_command" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at DE2_CLOCK.vhd(64): used implicit default value for signal "BCD_SECD0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at DE2_CLOCK.vhd(72): object "ADC1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_CLOCK.vhd(74): object "ADC3" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at DE2_CLOCK.vhd(86): used explicit default value for signal "r_w" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at DE2_CLOCK.vhd(92): used explicit default value for signal "ADC1_AVC" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at DE2_CLOCK.vhd(93): used explicit default value for signal "ADC2_AVC" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at DE2_CLOCK.vhd(94): used explicit default value for signal "ADC3_AVC" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at DE2_CLOCK.vhd(98): object "imagW" assigned a value but never read
Warning (10631): VHDL Process Statement warning at DE2_CLOCK.vhd(385): inferring latch(es) for signal or variable "DATA_BUS_VALUE", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DE2_CLOCK.vhd(385): inferring latch(es) for signal or variable "LCD_E", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DE2_CLOCK.vhd(385): inferring latch(es) for signal or variable "LCD_RS", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at DE2_CLOCK.vhd(385): inferring latch(es) for signal or variable "LCD_RW", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at DE2_CLOCK.vhd(634): signal "CLK_2MHZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at DE2_CLOCK.vhd(653): signal "CLK_1MHZ" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "LCD_RW" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "LCD_RS" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "LCD_E" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "next_command.DISPLAY_CLEAR" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "next_command.DISPLAY_OFF" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "next_command.RESET3" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "next_command.RESET2" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "next_command.RESET1" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "next_command.TOGGLE_E" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "next_command.RETURN_HOME" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "next_command.WRITE_CHAR3" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "next_command.WRITE_CHAR2" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "next_command.WRITE_CHAR1" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "next_command.MODE_SET" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "next_command.DISPLAY_ON" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "next_command.FUNC_SET" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "next_command.HOLD" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "DATA_BUS_VALUE[0]" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "DATA_BUS_VALUE[1]" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "DATA_BUS_VALUE[2]" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "DATA_BUS_VALUE[3]" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "DATA_BUS_VALUE[4]" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "DATA_BUS_VALUE[5]" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "DATA_BUS_VALUE[6]" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "DATA_BUS_VALUE[7]" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "state.DISPLAY_CLEAR" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "state.DISPLAY_OFF" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "state.RESET3" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "state.RESET2" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "state.RESET1" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "state.TOGGLE_E" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "state.RETURN_HOME" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "state.WRITE_CHAR3" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "state.WRITE_CHAR2" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "state.WRITE_CHAR1" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "state.MODE_SET" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "state.DISPLAY_ON" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "state.FUNC_SET" at DE2_CLOCK.vhd(385)
Info (10041): Inferred latch for "state.HOLD" at DE2_CLOCK.vhd(385)
Info (12128): Elaborating entity "my_library" for hierarchy "my_library:A1"
Warning (10873): Using initial value X (don't care) for net "DAC_SIGNAL[3332..4095]" at my_library.vhd(14)
Info (12128): Elaborating entity "hal" for hierarchy "hal:h"
Info (12128): Elaborating entity "drv" for hierarchy "drv:d"
Info (12128): Elaborating entity "devreq" for hierarchy "devreq:dvrq"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "ADC2" is uninferred due to asynchronous read logic
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO0[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO0[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO0[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO0[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO0[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO0[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO0[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO0[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO0[8]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO0[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO0[10]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO0[11]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO0[12]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO0[16]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO1[8]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO1[16]" has no driver
    Warning (13040): Bidir "GPIO1[18]" has no driver
    Warning (13040): Bidir "GPIO1[20]" has no driver
    Warning (13040): Bidir "GPIO1[22]" has no driver
    Warning (13040): Bidir "GPIO1[24]" has no driver
    Warning (13040): Bidir "GPIO1[26]" has no driver
    Warning (13040): Bidir "GPIO1[28]" has no driver
    Warning (13040): Bidir "GPIO1[30]" has no driver
    Warning (13040): Bidir "GPIO0[18]" has no driver
    Warning (13040): Bidir "GPIO0[19]" has no driver
    Warning (13040): Bidir "GPIO0[20]" has no driver
    Warning (13040): Bidir "GPIO0[21]" has no driver
    Warning (13040): Bidir "GPIO0[22]" has no driver
    Warning (13040): Bidir "GPIO0[23]" has no driver
    Warning (13040): Bidir "GPIO0[24]" has no driver
    Warning (13040): Bidir "GPIO0[25]" has no driver
    Warning (13040): Bidir "GPIO0[26]" has no driver
    Warning (13040): Bidir "GPIO0[27]" has no driver
    Warning (13040): Bidir "GPIO0[28]" has no driver
    Warning (13040): Bidir "GPIO0[29]" has no driver
    Warning (13040): Bidir "GPIO0[30]" has no driver
    Warning (13040): Bidir "GPIO0[31]" has no driver
    Warning (13040): Bidir "GPIO0[32]" has no driver
    Warning (13040): Bidir "GPIO0[33]" has no driver
    Warning (13040): Bidir "GPIO0[34]" has no driver
    Warning (13040): Bidir "GPIO0[35]" has no driver
    Warning (13040): Bidir "GPIO1[0]" has no driver
    Warning (13040): Bidir "GPIO1[1]" has no driver
    Warning (13040): Bidir "GPIO1[2]" has no driver
    Warning (13040): Bidir "GPIO1[3]" has no driver
    Warning (13040): Bidir "GPIO1[4]" has no driver
    Warning (13040): Bidir "GPIO1[5]" has no driver
    Warning (13040): Bidir "GPIO1[6]" has no driver
    Warning (13040): Bidir "GPIO1[7]" has no driver
    Warning (13040): Bidir "GPIO1[9]" has no driver
    Warning (13040): Bidir "GPIO1[10]" has no driver
    Warning (13040): Bidir "GPIO1[12]" has no driver
    Warning (13040): Bidir "GPIO1[14]" has no driver
    Warning (13040): Bidir "GPIO1[17]" has no driver
    Warning (13040): Bidir "GPIO1[25]" has no driver
    Warning (13040): Bidir "GPIO1[27]" has no driver
    Warning (13040): Bidir "GPIO1[29]" has no driver
    Warning (13040): Bidir "GPIO1[31]" has no driver
    Warning (13040): Bidir "GPIO1[32]" has no driver
    Warning (13040): Bidir "GPIO1[33]" has no driver
    Warning (13040): Bidir "GPIO1[34]" has no driver
    Warning (13040): Bidir "GPIO1[35]" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO0[13]" is fed by GND
    Warning (13033): The pin "GPIO0[14]" is fed by GND
    Warning (13033): The pin "GPIO0[15]" is fed by GND
    Warning (13033): The pin "GPIO0[17]" is fed by GND
    Warning (13033): The pin "GPIO1[11]" is fed by GND
    Warning (13033): The pin "GPIO1[13]" is fed by GND
    Warning (13033): The pin "GPIO1[15]" is fed by GND
    Warning (13033): The pin "GPIO1[19]" is fed by GND
    Warning (13033): The pin "GPIO1[21]" is fed by GND
    Warning (13033): The pin "GPIO1[23]" is fed by GND
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO0[0]~synth"
    Warning (13010): Node "GPIO0[1]~synth"
    Warning (13010): Node "GPIO0[2]~synth"
    Warning (13010): Node "GPIO0[3]~synth"
    Warning (13010): Node "GPIO0[4]~synth"
    Warning (13010): Node "GPIO0[5]~synth"
    Warning (13010): Node "GPIO0[6]~synth"
    Warning (13010): Node "GPIO0[7]~synth"
    Warning (13010): Node "GPIO0[8]~synth"
    Warning (13010): Node "GPIO0[9]~synth"
    Warning (13010): Node "GPIO0[10]~synth"
    Warning (13010): Node "GPIO0[11]~synth"
    Warning (13010): Node "GPIO0[12]~synth"
    Warning (13010): Node "GPIO0[16]~synth"
    Warning (13010): Node "GPIO1[8]~synth"
    Warning (13010): Node "DATA_BUS[3]~synth"
    Warning (13010): Node "DATA_BUS[4]~synth"
    Warning (13010): Node "DATA_BUS[5]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "OTG_FSPEED" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at VCC
    Warning (13410): Pin "OTG_DACK0_N" is stuck at VCC
    Warning (13410): Pin "OTG_DACK1_N" is stuck at VCC
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_E" is stuck at VCC
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "SEC_LED" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
Info (17049): 8193 registers lost all their fanouts during netlist optimizations.
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
Info (21057): Implemented 19923 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 33 output pins
    Info (21060): Implemented 96 bidirectional pins
    Info (21061): Implemented 19773 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 264 warnings
    Info: Peak virtual memory: 629 megabytes
    Info: Processing ended: Tue Apr 12 10:08:20 2016
    Info: Elapsed time: 00:01:43
    Info: Total CPU time (on all processors): 00:01:41


