{
    "DESIGN_NAME": "Timer_PWM_Generator",
"VERILOG_FILES":"/foss/designs/proyecto_integrados/open_final/src/Timer_PWM_Generator.v,/foss/designs/proyecto_integrados/open_final/src/Timer_NormalMode.v,/foss/designs/proyecto_integrados/open_final/src/Fast_PWM.v,/foss/designs/proyecto_integrados/open_final/src/PhaseCorrectPWM.v",
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10.0,
    "SYNTH_STRATEGY": "AREA 2",
    "FP_CORE_UTIL": 50,
    "FP_ASPECT_RATIO": 1.0,
    "FP_PDN_MULTILAYER": true,
    "FP_PPL_MODE": "random_equidistant",
    "FALLBACK_SDC_FILE": "dir::dv/Timer_PWM_Generator.sdc"
}
