Classic Timing Analyzer report for lab_4
Tue Sep 27 10:02:30 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                       ;
+------------------------------+-------+---------------+------------------------------------------------+-------+--------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From  ; To     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------+--------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.400 ns                                       ; reset ; reset1 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.738 ns                                       ; Y.s5  ; candy  ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.625 ns                                      ; d     ; d1     ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Y.s4  ; Y.s5   ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;       ;        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------+--------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                           ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Y.s4       ; Y.s5       ; clk        ; clk      ; None                        ; None                      ; 1.890 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; rise_d     ; Y.s5       ; clk        ; clk      ; None                        ; None                      ; 1.879 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; rise_n     ; Y.s5       ; clk        ; clk      ; None                        ; None                      ; 1.675 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reset2     ; rise_reset ; clk        ; clk      ; None                        ; None                      ; 1.643 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; rise_d     ; Y.s4       ; clk        ; clk      ; None                        ; None                      ; 1.629 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; rise_d     ; Y.s3       ; clk        ; clk      ; None                        ; None                      ; 1.629 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; rise_d     ; Y.s2       ; clk        ; clk      ; None                        ; None                      ; 1.621 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Y.s1       ; Y.s3       ; clk        ; clk      ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Y.s3       ; Y.s5       ; clk        ; clk      ; None                        ; None                      ; 1.493 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; rise_n     ; Y.s4       ; clk        ; clk      ; None                        ; None                      ; 1.486 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; rise_n     ; Y.s3       ; clk        ; clk      ; None                        ; None                      ; 1.486 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; rise_n     ; Y.s2       ; clk        ; clk      ; None                        ; None                      ; 1.478 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Y.s3       ; Y.s3       ; clk        ; clk      ; None                        ; None                      ; 1.474 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d2         ; d3         ; clk        ; clk      ; None                        ; None                      ; 1.478 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d2         ; rise_d     ; clk        ; clk      ; None                        ; None                      ; 1.475 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Y.s2       ; Y.s4       ; clk        ; clk      ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reset3     ; rise_reset ; clk        ; clk      ; None                        ; None                      ; 1.464 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n2         ; rise_n     ; clk        ; clk      ; None                        ; None                      ; 1.460 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n2         ; n3         ; clk        ; clk      ; None                        ; None                      ; 1.458 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; rise_reset ; Y.s4       ; clk        ; clk      ; None                        ; None                      ; 1.331 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; rise_reset ; Y.s3       ; clk        ; clk      ; None                        ; None                      ; 1.331 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; rise_reset ; Y.s2       ; clk        ; clk      ; None                        ; None                      ; 1.323 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Y.s2       ; Y.s2       ; clk        ; clk      ; None                        ; None                      ; 1.291 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Y.s4       ; Y.s4       ; clk        ; clk      ; None                        ; None                      ; 1.276 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; rise_reset ; Y.s1       ; clk        ; clk      ; None                        ; None                      ; 1.196 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; rise_reset ; Y.s5       ; clk        ; clk      ; None                        ; None                      ; 1.193 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; rise_d     ; Y.s1       ; clk        ; clk      ; None                        ; None                      ; 1.031 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Y.s2       ; Y.s3       ; clk        ; clk      ; None                        ; None                      ; 1.005 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Y.s1       ; Y.s2       ; clk        ; clk      ; None                        ; None                      ; 0.996 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Y.s3       ; Y.s4       ; clk        ; clk      ; None                        ; None                      ; 0.993 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d3         ; rise_d     ; clk        ; clk      ; None                        ; None                      ; 0.896 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; rise_n     ; Y.s1       ; clk        ; clk      ; None                        ; None                      ; 0.869 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n3         ; rise_n     ; clk        ; clk      ; None                        ; None                      ; 0.803 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reset2     ; reset3     ; clk        ; clk      ; None                        ; None                      ; 0.777 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; reset1     ; reset2     ; clk        ; clk      ; None                        ; None                      ; 0.624 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; d1         ; d2         ; clk        ; clk      ; None                        ; None                      ; 0.623 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; n1         ; n2         ; clk        ; clk      ; None                        ; None                      ; 0.621 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Y.s5       ; Y.s5       ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Y.s1       ; Y.s1       ; clk        ; clk      ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+-------+--------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To     ; To Clock ;
+-------+--------------+------------+-------+--------+----------+
; N/A   ; None         ; 4.400 ns   ; reset ; reset1 ; clk      ;
; N/A   ; None         ; 3.880 ns   ; n     ; n1     ; clk      ;
; N/A   ; None         ; 3.873 ns   ; d     ; d1     ; clk      ;
+-------+--------------+------------+-------+--------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+------+-------+------------+
; Slack ; Required tco ; Actual tco ; From ; To    ; From Clock ;
+-------+--------------+------------+------+-------+------------+
; N/A   ; None         ; 7.738 ns   ; Y.s5 ; candy ; clk        ;
+-------+--------------+------------+------+-------+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+-------+--------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To     ; To Clock ;
+---------------+-------------+-----------+-------+--------+----------+
; N/A           ; None        ; -3.625 ns ; d     ; d1     ; clk      ;
; N/A           ; None        ; -3.632 ns ; n     ; n1     ; clk      ;
; N/A           ; None        ; -4.152 ns ; reset ; reset1 ; clk      ;
+---------------+-------------+-----------+-------+--------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Sep 27 10:02:30 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab_4 -c lab_4 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 380.08 MHz between source register "Y.s4" and destination register "Y.s5"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.890 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y10_N25; Fanout = 2; REG Node = 'Y.s4'
            Info: 2: + IC(0.403 ns) + CELL(0.545 ns) = 0.948 ns; Loc. = LCCOMB_X38_Y10_N28; Fanout = 1; COMB Node = 'Selector4~0'
            Info: 3: + IC(0.330 ns) + CELL(0.516 ns) = 1.794 ns; Loc. = LCCOMB_X38_Y10_N16; Fanout = 1; COMB Node = 'Selector4~2'
            Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.890 ns; Loc. = LCFF_X38_Y10_N17; Fanout = 2; REG Node = 'Y.s5'
            Info: Total cell delay = 1.157 ns ( 61.22 % )
            Info: Total interconnect delay = 0.733 ns ( 38.78 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.859 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X38_Y10_N17; Fanout = 2; REG Node = 'Y.s5'
                Info: Total cell delay = 1.628 ns ( 56.94 % )
                Info: Total interconnect delay = 1.231 ns ( 43.06 % )
            Info: - Longest clock path from clock "clk" to source register is 2.859 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X38_Y10_N25; Fanout = 2; REG Node = 'Y.s4'
                Info: Total cell delay = 1.628 ns ( 56.94 % )
                Info: Total interconnect delay = 1.231 ns ( 43.06 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "reset1" (data pin = "reset", clock pin = "clk") is 4.400 ns
    Info: + Longest pin to register delay is 7.286 ns
        Info: 1: + IC(0.000 ns) + CELL(0.833 ns) = 0.833 ns; Loc. = PIN_B14; Fanout = 1; PIN Node = 'reset'
        Info: 2: + IC(6.179 ns) + CELL(0.178 ns) = 7.190 ns; Loc. = LCCOMB_X34_Y8_N0; Fanout = 1; COMB Node = 'reset1~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.286 ns; Loc. = LCFF_X34_Y8_N1; Fanout = 1; REG Node = 'reset1'
        Info: Total cell delay = 1.107 ns ( 15.19 % )
        Info: Total interconnect delay = 6.179 ns ( 84.81 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.848 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.982 ns) + CELL(0.602 ns) = 2.848 ns; Loc. = LCFF_X34_Y8_N1; Fanout = 1; REG Node = 'reset1'
        Info: Total cell delay = 1.628 ns ( 57.16 % )
        Info: Total interconnect delay = 1.220 ns ( 42.84 % )
Info: tco from clock "clk" to destination pin "candy" through register "Y.s5" is 7.738 ns
    Info: + Longest clock path from clock "clk" to source register is 2.859 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X38_Y10_N17; Fanout = 2; REG Node = 'Y.s5'
        Info: Total cell delay = 1.628 ns ( 56.94 % )
        Info: Total interconnect delay = 1.231 ns ( 43.06 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 4.602 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y10_N17; Fanout = 2; REG Node = 'Y.s5'
        Info: 2: + IC(1.782 ns) + CELL(2.820 ns) = 4.602 ns; Loc. = PIN_P17; Fanout = 0; PIN Node = 'candy'
        Info: Total cell delay = 2.820 ns ( 61.28 % )
        Info: Total interconnect delay = 1.782 ns ( 38.72 % )
Info: th for register "d1" (data pin = "d", clock pin = "clk") is -3.625 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.848 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 17; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.982 ns) + CELL(0.602 ns) = 2.848 ns; Loc. = LCFF_X34_Y8_N29; Fanout = 1; REG Node = 'd1'
        Info: Total cell delay = 1.628 ns ( 57.16 % )
        Info: Total interconnect delay = 1.220 ns ( 42.84 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.759 ns
        Info: 1: + IC(0.000 ns) + CELL(0.873 ns) = 0.873 ns; Loc. = PIN_AA16; Fanout = 1; PIN Node = 'd'
        Info: 2: + IC(5.612 ns) + CELL(0.178 ns) = 6.663 ns; Loc. = LCCOMB_X34_Y8_N28; Fanout = 1; COMB Node = 'd1~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.759 ns; Loc. = LCFF_X34_Y8_N29; Fanout = 1; REG Node = 'd1'
        Info: Total cell delay = 1.147 ns ( 16.97 % )
        Info: Total interconnect delay = 5.612 ns ( 83.03 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Tue Sep 27 10:02:30 2011
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


