Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Sep 12 04:53:37 2024
| Host         : DESKTOP-9UI98RB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file blk_diag1_wrapper_timing_summary_routed.rpt -pb blk_diag1_wrapper_timing_summary_routed.pb -rpx blk_diag1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : blk_diag1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    203         
DPIR-1     Warning           Asynchronous driver check      24          
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-16  Warning           Large setup violation          12          
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (203)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (468)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (203)
--------------------------
 There are 90 register/latch pins with no clock driven by root clock pin: blk_diag1_i/bck_divider/U0/clk_div_reg/Q (HIGH)

 There are 112 register/latch pins with no clock driven by root clock pin: blk_diag1_i/midi_receiver_0/U0/int_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: blk_diag1_i/sck_divider/U0/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (468)
--------------------------------------------------
 There are 468 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.671      -72.470                     34                 1056        0.102        0.000                      0                 1056        4.500        0.000                       0                   606  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 500.000}      1000.000        1.000           
clk_fpga_2  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -6.671      -72.470                     34                  958        0.102        0.000                      0                  958        4.500        0.000                       0                   538  
clk_fpga_1        978.507        0.000                      0                   65        0.263        0.000                      0                   65      499.500        0.000                       0                    34  
clk_fpga_2         35.342        0.000                      0                   33        0.264        0.000                      0                   33       19.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           34  Failing Endpoints,  Worst Slack       -6.671ns,  Total Violation      -72.470ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.671ns  (required time - arrival time)
  Source:                 blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.561ns  (logic 10.982ns (66.311%)  route 5.579ns (33.689%))
  Logic Levels:           20  (CARRY4=13 DSP48E1=1 LUT1=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         1.778     3.072    blk_diag1_i/oscillator_0/U0/wav/rand/clk
    SLICE_X92Y64         FDCE                                         r  blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y64         FDCE (Prop_fdce_C_Q)         0.518     3.590 r  blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/Q
                         net (fo=1, routed)           0.518     4.108    blk_diag1_i/oscillator_0/U0/wav/rand/current_value[15]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      3.841     7.949 r  blk_diag1_i/oscillator_0/U0/wav/rand/next_value/P[0]
                         net (fo=2, routed)           0.778     8.727    blk_diag1_i/oscillator_0/U0/wav/random[1]
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.364 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.364    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.481    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__0_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.804 f  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__1/O[1]
                         net (fo=3, routed)           0.591    10.395    blk_diag1_i/oscillator_0/U0/wav/minusOp[10]
    SLICE_X93Y62         LUT1 (Prop_lut1_I0_O)        0.306    10.701 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.701    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1_i_4_n_0
    SLICE_X93Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.233 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.233    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1_n_0
    SLICE_X93Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.347 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.347    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__2_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.461    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__3_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.795 f  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__4/O[1]
                         net (fo=4, routed)           0.487    12.282    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0[23]
    SLICE_X90Y66         LUT6 (Prop_lut6_I3_O)        0.303    12.585 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__2/O
                         net (fo=1, routed)           0.190    12.775    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__2_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    13.220 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__6/i__carry/CO[1]
                         net (fo=7, routed)           0.519    13.739    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__6/i__carry_n_2
    SLICE_X93Y67         LUT6 (Prop_lut6_I5_O)        0.329    14.068 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__5_comp/O
                         net (fo=1, routed)           0.190    14.257    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__5_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    14.713 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__3/i__carry/CO[1]
                         net (fo=5, routed)           0.344    15.057    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__3/i__carry_n_2
    SLICE_X93Y67         LUT6 (Prop_lut6_I5_O)        0.332    15.389 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__4_comp/O
                         net (fo=1, routed)           0.339    15.728    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__4_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    16.173 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__4/i__carry/CO[1]
                         net (fo=3, routed)           0.432    16.605    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__4/i__carry_n_2
    SLICE_X91Y65         LUT6 (Prop_lut6_I4_O)        0.329    16.934 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__3_comp/O
                         net (fo=1, routed)           0.332    17.266    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__3_n_0
    SLICE_X90Y65         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    17.722 f  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__5/i__carry/CO[1]
                         net (fo=1, routed)           0.344    18.066    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__5/i__carry_n_2
    SLICE_X91Y65         LUT6 (Prop_lut6_I1_O)        0.332    18.398 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted[23]_i_1/O
                         net (fo=6, routed)           0.517    18.914    blk_diag1_i/oscillator_0/U0/wav/voice_inverted[23]_i_1_n_0
    SLICE_X90Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.310 r  blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.310    blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[20]_i_1_n_0
    SLICE_X90Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.633 r  blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.633    blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[24]_i_1_n_6
    SLICE_X90Y64         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         1.600    12.779    blk_diag1_i/oscillator_0/U0/wav/clk
    SLICE_X90Y64         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[25]/C
                         clock pessimism              0.229    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X90Y64         FDRE (Setup_fdre_C_D)        0.109    12.963    blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[25]
  -------------------------------------------------------------------
                         required time                         12.963    
                         arrival time                         -19.633    
  -------------------------------------------------------------------
                         slack                                 -6.671    

Slack (VIOLATED) :        -6.567ns  (required time - arrival time)
  Source:                 blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.457ns  (logic 10.878ns (66.098%)  route 5.579ns (33.902%))
  Logic Levels:           20  (CARRY4=13 DSP48E1=1 LUT1=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         1.778     3.072    blk_diag1_i/oscillator_0/U0/wav/rand/clk
    SLICE_X92Y64         FDCE                                         r  blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y64         FDCE (Prop_fdce_C_Q)         0.518     3.590 r  blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/Q
                         net (fo=1, routed)           0.518     4.108    blk_diag1_i/oscillator_0/U0/wav/rand/current_value[15]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      3.841     7.949 r  blk_diag1_i/oscillator_0/U0/wav/rand/next_value/P[0]
                         net (fo=2, routed)           0.778     8.727    blk_diag1_i/oscillator_0/U0/wav/random[1]
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.364 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.364    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.481    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__0_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.804 f  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__1/O[1]
                         net (fo=3, routed)           0.591    10.395    blk_diag1_i/oscillator_0/U0/wav/minusOp[10]
    SLICE_X93Y62         LUT1 (Prop_lut1_I0_O)        0.306    10.701 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.701    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1_i_4_n_0
    SLICE_X93Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.233 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.233    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1_n_0
    SLICE_X93Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.347 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.347    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__2_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.461    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__3_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.795 f  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__4/O[1]
                         net (fo=4, routed)           0.487    12.282    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0[23]
    SLICE_X90Y66         LUT6 (Prop_lut6_I3_O)        0.303    12.585 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__2/O
                         net (fo=1, routed)           0.190    12.775    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__2_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    13.220 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__6/i__carry/CO[1]
                         net (fo=7, routed)           0.519    13.739    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__6/i__carry_n_2
    SLICE_X93Y67         LUT6 (Prop_lut6_I5_O)        0.329    14.068 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__5_comp/O
                         net (fo=1, routed)           0.190    14.257    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__5_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    14.713 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__3/i__carry/CO[1]
                         net (fo=5, routed)           0.344    15.057    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__3/i__carry_n_2
    SLICE_X93Y67         LUT6 (Prop_lut6_I5_O)        0.332    15.389 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__4_comp/O
                         net (fo=1, routed)           0.339    15.728    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__4_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    16.173 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__4/i__carry/CO[1]
                         net (fo=3, routed)           0.432    16.605    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__4/i__carry_n_2
    SLICE_X91Y65         LUT6 (Prop_lut6_I4_O)        0.329    16.934 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__3_comp/O
                         net (fo=1, routed)           0.332    17.266    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__3_n_0
    SLICE_X90Y65         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    17.722 f  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__5/i__carry/CO[1]
                         net (fo=1, routed)           0.344    18.066    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__5/i__carry_n_2
    SLICE_X91Y65         LUT6 (Prop_lut6_I1_O)        0.332    18.398 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted[23]_i_1/O
                         net (fo=6, routed)           0.517    18.914    blk_diag1_i/oscillator_0/U0/wav/voice_inverted[23]_i_1_n_0
    SLICE_X90Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    19.310 r  blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.310    blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[20]_i_1_n_0
    SLICE_X90Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.529 r  blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    19.529    blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[24]_i_1_n_7
    SLICE_X90Y64         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         1.600    12.779    blk_diag1_i/oscillator_0/U0/wav/clk
    SLICE_X90Y64         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[24]/C
                         clock pessimism              0.229    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X90Y64         FDRE (Setup_fdre_C_D)        0.109    12.963    blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[24]
  -------------------------------------------------------------------
                         required time                         12.963    
                         arrival time                         -19.529    
  -------------------------------------------------------------------
                         slack                                 -6.567    

Slack (VIOLATED) :        -6.165ns  (required time - arrival time)
  Source:                 blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        16.056ns  (logic 10.642ns (66.281%)  route 5.414ns (33.719%))
  Logic Levels:           20  (CARRY4=12 DSP48E1=1 LUT1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         1.778     3.072    blk_diag1_i/oscillator_0/U0/wav/rand/clk
    SLICE_X92Y64         FDCE                                         r  blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y64         FDCE (Prop_fdce_C_Q)         0.518     3.590 r  blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/Q
                         net (fo=1, routed)           0.518     4.108    blk_diag1_i/oscillator_0/U0/wav/rand/current_value[15]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      3.841     7.949 r  blk_diag1_i/oscillator_0/U0/wav/rand/next_value/P[0]
                         net (fo=2, routed)           0.778     8.727    blk_diag1_i/oscillator_0/U0/wav/random[1]
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.364 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.364    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.481    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__0_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.804 f  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__1/O[1]
                         net (fo=3, routed)           0.591    10.395    blk_diag1_i/oscillator_0/U0/wav/minusOp[10]
    SLICE_X93Y62         LUT1 (Prop_lut1_I0_O)        0.306    10.701 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.701    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1_i_4_n_0
    SLICE_X93Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.233 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.233    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1_n_0
    SLICE_X93Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.347 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.347    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__2_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.461    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__3_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.795 f  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__4/O[1]
                         net (fo=4, routed)           0.487    12.282    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0[23]
    SLICE_X90Y66         LUT6 (Prop_lut6_I3_O)        0.303    12.585 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__2/O
                         net (fo=1, routed)           0.190    12.775    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__2_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    13.220 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__6/i__carry/CO[1]
                         net (fo=7, routed)           0.519    13.739    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__6/i__carry_n_2
    SLICE_X93Y67         LUT6 (Prop_lut6_I5_O)        0.329    14.068 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__5_comp/O
                         net (fo=1, routed)           0.190    14.257    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__5_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    14.713 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__3/i__carry/CO[1]
                         net (fo=5, routed)           0.344    15.057    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__3/i__carry_n_2
    SLICE_X93Y67         LUT6 (Prop_lut6_I5_O)        0.332    15.389 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__4_comp/O
                         net (fo=1, routed)           0.339    15.728    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__4_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    16.173 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__4/i__carry/CO[1]
                         net (fo=3, routed)           0.432    16.605    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__4/i__carry_n_2
    SLICE_X91Y65         LUT6 (Prop_lut6_I4_O)        0.329    16.934 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__3_comp/O
                         net (fo=1, routed)           0.332    17.266    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__3_n_0
    SLICE_X90Y65         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    17.722 f  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__5/i__carry/CO[1]
                         net (fo=1, routed)           0.344    18.066    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__5/i__carry_n_2
    SLICE_X91Y65         LUT6 (Prop_lut6_I1_O)        0.332    18.398 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted[23]_i_1/O
                         net (fo=6, routed)           0.351    18.749    blk_diag1_i/oscillator_0/U0/wav/voice_inverted[23]_i_1_n_0
    SLICE_X90Y63         LUT2 (Prop_lut2_I0_O)        0.124    18.873 r  blk_diag1_i/oscillator_0/U0/wav/invert_sum[20]_i_2/O
                         net (fo=1, routed)           0.000    18.873    blk_diag1_i/oscillator_0/U0/wav/invert_sum[20]_i_2_n_0
    SLICE_X90Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    19.128 r  blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.128    blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[20]_i_1_n_4
    SLICE_X90Y63         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         1.600    12.779    blk_diag1_i/oscillator_0/U0/wav/clk
    SLICE_X90Y63         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[23]/C
                         clock pessimism              0.229    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X90Y63         FDRE (Setup_fdre_C_D)        0.109    12.963    blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[23]
  -------------------------------------------------------------------
                         required time                         12.963    
                         arrival time                         -19.128    
  -------------------------------------------------------------------
                         slack                                 -6.165    

Slack (VIOLATED) :        -6.049ns  (required time - arrival time)
  Source:                 blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.896ns  (logic 10.219ns (64.288%)  route 5.677ns (35.712%))
  Logic Levels:           21  (CARRY4=12 DSP48E1=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         1.778     3.072    blk_diag1_i/oscillator_0/U0/wav/rand/clk
    SLICE_X92Y64         FDCE                                         r  blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y64         FDCE (Prop_fdce_C_Q)         0.518     3.590 r  blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/Q
                         net (fo=1, routed)           0.518     4.108    blk_diag1_i/oscillator_0/U0/wav/rand/current_value[15]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      3.841     7.949 r  blk_diag1_i/oscillator_0/U0/wav/rand/next_value/P[0]
                         net (fo=2, routed)           0.778     8.727    blk_diag1_i/oscillator_0/U0/wav/random[1]
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.364 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.364    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.481    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__0_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.598    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.715 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.715    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__2_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.832 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.832    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__3_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.071 f  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__4/O[2]
                         net (fo=3, routed)           0.470    10.541    blk_diag1_i/oscillator_0/U0/wav/minusOp[23]
    SLICE_X99Y66         LUT6 (Prop_lut6_I3_O)        0.301    10.842 r  blk_diag1_i/oscillator_0/U0/wav/multOp_carry_i_4/O
                         net (fo=4, routed)           0.176    11.018    blk_diag1_i/oscillator_0/U0/wav/multOp_carry_i_4_n_0
    SLICE_X99Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.142 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1/O
                         net (fo=1, routed)           0.190    11.332    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1_n_0
    SLICE_X98Y66         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    11.788 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__2/i__carry/CO[1]
                         net (fo=6, routed)           0.654    12.442    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__2/i__carry_n_2
    SLICE_X96Y65         LUT6 (Prop_lut6_I3_O)        0.332    12.774 r  blk_diag1_i/oscillator_0/U0/wav/multOp_carry_i_1/O
                         net (fo=1, routed)           0.190    12.963    blk_diag1_i/oscillator_0/U0/wav/multOp_carry_i_1_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    13.408 r  blk_diag1_i/oscillator_0/U0/wav/multOp_carry/CO[1]
                         net (fo=4, routed)           0.347    13.755    blk_diag1_i/oscillator_0/U0/wav/multOp_carry_n_2
    SLICE_X95Y66         LUT4 (Prop_lut4_I0_O)        0.329    14.084 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_4__1/O
                         net (fo=2, routed)           0.295    14.379    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_4__1_n_0
    SLICE_X97Y66         LUT6 (Prop_lut6_I3_O)        0.124    14.503 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__1/O
                         net (fo=1, routed)           0.190    14.693    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__1_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    15.149 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__0/i__carry/CO[1]
                         net (fo=3, routed)           0.322    15.471    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__0/i__carry_n_2
    SLICE_X96Y67         LUT4 (Prop_lut4_I1_O)        0.332    15.803 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_6/O
                         net (fo=1, routed)           0.162    15.965    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_6_n_0
    SLICE_X96Y67         LUT6 (Prop_lut6_I3_O)        0.124    16.089 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__0/O
                         net (fo=1, routed)           0.475    16.564    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__0_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    17.009 f  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__1/i__carry/CO[1]
                         net (fo=1, routed)           0.355    17.364    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__1/i__carry_n_2
    SLICE_X96Y64         LUT6 (Prop_lut6_I1_O)        0.329    17.693 r  blk_diag1_i/oscillator_0/U0/wav/voice_output[23]_i_1/O
                         net (fo=6, routed)           0.556    18.249    blk_diag1_i/oscillator_0/U0/wav/voice_output[23]_i_1_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.634 r  blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.634    blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[20]_i_1_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.968 r  blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.968    blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[24]_i_1_n_6
    SLICE_X95Y64         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         1.603    12.782    blk_diag1_i/oscillator_0/U0/wav/clk
    SLICE_X95Y64         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[25]/C
                         clock pessimism              0.229    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X95Y64         FDRE (Setup_fdre_C_D)        0.062    12.919    blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[25]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                         -18.968    
  -------------------------------------------------------------------
                         slack                                 -6.049    

Slack (VIOLATED) :        -5.938ns  (required time - arrival time)
  Source:                 blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.785ns  (logic 10.108ns (64.037%)  route 5.677ns (35.963%))
  Logic Levels:           21  (CARRY4=12 DSP48E1=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         1.778     3.072    blk_diag1_i/oscillator_0/U0/wav/rand/clk
    SLICE_X92Y64         FDCE                                         r  blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y64         FDCE (Prop_fdce_C_Q)         0.518     3.590 r  blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/Q
                         net (fo=1, routed)           0.518     4.108    blk_diag1_i/oscillator_0/U0/wav/rand/current_value[15]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      3.841     7.949 r  blk_diag1_i/oscillator_0/U0/wav/rand/next_value/P[0]
                         net (fo=2, routed)           0.778     8.727    blk_diag1_i/oscillator_0/U0/wav/random[1]
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.364 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.364    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.481    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__0_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.598    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.715 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.715    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__2_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.832 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.832    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__3_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.071 f  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__4/O[2]
                         net (fo=3, routed)           0.470    10.541    blk_diag1_i/oscillator_0/U0/wav/minusOp[23]
    SLICE_X99Y66         LUT6 (Prop_lut6_I3_O)        0.301    10.842 r  blk_diag1_i/oscillator_0/U0/wav/multOp_carry_i_4/O
                         net (fo=4, routed)           0.176    11.018    blk_diag1_i/oscillator_0/U0/wav/multOp_carry_i_4_n_0
    SLICE_X99Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.142 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1/O
                         net (fo=1, routed)           0.190    11.332    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1_n_0
    SLICE_X98Y66         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    11.788 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__2/i__carry/CO[1]
                         net (fo=6, routed)           0.654    12.442    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__2/i__carry_n_2
    SLICE_X96Y65         LUT6 (Prop_lut6_I3_O)        0.332    12.774 r  blk_diag1_i/oscillator_0/U0/wav/multOp_carry_i_1/O
                         net (fo=1, routed)           0.190    12.963    blk_diag1_i/oscillator_0/U0/wav/multOp_carry_i_1_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    13.408 r  blk_diag1_i/oscillator_0/U0/wav/multOp_carry/CO[1]
                         net (fo=4, routed)           0.347    13.755    blk_diag1_i/oscillator_0/U0/wav/multOp_carry_n_2
    SLICE_X95Y66         LUT4 (Prop_lut4_I0_O)        0.329    14.084 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_4__1/O
                         net (fo=2, routed)           0.295    14.379    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_4__1_n_0
    SLICE_X97Y66         LUT6 (Prop_lut6_I3_O)        0.124    14.503 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__1/O
                         net (fo=1, routed)           0.190    14.693    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__1_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    15.149 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__0/i__carry/CO[1]
                         net (fo=3, routed)           0.322    15.471    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__0/i__carry_n_2
    SLICE_X96Y67         LUT4 (Prop_lut4_I1_O)        0.332    15.803 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_6/O
                         net (fo=1, routed)           0.162    15.965    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_6_n_0
    SLICE_X96Y67         LUT6 (Prop_lut6_I3_O)        0.124    16.089 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__0/O
                         net (fo=1, routed)           0.475    16.564    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__0_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    17.009 f  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__1/i__carry/CO[1]
                         net (fo=1, routed)           0.355    17.364    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__1/i__carry_n_2
    SLICE_X96Y64         LUT6 (Prop_lut6_I1_O)        0.329    17.693 r  blk_diag1_i/oscillator_0/U0/wav/voice_output[23]_i_1/O
                         net (fo=6, routed)           0.556    18.249    blk_diag1_i/oscillator_0/U0/wav/voice_output[23]_i_1_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    18.634 r  blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.634    blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[20]_i_1_n_0
    SLICE_X95Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.857 r  blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.857    blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[24]_i_1_n_7
    SLICE_X95Y64         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         1.603    12.782    blk_diag1_i/oscillator_0/U0/wav/clk
    SLICE_X95Y64         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[24]/C
                         clock pessimism              0.229    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X95Y64         FDRE (Setup_fdre_C_D)        0.062    12.919    blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[24]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                         -18.857    
  -------------------------------------------------------------------
                         slack                                 -5.938    

Slack (VIOLATED) :        -5.514ns  (required time - arrival time)
  Source:                 blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_diag1_i/oscillator_0/U0/wav/voice_inverted_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.326ns  (logic 10.263ns (66.965%)  route 5.063ns (33.034%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=1 LUT1=1 LUT6=5)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 12.778 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         1.778     3.072    blk_diag1_i/oscillator_0/U0/wav/rand/clk
    SLICE_X92Y64         FDCE                                         r  blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y64         FDCE (Prop_fdce_C_Q)         0.518     3.590 r  blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/Q
                         net (fo=1, routed)           0.518     4.108    blk_diag1_i/oscillator_0/U0/wav/rand/current_value[15]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      3.841     7.949 r  blk_diag1_i/oscillator_0/U0/wav/rand/next_value/P[0]
                         net (fo=2, routed)           0.778     8.727    blk_diag1_i/oscillator_0/U0/wav/random[1]
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.364 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.364    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.481    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__0_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.804 f  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__1/O[1]
                         net (fo=3, routed)           0.591    10.395    blk_diag1_i/oscillator_0/U0/wav/minusOp[10]
    SLICE_X93Y62         LUT1 (Prop_lut1_I0_O)        0.306    10.701 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.701    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1_i_4_n_0
    SLICE_X93Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.233 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.233    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1_n_0
    SLICE_X93Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.347 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.347    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__2_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.461    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__3_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.795 f  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__4/O[1]
                         net (fo=4, routed)           0.487    12.282    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0[23]
    SLICE_X90Y66         LUT6 (Prop_lut6_I3_O)        0.303    12.585 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__2/O
                         net (fo=1, routed)           0.190    12.775    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__2_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    13.220 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__6/i__carry/CO[1]
                         net (fo=7, routed)           0.519    13.739    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__6/i__carry_n_2
    SLICE_X93Y67         LUT6 (Prop_lut6_I5_O)        0.329    14.068 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__5_comp/O
                         net (fo=1, routed)           0.190    14.257    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__5_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    14.713 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__3/i__carry/CO[1]
                         net (fo=5, routed)           0.344    15.057    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__3/i__carry_n_2
    SLICE_X93Y67         LUT6 (Prop_lut6_I5_O)        0.332    15.389 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__4_comp/O
                         net (fo=1, routed)           0.339    15.728    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__4_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    16.173 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__4/i__carry/CO[1]
                         net (fo=3, routed)           0.432    16.605    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__4/i__carry_n_2
    SLICE_X91Y65         LUT6 (Prop_lut6_I4_O)        0.329    16.934 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__3_comp/O
                         net (fo=1, routed)           0.332    17.266    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__3_n_0
    SLICE_X90Y65         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    17.722 f  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__5/i__carry/CO[1]
                         net (fo=1, routed)           0.344    18.066    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__5/i__carry_n_2
    SLICE_X91Y65         LUT6 (Prop_lut6_I1_O)        0.332    18.398 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted[23]_i_1/O
                         net (fo=6, routed)           0.000    18.398    blk_diag1_i/oscillator_0/U0/wav/voice_inverted[23]_i_1_n_0
    SLICE_X91Y65         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         1.599    12.778    blk_diag1_i/oscillator_0/U0/wav/clk
    SLICE_X91Y65         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted_reg[23]/C
                         clock pessimism              0.229    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X91Y65         FDRE (Setup_fdre_C_D)        0.031    12.884    blk_diag1_i/oscillator_0/U0/wav/voice_inverted_reg[23]
  -------------------------------------------------------------------
                         required time                         12.884    
                         arrival time                         -18.398    
  -------------------------------------------------------------------
                         slack                                 -5.514    

Slack (VIOLATED) :        -5.477ns  (required time - arrival time)
  Source:                 blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.324ns  (logic 9.872ns (64.423%)  route 5.452ns (35.577%))
  Logic Levels:           21  (CARRY4=11 DSP48E1=1 LUT2=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         1.778     3.072    blk_diag1_i/oscillator_0/U0/wav/rand/clk
    SLICE_X92Y64         FDCE                                         r  blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y64         FDCE (Prop_fdce_C_Q)         0.518     3.590 r  blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/Q
                         net (fo=1, routed)           0.518     4.108    blk_diag1_i/oscillator_0/U0/wav/rand/current_value[15]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      3.841     7.949 r  blk_diag1_i/oscillator_0/U0/wav/rand/next_value/P[0]
                         net (fo=2, routed)           0.778     8.727    blk_diag1_i/oscillator_0/U0/wav/random[1]
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.364 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.364    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.481    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__0_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.598    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.715 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.715    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__2_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.832 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.832    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__3_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.071 f  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__4/O[2]
                         net (fo=3, routed)           0.470    10.541    blk_diag1_i/oscillator_0/U0/wav/minusOp[23]
    SLICE_X99Y66         LUT6 (Prop_lut6_I3_O)        0.301    10.842 r  blk_diag1_i/oscillator_0/U0/wav/multOp_carry_i_4/O
                         net (fo=4, routed)           0.176    11.018    blk_diag1_i/oscillator_0/U0/wav/multOp_carry_i_4_n_0
    SLICE_X99Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.142 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1/O
                         net (fo=1, routed)           0.190    11.332    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1_n_0
    SLICE_X98Y66         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    11.788 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__2/i__carry/CO[1]
                         net (fo=6, routed)           0.654    12.442    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__2/i__carry_n_2
    SLICE_X96Y65         LUT6 (Prop_lut6_I3_O)        0.332    12.774 r  blk_diag1_i/oscillator_0/U0/wav/multOp_carry_i_1/O
                         net (fo=1, routed)           0.190    12.963    blk_diag1_i/oscillator_0/U0/wav/multOp_carry_i_1_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    13.408 r  blk_diag1_i/oscillator_0/U0/wav/multOp_carry/CO[1]
                         net (fo=4, routed)           0.347    13.755    blk_diag1_i/oscillator_0/U0/wav/multOp_carry_n_2
    SLICE_X95Y66         LUT4 (Prop_lut4_I0_O)        0.329    14.084 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_4__1/O
                         net (fo=2, routed)           0.295    14.379    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_4__1_n_0
    SLICE_X97Y66         LUT6 (Prop_lut6_I3_O)        0.124    14.503 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__1/O
                         net (fo=1, routed)           0.190    14.693    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__1_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    15.149 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__0/i__carry/CO[1]
                         net (fo=3, routed)           0.322    15.471    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__0/i__carry_n_2
    SLICE_X96Y67         LUT4 (Prop_lut4_I1_O)        0.332    15.803 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_6/O
                         net (fo=1, routed)           0.162    15.965    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_6_n_0
    SLICE_X96Y67         LUT6 (Prop_lut6_I3_O)        0.124    16.089 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__0/O
                         net (fo=1, routed)           0.475    16.564    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__0_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    17.009 f  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__1/i__carry/CO[1]
                         net (fo=1, routed)           0.355    17.364    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__1/i__carry_n_2
    SLICE_X96Y64         LUT6 (Prop_lut6_I1_O)        0.329    17.693 r  blk_diag1_i/oscillator_0/U0/wav/voice_output[23]_i_1/O
                         net (fo=6, routed)           0.331    18.024    blk_diag1_i/oscillator_0/U0/wav/voice_output[23]_i_1_n_0
    SLICE_X95Y63         LUT2 (Prop_lut2_I0_O)        0.124    18.148 r  blk_diag1_i/oscillator_0/U0/wav/output_sum[20]_i_2/O
                         net (fo=1, routed)           0.000    18.148    blk_diag1_i/oscillator_0/U0/wav/output_sum[20]_i_2_n_0
    SLICE_X95Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    18.396 r  blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.396    blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[20]_i_1_n_4
    SLICE_X95Y63         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         1.603    12.782    blk_diag1_i/oscillator_0/U0/wav/clk
    SLICE_X95Y63         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[23]/C
                         clock pessimism              0.229    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X95Y63         FDRE (Setup_fdre_C_D)        0.062    12.919    blk_diag1_i/oscillator_0/U0/wav/output_sum_reg[23]
  -------------------------------------------------------------------
                         required time                         12.919    
                         arrival time                         -18.396    
  -------------------------------------------------------------------
                         slack                                 -5.477    

Slack (VIOLATED) :        -5.282ns  (required time - arrival time)
  Source:                 blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_diag1_i/oscillator_0/U0/wav/voice_output_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        15.036ns  (logic 9.500ns (63.182%)  route 5.536ns (36.818%))
  Logic Levels:           19  (CARRY4=10 DSP48E1=1 LUT4=2 LUT6=6)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.782ns = ( 12.782 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         1.778     3.072    blk_diag1_i/oscillator_0/U0/wav/rand/clk
    SLICE_X92Y64         FDCE                                         r  blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y64         FDCE (Prop_fdce_C_Q)         0.518     3.590 r  blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/Q
                         net (fo=1, routed)           0.518     4.108    blk_diag1_i/oscillator_0/U0/wav/rand/current_value[15]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      3.841     7.949 r  blk_diag1_i/oscillator_0/U0/wav/rand/next_value/P[0]
                         net (fo=2, routed)           0.778     8.727    blk_diag1_i/oscillator_0/U0/wav/random[1]
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.364 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.364    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.481    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__0_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.598    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__1_n_0
    SLICE_X94Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.715 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.715    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__2_n_0
    SLICE_X94Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.832 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.832    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__3_n_0
    SLICE_X94Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.071 f  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__4/O[2]
                         net (fo=3, routed)           0.470    10.541    blk_diag1_i/oscillator_0/U0/wav/minusOp[23]
    SLICE_X99Y66         LUT6 (Prop_lut6_I3_O)        0.301    10.842 r  blk_diag1_i/oscillator_0/U0/wav/multOp_carry_i_4/O
                         net (fo=4, routed)           0.176    11.018    blk_diag1_i/oscillator_0/U0/wav/multOp_carry_i_4_n_0
    SLICE_X99Y66         LUT6 (Prop_lut6_I0_O)        0.124    11.142 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1/O
                         net (fo=1, routed)           0.190    11.332    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1_n_0
    SLICE_X98Y66         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    11.788 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__2/i__carry/CO[1]
                         net (fo=6, routed)           0.654    12.442    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__2/i__carry_n_2
    SLICE_X96Y65         LUT6 (Prop_lut6_I3_O)        0.332    12.774 r  blk_diag1_i/oscillator_0/U0/wav/multOp_carry_i_1/O
                         net (fo=1, routed)           0.190    12.963    blk_diag1_i/oscillator_0/U0/wav/multOp_carry_i_1_n_0
    SLICE_X97Y65         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    13.408 r  blk_diag1_i/oscillator_0/U0/wav/multOp_carry/CO[1]
                         net (fo=4, routed)           0.347    13.755    blk_diag1_i/oscillator_0/U0/wav/multOp_carry_n_2
    SLICE_X95Y66         LUT4 (Prop_lut4_I0_O)        0.329    14.084 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_4__1/O
                         net (fo=2, routed)           0.295    14.379    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_4__1_n_0
    SLICE_X97Y66         LUT6 (Prop_lut6_I3_O)        0.124    14.503 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__1/O
                         net (fo=1, routed)           0.190    14.693    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__1_n_0
    SLICE_X96Y66         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.456    15.149 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__0/i__carry/CO[1]
                         net (fo=3, routed)           0.322    15.471    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__0/i__carry_n_2
    SLICE_X96Y67         LUT4 (Prop_lut4_I1_O)        0.332    15.803 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_6/O
                         net (fo=1, routed)           0.162    15.965    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_6_n_0
    SLICE_X96Y67         LUT6 (Prop_lut6_I3_O)        0.124    16.089 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__0/O
                         net (fo=1, routed)           0.475    16.564    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_1__0_n_0
    SLICE_X97Y64         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.445    17.009 f  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__1/i__carry/CO[1]
                         net (fo=1, routed)           0.355    17.364    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__1/i__carry_n_2
    SLICE_X96Y64         LUT6 (Prop_lut6_I1_O)        0.329    17.693 r  blk_diag1_i/oscillator_0/U0/wav/voice_output[23]_i_1/O
                         net (fo=6, routed)           0.415    18.108    blk_diag1_i/oscillator_0/U0/wav/voice_output[23]_i_1_n_0
    SLICE_X96Y64         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/voice_output_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         1.603    12.782    blk_diag1_i/oscillator_0/U0/wav/clk
    SLICE_X96Y64         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/voice_output_reg[23]/C
                         clock pessimism              0.229    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X96Y64         FDRE (Setup_fdre_C_D)       -0.031    12.826    blk_diag1_i/oscillator_0/U0/wav/voice_output_reg[23]
  -------------------------------------------------------------------
                         required time                         12.826    
                         arrival time                         -18.108    
  -------------------------------------------------------------------
                         slack                                 -5.282    

Slack (VIOLATED) :        -4.588ns  (required time - arrival time)
  Source:                 blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.479ns  (logic 9.707ns (67.042%)  route 4.772ns (32.958%))
  Logic Levels:           21  (CARRY4=12 DSP48E1=1 LUT1=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         1.778     3.072    blk_diag1_i/oscillator_0/U0/wav/rand/clk
    SLICE_X92Y64         FDCE                                         r  blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y64         FDCE (Prop_fdce_C_Q)         0.518     3.590 r  blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/Q
                         net (fo=1, routed)           0.518     4.108    blk_diag1_i/oscillator_0/U0/wav/rand/current_value[15]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      3.841     7.949 r  blk_diag1_i/oscillator_0/U0/wav/rand/next_value/P[0]
                         net (fo=2, routed)           0.778     8.727    blk_diag1_i/oscillator_0/U0/wav/random[1]
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.364 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.364    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.481    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__0_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.804 f  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__1/O[1]
                         net (fo=3, routed)           0.591    10.395    blk_diag1_i/oscillator_0/U0/wav/minusOp[10]
    SLICE_X93Y62         LUT1 (Prop_lut1_I0_O)        0.306    10.701 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.701    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1_i_4_n_0
    SLICE_X93Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.233 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.233    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1_n_0
    SLICE_X93Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.347 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.347    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__2_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.461    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__3_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.683 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__4/O[0]
                         net (fo=1, routed)           0.296    11.979    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0[22]
    SLICE_X93Y66         LUT4 (Prop_lut4_I0_O)        0.299    12.278 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_10/O
                         net (fo=4, routed)           0.338    12.616    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_10_n_0
    SLICE_X91Y66         LUT5 (Prop_lut5_I0_O)        0.124    12.740 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.740    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_3_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.987 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__6/i__carry/O[0]
                         net (fo=4, routed)           0.365    13.352    blk_diag1_i/oscillator_0/U0/wav/RESIZE6[22]
    SLICE_X92Y67         LUT5 (Prop_lut5_I2_O)        0.299    13.651 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    13.651    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_3__2_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.903 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__3/i__carry/O[0]
                         net (fo=3, routed)           0.489    14.392    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__3/i__carry_n_7
    SLICE_X91Y67         LUT6 (Prop_lut6_I1_O)        0.295    14.687 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    14.687    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_3__1_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.934 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__4/i__carry/O[0]
                         net (fo=2, routed)           0.466    15.401    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__4/i__carry_n_7
    SLICE_X90Y65         LUT6 (Prop_lut6_I3_O)        0.299    15.700 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    15.700    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_3__0_n_0
    SLICE_X90Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    15.952 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__5/i__carry/O[0]
                         net (fo=1, routed)           0.487    16.439    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__5/i__carry_n_7
    SLICE_X91Y65         LUT6 (Prop_lut6_I3_O)        0.295    16.734 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted[22]_i_1/O
                         net (fo=2, routed)           0.443    17.177    blk_diag1_i/oscillator_0/U0/wav/voice_inverted[22]_i_1_n_0
    SLICE_X90Y63         LUT2 (Prop_lut2_I0_O)        0.124    17.301 r  blk_diag1_i/oscillator_0/U0/wav/invert_sum[20]_i_3/O
                         net (fo=1, routed)           0.000    17.301    blk_diag1_i/oscillator_0/U0/wav/invert_sum[20]_i_3_n_0
    SLICE_X90Y63         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    17.551 r  blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.551    blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[20]_i_1_n_5
    SLICE_X90Y63         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         1.600    12.779    blk_diag1_i/oscillator_0/U0/wav/clk
    SLICE_X90Y63         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[22]/C
                         clock pessimism              0.229    13.008    
                         clock uncertainty           -0.154    12.854    
    SLICE_X90Y63         FDRE (Setup_fdre_C_D)        0.109    12.963    blk_diag1_i/oscillator_0/U0/wav/invert_sum_reg[22]
  -------------------------------------------------------------------
                         required time                         12.963    
                         arrival time                         -17.551    
  -------------------------------------------------------------------
                         slack                                 -4.588    

Slack (VIOLATED) :        -3.852ns  (required time - arrival time)
  Source:                 blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_diag1_i/oscillator_0/U0/wav/voice_inverted_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.662ns  (logic 9.333ns (68.314%)  route 4.329ns (31.686%))
  Logic Levels:           19  (CARRY4=11 DSP48E1=1 LUT1=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.778ns = ( 12.778 - 10.000 ) 
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         1.778     3.072    blk_diag1_i/oscillator_0/U0/wav/rand/clk
    SLICE_X92Y64         FDCE                                         r  blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y64         FDCE (Prop_fdce_C_Q)         0.518     3.590 r  blk_diag1_i/oscillator_0/U0/wav/rand/current_value_reg[15]/Q
                         net (fo=1, routed)           0.518     4.108    blk_diag1_i/oscillator_0/U0/wav/rand/current_value[15]
    DSP48_X3Y24          DSP48E1 (Prop_dsp48e1_A[15]_P[0])
                                                      3.841     7.949 r  blk_diag1_i/oscillator_0/U0/wav/rand/next_value/P[0]
                         net (fo=2, routed)           0.778     8.727    blk_diag1_i/oscillator_0/U0/wav/random[1]
    SLICE_X94Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.364 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     9.364    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry_n_0
    SLICE_X94Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.481 r  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.481    blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__0_n_0
    SLICE_X94Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.804 f  blk_diag1_i/oscillator_0/U0/wav/minusOp_carry__1/O[1]
                         net (fo=3, routed)           0.591    10.395    blk_diag1_i/oscillator_0/U0/wav/minusOp[10]
    SLICE_X93Y62         LUT1 (Prop_lut1_I0_O)        0.306    10.701 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1_i_4/O
                         net (fo=1, routed)           0.000    10.701    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1_i_4_n_0
    SLICE_X93Y62         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.233 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.233    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__1_n_0
    SLICE_X93Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.347 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.347    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__2_n_0
    SLICE_X93Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.461 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    11.461    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__3_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.683 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted0_carry__4/O[0]
                         net (fo=1, routed)           0.296    11.979    blk_diag1_i/oscillator_0/U0/wav/voice_inverted0[22]
    SLICE_X93Y66         LUT4 (Prop_lut4_I0_O)        0.299    12.278 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_10/O
                         net (fo=4, routed)           0.338    12.616    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_10_n_0
    SLICE_X91Y66         LUT5 (Prop_lut5_I0_O)        0.124    12.740 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_3/O
                         net (fo=1, routed)           0.000    12.740    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_3_n_0
    SLICE_X91Y66         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.987 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__6/i__carry/O[0]
                         net (fo=4, routed)           0.365    13.352    blk_diag1_i/oscillator_0/U0/wav/RESIZE6[22]
    SLICE_X92Y67         LUT5 (Prop_lut5_I2_O)        0.299    13.651 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    13.651    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_3__2_n_0
    SLICE_X92Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    13.903 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__3/i__carry/O[0]
                         net (fo=3, routed)           0.489    14.392    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__3/i__carry_n_7
    SLICE_X91Y67         LUT6 (Prop_lut6_I1_O)        0.295    14.687 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000    14.687    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_3__1_n_0
    SLICE_X91Y67         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    14.934 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__4/i__carry/O[0]
                         net (fo=2, routed)           0.466    15.401    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__4/i__carry_n_7
    SLICE_X90Y65         LUT6 (Prop_lut6_I3_O)        0.299    15.700 r  blk_diag1_i/oscillator_0/U0/wav/i__carry_i_3__0/O
                         net (fo=1, routed)           0.000    15.700    blk_diag1_i/oscillator_0/U0/wav/i__carry_i_3__0_n_0
    SLICE_X90Y65         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    15.952 r  blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__5/i__carry/O[0]
                         net (fo=1, routed)           0.487    16.439    blk_diag1_i/oscillator_0/U0/wav/multOp_inferred__5/i__carry_n_7
    SLICE_X91Y65         LUT6 (Prop_lut6_I3_O)        0.295    16.734 r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted[22]_i_1/O
                         net (fo=2, routed)           0.000    16.734    blk_diag1_i/oscillator_0/U0/wav/voice_inverted[22]_i_1_n_0
    SLICE_X91Y65         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         1.599    12.778    blk_diag1_i/oscillator_0/U0/wav/clk
    SLICE_X91Y65         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/voice_inverted_reg[22]/C
                         clock pessimism              0.229    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X91Y65         FDRE (Setup_fdre_C_D)        0.029    12.882    blk_diag1_i/oscillator_0/U0/wav/voice_inverted_reg[22]
  -------------------------------------------------------------------
                         required time                         12.882    
                         arrival time                         -16.734    
  -------------------------------------------------------------------
                         slack                                 -3.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.991%)  route 0.221ns (61.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         0.578     0.914    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/aclk
    SLICE_X57Y52         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.221     1.275    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/mod_cos_addr[0]
    RAMB36_X3Y10         RAMB36E1                                     r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         0.888     1.254    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X3Y10         RAMB36E1                                     r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.990    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     1.173    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.186ns (39.357%)  route 0.287ns (60.643%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         0.584     0.920    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/aclk
    SLICE_X80Y52         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y52         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[6]/Q
                         net (fo=2, routed)           0.287     1.347    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/first_q[6]
    SLICE_X70Y49         LUT2 (Prop_lut2_I1_O)        0.045     1.392 r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.392    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[9]_0[1]
    SLICE_X70Y49         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         0.855     1.221    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/aclk
    SLICE_X70Y49         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism             -0.030     1.191    
    SLICE_X70Y49         FDRE (Hold_fdre_C_D)         0.092     1.283    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.164ns (41.715%)  route 0.229ns (58.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         0.580     0.916    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/aclk
    SLICE_X62Y52         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.229     1.309    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/mod_cos_addr[2]
    RAMB36_X3Y10         RAMB36E1                                     r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         0.888     1.254    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X3Y10         RAMB36E1                                     r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.990    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.173    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.504%)  route 0.231ns (58.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         0.580     0.916    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/aclk
    SLICE_X62Y52         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y52         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_cos.i_addr_reg_b/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.231     1.311    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/mod_cos_addr[7]
    RAMB36_X3Y10         RAMB36E1                                     r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         0.888     1.254    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X3Y10         RAMB36E1                                     r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
                         clock pessimism             -0.264     0.990    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.173    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[28]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.861%)  route 0.204ns (59.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.333ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         0.607     0.943    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/aclk
    SLICE_X93Y52         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y52         FDRE (Prop_fdre_C_Q)         0.141     1.084 r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_SIN_DELAY/opt_has_pipe.first_q_reg[34]/Q
                         net (fo=2, routed)           0.204     1.288    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/D[22]
    DSP48_X3Y20          DSP48E1                                      r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         0.967     1.333    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/aclk
    DSP48_X3Y20          DSP48E1                                      r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.284     1.048    
    DSP48_X3Y20          DSP48E1 (Hold_dsp48e1_CLK_C[28])
                                                      0.096     1.144    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.144    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_COS_DELAY/opt_has_pipe.first_q_reg[46]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[40]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.861%)  route 0.204ns (59.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         0.607     0.943    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_COS_DELAY/aclk
    SLICE_X93Y50         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_COS_DELAY/opt_has_pipe.first_q_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y50         FDRE (Prop_fdre_C_Q)         0.141     1.084 r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_COS_DELAY/opt_has_pipe.first_q_reg[46]/Q
                         net (fo=2, routed)           0.204     1.288    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/D[34]
    DSP48_X3Y21          DSP48E1                                      r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[40]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         0.966     1.332    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/aclk
    DSP48_X3Y21          DSP48E1                                      r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.284     1.047    
    DSP48_X3Y21          DSP48E1 (Hold_dsp48e1_CLK_C[40])
                                                      0.096     1.143    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_COS_DELAY/opt_has_pipe.first_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[23]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.344%)  route 0.190ns (53.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         0.607     0.943    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_COS_DELAY/aclk
    SLICE_X92Y50         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_COS_DELAY/opt_has_pipe.first_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y50         FDRE (Prop_fdre_C_Q)         0.164     1.107 r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_COS_DELAY/opt_has_pipe.first_q_reg[29]/Q
                         net (fo=1, routed)           0.190     1.296    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/D[17]
    DSP48_X3Y21          DSP48E1                                      r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         0.966     1.332    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/aclk
    DSP48_X3Y21          DSP48E1                                      r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.284     1.047    
    DSP48_X3Y21          DSP48E1 (Hold_dsp48e1_CLK_C[23])
                                                      0.096     1.143    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.806%)  route 0.276ns (66.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         0.578     0.914    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/aclk
    SLICE_X57Y52         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y52         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_has_sin.i_addr_reg_a/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.276     1.331    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/Q[0]
    RAMB36_X3Y10         RAMB36E1                                     r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         0.887     1.253    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X3Y10         RAMB36E1                                     r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.264     0.989    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.172    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_COS_DELAY/opt_has_pipe.first_q_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[30]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.951%)  route 0.201ns (55.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         0.607     0.943    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_COS_DELAY/aclk
    SLICE_X92Y52         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_COS_DELAY/opt_has_pipe.first_q_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDRE (Prop_fdre_C_Q)         0.164     1.107 r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_COS_DELAY/opt_has_pipe.first_q_reg[36]/Q
                         net (fo=2, routed)           0.201     1.307    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/D[24]
    DSP48_X3Y21          DSP48E1                                      r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         0.966     1.332    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/aclk
    DSP48_X3Y21          DSP48E1                                      r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.284     1.047    
    DSP48_X3Y21          DSP48E1 (Hold_dsp48e1_CLK_C[30])
                                                      0.096     1.143    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.143    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_COS_DELAY/opt_has_pipe.first_q_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[29]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.464%)  route 0.222ns (57.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.332ns
    Source Clock Delay      (SCD):    0.943ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         0.607     0.943    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_COS_DELAY/aclk
    SLICE_X94Y53         FDRE                                         r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_COS_DELAY/opt_has_pipe.first_q_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y53         FDRE (Prop_fdre_C_Q)         0.164     1.107 r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/STG3_COS_DELAY/opt_has_pipe.first_q_reg[35]/Q
                         net (fo=2, routed)           0.222     1.329    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/D[23]
    DSP48_X3Y21          DSP48E1                                      r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/C[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=538, routed)         0.966     1.332    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/aclk
    DSP48_X3Y21          DSP48E1                                      r  blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
                         clock pessimism             -0.264     1.067    
    DSP48_X3Y21          DSP48E1 (Hold_dsp48e1_CLK_C[29])
                                                      0.096     1.163    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.166    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X5Y24    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/NON_ZERO_LAT.RTL_ROM.L2.data2_reg[10]_i_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10    blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_half_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y20     blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/MULT_PI_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y21     blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y20     blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/S1_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y22     blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_COS_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y23     blk_diag1_i/oscillator_0/U0/wav/dds_inst/U0/i_synth/i_dds/I_SINCOS.i_comp_eff.i_eff/SECOND_ORDER_APPROXIMATION.S2_SIN_U/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive/CLK
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X99Y58    blk_diag1_i/audio_mixer_0/U0/sum_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y58    blk_diag1_i/audio_mixer_0/U0/sum_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y58    blk_diag1_i/audio_mixer_0/U0/sum_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y60    blk_diag1_i/audio_mixer_0/U0/sum_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y60    blk_diag1_i/audio_mixer_0/U0/sum_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y60    blk_diag1_i/audio_mixer_0/U0/sum_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y60    blk_diag1_i/audio_mixer_0/U0/sum_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y61    blk_diag1_i/audio_mixer_0/U0/sum_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y61    blk_diag1_i/audio_mixer_0/U0/sum_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y61    blk_diag1_i/audio_mixer_0/U0/sum_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y61    blk_diag1_i/audio_mixer_0/U0/sum_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y58    blk_diag1_i/audio_mixer_0/U0/sum_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y58    blk_diag1_i/audio_mixer_0/U0/sum_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y60    blk_diag1_i/audio_mixer_0/U0/sum_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y60    blk_diag1_i/audio_mixer_0/U0/sum_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y60    blk_diag1_i/audio_mixer_0/U0/sum_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y60    blk_diag1_i/audio_mixer_0/U0/sum_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y61    blk_diag1_i/audio_mixer_0/U0/sum_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y61    blk_diag1_i/audio_mixer_0/U0/sum_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y61    blk_diag1_i/audio_mixer_0/U0/sum_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X99Y61    blk_diag1_i/audio_mixer_0/U0/sum_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack      978.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             978.507ns  (required time - arrival time)
  Source:                 blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            blk_diag1_i/midi_receiver_0/U0/int_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.499ns  (logic 2.567ns (39.500%)  route 3.932ns (60.500%))
  Logic Levels:           10  (CARRY4=7 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 1002.672 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.665     2.959    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y39         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     3.415 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/Q
                         net (fo=2, routed)           0.594     4.009    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.665 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.665    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_13_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.779 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.779    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_14_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.893 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.893    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_16_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.007 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.007    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_15_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.121 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.121    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_10_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.235 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.235    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_11_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.569 f  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.582     6.151    blk_diag1_i/midi_receiver_0/U0/p_0_in[30]
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.303     6.454 f  blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_7/O
                         net (fo=1, routed)           1.133     7.587    blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_7_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124     7.711 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_1/O
                         net (fo=33, routed)          1.623     9.334    blk_diag1_i/midi_receiver_0/U0/clear
    SLICE_X49Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.458 r  blk_diag1_i/midi_receiver_0/U0/int_clk_i_1/O
                         net (fo=1, routed)           0.000     9.458    blk_diag1_i/midi_receiver_0/U0/int_clk_i_1_n_0
    SLICE_X49Y46         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/int_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.493  1002.672    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y46         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/int_clk_reg/C
                         clock pessimism              0.264  1002.936    
                         clock uncertainty          -15.000   987.936    
    SLICE_X49Y46         FDRE (Setup_fdre_C_D)        0.029   987.965    blk_diag1_i/midi_receiver_0/U0/int_clk_reg
  -------------------------------------------------------------------
                         required time                        987.965    
                         arrival time                          -9.458    
  -------------------------------------------------------------------
                         slack                                978.507    

Slack (MET) :             978.545ns  (required time - arrival time)
  Source:                 blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 2.443ns (40.699%)  route 3.560ns (59.301%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 1002.672 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.665     2.959    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y39         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     3.415 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/Q
                         net (fo=2, routed)           0.594     4.009    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.665 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.665    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_13_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.779 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.779    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_14_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.893 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.893    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_16_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.007 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.007    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_15_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.121 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.121    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_10_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.235 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.235    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_11_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.569 f  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.582     6.151    blk_diag1_i/midi_receiver_0/U0/p_0_in[30]
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.303     6.454 f  blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_7/O
                         net (fo=1, routed)           1.133     7.587    blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_7_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124     7.711 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_1/O
                         net (fo=33, routed)          1.251     8.962    blk_diag1_i/midi_receiver_0/U0/clear
    SLICE_X49Y45         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.493  1002.672    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y45         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[28]/C
                         clock pessimism              0.264  1002.936    
                         clock uncertainty          -15.000   987.936    
    SLICE_X49Y45         FDRE (Setup_fdre_C_R)       -0.429   987.507    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[28]
  -------------------------------------------------------------------
                         required time                        987.507    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                978.545    

Slack (MET) :             978.545ns  (required time - arrival time)
  Source:                 blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 2.443ns (40.699%)  route 3.560ns (59.301%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 1002.672 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.665     2.959    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y39         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     3.415 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/Q
                         net (fo=2, routed)           0.594     4.009    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.665 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.665    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_13_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.779 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.779    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_14_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.893 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.893    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_16_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.007 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.007    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_15_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.121 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.121    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_10_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.235 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.235    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_11_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.569 f  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.582     6.151    blk_diag1_i/midi_receiver_0/U0/p_0_in[30]
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.303     6.454 f  blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_7/O
                         net (fo=1, routed)           1.133     7.587    blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_7_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124     7.711 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_1/O
                         net (fo=33, routed)          1.251     8.962    blk_diag1_i/midi_receiver_0/U0/clear
    SLICE_X49Y45         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.493  1002.672    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y45         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[29]/C
                         clock pessimism              0.264  1002.936    
                         clock uncertainty          -15.000   987.936    
    SLICE_X49Y45         FDRE (Setup_fdre_C_R)       -0.429   987.507    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[29]
  -------------------------------------------------------------------
                         required time                        987.507    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                978.545    

Slack (MET) :             978.545ns  (required time - arrival time)
  Source:                 blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 2.443ns (40.699%)  route 3.560ns (59.301%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 1002.672 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.665     2.959    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y39         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     3.415 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/Q
                         net (fo=2, routed)           0.594     4.009    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.665 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.665    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_13_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.779 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.779    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_14_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.893 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.893    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_16_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.007 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.007    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_15_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.121 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.121    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_10_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.235 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.235    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_11_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.569 f  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.582     6.151    blk_diag1_i/midi_receiver_0/U0/p_0_in[30]
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.303     6.454 f  blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_7/O
                         net (fo=1, routed)           1.133     7.587    blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_7_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124     7.711 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_1/O
                         net (fo=33, routed)          1.251     8.962    blk_diag1_i/midi_receiver_0/U0/clear
    SLICE_X49Y45         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.493  1002.672    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y45         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[30]/C
                         clock pessimism              0.264  1002.936    
                         clock uncertainty          -15.000   987.936    
    SLICE_X49Y45         FDRE (Setup_fdre_C_R)       -0.429   987.507    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[30]
  -------------------------------------------------------------------
                         required time                        987.507    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                978.545    

Slack (MET) :             978.545ns  (required time - arrival time)
  Source:                 blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 2.443ns (40.699%)  route 3.560ns (59.301%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 1002.672 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.665     2.959    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y39         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     3.415 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/Q
                         net (fo=2, routed)           0.594     4.009    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.665 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.665    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_13_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.779 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.779    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_14_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.893 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.893    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_16_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.007 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.007    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_15_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.121 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.121    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_10_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.235 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.235    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_11_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.569 f  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.582     6.151    blk_diag1_i/midi_receiver_0/U0/p_0_in[30]
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.303     6.454 f  blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_7/O
                         net (fo=1, routed)           1.133     7.587    blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_7_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124     7.711 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_1/O
                         net (fo=33, routed)          1.251     8.962    blk_diag1_i/midi_receiver_0/U0/clear
    SLICE_X49Y45         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.493  1002.672    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y45         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[31]/C
                         clock pessimism              0.264  1002.936    
                         clock uncertainty          -15.000   987.936    
    SLICE_X49Y45         FDRE (Setup_fdre_C_R)       -0.429   987.507    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[31]
  -------------------------------------------------------------------
                         required time                        987.507    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                978.545    

Slack (MET) :             978.694ns  (required time - arrival time)
  Source:                 blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 2.443ns (41.730%)  route 3.411ns (58.270%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 1002.672 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.665     2.959    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y39         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     3.415 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/Q
                         net (fo=2, routed)           0.594     4.009    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.665 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.665    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_13_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.779 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.779    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_14_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.893 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.893    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_16_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.007 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.007    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_15_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.121 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.121    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_10_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.235 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.235    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_11_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.569 f  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.582     6.151    blk_diag1_i/midi_receiver_0/U0/p_0_in[30]
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.303     6.454 f  blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_7/O
                         net (fo=1, routed)           1.133     7.587    blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_7_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124     7.711 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_1/O
                         net (fo=33, routed)          1.102     8.813    blk_diag1_i/midi_receiver_0/U0/clear
    SLICE_X49Y44         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.493  1002.672    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y44         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[24]/C
                         clock pessimism              0.264  1002.936    
                         clock uncertainty          -15.000   987.936    
    SLICE_X49Y44         FDRE (Setup_fdre_C_R)       -0.429   987.507    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[24]
  -------------------------------------------------------------------
                         required time                        987.507    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                978.694    

Slack (MET) :             978.694ns  (required time - arrival time)
  Source:                 blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 2.443ns (41.730%)  route 3.411ns (58.270%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 1002.672 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.665     2.959    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y39         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     3.415 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/Q
                         net (fo=2, routed)           0.594     4.009    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.665 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.665    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_13_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.779 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.779    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_14_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.893 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.893    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_16_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.007 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.007    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_15_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.121 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.121    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_10_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.235 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.235    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_11_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.569 f  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.582     6.151    blk_diag1_i/midi_receiver_0/U0/p_0_in[30]
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.303     6.454 f  blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_7/O
                         net (fo=1, routed)           1.133     7.587    blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_7_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124     7.711 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_1/O
                         net (fo=33, routed)          1.102     8.813    blk_diag1_i/midi_receiver_0/U0/clear
    SLICE_X49Y44         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.493  1002.672    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y44         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[25]/C
                         clock pessimism              0.264  1002.936    
                         clock uncertainty          -15.000   987.936    
    SLICE_X49Y44         FDRE (Setup_fdre_C_R)       -0.429   987.507    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[25]
  -------------------------------------------------------------------
                         required time                        987.507    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                978.694    

Slack (MET) :             978.694ns  (required time - arrival time)
  Source:                 blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 2.443ns (41.730%)  route 3.411ns (58.270%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 1002.672 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.665     2.959    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y39         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     3.415 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/Q
                         net (fo=2, routed)           0.594     4.009    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.665 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.665    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_13_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.779 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.779    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_14_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.893 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.893    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_16_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.007 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.007    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_15_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.121 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.121    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_10_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.235 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.235    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_11_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.569 f  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.582     6.151    blk_diag1_i/midi_receiver_0/U0/p_0_in[30]
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.303     6.454 f  blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_7/O
                         net (fo=1, routed)           1.133     7.587    blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_7_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124     7.711 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_1/O
                         net (fo=33, routed)          1.102     8.813    blk_diag1_i/midi_receiver_0/U0/clear
    SLICE_X49Y44         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.493  1002.672    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y44         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[26]/C
                         clock pessimism              0.264  1002.936    
                         clock uncertainty          -15.000   987.936    
    SLICE_X49Y44         FDRE (Setup_fdre_C_R)       -0.429   987.507    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[26]
  -------------------------------------------------------------------
                         required time                        987.507    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                978.694    

Slack (MET) :             978.694ns  (required time - arrival time)
  Source:                 blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 2.443ns (41.730%)  route 3.411ns (58.270%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 1002.672 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.665     2.959    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y39         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     3.415 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/Q
                         net (fo=2, routed)           0.594     4.009    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.665 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.665    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_13_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.779 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.779    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_14_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.893 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.893    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_16_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.007 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.007    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_15_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.121 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.121    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_10_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.235 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.235    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_11_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.569 f  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.582     6.151    blk_diag1_i/midi_receiver_0/U0/p_0_in[30]
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.303     6.454 f  blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_7/O
                         net (fo=1, routed)           1.133     7.587    blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_7_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124     7.711 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_1/O
                         net (fo=33, routed)          1.102     8.813    blk_diag1_i/midi_receiver_0/U0/clear
    SLICE_X49Y44         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.493  1002.672    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y44         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[27]/C
                         clock pessimism              0.264  1002.936    
                         clock uncertainty          -15.000   987.936    
    SLICE_X49Y44         FDRE (Setup_fdre_C_R)       -0.429   987.507    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[27]
  -------------------------------------------------------------------
                         required time                        987.507    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                978.694    

Slack (MET) :             978.842ns  (required time - arrival time)
  Source:                 blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk_fpga_1 rise@1000.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.706ns  (logic 2.443ns (42.814%)  route 3.263ns (57.186%))
  Logic Levels:           9  (CARRY4=7 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 1002.672 - 1000.000 ) 
    Source Clock Delay      (SCD):    2.959ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      15.000ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    30.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.665     2.959    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y39         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.456     3.415 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]/Q
                         net (fo=2, routed)           0.594     4.009    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[5]
    SLICE_X48Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.665 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     4.665    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_13_n_0
    SLICE_X48Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.779 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     4.779    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_14_n_0
    SLICE_X48Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.893 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     4.893    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_16_n_0
    SLICE_X48Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.007 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     5.007    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_15_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.121 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.121    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_10_n_0
    SLICE_X48Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.235 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     5.235    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_11_n_0
    SLICE_X48Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.569 f  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.582     6.151    blk_diag1_i/midi_receiver_0/U0/p_0_in[30]
    SLICE_X48Y46         LUT2 (Prop_lut2_I0_O)        0.303     6.454 f  blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_7/O
                         net (fo=1, routed)           1.133     7.587    blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_7_n_0
    SLICE_X47Y41         LUT6 (Prop_lut6_I4_O)        0.124     7.711 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count[0]_i_1/O
                         net (fo=33, routed)          0.954     8.665    blk_diag1_i/midi_receiver_0/U0/clear
    SLICE_X49Y43         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                   1000.000  1000.000 r  
    PS7_X0Y0             PS7                          0.000  1000.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088  1001.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091  1001.179 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          1.493  1002.672    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y43         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[20]/C
                         clock pessimism              0.264  1002.936    
                         clock uncertainty          -15.000   987.936    
    SLICE_X49Y43         FDRE (Setup_fdre_C_R)       -0.429   987.507    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[20]
  -------------------------------------------------------------------
                         required time                        987.507    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                978.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.559     0.895    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y38         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[3]/Q
                         net (fo=2, routed)           0.119     1.155    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[3]
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.263 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.263    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_2_n_4
    SLICE_X49Y38         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.827     1.193    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y38         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[3]/C
                         clock pessimism             -0.299     0.895    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.105     1.000    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.559     0.895    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y39         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[7]/Q
                         net (fo=2, routed)           0.119     1.155    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[7]
    SLICE_X49Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.263 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.263    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[4]_i_1_n_4
    SLICE_X49Y39         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.827     1.193    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y39         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[7]/C
                         clock pessimism             -0.299     0.895    
    SLICE_X49Y39         FDRE (Hold_fdre_C_D)         0.105     1.000    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.560     0.896    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y40         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y40         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.156    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[11]
    SLICE_X49Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.264 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.264    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[8]_i_1_n_4
    SLICE_X49Y40         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.828     1.194    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y40         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[11]/C
                         clock pessimism             -0.298     0.896    
    SLICE_X49Y40         FDRE (Hold_fdre_C_D)         0.105     1.001    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.560     0.896    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y41         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y41         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.156    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[15]
    SLICE_X49Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.264 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.264    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[12]_i_1_n_4
    SLICE_X49Y41         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.828     1.194    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y41         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[15]/C
                         clock pessimism             -0.298     0.896    
    SLICE_X49Y41         FDRE (Hold_fdre_C_D)         0.105     1.001    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.560     0.896    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y42         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.156    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[19]
    SLICE_X49Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.264 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.264    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[16]_i_1_n_4
    SLICE_X49Y42         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.828     1.194    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y42         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[19]/C
                         clock pessimism             -0.298     0.896    
    SLICE_X49Y42         FDRE (Hold_fdre_C_D)         0.105     1.001    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.561     0.896    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y43         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y43         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[23]/Q
                         net (fo=2, routed)           0.119     1.157    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[23]
    SLICE_X49Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.265 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.265    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[20]_i_1_n_4
    SLICE_X49Y43         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.829     1.195    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y43         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[23]/C
                         clock pessimism             -0.298     0.897    
    SLICE_X49Y43         FDRE (Hold_fdre_C_D)         0.105     1.002    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.561     0.896    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y44         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y44         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[27]/Q
                         net (fo=2, routed)           0.119     1.157    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[27]
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.265 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.265    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[24]_i_1_n_4
    SLICE_X49Y44         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.829     1.195    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y44         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[27]/C
                         clock pessimism             -0.298     0.897    
    SLICE_X49Y44         FDRE (Hold_fdre_C_D)         0.105     1.002    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.561     0.896    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y45         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[31]/Q
                         net (fo=2, routed)           0.119     1.157    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[31]
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.265 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.265    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[28]_i_1_n_4
    SLICE_X49Y45         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.829     1.195    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y45         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[31]/C
                         clock pessimism             -0.298     0.897    
    SLICE_X49Y45         FDRE (Hold_fdre_C_D)         0.105     1.002    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.002    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.559     0.895    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y38         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y38         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[2]/Q
                         net (fo=2, routed)           0.120     1.156    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[2]
    SLICE_X49Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.267 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.267    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]_i_2_n_5
    SLICE_X49Y38         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.827     1.193    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y38         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[2]/C
                         clock pessimism             -0.299     0.895    
    SLICE_X49Y38         FDRE (Hold_fdre_C_D)         0.105     1.000    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.559     0.895    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y39         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[6]/Q
                         net (fo=2, routed)           0.120     1.156    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[6]
    SLICE_X49Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.267 r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.267    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[4]_i_1_n_5
    SLICE_X49Y39         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=33, routed)          0.827     1.193    blk_diag1_i/midi_receiver_0/U0/clk
    SLICE_X49Y39         FDRE                                         r  blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[6]/C
                         clock pessimism             -0.299     0.895    
    SLICE_X49Y39         FDRE (Hold_fdre_C_D)         0.105     1.000    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.000    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         1000.000    997.845    BUFGCTRL_X0Y18  blk_diag1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X49Y38    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X49Y40    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X49Y40    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X49Y41    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X49Y41    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X49Y41    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X49Y41    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X49Y42    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         1000.000    999.000    SLICE_X49Y42    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y38    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y38    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y40    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y40    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y40    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y40    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y41    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y41    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y41    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y41    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y38    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y38    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y40    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y40    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y40    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y40    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y41    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y41    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y41    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         500.000     499.500    SLICE_X49Y41    blk_diag1_i/midi_receiver_0/U0/clk_divider.count_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       35.342ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.342ns  (required time - arrival time)
  Source:                 blk_diag1_i/sck_divider/U0/counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_diag1_i/sck_divider/U0/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        4.059ns  (logic 0.890ns (21.929%)  route 3.169ns (78.071%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 42.860 - 40.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          1.864     3.158    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X112Y92        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDCE (Prop_fdce_C_Q)         0.518     3.676 r  blk_diag1_i/sck_divider/U0/counter_reg[31]/Q
                         net (fo=2, routed)           0.817     4.493    blk_diag1_i/sck_divider/U0/counter[31]
    SLICE_X111Y92        LUT4 (Prop_lut4_I2_O)        0.124     4.617 r  blk_diag1_i/sck_divider/U0/clk_div_i_7/O
                         net (fo=1, routed)           0.636     5.253    blk_diag1_i/sck_divider/U0/clk_div_i_7_n_0
    SLICE_X111Y91        LUT5 (Prop_lut5_I4_O)        0.124     5.377 r  blk_diag1_i/sck_divider/U0/clk_div_i_3/O
                         net (fo=32, routed)          1.715     7.093    blk_diag1_i/sck_divider/U0/clk_div_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I1_O)        0.124     7.217 r  blk_diag1_i/sck_divider/U0/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     7.217    blk_diag1_i/sck_divider/U0/counter_0[7]
    SLICE_X111Y86        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    41.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          1.681    42.860    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y86        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[7]/C
                         clock pessimism              0.269    43.129    
                         clock uncertainty           -0.601    42.528    
    SLICE_X111Y86        FDCE (Setup_fdce_C_D)        0.031    42.559    blk_diag1_i/sck_divider/U0/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         42.559    
                         arrival time                          -7.217    
  -------------------------------------------------------------------
                         slack                                 35.342    

Slack (MET) :             35.477ns  (required time - arrival time)
  Source:                 blk_diag1_i/sck_divider/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_diag1_i/sck_divider/U0/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.932ns  (logic 2.335ns (59.378%)  route 1.597ns (40.622%))
  Logic Levels:           9  (CARRY4=8 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 42.864 - 40.000 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          1.860     3.154    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y85        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDCE (Prop_fdce_C_Q)         0.456     3.610 r  blk_diag1_i/sck_divider/U0/counter_reg[2]/Q
                         net (fo=2, routed)           0.738     4.348    blk_diag1_i/sck_divider/U0/counter[2]
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.022 r  blk_diag1_i/sck_divider/U0/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.022    blk_diag1_i/sck_divider/U0/counter_reg[4]_i_2_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.136 r  blk_diag1_i/sck_divider/U0/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.136    blk_diag1_i/sck_divider/U0/counter_reg[8]_i_2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.250 r  blk_diag1_i/sck_divider/U0/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.250    blk_diag1_i/sck_divider/U0/counter_reg[12]_i_2_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  blk_diag1_i/sck_divider/U0/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.364    blk_diag1_i/sck_divider/U0/counter_reg[16]_i_2_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.478 r  blk_diag1_i/sck_divider/U0/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.478    blk_diag1_i/sck_divider/U0/counter_reg[20]_i_2_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.592 r  blk_diag1_i/sck_divider/U0/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.592    blk_diag1_i/sck_divider/U0/counter_reg[24]_i_2_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.706 r  blk_diag1_i/sck_divider/U0/counter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.706    blk_diag1_i/sck_divider/U0/counter_reg[28]_i_2_n_0
    SLICE_X110Y92        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.928 r  blk_diag1_i/sck_divider/U0/counter_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.860     6.787    blk_diag1_i/sck_divider/U0/data0[29]
    SLICE_X111Y92        LUT5 (Prop_lut5_I4_O)        0.299     7.086 r  blk_diag1_i/sck_divider/U0/counter[29]_i_1/O
                         net (fo=1, routed)           0.000     7.086    blk_diag1_i/sck_divider/U0/counter_0[29]
    SLICE_X111Y92        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    41.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          1.685    42.864    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y92        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[29]/C
                         clock pessimism              0.269    43.133    
                         clock uncertainty           -0.601    42.532    
    SLICE_X111Y92        FDCE (Setup_fdce_C_D)        0.031    42.563    blk_diag1_i/sck_divider/U0/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         42.563    
                         arrival time                          -7.086    
  -------------------------------------------------------------------
                         slack                                 35.477    

Slack (MET) :             35.510ns  (required time - arrival time)
  Source:                 blk_diag1_i/sck_divider/U0/counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_diag1_i/sck_divider/U0/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 0.890ns (22.876%)  route 3.001ns (77.124%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 42.860 - 40.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          1.864     3.158    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X112Y92        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDCE (Prop_fdce_C_Q)         0.518     3.676 r  blk_diag1_i/sck_divider/U0/counter_reg[31]/Q
                         net (fo=2, routed)           0.817     4.493    blk_diag1_i/sck_divider/U0/counter[31]
    SLICE_X111Y92        LUT4 (Prop_lut4_I2_O)        0.124     4.617 r  blk_diag1_i/sck_divider/U0/clk_div_i_7/O
                         net (fo=1, routed)           0.636     5.253    blk_diag1_i/sck_divider/U0/clk_div_i_7_n_0
    SLICE_X111Y91        LUT5 (Prop_lut5_I4_O)        0.124     5.377 r  blk_diag1_i/sck_divider/U0/clk_div_i_3/O
                         net (fo=32, routed)          1.547     6.925    blk_diag1_i/sck_divider/U0/clk_div_i_3_n_0
    SLICE_X111Y86        LUT5 (Prop_lut5_I1_O)        0.124     7.049 r  blk_diag1_i/sck_divider/U0/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     7.049    blk_diag1_i/sck_divider/U0/counter_0[5]
    SLICE_X111Y86        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    41.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          1.681    42.860    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y86        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[5]/C
                         clock pessimism              0.269    43.129    
                         clock uncertainty           -0.601    42.528    
    SLICE_X111Y86        FDCE (Setup_fdce_C_D)        0.031    42.559    blk_diag1_i/sck_divider/U0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         42.559    
                         arrival time                          -7.049    
  -------------------------------------------------------------------
                         slack                                 35.510    

Slack (MET) :             35.547ns  (required time - arrival time)
  Source:                 blk_diag1_i/sck_divider/U0/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_diag1_i/sck_divider/U0/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.828ns (21.440%)  route 3.034ns (78.560%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 42.864 - 40.000 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          1.860     3.154    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y86        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDCE (Prop_fdce_C_Q)         0.456     3.610 r  blk_diag1_i/sck_divider/U0/counter_reg[5]/Q
                         net (fo=2, routed)           0.696     4.306    blk_diag1_i/sck_divider/U0/counter[5]
    SLICE_X111Y86        LUT4 (Prop_lut4_I0_O)        0.124     4.430 r  blk_diag1_i/sck_divider/U0/clk_div_i_8/O
                         net (fo=1, routed)           0.636     5.066    blk_diag1_i/sck_divider/U0/clk_div_i_8_n_0
    SLICE_X111Y85        LUT5 (Prop_lut5_I4_O)        0.124     5.190 r  blk_diag1_i/sck_divider/U0/clk_div_i_4/O
                         net (fo=32, routed)          1.702     6.892    blk_diag1_i/sck_divider/U0/clk_div_i_4_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I2_O)        0.124     7.016 r  blk_diag1_i/sck_divider/U0/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     7.016    blk_diag1_i/sck_divider/U0/counter_0[30]
    SLICE_X111Y92        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    41.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          1.685    42.864    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y92        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[30]/C
                         clock pessimism              0.269    43.133    
                         clock uncertainty           -0.601    42.532    
    SLICE_X111Y92        FDCE (Setup_fdce_C_D)        0.031    42.563    blk_diag1_i/sck_divider/U0/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         42.563    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                 35.547    

Slack (MET) :             35.552ns  (required time - arrival time)
  Source:                 blk_diag1_i/sck_divider/U0/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_diag1_i/sck_divider/U0/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.850ns  (logic 0.828ns (21.507%)  route 3.022ns (78.493%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.860ns = ( 42.860 - 40.000 ) 
    Source Clock Delay      (SCD):    3.157ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          1.863     3.157    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y90        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y90        FDCE (Prop_fdce_C_Q)         0.456     3.613 r  blk_diag1_i/sck_divider/U0/counter_reg[22]/Q
                         net (fo=2, routed)           0.872     4.485    blk_diag1_i/sck_divider/U0/counter[22]
    SLICE_X111Y90        LUT4 (Prop_lut4_I3_O)        0.124     4.609 r  blk_diag1_i/sck_divider/U0/clk_div_i_6/O
                         net (fo=1, routed)           0.636     5.245    blk_diag1_i/sck_divider/U0/clk_div_i_6_n_0
    SLICE_X111Y89        LUT5 (Prop_lut5_I4_O)        0.124     5.369 r  blk_diag1_i/sck_divider/U0/clk_div_i_2/O
                         net (fo=32, routed)          1.514     6.883    blk_diag1_i/sck_divider/U0/clk_div_i_2_n_0
    SLICE_X111Y85        LUT5 (Prop_lut5_I0_O)        0.124     7.007 r  blk_diag1_i/sck_divider/U0/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     7.007    blk_diag1_i/sck_divider/U0/counter_0[3]
    SLICE_X111Y85        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    41.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          1.681    42.860    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y85        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[3]/C
                         clock pessimism              0.269    43.129    
                         clock uncertainty           -0.601    42.528    
    SLICE_X111Y85        FDCE (Setup_fdce_C_D)        0.031    42.559    blk_diag1_i/sck_divider/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         42.559    
                         arrival time                          -7.007    
  -------------------------------------------------------------------
                         slack                                 35.552    

Slack (MET) :             35.589ns  (required time - arrival time)
  Source:                 blk_diag1_i/sck_divider/U0/counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_diag1_i/sck_divider/U0/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.859ns  (logic 0.890ns (23.062%)  route 2.969ns (76.938%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 42.861 - 40.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          1.864     3.158    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X112Y92        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDCE (Prop_fdce_C_Q)         0.518     3.676 r  blk_diag1_i/sck_divider/U0/counter_reg[31]/Q
                         net (fo=2, routed)           0.817     4.493    blk_diag1_i/sck_divider/U0/counter[31]
    SLICE_X111Y92        LUT4 (Prop_lut4_I2_O)        0.124     4.617 r  blk_diag1_i/sck_divider/U0/clk_div_i_7/O
                         net (fo=1, routed)           0.636     5.253    blk_diag1_i/sck_divider/U0/clk_div_i_7_n_0
    SLICE_X111Y91        LUT5 (Prop_lut5_I4_O)        0.124     5.377 r  blk_diag1_i/sck_divider/U0/clk_div_i_3/O
                         net (fo=32, routed)          1.516     6.893    blk_diag1_i/sck_divider/U0/clk_div_i_3_n_0
    SLICE_X112Y87        LUT5 (Prop_lut5_I1_O)        0.124     7.017 r  blk_diag1_i/sck_divider/U0/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     7.017    blk_diag1_i/sck_divider/U0/counter_0[10]
    SLICE_X112Y87        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    41.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          1.682    42.861    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X112Y87        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[10]/C
                         clock pessimism              0.269    43.130    
                         clock uncertainty           -0.601    42.529    
    SLICE_X112Y87        FDCE (Setup_fdce_C_D)        0.077    42.606    blk_diag1_i/sck_divider/U0/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         42.606    
                         arrival time                          -7.017    
  -------------------------------------------------------------------
                         slack                                 35.589    

Slack (MET) :             35.601ns  (required time - arrival time)
  Source:                 blk_diag1_i/sck_divider/U0/counter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_diag1_i/sck_divider/U0/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.890ns (23.110%)  route 2.961ns (76.890%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 42.861 - 40.000 ) 
    Source Clock Delay      (SCD):    3.158ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          1.864     3.158    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X112Y92        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDCE (Prop_fdce_C_Q)         0.518     3.676 r  blk_diag1_i/sck_divider/U0/counter_reg[31]/Q
                         net (fo=2, routed)           0.817     4.493    blk_diag1_i/sck_divider/U0/counter[31]
    SLICE_X111Y92        LUT4 (Prop_lut4_I2_O)        0.124     4.617 r  blk_diag1_i/sck_divider/U0/clk_div_i_7/O
                         net (fo=1, routed)           0.636     5.253    blk_diag1_i/sck_divider/U0/clk_div_i_7_n_0
    SLICE_X111Y91        LUT5 (Prop_lut5_I4_O)        0.124     5.377 r  blk_diag1_i/sck_divider/U0/clk_div_i_3/O
                         net (fo=32, routed)          1.508     6.885    blk_diag1_i/sck_divider/U0/clk_div_i_3_n_0
    SLICE_X112Y87        LUT5 (Prop_lut5_I1_O)        0.124     7.009 r  blk_diag1_i/sck_divider/U0/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     7.009    blk_diag1_i/sck_divider/U0/counter_0[11]
    SLICE_X112Y87        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    41.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          1.682    42.861    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X112Y87        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[11]/C
                         clock pessimism              0.269    43.130    
                         clock uncertainty           -0.601    42.529    
    SLICE_X112Y87        FDCE (Setup_fdce_C_D)        0.081    42.610    blk_diag1_i/sck_divider/U0/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         42.610    
                         arrival time                          -7.009    
  -------------------------------------------------------------------
                         slack                                 35.601    

Slack (MET) :             35.619ns  (required time - arrival time)
  Source:                 blk_diag1_i/sck_divider/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_diag1_i/sck_divider/U0/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.790ns  (logic 2.241ns (59.125%)  route 1.549ns (40.875%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 42.864 - 40.000 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          1.860     3.154    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y85        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDCE (Prop_fdce_C_Q)         0.456     3.610 r  blk_diag1_i/sck_divider/U0/counter_reg[2]/Q
                         net (fo=2, routed)           0.738     4.348    blk_diag1_i/sck_divider/U0/counter[2]
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.022 r  blk_diag1_i/sck_divider/U0/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.022    blk_diag1_i/sck_divider/U0/counter_reg[4]_i_2_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.136 r  blk_diag1_i/sck_divider/U0/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.136    blk_diag1_i/sck_divider/U0/counter_reg[8]_i_2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.250 r  blk_diag1_i/sck_divider/U0/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.250    blk_diag1_i/sck_divider/U0/counter_reg[12]_i_2_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  blk_diag1_i/sck_divider/U0/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.364    blk_diag1_i/sck_divider/U0/counter_reg[16]_i_2_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.478 r  blk_diag1_i/sck_divider/U0/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.478    blk_diag1_i/sck_divider/U0/counter_reg[20]_i_2_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.592 r  blk_diag1_i/sck_divider/U0/counter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.592    blk_diag1_i/sck_divider/U0/counter_reg[24]_i_2_n_0
    SLICE_X110Y91        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.831 r  blk_diag1_i/sck_divider/U0/counter_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.812     6.642    blk_diag1_i/sck_divider/U0/data0[27]
    SLICE_X111Y91        LUT5 (Prop_lut5_I4_O)        0.302     6.944 r  blk_diag1_i/sck_divider/U0/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     6.944    blk_diag1_i/sck_divider/U0/counter_0[27]
    SLICE_X111Y91        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    41.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          1.685    42.864    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y91        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[27]/C
                         clock pessimism              0.269    43.133    
                         clock uncertainty           -0.601    42.532    
    SLICE_X111Y91        FDCE (Setup_fdce_C_D)        0.031    42.563    blk_diag1_i/sck_divider/U0/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         42.563    
                         arrival time                          -6.944    
  -------------------------------------------------------------------
                         slack                                 35.619    

Slack (MET) :             35.704ns  (required time - arrival time)
  Source:                 blk_diag1_i/sck_divider/U0/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_diag1_i/sck_divider/U0/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.702ns  (logic 2.107ns (56.909%)  route 1.595ns (43.091%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.863ns = ( 42.863 - 40.000 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          1.860     3.154    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y85        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDCE (Prop_fdce_C_Q)         0.456     3.610 r  blk_diag1_i/sck_divider/U0/counter_reg[2]/Q
                         net (fo=2, routed)           0.738     4.348    blk_diag1_i/sck_divider/U0/counter[2]
    SLICE_X110Y85        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.022 r  blk_diag1_i/sck_divider/U0/counter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.022    blk_diag1_i/sck_divider/U0/counter_reg[4]_i_2_n_0
    SLICE_X110Y86        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.136 r  blk_diag1_i/sck_divider/U0/counter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.136    blk_diag1_i/sck_divider/U0/counter_reg[8]_i_2_n_0
    SLICE_X110Y87        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.250 r  blk_diag1_i/sck_divider/U0/counter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.250    blk_diag1_i/sck_divider/U0/counter_reg[12]_i_2_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  blk_diag1_i/sck_divider/U0/counter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.364    blk_diag1_i/sck_divider/U0/counter_reg[16]_i_2_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.478 r  blk_diag1_i/sck_divider/U0/counter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.478    blk_diag1_i/sck_divider/U0/counter_reg[20]_i_2_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.700 r  blk_diag1_i/sck_divider/U0/counter_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.858     6.557    blk_diag1_i/sck_divider/U0/data0[21]
    SLICE_X111Y90        LUT5 (Prop_lut5_I4_O)        0.299     6.856 r  blk_diag1_i/sck_divider/U0/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     6.856    blk_diag1_i/sck_divider/U0/counter_0[21]
    SLICE_X111Y90        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    41.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          1.684    42.863    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y90        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[21]/C
                         clock pessimism              0.269    43.132    
                         clock uncertainty           -0.601    42.531    
    SLICE_X111Y90        FDCE (Setup_fdce_C_D)        0.029    42.560    blk_diag1_i/sck_divider/U0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         42.560    
                         arrival time                          -6.856    
  -------------------------------------------------------------------
                         slack                                 35.704    

Slack (MET) :             35.718ns  (required time - arrival time)
  Source:                 blk_diag1_i/sck_divider/U0/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_diag1_i/sck_divider/U0/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_fpga_2 rise@40.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.828ns (22.446%)  route 2.861ns (77.554%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.864ns = ( 42.864 - 40.000 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.601ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.200ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     1.193    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.294 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          1.860     3.154    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y86        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y86        FDCE (Prop_fdce_C_Q)         0.456     3.610 r  blk_diag1_i/sck_divider/U0/counter_reg[5]/Q
                         net (fo=2, routed)           0.696     4.306    blk_diag1_i/sck_divider/U0/counter[5]
    SLICE_X111Y86        LUT4 (Prop_lut4_I0_O)        0.124     4.430 r  blk_diag1_i/sck_divider/U0/clk_div_i_8/O
                         net (fo=1, routed)           0.636     5.066    blk_diag1_i/sck_divider/U0/clk_div_i_8_n_0
    SLICE_X111Y85        LUT5 (Prop_lut5_I4_O)        0.124     5.190 r  blk_diag1_i/sck_divider/U0/clk_div_i_4/O
                         net (fo=32, routed)          1.529     6.719    blk_diag1_i/sck_divider/U0/clk_div_i_4_n_0
    SLICE_X111Y92        LUT5 (Prop_lut5_I2_O)        0.124     6.843 r  blk_diag1_i/sck_divider/U0/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     6.843    blk_diag1_i/sck_divider/U0/counter_0[28]
    SLICE_X111Y92        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088    41.088    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    41.179 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          1.685    42.864    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y92        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[28]/C
                         clock pessimism              0.269    43.133    
                         clock uncertainty           -0.601    42.532    
    SLICE_X111Y92        FDCE (Setup_fdce_C_D)        0.029    42.561    blk_diag1_i/sck_divider/U0/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         42.561    
                         arrival time                          -6.843    
  -------------------------------------------------------------------
                         slack                                 35.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 blk_diag1_i/sck_divider/U0/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_diag1_i/sck_divider/U0/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          0.632     0.968    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X112Y85        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y85        FDCE (Prop_fdce_C_Q)         0.164     1.132 f  blk_diag1_i/sck_divider/U0/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.307    blk_diag1_i/sck_divider/U0/counter[0]
    SLICE_X112Y85        LUT1 (Prop_lut1_I0_O)        0.045     1.352 r  blk_diag1_i/sck_divider/U0/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.352    blk_diag1_i/sck_divider/U0/counter_0[0]
    SLICE_X112Y85        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          0.903     1.269    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X112Y85        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[0]/C
                         clock pessimism             -0.301     0.968    
    SLICE_X112Y85        FDCE (Hold_fdce_C_D)         0.120     1.088    blk_diag1_i/sck_divider/U0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.088    
                         arrival time                           1.352    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 blk_diag1_i/sck_divider/U0/clk_div_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_diag1_i/sck_divider/U0/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          0.634     0.970    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X112Y88        FDCE                                         r  blk_diag1_i/sck_divider/U0/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDCE (Prop_fdce_C_Q)         0.164     1.134 r  blk_diag1_i/sck_divider/U0/clk_div_reg/Q
                         net (fo=3, routed)           0.187     1.321    blk_diag1_i/sck_divider/U0/clk_out
    SLICE_X112Y88        LUT5 (Prop_lut5_I4_O)        0.045     1.366 r  blk_diag1_i/sck_divider/U0/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.366    blk_diag1_i/sck_divider/U0/clk_div_i_1_n_0
    SLICE_X112Y88        FDCE                                         r  blk_diag1_i/sck_divider/U0/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          0.906     1.272    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X112Y88        FDCE                                         r  blk_diag1_i/sck_divider/U0/clk_div_reg/C
                         clock pessimism             -0.302     0.970    
    SLICE_X112Y88        FDCE (Hold_fdce_C_D)         0.120     1.090    blk_diag1_i/sck_divider/U0/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.090    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 blk_diag1_i/sck_divider/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_diag1_i/sck_divider/U0/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.231ns (43.116%)  route 0.305ns (56.884%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          0.634     0.970    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y88        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  blk_diag1_i/sck_divider/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.149     1.260    blk_diag1_i/sck_divider/U0/counter[16]
    SLICE_X111Y89        LUT5 (Prop_lut5_I2_O)        0.045     1.305 r  blk_diag1_i/sck_divider/U0/clk_div_i_2/O
                         net (fo=32, routed)          0.156     1.460    blk_diag1_i/sck_divider/U0/clk_div_i_2_n_0
    SLICE_X112Y89        LUT5 (Prop_lut5_I0_O)        0.045     1.505 r  blk_diag1_i/sck_divider/U0/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     1.505    blk_diag1_i/sck_divider/U0/counter_0[20]
    SLICE_X112Y89        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          0.906     1.272    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X112Y89        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[20]/C
                         clock pessimism             -0.286     0.986    
    SLICE_X112Y89        FDCE (Hold_fdce_C_D)         0.120     1.106    blk_diag1_i/sck_divider/U0/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.505    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 blk_diag1_i/sck_divider/U0/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_diag1_i/sck_divider/U0/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.231ns (45.486%)  route 0.277ns (54.514%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          0.634     0.970    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y88        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y88        FDCE (Prop_fdce_C_Q)         0.141     1.111 r  blk_diag1_i/sck_divider/U0/counter_reg[16]/Q
                         net (fo=2, routed)           0.149     1.260    blk_diag1_i/sck_divider/U0/counter[16]
    SLICE_X111Y89        LUT5 (Prop_lut5_I2_O)        0.045     1.305 r  blk_diag1_i/sck_divider/U0/clk_div_i_2/O
                         net (fo=32, routed)          0.128     1.432    blk_diag1_i/sck_divider/U0/clk_div_i_2_n_0
    SLICE_X111Y89        LUT5 (Prop_lut5_I0_O)        0.045     1.477 r  blk_diag1_i/sck_divider/U0/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     1.477    blk_diag1_i/sck_divider/U0/counter_0[19]
    SLICE_X111Y89        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          0.906     1.272    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y89        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[19]/C
                         clock pessimism             -0.286     0.986    
    SLICE_X111Y89        FDCE (Hold_fdce_C_D)         0.092     1.078    blk_diag1_i/sck_divider/U0/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.477    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 blk_diag1_i/sck_divider/U0/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_diag1_i/sck_divider/U0/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.231ns (44.775%)  route 0.285ns (55.225%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          0.635     0.971    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y91        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  blk_diag1_i/sck_divider/U0/counter_reg[25]/Q
                         net (fo=2, routed)           0.145     1.257    blk_diag1_i/sck_divider/U0/counter[25]
    SLICE_X111Y91        LUT5 (Prop_lut5_I3_O)        0.045     1.302 r  blk_diag1_i/sck_divider/U0/clk_div_i_3/O
                         net (fo=32, routed)          0.140     1.442    blk_diag1_i/sck_divider/U0/clk_div_i_3_n_0
    SLICE_X111Y91        LUT5 (Prop_lut5_I1_O)        0.045     1.487 r  blk_diag1_i/sck_divider/U0/counter[27]_i_1/O
                         net (fo=1, routed)           0.000     1.487    blk_diag1_i/sck_divider/U0/counter_0[27]
    SLICE_X111Y91        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          0.907     1.273    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y91        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[27]/C
                         clock pessimism             -0.302     0.971    
    SLICE_X111Y91        FDCE (Hold_fdce_C_D)         0.092     1.063    blk_diag1_i/sck_divider/U0/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 blk_diag1_i/sck_divider/U0/counter_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_diag1_i/sck_divider/U0/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.446ns (71.918%)  route 0.174ns (28.082%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          0.635     0.971    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y92        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  blk_diag1_i/sck_divider/U0/counter_reg[30]/Q
                         net (fo=2, routed)           0.069     1.180    blk_diag1_i/sck_divider/U0/counter[30]
    SLICE_X110Y92        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.197     1.377 r  blk_diag1_i/sck_divider/U0/counter_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.106     1.483    blk_diag1_i/sck_divider/U0/data0[31]
    SLICE_X112Y92        LUT5 (Prop_lut5_I4_O)        0.108     1.591 r  blk_diag1_i/sck_divider/U0/counter[31]_i_1/O
                         net (fo=1, routed)           0.000     1.591    blk_diag1_i/sck_divider/U0/counter_0[31]
    SLICE_X112Y92        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          0.907     1.273    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X112Y92        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[31]/C
                         clock pessimism             -0.286     0.987    
    SLICE_X112Y92        FDCE (Hold_fdce_C_D)         0.120     1.107    blk_diag1_i/sck_divider/U0/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 blk_diag1_i/sck_divider/U0/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_diag1_i/sck_divider/U0/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.231ns (39.889%)  route 0.348ns (60.111%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          0.632     0.968    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y85        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y85        FDCE (Prop_fdce_C_Q)         0.141     1.109 r  blk_diag1_i/sck_divider/U0/counter_reg[3]/Q
                         net (fo=2, routed)           0.232     1.341    blk_diag1_i/sck_divider/U0/counter[3]
    SLICE_X111Y85        LUT5 (Prop_lut5_I1_O)        0.045     1.386 r  blk_diag1_i/sck_divider/U0/clk_div_i_4/O
                         net (fo=32, routed)          0.116     1.502    blk_diag1_i/sck_divider/U0/clk_div_i_4_n_0
    SLICE_X111Y85        LUT5 (Prop_lut5_I2_O)        0.045     1.547 r  blk_diag1_i/sck_divider/U0/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.547    blk_diag1_i/sck_divider/U0/counter_0[3]
    SLICE_X111Y85        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          0.903     1.269    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y85        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[3]/C
                         clock pessimism             -0.301     0.968    
    SLICE_X111Y85        FDCE (Hold_fdce_C_D)         0.092     1.060    blk_diag1_i/sck_divider/U0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.060    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 blk_diag1_i/sck_divider/U0/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_diag1_i/sck_divider/U0/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.231ns (37.970%)  route 0.377ns (62.030%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          0.635     0.971    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y91        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  blk_diag1_i/sck_divider/U0/counter_reg[25]/Q
                         net (fo=2, routed)           0.145     1.257    blk_diag1_i/sck_divider/U0/counter[25]
    SLICE_X111Y91        LUT5 (Prop_lut5_I3_O)        0.045     1.302 r  blk_diag1_i/sck_divider/U0/clk_div_i_3/O
                         net (fo=32, routed)          0.232     1.534    blk_diag1_i/sck_divider/U0/clk_div_i_3_n_0
    SLICE_X111Y90        LUT5 (Prop_lut5_I1_O)        0.045     1.579 r  blk_diag1_i/sck_divider/U0/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     1.579    blk_diag1_i/sck_divider/U0/counter_0[22]
    SLICE_X111Y90        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          0.907     1.273    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y90        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[22]/C
                         clock pessimism             -0.286     0.987    
    SLICE_X111Y90        FDCE (Hold_fdce_C_D)         0.092     1.079    blk_diag1_i/sck_divider/U0/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.079    
                         arrival time                           1.579    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 blk_diag1_i/sck_divider/U0/counter_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_diag1_i/sck_divider/U0/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.358ns (60.302%)  route 0.236ns (39.698%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          0.635     0.971    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y92        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y92        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  blk_diag1_i/sck_divider/U0/counter_reg[30]/Q
                         net (fo=2, routed)           0.069     1.180    blk_diag1_i/sck_divider/U0/counter[30]
    SLICE_X110Y92        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.290 r  blk_diag1_i/sck_divider/U0/counter_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.167     1.457    blk_diag1_i/sck_divider/U0/data0[30]
    SLICE_X111Y92        LUT5 (Prop_lut5_I4_O)        0.107     1.564 r  blk_diag1_i/sck_divider/U0/counter[30]_i_1/O
                         net (fo=1, routed)           0.000     1.564    blk_diag1_i/sck_divider/U0/counter_0[30]
    SLICE_X111Y92        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          0.907     1.273    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y92        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[30]/C
                         clock pessimism             -0.302     0.971    
    SLICE_X111Y92        FDCE (Hold_fdce_C_D)         0.092     1.063    blk_diag1_i/sck_divider/U0/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 blk_diag1_i/sck_divider/U0/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            blk_diag1_i/sck_divider/U0/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.231ns (37.907%)  route 0.378ns (62.093%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.971ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     0.310    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          0.635     0.971    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y91        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y91        FDCE (Prop_fdce_C_Q)         0.141     1.112 r  blk_diag1_i/sck_divider/U0/counter_reg[25]/Q
                         net (fo=2, routed)           0.145     1.257    blk_diag1_i/sck_divider/U0/counter[25]
    SLICE_X111Y91        LUT5 (Prop_lut5_I3_O)        0.045     1.302 r  blk_diag1_i/sck_divider/U0/clk_div_i_3/O
                         net (fo=32, routed)          0.233     1.535    blk_diag1_i/sck_divider/U0/clk_div_i_3_n_0
    SLICE_X111Y90        LUT5 (Prop_lut5_I1_O)        0.045     1.580 r  blk_diag1_i/sck_divider/U0/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     1.580    blk_diag1_i/sck_divider/U0/counter_0[21]
    SLICE_X111Y90        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     0.337    blk_diag1_i/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=33, routed)          0.907     1.273    blk_diag1_i/sck_divider/U0/clk_in
    SLICE_X111Y90        FDCE                                         r  blk_diag1_i/sck_divider/U0/counter_reg[21]/C
                         clock pessimism             -0.286     0.987    
    SLICE_X111Y90        FDCE (Hold_fdce_C_D)         0.091     1.078    blk_diag1_i/sck_divider/U0/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.502    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { blk_diag1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  blk_diag1_i/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X112Y88   blk_diag1_i/sck_divider/U0/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X112Y85   blk_diag1_i/sck_divider/U0/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X112Y87   blk_diag1_i/sck_divider/U0/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X112Y87   blk_diag1_i/sck_divider/U0/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X111Y87   blk_diag1_i/sck_divider/U0/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X111Y88   blk_diag1_i/sck_divider/U0/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X111Y88   blk_diag1_i/sck_divider/U0/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X111Y88   blk_diag1_i/sck_divider/U0/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X111Y88   blk_diag1_i/sck_divider/U0/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X112Y88   blk_diag1_i/sck_divider/U0/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X112Y88   blk_diag1_i/sck_divider/U0/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X112Y85   blk_diag1_i/sck_divider/U0/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X112Y85   blk_diag1_i/sck_divider/U0/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X112Y87   blk_diag1_i/sck_divider/U0/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X112Y87   blk_diag1_i/sck_divider/U0/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X112Y87   blk_diag1_i/sck_divider/U0/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X112Y87   blk_diag1_i/sck_divider/U0/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X111Y87   blk_diag1_i/sck_divider/U0/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X111Y87   blk_diag1_i/sck_divider/U0/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X112Y88   blk_diag1_i/sck_divider/U0/clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X112Y88   blk_diag1_i/sck_divider/U0/clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X112Y85   blk_diag1_i/sck_divider/U0/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X112Y85   blk_diag1_i/sck_divider/U0/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X112Y87   blk_diag1_i/sck_divider/U0/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X112Y87   blk_diag1_i/sck_divider/U0/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X112Y87   blk_diag1_i/sck_divider/U0/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X112Y87   blk_diag1_i/sck_divider/U0/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X111Y87   blk_diag1_i/sck_divider/U0/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X111Y87   blk_diag1_i/sck_divider/U0/counter_reg[12]/C



