// Seed: 1463743118
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1 ^ 1;
  module_2 modCall_1 (
      id_2,
      id_3,
      id_4,
      id_3,
      id_2,
      id_2,
      id_3,
      id_4,
      id_2,
      id_3,
      id_4,
      id_2,
      id_2,
      id_4,
      id_4
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  always @* begin : LABEL_0
    id_2 = id_4 ? 1 & 1'b0 : 1;
  end
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_16;
  tri  id_17 = 1;
endmodule
