blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_1,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
irMem.v,verilog,xil_defaultlib,../../../../lab_5.srcs/sources_1/ip/irMem_1/sim/irMem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
