
---------- Begin Simulation Statistics ----------
final_tick                               2109503552500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  81237                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703260                       # Number of bytes of host memory used
host_op_rate                                    81499                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28989.27                       # Real time elapsed on the host
host_tick_rate                               72768416                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2355000205                       # Number of instructions simulated
sim_ops                                    2362609107                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.109504                       # Number of seconds simulated
sim_ticks                                2109503552500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.920120                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              314406979                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           357605267                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         43009815                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        470626133                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          37681677                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       38716895                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1035218                       # Number of indirect misses.
system.cpu0.branchPred.lookups              603580656                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3960742                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801864                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         23500105                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555074415                       # Number of branches committed
system.cpu0.commit.bw_lim_events             59640164                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419490                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      143084541                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224943044                       # Number of instructions committed
system.cpu0.commit.committedOps            2228750197                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3778044732                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.589922                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.341355                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2695842019     71.36%     71.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    642073969     16.99%     88.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    154660447      4.09%     92.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    150743120      3.99%     96.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     45979458      1.22%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     15816870      0.42%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8018315      0.21%     98.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5270370      0.14%     98.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     59640164      1.58%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3778044732                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44163866                       # Number of function calls committed.
system.cpu0.commit.int_insts               2151027897                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691570771                       # Number of loads committed
system.cpu0.commit.membars                    7608889                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608895      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238888613     55.59%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18318071      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801411      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695372627     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264760530     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228750197                       # Class of committed instruction
system.cpu0.commit.refs                     960133185                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224943044                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228750197                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.893699                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.893699                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            730715195                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             19523672                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           306144997                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2425697927                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1384878652                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1666738499                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              23516092                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             24055467                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9534667                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  603580656                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                417178108                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2424333819                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             13326067                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          171                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2484201471                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          335                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               86051712                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.143254                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1348022854                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         352088656                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.589599                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3815383105                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.652752                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.913332                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2069398536     54.24%     54.24% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1290178757     33.82%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               240140243      6.29%     94.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               169782461      4.45%     98.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                32813671      0.86%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6594213      0.17%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2667411      0.07%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     449      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 3807364      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3815383105                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      397990313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            25446581                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               566328575                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.554751                       # Inst execution rate
system.cpu0.iew.exec_refs                  1034769437                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 272418675                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              601223532                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            765130436                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4833223                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         11944350                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           276210670                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2371771477                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            762350762                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         17504815                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2337373054                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2896708                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11690653                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              23516092                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             18564282                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       254616                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        36853178                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        89330                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        17115                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7942244                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     73559665                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      7648256                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         17115                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2948133                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      22498448                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1038696239                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2313826899                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840096                       # average fanout of values written-back
system.cpu0.iew.wb_producers                872604612                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.549163                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2314034569                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2853531173                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1492007191                       # number of integer regfile writes
system.cpu0.ipc                              0.528067                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.528067                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611816      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1285801138     54.60%     54.92% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18650009      0.79%     55.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802409      0.16%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.88% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           769943611     32.70%     88.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          269068834     11.43%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2354877869                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                80                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4798605                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002038                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 774485     16.14%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    31      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3381799     70.47%     86.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               642286     13.38%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2352064602                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8530259382                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2313826848                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2514808508                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2357129222                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2354877869                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           14642255                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      143021277                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           322042                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3222765                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     51330612                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3815383105                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.617206                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.848296                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2167310437     56.80%     56.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1115601795     29.24%     86.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          386345356     10.13%     96.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          125610819      3.29%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16402891      0.43%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1634273      0.04%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1712155      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             425986      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             339393      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3815383105                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.558906                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         41208419                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         9078869                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           765130436                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          276210670                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2891                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      4213373418                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5635079                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              644933570                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421428706                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              20556718                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1407296786                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              26960531                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               113431                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2936951186                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2410863462                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1569712088                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1651150030                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              39803297                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              23516092                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             88266503                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               148283378                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2936951142                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        220124                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8832                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 47186288                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8817                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6090202191                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4781061365                       # The number of ROB writes
system.cpu0.timesIdled                       41490893                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2858                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.666143                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17930165                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19142632                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1801921                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32352552                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            931243                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         945701                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14458                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35618557                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47775                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801576                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1397051                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29515198                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3073365                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405393                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14433937                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130057161                       # Number of instructions committed
system.cpu1.commit.committedOps             133858910                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    742407941                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.180304                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.835615                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    686739289     92.50%     92.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     27547469      3.71%     96.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9418869      1.27%     97.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8776842      1.18%     98.66% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2075274      0.28%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       859550      0.12%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3463570      0.47%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       453713      0.06%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3073365      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    742407941                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1456841                       # Number of function calls committed.
system.cpu1.commit.int_insts                125263155                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36888370                       # Number of loads committed
system.cpu1.commit.membars                    7603267                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603267      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77444419     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40689946     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8121134      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133858910                       # Class of committed instruction
system.cpu1.commit.refs                      48811092                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130057161                       # Number of Instructions Simulated
system.cpu1.committedOps                    133858910                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.750996                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.750996                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            660340034                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               421073                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17136744                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             154073664                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                22923617                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 52519681                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1398356                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1197492                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8013541                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35618557                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23327557                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    718109662                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               353006                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     156294883                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3606452                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.047621                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25282340                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18861408                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.208962                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         745195229                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.214839                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.647604                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               647524177     86.89%     86.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                57684460      7.74%     94.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23802517      3.19%     97.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11695023      1.57%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3247083      0.44%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  718535      0.10%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  522937      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      16      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     481      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           745195229                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        2762921                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1508915                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31577614                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.192652                       # Inst execution rate
system.cpu1.iew.exec_refs                    52095852                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12374533                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              565018548                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40178591                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802295                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1467400                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12794874                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148274824                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39721319                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1280950                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            144095833                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2700300                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6274481                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1398356                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13960939                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        64482                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1176627                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        43546                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1589                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         5475                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3290221                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       872152                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1589                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       513156                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        995759                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 82635336                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142996951                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.842850                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 69649183                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.191183                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     143053980                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               179059987                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96075353                       # number of integer regfile writes
system.cpu1.ipc                              0.173883                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.173883                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603370      5.23%      5.23% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85319530     58.69%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43827556     30.15%     94.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8626178      5.93%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145376783                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4106420                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028247                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 654436     15.94%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3094041     75.35%     91.28% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               357939      8.72%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             141879817                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1040365157                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142996939                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        162692030                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 136869102                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145376783                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405722                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14415913                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           309970                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           329                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6104729                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    745195229                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.195085                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.643932                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          654246569     87.80%     87.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           60490208      8.12%     95.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17409442      2.34%     98.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6094543      0.82%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4921647      0.66%     99.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             692351      0.09%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             925500      0.12%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             237033      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             177936      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      745195229                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.194365                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23852015                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2334271                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40178591                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12794874                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       747958150                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3471028522                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              607786974                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89318505                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              25009580                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                26273650                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6681447                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                99177                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            189763121                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             151890700                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          102000284                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54653975                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21853096                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1398356                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             55058889                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12681779                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       189763109                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         23385                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               656                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 51294248                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           656                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   887627189                       # The number of ROB reads
system.cpu1.rob.rob_writes                  299381146                       # The number of ROB writes
system.cpu1.timesIdled                          57396                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         24559039                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             22608491                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            50840878                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             183321                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4440214                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     28489801                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      56870754                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       745159                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       187672                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     96829618                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9402597                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    193650095                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9590269                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2109503552500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           23648467                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5597317                       # Transaction distribution
system.membus.trans_dist::CleanEvict         22783491                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              327                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            263                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4839196                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4839192                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      23648467                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1691                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     85358411                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               85358411                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2181438464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2181438464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              529                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          28489944                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                28489944    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            28489944                       # Request fanout histogram
system.membus.respLayer1.occupancy       146496383005                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         85165382658                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2109503552500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2109503552500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2109503552500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2109503552500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2109503552500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2109503552500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2109503552500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2109503552500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2109503552500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2109503552500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       563508400                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   842606322.185396                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      7260000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1920215000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2106686010500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2817542000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2109503552500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    359015059                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       359015059                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    359015059                       # number of overall hits
system.cpu0.icache.overall_hits::total      359015059                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     58163049                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      58163049                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     58163049                       # number of overall misses
system.cpu0.icache.overall_misses::total     58163049                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 893852208493                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 893852208493                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 893852208493                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 893852208493                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    417178108                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    417178108                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    417178108                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    417178108                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.139420                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.139420                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.139420                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.139420                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15368.042492                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15368.042492                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15368.042492                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15368.042492                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3485                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               65                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.615385                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     51823994                       # number of writebacks
system.cpu0.icache.writebacks::total         51823994                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      6339022                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      6339022                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      6339022                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      6339022                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     51824027                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     51824027                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     51824027                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     51824027                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 742113921994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 742113921994                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 742113921994                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 742113921994                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.124225                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.124225                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.124225                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.124225                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14319.881432                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14319.881432                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14319.881432                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14319.881432                       # average overall mshr miss latency
system.cpu0.icache.replacements              51823994                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    359015059                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      359015059                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     58163049                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     58163049                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 893852208493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 893852208493                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    417178108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    417178108                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.139420                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.139420                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15368.042492                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15368.042492                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      6339022                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      6339022                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     51824027                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     51824027                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 742113921994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 742113921994                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.124225                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.124225                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14319.881432                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14319.881432                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2109503552500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999978                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          410837666                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         51823994                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.927557                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999978                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        886180242                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       886180242                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2109503552500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    923962151                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       923962151                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    923962151                       # number of overall hits
system.cpu0.dcache.overall_hits::total      923962151                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     57280858                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      57280858                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     57280858                       # number of overall misses
system.cpu0.dcache.overall_misses::total     57280858                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2102476080090                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2102476080090                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2102476080090                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2102476080090                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    981243009                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    981243009                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    981243009                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    981243009                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.058376                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.058376                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.058376                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.058376                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 36704.689027                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36704.689027                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 36704.689027                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36704.689027                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17167961                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2234963                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           274065                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          18548                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.641932                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   120.496172                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     41283748                       # number of writebacks
system.cpu0.dcache.writebacks::total         41283748                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17454693                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17454693                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17454693                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17454693                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     39826165                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     39826165                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     39826165                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     39826165                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 877027309861                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 877027309861                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 877027309861                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 877027309861                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.040587                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.040587                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.040587                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.040587                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22021.384933                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22021.384933                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22021.384933                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22021.384933                       # average overall mshr miss latency
system.cpu0.dcache.replacements              41283748                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    671660440                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      671660440                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     44827893                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     44827893                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1357090184500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1357090184500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    716488333                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    716488333                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.062566                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.062566                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30273.343084                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30273.343084                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      9812579                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      9812579                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     35015314                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     35015314                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 649487056500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 649487056500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.048871                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.048871                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18548.657210                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18548.657210                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    252301711                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     252301711                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     12452965                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12452965                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 745385895590                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 745385895590                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264754676                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264754676                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.047036                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.047036                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 59856.098173                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 59856.098173                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7642114                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7642114                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4810851                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4810851                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 227540253361                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 227540253361                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018171                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018171                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 47297.297996                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47297.297996                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         4554                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         4554                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1386                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1386                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10055000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10055000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.233333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.233333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7254.689755                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7254.689755                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1370                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1370                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1104000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1104000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002694                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002694                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        69000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        69000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       629000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       629000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5873                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.023838                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.023838                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4492.857143                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4492.857143                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          140                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       489000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       489000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.023838                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.023838                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3492.857143                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3492.857143                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2336679                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2336679                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465185                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465185                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 127152502000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 127152502000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801864                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801864                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385386                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385386                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86782.557834                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86782.557834                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465185                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465185                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 125687317000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 125687317000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385386                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385386                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85782.557834                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85782.557834                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2109503552500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995142                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          967600585                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         41291129                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.433619                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995142                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999848                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999848                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2011404533                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2011404533                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2109503552500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            50073846                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            36914060                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               49279                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              581455                       # number of demand (read+write) hits
system.l2.demand_hits::total                 87618640                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           50073846                       # number of overall hits
system.l2.overall_hits::.cpu0.data           36914060                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              49279                       # number of overall hits
system.l2.overall_hits::.cpu1.data             581455                       # number of overall hits
system.l2.overall_hits::total                87618640                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           1750177                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4367505                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17367                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3050089                       # number of demand (read+write) misses
system.l2.demand_misses::total                9185138                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          1750177                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4367505                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17367                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3050089                       # number of overall misses
system.l2.overall_misses::total               9185138                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 135289065919                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 476528837770                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1635659967                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 344387538595                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     957841102251                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 135289065919                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 476528837770                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1635659967                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 344387538595                       # number of overall miss cycles
system.l2.overall_miss_latency::total    957841102251                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        51824023                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        41281565                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           66646                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3631544                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             96803778                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       51824023                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       41281565                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          66646                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3631544                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            96803778                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.033772                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.105798                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.260586                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.839888                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.094884                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.033772                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.105798                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.260586                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.839888                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.094884                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 77300.219303                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 109107.794443                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94182.067542                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112910.652310                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104281.623450                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 77300.219303                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 109107.794443                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94182.067542                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112910.652310                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104281.623450                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1994491                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     58108                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.323862                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  19040303                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5597317                       # number of writebacks
system.l2.writebacks::total                   5597317                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            217                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         382667                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            216                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         176606                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              559706                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           217                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        382667                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           216                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        176606                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             559706                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      1749960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3984838                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        17151                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2873483                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8625432                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      1749960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3984838                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        17151                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2873483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     20124918                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         28750350                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 117774025919                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 404763248810                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1449905968                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 298282851319                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 822270032016                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 117774025919                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 404763248810                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1449905968                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 298282851319                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1909282757165                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2731552789181                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.033767                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.096528                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.257345                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.791257                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.089102                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.033767                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.096528                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.257345                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.791257                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.296996                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 67300.981690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101575.835407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 84537.692729                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 103805.330089                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95330.881052                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 67300.981690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101575.835407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 84537.692729                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 103805.330089                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94871.579460                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95009.375162                       # average overall mshr miss latency
system.l2.replacements                       37654313                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9309318                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9309318                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9309318                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9309318                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     87126915                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         87126915                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     87126915                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     87126915                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     20124918                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       20124918                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1909282757165                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1909282757165                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94871.579460                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94871.579460                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 43                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       299000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       299000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               49                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.714286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.877551                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10678.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6953.488372                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       557000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       292000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       849000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.714286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.877551                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19892.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19466.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19744.186047                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.782609                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.769231                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       362000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       402000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.782609                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.769231                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20111.111111                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20100                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3377103                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           274640                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3651743                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2889653                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2194792                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5084445                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 304978241762                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 236863546490                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  541841788252                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6266756                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2469432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8736188                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.461108                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.888784                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.581998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105541.475659                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107920.726196                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106568.521884                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       174203                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        78373                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           252576                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2715450                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2116419                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4831869                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 261196632239                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 206618538275                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 467815170514                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.433310                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.857047                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.553087                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96189.078141                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97626.480520                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96818.678345                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      50073846                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         49279                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           50123125                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      1750177                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17367                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          1767544                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 135289065919                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1635659967                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 136924725886                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     51824023                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        66646                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       51890669                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.033772                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.260586                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.034063                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 77300.219303                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94182.067542                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77466.091869                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          217                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          216                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           433                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      1749960                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        17151                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      1767111                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 117774025919                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1449905968                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 119223931887                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.033767                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.257345                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.034055                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 67300.981690                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 84537.692729                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67468.275557                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     33536957                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       306815                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          33843772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1477852                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       855297                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2333149                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 171550596008                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 107523992105                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 279074588113                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     35014809                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1162112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      36176921                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.042206                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.735985                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.064493                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 116081.039243                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 125715.385539                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119612.844320                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       208464                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        98233                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       306697                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1269388                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       757064                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2026452                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 143566616571                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  91664313044                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 235230929615                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.036253                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.651455                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.056015                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 113099.081267                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 121078.684291                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 116080.188238                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          146                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           52                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               198                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1924                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          407                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2331                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     44257923                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      7832449                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     52090372                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         2070                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          459                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          2529                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.929469                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.886710                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.921708                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 23003.078482                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 19244.346437                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 22346.791935                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          550                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           91                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          641                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1374                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          316                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1690                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     27379447                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      6478969                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     33858416                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.663768                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.688453                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.668248                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19926.817322                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20503.066456                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20034.565680                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2109503552500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2109503552500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999959                       # Cycle average of tags in use
system.l2.tags.total_refs                   212542595                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  37655151                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.644449                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.736746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.098094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.530832                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.011877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.342038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.280372                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.449012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.064033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.148919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000186                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.005344                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.332506                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1583596175                       # Number of tag accesses
system.l2.tags.data_accesses               1583596175                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2109503552500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     111997568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     255544192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1097664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     184107200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1270463552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1823210176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    111997568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1097664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     113095232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    358228288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       358228288                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        1749962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3992878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          17151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2876675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     19850993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            28487659                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5597317                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5597317                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         53091908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        121139494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           520342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         87275132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    602257128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             864284004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     53091908                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       520342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         53612250                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      169816395                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            169816395                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      169816395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        53091908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       121139494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          520342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        87275132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    602257128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034100398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5482830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   1749962.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3854610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     17151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2791556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  19829583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020102309750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       336428                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       336428                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            47363966                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5164355                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    28487659                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5597317                       # Number of write requests accepted
system.mem_ctrls.readBursts                  28487659                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5597317                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 244797                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                114487                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1435404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1448735                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1734884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           3231762                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1715595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2366841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1687999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1617362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1578077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1589927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1692677                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1483590                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1481856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2015908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1451788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1710457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            288447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            293495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            332414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            329069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            410438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            391937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            408540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            384273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            367379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            378700                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           357054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           326438                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           307911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           317434                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           297822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           291447                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1217436292813                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               141214310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1746989955313                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43105.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61855.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 23069081                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2926600                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              28487659                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5597317                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5233319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3854657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2831812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2170153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1675722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1632567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1583801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1502805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1301239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  921710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 869773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                1872512                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 900634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 517743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 451990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 395156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 321826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 180650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  19576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5217                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  31779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  35395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 132333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 232632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 285808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 312197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 326188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 334156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 339954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 346098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 353050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 368061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 356098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 353268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 342584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 332710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 330162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 329361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  24255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  10465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  12451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  14933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  16624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  17511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  17566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  17453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  17099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  16885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  16486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  16130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  15754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  15420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  14964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  14539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  15916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   7428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7729971                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    279.229926                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.114360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   301.525967                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2895319     37.46%     37.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2189774     28.33%     65.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       506887      6.56%     72.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       423411      5.48%     77.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       601521      7.78%     85.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       249665      3.23%     88.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       109431      1.42%     90.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        96487      1.25%     91.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       657476      8.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7729971                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       336428                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      83.949074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     53.217843                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1354.792374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       336427    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::753664-786431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        336428                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       336428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.297092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.276858                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.856502                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           292817     87.04%     87.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6375      1.89%     88.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            25704      7.64%     96.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             7137      2.12%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2527      0.75%     99.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1060      0.32%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              488      0.15%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              201      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               82      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        336428                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1807543168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                15667008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               350899072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1823210176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            358228288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       856.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       166.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    864.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    169.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2109503465500                       # Total gap between requests
system.mem_ctrls.avgGap                      61889.54                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    111997568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    246695040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1097664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    178659584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1269093312                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    350899072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 53091907.746384322643                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 116944595.664528980851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 520342.333009652502                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 84692715.396600395441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 601607572.784592390060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 166342015.202650368214                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      1749962                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3992878                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        17151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2876675                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     19850993                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5597317                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  45812163484                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 240290058052                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    727890798                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 179422694647                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1280737148332                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 50724325774798                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     26178.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60179.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42440.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62371.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64517.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9062257.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    77.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          26558479500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          14116151445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         92850559200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13802645700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     166521956640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     517527236970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     374236954080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1205613983535                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        571.515503                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 966740587988                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  70440760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1072322204512                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          28633570560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          15219088500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        108803475480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14817559860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     166521956640.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     719888534370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     203827440480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1257711625890                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        596.212139                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 521754491835                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  70440760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1517308300665                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                169                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20414080152.941177                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   97144642598.291275                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           80     94.12%     94.12% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.18%     95.29% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.18%     96.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.18%     97.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.18%     98.82% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7e+11-7.5e+11            1      1.18%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        72000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 748744939500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             85                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   374306739500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1735196813000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2109503552500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23254615                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23254615                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23254615                       # number of overall hits
system.cpu1.icache.overall_hits::total       23254615                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        72942                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         72942                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        72942                       # number of overall misses
system.cpu1.icache.overall_misses::total        72942                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2495664000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2495664000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2495664000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2495664000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23327557                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23327557                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23327557                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23327557                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003127                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003127                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003127                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003127                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 34214.362096                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 34214.362096                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 34214.362096                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 34214.362096                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            7                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        66614                       # number of writebacks
system.cpu1.icache.writebacks::total            66614                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6296                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6296                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6296                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6296                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        66646                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        66646                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        66646                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        66646                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2300203500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2300203500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2300203500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2300203500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002857                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002857                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002857                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002857                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 34513.751763                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 34513.751763                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 34513.751763                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 34513.751763                       # average overall mshr miss latency
system.cpu1.icache.replacements                 66614                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23254615                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23254615                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        72942                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        72942                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2495664000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2495664000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23327557                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23327557                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003127                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003127                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 34214.362096                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 34214.362096                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6296                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6296                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        66646                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        66646                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2300203500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2300203500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002857                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002857                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 34513.751763                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 34513.751763                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2109503552500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995010                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22977781                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            66614                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           344.939217                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        327721000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995010                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999844                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999844                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46721760                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46721760                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2109503552500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37755216                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37755216                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37755216                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37755216                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8654295                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8654295                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8654295                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8654295                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 967887621813                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 967887621813                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 967887621813                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 967887621813                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46409511                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46409511                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46409511                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46409511                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.186477                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.186477                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.186477                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.186477                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 111838.991138                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111838.991138                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 111838.991138                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111838.991138                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4825960                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1488615                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            62284                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          10509                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    77.483142                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   141.651442                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3631883                       # number of writebacks
system.cpu1.dcache.writebacks::total          3631883                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6361059                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6361059                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6361059                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6361059                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2293236                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2293236                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2293236                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2293236                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 238631592749                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 238631592749                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 238631592749                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 238631592749                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.049413                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049413                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.049413                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049413                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104058.890035                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104058.890035                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104058.890035                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104058.890035                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3631883                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33190883                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33190883                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5097929                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5097929                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 525768866000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 525768866000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38288812                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38288812                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.133144                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.133144                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 103133.814928                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103133.814928                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3935587                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3935587                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1162342                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1162342                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 113558570500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 113558570500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030357                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030357                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 97698.070361                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 97698.070361                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4564333                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4564333                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3556366                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3556366                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 442118755813                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 442118755813                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8120699                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8120699                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.437938                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.437938                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 124317.563438                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 124317.563438                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2425472                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2425472                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1130894                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1130894                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 125073022249                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 125073022249                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.139261                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.139261                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 110596.591943                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 110596.591943                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          331                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          331                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          153                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6709000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6709000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          484                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.316116                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.316116                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43849.673203                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43849.673203                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          104                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2787000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2787000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.101240                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.101240                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 56877.551020                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 56877.551020                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          313                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          313                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          129                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          129                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1084000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1084000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.291855                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.291855                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8403.100775                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8403.100775                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          129                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          129                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       955000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       955000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.291855                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.291855                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7403.100775                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7403.100775                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2455330                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2455330                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1346246                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1346246                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 121010493500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 121010493500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801576                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.354128                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.354128                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89887.356026                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89887.356026                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1346246                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1346246                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 119664247500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 119664247500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.354128                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.354128                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88887.356026                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88887.356026                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2109503552500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.389055                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43848560                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3639380                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.048360                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        327732500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.389055                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.949658                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.949658                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104063432                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104063432                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2109503552500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          88068323                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14906635                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     87496916                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        32056996                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         34583897                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             331                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           269                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            600                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8750387                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8750387                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      51890673                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     36177651                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2529                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         2529                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    155472043                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    123858919                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       199906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10903588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             290434456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6633473024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5284179904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8528640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    464859200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            12391040768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        72253669                       # Total snoops (count)
system.tol2bus.snoopTraffic                 359184064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        169073013                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.062339                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.246389                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              158723352     93.88%     93.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1               10159984      6.01%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 189207      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    470      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          169073013                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       193641910145                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       61942503138                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       77758582323                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5460339864                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         100130176                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2356133329500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 496299                       # Simulator instruction rate (inst/s)
host_mem_usage                                 711188                       # Number of bytes of host memory used
host_op_rate                                   497867                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  5463.51                       # Real time elapsed on the host
host_tick_rate                               45141294                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2711530577                       # Number of instructions simulated
sim_ops                                    2720099918                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.246630                       # Number of seconds simulated
sim_ticks                                246629777000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.353645                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               39471605                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            42281804                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          7028236                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         71842089                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             49892                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          65650                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           15758                       # Number of indirect misses.
system.cpu0.branchPred.lookups               77796071                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10924                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          9651                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5346303                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  38590779                       # Number of branches committed
system.cpu0.commit.bw_lim_events             11252229                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1375854                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      116239825                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           181927275                       # Number of instructions committed
system.cpu0.commit.committedOps             182608165                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    458758564                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.398049                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.440596                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    398895560     86.95%     86.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     31778949      6.93%     93.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6156111      1.34%     95.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4576130      1.00%     96.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1495256      0.33%     96.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1107820      0.24%     96.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1224915      0.27%     97.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2271594      0.50%     97.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     11252229      2.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    458758564                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3613                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               89575                       # Number of function calls committed.
system.cpu0.commit.int_insts                179040440                       # Number of committed integer instructions.
system.cpu0.commit.loads                     42118171                       # Number of loads committed
system.cpu0.commit.membars                    1024494                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1025259      0.56%      0.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       133739005     73.24%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           7606      0.00%     73.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            2228      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           510      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1531      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           255      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          337      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     73.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       42127194     23.07%     96.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5703260      3.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          628      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          336      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        182608165                       # Class of committed instruction
system.cpu0.commit.refs                      47831418                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  181927275                       # Number of Instructions Simulated
system.cpu0.committedOps                    182608165                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.696491                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.696491                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            274739646                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1689606                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            34440398                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             326095492                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                31951587                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                161450026                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5348499                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              5276132                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6335496                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   77796071                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 22373994                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    444279324                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               276817                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          418                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     371960766                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  31                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               14060864                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.158585                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          28515049                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          39521497                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.758229                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         479825254                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.778527                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.978683                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               244322087     50.92%     50.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               133032208     27.73%     78.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                75037086     15.64%     94.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                23184902      4.83%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 1889746      0.39%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1642323      0.34%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  271550      0.06%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   67113      0.01%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  378239      0.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           479825254                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     3116                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2353                       # number of floating regfile writes
system.cpu0.idleCycles                       10740084                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5851651                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                53345242                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.535234                       # Inst execution rate
system.cpu0.iew.exec_refs                    74830860                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   5877538                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              146075574                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             69680139                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            533268                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3420400                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6105168                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          298667129                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             68953322                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6061914                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            262567348                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1268795                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             17935766                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5348499                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             20178357                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1560030                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          101279                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          330                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          561                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     27561968                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       391921                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           561                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1894592                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       3957059                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                198132967                       # num instructions consuming a value
system.cpu0.iew.wb_count                    249142099                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.798619                       # average fanout of values written-back
system.cpu0.iew.wb_producers                158232701                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.507867                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     249789017                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               336571623                       # number of integer regfile reads
system.cpu0.int_regfile_writes              189980887                       # number of integer regfile writes
system.cpu0.ipc                              0.370852                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.370852                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1027033      0.38%      0.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            190559541     70.94%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                8151      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2279      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 18      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                510      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1545      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              4      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                255      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               337      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            71154800     26.49%     97.81% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            5873682      2.19%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            767      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           340      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             268629262                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3822                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               7618                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3726                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3947                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3102034                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.011548                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1802232     58.10%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    12      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     55      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     58.10% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1253931     40.42%     98.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                45758      1.48%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               30      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             270700441                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1021315707                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    249138373                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        414722698                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 296895221                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                268629262                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1771908                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      116058966                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1137513                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        396054                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     57236904                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    479825254                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.559848                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.148876                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          343653369     71.62%     71.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           70381589     14.67%     86.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           32428564      6.76%     93.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14926589      3.11%     96.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10904367      2.27%     98.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2758258      0.57%     99.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2545217      0.53%     99.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1887690      0.39%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             339611      0.07%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      479825254                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.547591                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          1289227                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          157468                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            69680139                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6105168                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5669                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2649                       # number of misc regfile writes
system.cpu0.numCycles                       490565338                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2694219                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              194535155                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            137677167                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5428576                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                39905889                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              39937140                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1289595                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            404309998                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             314016349                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          241269532                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                157474298                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               3806057                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5348499                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             51358669                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               103592369                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             3152                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       404306846                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles      31202744                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            514546                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 22326502                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        514684                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   746333941                       # The number of ROB reads
system.cpu0.rob.rob_writes                  618829982                       # The number of ROB writes
system.cpu0.timesIdled                         123749                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1710                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.863231                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               38097347                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            39331072                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          6773794                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         68610942                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             29022                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          34979                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5957                       # Number of indirect misses.
system.cpu1.branchPred.lookups               74333407                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1811                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          8911                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          5191261                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  36934165                       # Number of branches committed
system.cpu1.commit.bw_lim_events             11101983                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         570742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      115400694                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           174603097                       # Number of instructions committed
system.cpu1.commit.committedOps             174882646                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    428289587                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.408328                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.470092                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    372323383     86.93%     86.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     29394756      6.86%     93.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5401581      1.26%     95.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4299687      1.00%     96.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1395529      0.33%     96.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1037103      0.24%     96.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1146783      0.27%     96.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2188782      0.51%     97.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     11101983      2.59%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    428289587                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               37744                       # Number of function calls committed.
system.cpu1.commit.int_insts                171949452                       # Number of committed integer instructions.
system.cpu1.commit.loads                     40422478                       # Number of loads committed
system.cpu1.commit.membars                     422548                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       422548      0.24%      0.24% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       129256669     73.91%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            317      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             382      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     74.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40431389     23.12%     97.27% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4771341      2.73%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        174882646                       # Class of committed instruction
system.cpu1.commit.refs                      45202730                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  174603097                       # Number of Instructions Simulated
system.cpu1.committedOps                    174882646                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.586745                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.586745                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            250467187                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1589476                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            33810386                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             317127887                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                28838522                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                158631120                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               5192302                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              5151968                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5994182                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   74333407                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 20483844                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    418054342                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               256473                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     357836578                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               13549670                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.164581                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          24294106                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          38126369                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.792281                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         449123313                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.797789                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.962421                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               221382134     49.29%     49.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               129041562     28.73%     78.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                72821285     16.21%     94.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22277915      4.96%     99.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1762367      0.39%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1591940      0.35%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   67042      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   56216      0.01%     99.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  122852      0.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           449123313                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2530448                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             5691731                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                51625392                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.563449                       # Inst execution rate
system.cpu1.iew.exec_refs                    71905129                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   4940548                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              146736514                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             67705277                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            175834                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          3448993                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5010787                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          290109097                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             66964581                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          6027673                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            254483962                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1275440                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             16108882                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               5192302                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             18364083                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1523614                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           91266                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          243                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     27282799                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       230535                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           217                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1858209                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       3833522                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                193719268                       # num instructions consuming a value
system.cpu1.iew.wb_count                    241220501                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.797934                       # average fanout of values written-back
system.cpu1.iew.wb_producers                154575102                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.534083                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     241861614                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               325836024                       # number of integer regfile reads
system.cpu1.int_regfile_writes              185088498                       # number of integer regfile writes
system.cpu1.ipc                              0.386586                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.386586                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           423419      0.16%      0.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            186009977     71.40%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 322      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  382      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.56% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            69141885     26.54%     98.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4935650      1.89%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             260511635                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3033890                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.011646                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1806558     59.55%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     59.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1224246     40.35%     99.90% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 3086      0.10%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             263122106                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         974311798                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    241220501                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        405335759                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 289465392                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                260511635                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             643705                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      115226451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1131325                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         72963                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     56781239                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    449123313                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.580045                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.168163                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          318104843     70.83%     70.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           66509769     14.81%     85.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           32050454      7.14%     92.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14518994      3.23%     96.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           10622752      2.37%     98.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            2585614      0.58%     98.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2526623      0.56%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1868952      0.42%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             335312      0.07%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      449123313                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.576795                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           785473                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           65902                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            67705277                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5010787                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    871                       # number of misc regfile reads
system.cpu1.numCycles                       451653761                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    41527906                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              193128959                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            132915697                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5451242                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                36601572                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              38925218                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1269574                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            393074704                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             305538891                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          236221545                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                154510214                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2529591                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               5192302                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             48861384                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               103305848                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       393074704                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles      10828882                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            157588                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 21306742                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        157702                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   707466836                       # The number of ROB reads
system.cpu1.rob.rob_writes                  601467430                       # The number of ROB writes
system.cpu1.timesIdled                          25253                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         21574179                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             10616621                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            33955872                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             281874                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2213388                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     24971658                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      49407331                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1313744                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       465794                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     11322589                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7870456                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     22653042                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8336250                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 246629777000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           24690328                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       857457                       # Transaction distribution
system.membus.trans_dist::WritebackClean            8                       # Transaction distribution
system.membus.trans_dist::CleanEvict         23578602                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            99729                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4118                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176500                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176088                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      24690328                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           589                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     74273747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               74273747                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1646328384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1646328384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            98371                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          24971264                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                24971264    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            24971264                       # Request fanout histogram
system.membus.respLayer1.occupancy       126923441805                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             51.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         57123306976                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              23.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   246629777000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 246629777000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 246629777000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 246629777000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 246629777000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   246629777000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 246629777000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 246629777000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 246629777000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 246629777000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                282                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          141                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9554468.085106                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   18492006.107004                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          141    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        35500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    135731000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            141                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   245282597000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1347180000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 246629777000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     22244575                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        22244575                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     22244575                       # number of overall hits
system.cpu0.icache.overall_hits::total       22244575                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       129419                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        129419                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       129419                       # number of overall misses
system.cpu0.icache.overall_misses::total       129419                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8525650996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8525650996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8525650996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8525650996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     22373994                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     22373994                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     22373994                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     22373994                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005784                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005784                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005784                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005784                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65876.347337                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65876.347337                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65876.347337                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65876.347337                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        10043                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          128                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              215                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    46.711628                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    42.666667                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       119236                       # number of writebacks
system.cpu0.icache.writebacks::total           119236                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10110                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10110                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10110                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10110                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       119309                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       119309                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       119309                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       119309                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7847957497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7847957497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7847957497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7847957497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005332                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005332                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005332                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005332                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 65778.419876                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 65778.419876                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 65778.419876                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 65778.419876                       # average overall mshr miss latency
system.cpu0.icache.replacements                119236                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     22244575                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       22244575                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       129419                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       129419                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8525650996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8525650996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     22373994                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     22373994                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005784                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005784                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65876.347337                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65876.347337                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10110                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10110                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       119309                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       119309                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7847957497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7847957497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005332                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005332                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 65778.419876                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 65778.419876                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 246629777000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.962048                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           22365303                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           119341                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           187.406700                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.962048                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998814                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998814                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         44867297                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        44867297                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 246629777000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     46061785                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        46061785                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     46061785                       # number of overall hits
system.cpu0.dcache.overall_hits::total       46061785                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     20199961                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      20199961                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     20199961                       # number of overall misses
system.cpu0.dcache.overall_misses::total     20199961                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1543054345477                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1543054345477                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1543054345477                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1543054345477                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     66261746                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     66261746                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     66261746                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     66261746                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.304851                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.304851                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.304851                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.304851                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 76388.976468                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 76388.976468                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 76388.976468                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 76388.976468                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     81547389                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        94277                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1665168                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1482                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.972469                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.614710                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      5611551                       # number of writebacks
system.cpu0.dcache.writebacks::total          5611551                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14458534                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14458534                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14458534                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14458534                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      5741427                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      5741427                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      5741427                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5741427                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 467673552916                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 467673552916                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 467673552916                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 467673552916                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.086648                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.086648                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.086648                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.086648                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 81455.978264                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81455.978264                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 81455.978264                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81455.978264                       # average overall mshr miss latency
system.cpu0.dcache.replacements               5611493                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     42406034                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       42406034                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     18491349                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     18491349                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1391835613500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1391835613500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     60897383                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     60897383                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.303648                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.303648                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 75269.555158                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 75269.555158                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     13040064                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     13040064                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      5451285                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5451285                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 448173979000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 448173979000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089516                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089516                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 82214.373125                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 82214.373125                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3655751                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3655751                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1708612                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1708612                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 151218731977                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 151218731977                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5364363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5364363                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.318512                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.318512                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 88503.845213                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88503.845213                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1418470                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1418470                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       290142                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       290142                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  19499573916                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  19499573916                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054087                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054087                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 67207.001799                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67207.001799                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       338614                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       338614                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1335                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1335                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     52891000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     52891000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       339949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       339949                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.003927                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.003927                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 39618.726592                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 39618.726592                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1064                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1064                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          271                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          271                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3511000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3511000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.000797                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000797                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12955.719557                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12955.719557                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       336851                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       336851                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2359                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2359                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     21208000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     21208000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       339210                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       339210                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.006954                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.006954                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8990.250106                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8990.250106                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2296                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2296                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     18922000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     18922000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.006769                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.006769                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8241.289199                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8241.289199                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       239000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       239000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       229000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       229000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2457                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2457                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         7194                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         7194                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    171532000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    171532000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         9651                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         9651                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.745415                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.745415                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 23843.758688                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 23843.758688                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         7194                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         7194                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    164338000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    164338000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.745415                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.745415                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 22843.758688                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 22843.758688                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 246629777000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.944164                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           52498271                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          5691905                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.223322                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.944164                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998255                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998255                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        139592985                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       139592985                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 246629777000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               36199                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1651025                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6233                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1629185                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3322642                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              36199                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1651025                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6233                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1629185                       # number of overall hits
system.l2.overall_hits::total                 3322642                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             83043                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3954505                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             18477                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3763199                       # number of demand (read+write) misses
system.l2.demand_misses::total                7819224                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            83043                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3954505                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            18477                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3763199                       # number of overall misses
system.l2.overall_misses::total               7819224                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7270075994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 435218683876                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1687002492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 417790816850                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     861966579212                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7270075994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 435218683876                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1687002492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 417790816850                       # number of overall miss cycles
system.l2.overall_miss_latency::total    861966579212                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          119242                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         5605530                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24710                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         5392384                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             11141866                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         119242                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        5605530                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24710                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        5392384                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            11141866                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.696424                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.705465                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.747754                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.697873                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.701788                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.696424                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.705465                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.747754                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.697873                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.701788                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87545.921920                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 110056.425236                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91302.835525                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111020.123265                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110236.844374                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87545.921920                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 110056.425236                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91302.835525                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111020.123265                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110236.844374                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            4151724                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    186359                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      22.278098                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  17027944                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              857457                       # number of writebacks
system.l2.writebacks::total                    857457                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            761                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         388970                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            485                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         349446                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              739662                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           761                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        388970                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           485                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        349446                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             739662                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        82282                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3565535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        17992                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3413753                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           7079562                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        82282                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3565535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        17992                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3413753                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     18294465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         25374027                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6400013496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 375743570643                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1482456497                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 362208560096                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 745834600732                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6400013496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 375743570643                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1482456497                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 362208560096                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1716550678325                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2462385279057                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.690042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.636075                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.728126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.633069                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.635402                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.690042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.636075                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.728126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.633069                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.277359                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77781.452760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 105382.101324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82395.314418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 106102.743841                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105350.387599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77781.452760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 105382.101324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82395.314418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 106102.743841                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 93828.962931                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97043.535071                       # average overall mshr miss latency
system.l2.replacements                       32219097                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1229724                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1229724                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1229724                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1229724                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      8753163                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          8753163                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            8                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              8                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      8753171                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      8753171                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            8                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            8                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     18294465                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       18294465                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1716550678325                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1716550678325                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 93828.962931                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 93828.962931                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            8491                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            8732                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                17223                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2656                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          2633                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5289                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      3571000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      2645500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      6216500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        11147                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        11365                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            22512                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.238270                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.231676                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.234941                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1344.503012                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1004.747436                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1175.363963                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           15                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              27                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2641                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         2621                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5262                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     53334471                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     52859984                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    106194455                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.236925                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.230620                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.233742                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20194.801590                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20167.868752                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20181.386355                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            68                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            76                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                144                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          395                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          167                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              562                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       837000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       369000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1206000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          463                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          243                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            706                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.853132                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.687243                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.796034                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2118.987342                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2209.580838                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2145.907473                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          394                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          165                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          559                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      7998500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      3299000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11297500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.850972                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.679012                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.791785                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20300.761421                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19993.939394                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20210.196780                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            54855                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            45235                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                100090                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         161235                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         104833                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              266068                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  17882865777                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  12959446272                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30842312049                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       216090                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       150068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            366158                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.746147                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.698570                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.726648                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110911.810568                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 123619.912356                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 115918.908133                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        59710                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        31745                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            91455                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       101525                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        73088                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         174613                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  12596527365                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   9692633859                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  22289161224                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.469827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.487033                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.476879                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 124073.157991                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 132615.940496                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 127648.922039                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         36199                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6233                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              42432                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        83043                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        18477                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           101520                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7270075994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1687002492                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8957078486                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       119242                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24710                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         143952                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.696424                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.747754                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.705235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87545.921920                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91302.835525                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88229.693519                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          761                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          485                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1246                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        82282                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        17992                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       100274                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6400013496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1482456497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7882469993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.690042                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.728126                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.696579                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77781.452760                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82395.314418                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78609.310419                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1596170                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1583950                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3180120                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      3793270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      3658366                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7451636                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 417335818099                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 404831370578                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 822167188677                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      5389440                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      5242316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      10631756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.703834                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.697853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.700885                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110020.066618                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110659.067621                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110333.782900                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       329260                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       317701                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       646961                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      3464010                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      3340665                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6804675                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 363147043278                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 352515926237                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 715662969515                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.642740                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.637250                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.640033                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 104834.294150                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 105522.680735                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105172.248420                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         2021                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           14                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              2035                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1640                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           46                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1686                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     67713500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       685000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     68398500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3661                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           60                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3721                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.447965                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.766667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.453104                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 41288.719512                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 14891.304348                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 40568.505338                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1109                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           10                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         1119                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          531                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           36                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          567                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10501978                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       700500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11202478                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.145042                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.600000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.152378                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19777.736347                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19458.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19757.456790                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 246629777000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 246629777000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999487                       # Cycle average of tags in use
system.l2.tags.total_refs                    38191769                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  32222293                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.185259                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.271548                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.043882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.831095                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.021581                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.716250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    34.115131                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.379243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000686                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.044236                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.042441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.533049                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999992                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            36                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 201440405                       # Number of tag accesses
system.l2.tags.data_accesses                201440405                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 246629777000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5266432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     228694080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1151488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     218889920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1137448704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1591450624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5266432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1151488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6417920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     54877248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        54877248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          82288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3573345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          17992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3420155                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     17772636                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            24866416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       857457                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             857457                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         21353593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        927276839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          4668893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        887524299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4611968262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6452791887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     21353593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      4668893                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26022486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      222508606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            222508606                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      222508606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        21353593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       927276839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         4668893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       887524299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4611968262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6675300493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    808411.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     82283.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3534835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     17992.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3385394.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  17746440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001016763250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        49769                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        49769                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            34193231                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             763587                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    24866416                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     857465                       # Number of write requests accepted
system.mem_ctrls.readBursts                  24866416                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   857465                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  99472                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 49054                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1168864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1234266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1402653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1642619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1600620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2558897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           3097780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2482638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1410608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1110609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1310610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1162622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1131212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1142283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1147686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1162977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             42850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             45509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             62637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             53692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             51014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             46789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            54968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            55089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            44144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            45377                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.66                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1140542272832                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               123834720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1604922472832                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46050.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                64800.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 22262145                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  728573                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              24866416                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               857465                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1122941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1465134                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1521282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1583515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1593471                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1592344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1570693                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1538929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1444748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 1391351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1675680                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                3467792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                2066284                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 899199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 713157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 549216                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 365825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 177058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  21792                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  36056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  37186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  37837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  38479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  39014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  39716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  40888                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  42867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  41351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  41241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  41229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  41257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  41429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  41611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   9196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  10289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10064                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   9859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   9539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   9307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   9718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2584635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    633.289476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   472.816419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   370.033823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       204328      7.91%      7.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       351348     13.59%     21.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       210280      8.14%     29.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       207249      8.02%     37.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       325925     12.61%     50.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       119763      4.63%     54.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        69996      2.71%     57.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        59649      2.31%     59.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1036097     40.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2584635                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        49769                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     497.635898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    246.361544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    686.027213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        42165     84.72%     84.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047         6909     13.88%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071          556      1.12%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095           70      0.14%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119           19      0.04%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143           13      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            3      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191            3      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311            5      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335            2      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383            2      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            4      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         49769                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        49769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.243364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.226482                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.780612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            44554     89.52%     89.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              709      1.42%     90.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2987      6.00%     96.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              952      1.91%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              358      0.72%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              132      0.27%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               59      0.12%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               17      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         49769                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1585084416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6366208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                51738624                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1591450624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             54877760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6426.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       209.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6452.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    222.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        51.85                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    50.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  246629773500                       # Total gap between requests
system.mem_ctrls.avgGap                       9587.58                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5266112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    226229440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1151488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    216665216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1135772160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     51738624                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 21352295.996277853847                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 917283560.614012956619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 4668892.840137466788                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 878503879.926875233650                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4605170445.416248321533                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 209782551.925998777151                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        82288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3573345                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        17992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3420155                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     17772636                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       857465                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2990083791                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 227103052835                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    734938868                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 219874448585                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1154219948753                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6330456374617                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36336.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     63554.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40848.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     64287.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64943.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7382757.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.89                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6727293720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3575630025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         68391253980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2014606800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     19468722000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     104007967260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       7120177920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       211305651705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        856.772667                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  16970427511                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8235500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 221423849489                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11727050160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6233059800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        108444726180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2205324720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     19468722000.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     107345533860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4309595520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       259734012240                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1053.133224                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   9839264196                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8235500000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 228555012804                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1110                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          556                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    37415781.474820                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   159765607.259923                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          556    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   1904665500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            556                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   225826602500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  20803174500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 246629777000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     20457182                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        20457182                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     20457182                       # number of overall hits
system.cpu1.icache.overall_hits::total       20457182                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        26662                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         26662                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        26662                       # number of overall misses
system.cpu1.icache.overall_misses::total        26662                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1941193000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1941193000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1941193000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1941193000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     20483844                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     20483844                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     20483844                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     20483844                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001302                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001302                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001302                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001302                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 72807.478809                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72807.478809                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 72807.478809                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72807.478809                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          859                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           56                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    95.444444                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           28                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24710                       # number of writebacks
system.cpu1.icache.writebacks::total            24710                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1952                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1952                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1952                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1952                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24710                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24710                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24710                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24710                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1795759000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1795759000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1795759000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1795759000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001206                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001206                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001206                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001206                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 72673.371105                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 72673.371105                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 72673.371105                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 72673.371105                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24710                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     20457182                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       20457182                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        26662                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        26662                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1941193000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1941193000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     20483844                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     20483844                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001302                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001302                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 72807.478809                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72807.478809                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1952                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1952                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24710                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24710                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1795759000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1795759000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001206                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001206                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 72673.371105                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 72673.371105                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 246629777000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20825372                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24742                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           841.701237                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         40992398                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        40992398                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 246629777000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     44352330                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        44352330                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     44352330                       # number of overall hits
system.cpu1.dcache.overall_hits::total       44352330                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     19548186                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      19548186                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     19548186                       # number of overall misses
system.cpu1.dcache.overall_misses::total     19548186                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1498329101382                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1498329101382                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1498329101382                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1498329101382                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     63900516                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     63900516                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     63900516                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     63900516                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.305916                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.305916                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.305916                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.305916                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76647.986743                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76647.986743                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76647.986743                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76647.986743                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     78913687                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       107674                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1614128                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1497                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    48.889361                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.926520                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      5391845                       # number of writebacks
system.cpu1.dcache.writebacks::total          5391845                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     14024912                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     14024912                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     14024912                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     14024912                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      5523274                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      5523274                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      5523274                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      5523274                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 449650050414                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 449650050414                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 449650050414                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 449650050414                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.086436                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.086436                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.086436                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.086436                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 81410.056864                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 81410.056864                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 81410.056864                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 81410.056864                       # average overall mshr miss latency
system.cpu1.dcache.replacements               5391763                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     41059853                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       41059853                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     18207734                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     18207734                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1369015583000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1369015583000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     59267587                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     59267587                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.307212                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.307212                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75188.685369                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75188.685369                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     12904612                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     12904612                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      5303122                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5303122                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 435403534000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 435403534000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.089478                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.089478                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 82103.246729                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82103.246729                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3292477                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3292477                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1340452                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1340452                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 129313518382                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 129313518382                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4632929                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4632929                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.289331                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.289331                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 96470.085003                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 96470.085003                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1120300                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1120300                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       220152                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       220152                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  14246516414                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14246516414                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047519                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047519                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 64712.182556                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64712.182556                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       137790                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       137790                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          845                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          845                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     46755000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     46755000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       138635                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       138635                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.006095                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.006095                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 55331.360947                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 55331.360947                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          305                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          305                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          540                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          540                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     23811000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     23811000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003895                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003895                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 44094.444444                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 44094.444444                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       136332                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       136332                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2036                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2036                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     13459000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     13459000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       138368                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       138368                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.014714                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.014714                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6610.510806                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6610.510806                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1986                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1986                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     11482000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     11482000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.014353                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.014353                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5781.470292                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5781.470292                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       252000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       252000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       243000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       243000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1851                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1851                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         7060                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         7060                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    180532497                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    180532497                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         8911                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         8911                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.792279                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.792279                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 25571.175212                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 25571.175212                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         7059                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         7059                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    173472497                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    173472497                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.792167                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.792167                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 24574.656042                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 24574.656042                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 246629777000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.640462                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           50170419                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5473797                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.165561                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.640462                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.988764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.988764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        133846631                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       133846631                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 246629777000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          10897854                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2087181                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      9917386                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        31361640                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         31050310                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          116914                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4263                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         121177                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           19                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           19                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           408209                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          408209                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        144018                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     10753835                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3721                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3721                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       357787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     16984852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        74130                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     16330131                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              33746900                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     15262656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    717886016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3162880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    690183296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1426494848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        63531586                       # Total snoops (count)
system.tol2bus.snoopTraffic                  65387328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         74746585                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.137271                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.361820                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               64952406     86.90%     86.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9328097     12.48%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 465802      0.62%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    280      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           74746585                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        22514054491                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8584120934                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         179094736                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        8259754494                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          37294540                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             7502                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
