

================================================================
== Vitis HLS Report for 'lu_Pipeline_VITIS_LOOP_12_3'
================================================================
* Date:           Tue May  6 11:35:43 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        lu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      432|  10.000 ns|  2.160 us|    2|  432|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_12_3  |        0|      430|        13|         11|          1|  0 ~ 39|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      353|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    11|      769|      807|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      156|    -|
|Register             |        -|     -|      511|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    11|     1280|     1316|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dmul_64ns_64ns_64_5_max_dsp_1_U2   |dmul_64ns_64ns_64_5_max_dsp_1   |        0|   8|  312|  109|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U1  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  698|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  11|  769|  807|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_164_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln13_1_fu_204_p2      |         +|   0|  0|  17|          11|          11|
    |add_ln13_2_fu_210_p2      |         +|   0|  0|  17|          11|          11|
    |add_ln13_fu_174_p2        |         +|   0|  0|  18|          11|          11|
    |addr_cmp13_fu_232_p2      |      icmp|   0|  0|  29|          64|          64|
    |addr_cmp17_fu_241_p2      |      icmp|   0|  0|  29|          64|          64|
    |addr_cmp_fu_223_p2        |      icmp|   0|  0|  29|          64|          64|
    |icmp_ln12_fu_159_p2       |      icmp|   0|  0|  10|           6|           6|
    |reuse_select14_fu_265_p3  |    select|   0|  0|  63|           1|          64|
    |reuse_select18_fu_280_p3  |    select|   0|  0|  63|           1|          64|
    |reuse_select_fu_255_p3    |    select|   0|  0|  63|           1|          64|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 353|         241|         426|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |A_address0                   |  14|          3|   11|         33|
    |A_address1                   |  14|          3|   11|         33|
    |ap_NS_fsm                    |  65|         12|    1|         12|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |k_fu_62                      |   9|          2|    6|         12|
    |reuse_addr_reg_fu_54         |   9|          2|   64|        128|
    |reuse_reg_fu_58              |   9|          2|   64|        128|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 156|         32|  161|        354|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |A_addr_reg_346                |  11|   0|   11|          0|
    |A_addr_reg_346_pp0_iter1_reg  |  11|   0|   11|          0|
    |add_ln15_1_cast_reg_334       |  11|   0|   64|         53|
    |addr_cmp13_reg_371            |   1|   0|    1|          0|
    |addr_cmp17_reg_376            |   1|   0|    1|          0|
    |addr_cmp_reg_366              |   1|   0|    1|          0|
    |ap_CS_fsm                     |  11|   0|   11|          0|
    |ap_done_reg                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1       |   1|   0|    1|          0|
    |bitcast_ln13_3_reg_416        |  64|   0|   64|          0|
    |icmp_ln12_reg_352             |   1|   0|    1|          0|
    |k_fu_62                       |   6|   0|    6|          0|
    |mul_reg_406                   |  64|   0|   64|          0|
    |reuse_addr_reg_fu_54          |  64|   0|   64|          0|
    |reuse_reg_fu_58               |  64|   0|   64|          0|
    |reuse_select14_reg_386        |  64|   0|   64|          0|
    |reuse_select18_reg_401        |  64|   0|   64|          0|
    |reuse_select_reg_381          |  64|   0|   64|          0|
    |zext_ln11_cast_reg_341        |   6|   0|   11|          5|
    +------------------------------+----+----+-----+-----------+
    |Total                         | 511|   0|  569|         58|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-----------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  lu_Pipeline_VITIS_LOOP_12_3|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  lu_Pipeline_VITIS_LOOP_12_3|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  lu_Pipeline_VITIS_LOOP_12_3|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  lu_Pipeline_VITIS_LOOP_12_3|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  lu_Pipeline_VITIS_LOOP_12_3|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  lu_Pipeline_VITIS_LOOP_12_3|  return value|
|A_address0  |  out|   11|   ap_memory|                            A|         array|
|A_ce0       |  out|    1|   ap_memory|                            A|         array|
|A_we0       |  out|    1|   ap_memory|                            A|         array|
|A_d0        |  out|   64|   ap_memory|                            A|         array|
|A_q0        |   in|   64|   ap_memory|                            A|         array|
|A_address1  |  out|   11|   ap_memory|                            A|         array|
|A_ce1       |  out|    1|   ap_memory|                            A|         array|
|A_q1        |   in|   64|   ap_memory|                            A|         array|
|add_ln15_1  |   in|   11|     ap_none|                   add_ln15_1|        scalar|
|j           |   in|    6|     ap_none|                            j|        scalar|
|add_ln15    |   in|   11|     ap_none|                     add_ln15|        scalar|
|zext_ln11   |   in|    6|     ap_none|                    zext_ln11|        scalar|
+------------+-----+-----+------------+-----------------------------+--------------+

