Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Apr 03 15:58:47 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file test_concat_wrapper_timing_summary_routed.rpt -rpx test_concat_wrapper_timing_summary_routed.rpx
| Design       : test_concat_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.631        0.000                      0                10504        0.073        0.000                      0                10504        4.500        0.000                       0                  4267  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.631        0.000                      0                10504        0.073        0.000                      0                10504        4.500        0.000                       0                  4267  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_concat_i/concat_memory_0/U0/vector_s_reg[13][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 0.635ns (6.977%)  route 8.467ns (93.023%))
  Logic Levels:           0  
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.906ns = ( 13.906 - 10.000 ) 
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        1.326     4.257    test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y40         RAMB18E1                                     r  test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.635     4.892 r  test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=128, routed)         8.467    13.359    test_concat_i/concat_memory_0/U0/data_in[0]
    SLICE_X11Y119        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[13][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        1.128    13.906    test_concat_i/concat_memory_0/U0/clk
    SLICE_X11Y119        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[13][0]/C
                         clock pessimism              0.158    14.064    
                         clock uncertainty           -0.035    14.029    
    SLICE_X11Y119        FDRE (Setup_fdre_C_D)       -0.039    13.990    test_concat_i/concat_memory_0/U0/vector_s_reg[13][0]
  -------------------------------------------------------------------
                         required time                         13.990    
                         arrival time                         -13.359    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_concat_i/concat_memory_0/U0/vector_s_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.862ns  (logic 0.635ns (7.165%)  route 8.227ns (92.835%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 13.905 - 10.000 ) 
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        1.326     4.257    test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y40         RAMB18E1                                     r  test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.635     4.892 r  test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=128, routed)         8.227    13.119    test_concat_i/concat_memory_0/U0/data_in[0]
    SLICE_X11Y120        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        1.127    13.905    test_concat_i/concat_memory_0/U0/clk
    SLICE_X11Y120        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[5][0]/C
                         clock pessimism              0.158    14.063    
                         clock uncertainty           -0.035    14.028    
    SLICE_X11Y120        FDRE (Setup_fdre_C_D)       -0.067    13.961    test_concat_i/concat_memory_0/U0/vector_s_reg[5][0]
  -------------------------------------------------------------------
                         required time                         13.961    
                         arrival time                         -13.119    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_concat_i/concat_memory_0/U0/vector_s_reg[1][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.678ns  (logic 0.635ns (7.317%)  route 8.043ns (92.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 13.910 - 10.000 ) 
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        1.326     4.257    test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y40         RAMB18E1                                     r  test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      0.635     4.892 r  test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=128, routed)         8.043    12.935    test_concat_i/concat_memory_0/U0/data_in[15]
    SLICE_X28Y105        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[1][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        1.132    13.910    test_concat_i/concat_memory_0/U0/clk
    SLICE_X28Y105        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[1][15]/C
                         clock pessimism              0.158    14.068    
                         clock uncertainty           -0.035    14.033    
    SLICE_X28Y105        FDRE (Setup_fdre_C_D)       -0.049    13.984    test_concat_i/concat_memory_0/U0/vector_s_reg[1][15]
  -------------------------------------------------------------------
                         required time                         13.984    
                         arrival time                         -12.935    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.097ns  (required time - arrival time)
  Source:                 test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_concat_i/concat_memory_0/U0/vector_s_reg[8][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.652ns  (logic 0.635ns (7.339%)  route 8.017ns (92.661%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 13.909 - 10.000 ) 
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        1.326     4.257    test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y40         RAMB18E1                                     r  test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      0.635     4.892 r  test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=128, routed)         8.017    12.909    test_concat_i/concat_memory_0/U0/data_in[15]
    SLICE_X31Y105        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[8][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        1.131    13.909    test_concat_i/concat_memory_0/U0/clk
    SLICE_X31Y105        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[8][15]/C
                         clock pessimism              0.158    14.067    
                         clock uncertainty           -0.035    14.032    
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)       -0.026    14.006    test_concat_i/concat_memory_0/U0/vector_s_reg[8][15]
  -------------------------------------------------------------------
                         required time                         14.006    
                         arrival time                         -12.909    
  -------------------------------------------------------------------
                         slack                                  1.097    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_concat_i/concat_memory_0/U0/vector_s_reg[9][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.417ns  (logic 0.635ns (7.544%)  route 7.782ns (92.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 13.908 - 10.000 ) 
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        1.326     4.257    test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y40         RAMB18E1                                     r  test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      0.635     4.892 r  test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=128, routed)         7.782    12.674    test_concat_i/concat_memory_0/U0/data_in[15]
    SLICE_X34Y105        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[9][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        1.130    13.908    test_concat_i/concat_memory_0/U0/clk
    SLICE_X34Y105        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[9][15]/C
                         clock pessimism              0.158    14.066    
                         clock uncertainty           -0.035    14.031    
    SLICE_X34Y105        FDRE (Setup_fdre_C_D)       -0.021    14.010    test_concat_i/concat_memory_0/U0/vector_s_reg[9][15]
  -------------------------------------------------------------------
                         required time                         14.010    
                         arrival time                         -12.674    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.359ns  (required time - arrival time)
  Source:                 test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_concat_i/concat_memory_0/U0/vector_s_reg[12][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.387ns  (logic 0.635ns (7.571%)  route 7.752ns (92.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 13.908 - 10.000 ) 
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        1.326     4.257    test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y40         RAMB18E1                                     r  test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.635     4.892 r  test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=128, routed)         7.752    12.644    test_concat_i/concat_memory_0/U0/data_in[0]
    SLICE_X12Y116        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[12][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        1.130    13.908    test_concat_i/concat_memory_0/U0/clk
    SLICE_X12Y116        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[12][0]/C
                         clock pessimism              0.158    14.066    
                         clock uncertainty           -0.035    14.031    
    SLICE_X12Y116        FDRE (Setup_fdre_C_D)       -0.028    14.003    test_concat_i/concat_memory_0/U0/vector_s_reg[12][0]
  -------------------------------------------------------------------
                         required time                         14.003    
                         arrival time                         -12.644    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_concat_i/concat_memory_0/U0/vector_s_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.330ns  (logic 0.635ns (7.623%)  route 7.695ns (92.377%))
  Logic Levels:           0  
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.908ns = ( 13.908 - 10.000 ) 
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        1.326     4.257    test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y40         RAMB18E1                                     r  test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      0.635     4.892 r  test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=128, routed)         7.695    12.587    test_concat_i/concat_memory_0/U0/data_in[15]
    SLICE_X34Y106        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        1.130    13.908    test_concat_i/concat_memory_0/U0/clk
    SLICE_X34Y106        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[0][15]/C
                         clock pessimism              0.158    14.066    
                         clock uncertainty           -0.035    14.031    
    SLICE_X34Y106        FDRE (Setup_fdre_C_D)       -0.012    14.019    test_concat_i/concat_memory_0/U0/vector_s_reg[0][15]
  -------------------------------------------------------------------
                         required time                         14.019    
                         arrival time                         -12.587    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_concat_i/concat_memory_0/U0/vector_s_reg[20][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.262ns  (logic 0.635ns (7.686%)  route 7.627ns (92.314%))
  Logic Levels:           0  
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 13.909 - 10.000 ) 
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        1.326     4.257    test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y40         RAMB18E1                                     r  test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.635     4.892 r  test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=128, routed)         7.627    12.518    test_concat_i/concat_memory_0/U0/data_in[0]
    SLICE_X13Y114        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        1.131    13.909    test_concat_i/concat_memory_0/U0/clk
    SLICE_X13Y114        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[20][0]/C
                         clock pessimism              0.158    14.067    
                         clock uncertainty           -0.035    14.032    
    SLICE_X13Y114        FDRE (Setup_fdre_C_D)       -0.067    13.965    test_concat_i/concat_memory_0/U0/vector_s_reg[20][0]
  -------------------------------------------------------------------
                         required time                         13.965    
                         arrival time                         -12.518    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.555ns  (required time - arrival time)
  Source:                 test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_concat_i/concat_memory_0/U0/vector_s_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.154ns  (logic 0.635ns (7.787%)  route 7.519ns (92.213%))
  Logic Levels:           0  
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 13.910 - 10.000 ) 
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        1.326     4.257    test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y40         RAMB18E1                                     r  test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.635     4.892 r  test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=128, routed)         7.519    12.411    test_concat_i/concat_memory_0/U0/data_in[0]
    SLICE_X13Y113        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        1.132    13.910    test_concat_i/concat_memory_0/U0/clk
    SLICE_X13Y113        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[3][0]/C
                         clock pessimism              0.158    14.068    
                         clock uncertainty           -0.035    14.033    
    SLICE_X13Y113        FDRE (Setup_fdre_C_D)       -0.067    13.966    test_concat_i/concat_memory_0/U0/vector_s_reg[3][0]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                         -12.411    
  -------------------------------------------------------------------
                         slack                                  1.555    

Slack (MET) :             1.658ns  (required time - arrival time)
  Source:                 test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_concat_i/concat_memory_0/U0/vector_s_reg[16][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.092ns  (logic 0.635ns (7.847%)  route 7.457ns (92.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.905ns = ( 13.905 - 10.000 ) 
    Source Clock Delay      (SCD):    4.257ns
    Clock Pessimism Removal (CPR):    0.158ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        1.326     4.257    test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y40         RAMB18E1                                     r  test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y40         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[11])
                                                      0.635     4.892 r  test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DOBDO[11]
                         net (fo=128, routed)         7.457    12.349    test_concat_i/concat_memory_0/U0/data_in[15]
    SLICE_X38Y108        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[16][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        1.127    13.905    test_concat_i/concat_memory_0/U0/clk
    SLICE_X38Y108        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[16][15]/C
                         clock pessimism              0.158    14.063    
                         clock uncertainty           -0.035    14.028    
    SLICE_X38Y108        FDRE (Setup_fdre_C_D)       -0.021    14.007    test_concat_i/concat_memory_0/U0/vector_s_reg[16][15]
  -------------------------------------------------------------------
                         required time                         14.007    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                  1.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[9][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[8][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.118%)  route 0.245ns (56.882%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        0.551     1.470    test_concat_i/IterativeSorterFSM_0/U0/clk
    SLICE_X53Y118        FDRE                                         r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[9][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDRE (Prop_fdre_C_Q)         0.141     1.611 r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[9][3]/Q
                         net (fo=7, routed)           0.245     1.857    test_concat_i/IterativeSorterFSM_0/U0/data_out[1155]
    SLICE_X48Y117        LUT5 (Prop_lut5_I1_O)        0.045     1.902 r  test_concat_i/IterativeSorterFSM_0/U0/MyAr[8][3]_i_1/O
                         net (fo=1, routed)           0.000     1.902    test_concat_i/IterativeSorterFSM_0/U0/N_MyAr[8]_7[3]
    SLICE_X48Y117        FDRE                                         r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        0.822     1.988    test_concat_i/IterativeSorterFSM_0/U0/clk
    SLICE_X48Y117        FDRE                                         r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[8][3]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X48Y117        FDRE (Hold_fdre_C_D)         0.092     1.829    test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[8][3]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 test_concat_i/concat_memory_0/U0/vector_s_reg[86][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[10][108]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.209ns (47.908%)  route 0.227ns (52.092%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        0.554     1.473    test_concat_i/concat_memory_0/U0/clk
    SLICE_X50Y133        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[86][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y133        FDRE (Prop_fdre_C_Q)         0.164     1.637 r  test_concat_i/concat_memory_0/U0/vector_s_reg[86][12]/Q
                         net (fo=1, routed)           0.227     1.865    test_concat_i/IterativeSorterFSM_0/U0/data_in[1388]
    SLICE_X53Y131        LUT5 (Prop_lut5_I3_O)        0.045     1.910 r  test_concat_i/IterativeSorterFSM_0/U0/MyAr[10][108]_i_1/O
                         net (fo=1, routed)           0.000     1.910    test_concat_i/IterativeSorterFSM_0/U0/N_MyAr[10]_5[108]
    SLICE_X53Y131        FDRE                                         r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[10][108]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        0.818     1.984    test_concat_i/IterativeSorterFSM_0/U0/clk
    SLICE_X53Y131        FDRE                                         r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[10][108]/C
                         clock pessimism             -0.250     1.733    
    SLICE_X53Y131        FDRE (Hold_fdre_C_D)         0.091     1.824    test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[10][108]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 test_concat_i/concat_memory_0/U0/vector_s_reg[81][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[10][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.479%)  route 0.051ns (21.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        0.553     1.472    test_concat_i/concat_memory_0/U0/clk
    SLICE_X59Y118        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[81][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y118        FDRE (Prop_fdre_C_Q)         0.141     1.613 r  test_concat_i/concat_memory_0/U0/vector_s_reg[81][12]/Q
                         net (fo=1, routed)           0.051     1.664    test_concat_i/IterativeSorterFSM_0/U0/data_in[1308]
    SLICE_X58Y118        LUT5 (Prop_lut5_I3_O)        0.045     1.709 r  test_concat_i/IterativeSorterFSM_0/U0/MyAr[10][28]_i_1/O
                         net (fo=1, routed)           0.000     1.709    test_concat_i/IterativeSorterFSM_0/U0/N_MyAr[10]_5[28]
    SLICE_X58Y118        FDRE                                         r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[10][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        0.822     1.987    test_concat_i/IterativeSorterFSM_0/U0/clk
    SLICE_X58Y118        FDRE                                         r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[10][28]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X58Y118        FDRE (Hold_fdre_C_D)         0.121     1.606    test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[10][28]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 test_concat_i/concat_memory_0/U0/vector_s_reg[81][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[10][31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.479%)  route 0.051ns (21.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        0.550     1.469    test_concat_i/concat_memory_0/U0/clk
    SLICE_X59Y121        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[81][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y121        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  test_concat_i/concat_memory_0/U0/vector_s_reg[81][15]/Q
                         net (fo=1, routed)           0.051     1.661    test_concat_i/IterativeSorterFSM_0/U0/data_in[1311]
    SLICE_X58Y121        LUT5 (Prop_lut5_I3_O)        0.045     1.706 r  test_concat_i/IterativeSorterFSM_0/U0/MyAr[10][31]_i_1/O
                         net (fo=1, routed)           0.000     1.706    test_concat_i/IterativeSorterFSM_0/U0/N_MyAr[10]_5[31]
    SLICE_X58Y121        FDRE                                         r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[10][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        0.819     1.984    test_concat_i/IterativeSorterFSM_0/U0/clk
    SLICE_X58Y121        FDRE                                         r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[10][31]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X58Y121        FDRE (Hold_fdre_C_D)         0.121     1.603    test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[10][31]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 test_concat_i/concat_memory_0/U0/vector_s_reg[85][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[10][94]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.479%)  route 0.051ns (21.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        0.550     1.469    test_concat_i/concat_memory_0/U0/clk
    SLICE_X55Y130        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[85][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  test_concat_i/concat_memory_0/U0/vector_s_reg[85][14]/Q
                         net (fo=1, routed)           0.051     1.661    test_concat_i/IterativeSorterFSM_0/U0/data_in[1374]
    SLICE_X54Y130        LUT5 (Prop_lut5_I3_O)        0.045     1.706 r  test_concat_i/IterativeSorterFSM_0/U0/MyAr[10][94]_i_1/O
                         net (fo=1, routed)           0.000     1.706    test_concat_i/IterativeSorterFSM_0/U0/N_MyAr[10]_5[94]
    SLICE_X54Y130        FDRE                                         r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[10][94]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        0.817     1.983    test_concat_i/IterativeSorterFSM_0/U0/clk
    SLICE_X54Y130        FDRE                                         r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[10][94]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X54Y130        FDRE (Hold_fdre_C_D)         0.121     1.603    test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[10][94]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 test_concat_i/concat_memory_0/U0/vector_s_reg[100][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[12][75]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.479%)  route 0.051ns (21.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        0.550     1.469    test_concat_i/concat_memory_0/U0/clk
    SLICE_X59Y128        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[100][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y128        FDRE (Prop_fdre_C_Q)         0.141     1.610 r  test_concat_i/concat_memory_0/U0/vector_s_reg[100][11]/Q
                         net (fo=1, routed)           0.051     1.661    test_concat_i/IterativeSorterFSM_0/U0/data_in[1611]
    SLICE_X58Y128        LUT5 (Prop_lut5_I3_O)        0.045     1.706 r  test_concat_i/IterativeSorterFSM_0/U0/MyAr[12][75]_i_1/O
                         net (fo=1, routed)           0.000     1.706    test_concat_i/IterativeSorterFSM_0/U0/N_MyAr[12]_3[75]
    SLICE_X58Y128        FDRE                                         r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[12][75]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        0.819     1.984    test_concat_i/IterativeSorterFSM_0/U0/clk
    SLICE_X58Y128        FDRE                                         r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[12][75]/C
                         clock pessimism             -0.501     1.482    
    SLICE_X58Y128        FDRE (Hold_fdre_C_D)         0.121     1.603    test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[12][75]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 test_concat_i/concat_memory_0/U0/vector_s_reg[102][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[12][97]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.479%)  route 0.051ns (21.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        0.556     1.475    test_concat_i/concat_memory_0/U0/clk
    SLICE_X61Y134        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[102][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y134        FDRE (Prop_fdre_C_Q)         0.141     1.616 r  test_concat_i/concat_memory_0/U0/vector_s_reg[102][1]/Q
                         net (fo=1, routed)           0.051     1.667    test_concat_i/IterativeSorterFSM_0/U0/data_in[1633]
    SLICE_X60Y134        LUT5 (Prop_lut5_I3_O)        0.045     1.712 r  test_concat_i/IterativeSorterFSM_0/U0/MyAr[12][97]_i_1/O
                         net (fo=1, routed)           0.000     1.712    test_concat_i/IterativeSorterFSM_0/U0/N_MyAr[12]_3[97]
    SLICE_X60Y134        FDRE                                         r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[12][97]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        0.825     1.990    test_concat_i/IterativeSorterFSM_0/U0/clk
    SLICE_X60Y134        FDRE                                         r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[12][97]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X60Y134        FDRE (Hold_fdre_C_D)         0.121     1.609    test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[12][97]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 test_concat_i/concat_memory_0/U0/vector_s_reg[19][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[2][52]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.479%)  route 0.051ns (21.521%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        0.561     1.480    test_concat_i/concat_memory_0/U0/clk
    SLICE_X31Y114        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[19][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y114        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  test_concat_i/concat_memory_0/U0/vector_s_reg[19][4]/Q
                         net (fo=1, routed)           0.051     1.672    test_concat_i/IterativeSorterFSM_0/U0/data_in[308]
    SLICE_X30Y114        LUT5 (Prop_lut5_I3_O)        0.045     1.717 r  test_concat_i/IterativeSorterFSM_0/U0/MyAr[2][52]_i_1/O
                         net (fo=1, routed)           0.000     1.717    test_concat_i/IterativeSorterFSM_0/U0/N_MyAr[2]_13[52]
    SLICE_X30Y114        FDRE                                         r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[2][52]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        0.831     1.996    test_concat_i/IterativeSorterFSM_0/U0/clk
    SLICE_X30Y114        FDRE                                         r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[2][52]/C
                         clock pessimism             -0.502     1.493    
    SLICE_X30Y114        FDRE (Hold_fdre_C_D)         0.121     1.614    test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[2][52]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 test_concat_i/concat_memory_0/U0/vector_s_reg[87][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[10][121]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.227ns (49.576%)  route 0.231ns (50.424%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        0.555     1.474    test_concat_i/concat_memory_0/U0/clk
    SLICE_X51Y136        FDRE                                         r  test_concat_i/concat_memory_0/U0/vector_s_reg[87][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y136        FDRE (Prop_fdre_C_Q)         0.128     1.602 r  test_concat_i/concat_memory_0/U0/vector_s_reg[87][9]/Q
                         net (fo=1, routed)           0.231     1.833    test_concat_i/IterativeSorterFSM_0/U0/data_in[1401]
    SLICE_X52Y136        LUT5 (Prop_lut5_I3_O)        0.099     1.932 r  test_concat_i/IterativeSorterFSM_0/U0/MyAr[10][121]_i_1/O
                         net (fo=1, routed)           0.000     1.932    test_concat_i/IterativeSorterFSM_0/U0/N_MyAr[10]_5[121]
    SLICE_X52Y136        FDRE                                         r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[10][121]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        0.822     1.988    test_concat_i/IterativeSorterFSM_0/U0/clk
    SLICE_X52Y136        FDRE                                         r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[10][121]/C
                         clock pessimism             -0.250     1.737    
    SLICE_X52Y136        FDRE (Hold_fdre_C_D)         0.092     1.829    test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[10][121]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[8][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[9][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.708%)  route 0.248ns (54.292%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        0.552     1.471    test_concat_i/IterativeSorterFSM_0/U0/clk
    SLICE_X50Y118        FDRE                                         r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[8][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.164     1.635 r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[8][14]/Q
                         net (fo=7, routed)           0.248     1.884    test_concat_i/IterativeSorterFSM_0/U0/data_out[1038]
    SLICE_X52Y117        LUT5 (Prop_lut5_I1_O)        0.045     1.929 r  test_concat_i/IterativeSorterFSM_0/U0/MyAr[9][14]_i_1/O
                         net (fo=1, routed)           0.000     1.929    test_concat_i/IterativeSorterFSM_0/U0/N_MyAr[9]_6[14]
    SLICE_X52Y117        FDRE                                         r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[9][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=4266, routed)        0.819     1.985    test_concat_i/IterativeSorterFSM_0/U0/clk
    SLICE_X52Y117        FDRE                                         r  test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[9][14]/C
                         clock pessimism             -0.250     1.734    
    SLICE_X52Y117        FDRE (Hold_fdre_C_D)         0.091     1.825    test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[9][14]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X2Y40    test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X2Y40    test_concat_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y97    test_concat_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y98    test_concat_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y98    test_concat_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y98    test_concat_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y96    test_concat_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y96    test_concat_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y96    test_concat_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y118   test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[2][66]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y116   test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[2][70]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y118   test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[2][71]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y116   test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[2][73]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y116   test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[2][74]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y116   test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[2][75]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y118   test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[2][76]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y118   test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[2][77]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y118   test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[2][79]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y119   test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[7][34]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y133   test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[13][105]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y133   test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[13][107]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y133   test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[13][108]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y133   test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[13][110]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y117   test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[7][30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X38Y129   test_concat_i/concat_memory_0/U0/vector_s_reg[47][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y129   test_concat_i/concat_memory_0/U0/vector_s_reg[47][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y129   test_concat_i/concat_memory_0/U0/vector_s_reg[47][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y132   test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[15][32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X69Y132   test_concat_i/IterativeSorterFSM_0/U0/MyAr_reg[15][33]/C



