Release 13.1 - xst O.40d (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: DFT_Mult.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DFT_Mult.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DFT_Mult"
Output Format                      : NGC
Target Device                      : xc3s2000-5-fg456

---- Source Options
Top Module Name                    : DFT_Mult
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/atpg_counter.vhd" in Library work.
Architecture behavioral of Entity atpg_counter is up to date.
Compiling vhdl file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/rom.vhd" in Library work.
Architecture arch of Entity rom is up to date.
Compiling vhdl file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/counter.vhd" in Library work.
Architecture behv of Entity counter is up to date.
Compiling vhdl file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/lfsr.vhd" in Library work.
Architecture modular of Entity lfsr is up to date.
Compiling vhdl file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/mult_lfsr.vhd" in Library work.
Architecture stractural of Entity mult_lfsr is up to date.
Compiling vhdl file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/mult_dtrm.vhd" in Library work.
Architecture stractural of Entity mult_dtrm is up to date.
Compiling vhdl file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/mult_atpg.vhd" in Library work.
Architecture behavioral of Entity mult_atpg is up to date.
Compiling vhdl file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/mux_4to1_x64.vhd" in Library work.
Architecture structural of Entity mux_4to1_x64 is up to date.
Compiling vhdl file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/mult_32x32.vhd" in Library work.
Architecture behavioral of Entity mult_32x32 is up to date.
Compiling vhdl file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/misr.vhd" in Library work.
Architecture modular of Entity misr is up to date.
Compiling vhdl file "C:/Users/Xhaar/Desktop/MIPS2000VHDL/DFT_Mult.vhd" in Library work.
Architecture stractural of Entity dft_mult is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <DFT_Mult> in library <work> (architecture <stractural>).

Analyzing hierarchy for entity <mult_lfsr> in library <work> (architecture <stractural>).

Analyzing hierarchy for entity <mult_dtrm> in library <work> (architecture <stractural>).

Analyzing hierarchy for entity <mult_atpg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux_4to1_x64> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <mult_32x32> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <misr> in library <work> (architecture <modular>).

Analyzing hierarchy for entity <LFSR> in library <work> (architecture <modular>).

Analyzing hierarchy for entity <counter> in library <work> (architecture <behv>) with generics.
	n = 8

Analyzing hierarchy for entity <atpg_counter> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <rom> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <DFT_Mult> in library <work> (Architecture <stractural>).
Entity <DFT_Mult> analyzed. Unit <DFT_Mult> generated.

Analyzing Entity <mult_lfsr> in library <work> (Architecture <stractural>).
Entity <mult_lfsr> analyzed. Unit <mult_lfsr> generated.

Analyzing Entity <LFSR> in library <work> (Architecture <modular>).
Entity <LFSR> analyzed. Unit <LFSR> generated.

Analyzing Entity <mult_dtrm> in library <work> (Architecture <stractural>).
Entity <mult_dtrm> analyzed. Unit <mult_dtrm> generated.

Analyzing generic Entity <counter> in library <work> (Architecture <behv>).
	n = 8
Entity <counter> analyzed. Unit <counter> generated.

Analyzing Entity <mult_atpg> in library <work> (Architecture <behavioral>).
Entity <mult_atpg> analyzed. Unit <mult_atpg> generated.

Analyzing Entity <atpg_counter> in library <work> (Architecture <behavioral>).
Entity <atpg_counter> analyzed. Unit <atpg_counter> generated.

Analyzing Entity <rom> in library <work> (Architecture <arch>).
Entity <rom> analyzed. Unit <rom> generated.

Analyzing Entity <mux_4to1_x64> in library <work> (Architecture <structural>).
Entity <mux_4to1_x64> analyzed. Unit <mux_4to1_x64> generated.

Analyzing Entity <mult_32x32> in library <work> (Architecture <behavioral>).
Entity <mult_32x32> analyzed. Unit <mult_32x32> generated.

Analyzing Entity <misr> in library <work> (Architecture <modular>).
Entity <misr> analyzed. Unit <misr> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <mux_4to1_x64>.
    Related source file is "C:/Users/Xhaar/Desktop/MIPS2000VHDL/mux_4to1_x64.vhd".
    Found 64-bit 4-to-1 multiplexer for signal <Outp>.
    Summary:
	inferred  64 Multiplexer(s).
Unit <mux_4to1_x64> synthesized.


Synthesizing Unit <mult_32x32>.
    Related source file is "C:/Users/Xhaar/Desktop/MIPS2000VHDL/mult_32x32.vhd".
    Found 32x32-bit multiplier for signal <Puns>.
    Summary:
	inferred   1 Multiplier(s).
Unit <mult_32x32> synthesized.


Synthesizing Unit <misr>.
    Related source file is "C:/Users/Xhaar/Desktop/MIPS2000VHDL/misr.vhd".
    Found 64-bit register for signal <misr_reg>.
    Found 1-bit xor4 for signal <misr_reg$xor0000> created at line 27.
    Found 64-bit xor2 for signal <misr_reg$xor0001> created at line 28.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <misr> synthesized.


Synthesizing Unit <LFSR>.
    Related source file is "C:/Users/Xhaar/Desktop/MIPS2000VHDL/lfsr.vhd".
    Found 64-bit register for signal <lfsr_reg>.
    Found 1-bit xor4 for signal <lfsr_reg$xor0000> created at line 26.
    Summary:
	inferred  64 D-type flip-flop(s).
	inferred   1 Xor(s).
Unit <LFSR> synthesized.


Synthesizing Unit <counter>.
    Related source file is "C:/Users/Xhaar/Desktop/MIPS2000VHDL/counter.vhd".
    Found 8-bit up counter for signal <Pre_Q>.
    Summary:
	inferred   1 Counter(s).
Unit <counter> synthesized.


Synthesizing Unit <atpg_counter>.
    Related source file is "C:/Users/Xhaar/Desktop/MIPS2000VHDL/atpg_counter.vhd".
    Found 7-bit up counter for signal <count_int>.
    Summary:
	inferred   1 Counter(s).
Unit <atpg_counter> synthesized.


Synthesizing Unit <rom>.
    Related source file is "C:/Users/Xhaar/Desktop/MIPS2000VHDL/rom.vhd".
    Found 128x64-bit ROM for signal <data>.
    Summary:
	inferred   1 ROM(s).
Unit <rom> synthesized.


Synthesizing Unit <mult_lfsr>.
    Related source file is "C:/Users/Xhaar/Desktop/MIPS2000VHDL/mult_lfsr.vhd".
Unit <mult_lfsr> synthesized.


Synthesizing Unit <mult_dtrm>.
    Related source file is "C:/Users/Xhaar/Desktop/MIPS2000VHDL/mult_dtrm.vhd".
Unit <mult_dtrm> synthesized.


Synthesizing Unit <mult_atpg>.
    Related source file is "C:/Users/Xhaar/Desktop/MIPS2000VHDL/mult_atpg.vhd".
Unit <mult_atpg> synthesized.


Synthesizing Unit <DFT_Mult>.
    Related source file is "C:/Users/Xhaar/Desktop/MIPS2000VHDL/DFT_Mult.vhd".
Unit <DFT_Mult> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 128x64-bit ROM                                        : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Counters                                             : 2
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 2
 64-bit register                                       : 2
# Multiplexers                                         : 1
 64-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 3
 1-bit xor4                                            : 2
 64-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 128x64-bit ROM                                        : 1
# Multipliers                                          : 1
 32x32-bit multiplier                                  : 1
# Counters                                             : 2
 7-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 128
 Flip-Flops                                            : 128
# Multiplexers                                         : 1
 64-bit 4-to-1 multiplexer                             : 1
# Xors                                                 : 3
 1-bit xor4                                            : 2
 64-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DFT_Mult> ...

Optimizing unit <misr> ...

Optimizing unit <LFSR> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DFT_Mult, actual ratio is 2.
FlipFlop ATPG/ADDRSS/count_int_3 has been replicated 9 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 152
 Flip-Flops                                            : 152

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : DFT_Mult.ngr
Top Level Output File Name         : DFT_Mult
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 197

Cell Usage :
# BELS                             : 1293
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 20
#      LUT2                        : 87
#      LUT2_D                      : 4
#      LUT2_L                      : 4
#      LUT3                        : 261
#      LUT3_D                      : 25
#      LUT3_L                      : 7
#      LUT4                        : 517
#      LUT4_D                      : 4
#      LUT4_L                      : 32
#      MUXCY                       : 85
#      MUXF5                       : 156
#      VCC                         : 1
#      XORCY                       : 87
# FlipFlops/Latches                : 152
#      FD                          : 64
#      FDC                         : 24
#      FDR                         : 42
#      FDS                         : 22
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 196
#      IBUF                        : 67
#      OBUF                        : 129
# MULTs                            : 4
#      MULT18X18                   : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s2000fg456-5 

 Number of Slices:                      512  out of  20480     2%  
 Number of Slice Flip Flops:            152  out of  40960     0%  
 Number of 4 input LUTs:                963  out of  40960     2%  
 Number of IOs:                         197
 Number of bonded IOBs:                 197  out of    333    59%  
 Number of MULT18X18s:                    4  out of     40    10%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 152   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 24    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 20.805ns (Maximum Frequency: 48.065MHz)
   Minimum input arrival time before clock: 19.117ns
   Maximum output required time after clock: 25.000ns
   Maximum combinational path delay: 23.312ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 20.805ns (frequency: 48.065MHz)
  Total number of paths / destination ports: 53824562 / 152
-------------------------------------------------------------------------
Delay:               20.805ns (Levels of Logic = 27)
  Source:            ATPG/ADDRSS/count_int_2 (FF)
  Destination:       MSR/misr_reg_63 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: ATPG/ADDRSS/count_int_2 to MSR/misr_reg_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            335   0.626   3.220  ATPG/ADDRSS/count_int_2 (ATPG/ADDRSS/count_int_2)
     LUT4:I1->O            2   0.479   0.915  ATPG/DATA/Mrom_data1811 (ATPG/DATA/Mrom_data181)
     LUT3:I1->O            1   0.479   0.000  MUX/Mmux_Outp_10_f5_17_G (N1219)
     MUXF5:I1->O           1   0.314   0.704  MUX/Mmux_Outp_10_f5_17 (MUX/Mmux_Outp_10_f518)
     LUT4:I3->O            1   0.479   0.681  ATPG/add_signal<6>18 (ATPG/add_signal<6>19)
     MUXF5:S->O            2   0.540   0.745  muxout_signal<26>_inv1 (muxout_signal<26>)
     MULT18X18:A9->P30     1   4.159   0.976  MULTI/Mmult_Puns_submult_2 (MULTI/Mmult_Puns_submult_2_30)
     LUT2:I0->O            1   0.479   0.000  MULTI/Mmult_Puns_Madd_lut<32> (MULTI/Mmult_Puns_Madd_lut<32>)
     MUXCY:S->O            1   0.435   0.000  MULTI/Mmult_Puns_Madd_cy<32> (MULTI/Mmult_Puns_Madd_cy<32>)
     XORCY:CI->O           1   0.786   0.851  MULTI/Mmult_Puns_Madd_xor<33> (MULTI/Mmult_Puns_Madd_48)
     LUT2:I1->O            1   0.479   0.000  MULTI/Mmult_Puns_Madd1_lut<48> (MULTI/Mmult_Puns_Madd1_lut<48>)
     MUXCY:S->O            1   0.435   0.000  MULTI/Mmult_Puns_Madd1_cy<48> (MULTI/Mmult_Puns_Madd1_cy<48>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<49> (MULTI/Mmult_Puns_Madd1_cy<49>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<50> (MULTI/Mmult_Puns_Madd1_cy<50>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<51> (MULTI/Mmult_Puns_Madd1_cy<51>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<52> (MULTI/Mmult_Puns_Madd1_cy<52>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<53> (MULTI/Mmult_Puns_Madd1_cy<53>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<54> (MULTI/Mmult_Puns_Madd1_cy<54>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<55> (MULTI/Mmult_Puns_Madd1_cy<55>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<56> (MULTI/Mmult_Puns_Madd1_cy<56>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<57> (MULTI/Mmult_Puns_Madd1_cy<57>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<58> (MULTI/Mmult_Puns_Madd1_cy<58>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<59> (MULTI/Mmult_Puns_Madd1_cy<59>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<60> (MULTI/Mmult_Puns_Madd1_cy<60>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<61> (MULTI/Mmult_Puns_Madd1_cy<61>)
     MUXCY:CI->O           0   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<62> (MULTI/Mmult_Puns_Madd1_cy<62>)
     XORCY:CI->O           2   0.786   0.804  MULTI/Mmult_Puns_Madd1_xor<63> (P_top_63_OBUF)
     LUT3:I2->O            1   0.479   0.000  MSR/misr_reg_mux0001<63>1 (MSR/misr_reg_mux0001<63>)
     FD:D                      0.176          MSR/misr_reg_63
    ----------------------------------------
    Total                     20.805ns (11.908ns logic, 8.897ns route)
                                       (57.2% logic, 42.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 15225248 / 128
-------------------------------------------------------------------------
Offset:              19.117ns (Levels of Logic = 27)
  Source:            sel<0> (PAD)
  Destination:       MSR/misr_reg_63 (FF)
  Destination Clock: clk rising

  Data Path: sel<0> to MSR/misr_reg_63
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           195   0.715   2.664  sel_0_IBUF (sel_0_IBUF)
     LUT3_D:I0->O          1   0.479   0.704  MUX/Mmux_Outp_441 (MUX/Mmux_Outp_441)
     LUT4:I3->O            2   0.479   0.915  MUX/Mmux_Outp_341_SW1 (N602)
     LUT3:I1->O            1   0.479   0.000  muxout_signal<47>_inv1_F (N948)
     MUXF5:I0->O           2   0.314   0.745  muxout_signal<47>_inv1 (muxout_signal<47>)
     MULT18X18:B15->P30    1   4.159   0.976  MULTI/Mmult_Puns_submult_2 (MULTI/Mmult_Puns_submult_2_30)
     LUT2:I0->O            1   0.479   0.000  MULTI/Mmult_Puns_Madd_lut<32> (MULTI/Mmult_Puns_Madd_lut<32>)
     MUXCY:S->O            1   0.435   0.000  MULTI/Mmult_Puns_Madd_cy<32> (MULTI/Mmult_Puns_Madd_cy<32>)
     XORCY:CI->O           1   0.786   0.851  MULTI/Mmult_Puns_Madd_xor<33> (MULTI/Mmult_Puns_Madd_48)
     LUT2:I1->O            1   0.479   0.000  MULTI/Mmult_Puns_Madd1_lut<48> (MULTI/Mmult_Puns_Madd1_lut<48>)
     MUXCY:S->O            1   0.435   0.000  MULTI/Mmult_Puns_Madd1_cy<48> (MULTI/Mmult_Puns_Madd1_cy<48>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<49> (MULTI/Mmult_Puns_Madd1_cy<49>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<50> (MULTI/Mmult_Puns_Madd1_cy<50>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<51> (MULTI/Mmult_Puns_Madd1_cy<51>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<52> (MULTI/Mmult_Puns_Madd1_cy<52>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<53> (MULTI/Mmult_Puns_Madd1_cy<53>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<54> (MULTI/Mmult_Puns_Madd1_cy<54>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<55> (MULTI/Mmult_Puns_Madd1_cy<55>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<56> (MULTI/Mmult_Puns_Madd1_cy<56>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<57> (MULTI/Mmult_Puns_Madd1_cy<57>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<58> (MULTI/Mmult_Puns_Madd1_cy<58>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<59> (MULTI/Mmult_Puns_Madd1_cy<59>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<60> (MULTI/Mmult_Puns_Madd1_cy<60>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<61> (MULTI/Mmult_Puns_Madd1_cy<61>)
     MUXCY:CI->O           0   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<62> (MULTI/Mmult_Puns_Madd1_cy<62>)
     XORCY:CI->O           2   0.786   0.804  MULTI/Mmult_Puns_Madd1_xor<63> (P_top_63_OBUF)
     LUT3:I2->O            1   0.479   0.000  MSR/misr_reg_mux0001<63>1 (MSR/misr_reg_mux0001<63>)
     FD:D                      0.176          MSR/misr_reg_63
    ----------------------------------------
    Total                     19.117ns (11.457ns logic, 7.660ns route)
                                       (59.9% logic, 40.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 53824312 / 128
-------------------------------------------------------------------------
Offset:              25.000ns (Levels of Logic = 27)
  Source:            ATPG/ADDRSS/count_int_2 (FF)
  Destination:       P_top<63> (PAD)
  Source Clock:      clk rising

  Data Path: ATPG/ADDRSS/count_int_2 to P_top<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q            335   0.626   3.220  ATPG/ADDRSS/count_int_2 (ATPG/ADDRSS/count_int_2)
     LUT4:I1->O            2   0.479   0.915  ATPG/DATA/Mrom_data1811 (ATPG/DATA/Mrom_data181)
     LUT3:I1->O            1   0.479   0.000  MUX/Mmux_Outp_10_f5_17_G (N1219)
     MUXF5:I1->O           1   0.314   0.704  MUX/Mmux_Outp_10_f5_17 (MUX/Mmux_Outp_10_f518)
     LUT4:I3->O            1   0.479   0.681  ATPG/add_signal<6>18 (ATPG/add_signal<6>19)
     MUXF5:S->O            2   0.540   0.745  muxout_signal<26>_inv1 (muxout_signal<26>)
     MULT18X18:A9->P30     1   4.159   0.976  MULTI/Mmult_Puns_submult_2 (MULTI/Mmult_Puns_submult_2_30)
     LUT2:I0->O            1   0.479   0.000  MULTI/Mmult_Puns_Madd_lut<32> (MULTI/Mmult_Puns_Madd_lut<32>)
     MUXCY:S->O            1   0.435   0.000  MULTI/Mmult_Puns_Madd_cy<32> (MULTI/Mmult_Puns_Madd_cy<32>)
     XORCY:CI->O           1   0.786   0.851  MULTI/Mmult_Puns_Madd_xor<33> (MULTI/Mmult_Puns_Madd_48)
     LUT2:I1->O            1   0.479   0.000  MULTI/Mmult_Puns_Madd1_lut<48> (MULTI/Mmult_Puns_Madd1_lut<48>)
     MUXCY:S->O            1   0.435   0.000  MULTI/Mmult_Puns_Madd1_cy<48> (MULTI/Mmult_Puns_Madd1_cy<48>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<49> (MULTI/Mmult_Puns_Madd1_cy<49>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<50> (MULTI/Mmult_Puns_Madd1_cy<50>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<51> (MULTI/Mmult_Puns_Madd1_cy<51>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<52> (MULTI/Mmult_Puns_Madd1_cy<52>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<53> (MULTI/Mmult_Puns_Madd1_cy<53>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<54> (MULTI/Mmult_Puns_Madd1_cy<54>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<55> (MULTI/Mmult_Puns_Madd1_cy<55>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<56> (MULTI/Mmult_Puns_Madd1_cy<56>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<57> (MULTI/Mmult_Puns_Madd1_cy<57>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<58> (MULTI/Mmult_Puns_Madd1_cy<58>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<59> (MULTI/Mmult_Puns_Madd1_cy<59>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<60> (MULTI/Mmult_Puns_Madd1_cy<60>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<61> (MULTI/Mmult_Puns_Madd1_cy<61>)
     MUXCY:CI->O           0   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<62> (MULTI/Mmult_Puns_Madd1_cy<62>)
     XORCY:CI->O           2   0.786   0.745  MULTI/Mmult_Puns_Madd1_xor<63> (P_top_63_OBUF)
     OBUF:I->O                 4.909          P_top_63_OBUF (P_top<63>)
    ----------------------------------------
    Total                     25.000ns (16.162ns logic, 8.838ns route)
                                       (64.6% logic, 35.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 15225122 / 65
-------------------------------------------------------------------------
Delay:               23.312ns (Levels of Logic = 27)
  Source:            sel<0> (PAD)
  Destination:       P_top<63> (PAD)

  Data Path: sel<0> to P_top<63>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           195   0.715   2.664  sel_0_IBUF (sel_0_IBUF)
     LUT3_D:I0->O          1   0.479   0.704  MUX/Mmux_Outp_441 (MUX/Mmux_Outp_441)
     LUT4:I3->O            2   0.479   0.915  MUX/Mmux_Outp_341_SW1 (N602)
     LUT3:I1->O            1   0.479   0.000  muxout_signal<47>_inv1_F (N948)
     MUXF5:I0->O           2   0.314   0.745  muxout_signal<47>_inv1 (muxout_signal<47>)
     MULT18X18:B15->P30    1   4.159   0.976  MULTI/Mmult_Puns_submult_2 (MULTI/Mmult_Puns_submult_2_30)
     LUT2:I0->O            1   0.479   0.000  MULTI/Mmult_Puns_Madd_lut<32> (MULTI/Mmult_Puns_Madd_lut<32>)
     MUXCY:S->O            1   0.435   0.000  MULTI/Mmult_Puns_Madd_cy<32> (MULTI/Mmult_Puns_Madd_cy<32>)
     XORCY:CI->O           1   0.786   0.851  MULTI/Mmult_Puns_Madd_xor<33> (MULTI/Mmult_Puns_Madd_48)
     LUT2:I1->O            1   0.479   0.000  MULTI/Mmult_Puns_Madd1_lut<48> (MULTI/Mmult_Puns_Madd1_lut<48>)
     MUXCY:S->O            1   0.435   0.000  MULTI/Mmult_Puns_Madd1_cy<48> (MULTI/Mmult_Puns_Madd1_cy<48>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<49> (MULTI/Mmult_Puns_Madd1_cy<49>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<50> (MULTI/Mmult_Puns_Madd1_cy<50>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<51> (MULTI/Mmult_Puns_Madd1_cy<51>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<52> (MULTI/Mmult_Puns_Madd1_cy<52>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<53> (MULTI/Mmult_Puns_Madd1_cy<53>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<54> (MULTI/Mmult_Puns_Madd1_cy<54>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<55> (MULTI/Mmult_Puns_Madd1_cy<55>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<56> (MULTI/Mmult_Puns_Madd1_cy<56>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<57> (MULTI/Mmult_Puns_Madd1_cy<57>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<58> (MULTI/Mmult_Puns_Madd1_cy<58>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<59> (MULTI/Mmult_Puns_Madd1_cy<59>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<60> (MULTI/Mmult_Puns_Madd1_cy<60>)
     MUXCY:CI->O           1   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<61> (MULTI/Mmult_Puns_Madd1_cy<61>)
     MUXCY:CI->O           0   0.056   0.000  MULTI/Mmult_Puns_Madd1_cy<62> (MULTI/Mmult_Puns_Madd1_cy<62>)
     XORCY:CI->O           2   0.786   0.745  MULTI/Mmult_Puns_Madd1_xor<63> (P_top_63_OBUF)
     OBUF:I->O                 4.909          P_top_63_OBUF (P_top<63>)
    ----------------------------------------
    Total                     23.312ns (15.711ns logic, 7.601ns route)
                                       (67.4% logic, 32.6% route)

=========================================================================


Total REAL time to Xst completion: 20.00 secs
Total CPU time to Xst completion: 20.61 secs
 
--> 

Total memory usage is 258836 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

