
avProj.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bba8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  0800bd48  0800bd48  0001bd48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bdd0  0800bdd0  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  0800bdd0  0800bdd0  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800bdd0  0800bdd0  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bdd0  0800bdd0  0001bdd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bdd4  0800bdd4  0001bdd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800bdd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          00001574  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200015ec  200015ec  00020078  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001d01c  00000000  00000000  000200a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ed0  00000000  00000000  0003d0be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001968  00000000  00000000  00040f90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001700  00000000  00000000  000428f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000251c1  00000000  00000000  00043ff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00027091  00000000  00000000  000691b9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d8c1d  00000000  00000000  0009024a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00168e67  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006b50  00000000  00000000  00168eb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800bd30 	.word	0x0800bd30

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	0800bd30 	.word	0x0800bd30

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2uiz>:
 8000a2c:	004a      	lsls	r2, r1, #1
 8000a2e:	d211      	bcs.n	8000a54 <__aeabi_d2uiz+0x28>
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a34:	d211      	bcs.n	8000a5a <__aeabi_d2uiz+0x2e>
 8000a36:	d50d      	bpl.n	8000a54 <__aeabi_d2uiz+0x28>
 8000a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d40e      	bmi.n	8000a60 <__aeabi_d2uiz+0x34>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a52:	4770      	bx	lr
 8000a54:	f04f 0000 	mov.w	r0, #0
 8000a58:	4770      	bx	lr
 8000a5a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a5e:	d102      	bne.n	8000a66 <__aeabi_d2uiz+0x3a>
 8000a60:	f04f 30ff 	mov.w	r0, #4294967295
 8000a64:	4770      	bx	lr
 8000a66:	f04f 0000 	mov.w	r0, #0
 8000a6a:	4770      	bx	lr

08000a6c <__aeabi_frsub>:
 8000a6c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a70:	e002      	b.n	8000a78 <__addsf3>
 8000a72:	bf00      	nop

08000a74 <__aeabi_fsub>:
 8000a74:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a78 <__addsf3>:
 8000a78:	0042      	lsls	r2, r0, #1
 8000a7a:	bf1f      	itttt	ne
 8000a7c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a80:	ea92 0f03 	teqne	r2, r3
 8000a84:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a88:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a8c:	d06a      	beq.n	8000b64 <__addsf3+0xec>
 8000a8e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a92:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a96:	bfc1      	itttt	gt
 8000a98:	18d2      	addgt	r2, r2, r3
 8000a9a:	4041      	eorgt	r1, r0
 8000a9c:	4048      	eorgt	r0, r1
 8000a9e:	4041      	eorgt	r1, r0
 8000aa0:	bfb8      	it	lt
 8000aa2:	425b      	neglt	r3, r3
 8000aa4:	2b19      	cmp	r3, #25
 8000aa6:	bf88      	it	hi
 8000aa8:	4770      	bxhi	lr
 8000aaa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ab2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ab6:	bf18      	it	ne
 8000ab8:	4240      	negne	r0, r0
 8000aba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000abe:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ac2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ac6:	bf18      	it	ne
 8000ac8:	4249      	negne	r1, r1
 8000aca:	ea92 0f03 	teq	r2, r3
 8000ace:	d03f      	beq.n	8000b50 <__addsf3+0xd8>
 8000ad0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ad4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ad8:	eb10 000c 	adds.w	r0, r0, ip
 8000adc:	f1c3 0320 	rsb	r3, r3, #32
 8000ae0:	fa01 f103 	lsl.w	r1, r1, r3
 8000ae4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ae8:	d502      	bpl.n	8000af0 <__addsf3+0x78>
 8000aea:	4249      	negs	r1, r1
 8000aec:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000af0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000af4:	d313      	bcc.n	8000b1e <__addsf3+0xa6>
 8000af6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000afa:	d306      	bcc.n	8000b0a <__addsf3+0x92>
 8000afc:	0840      	lsrs	r0, r0, #1
 8000afe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b02:	f102 0201 	add.w	r2, r2, #1
 8000b06:	2afe      	cmp	r2, #254	; 0xfe
 8000b08:	d251      	bcs.n	8000bae <__addsf3+0x136>
 8000b0a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b0e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b12:	bf08      	it	eq
 8000b14:	f020 0001 	biceq.w	r0, r0, #1
 8000b18:	ea40 0003 	orr.w	r0, r0, r3
 8000b1c:	4770      	bx	lr
 8000b1e:	0049      	lsls	r1, r1, #1
 8000b20:	eb40 0000 	adc.w	r0, r0, r0
 8000b24:	3a01      	subs	r2, #1
 8000b26:	bf28      	it	cs
 8000b28:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b2c:	d2ed      	bcs.n	8000b0a <__addsf3+0x92>
 8000b2e:	fab0 fc80 	clz	ip, r0
 8000b32:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b36:	ebb2 020c 	subs.w	r2, r2, ip
 8000b3a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b3e:	bfaa      	itet	ge
 8000b40:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b44:	4252      	neglt	r2, r2
 8000b46:	4318      	orrge	r0, r3
 8000b48:	bfbc      	itt	lt
 8000b4a:	40d0      	lsrlt	r0, r2
 8000b4c:	4318      	orrlt	r0, r3
 8000b4e:	4770      	bx	lr
 8000b50:	f092 0f00 	teq	r2, #0
 8000b54:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b58:	bf06      	itte	eq
 8000b5a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b5e:	3201      	addeq	r2, #1
 8000b60:	3b01      	subne	r3, #1
 8000b62:	e7b5      	b.n	8000ad0 <__addsf3+0x58>
 8000b64:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b6c:	bf18      	it	ne
 8000b6e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b72:	d021      	beq.n	8000bb8 <__addsf3+0x140>
 8000b74:	ea92 0f03 	teq	r2, r3
 8000b78:	d004      	beq.n	8000b84 <__addsf3+0x10c>
 8000b7a:	f092 0f00 	teq	r2, #0
 8000b7e:	bf08      	it	eq
 8000b80:	4608      	moveq	r0, r1
 8000b82:	4770      	bx	lr
 8000b84:	ea90 0f01 	teq	r0, r1
 8000b88:	bf1c      	itt	ne
 8000b8a:	2000      	movne	r0, #0
 8000b8c:	4770      	bxne	lr
 8000b8e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b92:	d104      	bne.n	8000b9e <__addsf3+0x126>
 8000b94:	0040      	lsls	r0, r0, #1
 8000b96:	bf28      	it	cs
 8000b98:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b9c:	4770      	bx	lr
 8000b9e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ba2:	bf3c      	itt	cc
 8000ba4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ba8:	4770      	bxcc	lr
 8000baa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bae:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bb2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb6:	4770      	bx	lr
 8000bb8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bbc:	bf16      	itet	ne
 8000bbe:	4608      	movne	r0, r1
 8000bc0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bc4:	4601      	movne	r1, r0
 8000bc6:	0242      	lsls	r2, r0, #9
 8000bc8:	bf06      	itte	eq
 8000bca:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bce:	ea90 0f01 	teqeq	r0, r1
 8000bd2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bd6:	4770      	bx	lr

08000bd8 <__aeabi_ui2f>:
 8000bd8:	f04f 0300 	mov.w	r3, #0
 8000bdc:	e004      	b.n	8000be8 <__aeabi_i2f+0x8>
 8000bde:	bf00      	nop

08000be0 <__aeabi_i2f>:
 8000be0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	bf48      	it	mi
 8000be6:	4240      	negmi	r0, r0
 8000be8:	ea5f 0c00 	movs.w	ip, r0
 8000bec:	bf08      	it	eq
 8000bee:	4770      	bxeq	lr
 8000bf0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000bf4:	4601      	mov	r1, r0
 8000bf6:	f04f 0000 	mov.w	r0, #0
 8000bfa:	e01c      	b.n	8000c36 <__aeabi_l2f+0x2a>

08000bfc <__aeabi_ul2f>:
 8000bfc:	ea50 0201 	orrs.w	r2, r0, r1
 8000c00:	bf08      	it	eq
 8000c02:	4770      	bxeq	lr
 8000c04:	f04f 0300 	mov.w	r3, #0
 8000c08:	e00a      	b.n	8000c20 <__aeabi_l2f+0x14>
 8000c0a:	bf00      	nop

08000c0c <__aeabi_l2f>:
 8000c0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c10:	bf08      	it	eq
 8000c12:	4770      	bxeq	lr
 8000c14:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c18:	d502      	bpl.n	8000c20 <__aeabi_l2f+0x14>
 8000c1a:	4240      	negs	r0, r0
 8000c1c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c20:	ea5f 0c01 	movs.w	ip, r1
 8000c24:	bf02      	ittt	eq
 8000c26:	4684      	moveq	ip, r0
 8000c28:	4601      	moveq	r1, r0
 8000c2a:	2000      	moveq	r0, #0
 8000c2c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c30:	bf08      	it	eq
 8000c32:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c36:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c3a:	fabc f28c 	clz	r2, ip
 8000c3e:	3a08      	subs	r2, #8
 8000c40:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c44:	db10      	blt.n	8000c68 <__aeabi_l2f+0x5c>
 8000c46:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c50:	f1c2 0220 	rsb	r2, r2, #32
 8000c54:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c58:	fa20 f202 	lsr.w	r2, r0, r2
 8000c5c:	eb43 0002 	adc.w	r0, r3, r2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f102 0220 	add.w	r2, r2, #32
 8000c6c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c70:	f1c2 0220 	rsb	r2, r2, #32
 8000c74:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c78:	fa21 f202 	lsr.w	r2, r1, r2
 8000c7c:	eb43 0002 	adc.w	r0, r3, r2
 8000c80:	bf08      	it	eq
 8000c82:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c86:	4770      	bx	lr

08000c88 <__aeabi_fmul>:
 8000c88:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c8c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c90:	bf1e      	ittt	ne
 8000c92:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c96:	ea92 0f0c 	teqne	r2, ip
 8000c9a:	ea93 0f0c 	teqne	r3, ip
 8000c9e:	d06f      	beq.n	8000d80 <__aeabi_fmul+0xf8>
 8000ca0:	441a      	add	r2, r3
 8000ca2:	ea80 0c01 	eor.w	ip, r0, r1
 8000ca6:	0240      	lsls	r0, r0, #9
 8000ca8:	bf18      	it	ne
 8000caa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cae:	d01e      	beq.n	8000cee <__aeabi_fmul+0x66>
 8000cb0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cb4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cb8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cbc:	fba0 3101 	umull	r3, r1, r0, r1
 8000cc0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000cc4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000cc8:	bf3e      	ittt	cc
 8000cca:	0049      	lslcc	r1, r1, #1
 8000ccc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cd0:	005b      	lslcc	r3, r3, #1
 8000cd2:	ea40 0001 	orr.w	r0, r0, r1
 8000cd6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cda:	2afd      	cmp	r2, #253	; 0xfd
 8000cdc:	d81d      	bhi.n	8000d1a <__aeabi_fmul+0x92>
 8000cde:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000ce2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ce6:	bf08      	it	eq
 8000ce8:	f020 0001 	biceq.w	r0, r0, #1
 8000cec:	4770      	bx	lr
 8000cee:	f090 0f00 	teq	r0, #0
 8000cf2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000cf6:	bf08      	it	eq
 8000cf8:	0249      	lsleq	r1, r1, #9
 8000cfa:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000cfe:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d02:	3a7f      	subs	r2, #127	; 0x7f
 8000d04:	bfc2      	ittt	gt
 8000d06:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d0a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d0e:	4770      	bxgt	lr
 8000d10:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	3a01      	subs	r2, #1
 8000d1a:	dc5d      	bgt.n	8000dd8 <__aeabi_fmul+0x150>
 8000d1c:	f112 0f19 	cmn.w	r2, #25
 8000d20:	bfdc      	itt	le
 8000d22:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d26:	4770      	bxle	lr
 8000d28:	f1c2 0200 	rsb	r2, r2, #0
 8000d2c:	0041      	lsls	r1, r0, #1
 8000d2e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d32:	f1c2 0220 	rsb	r2, r2, #32
 8000d36:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d3a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d3e:	f140 0000 	adc.w	r0, r0, #0
 8000d42:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d46:	bf08      	it	eq
 8000d48:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d4c:	4770      	bx	lr
 8000d4e:	f092 0f00 	teq	r2, #0
 8000d52:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d56:	bf02      	ittt	eq
 8000d58:	0040      	lsleq	r0, r0, #1
 8000d5a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d5e:	3a01      	subeq	r2, #1
 8000d60:	d0f9      	beq.n	8000d56 <__aeabi_fmul+0xce>
 8000d62:	ea40 000c 	orr.w	r0, r0, ip
 8000d66:	f093 0f00 	teq	r3, #0
 8000d6a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d6e:	bf02      	ittt	eq
 8000d70:	0049      	lsleq	r1, r1, #1
 8000d72:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d76:	3b01      	subeq	r3, #1
 8000d78:	d0f9      	beq.n	8000d6e <__aeabi_fmul+0xe6>
 8000d7a:	ea41 010c 	orr.w	r1, r1, ip
 8000d7e:	e78f      	b.n	8000ca0 <__aeabi_fmul+0x18>
 8000d80:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d84:	ea92 0f0c 	teq	r2, ip
 8000d88:	bf18      	it	ne
 8000d8a:	ea93 0f0c 	teqne	r3, ip
 8000d8e:	d00a      	beq.n	8000da6 <__aeabi_fmul+0x11e>
 8000d90:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d94:	bf18      	it	ne
 8000d96:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d9a:	d1d8      	bne.n	8000d4e <__aeabi_fmul+0xc6>
 8000d9c:	ea80 0001 	eor.w	r0, r0, r1
 8000da0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000da4:	4770      	bx	lr
 8000da6:	f090 0f00 	teq	r0, #0
 8000daa:	bf17      	itett	ne
 8000dac:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000db0:	4608      	moveq	r0, r1
 8000db2:	f091 0f00 	teqne	r1, #0
 8000db6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dba:	d014      	beq.n	8000de6 <__aeabi_fmul+0x15e>
 8000dbc:	ea92 0f0c 	teq	r2, ip
 8000dc0:	d101      	bne.n	8000dc6 <__aeabi_fmul+0x13e>
 8000dc2:	0242      	lsls	r2, r0, #9
 8000dc4:	d10f      	bne.n	8000de6 <__aeabi_fmul+0x15e>
 8000dc6:	ea93 0f0c 	teq	r3, ip
 8000dca:	d103      	bne.n	8000dd4 <__aeabi_fmul+0x14c>
 8000dcc:	024b      	lsls	r3, r1, #9
 8000dce:	bf18      	it	ne
 8000dd0:	4608      	movne	r0, r1
 8000dd2:	d108      	bne.n	8000de6 <__aeabi_fmul+0x15e>
 8000dd4:	ea80 0001 	eor.w	r0, r0, r1
 8000dd8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ddc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000de0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000de4:	4770      	bx	lr
 8000de6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dea:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000dee:	4770      	bx	lr

08000df0 <__aeabi_fdiv>:
 8000df0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000df4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000df8:	bf1e      	ittt	ne
 8000dfa:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dfe:	ea92 0f0c 	teqne	r2, ip
 8000e02:	ea93 0f0c 	teqne	r3, ip
 8000e06:	d069      	beq.n	8000edc <__aeabi_fdiv+0xec>
 8000e08:	eba2 0203 	sub.w	r2, r2, r3
 8000e0c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e10:	0249      	lsls	r1, r1, #9
 8000e12:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e16:	d037      	beq.n	8000e88 <__aeabi_fdiv+0x98>
 8000e18:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e1c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e20:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e24:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e28:	428b      	cmp	r3, r1
 8000e2a:	bf38      	it	cc
 8000e2c:	005b      	lslcc	r3, r3, #1
 8000e2e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e32:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e36:	428b      	cmp	r3, r1
 8000e38:	bf24      	itt	cs
 8000e3a:	1a5b      	subcs	r3, r3, r1
 8000e3c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e40:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e44:	bf24      	itt	cs
 8000e46:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e4a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e4e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e52:	bf24      	itt	cs
 8000e54:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e58:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e5c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e66:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e6a:	011b      	lsls	r3, r3, #4
 8000e6c:	bf18      	it	ne
 8000e6e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e72:	d1e0      	bne.n	8000e36 <__aeabi_fdiv+0x46>
 8000e74:	2afd      	cmp	r2, #253	; 0xfd
 8000e76:	f63f af50 	bhi.w	8000d1a <__aeabi_fmul+0x92>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e80:	bf08      	it	eq
 8000e82:	f020 0001 	biceq.w	r0, r0, #1
 8000e86:	4770      	bx	lr
 8000e88:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e8c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e90:	327f      	adds	r2, #127	; 0x7f
 8000e92:	bfc2      	ittt	gt
 8000e94:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e98:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e9c:	4770      	bxgt	lr
 8000e9e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ea2:	f04f 0300 	mov.w	r3, #0
 8000ea6:	3a01      	subs	r2, #1
 8000ea8:	e737      	b.n	8000d1a <__aeabi_fmul+0x92>
 8000eaa:	f092 0f00 	teq	r2, #0
 8000eae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000eb2:	bf02      	ittt	eq
 8000eb4:	0040      	lsleq	r0, r0, #1
 8000eb6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eba:	3a01      	subeq	r2, #1
 8000ebc:	d0f9      	beq.n	8000eb2 <__aeabi_fdiv+0xc2>
 8000ebe:	ea40 000c 	orr.w	r0, r0, ip
 8000ec2:	f093 0f00 	teq	r3, #0
 8000ec6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000eca:	bf02      	ittt	eq
 8000ecc:	0049      	lsleq	r1, r1, #1
 8000ece:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ed2:	3b01      	subeq	r3, #1
 8000ed4:	d0f9      	beq.n	8000eca <__aeabi_fdiv+0xda>
 8000ed6:	ea41 010c 	orr.w	r1, r1, ip
 8000eda:	e795      	b.n	8000e08 <__aeabi_fdiv+0x18>
 8000edc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ee0:	ea92 0f0c 	teq	r2, ip
 8000ee4:	d108      	bne.n	8000ef8 <__aeabi_fdiv+0x108>
 8000ee6:	0242      	lsls	r2, r0, #9
 8000ee8:	f47f af7d 	bne.w	8000de6 <__aeabi_fmul+0x15e>
 8000eec:	ea93 0f0c 	teq	r3, ip
 8000ef0:	f47f af70 	bne.w	8000dd4 <__aeabi_fmul+0x14c>
 8000ef4:	4608      	mov	r0, r1
 8000ef6:	e776      	b.n	8000de6 <__aeabi_fmul+0x15e>
 8000ef8:	ea93 0f0c 	teq	r3, ip
 8000efc:	d104      	bne.n	8000f08 <__aeabi_fdiv+0x118>
 8000efe:	024b      	lsls	r3, r1, #9
 8000f00:	f43f af4c 	beq.w	8000d9c <__aeabi_fmul+0x114>
 8000f04:	4608      	mov	r0, r1
 8000f06:	e76e      	b.n	8000de6 <__aeabi_fmul+0x15e>
 8000f08:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f0c:	bf18      	it	ne
 8000f0e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f12:	d1ca      	bne.n	8000eaa <__aeabi_fdiv+0xba>
 8000f14:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f18:	f47f af5c 	bne.w	8000dd4 <__aeabi_fmul+0x14c>
 8000f1c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f20:	f47f af3c 	bne.w	8000d9c <__aeabi_fmul+0x114>
 8000f24:	e75f      	b.n	8000de6 <__aeabi_fmul+0x15e>
 8000f26:	bf00      	nop

08000f28 <__gesf2>:
 8000f28:	f04f 3cff 	mov.w	ip, #4294967295
 8000f2c:	e006      	b.n	8000f3c <__cmpsf2+0x4>
 8000f2e:	bf00      	nop

08000f30 <__lesf2>:
 8000f30:	f04f 0c01 	mov.w	ip, #1
 8000f34:	e002      	b.n	8000f3c <__cmpsf2+0x4>
 8000f36:	bf00      	nop

08000f38 <__cmpsf2>:
 8000f38:	f04f 0c01 	mov.w	ip, #1
 8000f3c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f40:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f44:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f48:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f4c:	bf18      	it	ne
 8000f4e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f52:	d011      	beq.n	8000f78 <__cmpsf2+0x40>
 8000f54:	b001      	add	sp, #4
 8000f56:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f5a:	bf18      	it	ne
 8000f5c:	ea90 0f01 	teqne	r0, r1
 8000f60:	bf58      	it	pl
 8000f62:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f66:	bf88      	it	hi
 8000f68:	17c8      	asrhi	r0, r1, #31
 8000f6a:	bf38      	it	cc
 8000f6c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f70:	bf18      	it	ne
 8000f72:	f040 0001 	orrne.w	r0, r0, #1
 8000f76:	4770      	bx	lr
 8000f78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f7c:	d102      	bne.n	8000f84 <__cmpsf2+0x4c>
 8000f7e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f82:	d105      	bne.n	8000f90 <__cmpsf2+0x58>
 8000f84:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f88:	d1e4      	bne.n	8000f54 <__cmpsf2+0x1c>
 8000f8a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f8e:	d0e1      	beq.n	8000f54 <__cmpsf2+0x1c>
 8000f90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop

08000f98 <__aeabi_cfrcmple>:
 8000f98:	4684      	mov	ip, r0
 8000f9a:	4608      	mov	r0, r1
 8000f9c:	4661      	mov	r1, ip
 8000f9e:	e7ff      	b.n	8000fa0 <__aeabi_cfcmpeq>

08000fa0 <__aeabi_cfcmpeq>:
 8000fa0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fa2:	f7ff ffc9 	bl	8000f38 <__cmpsf2>
 8000fa6:	2800      	cmp	r0, #0
 8000fa8:	bf48      	it	mi
 8000faa:	f110 0f00 	cmnmi.w	r0, #0
 8000fae:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fb0 <__aeabi_fcmpeq>:
 8000fb0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fb4:	f7ff fff4 	bl	8000fa0 <__aeabi_cfcmpeq>
 8000fb8:	bf0c      	ite	eq
 8000fba:	2001      	moveq	r0, #1
 8000fbc:	2000      	movne	r0, #0
 8000fbe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fc2:	bf00      	nop

08000fc4 <__aeabi_fcmplt>:
 8000fc4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fc8:	f7ff ffea 	bl	8000fa0 <__aeabi_cfcmpeq>
 8000fcc:	bf34      	ite	cc
 8000fce:	2001      	movcc	r0, #1
 8000fd0:	2000      	movcs	r0, #0
 8000fd2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fd6:	bf00      	nop

08000fd8 <__aeabi_fcmple>:
 8000fd8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fdc:	f7ff ffe0 	bl	8000fa0 <__aeabi_cfcmpeq>
 8000fe0:	bf94      	ite	ls
 8000fe2:	2001      	movls	r0, #1
 8000fe4:	2000      	movhi	r0, #0
 8000fe6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fea:	bf00      	nop

08000fec <__aeabi_fcmpge>:
 8000fec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff0:	f7ff ffd2 	bl	8000f98 <__aeabi_cfrcmple>
 8000ff4:	bf94      	ite	ls
 8000ff6:	2001      	movls	r0, #1
 8000ff8:	2000      	movhi	r0, #0
 8000ffa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ffe:	bf00      	nop

08001000 <__aeabi_fcmpgt>:
 8001000:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001004:	f7ff ffc8 	bl	8000f98 <__aeabi_cfrcmple>
 8001008:	bf34      	ite	cc
 800100a:	2001      	movcc	r0, #1
 800100c:	2000      	movcs	r0, #0
 800100e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001012:	bf00      	nop

08001014 <Access_Init>:
/**
  * @brief	Access module initialization function
  * @return	None
  */
void Access_Init(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Access_InitDone_b = TRUE;
 8001018:	4b03      	ldr	r3, [pc, #12]	; (8001028 <Access_Init+0x14>)
 800101a:	2201      	movs	r2, #1
 800101c:	701a      	strb	r2, [r3, #0]
}
 800101e:	bf00      	nop
 8001020:	46bd      	mov	sp, r7
 8001022:	bc80      	pop	{r7}
 8001024:	4770      	bx	lr
 8001026:	bf00      	nop
 8001028:	20000094 	.word	0x20000094

0800102c <Access_MainFunction>:
/**
  * @brief	Access module main function (runs in task)
  * @return	None
  */
void Access_MainFunction(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Access_InitDone_b)
	{

	}
}
 8001030:	bf00      	nop
 8001032:	46bd      	mov	sp, r7
 8001034:	bc80      	pop	{r7}
 8001036:	4770      	bx	lr

08001038 <Brakes_OnAutobrakesEnabled>:
/**
  * @brief	Triggers the actions for Autobrakes enabled state
  * @return	None
  */
static void Brakes_OnAutobrakesEnabled(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
	/* Check critical distance */
	if((g_Brakes_Ultrasonic_Distance_cm_f32 < BRAKES_CRITICAL_DISTANCE_CM_F32) && (g_Brakes_Autobrakes_Enable_Cnt_u8 >= BRAKES_AUTOBRAKES_STATE_CNT_U8))
 800103c:	4b16      	ldr	r3, [pc, #88]	; (8001098 <Brakes_OnAutobrakesEnabled+0x60>)
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	4916      	ldr	r1, [pc, #88]	; (800109c <Brakes_OnAutobrakesEnabled+0x64>)
 8001042:	4618      	mov	r0, r3
 8001044:	f7ff ffbe 	bl	8000fc4 <__aeabi_fcmplt>
 8001048:	4603      	mov	r3, r0
 800104a:	2b00      	cmp	r3, #0
 800104c:	d00f      	beq.n	800106e <Brakes_OnAutobrakesEnabled+0x36>
 800104e:	4b14      	ldr	r3, [pc, #80]	; (80010a0 <Brakes_OnAutobrakesEnabled+0x68>)
 8001050:	781b      	ldrb	r3, [r3, #0]
 8001052:	2b09      	cmp	r3, #9
 8001054:	d90b      	bls.n	800106e <Brakes_OnAutobrakesEnabled+0x36>
	{
		/* Set Autobrakes flag */
		g_Brakes_Autobrakes_Status_b = TRUE;
 8001056:	4b13      	ldr	r3, [pc, #76]	; (80010a4 <Brakes_OnAutobrakesEnabled+0x6c>)
 8001058:	2201      	movs	r2, #1
 800105a:	701a      	strb	r2, [r3, #0]
		/* Reset Autobrakes enable counter */
		g_Brakes_Autobrakes_Enable_Cnt_u8 = 0u;
 800105c:	4b10      	ldr	r3, [pc, #64]	; (80010a0 <Brakes_OnAutobrakesEnabled+0x68>)
 800105e:	2200      	movs	r2, #0
 8001060:	701a      	strb	r2, [r3, #0]
		/* Set Autobrakes */
		Rte_Write_Autobrakes_State_b(g_Brakes_Autobrakes_Status_b);
 8001062:	4b10      	ldr	r3, [pc, #64]	; (80010a4 <Brakes_OnAutobrakesEnabled+0x6c>)
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	4618      	mov	r0, r3
 8001068:	f00a f94e 	bl	800b308 <Rte_Write_DIO_Autobrakes_State_b>
	else
	{
		/* Reset Autobrakes enable counter */
		g_Brakes_Autobrakes_Enable_Cnt_u8 = 0u;
	}
}
 800106c:	e012      	b.n	8001094 <Brakes_OnAutobrakesEnabled+0x5c>
	else if (g_Brakes_Ultrasonic_Distance_cm_f32 < BRAKES_CRITICAL_DISTANCE_CM_F32)
 800106e:	4b0a      	ldr	r3, [pc, #40]	; (8001098 <Brakes_OnAutobrakesEnabled+0x60>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	490a      	ldr	r1, [pc, #40]	; (800109c <Brakes_OnAutobrakesEnabled+0x64>)
 8001074:	4618      	mov	r0, r3
 8001076:	f7ff ffa5 	bl	8000fc4 <__aeabi_fcmplt>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d006      	beq.n	800108e <Brakes_OnAutobrakesEnabled+0x56>
		g_Brakes_Autobrakes_Enable_Cnt_u8++;
 8001080:	4b07      	ldr	r3, [pc, #28]	; (80010a0 <Brakes_OnAutobrakesEnabled+0x68>)
 8001082:	781b      	ldrb	r3, [r3, #0]
 8001084:	3301      	adds	r3, #1
 8001086:	b2da      	uxtb	r2, r3
 8001088:	4b05      	ldr	r3, [pc, #20]	; (80010a0 <Brakes_OnAutobrakesEnabled+0x68>)
 800108a:	701a      	strb	r2, [r3, #0]
}
 800108c:	e002      	b.n	8001094 <Brakes_OnAutobrakesEnabled+0x5c>
		g_Brakes_Autobrakes_Enable_Cnt_u8 = 0u;
 800108e:	4b04      	ldr	r3, [pc, #16]	; (80010a0 <Brakes_OnAutobrakesEnabled+0x68>)
 8001090:	2200      	movs	r2, #0
 8001092:	701a      	strb	r2, [r3, #0]
}
 8001094:	bf00      	nop
 8001096:	bd80      	pop	{r7, pc}
 8001098:	20000098 	.word	0x20000098
 800109c:	41f00000 	.word	0x41f00000
 80010a0:	2000009e 	.word	0x2000009e
 80010a4:	2000009c 	.word	0x2000009c

080010a8 <Brakes_OnAutobrakesDisabled>:
/**
  * @brief	Triggers the actions for Autobrakes disabled state
  * @return	None
  */
static void Brakes_OnAutobrakesDisabled(void)
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
	/* Check Autobrakes disable distance */
	if((g_Brakes_Ultrasonic_Distance_cm_f32 > BRAKES_AUTOBRAKES_DISABLE_DISTANCE_CM_F32) && (g_Brakes_Autobrakes_Disable_Cnt_u8 >= BRAKES_AUTOBRAKES_STATE_CNT_U8))
 80010ac:	4b16      	ldr	r3, [pc, #88]	; (8001108 <Brakes_OnAutobrakesDisabled+0x60>)
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4916      	ldr	r1, [pc, #88]	; (800110c <Brakes_OnAutobrakesDisabled+0x64>)
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff ffa4 	bl	8001000 <__aeabi_fcmpgt>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d00f      	beq.n	80010de <Brakes_OnAutobrakesDisabled+0x36>
 80010be:	4b14      	ldr	r3, [pc, #80]	; (8001110 <Brakes_OnAutobrakesDisabled+0x68>)
 80010c0:	781b      	ldrb	r3, [r3, #0]
 80010c2:	2b09      	cmp	r3, #9
 80010c4:	d90b      	bls.n	80010de <Brakes_OnAutobrakesDisabled+0x36>
	{
		/* Reset Autobrakes flag */
		g_Brakes_Autobrakes_Status_b = FALSE;
 80010c6:	4b13      	ldr	r3, [pc, #76]	; (8001114 <Brakes_OnAutobrakesDisabled+0x6c>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	701a      	strb	r2, [r3, #0]
		/* Reset Autobrakes disable counter */
		g_Brakes_Autobrakes_Disable_Cnt_u8 = 0u;
 80010cc:	4b10      	ldr	r3, [pc, #64]	; (8001110 <Brakes_OnAutobrakesDisabled+0x68>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	701a      	strb	r2, [r3, #0]
		/* Reset Autobrakes */
		Rte_Write_Autobrakes_State_b(g_Brakes_Autobrakes_Status_b);
 80010d2:	4b10      	ldr	r3, [pc, #64]	; (8001114 <Brakes_OnAutobrakesDisabled+0x6c>)
 80010d4:	781b      	ldrb	r3, [r3, #0]
 80010d6:	4618      	mov	r0, r3
 80010d8:	f00a f916 	bl	800b308 <Rte_Write_DIO_Autobrakes_State_b>
	else
	{
		/* Reset Autobrakes disable counter */
		g_Brakes_Autobrakes_Disable_Cnt_u8 = 0u;
	}
}
 80010dc:	e012      	b.n	8001104 <Brakes_OnAutobrakesDisabled+0x5c>
	else if(g_Brakes_Ultrasonic_Distance_cm_f32 > BRAKES_AUTOBRAKES_DISABLE_DISTANCE_CM_F32)
 80010de:	4b0a      	ldr	r3, [pc, #40]	; (8001108 <Brakes_OnAutobrakesDisabled+0x60>)
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	490a      	ldr	r1, [pc, #40]	; (800110c <Brakes_OnAutobrakesDisabled+0x64>)
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff ff8b 	bl	8001000 <__aeabi_fcmpgt>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d006      	beq.n	80010fe <Brakes_OnAutobrakesDisabled+0x56>
		g_Brakes_Autobrakes_Disable_Cnt_u8++;
 80010f0:	4b07      	ldr	r3, [pc, #28]	; (8001110 <Brakes_OnAutobrakesDisabled+0x68>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	3301      	adds	r3, #1
 80010f6:	b2da      	uxtb	r2, r3
 80010f8:	4b05      	ldr	r3, [pc, #20]	; (8001110 <Brakes_OnAutobrakesDisabled+0x68>)
 80010fa:	701a      	strb	r2, [r3, #0]
}
 80010fc:	e002      	b.n	8001104 <Brakes_OnAutobrakesDisabled+0x5c>
		g_Brakes_Autobrakes_Disable_Cnt_u8 = 0u;
 80010fe:	4b04      	ldr	r3, [pc, #16]	; (8001110 <Brakes_OnAutobrakesDisabled+0x68>)
 8001100:	2200      	movs	r2, #0
 8001102:	701a      	strb	r2, [r3, #0]
}
 8001104:	bf00      	nop
 8001106:	bd80      	pop	{r7, pc}
 8001108:	20000098 	.word	0x20000098
 800110c:	42200000 	.word	0x42200000
 8001110:	2000009d 	.word	0x2000009d
 8001114:	2000009c 	.word	0x2000009c

08001118 <Brakes_Init>:
/**
  * @brief	Brakes module initialization function
  * @return	None
  */
void Brakes_Init(void)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	af00      	add	r7, sp, #0
	/* Initialize variables */
	g_Brakes_AN0_Voltage_mV_u16 = 0u;
 800111c:	4b0c      	ldr	r3, [pc, #48]	; (8001150 <Brakes_Init+0x38>)
 800111e:	2200      	movs	r2, #0
 8001120:	801a      	strh	r2, [r3, #0]
	g_Brakes_Ultrasonic_Distance_cm_f32 = 0.0f;
 8001122:	4b0c      	ldr	r3, [pc, #48]	; (8001154 <Brakes_Init+0x3c>)
 8001124:	f04f 0200 	mov.w	r2, #0
 8001128:	601a      	str	r2, [r3, #0]
	g_Brakes_Autobrakes_Status_b = FALSE;
 800112a:	4b0b      	ldr	r3, [pc, #44]	; (8001158 <Brakes_Init+0x40>)
 800112c:	2200      	movs	r2, #0
 800112e:	701a      	strb	r2, [r3, #0]
	g_Brakes_Autobrakes_Disable_Cnt_u8 = 0u;
 8001130:	4b0a      	ldr	r3, [pc, #40]	; (800115c <Brakes_Init+0x44>)
 8001132:	2200      	movs	r2, #0
 8001134:	701a      	strb	r2, [r3, #0]
	g_Brakes_Autobrakes_Enable_Cnt_u8 = 0u;
 8001136:	4b0a      	ldr	r3, [pc, #40]	; (8001160 <Brakes_Init+0x48>)
 8001138:	2200      	movs	r2, #0
 800113a:	701a      	strb	r2, [r3, #0]
	/* Read Brakes NvM block */
	Rte_Read_NvM_Brakes_Block(g_Brakes_NvMBlock_a);
 800113c:	4909      	ldr	r1, [pc, #36]	; (8001164 <Brakes_Init+0x4c>)
 800113e:	2001      	movs	r0, #1
 8001140:	f00a f90a 	bl	800b358 <Rte_Read_NvM_Block>
	/* Set initialization flag to done */
	g_Brakes_InitDone_b = TRUE;
 8001144:	4b08      	ldr	r3, [pc, #32]	; (8001168 <Brakes_Init+0x50>)
 8001146:	2201      	movs	r2, #1
 8001148:	701a      	strb	r2, [r3, #0]
}
 800114a:	bf00      	nop
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	20000096 	.word	0x20000096
 8001154:	20000098 	.word	0x20000098
 8001158:	2000009c 	.word	0x2000009c
 800115c:	2000009d 	.word	0x2000009d
 8001160:	2000009e 	.word	0x2000009e
 8001164:	200000a0 	.word	0x200000a0
 8001168:	20000095 	.word	0x20000095

0800116c <Brakes_MainFunction>:
/**
  * @brief	Brakes module main function (runs in task)
  * @return	None
  */
void Brakes_MainFunction(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(FALSE != g_Brakes_InitDone_b)
 8001170:	4b0a      	ldr	r3, [pc, #40]	; (800119c <Brakes_MainFunction+0x30>)
 8001172:	781b      	ldrb	r3, [r3, #0]
 8001174:	2b00      	cmp	r3, #0
 8001176:	d00e      	beq.n	8001196 <Brakes_MainFunction+0x2a>
	{
		/* Read AN0 analog voltage (mV) */
		Rte_Read_ADC_AN0_Voltage_u16(&g_Brakes_AN0_Voltage_mV_u16);
 8001178:	4809      	ldr	r0, [pc, #36]	; (80011a0 <Brakes_MainFunction+0x34>)
 800117a:	f00a f927 	bl	800b3cc <Rte_Read_AN0_Voltage_u16>
		/* Read distance from ultrasonic sensor */
		Rte_Read_Ultrasonic_Distance_f32(&g_Brakes_Ultrasonic_Distance_cm_f32);
 800117e:	4809      	ldr	r0, [pc, #36]	; (80011a4 <Brakes_MainFunction+0x38>)
 8001180:	f00a f894 	bl	800b2ac <Rte_Read_Cdd_Ultrasonic_Distance_f32>
		/* Check Autobrakes condition */
		if(FALSE == g_Brakes_Autobrakes_Status_b)
 8001184:	4b08      	ldr	r3, [pc, #32]	; (80011a8 <Brakes_MainFunction+0x3c>)
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d102      	bne.n	8001192 <Brakes_MainFunction+0x26>
		{
			/* Autobrakes enabled actions */
			Brakes_OnAutobrakesEnabled();
 800118c:	f7ff ff54 	bl	8001038 <Brakes_OnAutobrakesEnabled>
		{
			/* Autobrakes disabled actions */
			Brakes_OnAutobrakesDisabled();
		}
	}
}
 8001190:	e001      	b.n	8001196 <Brakes_MainFunction+0x2a>
			Brakes_OnAutobrakesDisabled();
 8001192:	f7ff ff89 	bl	80010a8 <Brakes_OnAutobrakesDisabled>
}
 8001196:	bf00      	nop
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	20000095 	.word	0x20000095
 80011a0:	20000096 	.word	0x20000096
 80011a4:	20000098 	.word	0x20000098
 80011a8:	2000009c 	.word	0x2000009c

080011ac <Brakes_Shutdown>:
/**
  * @brief  Shutdown the Brakes module
  * @return None
  */
void Brakes_Shutdown(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
	/* Write Brakes NvM block */
	Rte_Write_NvM_Brakes_Block(g_Brakes_NvMBlock_a);
 80011b0:	4904      	ldr	r1, [pc, #16]	; (80011c4 <Brakes_Shutdown+0x18>)
 80011b2:	2001      	movs	r0, #1
 80011b4:	f00a f8ea 	bl	800b38c <Rte_Write_NvM_Block>
	/* Reset initialization flag */
	g_Brakes_InitDone_b = FALSE;
 80011b8:	4b03      	ldr	r3, [pc, #12]	; (80011c8 <Brakes_Shutdown+0x1c>)
 80011ba:	2200      	movs	r2, #0
 80011bc:	701a      	strb	r2, [r3, #0]
}
 80011be:	bf00      	nop
 80011c0:	bd80      	pop	{r7, pc}
 80011c2:	bf00      	nop
 80011c4:	200000a0 	.word	0x200000a0
 80011c8:	20000095 	.word	0x20000095

080011cc <Engine_Init>:
/**
  * @brief	Engine module initialization function
  * @return	None
  */
void Engine_Init(void)
{
 80011cc:	b480      	push	{r7}
 80011ce:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Engine_InitDone_b = TRUE;
 80011d0:	4b03      	ldr	r3, [pc, #12]	; (80011e0 <Engine_Init+0x14>)
 80011d2:	2201      	movs	r2, #1
 80011d4:	701a      	strb	r2, [r3, #0]
}
 80011d6:	bf00      	nop
 80011d8:	46bd      	mov	sp, r7
 80011da:	bc80      	pop	{r7}
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	200000c0 	.word	0x200000c0

080011e4 <Engine_MainFunction>:
/**
  * @brief	Engine module main function (runs in task)
  * @return	None
  */
void Engine_MainFunction(void)
{
 80011e4:	b480      	push	{r7}
 80011e6:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Engine_InitDone_b)
	{

	}
}
 80011e8:	bf00      	nop
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bc80      	pop	{r7}
 80011ee:	4770      	bx	lr

080011f0 <LED_UpdatePulseDirection>:
/**
  * @brief  Updates the PWM pulse direction
  * @return None
  */
static void LED_UpdatePulseDirection(void)
{
 80011f0:	b480      	push	{r7}
 80011f2:	af00      	add	r7, sp, #0
	/* Check is pulse value reached the maximum allowed value */
	if(g_LED_Pulse_u16 >= LED_FADE_MAX_PULSE_U16)
 80011f4:	4b0a      	ldr	r3, [pc, #40]	; (8001220 <LED_UpdatePulseDirection+0x30>)
 80011f6:	881b      	ldrh	r3, [r3, #0]
 80011f8:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 80011fc:	d302      	bcc.n	8001204 <LED_UpdatePulseDirection+0x14>
	{
		/* Switch pulse direction to downward */
		g_LED_Pulse_Direction_u8 = LED_PULSE_DIRECTION_DOWN_U8;
 80011fe:	4b09      	ldr	r3, [pc, #36]	; (8001224 <LED_UpdatePulseDirection+0x34>)
 8001200:	2201      	movs	r2, #1
 8001202:	701a      	strb	r2, [r3, #0]
	}
	/* Check is pulse value reached the minimum allowed value */
	if(g_LED_Pulse_u16 <= LED_FADE_MIN_PULSE_U16)
 8001204:	4b06      	ldr	r3, [pc, #24]	; (8001220 <LED_UpdatePulseDirection+0x30>)
 8001206:	881b      	ldrh	r3, [r3, #0]
 8001208:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800120c:	4293      	cmp	r3, r2
 800120e:	d802      	bhi.n	8001216 <LED_UpdatePulseDirection+0x26>
	{
		/* Switch pulse direction to upward */
		g_LED_Pulse_Direction_u8 = LED_PULSE_DIRECTION_UP_U8;
 8001210:	4b04      	ldr	r3, [pc, #16]	; (8001224 <LED_UpdatePulseDirection+0x34>)
 8001212:	2200      	movs	r2, #0
 8001214:	701a      	strb	r2, [r3, #0]
	}
}
 8001216:	bf00      	nop
 8001218:	46bd      	mov	sp, r7
 800121a:	bc80      	pop	{r7}
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	200000c4 	.word	0x200000c4
 8001224:	200000c6 	.word	0x200000c6

08001228 <LED_UpdatePulseWidth>:
/**
  * @brief  Updates the PWM pulse step
  * @return None
  */
static void LED_UpdatePulseWidth(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
	/* Check if pulse direction is upward */
	if(LED_PULSE_DIRECTION_UP_U8 == g_LED_Pulse_Direction_u8)
 800122c:	4b10      	ldr	r3, [pc, #64]	; (8001270 <LED_UpdatePulseWidth+0x48>)
 800122e:	781b      	ldrb	r3, [r3, #0]
 8001230:	2b00      	cmp	r3, #0
 8001232:	d10c      	bne.n	800124e <LED_UpdatePulseWidth+0x26>
	{
		if(g_LED_Pulse_u16 <= LED_FADE_MAX_PULSE_U16)
 8001234:	4b0f      	ldr	r3, [pc, #60]	; (8001274 <LED_UpdatePulseWidth+0x4c>)
 8001236:	881b      	ldrh	r3, [r3, #0]
 8001238:	f5b3 5ffa 	cmp.w	r3, #8000	; 0x1f40
 800123c:	d813      	bhi.n	8001266 <LED_UpdatePulseWidth+0x3e>
		{
			/* Increment the pulse width */
			g_LED_Pulse_u16 = g_LED_Pulse_u16 + LED_FADE_PULSE_STEP_U16;
 800123e:	4b0d      	ldr	r3, [pc, #52]	; (8001274 <LED_UpdatePulseWidth+0x4c>)
 8001240:	881b      	ldrh	r3, [r3, #0]
 8001242:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001246:	b29a      	uxth	r2, r3
 8001248:	4b0a      	ldr	r3, [pc, #40]	; (8001274 <LED_UpdatePulseWidth+0x4c>)
 800124a:	801a      	strh	r2, [r3, #0]
 800124c:	e00b      	b.n	8001266 <LED_UpdatePulseWidth+0x3e>
		}
	}
	else
	{
		if(g_LED_Pulse_u16 >= LED_FADE_PULSE_STEP_U16)
 800124e:	4b09      	ldr	r3, [pc, #36]	; (8001274 <LED_UpdatePulseWidth+0x4c>)
 8001250:	881b      	ldrh	r3, [r3, #0]
 8001252:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001256:	d306      	bcc.n	8001266 <LED_UpdatePulseWidth+0x3e>
		{
			/* Decrement the pulse width */
			g_LED_Pulse_u16 = g_LED_Pulse_u16 - LED_FADE_PULSE_STEP_U16;
 8001258:	4b06      	ldr	r3, [pc, #24]	; (8001274 <LED_UpdatePulseWidth+0x4c>)
 800125a:	881b      	ldrh	r3, [r3, #0]
 800125c:	f5a3 73fa 	sub.w	r3, r3, #500	; 0x1f4
 8001260:	b29a      	uxth	r2, r3
 8001262:	4b04      	ldr	r3, [pc, #16]	; (8001274 <LED_UpdatePulseWidth+0x4c>)
 8001264:	801a      	strh	r2, [r3, #0]
		}
	}
	/* Update pulse direction */
	LED_UpdatePulseDirection();
 8001266:	f7ff ffc3 	bl	80011f0 <LED_UpdatePulseDirection>
}
 800126a:	bf00      	nop
 800126c:	bd80      	pop	{r7, pc}
 800126e:	bf00      	nop
 8001270:	200000c6 	.word	0x200000c6
 8001274:	200000c4 	.word	0x200000c4

08001278 <LED_Init>:
/**
  * @brief  Initializes the LED module
  * @return None
  */
void LED_Init(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	af00      	add	r7, sp, #0
	g_LED_ButtonState_b = FALSE;
 800127c:	4b0b      	ldr	r3, [pc, #44]	; (80012ac <LED_Init+0x34>)
 800127e:	2200      	movs	r2, #0
 8001280:	701a      	strb	r2, [r3, #0]
	g_LED_Pulse_u16 = 0u;
 8001282:	4b0b      	ldr	r3, [pc, #44]	; (80012b0 <LED_Init+0x38>)
 8001284:	2200      	movs	r2, #0
 8001286:	801a      	strh	r2, [r3, #0]
	g_LED_Pulse_Direction_u8 = LED_PULSE_DIRECTION_UP_U8;
 8001288:	4b0a      	ldr	r3, [pc, #40]	; (80012b4 <LED_Init+0x3c>)
 800128a:	2200      	movs	r2, #0
 800128c:	701a      	strb	r2, [r3, #0]
	/* Set servo initial position */
	Rte_Write_Servo_RawPulseWidth_u16(g_LED_Pulse_u16);
 800128e:	4b08      	ldr	r3, [pc, #32]	; (80012b0 <LED_Init+0x38>)
 8001290:	881b      	ldrh	r3, [r3, #0]
 8001292:	4618      	mov	r0, r3
 8001294:	f00a f852 	bl	800b33c <Rte_Cdd_Servo_RawMove>
	/* Read LED NvM block */
	Rte_Read_NvM_LED_Block(g_LED_NvMBlock_a);
 8001298:	4907      	ldr	r1, [pc, #28]	; (80012b8 <LED_Init+0x40>)
 800129a:	2000      	movs	r0, #0
 800129c:	f00a f85c 	bl	800b358 <Rte_Read_NvM_Block>
	/* Set initialization flag to done */
	g_LED_InitDone_b = TRUE;
 80012a0:	4b06      	ldr	r3, [pc, #24]	; (80012bc <LED_Init+0x44>)
 80012a2:	2201      	movs	r2, #1
 80012a4:	701a      	strb	r2, [r3, #0]
}
 80012a6:	bf00      	nop
 80012a8:	bd80      	pop	{r7, pc}
 80012aa:	bf00      	nop
 80012ac:	200000c2 	.word	0x200000c2
 80012b0:	200000c4 	.word	0x200000c4
 80012b4:	200000c6 	.word	0x200000c6
 80012b8:	200000c8 	.word	0x200000c8
 80012bc:	200000c1 	.word	0x200000c1

080012c0 <LED_MainFunction>:
/**
  * @brief  LED Main function (runs in periodic task)
  * @return None
  */
void LED_MainFunction(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(FALSE != g_LED_InitDone_b)
 80012c4:	4b0d      	ldr	r3, [pc, #52]	; (80012fc <LED_MainFunction+0x3c>)
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d015      	beq.n	80012f8 <LED_MainFunction+0x38>
	{
		/* Read the blue button state */
		Rte_Read_Button_State(&g_LED_ButtonState_b);
 80012cc:	480c      	ldr	r0, [pc, #48]	; (8001300 <LED_MainFunction+0x40>)
 80012ce:	f009 fffb 	bl	800b2c8 <Rte_Read_PC13_Pin_State>
		/* Check if the button is released */
		if(FALSE != g_LED_ButtonState_b)
 80012d2:	4b0b      	ldr	r3, [pc, #44]	; (8001300 <LED_MainFunction+0x40>)
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d007      	beq.n	80012ea <LED_MainFunction+0x2a>
		{
			/* Update PWM pulse width */
			LED_UpdatePulseWidth();
 80012da:	f7ff ffa5 	bl	8001228 <LED_UpdatePulseWidth>
			/* Call the Servo interface with the new pulse width */
			Rte_Write_Servo_RawPulseWidth_u16(g_LED_Pulse_u16);
 80012de:	4b09      	ldr	r3, [pc, #36]	; (8001304 <LED_MainFunction+0x44>)
 80012e0:	881b      	ldrh	r3, [r3, #0]
 80012e2:	4618      	mov	r0, r3
 80012e4:	f00a f82a 	bl	800b33c <Rte_Cdd_Servo_RawMove>
			g_LED_NvMBlock_a[0] = 1u;
			Rte_Write_NvM_LED_Block(g_LED_NvMBlock_a);
			/* Stop fading */
		}
	}
}
 80012e8:	e006      	b.n	80012f8 <LED_MainFunction+0x38>
			g_LED_NvMBlock_a[0] = 1u;
 80012ea:	4b07      	ldr	r3, [pc, #28]	; (8001308 <LED_MainFunction+0x48>)
 80012ec:	2201      	movs	r2, #1
 80012ee:	701a      	strb	r2, [r3, #0]
			Rte_Write_NvM_LED_Block(g_LED_NvMBlock_a);
 80012f0:	4905      	ldr	r1, [pc, #20]	; (8001308 <LED_MainFunction+0x48>)
 80012f2:	2000      	movs	r0, #0
 80012f4:	f00a f84a 	bl	800b38c <Rte_Write_NvM_Block>
}
 80012f8:	bf00      	nop
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	200000c1 	.word	0x200000c1
 8001300:	200000c2 	.word	0x200000c2
 8001304:	200000c4 	.word	0x200000c4
 8001308:	200000c8 	.word	0x200000c8

0800130c <LED_Shutdown>:
/**
  * @brief  Shutdown the LED module
  * @return None
  */
void LED_Shutdown(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	af00      	add	r7, sp, #0
	/* Write LED NvM block */
	Rte_Write_NvM_LED_Block(g_LED_NvMBlock_a);
 8001310:	4904      	ldr	r1, [pc, #16]	; (8001324 <LED_Shutdown+0x18>)
 8001312:	2000      	movs	r0, #0
 8001314:	f00a f83a 	bl	800b38c <Rte_Write_NvM_Block>
	/* Reset initialization flag */
	g_LED_InitDone_b = FALSE;
 8001318:	4b03      	ldr	r3, [pc, #12]	; (8001328 <LED_Shutdown+0x1c>)
 800131a:	2200      	movs	r2, #0
 800131c:	701a      	strb	r2, [r3, #0]
}
 800131e:	bf00      	nop
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	200000c8 	.word	0x200000c8
 8001328:	200000c1 	.word	0x200000c1

0800132c <Blinker_Init>:
/**
  * @brief	Blinker module initialization function
  * @return	None
  */
void Blinker_Init(void)
{
 800132c:	b480      	push	{r7}
 800132e:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Blinker_InitDone_b = TRUE;
 8001330:	4b03      	ldr	r3, [pc, #12]	; (8001340 <Blinker_Init+0x14>)
 8001332:	2201      	movs	r2, #1
 8001334:	701a      	strb	r2, [r3, #0]
}
 8001336:	bf00      	nop
 8001338:	46bd      	mov	sp, r7
 800133a:	bc80      	pop	{r7}
 800133c:	4770      	bx	lr
 800133e:	bf00      	nop
 8001340:	200000e8 	.word	0x200000e8

08001344 <Blinker_MainFunction>:
/**
  * @brief	Blinker module main function (runs in task)
  * @return	None
  */
void Blinker_MainFunction(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Blinker_InitDone_b)
	{

	}
}
 8001348:	bf00      	nop
 800134a:	46bd      	mov	sp, r7
 800134c:	bc80      	pop	{r7}
 800134e:	4770      	bx	lr

08001350 <FrontLights_Init>:
/**
  * @brief	FrontLights module initialization function
  * @return	None
  */
void FrontLights_Init(void)
{
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_FrontLights_InitDone_b = TRUE;
 8001354:	4b03      	ldr	r3, [pc, #12]	; (8001364 <FrontLights_Init+0x14>)
 8001356:	2201      	movs	r2, #1
 8001358:	701a      	strb	r2, [r3, #0]
}
 800135a:	bf00      	nop
 800135c:	46bd      	mov	sp, r7
 800135e:	bc80      	pop	{r7}
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	200000e9 	.word	0x200000e9

08001368 <FrontLights_MainFunction>:
/**
  * @brief	FrontLights module main function (runs in task)
  * @return	None
  */
void FrontLights_MainFunction(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_FrontLights_InitDone_b)
	{

	}
}
 800136c:	bf00      	nop
 800136e:	46bd      	mov	sp, r7
 8001370:	bc80      	pop	{r7}
 8001372:	4770      	bx	lr

08001374 <InteriorLights_Init>:
/**
  * @brief	InteriorLights module initialization function
  * @return	None
  */
void InteriorLights_Init(void)
{
 8001374:	b480      	push	{r7}
 8001376:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_InteriorLights_InitDone_b = TRUE;
 8001378:	4b03      	ldr	r3, [pc, #12]	; (8001388 <InteriorLights_Init+0x14>)
 800137a:	2201      	movs	r2, #1
 800137c:	701a      	strb	r2, [r3, #0]
}
 800137e:	bf00      	nop
 8001380:	46bd      	mov	sp, r7
 8001382:	bc80      	pop	{r7}
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	200000ea 	.word	0x200000ea

0800138c <InteriorLights_MainFunction>:
/**
  * @brief	InteriorLights module main function (runs in task)
  * @return	None
  */
void InteriorLights_MainFunction(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_InteriorLights_InitDone_b)
	{

	}
}
 8001390:	bf00      	nop
 8001392:	46bd      	mov	sp, r7
 8001394:	bc80      	pop	{r7}
 8001396:	4770      	bx	lr

08001398 <RearLights_Init>:
/**
  * @brief	RearLights module initialization function
  * @return	None
  */
void RearLights_Init(void)
{
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_RearLights_InitDone_b = TRUE;
 800139c:	4b03      	ldr	r3, [pc, #12]	; (80013ac <RearLights_Init+0x14>)
 800139e:	2201      	movs	r2, #1
 80013a0:	701a      	strb	r2, [r3, #0]
}
 80013a2:	bf00      	nop
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bc80      	pop	{r7}
 80013a8:	4770      	bx	lr
 80013aa:	bf00      	nop
 80013ac:	200000eb 	.word	0x200000eb

080013b0 <RearLights_MainFunction>:
/**
  * @brief	RearLights module main function (runs in task)
  * @return	None
  */
void RearLights_MainFunction(void)
{
 80013b0:	b480      	push	{r7}
 80013b2:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_RearLights_InitDone_b)
	{

	}
}
 80013b4:	bf00      	nop
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bc80      	pop	{r7}
 80013ba:	4770      	bx	lr

080013bc <Steering_Init>:
/**
  * @brief	Steering module initialization function
  * @return	None
  */
void Steering_Init(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Steering_InitDone_b = TRUE;
 80013c0:	4b03      	ldr	r3, [pc, #12]	; (80013d0 <Steering_Init+0x14>)
 80013c2:	2201      	movs	r2, #1
 80013c4:	701a      	strb	r2, [r3, #0]
}
 80013c6:	bf00      	nop
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bc80      	pop	{r7}
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	200000ec 	.word	0x200000ec

080013d4 <Steering_MainFunction>:
/**
  * @brief	Steering module main function (runs in task)
  * @return	None
  */
void Steering_MainFunction(void)
{
 80013d4:	b480      	push	{r7}
 80013d6:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Steering_InitDone_b)
	{

	}
}
 80013d8:	bf00      	nop
 80013da:	46bd      	mov	sp, r7
 80013dc:	bc80      	pop	{r7}
 80013de:	4770      	bx	lr

080013e0 <Cdd_Servo_Driver_Init>:
	0.0,
	20.0
};

void Cdd_Servo_Driver_Init(void)
{
 80013e0:	b5b0      	push	{r4, r5, r7, lr}
 80013e2:	b09e      	sub	sp, #120	; 0x78
 80013e4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef l_GPIO_InitStruct_s = {0};
 80013e6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	605a      	str	r2, [r3, #4]
 80013f0:	609a      	str	r2, [r3, #8]
 80013f2:	60da      	str	r2, [r3, #12]
 80013f4:	611a      	str	r2, [r3, #16]
	TIM_ClockConfigTypeDef l_ClockSourceConfig_s = {0};
 80013f6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80013fa:	2200      	movs	r2, #0
 80013fc:	601a      	str	r2, [r3, #0]
 80013fe:	605a      	str	r2, [r3, #4]
 8001400:	609a      	str	r2, [r3, #8]
 8001402:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef l_MasterConfig_s = {0};
 8001404:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	605a      	str	r2, [r3, #4]
 800140e:	609a      	str	r2, [r3, #8]
    TIM_OC_InitTypeDef l_ConfigOC_s = {0};
 8001410:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001414:	2200      	movs	r2, #0
 8001416:	601a      	str	r2, [r3, #0]
 8001418:	605a      	str	r2, [r3, #4]
 800141a:	609a      	str	r2, [r3, #8]
 800141c:	60da      	str	r2, [r3, #12]
 800141e:	611a      	str	r2, [r3, #16]
 8001420:	615a      	str	r2, [r3, #20]
 8001422:	619a      	str	r2, [r3, #24]
    uint32 l_PSC_Value_u32 = 0UL;
 8001424:	2300      	movs	r3, #0
 8001426:	677b      	str	r3, [r7, #116]	; 0x74
    uint32 l_ARR_Value_u32 = 0UL;
 8001428:	2300      	movs	r3, #0
 800142a:	673b      	str	r3, [r7, #112]	; 0x70
    //DWT_Delay_Init();

	/*--------[ Configure The Servo PWM GPIO Pin ]-------*/

    if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOA)
 800142c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001430:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001434:	d10c      	bne.n	8001450 <Cdd_Servo_Driver_Init+0x70>
    {
    	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001436:	4b6c      	ldr	r3, [pc, #432]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 8001438:	695b      	ldr	r3, [r3, #20]
 800143a:	4a6b      	ldr	r2, [pc, #428]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 800143c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001440:	6153      	str	r3, [r2, #20]
 8001442:	4b69      	ldr	r3, [pc, #420]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 8001444:	695b      	ldr	r3, [r3, #20]
 8001446:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800144a:	623b      	str	r3, [r7, #32]
 800144c:	6a3b      	ldr	r3, [r7, #32]
 800144e:	e046      	b.n	80014de <Cdd_Servo_Driver_Init+0xfe>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOB)
 8001450:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001454:	4b65      	ldr	r3, [pc, #404]	; (80015ec <Cdd_Servo_Driver_Init+0x20c>)
 8001456:	429a      	cmp	r2, r3
 8001458:	d10c      	bne.n	8001474 <Cdd_Servo_Driver_Init+0x94>
    {
    	__HAL_RCC_GPIOB_CLK_ENABLE();
 800145a:	4b63      	ldr	r3, [pc, #396]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 800145c:	695b      	ldr	r3, [r3, #20]
 800145e:	4a62      	ldr	r2, [pc, #392]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 8001460:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001464:	6153      	str	r3, [r2, #20]
 8001466:	4b60      	ldr	r3, [pc, #384]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 8001468:	695b      	ldr	r3, [r3, #20]
 800146a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800146e:	61fb      	str	r3, [r7, #28]
 8001470:	69fb      	ldr	r3, [r7, #28]
 8001472:	e034      	b.n	80014de <Cdd_Servo_Driver_Init+0xfe>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOC)
 8001474:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001478:	4b5d      	ldr	r3, [pc, #372]	; (80015f0 <Cdd_Servo_Driver_Init+0x210>)
 800147a:	429a      	cmp	r2, r3
 800147c:	d10c      	bne.n	8001498 <Cdd_Servo_Driver_Init+0xb8>
    {
        __HAL_RCC_GPIOC_CLK_ENABLE();
 800147e:	4b5a      	ldr	r3, [pc, #360]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 8001480:	695b      	ldr	r3, [r3, #20]
 8001482:	4a59      	ldr	r2, [pc, #356]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 8001484:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001488:	6153      	str	r3, [r2, #20]
 800148a:	4b57      	ldr	r3, [pc, #348]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 800148c:	695b      	ldr	r3, [r3, #20]
 800148e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001492:	61bb      	str	r3, [r7, #24]
 8001494:	69bb      	ldr	r3, [r7, #24]
 8001496:	e022      	b.n	80014de <Cdd_Servo_Driver_Init+0xfe>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOD)
 8001498:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800149c:	4b55      	ldr	r3, [pc, #340]	; (80015f4 <Cdd_Servo_Driver_Init+0x214>)
 800149e:	429a      	cmp	r2, r3
 80014a0:	d10c      	bne.n	80014bc <Cdd_Servo_Driver_Init+0xdc>
    {
        __HAL_RCC_GPIOD_CLK_ENABLE();
 80014a2:	4b51      	ldr	r3, [pc, #324]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 80014a4:	695b      	ldr	r3, [r3, #20]
 80014a6:	4a50      	ldr	r2, [pc, #320]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 80014a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80014ac:	6153      	str	r3, [r2, #20]
 80014ae:	4b4e      	ldr	r3, [pc, #312]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 80014b0:	695b      	ldr	r3, [r3, #20]
 80014b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80014b6:	617b      	str	r3, [r7, #20]
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	e010      	b.n	80014de <Cdd_Servo_Driver_Init+0xfe>
    }
    else if(c_SERVO_CfgParam_s.SERVO_GPIO == GPIOE)
 80014bc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80014c0:	4b4d      	ldr	r3, [pc, #308]	; (80015f8 <Cdd_Servo_Driver_Init+0x218>)
 80014c2:	429a      	cmp	r2, r3
 80014c4:	d10b      	bne.n	80014de <Cdd_Servo_Driver_Init+0xfe>
    {
        __HAL_RCC_GPIOE_CLK_ENABLE();
 80014c6:	4b48      	ldr	r3, [pc, #288]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 80014c8:	695b      	ldr	r3, [r3, #20]
 80014ca:	4a47      	ldr	r2, [pc, #284]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 80014cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80014d0:	6153      	str	r3, [r2, #20]
 80014d2:	4b45      	ldr	r3, [pc, #276]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 80014d4:	695b      	ldr	r3, [r3, #20]
 80014d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80014da:	613b      	str	r3, [r7, #16]
 80014dc:	693b      	ldr	r3, [r7, #16]
    }
	l_GPIO_InitStruct_s.Pin = c_SERVO_CfgParam_s.SERVO_PIN;
 80014de:	2320      	movs	r3, #32
 80014e0:	65fb      	str	r3, [r7, #92]	; 0x5c
	l_GPIO_InitStruct_s.Mode = GPIO_MODE_AF_PP;
 80014e2:	2302      	movs	r3, #2
 80014e4:	663b      	str	r3, [r7, #96]	; 0x60
	l_GPIO_InitStruct_s.Speed = GPIO_SPEED_FREQ_LOW;
 80014e6:	2300      	movs	r3, #0
 80014e8:	66bb      	str	r3, [r7, #104]	; 0x68
	l_GPIO_InitStruct_s.Alternate = GPIO_AF1_TIM2;
 80014ea:	2301      	movs	r3, #1
 80014ec:	66fb      	str	r3, [r7, #108]	; 0x6c
	HAL_GPIO_Init(c_SERVO_CfgParam_s.SERVO_GPIO, &l_GPIO_InitStruct_s);
 80014ee:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80014f2:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80014f6:	4619      	mov	r1, r3
 80014f8:	4610      	mov	r0, r2
 80014fa:	f001 fc31 	bl	8002d60 <HAL_GPIO_Init>

	/*--------[ Calculate The PSC & ARR Values To Maximize PWM Resolution ]-------*/

	/* Those Equations Sets The F_pwm = 50Hz & Maximizes The Resolution*/
	l_PSC_Value_u32 = (uint32) (c_SERVO_CfgParam_s.TIM_CLK / 3276800.0);
 80014fe:	4b3f      	ldr	r3, [pc, #252]	; (80015fc <Cdd_Servo_Driver_Init+0x21c>)
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff f807 	bl	8000514 <__aeabi_ui2d>
 8001506:	f04f 0200 	mov.w	r2, #0
 800150a:	4b3d      	ldr	r3, [pc, #244]	; (8001600 <Cdd_Servo_Driver_Init+0x220>)
 800150c:	f7ff f9a6 	bl	800085c <__aeabi_ddiv>
 8001510:	4602      	mov	r2, r0
 8001512:	460b      	mov	r3, r1
 8001514:	4610      	mov	r0, r2
 8001516:	4619      	mov	r1, r3
 8001518:	f7ff fa88 	bl	8000a2c <__aeabi_d2uiz>
 800151c:	4603      	mov	r3, r0
 800151e:	677b      	str	r3, [r7, #116]	; 0x74
	l_ARR_Value_u32 = (uint32) ((c_SERVO_CfgParam_s.TIM_CLK / (50.0*(l_PSC_Value_u32+1.0)))-1.0);
 8001520:	4b36      	ldr	r3, [pc, #216]	; (80015fc <Cdd_Servo_Driver_Init+0x21c>)
 8001522:	4618      	mov	r0, r3
 8001524:	f7fe fff6 	bl	8000514 <__aeabi_ui2d>
 8001528:	4604      	mov	r4, r0
 800152a:	460d      	mov	r5, r1
 800152c:	6f78      	ldr	r0, [r7, #116]	; 0x74
 800152e:	f7fe fff1 	bl	8000514 <__aeabi_ui2d>
 8001532:	f04f 0200 	mov.w	r2, #0
 8001536:	4b33      	ldr	r3, [pc, #204]	; (8001604 <Cdd_Servo_Driver_Init+0x224>)
 8001538:	f7fe feb0 	bl	800029c <__adddf3>
 800153c:	4602      	mov	r2, r0
 800153e:	460b      	mov	r3, r1
 8001540:	4610      	mov	r0, r2
 8001542:	4619      	mov	r1, r3
 8001544:	f04f 0200 	mov.w	r2, #0
 8001548:	4b2f      	ldr	r3, [pc, #188]	; (8001608 <Cdd_Servo_Driver_Init+0x228>)
 800154a:	f7ff f85d 	bl	8000608 <__aeabi_dmul>
 800154e:	4602      	mov	r2, r0
 8001550:	460b      	mov	r3, r1
 8001552:	4620      	mov	r0, r4
 8001554:	4629      	mov	r1, r5
 8001556:	f7ff f981 	bl	800085c <__aeabi_ddiv>
 800155a:	4602      	mov	r2, r0
 800155c:	460b      	mov	r3, r1
 800155e:	4610      	mov	r0, r2
 8001560:	4619      	mov	r1, r3
 8001562:	f04f 0200 	mov.w	r2, #0
 8001566:	4b27      	ldr	r3, [pc, #156]	; (8001604 <Cdd_Servo_Driver_Init+0x224>)
 8001568:	f7fe fe96 	bl	8000298 <__aeabi_dsub>
 800156c:	4602      	mov	r2, r0
 800156e:	460b      	mov	r3, r1
 8001570:	4610      	mov	r0, r2
 8001572:	4619      	mov	r1, r3
 8001574:	f7ff fa5a 	bl	8000a2c <__aeabi_d2uiz>
 8001578:	4603      	mov	r3, r0
 800157a:	673b      	str	r3, [r7, #112]	; 0x70

	/*--------[ Configure The Servo PWM Timer Channel ]-------*/

	/*--[Check The Timer & Enable Its Clock]--*/
	if(c_SERVO_CfgParam_s.TIM_Instance == TIM1)
 800157c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001580:	4b22      	ldr	r3, [pc, #136]	; (800160c <Cdd_Servo_Driver_Init+0x22c>)
 8001582:	429a      	cmp	r2, r3
 8001584:	d10c      	bne.n	80015a0 <Cdd_Servo_Driver_Init+0x1c0>
	{
		__HAL_RCC_TIM1_CLK_ENABLE();
 8001586:	4b18      	ldr	r3, [pc, #96]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 8001588:	699b      	ldr	r3, [r3, #24]
 800158a:	4a17      	ldr	r2, [pc, #92]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 800158c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001590:	6193      	str	r3, [r2, #24]
 8001592:	4b15      	ldr	r3, [pc, #84]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 8001594:	699b      	ldr	r3, [r3, #24]
 8001596:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800159a:	60fb      	str	r3, [r7, #12]
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	e04a      	b.n	8001636 <Cdd_Servo_Driver_Init+0x256>
	}
	else if(c_SERVO_CfgParam_s.TIM_Instance == TIM2)
 80015a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80015a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015a8:	d10c      	bne.n	80015c4 <Cdd_Servo_Driver_Init+0x1e4>
	{
		__HAL_RCC_TIM2_CLK_ENABLE();
 80015aa:	4b0f      	ldr	r3, [pc, #60]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 80015ac:	69db      	ldr	r3, [r3, #28]
 80015ae:	4a0e      	ldr	r2, [pc, #56]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 80015b0:	f043 0301 	orr.w	r3, r3, #1
 80015b4:	61d3      	str	r3, [r2, #28]
 80015b6:	4b0c      	ldr	r3, [pc, #48]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 80015b8:	69db      	ldr	r3, [r3, #28]
 80015ba:	f003 0301 	and.w	r3, r3, #1
 80015be:	60bb      	str	r3, [r7, #8]
 80015c0:	68bb      	ldr	r3, [r7, #8]
 80015c2:	e038      	b.n	8001636 <Cdd_Servo_Driver_Init+0x256>
	}
	else if(c_SERVO_CfgParam_s.TIM_Instance == TIM3)
 80015c4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80015c8:	4b11      	ldr	r3, [pc, #68]	; (8001610 <Cdd_Servo_Driver_Init+0x230>)
 80015ca:	429a      	cmp	r2, r3
 80015cc:	d122      	bne.n	8001614 <Cdd_Servo_Driver_Init+0x234>
	{
		__HAL_RCC_TIM3_CLK_ENABLE();
 80015ce:	4b06      	ldr	r3, [pc, #24]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 80015d0:	69db      	ldr	r3, [r3, #28]
 80015d2:	4a05      	ldr	r2, [pc, #20]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 80015d4:	f043 0302 	orr.w	r3, r3, #2
 80015d8:	61d3      	str	r3, [r2, #28]
 80015da:	4b03      	ldr	r3, [pc, #12]	; (80015e8 <Cdd_Servo_Driver_Init+0x208>)
 80015dc:	69db      	ldr	r3, [r3, #28]
 80015de:	f003 0302 	and.w	r3, r3, #2
 80015e2:	607b      	str	r3, [r7, #4]
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	e026      	b.n	8001636 <Cdd_Servo_Driver_Init+0x256>
 80015e8:	40021000 	.word	0x40021000
 80015ec:	48000400 	.word	0x48000400
 80015f0:	48000800 	.word	0x48000800
 80015f4:	48000c00 	.word	0x48000c00
 80015f8:	48001000 	.word	0x48001000
 80015fc:	044aa200 	.word	0x044aa200
 8001600:	41490000 	.word	0x41490000
 8001604:	3ff00000 	.word	0x3ff00000
 8001608:	40490000 	.word	0x40490000
 800160c:	40012c00 	.word	0x40012c00
 8001610:	40000400 	.word	0x40000400
	}
	else if(c_SERVO_CfgParam_s.TIM_Instance == TIM4)
 8001614:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001618:	4b45      	ldr	r3, [pc, #276]	; (8001730 <Cdd_Servo_Driver_Init+0x350>)
 800161a:	429a      	cmp	r2, r3
 800161c:	d10b      	bne.n	8001636 <Cdd_Servo_Driver_Init+0x256>
	{
		__HAL_RCC_TIM4_CLK_ENABLE();
 800161e:	4b45      	ldr	r3, [pc, #276]	; (8001734 <Cdd_Servo_Driver_Init+0x354>)
 8001620:	69db      	ldr	r3, [r3, #28]
 8001622:	4a44      	ldr	r2, [pc, #272]	; (8001734 <Cdd_Servo_Driver_Init+0x354>)
 8001624:	f043 0304 	orr.w	r3, r3, #4
 8001628:	61d3      	str	r3, [r2, #28]
 800162a:	4b42      	ldr	r3, [pc, #264]	; (8001734 <Cdd_Servo_Driver_Init+0x354>)
 800162c:	69db      	ldr	r3, [r3, #28]
 800162e:	f003 0304 	and.w	r3, r3, #4
 8001632:	603b      	str	r3, [r7, #0]
 8001634:	683b      	ldr	r3, [r7, #0]
	}

	g_TimerHandler_s.Instance = c_SERVO_CfgParam_s.TIM_Instance;
 8001636:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800163a:	4b3f      	ldr	r3, [pc, #252]	; (8001738 <Cdd_Servo_Driver_Init+0x358>)
 800163c:	601a      	str	r2, [r3, #0]
	g_TimerHandler_s.Init.Prescaler = l_PSC_Value_u32;
 800163e:	4a3e      	ldr	r2, [pc, #248]	; (8001738 <Cdd_Servo_Driver_Init+0x358>)
 8001640:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001642:	6053      	str	r3, [r2, #4]
	g_TimerHandler_s.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001644:	4b3c      	ldr	r3, [pc, #240]	; (8001738 <Cdd_Servo_Driver_Init+0x358>)
 8001646:	2200      	movs	r2, #0
 8001648:	609a      	str	r2, [r3, #8]
	g_TimerHandler_s.Init.Period = l_ARR_Value_u32;
 800164a:	4a3b      	ldr	r2, [pc, #236]	; (8001738 <Cdd_Servo_Driver_Init+0x358>)
 800164c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800164e:	60d3      	str	r3, [r2, #12]
	g_TimerHandler_s.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001650:	4b39      	ldr	r3, [pc, #228]	; (8001738 <Cdd_Servo_Driver_Init+0x358>)
 8001652:	2200      	movs	r2, #0
 8001654:	611a      	str	r2, [r3, #16]
	g_TimerHandler_s.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001656:	4b38      	ldr	r3, [pc, #224]	; (8001738 <Cdd_Servo_Driver_Init+0x358>)
 8001658:	2280      	movs	r2, #128	; 0x80
 800165a:	619a      	str	r2, [r3, #24]
	HAL_TIM_Base_Init(&g_TimerHandler_s);
 800165c:	4836      	ldr	r0, [pc, #216]	; (8001738 <Cdd_Servo_Driver_Init+0x358>)
 800165e:	f001 ff8d 	bl	800357c <HAL_TIM_Base_Init>
	l_ClockSourceConfig_s.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001662:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001666:	64fb      	str	r3, [r7, #76]	; 0x4c
	HAL_TIM_ConfigClockSource(&g_TimerHandler_s, &l_ClockSourceConfig_s);
 8001668:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800166c:	4619      	mov	r1, r3
 800166e:	4832      	ldr	r0, [pc, #200]	; (8001738 <Cdd_Servo_Driver_Init+0x358>)
 8001670:	f002 fe32 	bl	80042d8 <HAL_TIM_ConfigClockSource>
	HAL_TIM_PWM_Init(&g_TimerHandler_s);
 8001674:	4830      	ldr	r0, [pc, #192]	; (8001738 <Cdd_Servo_Driver_Init+0x358>)
 8001676:	f002 f849 	bl	800370c <HAL_TIM_PWM_Init>
	l_MasterConfig_s.MasterOutputTrigger = TIM_TRGO_RESET;
 800167a:	2300      	movs	r3, #0
 800167c:	643b      	str	r3, [r7, #64]	; 0x40
	l_MasterConfig_s.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800167e:	2300      	movs	r3, #0
 8001680:	64bb      	str	r3, [r7, #72]	; 0x48
	HAL_TIMEx_MasterConfigSynchronization(&g_TimerHandler_s, &l_MasterConfig_s);
 8001682:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001686:	4619      	mov	r1, r3
 8001688:	482b      	ldr	r0, [pc, #172]	; (8001738 <Cdd_Servo_Driver_Init+0x358>)
 800168a:	f003 fcc5 	bl	8005018 <HAL_TIMEx_MasterConfigSynchronization>
	l_ConfigOC_s.OCMode = TIM_OCMODE_PWM1;
 800168e:	2360      	movs	r3, #96	; 0x60
 8001690:	627b      	str	r3, [r7, #36]	; 0x24
	l_ConfigOC_s.Pulse = 0;
 8001692:	2300      	movs	r3, #0
 8001694:	62bb      	str	r3, [r7, #40]	; 0x28
	l_ConfigOC_s.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001696:	2300      	movs	r3, #0
 8001698:	62fb      	str	r3, [r7, #44]	; 0x2c
	l_ConfigOC_s.OCFastMode = TIM_OCFAST_DISABLE;
 800169a:	2300      	movs	r3, #0
 800169c:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_TIM_PWM_ConfigChannel(&g_TimerHandler_s, &l_ConfigOC_s, c_SERVO_CfgParam_s.PWM_TIM_CH);
 800169e:	2200      	movs	r2, #0
 80016a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80016a4:	4619      	mov	r1, r3
 80016a6:	4824      	ldr	r0, [pc, #144]	; (8001738 <Cdd_Servo_Driver_Init+0x358>)
 80016a8:	f002 fd02 	bl	80040b0 <HAL_TIM_PWM_ConfigChannel>

	/*--------[ Calculate & Save The Servo Pulse Information ]-------*/

	g_SERVO_info_s.Period_Min_u16 = (uint16) (l_ARR_Value_u32 * (c_SERVO_CfgParam_s.MinPulse/20.0));
 80016ac:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80016ae:	f7fe ff31 	bl	8000514 <__aeabi_ui2d>
 80016b2:	4604      	mov	r4, r0
 80016b4:	460d      	mov	r5, r1
 80016b6:	f04f 0300 	mov.w	r3, #0
 80016ba:	4618      	mov	r0, r3
 80016bc:	f7fe ff4c 	bl	8000558 <__aeabi_f2d>
 80016c0:	f04f 0200 	mov.w	r2, #0
 80016c4:	4b1d      	ldr	r3, [pc, #116]	; (800173c <Cdd_Servo_Driver_Init+0x35c>)
 80016c6:	f7ff f8c9 	bl	800085c <__aeabi_ddiv>
 80016ca:	4602      	mov	r2, r0
 80016cc:	460b      	mov	r3, r1
 80016ce:	4620      	mov	r0, r4
 80016d0:	4629      	mov	r1, r5
 80016d2:	f7fe ff99 	bl	8000608 <__aeabi_dmul>
 80016d6:	4602      	mov	r2, r0
 80016d8:	460b      	mov	r3, r1
 80016da:	4610      	mov	r0, r2
 80016dc:	4619      	mov	r1, r3
 80016de:	f7ff f9a5 	bl	8000a2c <__aeabi_d2uiz>
 80016e2:	4603      	mov	r3, r0
 80016e4:	b29a      	uxth	r2, r3
 80016e6:	4b16      	ldr	r3, [pc, #88]	; (8001740 <Cdd_Servo_Driver_Init+0x360>)
 80016e8:	801a      	strh	r2, [r3, #0]
	g_SERVO_info_s.Period_Max_u16 = (uint16) (l_ARR_Value_u32 * (c_SERVO_CfgParam_s.MaxPulse/20.0));
 80016ea:	6f38      	ldr	r0, [r7, #112]	; 0x70
 80016ec:	f7fe ff12 	bl	8000514 <__aeabi_ui2d>
 80016f0:	4604      	mov	r4, r0
 80016f2:	460d      	mov	r5, r1
 80016f4:	4b13      	ldr	r3, [pc, #76]	; (8001744 <Cdd_Servo_Driver_Init+0x364>)
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7fe ff2e 	bl	8000558 <__aeabi_f2d>
 80016fc:	f04f 0200 	mov.w	r2, #0
 8001700:	4b0e      	ldr	r3, [pc, #56]	; (800173c <Cdd_Servo_Driver_Init+0x35c>)
 8001702:	f7ff f8ab 	bl	800085c <__aeabi_ddiv>
 8001706:	4602      	mov	r2, r0
 8001708:	460b      	mov	r3, r1
 800170a:	4620      	mov	r0, r4
 800170c:	4629      	mov	r1, r5
 800170e:	f7fe ff7b 	bl	8000608 <__aeabi_dmul>
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	4610      	mov	r0, r2
 8001718:	4619      	mov	r1, r3
 800171a:	f7ff f987 	bl	8000a2c <__aeabi_d2uiz>
 800171e:	4603      	mov	r3, r0
 8001720:	b29a      	uxth	r2, r3
 8001722:	4b07      	ldr	r3, [pc, #28]	; (8001740 <Cdd_Servo_Driver_Init+0x360>)
 8001724:	805a      	strh	r2, [r3, #2]
}
 8001726:	bf00      	nop
 8001728:	3778      	adds	r7, #120	; 0x78
 800172a:	46bd      	mov	sp, r7
 800172c:	bdb0      	pop	{r4, r5, r7, pc}
 800172e:	bf00      	nop
 8001730:	40000800 	.word	0x40000800
 8001734:	40021000 	.word	0x40021000
 8001738:	200000f0 	.word	0x200000f0
 800173c:	40340000 	.word	0x40340000
 8001740:	2000013c 	.word	0x2000013c
 8001744:	41a00000 	.word	0x41a00000

08001748 <Cdd_Servo_Init>:

void Cdd_Servo_Init(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
	/*--------[ Start The PWM Channel ]-------*/
	HAL_TIM_PWM_Start(&g_TimerHandler_s, c_SERVO_CfgParam_s.PWM_TIM_CH);
 800174c:	2300      	movs	r3, #0
 800174e:	4619      	mov	r1, r3
 8001750:	4802      	ldr	r0, [pc, #8]	; (800175c <Cdd_Servo_Init+0x14>)
 8001752:	f002 f83b 	bl	80037cc <HAL_TIM_PWM_Start>
}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	200000f0 	.word	0x200000f0

08001760 <Cdd_Servo_RawMove>:
	*(c_SERVO_CfgParam_s.TIM_CCRx) = l_Pulse_u16;
}

/* Moves A Specific Motor With A Raw Pulse Width Value */
void Cdd_Servo_RawMove(uint16 Pulse)
{
 8001760:	b480      	push	{r7}
 8001762:	b083      	sub	sp, #12
 8001764:	af00      	add	r7, sp, #0
 8001766:	4603      	mov	r3, r0
 8001768:	80fb      	strh	r3, [r7, #6]
	if(Pulse <= g_SERVO_info_s.Period_Max_u16 && Pulse >= g_SERVO_info_s.Period_Min_u16)
 800176a:	4b09      	ldr	r3, [pc, #36]	; (8001790 <Cdd_Servo_RawMove+0x30>)
 800176c:	885b      	ldrh	r3, [r3, #2]
 800176e:	88fa      	ldrh	r2, [r7, #6]
 8001770:	429a      	cmp	r2, r3
 8001772:	d807      	bhi.n	8001784 <Cdd_Servo_RawMove+0x24>
 8001774:	4b06      	ldr	r3, [pc, #24]	; (8001790 <Cdd_Servo_RawMove+0x30>)
 8001776:	881b      	ldrh	r3, [r3, #0]
 8001778:	88fa      	ldrh	r2, [r7, #6]
 800177a:	429a      	cmp	r2, r3
 800177c:	d302      	bcc.n	8001784 <Cdd_Servo_RawMove+0x24>
	{
		*(c_SERVO_CfgParam_s.TIM_CCRx) = Pulse;
 800177e:	4a05      	ldr	r2, [pc, #20]	; (8001794 <Cdd_Servo_RawMove+0x34>)
 8001780:	88fb      	ldrh	r3, [r7, #6]
 8001782:	6013      	str	r3, [r2, #0]
	}
}
 8001784:	bf00      	nop
 8001786:	370c      	adds	r7, #12
 8001788:	46bd      	mov	sp, r7
 800178a:	bc80      	pop	{r7}
 800178c:	4770      	bx	lr
 800178e:	bf00      	nop
 8001790:	2000013c 	.word	0x2000013c
 8001794:	40000034 	.word	0x40000034

08001798 <Cdd_Servo_MainFunction>:
		Cdd_Servo_MoveTo(l_Angle_u8--);
	}
}

void Cdd_Servo_MainFunction(void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0

}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	bc80      	pop	{r7}
 80017a2:	4770      	bx	lr

080017a4 <Cdd_Ultrasonic_Trigger>:
/**
  * @brief	Cdd_Ultrasonic module trigger measurement function
  * @return	None
  */
static void Cdd_Ultrasonic_Trigger(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
	Rte_Call_TriggerUltrasonicMeasurement();
 80017a8:	f009 fd64 	bl	800b274 <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement>
}
 80017ac:	bf00      	nop
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <Cdd_Ultrasonic_ISR_CaptureCallback>:
  * @brief	Cdd_Ultrasonic capture callback function
  * @return	None
  * @attention	Runs in ISR
  */
static void Cdd_Ultrasonic_ISR_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80017b0:	b590      	push	{r4, r7, lr}
 80017b2:	b085      	sub	sp, #20
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
	uint32 l_PS_u32 = 0UL;
 80017b8:	2300      	movs	r3, #0
 80017ba:	60fb      	str	r3, [r7, #12]

	if((htim->Instance == c_Cdd_Ultrasonic_CfgType_s.TIM_Instance) && (htim->Channel == g_Cdd_Ultrasonic_Info_s.ACTIV_CH))
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4a89      	ldr	r2, [pc, #548]	; (80019e8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x238>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	f040 810b 	bne.w	80019de <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	7f1a      	ldrb	r2, [r3, #28]
 80017cc:	4b87      	ldr	r3, [pc, #540]	; (80019ec <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80017ce:	f893 3020 	ldrb.w	r3, [r3, #32]
 80017d2:	429a      	cmp	r2, r3
 80017d4:	f040 8103 	bne.w	80019de <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
	{
		if (g_Cdd_Ultrasonic_Info_s.EDGE_STATE == 0u)
 80017d8:	4b84      	ldr	r3, [pc, #528]	; (80019ec <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d166      	bne.n	80018ae <Cdd_Ultrasonic_ISR_CaptureCallback+0xfe>
		{
			/* Capture T1 & Reverse The ICU Edge Polarity */
			g_Cdd_Ultrasonic_Info_s.T1 = HAL_TIM_ReadCapturedValue(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH);
 80017e0:	2300      	movs	r3, #0
 80017e2:	4619      	mov	r1, r3
 80017e4:	6878      	ldr	r0, [r7, #4]
 80017e6:	f002 fe41 	bl	800446c <HAL_TIM_ReadCapturedValue>
 80017ea:	4603      	mov	r3, r0
 80017ec:	4a7f      	ldr	r2, [pc, #508]	; (80019ec <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80017ee:	60d3      	str	r3, [r2, #12]
			g_Cdd_Ultrasonic_Info_s.EDGE_STATE = 1u;
 80017f0:	4b7e      	ldr	r3, [pc, #504]	; (80019ec <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80017f2:	2201      	movs	r2, #1
 80017f4:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_FALLING);
 80017f6:	2300      	movs	r3, #0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d108      	bne.n	800180e <Cdd_Ultrasonic_ISR_CaptureCallback+0x5e>
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	6a1a      	ldr	r2, [r3, #32]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	f022 020a 	bic.w	r2, r2, #10
 800180a:	621a      	str	r2, [r3, #32]
 800180c:	e01f      	b.n	800184e <Cdd_Ultrasonic_ISR_CaptureCallback+0x9e>
 800180e:	2300      	movs	r3, #0
 8001810:	2b04      	cmp	r3, #4
 8001812:	d108      	bne.n	8001826 <Cdd_Ultrasonic_ISR_CaptureCallback+0x76>
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	6a1b      	ldr	r3, [r3, #32]
 800181a:	687a      	ldr	r2, [r7, #4]
 800181c:	6812      	ldr	r2, [r2, #0]
 800181e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001822:	6213      	str	r3, [r2, #32]
 8001824:	e013      	b.n	800184e <Cdd_Ultrasonic_ISR_CaptureCallback+0x9e>
 8001826:	2300      	movs	r3, #0
 8001828:	2b08      	cmp	r3, #8
 800182a:	d108      	bne.n	800183e <Cdd_Ultrasonic_ISR_CaptureCallback+0x8e>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	6a1b      	ldr	r3, [r3, #32]
 8001832:	687a      	ldr	r2, [r7, #4]
 8001834:	6812      	ldr	r2, [r2, #0]
 8001836:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800183a:	6213      	str	r3, [r2, #32]
 800183c:	e007      	b.n	800184e <Cdd_Ultrasonic_ISR_CaptureCallback+0x9e>
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	6a1b      	ldr	r3, [r3, #32]
 8001844:	687a      	ldr	r2, [r7, #4]
 8001846:	6812      	ldr	r2, [r2, #0]
 8001848:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800184c:	6213      	str	r3, [r2, #32]
 800184e:	2300      	movs	r3, #0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d108      	bne.n	8001866 <Cdd_Ultrasonic_ISR_CaptureCallback+0xb6>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	6a1a      	ldr	r2, [r3, #32]
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f042 0202 	orr.w	r2, r2, #2
 8001862:	621a      	str	r2, [r3, #32]
 8001864:	e01f      	b.n	80018a6 <Cdd_Ultrasonic_ISR_CaptureCallback+0xf6>
 8001866:	2300      	movs	r3, #0
 8001868:	2b04      	cmp	r3, #4
 800186a:	d108      	bne.n	800187e <Cdd_Ultrasonic_ISR_CaptureCallback+0xce>
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	6a1b      	ldr	r3, [r3, #32]
 8001872:	687a      	ldr	r2, [r7, #4]
 8001874:	6812      	ldr	r2, [r2, #0]
 8001876:	f043 0320 	orr.w	r3, r3, #32
 800187a:	6213      	str	r3, [r2, #32]
 800187c:	e013      	b.n	80018a6 <Cdd_Ultrasonic_ISR_CaptureCallback+0xf6>
 800187e:	2300      	movs	r3, #0
 8001880:	2b08      	cmp	r3, #8
 8001882:	d108      	bne.n	8001896 <Cdd_Ultrasonic_ISR_CaptureCallback+0xe6>
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	6a1b      	ldr	r3, [r3, #32]
 800188a:	687a      	ldr	r2, [r7, #4]
 800188c:	6812      	ldr	r2, [r2, #0]
 800188e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001892:	6213      	str	r3, [r2, #32]
 8001894:	e007      	b.n	80018a6 <Cdd_Ultrasonic_ISR_CaptureCallback+0xf6>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	6a1b      	ldr	r3, [r3, #32]
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	6812      	ldr	r2, [r2, #0]
 80018a0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80018a4:	6213      	str	r3, [r2, #32]
			g_Cdd_Ultrasonic_Info_s.TMR_OVC = 0u;
 80018a6:	4b51      	ldr	r3, [pc, #324]	; (80019ec <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	805a      	strh	r2, [r3, #2]
		else
		{
			/* Nothing to do */
		}
	}
}
 80018ac:	e097      	b.n	80019de <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
		else if (g_Cdd_Ultrasonic_Info_s.EDGE_STATE == 1u)
 80018ae:	4b4f      	ldr	r3, [pc, #316]	; (80019ec <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80018b0:	781b      	ldrb	r3, [r3, #0]
 80018b2:	2b01      	cmp	r3, #1
 80018b4:	f040 8093 	bne.w	80019de <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
			l_PS_u32 = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance->PSC;
 80018b8:	4b4b      	ldr	r3, [pc, #300]	; (80019e8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x238>)
 80018ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018bc:	60fb      	str	r3, [r7, #12]
			g_Cdd_Ultrasonic_Info_s.TMR_ARR = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance->ARR;
 80018be:	4b4a      	ldr	r3, [pc, #296]	; (80019e8 <Cdd_Ultrasonic_ISR_CaptureCallback+0x238>)
 80018c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018c2:	4a4a      	ldr	r2, [pc, #296]	; (80019ec <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80018c4:	6093      	str	r3, [r2, #8]
			g_Cdd_Ultrasonic_Info_s.T2 = HAL_TIM_ReadCapturedValue(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH);
 80018c6:	2300      	movs	r3, #0
 80018c8:	4619      	mov	r1, r3
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	f002 fdce 	bl	800446c <HAL_TIM_ReadCapturedValue>
 80018d0:	4603      	mov	r3, r0
 80018d2:	4a46      	ldr	r2, [pc, #280]	; (80019ec <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80018d4:	6113      	str	r3, [r2, #16]
			g_Cdd_Ultrasonic_Info_s.T2 += (g_Cdd_Ultrasonic_Info_s.TMR_OVC * (g_Cdd_Ultrasonic_Info_s.TMR_ARR+1u));
 80018d6:	4b45      	ldr	r3, [pc, #276]	; (80019ec <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80018d8:	691a      	ldr	r2, [r3, #16]
 80018da:	4b44      	ldr	r3, [pc, #272]	; (80019ec <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80018dc:	885b      	ldrh	r3, [r3, #2]
 80018de:	4619      	mov	r1, r3
 80018e0:	4b42      	ldr	r3, [pc, #264]	; (80019ec <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	3301      	adds	r3, #1
 80018e6:	fb01 f303 	mul.w	r3, r1, r3
 80018ea:	4413      	add	r3, r2
 80018ec:	4a3f      	ldr	r2, [pc, #252]	; (80019ec <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80018ee:	6113      	str	r3, [r2, #16]
			g_Cdd_Ultrasonic_Info_s.DIFF = g_Cdd_Ultrasonic_Info_s.T2 - g_Cdd_Ultrasonic_Info_s.T1;
 80018f0:	4b3e      	ldr	r3, [pc, #248]	; (80019ec <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80018f2:	691a      	ldr	r2, [r3, #16]
 80018f4:	4b3d      	ldr	r3, [pc, #244]	; (80019ec <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80018f6:	68db      	ldr	r3, [r3, #12]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	4a3c      	ldr	r2, [pc, #240]	; (80019ec <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 80018fc:	6153      	str	r3, [r2, #20]
			g_Cdd_Ultrasonic_Info_s.DISTANCE = (g_Cdd_Ultrasonic_Info_s.DIFF * CDD_ULTRASONIC_DISTANCE_SCALE_FACTOR_F32)/(c_Cdd_Ultrasonic_CfgType_s.TIM_CLK_MHz/(l_PS_u32+1u));
 80018fe:	4b3b      	ldr	r3, [pc, #236]	; (80019ec <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001900:	695b      	ldr	r3, [r3, #20]
 8001902:	4618      	mov	r0, r3
 8001904:	f7ff f968 	bl	8000bd8 <__aeabi_ui2f>
 8001908:	4603      	mov	r3, r0
 800190a:	4939      	ldr	r1, [pc, #228]	; (80019f0 <Cdd_Ultrasonic_ISR_CaptureCallback+0x240>)
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff f9bb 	bl	8000c88 <__aeabi_fmul>
 8001912:	4603      	mov	r3, r0
 8001914:	461c      	mov	r4, r3
 8001916:	2248      	movs	r2, #72	; 0x48
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	3301      	adds	r3, #1
 800191c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff f959 	bl	8000bd8 <__aeabi_ui2f>
 8001926:	4603      	mov	r3, r0
 8001928:	4619      	mov	r1, r3
 800192a:	4620      	mov	r0, r4
 800192c:	f7ff fa60 	bl	8000df0 <__aeabi_fdiv>
 8001930:	4603      	mov	r3, r0
 8001932:	461a      	mov	r2, r3
 8001934:	4b2d      	ldr	r3, [pc, #180]	; (80019ec <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 8001936:	619a      	str	r2, [r3, #24]
			g_Cdd_Ultrasonic_Info_s.EDGE_STATE = 0u;
 8001938:	4b2c      	ldr	r3, [pc, #176]	; (80019ec <Cdd_Ultrasonic_ISR_CaptureCallback+0x23c>)
 800193a:	2200      	movs	r2, #0
 800193c:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 800193e:	2300      	movs	r3, #0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d108      	bne.n	8001956 <Cdd_Ultrasonic_ISR_CaptureCallback+0x1a6>
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	6a1a      	ldr	r2, [r3, #32]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	f022 020a 	bic.w	r2, r2, #10
 8001952:	621a      	str	r2, [r3, #32]
 8001954:	e01f      	b.n	8001996 <Cdd_Ultrasonic_ISR_CaptureCallback+0x1e6>
 8001956:	2300      	movs	r3, #0
 8001958:	2b04      	cmp	r3, #4
 800195a:	d108      	bne.n	800196e <Cdd_Ultrasonic_ISR_CaptureCallback+0x1be>
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	6a1b      	ldr	r3, [r3, #32]
 8001962:	687a      	ldr	r2, [r7, #4]
 8001964:	6812      	ldr	r2, [r2, #0]
 8001966:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800196a:	6213      	str	r3, [r2, #32]
 800196c:	e013      	b.n	8001996 <Cdd_Ultrasonic_ISR_CaptureCallback+0x1e6>
 800196e:	2300      	movs	r3, #0
 8001970:	2b08      	cmp	r3, #8
 8001972:	d108      	bne.n	8001986 <Cdd_Ultrasonic_ISR_CaptureCallback+0x1d6>
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	6a1b      	ldr	r3, [r3, #32]
 800197a:	687a      	ldr	r2, [r7, #4]
 800197c:	6812      	ldr	r2, [r2, #0]
 800197e:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8001982:	6213      	str	r3, [r2, #32]
 8001984:	e007      	b.n	8001996 <Cdd_Ultrasonic_ISR_CaptureCallback+0x1e6>
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	6a1b      	ldr	r3, [r3, #32]
 800198c:	687a      	ldr	r2, [r7, #4]
 800198e:	6812      	ldr	r2, [r2, #0]
 8001990:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8001994:	6213      	str	r3, [r2, #32]
 8001996:	2300      	movs	r3, #0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d106      	bne.n	80019aa <Cdd_Ultrasonic_ISR_CaptureCallback+0x1fa>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	6a12      	ldr	r2, [r2, #32]
 80019a6:	621a      	str	r2, [r3, #32]
}
 80019a8:	e019      	b.n	80019de <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 80019aa:	2300      	movs	r3, #0
 80019ac:	2b04      	cmp	r3, #4
 80019ae:	d106      	bne.n	80019be <Cdd_Ultrasonic_ISR_CaptureCallback+0x20e>
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	687a      	ldr	r2, [r7, #4]
 80019b6:	6812      	ldr	r2, [r2, #0]
 80019b8:	6a1b      	ldr	r3, [r3, #32]
 80019ba:	6213      	str	r3, [r2, #32]
}
 80019bc:	e00f      	b.n	80019de <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 80019be:	2300      	movs	r3, #0
 80019c0:	2b08      	cmp	r3, #8
 80019c2:	d106      	bne.n	80019d2 <Cdd_Ultrasonic_ISR_CaptureCallback+0x222>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	6812      	ldr	r2, [r2, #0]
 80019cc:	6a1b      	ldr	r3, [r3, #32]
 80019ce:	6213      	str	r3, [r2, #32]
}
 80019d0:	e005      	b.n	80019de <Cdd_Ultrasonic_ISR_CaptureCallback+0x22e>
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH, TIM_INPUTCHANNELPOLARITY_RISING);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	687a      	ldr	r2, [r7, #4]
 80019d8:	6812      	ldr	r2, [r2, #0]
 80019da:	6a1b      	ldr	r3, [r3, #32]
 80019dc:	6213      	str	r3, [r2, #32]
}
 80019de:	bf00      	nop
 80019e0:	3714      	adds	r7, #20
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd90      	pop	{r4, r7, pc}
 80019e6:	bf00      	nop
 80019e8:	40000400 	.word	0x40000400
 80019ec:	2000018c 	.word	0x2000018c
 80019f0:	3c8b4396 	.word	0x3c8b4396

080019f4 <Cdd_Ultrasonic_ISR_PeriodElapsedCallback>:
  * @brief	Cdd_Ultrasonic period elapsed callback function
  * @return	None
  * @attention	Runs in ISR
  */
static void Cdd_Ultrasonic_ISR_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b083      	sub	sp, #12
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
	if(htim->Instance == c_Cdd_Ultrasonic_CfgType_s.TIM_Instance)
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	4a06      	ldr	r2, [pc, #24]	; (8001a1c <Cdd_Ultrasonic_ISR_PeriodElapsedCallback+0x28>)
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d105      	bne.n	8001a12 <Cdd_Ultrasonic_ISR_PeriodElapsedCallback+0x1e>
	{
		g_Cdd_Ultrasonic_Info_s.TMR_OVC++;
 8001a06:	4b06      	ldr	r3, [pc, #24]	; (8001a20 <Cdd_Ultrasonic_ISR_PeriodElapsedCallback+0x2c>)
 8001a08:	885b      	ldrh	r3, [r3, #2]
 8001a0a:	3301      	adds	r3, #1
 8001a0c:	b29a      	uxth	r2, r3
 8001a0e:	4b04      	ldr	r3, [pc, #16]	; (8001a20 <Cdd_Ultrasonic_ISR_PeriodElapsedCallback+0x2c>)
 8001a10:	805a      	strh	r2, [r3, #2]
	}
}
 8001a12:	bf00      	nop
 8001a14:	370c      	adds	r7, #12
 8001a16:	46bd      	mov	sp, r7
 8001a18:	bc80      	pop	{r7}
 8001a1a:	4770      	bx	lr
 8001a1c:	40000400 	.word	0x40000400
 8001a20:	2000018c 	.word	0x2000018c

08001a24 <Cdd_Ultrasonic_Init>:
/**
  * @brief	Cdd_Ultrasonic module initialization function
  * @return	None
  */
void Cdd_Ultrasonic_Init(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
	if(TRUE == g_Cdd_Ultrasonic_DriverInitDone_b)
 8001a28:	4b08      	ldr	r3, [pc, #32]	; (8001a4c <Cdd_Ultrasonic_Init+0x28>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d10a      	bne.n	8001a46 <Cdd_Ultrasonic_Init+0x22>
	{
		/*--------[ Start The ICU Channel ]-------*/
		HAL_TIM_Base_Start_IT(&htim3);
 8001a30:	4807      	ldr	r0, [pc, #28]	; (8001a50 <Cdd_Ultrasonic_Init+0x2c>)
 8001a32:	f001 fdfb 	bl	800362c <HAL_TIM_Base_Start_IT>
		HAL_TIM_IC_Start_IT(&htim3, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH);
 8001a36:	2300      	movs	r3, #0
 8001a38:	4619      	mov	r1, r3
 8001a3a:	4805      	ldr	r0, [pc, #20]	; (8001a50 <Cdd_Ultrasonic_Init+0x2c>)
 8001a3c:	f002 f832 	bl	8003aa4 <HAL_TIM_IC_Start_IT>
		/* Set initialization flag to done */
		g_Cdd_Ultrasonic_InitDone_b = TRUE;
 8001a40:	4b04      	ldr	r3, [pc, #16]	; (8001a54 <Cdd_Ultrasonic_Init+0x30>)
 8001a42:	2201      	movs	r2, #1
 8001a44:	701a      	strb	r2, [r3, #0]
	}
}
 8001a46:	bf00      	nop
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	200001b1 	.word	0x200001b1
 8001a50:	20000140 	.word	0x20000140
 8001a54:	200001b0 	.word	0x200001b0

08001a58 <Cdd_Ultrasonic_Driver_Init>:
/**
  * @brief	Cdd_Ultrasonic module driver initialization function
  * @return	None
  */
void Cdd_Ultrasonic_Driver_Init(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b096      	sub	sp, #88	; 0x58
 8001a5c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef TRIG_GPIO_InitStruct = {0};
 8001a5e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001a62:	2200      	movs	r2, #0
 8001a64:	601a      	str	r2, [r3, #0]
 8001a66:	605a      	str	r2, [r3, #4]
 8001a68:	609a      	str	r2, [r3, #8]
 8001a6a:	60da      	str	r2, [r3, #12]
 8001a6c:	611a      	str	r2, [r3, #16]
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a6e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001a72:	2200      	movs	r2, #0
 8001a74:	601a      	str	r2, [r3, #0]
 8001a76:	605a      	str	r2, [r3, #4]
 8001a78:	609a      	str	r2, [r3, #8]
 8001a7a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a7c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a80:	2200      	movs	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]
 8001a84:	605a      	str	r2, [r3, #4]
 8001a86:	609a      	str	r2, [r3, #8]
	TIM_IC_InitTypeDef sConfigIC = {0};
 8001a88:	f107 0318 	add.w	r3, r7, #24
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	605a      	str	r2, [r3, #4]
 8001a92:	609a      	str	r2, [r3, #8]
 8001a94:	60da      	str	r2, [r3, #12]

    /*--------[ Configure The HCSR04 TRIGGER GPIO Pin ]-------*/

    if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOA)
 8001a96:	4b6e      	ldr	r3, [pc, #440]	; (8001c50 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8001a98:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001a9c:	d10c      	bne.n	8001ab8 <Cdd_Ultrasonic_Driver_Init+0x60>
    {
    	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001a9e:	4b6d      	ldr	r3, [pc, #436]	; (8001c54 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001aa0:	695b      	ldr	r3, [r3, #20]
 8001aa2:	4a6c      	ldr	r2, [pc, #432]	; (8001c54 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001aa4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001aa8:	6153      	str	r3, [r2, #20]
 8001aaa:	4b6a      	ldr	r3, [pc, #424]	; (8001c54 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001aac:	695b      	ldr	r3, [r3, #20]
 8001aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ab2:	617b      	str	r3, [r7, #20]
 8001ab4:	697b      	ldr	r3, [r7, #20]
 8001ab6:	e042      	b.n	8001b3e <Cdd_Ultrasonic_Driver_Init+0xe6>
    }
    else if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOB)
 8001ab8:	4a65      	ldr	r2, [pc, #404]	; (8001c50 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8001aba:	4b65      	ldr	r3, [pc, #404]	; (8001c50 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8001abc:	429a      	cmp	r2, r3
 8001abe:	d10c      	bne.n	8001ada <Cdd_Ultrasonic_Driver_Init+0x82>
    {
    	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001ac0:	4b64      	ldr	r3, [pc, #400]	; (8001c54 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001ac2:	695b      	ldr	r3, [r3, #20]
 8001ac4:	4a63      	ldr	r2, [pc, #396]	; (8001c54 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001ac6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001aca:	6153      	str	r3, [r2, #20]
 8001acc:	4b61      	ldr	r3, [pc, #388]	; (8001c54 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001ace:	695b      	ldr	r3, [r3, #20]
 8001ad0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001ad4:	613b      	str	r3, [r7, #16]
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	e031      	b.n	8001b3e <Cdd_Ultrasonic_Driver_Init+0xe6>
    }
    else if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOC)
 8001ada:	4a5d      	ldr	r2, [pc, #372]	; (8001c50 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8001adc:	4b5e      	ldr	r3, [pc, #376]	; (8001c58 <Cdd_Ultrasonic_Driver_Init+0x200>)
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d10c      	bne.n	8001afc <Cdd_Ultrasonic_Driver_Init+0xa4>
    {
        __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ae2:	4b5c      	ldr	r3, [pc, #368]	; (8001c54 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001ae4:	695b      	ldr	r3, [r3, #20]
 8001ae6:	4a5b      	ldr	r2, [pc, #364]	; (8001c54 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001ae8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8001aec:	6153      	str	r3, [r2, #20]
 8001aee:	4b59      	ldr	r3, [pc, #356]	; (8001c54 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001af0:	695b      	ldr	r3, [r3, #20]
 8001af2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8001af6:	60fb      	str	r3, [r7, #12]
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	e020      	b.n	8001b3e <Cdd_Ultrasonic_Driver_Init+0xe6>
    }
    else if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOD)
 8001afc:	4a54      	ldr	r2, [pc, #336]	; (8001c50 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8001afe:	4b57      	ldr	r3, [pc, #348]	; (8001c5c <Cdd_Ultrasonic_Driver_Init+0x204>)
 8001b00:	429a      	cmp	r2, r3
 8001b02:	d10c      	bne.n	8001b1e <Cdd_Ultrasonic_Driver_Init+0xc6>
    {
        __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b04:	4b53      	ldr	r3, [pc, #332]	; (8001c54 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001b06:	695b      	ldr	r3, [r3, #20]
 8001b08:	4a52      	ldr	r2, [pc, #328]	; (8001c54 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001b0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001b0e:	6153      	str	r3, [r2, #20]
 8001b10:	4b50      	ldr	r3, [pc, #320]	; (8001c54 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001b12:	695b      	ldr	r3, [r3, #20]
 8001b14:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b18:	60bb      	str	r3, [r7, #8]
 8001b1a:	68bb      	ldr	r3, [r7, #8]
 8001b1c:	e00f      	b.n	8001b3e <Cdd_Ultrasonic_Driver_Init+0xe6>
    }
    else if(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO == GPIOE)
 8001b1e:	4a4c      	ldr	r2, [pc, #304]	; (8001c50 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8001b20:	4b4f      	ldr	r3, [pc, #316]	; (8001c60 <Cdd_Ultrasonic_Driver_Init+0x208>)
 8001b22:	429a      	cmp	r2, r3
 8001b24:	d10b      	bne.n	8001b3e <Cdd_Ultrasonic_Driver_Init+0xe6>
    {
        __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b26:	4b4b      	ldr	r3, [pc, #300]	; (8001c54 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001b28:	695b      	ldr	r3, [r3, #20]
 8001b2a:	4a4a      	ldr	r2, [pc, #296]	; (8001c54 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001b2c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001b30:	6153      	str	r3, [r2, #20]
 8001b32:	4b48      	ldr	r3, [pc, #288]	; (8001c54 <Cdd_Ultrasonic_Driver_Init+0x1fc>)
 8001b34:	695b      	ldr	r3, [r3, #20]
 8001b36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b3a:	607b      	str	r3, [r7, #4]
 8001b3c:	687b      	ldr	r3, [r7, #4]
    }
    TRIG_GPIO_InitStruct.Pin = c_Cdd_Ultrasonic_CfgType_s.TRIG_PIN;
 8001b3e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b42:	647b      	str	r3, [r7, #68]	; 0x44
    TRIG_GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b44:	2301      	movs	r3, #1
 8001b46:	64bb      	str	r3, [r7, #72]	; 0x48
    TRIG_GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	64fb      	str	r3, [r7, #76]	; 0x4c
    TRIG_GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	653b      	str	r3, [r7, #80]	; 0x50
	HAL_GPIO_Init(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO, &TRIG_GPIO_InitStruct);
 8001b50:	4a3f      	ldr	r2, [pc, #252]	; (8001c50 <Cdd_Ultrasonic_Driver_Init+0x1f8>)
 8001b52:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001b56:	4619      	mov	r1, r3
 8001b58:	4610      	mov	r0, r2
 8001b5a:	f001 f901 	bl	8002d60 <HAL_GPIO_Init>

	/*--------[ Initialize The HCSR04 Static Global Info ]-------*/

	g_Cdd_Ultrasonic_Info_s.TMR_PSC = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance->PSC;
 8001b5e:	4b41      	ldr	r3, [pc, #260]	; (8001c64 <Cdd_Ultrasonic_Driver_Init+0x20c>)
 8001b60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b62:	4a41      	ldr	r2, [pc, #260]	; (8001c68 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001b64:	6053      	str	r3, [r2, #4]
	g_Cdd_Ultrasonic_Info_s.TMR_ARR = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance->ARR;
 8001b66:	4b3f      	ldr	r3, [pc, #252]	; (8001c64 <Cdd_Ultrasonic_Driver_Init+0x20c>)
 8001b68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b6a:	4a3f      	ldr	r2, [pc, #252]	; (8001c68 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001b6c:	6093      	str	r3, [r2, #8]
	g_Cdd_Ultrasonic_Info_s.TMR_OVC = 0u;
 8001b6e:	4b3e      	ldr	r3, [pc, #248]	; (8001c68 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001b70:	2200      	movs	r2, #0
 8001b72:	805a      	strh	r2, [r3, #2]
	g_Cdd_Ultrasonic_Info_s.HTIM = &htim3;
 8001b74:	4b3c      	ldr	r3, [pc, #240]	; (8001c68 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001b76:	4a3d      	ldr	r2, [pc, #244]	; (8001c6c <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001b78:	61da      	str	r2, [r3, #28]
	if(g_Cdd_Ultrasonic_Info_s.TMR_ARR == 0u)
 8001b7a:	4b3b      	ldr	r3, [pc, #236]	; (8001c68 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d103      	bne.n	8001b8a <Cdd_Ultrasonic_Driver_Init+0x132>
	{
		g_Cdd_Ultrasonic_Info_s.TMR_ARR = 65535u;
 8001b82:	4b39      	ldr	r3, [pc, #228]	; (8001c68 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001b84:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b88:	609a      	str	r2, [r3, #8]
	}
	if(c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH == TIM_CHANNEL_1)
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d104      	bne.n	8001b9a <Cdd_Ultrasonic_Driver_Init+0x142>
	{
		g_Cdd_Ultrasonic_Info_s.ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_1;
 8001b90:	4b35      	ldr	r3, [pc, #212]	; (8001c68 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001b92:	2201      	movs	r2, #1
 8001b94:	f883 2020 	strb.w	r2, [r3, #32]
 8001b98:	e016      	b.n	8001bc8 <Cdd_Ultrasonic_Driver_Init+0x170>
	}
	else if(c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH == TIM_CHANNEL_2)
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	2b04      	cmp	r3, #4
 8001b9e:	d104      	bne.n	8001baa <Cdd_Ultrasonic_Driver_Init+0x152>
	{
		g_Cdd_Ultrasonic_Info_s.ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_2;
 8001ba0:	4b31      	ldr	r3, [pc, #196]	; (8001c68 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001ba2:	2202      	movs	r2, #2
 8001ba4:	f883 2020 	strb.w	r2, [r3, #32]
 8001ba8:	e00e      	b.n	8001bc8 <Cdd_Ultrasonic_Driver_Init+0x170>
	}
	else if(c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH == TIM_CHANNEL_3)
 8001baa:	2300      	movs	r3, #0
 8001bac:	2b08      	cmp	r3, #8
 8001bae:	d104      	bne.n	8001bba <Cdd_Ultrasonic_Driver_Init+0x162>
	{
		g_Cdd_Ultrasonic_Info_s.ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_3;
 8001bb0:	4b2d      	ldr	r3, [pc, #180]	; (8001c68 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001bb2:	2204      	movs	r2, #4
 8001bb4:	f883 2020 	strb.w	r2, [r3, #32]
 8001bb8:	e006      	b.n	8001bc8 <Cdd_Ultrasonic_Driver_Init+0x170>
	}
	else if(c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH == TIM_CHANNEL_4)
 8001bba:	2300      	movs	r3, #0
 8001bbc:	2b0c      	cmp	r3, #12
 8001bbe:	d103      	bne.n	8001bc8 <Cdd_Ultrasonic_Driver_Init+0x170>
	{
		g_Cdd_Ultrasonic_Info_s.ACTIV_CH = HAL_TIM_ACTIVE_CHANNEL_4;
 8001bc0:	4b29      	ldr	r3, [pc, #164]	; (8001c68 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001bc2:	2208      	movs	r2, #8
 8001bc4:	f883 2020 	strb.w	r2, [r3, #32]
	}

	/*--------[ Configure The HCSR04 IC Timer Channel ]-------*/
	htim3.Instance = c_Cdd_Ultrasonic_CfgType_s.TIM_Instance;
 8001bc8:	4a26      	ldr	r2, [pc, #152]	; (8001c64 <Cdd_Ultrasonic_Driver_Init+0x20c>)
 8001bca:	4b28      	ldr	r3, [pc, #160]	; (8001c6c <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001bcc:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = g_Cdd_Ultrasonic_Info_s.TMR_PSC;
 8001bce:	4b26      	ldr	r3, [pc, #152]	; (8001c68 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	4a26      	ldr	r2, [pc, #152]	; (8001c6c <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001bd4:	6053      	str	r3, [r2, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bd6:	4b25      	ldr	r3, [pc, #148]	; (8001c6c <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = g_Cdd_Ultrasonic_Info_s.TMR_ARR;
 8001bdc:	4b22      	ldr	r3, [pc, #136]	; (8001c68 <Cdd_Ultrasonic_Driver_Init+0x210>)
 8001bde:	689b      	ldr	r3, [r3, #8]
 8001be0:	4a22      	ldr	r2, [pc, #136]	; (8001c6c <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001be2:	60d3      	str	r3, [r2, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001be4:	4b21      	ldr	r3, [pc, #132]	; (8001c6c <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001bea:	4b20      	ldr	r3, [pc, #128]	; (8001c6c <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001bec:	2280      	movs	r2, #128	; 0x80
 8001bee:	619a      	str	r2, [r3, #24]
	HAL_TIM_Base_Init(&htim3);
 8001bf0:	481e      	ldr	r0, [pc, #120]	; (8001c6c <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001bf2:	f001 fcc3 	bl	800357c <HAL_TIM_Base_Init>
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bf6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001bfa:	637b      	str	r3, [r7, #52]	; 0x34
	HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig);
 8001bfc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001c00:	4619      	mov	r1, r3
 8001c02:	481a      	ldr	r0, [pc, #104]	; (8001c6c <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001c04:	f002 fb68 	bl	80042d8 <HAL_TIM_ConfigClockSource>
	HAL_TIM_IC_Init(&htim3);
 8001c08:	4818      	ldr	r0, [pc, #96]	; (8001c6c <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001c0a:	f001 feeb 	bl	80039e4 <HAL_TIM_IC_Init>
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	62bb      	str	r3, [r7, #40]	; 0x28
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c12:	2300      	movs	r3, #0
 8001c14:	633b      	str	r3, [r7, #48]	; 0x30
	HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig);
 8001c16:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4813      	ldr	r0, [pc, #76]	; (8001c6c <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001c1e:	f003 f9fb 	bl	8005018 <HAL_TIMEx_MasterConfigSynchronization>
	sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001c22:	2300      	movs	r3, #0
 8001c24:	61bb      	str	r3, [r7, #24]
	sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001c26:	2301      	movs	r3, #1
 8001c28:	61fb      	str	r3, [r7, #28]
	sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	623b      	str	r3, [r7, #32]
	sConfigIC.ICFilter = 0u;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, c_Cdd_Ultrasonic_CfgType_s.IC_TIM_CH);
 8001c32:	2200      	movs	r2, #0
 8001c34:	f107 0318 	add.w	r3, r7, #24
 8001c38:	4619      	mov	r1, r3
 8001c3a:	480c      	ldr	r0, [pc, #48]	; (8001c6c <Cdd_Ultrasonic_Driver_Init+0x214>)
 8001c3c:	f002 f99b 	bl	8003f76 <HAL_TIM_IC_ConfigChannel>
	/* Set driver initialization flag to done */
	g_Cdd_Ultrasonic_DriverInitDone_b = TRUE;
 8001c40:	4b0b      	ldr	r3, [pc, #44]	; (8001c70 <Cdd_Ultrasonic_Driver_Init+0x218>)
 8001c42:	2201      	movs	r2, #1
 8001c44:	701a      	strb	r2, [r3, #0]
}
 8001c46:	bf00      	nop
 8001c48:	3758      	adds	r7, #88	; 0x58
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	48000400 	.word	0x48000400
 8001c54:	40021000 	.word	0x40021000
 8001c58:	48000800 	.word	0x48000800
 8001c5c:	48000c00 	.word	0x48000c00
 8001c60:	48001000 	.word	0x48001000
 8001c64:	40000400 	.word	0x40000400
 8001c68:	2000018c 	.word	0x2000018c
 8001c6c:	20000140 	.word	0x20000140
 8001c70:	200001b1 	.word	0x200001b1

08001c74 <Cdd_Ultrasonic_MainFunction>:
/**
  * @brief	Cdd_Ultrasonic module main function (runs in task)
  * @return	None
  */
void Cdd_Ultrasonic_MainFunction(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(TRUE == g_Cdd_Ultrasonic_InitDone_b)
 8001c78:	4b09      	ldr	r3, [pc, #36]	; (8001ca0 <Cdd_Ultrasonic_MainFunction+0x2c>)
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d10c      	bne.n	8001c9a <Cdd_Ultrasonic_MainFunction+0x26>
	{
		/* Trigger measurement every 2nd cycle ( 20ms = 2 * task cycle ) */
		if(FALSE == g_Cdd_Ultrasonic_TriggerFlag_b)
 8001c80:	4b08      	ldr	r3, [pc, #32]	; (8001ca4 <Cdd_Ultrasonic_MainFunction+0x30>)
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d103      	bne.n	8001c90 <Cdd_Ultrasonic_MainFunction+0x1c>
		{
			/* Trigger measurement next cycle */
			g_Cdd_Ultrasonic_TriggerFlag_b = TRUE;
 8001c88:	4b06      	ldr	r3, [pc, #24]	; (8001ca4 <Cdd_Ultrasonic_MainFunction+0x30>)
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	701a      	strb	r2, [r3, #0]
			g_Cdd_Ultrasonic_TriggerFlag_b = FALSE;
			/* Call trigger function */
			Cdd_Ultrasonic_Trigger();
		}
	}
}
 8001c8e:	e004      	b.n	8001c9a <Cdd_Ultrasonic_MainFunction+0x26>
			g_Cdd_Ultrasonic_TriggerFlag_b = FALSE;
 8001c90:	4b04      	ldr	r3, [pc, #16]	; (8001ca4 <Cdd_Ultrasonic_MainFunction+0x30>)
 8001c92:	2200      	movs	r2, #0
 8001c94:	701a      	strb	r2, [r3, #0]
			Cdd_Ultrasonic_Trigger();
 8001c96:	f7ff fd85 	bl	80017a4 <Cdd_Ultrasonic_Trigger>
}
 8001c9a:	bf00      	nop
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	200001b0 	.word	0x200001b0
 8001ca4:	200001b2 	.word	0x200001b2

08001ca8 <Cdd_Ultrasonic_ReadDistance>:
/**
  * @brief	Cdd_Ultrasonic module read distance function
  * @return	Last measured distance in centimeters
  */
float32 Cdd_Ultrasonic_ReadDistance(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
	float32 l_Distance_f32 = 0.0f;
 8001cae:	f04f 0300 	mov.w	r3, #0
 8001cb2:	607b      	str	r3, [r7, #4]
	l_Distance_f32 = g_Cdd_Ultrasonic_Info_s.DISTANCE;
 8001cb4:	4b04      	ldr	r3, [pc, #16]	; (8001cc8 <Cdd_Ultrasonic_ReadDistance+0x20>)
 8001cb6:	699b      	ldr	r3, [r3, #24]
 8001cb8:	607b      	str	r3, [r7, #4]
	return l_Distance_f32;
 8001cba:	687b      	ldr	r3, [r7, #4]
}
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bc80      	pop	{r7}
 8001cc4:	4770      	bx	lr
 8001cc6:	bf00      	nop
 8001cc8:	2000018c 	.word	0x2000018c

08001ccc <HAL_TIM_IC_CaptureCallback>:
  * @brief	Cdd_Ultrasonic external capture callback function
  * @return	None
  * @attention	Runs in ISR
  */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b082      	sub	sp, #8
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
	Cdd_Ultrasonic_ISR_CaptureCallback(htim);
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f7ff fd6b 	bl	80017b0 <Cdd_Ultrasonic_ISR_CaptureCallback>
}
 8001cda:	bf00      	nop
 8001cdc:	3708      	adds	r7, #8
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}

08001ce2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief	Cdd_Ultrasonic external period elapsed callback function
  * @return	None
  * @attention	Runs in ISR
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001ce2:	b580      	push	{r7, lr}
 8001ce4:	b082      	sub	sp, #8
 8001ce6:	af00      	add	r7, sp, #0
 8001ce8:	6078      	str	r0, [r7, #4]
	Cdd_Ultrasonic_ISR_PeriodElapsedCallback(htim);
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	f7ff fe82 	bl	80019f4 <Cdd_Ultrasonic_ISR_PeriodElapsedCallback>
}
 8001cf0:	bf00      	nop
 8001cf2:	3708      	adds	r7, #8
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}

08001cf8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b083      	sub	sp, #12
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001d00:	bf00      	nop
 8001d02:	370c      	adds	r7, #12
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bc80      	pop	{r7}
 8001d08:	4770      	bx	lr

08001d0a <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	b083      	sub	sp, #12
 8001d0e:	af00      	add	r7, sp, #0
 8001d10:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001d12:	bf00      	nop
 8001d14:	370c      	adds	r7, #12
 8001d16:	46bd      	mov	sp, r7
 8001d18:	bc80      	pop	{r7}
 8001d1a:	4770      	bx	lr

08001d1c <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	b09a      	sub	sp, #104	; 0x68
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d24:	2300      	movs	r3, #0
 8001d26:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d101      	bne.n	8001d3c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e1e3      	b.n	8002104 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	691b      	ldr	r3, [r3, #16]
 8001d40:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d46:	f003 0310 	and.w	r3, r3, #16
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d176      	bne.n	8001e3c <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d152      	bne.n	8001dfc <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2200      	movs	r2, #0
 8001d5a:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2200      	movs	r2, #0
 8001d60:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2200      	movs	r2, #0
 8001d66:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	f005 fa07 	bl	8007184 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	689b      	ldr	r3, [r3, #8]
 8001d7c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d13b      	bne.n	8001dfc <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001d84:	6878      	ldr	r0, [r7, #4]
 8001d86:	f000 ff85 	bl	8002c94 <ADC_Disable>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d94:	f003 0310 	and.w	r3, r3, #16
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d12f      	bne.n	8001dfc <HAL_ADC_Init+0xe0>
 8001d9c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d12b      	bne.n	8001dfc <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001dac:	f023 0302 	bic.w	r3, r3, #2
 8001db0:	f043 0202 	orr.w	r2, r3, #2
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	689a      	ldr	r2, [r3, #8]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001dc6:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	689a      	ldr	r2, [r3, #8]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001dd6:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001dd8:	4b92      	ldr	r3, [pc, #584]	; (8002024 <HAL_ADC_Init+0x308>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a92      	ldr	r2, [pc, #584]	; (8002028 <HAL_ADC_Init+0x30c>)
 8001dde:	fba2 2303 	umull	r2, r3, r2, r3
 8001de2:	0c9a      	lsrs	r2, r3, #18
 8001de4:	4613      	mov	r3, r2
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	4413      	add	r3, r2
 8001dea:	005b      	lsls	r3, r3, #1
 8001dec:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001dee:	e002      	b.n	8001df6 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	3b01      	subs	r3, #1
 8001df4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001df6:	68bb      	ldr	r3, [r7, #8]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d1f9      	bne.n	8001df0 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	689b      	ldr	r3, [r3, #8]
 8001e02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d007      	beq.n	8001e1a <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8001e14:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001e18:	d110      	bne.n	8001e3c <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e1e:	f023 0312 	bic.w	r3, r3, #18
 8001e22:	f043 0210 	orr.w	r2, r3, #16
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e2e:	f043 0201 	orr.w	r2, r3, #1
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e40:	f003 0310 	and.w	r3, r3, #16
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	f040 8150 	bne.w	80020ea <HAL_ADC_Init+0x3ce>
 8001e4a:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	f040 814b 	bne.w	80020ea <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	689b      	ldr	r3, [r3, #8]
 8001e5a:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	f040 8143 	bne.w	80020ea <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e68:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001e6c:	f043 0202 	orr.w	r2, r3, #2
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e7c:	d004      	beq.n	8001e88 <HAL_ADC_Init+0x16c>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4a6a      	ldr	r2, [pc, #424]	; (800202c <HAL_ADC_Init+0x310>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d101      	bne.n	8001e8c <HAL_ADC_Init+0x170>
 8001e88:	4b69      	ldr	r3, [pc, #420]	; (8002030 <HAL_ADC_Init+0x314>)
 8001e8a:	e000      	b.n	8001e8e <HAL_ADC_Init+0x172>
 8001e8c:	4b69      	ldr	r3, [pc, #420]	; (8002034 <HAL_ADC_Init+0x318>)
 8001e8e:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001e98:	d102      	bne.n	8001ea0 <HAL_ADC_Init+0x184>
 8001e9a:	4b64      	ldr	r3, [pc, #400]	; (800202c <HAL_ADC_Init+0x310>)
 8001e9c:	60fb      	str	r3, [r7, #12]
 8001e9e:	e01a      	b.n	8001ed6 <HAL_ADC_Init+0x1ba>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a61      	ldr	r2, [pc, #388]	; (800202c <HAL_ADC_Init+0x310>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d103      	bne.n	8001eb2 <HAL_ADC_Init+0x196>
 8001eaa:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001eae:	60fb      	str	r3, [r7, #12]
 8001eb0:	e011      	b.n	8001ed6 <HAL_ADC_Init+0x1ba>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a60      	ldr	r2, [pc, #384]	; (8002038 <HAL_ADC_Init+0x31c>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d102      	bne.n	8001ec2 <HAL_ADC_Init+0x1a6>
 8001ebc:	4b5f      	ldr	r3, [pc, #380]	; (800203c <HAL_ADC_Init+0x320>)
 8001ebe:	60fb      	str	r3, [r7, #12]
 8001ec0:	e009      	b.n	8001ed6 <HAL_ADC_Init+0x1ba>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a5d      	ldr	r2, [pc, #372]	; (800203c <HAL_ADC_Init+0x320>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d102      	bne.n	8001ed2 <HAL_ADC_Init+0x1b6>
 8001ecc:	4b5a      	ldr	r3, [pc, #360]	; (8002038 <HAL_ADC_Init+0x31c>)
 8001ece:	60fb      	str	r3, [r7, #12]
 8001ed0:	e001      	b.n	8001ed6 <HAL_ADC_Init+0x1ba>
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	f003 0303 	and.w	r3, r3, #3
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d108      	bne.n	8001ef6 <HAL_ADC_Init+0x1da>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 0301 	and.w	r3, r3, #1
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d101      	bne.n	8001ef6 <HAL_ADC_Init+0x1da>
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e000      	b.n	8001ef8 <HAL_ADC_Init+0x1dc>
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d11c      	bne.n	8001f36 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001efc:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d010      	beq.n	8001f24 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	689b      	ldr	r3, [r3, #8]
 8001f06:	f003 0303 	and.w	r3, r3, #3
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d107      	bne.n	8001f1e <HAL_ADC_Init+0x202>
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	f003 0301 	and.w	r3, r3, #1
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d101      	bne.n	8001f1e <HAL_ADC_Init+0x202>
 8001f1a:	2301      	movs	r3, #1
 8001f1c:	e000      	b.n	8001f20 <HAL_ADC_Init+0x204>
 8001f1e:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d108      	bne.n	8001f36 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8001f24:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	431a      	orrs	r2, r3
 8001f32:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001f34:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	7e5b      	ldrb	r3, [r3, #25]
 8001f3a:	035b      	lsls	r3, r3, #13
 8001f3c:	687a      	ldr	r2, [r7, #4]
 8001f3e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001f40:	2a01      	cmp	r2, #1
 8001f42:	d002      	beq.n	8001f4a <HAL_ADC_Init+0x22e>
 8001f44:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001f48:	e000      	b.n	8001f4c <HAL_ADC_Init+0x230>
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	431a      	orrs	r2, r3
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	68db      	ldr	r3, [r3, #12]
 8001f52:	431a      	orrs	r2, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001f66:	2b01      	cmp	r3, #1
 8001f68:	d11b      	bne.n	8001fa2 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	7e5b      	ldrb	r3, [r3, #25]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d109      	bne.n	8001f86 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f76:	3b01      	subs	r3, #1
 8001f78:	045a      	lsls	r2, r3, #17
 8001f7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f82:	663b      	str	r3, [r7, #96]	; 0x60
 8001f84:	e00d      	b.n	8001fa2 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001f8e:	f043 0220 	orr.w	r2, r3, #32
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f9a:	f043 0201 	orr.w	r2, r3, #1
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d054      	beq.n	8002054 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a22      	ldr	r2, [pc, #136]	; (8002038 <HAL_ADC_Init+0x31c>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d004      	beq.n	8001fbe <HAL_ADC_Init+0x2a2>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a20      	ldr	r2, [pc, #128]	; (800203c <HAL_ADC_Init+0x320>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d140      	bne.n	8002040 <HAL_ADC_Init+0x324>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fc2:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8001fc6:	d02a      	beq.n	800201e <HAL_ADC_Init+0x302>
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fcc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001fd0:	d022      	beq.n	8002018 <HAL_ADC_Init+0x2fc>
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd6:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8001fda:	d01a      	beq.n	8002012 <HAL_ADC_Init+0x2f6>
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fe0:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8001fe4:	d012      	beq.n	800200c <HAL_ADC_Init+0x2f0>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fea:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 8001fee:	d00a      	beq.n	8002006 <HAL_ADC_Init+0x2ea>
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ff4:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8001ff8:	d002      	beq.n	8002000 <HAL_ADC_Init+0x2e4>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ffe:	e023      	b.n	8002048 <HAL_ADC_Init+0x32c>
 8002000:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8002004:	e020      	b.n	8002048 <HAL_ADC_Init+0x32c>
 8002006:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800200a:	e01d      	b.n	8002048 <HAL_ADC_Init+0x32c>
 800200c:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8002010:	e01a      	b.n	8002048 <HAL_ADC_Init+0x32c>
 8002012:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002016:	e017      	b.n	8002048 <HAL_ADC_Init+0x32c>
 8002018:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 800201c:	e014      	b.n	8002048 <HAL_ADC_Init+0x32c>
 800201e:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8002022:	e011      	b.n	8002048 <HAL_ADC_Init+0x32c>
 8002024:	20000000 	.word	0x20000000
 8002028:	431bde83 	.word	0x431bde83
 800202c:	50000100 	.word	0x50000100
 8002030:	50000300 	.word	0x50000300
 8002034:	50000700 	.word	0x50000700
 8002038:	50000400 	.word	0x50000400
 800203c:	50000500 	.word	0x50000500
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002044:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002048:	687a      	ldr	r2, [r7, #4]
 800204a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800204c:	4313      	orrs	r3, r2
 800204e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002050:	4313      	orrs	r3, r2
 8002052:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	f003 030c 	and.w	r3, r3, #12
 800205e:	2b00      	cmp	r3, #0
 8002060:	d114      	bne.n	800208c <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	68db      	ldr	r3, [r3, #12]
 8002068:	687a      	ldr	r2, [r7, #4]
 800206a:	6812      	ldr	r2, [r2, #0]
 800206c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002070:	f023 0302 	bic.w	r3, r3, #2
 8002074:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	7e1b      	ldrb	r3, [r3, #24]
 800207a:	039a      	lsls	r2, r3, #14
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002082:	005b      	lsls	r3, r3, #1
 8002084:	4313      	orrs	r3, r2
 8002086:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002088:	4313      	orrs	r3, r2
 800208a:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	68da      	ldr	r2, [r3, #12]
 8002092:	4b1e      	ldr	r3, [pc, #120]	; (800210c <HAL_ADC_Init+0x3f0>)
 8002094:	4013      	ands	r3, r2
 8002096:	687a      	ldr	r2, [r7, #4]
 8002098:	6812      	ldr	r2, [r2, #0]
 800209a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800209c:	430b      	orrs	r3, r1
 800209e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	691b      	ldr	r3, [r3, #16]
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d10c      	bne.n	80020c2 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ae:	f023 010f 	bic.w	r1, r3, #15
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	69db      	ldr	r3, [r3, #28]
 80020b6:	1e5a      	subs	r2, r3, #1
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	430a      	orrs	r2, r1
 80020be:	631a      	str	r2, [r3, #48]	; 0x30
 80020c0:	e007      	b.n	80020d2 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f022 020f 	bic.w	r2, r2, #15
 80020d0:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020dc:	f023 0303 	bic.w	r3, r3, #3
 80020e0:	f043 0201 	orr.w	r2, r3, #1
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	641a      	str	r2, [r3, #64]	; 0x40
 80020e8:	e00a      	b.n	8002100 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ee:	f023 0312 	bic.w	r3, r3, #18
 80020f2:	f043 0210 	orr.w	r2, r3, #16
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 80020fa:	2301      	movs	r3, #1
 80020fc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8002100:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002104:	4618      	mov	r0, r3
 8002106:	3768      	adds	r7, #104	; 0x68
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	fff0c007 	.word	0xfff0c007

08002110 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	60f8      	str	r0, [r7, #12]
 8002118:	60b9      	str	r1, [r7, #8]
 800211a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800211c:	2300      	movs	r3, #0
 800211e:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	689b      	ldr	r3, [r3, #8]
 8002126:	f003 0304 	and.w	r3, r3, #4
 800212a:	2b00      	cmp	r3, #0
 800212c:	f040 80f7 	bne.w	800231e <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002136:	2b01      	cmp	r3, #1
 8002138:	d101      	bne.n	800213e <HAL_ADC_Start_DMA+0x2e>
 800213a:	2302      	movs	r3, #2
 800213c:	e0f2      	b.n	8002324 <HAL_ADC_Start_DMA+0x214>
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	2201      	movs	r2, #1
 8002142:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800214e:	d004      	beq.n	800215a <HAL_ADC_Start_DMA+0x4a>
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a75      	ldr	r2, [pc, #468]	; (800232c <HAL_ADC_Start_DMA+0x21c>)
 8002156:	4293      	cmp	r3, r2
 8002158:	d109      	bne.n	800216e <HAL_ADC_Start_DMA+0x5e>
 800215a:	4b75      	ldr	r3, [pc, #468]	; (8002330 <HAL_ADC_Start_DMA+0x220>)
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	f003 031f 	and.w	r3, r3, #31
 8002162:	2b00      	cmp	r3, #0
 8002164:	bf0c      	ite	eq
 8002166:	2301      	moveq	r3, #1
 8002168:	2300      	movne	r3, #0
 800216a:	b2db      	uxtb	r3, r3
 800216c:	e008      	b.n	8002180 <HAL_ADC_Start_DMA+0x70>
 800216e:	4b71      	ldr	r3, [pc, #452]	; (8002334 <HAL_ADC_Start_DMA+0x224>)
 8002170:	689b      	ldr	r3, [r3, #8]
 8002172:	f003 031f 	and.w	r3, r3, #31
 8002176:	2b00      	cmp	r3, #0
 8002178:	bf0c      	ite	eq
 800217a:	2301      	moveq	r3, #1
 800217c:	2300      	movne	r3, #0
 800217e:	b2db      	uxtb	r3, r3
 8002180:	2b00      	cmp	r3, #0
 8002182:	f000 80c5 	beq.w	8002310 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002186:	68f8      	ldr	r0, [r7, #12]
 8002188:	f000 fd20 	bl	8002bcc <ADC_Enable>
 800218c:	4603      	mov	r3, r0
 800218e:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002190:	7dfb      	ldrb	r3, [r7, #23]
 8002192:	2b00      	cmp	r3, #0
 8002194:	f040 80b7 	bne.w	8002306 <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800219c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80021a0:	f023 0301 	bic.w	r3, r3, #1
 80021a4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80021b4:	d004      	beq.n	80021c0 <HAL_ADC_Start_DMA+0xb0>
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a5c      	ldr	r2, [pc, #368]	; (800232c <HAL_ADC_Start_DMA+0x21c>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d106      	bne.n	80021ce <HAL_ADC_Start_DMA+0xbe>
 80021c0:	4b5b      	ldr	r3, [pc, #364]	; (8002330 <HAL_ADC_Start_DMA+0x220>)
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	f003 031f 	and.w	r3, r3, #31
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d010      	beq.n	80021ee <HAL_ADC_Start_DMA+0xde>
 80021cc:	e005      	b.n	80021da <HAL_ADC_Start_DMA+0xca>
 80021ce:	4b59      	ldr	r3, [pc, #356]	; (8002334 <HAL_ADC_Start_DMA+0x224>)
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	f003 031f 	and.w	r3, r3, #31
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d009      	beq.n	80021ee <HAL_ADC_Start_DMA+0xde>
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80021e2:	d004      	beq.n	80021ee <HAL_ADC_Start_DMA+0xde>
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	4a53      	ldr	r2, [pc, #332]	; (8002338 <HAL_ADC_Start_DMA+0x228>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d115      	bne.n	800221a <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021f2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	68db      	ldr	r3, [r3, #12]
 8002200:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002204:	2b00      	cmp	r3, #0
 8002206:	d036      	beq.n	8002276 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002210:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8002218:	e02d      	b.n	8002276 <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800222e:	d004      	beq.n	800223a <HAL_ADC_Start_DMA+0x12a>
 8002230:	68fb      	ldr	r3, [r7, #12]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4a3d      	ldr	r2, [pc, #244]	; (800232c <HAL_ADC_Start_DMA+0x21c>)
 8002236:	4293      	cmp	r3, r2
 8002238:	d10a      	bne.n	8002250 <HAL_ADC_Start_DMA+0x140>
 800223a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800223e:	68db      	ldr	r3, [r3, #12]
 8002240:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002244:	2b00      	cmp	r3, #0
 8002246:	bf14      	ite	ne
 8002248:	2301      	movne	r3, #1
 800224a:	2300      	moveq	r3, #0
 800224c:	b2db      	uxtb	r3, r3
 800224e:	e008      	b.n	8002262 <HAL_ADC_Start_DMA+0x152>
 8002250:	4b39      	ldr	r3, [pc, #228]	; (8002338 <HAL_ADC_Start_DMA+0x228>)
 8002252:	68db      	ldr	r3, [r3, #12]
 8002254:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002258:	2b00      	cmp	r3, #0
 800225a:	bf14      	ite	ne
 800225c:	2301      	movne	r3, #1
 800225e:	2300      	moveq	r3, #0
 8002260:	b2db      	uxtb	r3, r3
 8002262:	2b00      	cmp	r3, #0
 8002264:	d007      	beq.n	8002276 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800226a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800226e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800227a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800227e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002282:	d106      	bne.n	8002292 <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002288:	f023 0206 	bic.w	r2, r3, #6
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	645a      	str	r2, [r3, #68]	; 0x44
 8002290:	e002      	b.n	8002298 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	2200      	movs	r2, #0
 8002296:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2200      	movs	r2, #0
 800229c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022a4:	4a25      	ldr	r2, [pc, #148]	; (800233c <HAL_ADC_Start_DMA+0x22c>)
 80022a6:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022ac:	4a24      	ldr	r2, [pc, #144]	; (8002340 <HAL_ADC_Start_DMA+0x230>)
 80022ae:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022b4:	4a23      	ldr	r2, [pc, #140]	; (8002344 <HAL_ADC_Start_DMA+0x234>)
 80022b6:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	221c      	movs	r2, #28
 80022be:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	685a      	ldr	r2, [r3, #4]
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f042 0210 	orr.w	r2, r2, #16
 80022ce:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	68da      	ldr	r2, [r3, #12]
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f042 0201 	orr.w	r2, r2, #1
 80022de:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	3340      	adds	r3, #64	; 0x40
 80022ea:	4619      	mov	r1, r3
 80022ec:	68ba      	ldr	r2, [r7, #8]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	f000 ff4d 	bl	800318e <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	689a      	ldr	r2, [r3, #8]
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f042 0204 	orr.w	r2, r2, #4
 8002302:	609a      	str	r2, [r3, #8]
 8002304:	e00d      	b.n	8002322 <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2200      	movs	r2, #0
 800230a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800230e:	e008      	b.n	8002322 <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	2200      	movs	r2, #0
 8002318:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800231c:	e001      	b.n	8002322 <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800231e:	2302      	movs	r3, #2
 8002320:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002322:	7dfb      	ldrb	r3, [r7, #23]
}
 8002324:	4618      	mov	r0, r3
 8002326:	3718      	adds	r7, #24
 8002328:	46bd      	mov	sp, r7
 800232a:	bd80      	pop	{r7, pc}
 800232c:	50000100 	.word	0x50000100
 8002330:	50000300 	.word	0x50000300
 8002334:	50000700 	.word	0x50000700
 8002338:	50000400 	.word	0x50000400
 800233c:	08002b01 	.word	0x08002b01
 8002340:	08002b7b 	.word	0x08002b7b
 8002344:	08002b97 	.word	0x08002b97

08002348 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002348:	b480      	push	{r7}
 800234a:	b09b      	sub	sp, #108	; 0x6c
 800234c:	af00      	add	r7, sp, #0
 800234e:	6078      	str	r0, [r7, #4]
 8002350:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002352:	2300      	movs	r3, #0
 8002354:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8002358:	2300      	movs	r3, #0
 800235a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002362:	2b01      	cmp	r3, #1
 8002364:	d101      	bne.n	800236a <HAL_ADC_ConfigChannel+0x22>
 8002366:	2302      	movs	r3, #2
 8002368:	e2ca      	b.n	8002900 <HAL_ADC_ConfigChannel+0x5b8>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	2201      	movs	r2, #1
 800236e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	689b      	ldr	r3, [r3, #8]
 8002378:	f003 0304 	and.w	r3, r3, #4
 800237c:	2b00      	cmp	r3, #0
 800237e:	f040 82ae 	bne.w	80028de <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	685b      	ldr	r3, [r3, #4]
 8002386:	2b04      	cmp	r3, #4
 8002388:	d81c      	bhi.n	80023c4 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	685a      	ldr	r2, [r3, #4]
 8002394:	4613      	mov	r3, r2
 8002396:	005b      	lsls	r3, r3, #1
 8002398:	4413      	add	r3, r2
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	461a      	mov	r2, r3
 800239e:	231f      	movs	r3, #31
 80023a0:	4093      	lsls	r3, r2
 80023a2:	43db      	mvns	r3, r3
 80023a4:	4019      	ands	r1, r3
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	6818      	ldr	r0, [r3, #0]
 80023aa:	683b      	ldr	r3, [r7, #0]
 80023ac:	685a      	ldr	r2, [r3, #4]
 80023ae:	4613      	mov	r3, r2
 80023b0:	005b      	lsls	r3, r3, #1
 80023b2:	4413      	add	r3, r2
 80023b4:	005b      	lsls	r3, r3, #1
 80023b6:	fa00 f203 	lsl.w	r2, r0, r3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	430a      	orrs	r2, r1
 80023c0:	631a      	str	r2, [r3, #48]	; 0x30
 80023c2:	e063      	b.n	800248c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	2b09      	cmp	r3, #9
 80023ca:	d81e      	bhi.n	800240a <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	685a      	ldr	r2, [r3, #4]
 80023d6:	4613      	mov	r3, r2
 80023d8:	005b      	lsls	r3, r3, #1
 80023da:	4413      	add	r3, r2
 80023dc:	005b      	lsls	r3, r3, #1
 80023de:	3b1e      	subs	r3, #30
 80023e0:	221f      	movs	r2, #31
 80023e2:	fa02 f303 	lsl.w	r3, r2, r3
 80023e6:	43db      	mvns	r3, r3
 80023e8:	4019      	ands	r1, r3
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	6818      	ldr	r0, [r3, #0]
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	685a      	ldr	r2, [r3, #4]
 80023f2:	4613      	mov	r3, r2
 80023f4:	005b      	lsls	r3, r3, #1
 80023f6:	4413      	add	r3, r2
 80023f8:	005b      	lsls	r3, r3, #1
 80023fa:	3b1e      	subs	r3, #30
 80023fc:	fa00 f203 	lsl.w	r2, r0, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	430a      	orrs	r2, r1
 8002406:	635a      	str	r2, [r3, #52]	; 0x34
 8002408:	e040      	b.n	800248c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	2b0e      	cmp	r3, #14
 8002410:	d81e      	bhi.n	8002450 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685a      	ldr	r2, [r3, #4]
 800241c:	4613      	mov	r3, r2
 800241e:	005b      	lsls	r3, r3, #1
 8002420:	4413      	add	r3, r2
 8002422:	005b      	lsls	r3, r3, #1
 8002424:	3b3c      	subs	r3, #60	; 0x3c
 8002426:	221f      	movs	r2, #31
 8002428:	fa02 f303 	lsl.w	r3, r2, r3
 800242c:	43db      	mvns	r3, r3
 800242e:	4019      	ands	r1, r3
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	6818      	ldr	r0, [r3, #0]
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	685a      	ldr	r2, [r3, #4]
 8002438:	4613      	mov	r3, r2
 800243a:	005b      	lsls	r3, r3, #1
 800243c:	4413      	add	r3, r2
 800243e:	005b      	lsls	r3, r3, #1
 8002440:	3b3c      	subs	r3, #60	; 0x3c
 8002442:	fa00 f203 	lsl.w	r2, r0, r3
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	430a      	orrs	r2, r1
 800244c:	639a      	str	r2, [r3, #56]	; 0x38
 800244e:	e01d      	b.n	800248c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	685a      	ldr	r2, [r3, #4]
 800245a:	4613      	mov	r3, r2
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	4413      	add	r3, r2
 8002460:	005b      	lsls	r3, r3, #1
 8002462:	3b5a      	subs	r3, #90	; 0x5a
 8002464:	221f      	movs	r2, #31
 8002466:	fa02 f303 	lsl.w	r3, r2, r3
 800246a:	43db      	mvns	r3, r3
 800246c:	4019      	ands	r1, r3
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	6818      	ldr	r0, [r3, #0]
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	685a      	ldr	r2, [r3, #4]
 8002476:	4613      	mov	r3, r2
 8002478:	005b      	lsls	r3, r3, #1
 800247a:	4413      	add	r3, r2
 800247c:	005b      	lsls	r3, r3, #1
 800247e:	3b5a      	subs	r3, #90	; 0x5a
 8002480:	fa00 f203 	lsl.w	r2, r0, r3
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	430a      	orrs	r2, r1
 800248a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	689b      	ldr	r3, [r3, #8]
 8002492:	f003 030c 	and.w	r3, r3, #12
 8002496:	2b00      	cmp	r3, #0
 8002498:	f040 80e5 	bne.w	8002666 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	2b09      	cmp	r3, #9
 80024a2:	d91c      	bls.n	80024de <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	6999      	ldr	r1, [r3, #24]
 80024aa:	683b      	ldr	r3, [r7, #0]
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	4613      	mov	r3, r2
 80024b0:	005b      	lsls	r3, r3, #1
 80024b2:	4413      	add	r3, r2
 80024b4:	3b1e      	subs	r3, #30
 80024b6:	2207      	movs	r2, #7
 80024b8:	fa02 f303 	lsl.w	r3, r2, r3
 80024bc:	43db      	mvns	r3, r3
 80024be:	4019      	ands	r1, r3
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	6898      	ldr	r0, [r3, #8]
 80024c4:	683b      	ldr	r3, [r7, #0]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	4613      	mov	r3, r2
 80024ca:	005b      	lsls	r3, r3, #1
 80024cc:	4413      	add	r3, r2
 80024ce:	3b1e      	subs	r3, #30
 80024d0:	fa00 f203 	lsl.w	r2, r0, r3
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	430a      	orrs	r2, r1
 80024da:	619a      	str	r2, [r3, #24]
 80024dc:	e019      	b.n	8002512 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	6959      	ldr	r1, [r3, #20]
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	681a      	ldr	r2, [r3, #0]
 80024e8:	4613      	mov	r3, r2
 80024ea:	005b      	lsls	r3, r3, #1
 80024ec:	4413      	add	r3, r2
 80024ee:	2207      	movs	r2, #7
 80024f0:	fa02 f303 	lsl.w	r3, r2, r3
 80024f4:	43db      	mvns	r3, r3
 80024f6:	4019      	ands	r1, r3
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	6898      	ldr	r0, [r3, #8]
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	681a      	ldr	r2, [r3, #0]
 8002500:	4613      	mov	r3, r2
 8002502:	005b      	lsls	r3, r3, #1
 8002504:	4413      	add	r3, r2
 8002506:	fa00 f203 	lsl.w	r2, r0, r3
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	430a      	orrs	r2, r1
 8002510:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	695a      	ldr	r2, [r3, #20]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	68db      	ldr	r3, [r3, #12]
 800251c:	08db      	lsrs	r3, r3, #3
 800251e:	f003 0303 	and.w	r3, r3, #3
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	fa02 f303 	lsl.w	r3, r2, r3
 8002528:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	691b      	ldr	r3, [r3, #16]
 800252e:	3b01      	subs	r3, #1
 8002530:	2b03      	cmp	r3, #3
 8002532:	d84f      	bhi.n	80025d4 <HAL_ADC_ConfigChannel+0x28c>
 8002534:	a201      	add	r2, pc, #4	; (adr r2, 800253c <HAL_ADC_ConfigChannel+0x1f4>)
 8002536:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800253a:	bf00      	nop
 800253c:	0800254d 	.word	0x0800254d
 8002540:	0800256f 	.word	0x0800256f
 8002544:	08002591 	.word	0x08002591
 8002548:	080025b3 	.word	0x080025b3
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002552:	4b9a      	ldr	r3, [pc, #616]	; (80027bc <HAL_ADC_ConfigChannel+0x474>)
 8002554:	4013      	ands	r3, r2
 8002556:	683a      	ldr	r2, [r7, #0]
 8002558:	6812      	ldr	r2, [r2, #0]
 800255a:	0691      	lsls	r1, r2, #26
 800255c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800255e:	430a      	orrs	r2, r1
 8002560:	431a      	orrs	r2, r3
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800256a:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800256c:	e07e      	b.n	800266c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002574:	4b91      	ldr	r3, [pc, #580]	; (80027bc <HAL_ADC_ConfigChannel+0x474>)
 8002576:	4013      	ands	r3, r2
 8002578:	683a      	ldr	r2, [r7, #0]
 800257a:	6812      	ldr	r2, [r2, #0]
 800257c:	0691      	lsls	r1, r2, #26
 800257e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8002580:	430a      	orrs	r2, r1
 8002582:	431a      	orrs	r2, r3
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800258c:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 800258e:	e06d      	b.n	800266c <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002596:	4b89      	ldr	r3, [pc, #548]	; (80027bc <HAL_ADC_ConfigChannel+0x474>)
 8002598:	4013      	ands	r3, r2
 800259a:	683a      	ldr	r2, [r7, #0]
 800259c:	6812      	ldr	r2, [r2, #0]
 800259e:	0691      	lsls	r1, r2, #26
 80025a0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80025a2:	430a      	orrs	r2, r1
 80025a4:	431a      	orrs	r2, r3
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80025ae:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80025b0:	e05c      	b.n	800266c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80025b8:	4b80      	ldr	r3, [pc, #512]	; (80027bc <HAL_ADC_ConfigChannel+0x474>)
 80025ba:	4013      	ands	r3, r2
 80025bc:	683a      	ldr	r2, [r7, #0]
 80025be:	6812      	ldr	r2, [r2, #0]
 80025c0:	0691      	lsls	r1, r2, #26
 80025c2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80025c4:	430a      	orrs	r2, r1
 80025c6:	431a      	orrs	r2, r3
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80025d0:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80025d2:	e04b      	b.n	800266c <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80025da:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	069b      	lsls	r3, r3, #26
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d107      	bne.n	80025f8 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 80025f6:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80025fe:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	069b      	lsls	r3, r3, #26
 8002608:	429a      	cmp	r2, r3
 800260a:	d107      	bne.n	800261c <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800261a:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002622:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	069b      	lsls	r3, r3, #26
 800262c:	429a      	cmp	r2, r3
 800262e:	d107      	bne.n	8002640 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800263e:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002646:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800264a:	683b      	ldr	r3, [r7, #0]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	069b      	lsls	r3, r3, #26
 8002650:	429a      	cmp	r2, r3
 8002652:	d10a      	bne.n	800266a <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8002662:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8002664:	e001      	b.n	800266a <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8002666:	bf00      	nop
 8002668:	e000      	b.n	800266c <HAL_ADC_ConfigChannel+0x324>
      break;
 800266a:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f003 0303 	and.w	r3, r3, #3
 8002676:	2b01      	cmp	r3, #1
 8002678:	d108      	bne.n	800268c <HAL_ADC_ConfigChannel+0x344>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	f003 0301 	and.w	r3, r3, #1
 8002684:	2b01      	cmp	r3, #1
 8002686:	d101      	bne.n	800268c <HAL_ADC_ConfigChannel+0x344>
 8002688:	2301      	movs	r3, #1
 800268a:	e000      	b.n	800268e <HAL_ADC_ConfigChannel+0x346>
 800268c:	2300      	movs	r3, #0
 800268e:	2b00      	cmp	r3, #0
 8002690:	f040 8130 	bne.w	80028f4 <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	68db      	ldr	r3, [r3, #12]
 8002698:	2b01      	cmp	r3, #1
 800269a:	d00f      	beq.n	80026bc <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	2201      	movs	r2, #1
 80026aa:	fa02 f303 	lsl.w	r3, r2, r3
 80026ae:	43da      	mvns	r2, r3
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	400a      	ands	r2, r1
 80026b6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 80026ba:	e049      	b.n	8002750 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2201      	movs	r2, #1
 80026ca:	409a      	lsls	r2, r3
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	430a      	orrs	r2, r1
 80026d2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	2b09      	cmp	r3, #9
 80026dc:	d91c      	bls.n	8002718 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	6999      	ldr	r1, [r3, #24]
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	681a      	ldr	r2, [r3, #0]
 80026e8:	4613      	mov	r3, r2
 80026ea:	005b      	lsls	r3, r3, #1
 80026ec:	4413      	add	r3, r2
 80026ee:	3b1b      	subs	r3, #27
 80026f0:	2207      	movs	r2, #7
 80026f2:	fa02 f303 	lsl.w	r3, r2, r3
 80026f6:	43db      	mvns	r3, r3
 80026f8:	4019      	ands	r1, r3
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	6898      	ldr	r0, [r3, #8]
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	4613      	mov	r3, r2
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	4413      	add	r3, r2
 8002708:	3b1b      	subs	r3, #27
 800270a:	fa00 f203 	lsl.w	r2, r0, r3
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	430a      	orrs	r2, r1
 8002714:	619a      	str	r2, [r3, #24]
 8002716:	e01b      	b.n	8002750 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	6959      	ldr	r1, [r3, #20]
 800271e:	683b      	ldr	r3, [r7, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	1c5a      	adds	r2, r3, #1
 8002724:	4613      	mov	r3, r2
 8002726:	005b      	lsls	r3, r3, #1
 8002728:	4413      	add	r3, r2
 800272a:	2207      	movs	r2, #7
 800272c:	fa02 f303 	lsl.w	r3, r2, r3
 8002730:	43db      	mvns	r3, r3
 8002732:	4019      	ands	r1, r3
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	6898      	ldr	r0, [r3, #8]
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	1c5a      	adds	r2, r3, #1
 800273e:	4613      	mov	r3, r2
 8002740:	005b      	lsls	r3, r3, #1
 8002742:	4413      	add	r3, r2
 8002744:	fa00 f203 	lsl.w	r2, r0, r3
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	430a      	orrs	r2, r1
 800274e:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002758:	d004      	beq.n	8002764 <HAL_ADC_ConfigChannel+0x41c>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a18      	ldr	r2, [pc, #96]	; (80027c0 <HAL_ADC_ConfigChannel+0x478>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d101      	bne.n	8002768 <HAL_ADC_ConfigChannel+0x420>
 8002764:	4b17      	ldr	r3, [pc, #92]	; (80027c4 <HAL_ADC_ConfigChannel+0x47c>)
 8002766:	e000      	b.n	800276a <HAL_ADC_ConfigChannel+0x422>
 8002768:	4b17      	ldr	r3, [pc, #92]	; (80027c8 <HAL_ADC_ConfigChannel+0x480>)
 800276a:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	2b10      	cmp	r3, #16
 8002772:	d105      	bne.n	8002780 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002774:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800277c:	2b00      	cmp	r3, #0
 800277e:	d015      	beq.n	80027ac <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002784:	2b11      	cmp	r3, #17
 8002786:	d105      	bne.n	8002794 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002788:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002790:	2b00      	cmp	r3, #0
 8002792:	d00b      	beq.n	80027ac <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002798:	2b12      	cmp	r3, #18
 800279a:	f040 80ab 	bne.w	80028f4 <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800279e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	f040 80a4 	bne.w	80028f4 <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80027b4:	d10a      	bne.n	80027cc <HAL_ADC_ConfigChannel+0x484>
 80027b6:	4b02      	ldr	r3, [pc, #8]	; (80027c0 <HAL_ADC_ConfigChannel+0x478>)
 80027b8:	60fb      	str	r3, [r7, #12]
 80027ba:	e022      	b.n	8002802 <HAL_ADC_ConfigChannel+0x4ba>
 80027bc:	83fff000 	.word	0x83fff000
 80027c0:	50000100 	.word	0x50000100
 80027c4:	50000300 	.word	0x50000300
 80027c8:	50000700 	.word	0x50000700
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a4e      	ldr	r2, [pc, #312]	; (800290c <HAL_ADC_ConfigChannel+0x5c4>)
 80027d2:	4293      	cmp	r3, r2
 80027d4:	d103      	bne.n	80027de <HAL_ADC_ConfigChannel+0x496>
 80027d6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80027da:	60fb      	str	r3, [r7, #12]
 80027dc:	e011      	b.n	8002802 <HAL_ADC_ConfigChannel+0x4ba>
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4a4b      	ldr	r2, [pc, #300]	; (8002910 <HAL_ADC_ConfigChannel+0x5c8>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d102      	bne.n	80027ee <HAL_ADC_ConfigChannel+0x4a6>
 80027e8:	4b4a      	ldr	r3, [pc, #296]	; (8002914 <HAL_ADC_ConfigChannel+0x5cc>)
 80027ea:	60fb      	str	r3, [r7, #12]
 80027ec:	e009      	b.n	8002802 <HAL_ADC_ConfigChannel+0x4ba>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a48      	ldr	r2, [pc, #288]	; (8002914 <HAL_ADC_ConfigChannel+0x5cc>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d102      	bne.n	80027fe <HAL_ADC_ConfigChannel+0x4b6>
 80027f8:	4b45      	ldr	r3, [pc, #276]	; (8002910 <HAL_ADC_ConfigChannel+0x5c8>)
 80027fa:	60fb      	str	r3, [r7, #12]
 80027fc:	e001      	b.n	8002802 <HAL_ADC_ConfigChannel+0x4ba>
 80027fe:	2300      	movs	r3, #0
 8002800:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	689b      	ldr	r3, [r3, #8]
 8002808:	f003 0303 	and.w	r3, r3, #3
 800280c:	2b01      	cmp	r3, #1
 800280e:	d108      	bne.n	8002822 <HAL_ADC_ConfigChannel+0x4da>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f003 0301 	and.w	r3, r3, #1
 800281a:	2b01      	cmp	r3, #1
 800281c:	d101      	bne.n	8002822 <HAL_ADC_ConfigChannel+0x4da>
 800281e:	2301      	movs	r3, #1
 8002820:	e000      	b.n	8002824 <HAL_ADC_ConfigChannel+0x4dc>
 8002822:	2300      	movs	r3, #0
 8002824:	2b00      	cmp	r3, #0
 8002826:	d150      	bne.n	80028ca <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8002828:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800282a:	2b00      	cmp	r3, #0
 800282c:	d010      	beq.n	8002850 <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	f003 0303 	and.w	r3, r3, #3
 8002836:	2b01      	cmp	r3, #1
 8002838:	d107      	bne.n	800284a <HAL_ADC_ConfigChannel+0x502>
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	f003 0301 	and.w	r3, r3, #1
 8002842:	2b01      	cmp	r3, #1
 8002844:	d101      	bne.n	800284a <HAL_ADC_ConfigChannel+0x502>
 8002846:	2301      	movs	r3, #1
 8002848:	e000      	b.n	800284c <HAL_ADC_ConfigChannel+0x504>
 800284a:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800284c:	2b00      	cmp	r3, #0
 800284e:	d13c      	bne.n	80028ca <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	2b10      	cmp	r3, #16
 8002856:	d11d      	bne.n	8002894 <HAL_ADC_ConfigChannel+0x54c>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002860:	d118      	bne.n	8002894 <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002862:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002864:	689b      	ldr	r3, [r3, #8]
 8002866:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800286a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800286c:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800286e:	4b2a      	ldr	r3, [pc, #168]	; (8002918 <HAL_ADC_ConfigChannel+0x5d0>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a2a      	ldr	r2, [pc, #168]	; (800291c <HAL_ADC_ConfigChannel+0x5d4>)
 8002874:	fba2 2303 	umull	r2, r3, r2, r3
 8002878:	0c9a      	lsrs	r2, r3, #18
 800287a:	4613      	mov	r3, r2
 800287c:	009b      	lsls	r3, r3, #2
 800287e:	4413      	add	r3, r2
 8002880:	005b      	lsls	r3, r3, #1
 8002882:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002884:	e002      	b.n	800288c <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	3b01      	subs	r3, #1
 800288a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	2b00      	cmp	r3, #0
 8002890:	d1f9      	bne.n	8002886 <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002892:	e02e      	b.n	80028f2 <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2b11      	cmp	r3, #17
 800289a:	d10b      	bne.n	80028b4 <HAL_ADC_ConfigChannel+0x56c>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028a4:	d106      	bne.n	80028b4 <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80028a6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028a8:	689b      	ldr	r3, [r3, #8]
 80028aa:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 80028ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028b0:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80028b2:	e01e      	b.n	80028f2 <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	2b12      	cmp	r3, #18
 80028ba:	d11a      	bne.n	80028f2 <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80028bc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028be:	689b      	ldr	r3, [r3, #8]
 80028c0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80028c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80028c6:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80028c8:	e013      	b.n	80028f2 <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ce:	f043 0220 	orr.w	r2, r3, #32
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 80028d6:	2301      	movs	r3, #1
 80028d8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80028dc:	e00a      	b.n	80028f4 <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e2:	f043 0220 	orr.w	r2, r3, #32
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 80028ea:	2301      	movs	r3, #1
 80028ec:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 80028f0:	e000      	b.n	80028f4 <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80028f2:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	2200      	movs	r2, #0
 80028f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80028fc:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8002900:	4618      	mov	r0, r3
 8002902:	376c      	adds	r7, #108	; 0x6c
 8002904:	46bd      	mov	sp, r7
 8002906:	bc80      	pop	{r7}
 8002908:	4770      	bx	lr
 800290a:	bf00      	nop
 800290c:	50000100 	.word	0x50000100
 8002910:	50000400 	.word	0x50000400
 8002914:	50000500 	.word	0x50000500
 8002918:	20000000 	.word	0x20000000
 800291c:	431bde83 	.word	0x431bde83

08002920 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8002920:	b480      	push	{r7}
 8002922:	b099      	sub	sp, #100	; 0x64
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
 8002928:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800292a:	2300      	movs	r3, #0
 800292c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002938:	d102      	bne.n	8002940 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800293a:	4b6c      	ldr	r3, [pc, #432]	; (8002aec <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 800293c:	60bb      	str	r3, [r7, #8]
 800293e:	e01a      	b.n	8002976 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a69      	ldr	r2, [pc, #420]	; (8002aec <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 8002946:	4293      	cmp	r3, r2
 8002948:	d103      	bne.n	8002952 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 800294a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800294e:	60bb      	str	r3, [r7, #8]
 8002950:	e011      	b.n	8002976 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a66      	ldr	r2, [pc, #408]	; (8002af0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d102      	bne.n	8002962 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 800295c:	4b65      	ldr	r3, [pc, #404]	; (8002af4 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800295e:	60bb      	str	r3, [r7, #8]
 8002960:	e009      	b.n	8002976 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a63      	ldr	r2, [pc, #396]	; (8002af4 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d102      	bne.n	8002972 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800296c:	4b60      	ldr	r3, [pc, #384]	; (8002af0 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800296e:	60bb      	str	r3, [r7, #8]
 8002970:	e001      	b.n	8002976 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002972:	2300      	movs	r3, #0
 8002974:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d101      	bne.n	8002980 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e0b0      	b.n	8002ae2 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002986:	2b01      	cmp	r3, #1
 8002988:	d101      	bne.n	800298e <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 800298a:	2302      	movs	r3, #2
 800298c:	e0a9      	b.n	8002ae2 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2201      	movs	r2, #1
 8002992:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	689b      	ldr	r3, [r3, #8]
 800299c:	f003 0304 	and.w	r3, r3, #4
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	f040 808d 	bne.w	8002ac0 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80029a6:	68bb      	ldr	r3, [r7, #8]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	f003 0304 	and.w	r3, r3, #4
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	f040 8086 	bne.w	8002ac0 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80029bc:	d004      	beq.n	80029c8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	4a4a      	ldr	r2, [pc, #296]	; (8002aec <HAL_ADCEx_MultiModeConfigChannel+0x1cc>)
 80029c4:	4293      	cmp	r3, r2
 80029c6:	d101      	bne.n	80029cc <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80029c8:	4b4b      	ldr	r3, [pc, #300]	; (8002af8 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80029ca:	e000      	b.n	80029ce <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80029cc:	4b4b      	ldr	r3, [pc, #300]	; (8002afc <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 80029ce:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode paramaters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d040      	beq.n	8002a5a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80029d8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	6859      	ldr	r1, [r3, #4]
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80029ea:	035b      	lsls	r3, r3, #13
 80029ec:	430b      	orrs	r3, r1
 80029ee:	431a      	orrs	r2, r3
 80029f0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80029f2:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	689b      	ldr	r3, [r3, #8]
 80029fa:	f003 0303 	and.w	r3, r3, #3
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d108      	bne.n	8002a14 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 0301 	and.w	r3, r3, #1
 8002a0c:	2b01      	cmp	r3, #1
 8002a0e:	d101      	bne.n	8002a14 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8002a10:	2301      	movs	r3, #1
 8002a12:	e000      	b.n	8002a16 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8002a14:	2300      	movs	r3, #0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d15c      	bne.n	8002ad4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002a1a:	68bb      	ldr	r3, [r7, #8]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	f003 0303 	and.w	r3, r3, #3
 8002a22:	2b01      	cmp	r3, #1
 8002a24:	d107      	bne.n	8002a36 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f003 0301 	and.w	r3, r3, #1
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d101      	bne.n	8002a36 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8002a32:	2301      	movs	r3, #1
 8002a34:	e000      	b.n	8002a38 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 8002a36:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d14b      	bne.n	8002ad4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002a3c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002a3e:	689b      	ldr	r3, [r3, #8]
 8002a40:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002a44:	f023 030f 	bic.w	r3, r3, #15
 8002a48:	683a      	ldr	r2, [r7, #0]
 8002a4a:	6811      	ldr	r1, [r2, #0]
 8002a4c:	683a      	ldr	r2, [r7, #0]
 8002a4e:	6892      	ldr	r2, [r2, #8]
 8002a50:	430a      	orrs	r2, r1
 8002a52:	431a      	orrs	r2, r3
 8002a54:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002a56:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002a58:	e03c      	b.n	8002ad4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002a5a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002a5c:	689b      	ldr	r3, [r3, #8]
 8002a5e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002a62:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002a64:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	689b      	ldr	r3, [r3, #8]
 8002a6c:	f003 0303 	and.w	r3, r3, #3
 8002a70:	2b01      	cmp	r3, #1
 8002a72:	d108      	bne.n	8002a86 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f003 0301 	and.w	r3, r3, #1
 8002a7e:	2b01      	cmp	r3, #1
 8002a80:	d101      	bne.n	8002a86 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002a82:	2301      	movs	r3, #1
 8002a84:	e000      	b.n	8002a88 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002a86:	2300      	movs	r3, #0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d123      	bne.n	8002ad4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8002a8c:	68bb      	ldr	r3, [r7, #8]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	f003 0303 	and.w	r3, r3, #3
 8002a94:	2b01      	cmp	r3, #1
 8002a96:	d107      	bne.n	8002aa8 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 0301 	and.w	r3, r3, #1
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d101      	bne.n	8002aa8 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002aa4:	2301      	movs	r3, #1
 8002aa6:	e000      	b.n	8002aaa <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8002aa8:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d112      	bne.n	8002ad4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 8002aae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002ab6:	f023 030f 	bic.w	r3, r3, #15
 8002aba:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002abc:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002abe:	e009      	b.n	8002ad4 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac4:	f043 0220 	orr.w	r2, r3, #32
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002ad2:	e000      	b.n	8002ad6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002ad4:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8002ade:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	3764      	adds	r7, #100	; 0x64
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bc80      	pop	{r7}
 8002aea:	4770      	bx	lr
 8002aec:	50000100 	.word	0x50000100
 8002af0:	50000400 	.word	0x50000400
 8002af4:	50000500 	.word	0x50000500
 8002af8:	50000300 	.word	0x50000300
 8002afc:	50000700 	.word	0x50000700

08002b00 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b0c:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b12:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d126      	bne.n	8002b68 <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b1e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	68db      	ldr	r3, [r3, #12]
 8002b2c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d115      	bne.n	8002b60 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d111      	bne.n	8002b60 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b40:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d105      	bne.n	8002b60 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b58:	f043 0201 	orr.w	r2, r3, #1
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002b60:	68f8      	ldr	r0, [r7, #12]
 8002b62:	f007 fd9b 	bl	800a69c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8002b66:	e004      	b.n	8002b72 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	4798      	blx	r3
}
 8002b72:	bf00      	nop
 8002b74:	3710      	adds	r7, #16
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}

08002b7a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8002b7a:	b580      	push	{r7, lr}
 8002b7c:	b084      	sub	sp, #16
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b86:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002b88:	68f8      	ldr	r0, [r7, #12]
 8002b8a:	f7ff f8b5 	bl	8001cf8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8002b8e:	bf00      	nop
 8002b90:	3710      	adds	r7, #16
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bd80      	pop	{r7, pc}

08002b96 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8002b96:	b580      	push	{r7, lr}
 8002b98:	b084      	sub	sp, #16
 8002b9a:	af00      	add	r7, sp, #0
 8002b9c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ba2:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bb4:	f043 0204 	orr.w	r2, r3, #4
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002bbc:	68f8      	ldr	r0, [r7, #12]
 8002bbe:	f7ff f8a4 	bl	8001d0a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002bc2:	bf00      	nop
 8002bc4:	3710      	adds	r7, #16
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bd80      	pop	{r7, pc}
	...

08002bcc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b084      	sub	sp, #16
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f003 0303 	and.w	r3, r3, #3
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d108      	bne.n	8002bf8 <ADC_Enable+0x2c>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	f003 0301 	and.w	r3, r3, #1
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d101      	bne.n	8002bf8 <ADC_Enable+0x2c>
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e000      	b.n	8002bfa <ADC_Enable+0x2e>
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d143      	bne.n	8002c86 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	689a      	ldr	r2, [r3, #8]
 8002c04:	4b22      	ldr	r3, [pc, #136]	; (8002c90 <ADC_Enable+0xc4>)
 8002c06:	4013      	ands	r3, r2
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d00d      	beq.n	8002c28 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c10:	f043 0210 	orr.w	r2, r3, #16
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c1c:	f043 0201 	orr.w	r2, r3, #1
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e02f      	b.n	8002c88 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	689a      	ldr	r2, [r3, #8]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f042 0201 	orr.w	r2, r2, #1
 8002c36:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8002c38:	f004 f96a 	bl	8006f10 <HAL_GetTick>
 8002c3c:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002c3e:	e01b      	b.n	8002c78 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002c40:	f004 f966 	bl	8006f10 <HAL_GetTick>
 8002c44:	4602      	mov	r2, r0
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	1ad3      	subs	r3, r2, r3
 8002c4a:	2b02      	cmp	r3, #2
 8002c4c:	d914      	bls.n	8002c78 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f003 0301 	and.w	r3, r3, #1
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d00d      	beq.n	8002c78 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c60:	f043 0210 	orr.w	r2, r3, #16
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c6c:	f043 0201 	orr.w	r2, r3, #1
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002c74:	2301      	movs	r3, #1
 8002c76:	e007      	b.n	8002c88 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f003 0301 	and.w	r3, r3, #1
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d1dc      	bne.n	8002c40 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002c86:	2300      	movs	r3, #0
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	3710      	adds	r7, #16
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	8000003f 	.word	0x8000003f

08002c94 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b084      	sub	sp, #16
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	f003 0303 	and.w	r3, r3, #3
 8002caa:	2b01      	cmp	r3, #1
 8002cac:	d108      	bne.n	8002cc0 <ADC_Disable+0x2c>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	f003 0301 	and.w	r3, r3, #1
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d101      	bne.n	8002cc0 <ADC_Disable+0x2c>
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e000      	b.n	8002cc2 <ADC_Disable+0x2e>
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d047      	beq.n	8002d56 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	f003 030d 	and.w	r3, r3, #13
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d10f      	bne.n	8002cf4 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	689a      	ldr	r2, [r3, #8]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f042 0202 	orr.w	r2, r2, #2
 8002ce2:	609a      	str	r2, [r3, #8]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	2203      	movs	r2, #3
 8002cea:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002cec:	f004 f910 	bl	8006f10 <HAL_GetTick>
 8002cf0:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002cf2:	e029      	b.n	8002d48 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf8:	f043 0210 	orr.w	r2, r3, #16
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d04:	f043 0201 	orr.w	r2, r3, #1
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e023      	b.n	8002d58 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002d10:	f004 f8fe 	bl	8006f10 <HAL_GetTick>
 8002d14:	4602      	mov	r2, r0
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	2b02      	cmp	r3, #2
 8002d1c:	d914      	bls.n	8002d48 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f003 0301 	and.w	r3, r3, #1
 8002d28:	2b01      	cmp	r3, #1
 8002d2a:	d10d      	bne.n	8002d48 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d30:	f043 0210 	orr.w	r2, r3, #16
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d3c:	f043 0201 	orr.w	r2, r3, #1
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002d44:	2301      	movs	r3, #1
 8002d46:	e007      	b.n	8002d58 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	689b      	ldr	r3, [r3, #8]
 8002d4e:	f003 0301 	and.w	r3, r3, #1
 8002d52:	2b01      	cmp	r3, #1
 8002d54:	d0dc      	beq.n	8002d10 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002d56:	2300      	movs	r3, #0
}
 8002d58:	4618      	mov	r0, r3
 8002d5a:	3710      	adds	r7, #16
 8002d5c:	46bd      	mov	sp, r7
 8002d5e:	bd80      	pop	{r7, pc}

08002d60 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b087      	sub	sp, #28
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d6e:	e160      	b.n	8003032 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	2101      	movs	r1, #1
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	fa01 f303 	lsl.w	r3, r1, r3
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	f000 8152 	beq.w	800302c <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f003 0303 	and.w	r3, r3, #3
 8002d90:	2b01      	cmp	r3, #1
 8002d92:	d005      	beq.n	8002da0 <HAL_GPIO_Init+0x40>
 8002d94:	683b      	ldr	r3, [r7, #0]
 8002d96:	685b      	ldr	r3, [r3, #4]
 8002d98:	f003 0303 	and.w	r3, r3, #3
 8002d9c:	2b02      	cmp	r3, #2
 8002d9e:	d130      	bne.n	8002e02 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	005b      	lsls	r3, r3, #1
 8002daa:	2203      	movs	r2, #3
 8002dac:	fa02 f303 	lsl.w	r3, r2, r3
 8002db0:	43db      	mvns	r3, r3
 8002db2:	693a      	ldr	r2, [r7, #16]
 8002db4:	4013      	ands	r3, r2
 8002db6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	68da      	ldr	r2, [r3, #12]
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	005b      	lsls	r3, r3, #1
 8002dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc4:	693a      	ldr	r2, [r7, #16]
 8002dc6:	4313      	orrs	r3, r2
 8002dc8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	693a      	ldr	r2, [r7, #16]
 8002dce:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002dd6:	2201      	movs	r2, #1
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	fa02 f303 	lsl.w	r3, r2, r3
 8002dde:	43db      	mvns	r3, r3
 8002de0:	693a      	ldr	r2, [r7, #16]
 8002de2:	4013      	ands	r3, r2
 8002de4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002de6:	683b      	ldr	r3, [r7, #0]
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	091b      	lsrs	r3, r3, #4
 8002dec:	f003 0201 	and.w	r2, r3, #1
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	fa02 f303 	lsl.w	r3, r2, r3
 8002df6:	693a      	ldr	r2, [r7, #16]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	693a      	ldr	r2, [r7, #16]
 8002e00:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	f003 0303 	and.w	r3, r3, #3
 8002e0a:	2b03      	cmp	r3, #3
 8002e0c:	d017      	beq.n	8002e3e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	68db      	ldr	r3, [r3, #12]
 8002e12:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	005b      	lsls	r3, r3, #1
 8002e18:	2203      	movs	r2, #3
 8002e1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1e:	43db      	mvns	r3, r3
 8002e20:	693a      	ldr	r2, [r7, #16]
 8002e22:	4013      	ands	r3, r2
 8002e24:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002e26:	683b      	ldr	r3, [r7, #0]
 8002e28:	689a      	ldr	r2, [r3, #8]
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	005b      	lsls	r3, r3, #1
 8002e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e32:	693a      	ldr	r2, [r7, #16]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	693a      	ldr	r2, [r7, #16]
 8002e3c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e3e:	683b      	ldr	r3, [r7, #0]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	f003 0303 	and.w	r3, r3, #3
 8002e46:	2b02      	cmp	r3, #2
 8002e48:	d123      	bne.n	8002e92 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	08da      	lsrs	r2, r3, #3
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	3208      	adds	r2, #8
 8002e52:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e56:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002e58:	697b      	ldr	r3, [r7, #20]
 8002e5a:	f003 0307 	and.w	r3, r3, #7
 8002e5e:	009b      	lsls	r3, r3, #2
 8002e60:	220f      	movs	r2, #15
 8002e62:	fa02 f303 	lsl.w	r3, r2, r3
 8002e66:	43db      	mvns	r3, r3
 8002e68:	693a      	ldr	r2, [r7, #16]
 8002e6a:	4013      	ands	r3, r2
 8002e6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	691a      	ldr	r2, [r3, #16]
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	f003 0307 	and.w	r3, r3, #7
 8002e78:	009b      	lsls	r3, r3, #2
 8002e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7e:	693a      	ldr	r2, [r7, #16]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	08da      	lsrs	r2, r3, #3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	3208      	adds	r2, #8
 8002e8c:	6939      	ldr	r1, [r7, #16]
 8002e8e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	005b      	lsls	r3, r3, #1
 8002e9c:	2203      	movs	r2, #3
 8002e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea2:	43db      	mvns	r3, r3
 8002ea4:	693a      	ldr	r2, [r7, #16]
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	f003 0203 	and.w	r2, r3, #3
 8002eb2:	697b      	ldr	r3, [r7, #20]
 8002eb4:	005b      	lsls	r3, r3, #1
 8002eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eba:	693a      	ldr	r2, [r7, #16]
 8002ebc:	4313      	orrs	r3, r2
 8002ebe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	693a      	ldr	r2, [r7, #16]
 8002ec4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	685b      	ldr	r3, [r3, #4]
 8002eca:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	f000 80ac 	beq.w	800302c <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002ed4:	4b5e      	ldr	r3, [pc, #376]	; (8003050 <HAL_GPIO_Init+0x2f0>)
 8002ed6:	699b      	ldr	r3, [r3, #24]
 8002ed8:	4a5d      	ldr	r2, [pc, #372]	; (8003050 <HAL_GPIO_Init+0x2f0>)
 8002eda:	f043 0301 	orr.w	r3, r3, #1
 8002ede:	6193      	str	r3, [r2, #24]
 8002ee0:	4b5b      	ldr	r3, [pc, #364]	; (8003050 <HAL_GPIO_Init+0x2f0>)
 8002ee2:	699b      	ldr	r3, [r3, #24]
 8002ee4:	f003 0301 	and.w	r3, r3, #1
 8002ee8:	60bb      	str	r3, [r7, #8]
 8002eea:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002eec:	4a59      	ldr	r2, [pc, #356]	; (8003054 <HAL_GPIO_Init+0x2f4>)
 8002eee:	697b      	ldr	r3, [r7, #20]
 8002ef0:	089b      	lsrs	r3, r3, #2
 8002ef2:	3302      	adds	r3, #2
 8002ef4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ef8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	f003 0303 	and.w	r3, r3, #3
 8002f00:	009b      	lsls	r3, r3, #2
 8002f02:	220f      	movs	r2, #15
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	43db      	mvns	r3, r3
 8002f0a:	693a      	ldr	r2, [r7, #16]
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002f16:	d025      	beq.n	8002f64 <HAL_GPIO_Init+0x204>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	4a4f      	ldr	r2, [pc, #316]	; (8003058 <HAL_GPIO_Init+0x2f8>)
 8002f1c:	4293      	cmp	r3, r2
 8002f1e:	d01f      	beq.n	8002f60 <HAL_GPIO_Init+0x200>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	4a4e      	ldr	r2, [pc, #312]	; (800305c <HAL_GPIO_Init+0x2fc>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d019      	beq.n	8002f5c <HAL_GPIO_Init+0x1fc>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	4a4d      	ldr	r2, [pc, #308]	; (8003060 <HAL_GPIO_Init+0x300>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d013      	beq.n	8002f58 <HAL_GPIO_Init+0x1f8>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	4a4c      	ldr	r2, [pc, #304]	; (8003064 <HAL_GPIO_Init+0x304>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d00d      	beq.n	8002f54 <HAL_GPIO_Init+0x1f4>
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	4a4b      	ldr	r2, [pc, #300]	; (8003068 <HAL_GPIO_Init+0x308>)
 8002f3c:	4293      	cmp	r3, r2
 8002f3e:	d007      	beq.n	8002f50 <HAL_GPIO_Init+0x1f0>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	4a4a      	ldr	r2, [pc, #296]	; (800306c <HAL_GPIO_Init+0x30c>)
 8002f44:	4293      	cmp	r3, r2
 8002f46:	d101      	bne.n	8002f4c <HAL_GPIO_Init+0x1ec>
 8002f48:	2306      	movs	r3, #6
 8002f4a:	e00c      	b.n	8002f66 <HAL_GPIO_Init+0x206>
 8002f4c:	2307      	movs	r3, #7
 8002f4e:	e00a      	b.n	8002f66 <HAL_GPIO_Init+0x206>
 8002f50:	2305      	movs	r3, #5
 8002f52:	e008      	b.n	8002f66 <HAL_GPIO_Init+0x206>
 8002f54:	2304      	movs	r3, #4
 8002f56:	e006      	b.n	8002f66 <HAL_GPIO_Init+0x206>
 8002f58:	2303      	movs	r3, #3
 8002f5a:	e004      	b.n	8002f66 <HAL_GPIO_Init+0x206>
 8002f5c:	2302      	movs	r3, #2
 8002f5e:	e002      	b.n	8002f66 <HAL_GPIO_Init+0x206>
 8002f60:	2301      	movs	r3, #1
 8002f62:	e000      	b.n	8002f66 <HAL_GPIO_Init+0x206>
 8002f64:	2300      	movs	r3, #0
 8002f66:	697a      	ldr	r2, [r7, #20]
 8002f68:	f002 0203 	and.w	r2, r2, #3
 8002f6c:	0092      	lsls	r2, r2, #2
 8002f6e:	4093      	lsls	r3, r2
 8002f70:	693a      	ldr	r2, [r7, #16]
 8002f72:	4313      	orrs	r3, r2
 8002f74:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002f76:	4937      	ldr	r1, [pc, #220]	; (8003054 <HAL_GPIO_Init+0x2f4>)
 8002f78:	697b      	ldr	r3, [r7, #20]
 8002f7a:	089b      	lsrs	r3, r3, #2
 8002f7c:	3302      	adds	r3, #2
 8002f7e:	693a      	ldr	r2, [r7, #16]
 8002f80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f84:	4b3a      	ldr	r3, [pc, #232]	; (8003070 <HAL_GPIO_Init+0x310>)
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	43db      	mvns	r3, r3
 8002f8e:	693a      	ldr	r2, [r7, #16]
 8002f90:	4013      	ands	r3, r2
 8002f92:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d003      	beq.n	8002fa8 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8002fa0:	693a      	ldr	r2, [r7, #16]
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	4313      	orrs	r3, r2
 8002fa6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002fa8:	4a31      	ldr	r2, [pc, #196]	; (8003070 <HAL_GPIO_Init+0x310>)
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002fae:	4b30      	ldr	r3, [pc, #192]	; (8003070 <HAL_GPIO_Init+0x310>)
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	43db      	mvns	r3, r3
 8002fb8:	693a      	ldr	r2, [r7, #16]
 8002fba:	4013      	ands	r3, r2
 8002fbc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d003      	beq.n	8002fd2 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8002fca:	693a      	ldr	r2, [r7, #16]
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002fd2:	4a27      	ldr	r2, [pc, #156]	; (8003070 <HAL_GPIO_Init+0x310>)
 8002fd4:	693b      	ldr	r3, [r7, #16]
 8002fd6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002fd8:	4b25      	ldr	r3, [pc, #148]	; (8003070 <HAL_GPIO_Init+0x310>)
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	43db      	mvns	r3, r3
 8002fe2:	693a      	ldr	r2, [r7, #16]
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d003      	beq.n	8002ffc <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002ff4:	693a      	ldr	r2, [r7, #16]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	4313      	orrs	r3, r2
 8002ffa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002ffc:	4a1c      	ldr	r2, [pc, #112]	; (8003070 <HAL_GPIO_Init+0x310>)
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003002:	4b1b      	ldr	r3, [pc, #108]	; (8003070 <HAL_GPIO_Init+0x310>)
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	43db      	mvns	r3, r3
 800300c:	693a      	ldr	r2, [r7, #16]
 800300e:	4013      	ands	r3, r2
 8003010:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d003      	beq.n	8003026 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 800301e:	693a      	ldr	r2, [r7, #16]
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	4313      	orrs	r3, r2
 8003024:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8003026:	4a12      	ldr	r2, [pc, #72]	; (8003070 <HAL_GPIO_Init+0x310>)
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	3301      	adds	r3, #1
 8003030:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	681a      	ldr	r2, [r3, #0]
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	fa22 f303 	lsr.w	r3, r2, r3
 800303c:	2b00      	cmp	r3, #0
 800303e:	f47f ae97 	bne.w	8002d70 <HAL_GPIO_Init+0x10>
  }
}
 8003042:	bf00      	nop
 8003044:	bf00      	nop
 8003046:	371c      	adds	r7, #28
 8003048:	46bd      	mov	sp, r7
 800304a:	bc80      	pop	{r7}
 800304c:	4770      	bx	lr
 800304e:	bf00      	nop
 8003050:	40021000 	.word	0x40021000
 8003054:	40010000 	.word	0x40010000
 8003058:	48000400 	.word	0x48000400
 800305c:	48000800 	.word	0x48000800
 8003060:	48000c00 	.word	0x48000c00
 8003064:	48001000 	.word	0x48001000
 8003068:	48001400 	.word	0x48001400
 800306c:	48001800 	.word	0x48001800
 8003070:	40010400 	.word	0x40010400

08003074 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003074:	b480      	push	{r7}
 8003076:	b085      	sub	sp, #20
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
 800307c:	460b      	mov	r3, r1
 800307e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	691a      	ldr	r2, [r3, #16]
 8003084:	887b      	ldrh	r3, [r7, #2]
 8003086:	4013      	ands	r3, r2
 8003088:	2b00      	cmp	r3, #0
 800308a:	d002      	beq.n	8003092 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800308c:	2301      	movs	r3, #1
 800308e:	73fb      	strb	r3, [r7, #15]
 8003090:	e001      	b.n	8003096 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003092:	2300      	movs	r3, #0
 8003094:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003096:	7bfb      	ldrb	r3, [r7, #15]
}
 8003098:	4618      	mov	r0, r3
 800309a:	3714      	adds	r7, #20
 800309c:	46bd      	mov	sp, r7
 800309e:	bc80      	pop	{r7}
 80030a0:	4770      	bx	lr

080030a2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030a2:	b480      	push	{r7}
 80030a4:	b083      	sub	sp, #12
 80030a6:	af00      	add	r7, sp, #0
 80030a8:	6078      	str	r0, [r7, #4]
 80030aa:	460b      	mov	r3, r1
 80030ac:	807b      	strh	r3, [r7, #2]
 80030ae:	4613      	mov	r3, r2
 80030b0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80030b2:	787b      	ldrb	r3, [r7, #1]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d003      	beq.n	80030c0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80030b8:	887a      	ldrh	r2, [r7, #2]
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80030be:	e002      	b.n	80030c6 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80030c0:	887a      	ldrh	r2, [r7, #2]
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80030c6:	bf00      	nop
 80030c8:	370c      	adds	r7, #12
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bc80      	pop	{r7}
 80030ce:	4770      	bx	lr

080030d0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	4603      	mov	r3, r0
 80030d8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80030da:	4b08      	ldr	r3, [pc, #32]	; (80030fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80030dc:	695a      	ldr	r2, [r3, #20]
 80030de:	88fb      	ldrh	r3, [r7, #6]
 80030e0:	4013      	ands	r3, r2
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d006      	beq.n	80030f4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80030e6:	4a05      	ldr	r2, [pc, #20]	; (80030fc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80030e8:	88fb      	ldrh	r3, [r7, #6]
 80030ea:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80030ec:	88fb      	ldrh	r3, [r7, #6]
 80030ee:	4618      	mov	r0, r3
 80030f0:	f003 fe8c 	bl	8006e0c <HAL_GPIO_EXTI_Callback>
  }
}
 80030f4:	bf00      	nop
 80030f6:	3708      	adds	r7, #8
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bd80      	pop	{r7, pc}
 80030fc:	40010400 	.word	0x40010400

08003100 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003100:	b580      	push	{r7, lr}
 8003102:	b084      	sub	sp, #16
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003108:	2300      	movs	r3, #0
 800310a:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d101      	bne.n	8003116 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e037      	b.n	8003186 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2202      	movs	r2, #2
 800311a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800312c:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003130:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800313a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	68db      	ldr	r3, [r3, #12]
 8003140:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003146:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	695b      	ldr	r3, [r3, #20]
 800314c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003152:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	69db      	ldr	r3, [r3, #28]
 8003158:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800315a:	68fa      	ldr	r2, [r7, #12]
 800315c:	4313      	orrs	r3, r2
 800315e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	68fa      	ldr	r2, [r7, #12]
 8003166:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003168:	6878      	ldr	r0, [r7, #4]
 800316a:	f000 f9c1 	bl	80034f0 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	2200      	movs	r2, #0
 8003172:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2201      	movs	r2, #1
 8003178:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2200      	movs	r2, #0
 8003180:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8003184:	2300      	movs	r3, #0
}  
 8003186:	4618      	mov	r0, r3
 8003188:	3710      	adds	r7, #16
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}

0800318e <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800318e:	b580      	push	{r7, lr}
 8003190:	b086      	sub	sp, #24
 8003192:	af00      	add	r7, sp, #0
 8003194:	60f8      	str	r0, [r7, #12]
 8003196:	60b9      	str	r1, [r7, #8]
 8003198:	607a      	str	r2, [r7, #4]
 800319a:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 800319c:	2300      	movs	r3, #0
 800319e:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d101      	bne.n	80031ae <HAL_DMA_Start_IT+0x20>
 80031aa:	2302      	movs	r3, #2
 80031ac:	e04a      	b.n	8003244 <HAL_DMA_Start_IT+0xb6>
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2201      	movs	r2, #1
 80031b2:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d13a      	bne.n	8003236 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	2202      	movs	r2, #2
 80031c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	2200      	movs	r2, #0
 80031cc:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681a      	ldr	r2, [r3, #0]
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f022 0201 	bic.w	r2, r2, #1
 80031dc:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	68b9      	ldr	r1, [r7, #8]
 80031e4:	68f8      	ldr	r0, [r7, #12]
 80031e6:	f000 f956 	bl	8003496 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d008      	beq.n	8003204 <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	681a      	ldr	r2, [r3, #0]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f042 020e 	orr.w	r2, r2, #14
 8003200:	601a      	str	r2, [r3, #0]
 8003202:	e00f      	b.n	8003224 <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f042 020a 	orr.w	r2, r2, #10
 8003212:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f022 0204 	bic.w	r2, r2, #4
 8003222:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	681a      	ldr	r2, [r3, #0]
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f042 0201 	orr.w	r2, r2, #1
 8003232:	601a      	str	r2, [r3, #0]
 8003234:	e005      	b.n	8003242 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	2200      	movs	r2, #0
 800323a:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 800323e:	2302      	movs	r3, #2
 8003240:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8003242:	7dfb      	ldrb	r3, [r7, #23]
} 
 8003244:	4618      	mov	r0, r3
 8003246:	3718      	adds	r7, #24
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}

0800324c <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800324c:	b480      	push	{r7}
 800324e:	b083      	sub	sp, #12
 8003250:	af00      	add	r7, sp, #0
 8003252:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800325a:	2b02      	cmp	r3, #2
 800325c:	d008      	beq.n	8003270 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2204      	movs	r2, #4
 8003262:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2200      	movs	r2, #0
 8003268:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e020      	b.n	80032b2 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f022 020e 	bic.w	r2, r2, #14
 800327e:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	681a      	ldr	r2, [r3, #0]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f022 0201 	bic.w	r2, r2, #1
 800328e:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003298:	2101      	movs	r1, #1
 800329a:	fa01 f202 	lsl.w	r2, r1, r2
 800329e:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2201      	movs	r2, #1
 80032a4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2200      	movs	r2, #0
 80032ac:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80032b0:	2300      	movs	r3, #0
}
 80032b2:	4618      	mov	r0, r3
 80032b4:	370c      	adds	r7, #12
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bc80      	pop	{r7}
 80032ba:	4770      	bx	lr

080032bc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80032bc:	b580      	push	{r7, lr}
 80032be:	b084      	sub	sp, #16
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032c4:	2300      	movs	r3, #0
 80032c6:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d005      	beq.n	80032de <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	2204      	movs	r2, #4
 80032d6:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80032d8:	2301      	movs	r3, #1
 80032da:	73fb      	strb	r3, [r7, #15]
 80032dc:	e027      	b.n	800332e <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	f022 020e 	bic.w	r2, r2, #14
 80032ec:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	681a      	ldr	r2, [r3, #0]
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f022 0201 	bic.w	r2, r2, #1
 80032fc:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003306:	2101      	movs	r1, #1
 8003308:	fa01 f202 	lsl.w	r2, r1, r2
 800330c:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2201      	movs	r2, #1
 8003312:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2200      	movs	r2, #0
 800331a:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003322:	2b00      	cmp	r3, #0
 8003324:	d003      	beq.n	800332e <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800332a:	6878      	ldr	r0, [r7, #4]
 800332c:	4798      	blx	r3
    } 
  }
  return status;
 800332e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003330:	4618      	mov	r0, r3
 8003332:	3710      	adds	r7, #16
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}

08003338 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003354:	2204      	movs	r2, #4
 8003356:	409a      	lsls	r2, r3
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	4013      	ands	r3, r2
 800335c:	2b00      	cmp	r3, #0
 800335e:	d024      	beq.n	80033aa <HAL_DMA_IRQHandler+0x72>
 8003360:	68bb      	ldr	r3, [r7, #8]
 8003362:	f003 0304 	and.w	r3, r3, #4
 8003366:	2b00      	cmp	r3, #0
 8003368:	d01f      	beq.n	80033aa <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f003 0320 	and.w	r3, r3, #32
 8003374:	2b00      	cmp	r3, #0
 8003376:	d107      	bne.n	8003388 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f022 0204 	bic.w	r2, r2, #4
 8003386:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003390:	2104      	movs	r1, #4
 8003392:	fa01 f202 	lsl.w	r2, r1, r2
 8003396:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800339c:	2b00      	cmp	r3, #0
 800339e:	d06a      	beq.n	8003476 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80033a8:	e065      	b.n	8003476 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ae:	2202      	movs	r2, #2
 80033b0:	409a      	lsls	r2, r3
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	4013      	ands	r3, r2
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d02c      	beq.n	8003414 <HAL_DMA_IRQHandler+0xdc>
 80033ba:	68bb      	ldr	r3, [r7, #8]
 80033bc:	f003 0302 	and.w	r3, r3, #2
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d027      	beq.n	8003414 <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f003 0320 	and.w	r3, r3, #32
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d10b      	bne.n	80033ea <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f022 020a 	bic.w	r2, r2, #10
 80033e0:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2201      	movs	r2, #1
 80033e6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033f2:	2102      	movs	r1, #2
 80033f4:	fa01 f202 	lsl.w	r2, r1, r2
 80033f8:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	2200      	movs	r2, #0
 80033fe:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003406:	2b00      	cmp	r3, #0
 8003408:	d035      	beq.n	8003476 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800340e:	6878      	ldr	r0, [r7, #4]
 8003410:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8003412:	e030      	b.n	8003476 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003418:	2208      	movs	r2, #8
 800341a:	409a      	lsls	r2, r3
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	4013      	ands	r3, r2
 8003420:	2b00      	cmp	r3, #0
 8003422:	d028      	beq.n	8003476 <HAL_DMA_IRQHandler+0x13e>
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	f003 0308 	and.w	r3, r3, #8
 800342a:	2b00      	cmp	r3, #0
 800342c:	d023      	beq.n	8003476 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	681a      	ldr	r2, [r3, #0]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f022 020e 	bic.w	r2, r2, #14
 800343c:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003446:	2101      	movs	r1, #1
 8003448:	fa01 f202 	lsl.w	r2, r1, r2
 800344c:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2201      	movs	r2, #1
 8003452:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2201      	movs	r2, #1
 8003458:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003468:	2b00      	cmp	r3, #0
 800346a:	d004      	beq.n	8003476 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003470:	6878      	ldr	r0, [r7, #4]
 8003472:	4798      	blx	r3
    }
  }
}  
 8003474:	e7ff      	b.n	8003476 <HAL_DMA_IRQHandler+0x13e>
 8003476:	bf00      	nop
 8003478:	3710      	adds	r7, #16
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}

0800347e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800347e:	b480      	push	{r7}
 8003480:	b083      	sub	sp, #12
 8003482:	af00      	add	r7, sp, #0
 8003484:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
}
 800348c:	4618      	mov	r0, r3
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	bc80      	pop	{r7}
 8003494:	4770      	bx	lr

08003496 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003496:	b480      	push	{r7}
 8003498:	b085      	sub	sp, #20
 800349a:	af00      	add	r7, sp, #0
 800349c:	60f8      	str	r0, [r7, #12]
 800349e:	60b9      	str	r1, [r7, #8]
 80034a0:	607a      	str	r2, [r7, #4]
 80034a2:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034ac:	2101      	movs	r1, #1
 80034ae:	fa01 f202 	lsl.w	r2, r1, r2
 80034b2:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	683a      	ldr	r2, [r7, #0]
 80034ba:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	2b10      	cmp	r3, #16
 80034c2:	d108      	bne.n	80034d6 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	687a      	ldr	r2, [r7, #4]
 80034ca:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	68ba      	ldr	r2, [r7, #8]
 80034d2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80034d4:	e007      	b.n	80034e6 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	68ba      	ldr	r2, [r7, #8]
 80034dc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	687a      	ldr	r2, [r7, #4]
 80034e4:	60da      	str	r2, [r3, #12]
}
 80034e6:	bf00      	nop
 80034e8:	3714      	adds	r7, #20
 80034ea:	46bd      	mov	sp, r7
 80034ec:	bc80      	pop	{r7}
 80034ee:	4770      	bx	lr

080034f0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b083      	sub	sp, #12
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	461a      	mov	r2, r3
 80034fe:	4b13      	ldr	r3, [pc, #76]	; (800354c <DMA_CalcBaseAndBitshift+0x5c>)
 8003500:	429a      	cmp	r2, r3
 8003502:	d80f      	bhi.n	8003524 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	461a      	mov	r2, r3
 800350a:	4b11      	ldr	r3, [pc, #68]	; (8003550 <DMA_CalcBaseAndBitshift+0x60>)
 800350c:	4413      	add	r3, r2
 800350e:	4a11      	ldr	r2, [pc, #68]	; (8003554 <DMA_CalcBaseAndBitshift+0x64>)
 8003510:	fba2 2303 	umull	r2, r3, r2, r3
 8003514:	091b      	lsrs	r3, r3, #4
 8003516:	009a      	lsls	r2, r3, #2
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	4a0e      	ldr	r2, [pc, #56]	; (8003558 <DMA_CalcBaseAndBitshift+0x68>)
 8003520:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8003522:	e00e      	b.n	8003542 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	461a      	mov	r2, r3
 800352a:	4b0c      	ldr	r3, [pc, #48]	; (800355c <DMA_CalcBaseAndBitshift+0x6c>)
 800352c:	4413      	add	r3, r2
 800352e:	4a09      	ldr	r2, [pc, #36]	; (8003554 <DMA_CalcBaseAndBitshift+0x64>)
 8003530:	fba2 2303 	umull	r2, r3, r2, r3
 8003534:	091b      	lsrs	r3, r3, #4
 8003536:	009a      	lsls	r2, r3, #2
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	4a08      	ldr	r2, [pc, #32]	; (8003560 <DMA_CalcBaseAndBitshift+0x70>)
 8003540:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003542:	bf00      	nop
 8003544:	370c      	adds	r7, #12
 8003546:	46bd      	mov	sp, r7
 8003548:	bc80      	pop	{r7}
 800354a:	4770      	bx	lr
 800354c:	40020407 	.word	0x40020407
 8003550:	bffdfff8 	.word	0xbffdfff8
 8003554:	cccccccd 	.word	0xcccccccd
 8003558:	40020000 	.word	0x40020000
 800355c:	bffdfbf8 	.word	0xbffdfbf8
 8003560:	40020400 	.word	0x40020400

08003564 <Gpt_Init>:
#include "Gpt.h"

static boolean g_Gpt_InitDone_b = FALSE;

void Gpt_Init(void)
{
 8003564:	b480      	push	{r7}
 8003566:	af00      	add	r7, sp, #0
	g_Gpt_InitDone_b = TRUE;
 8003568:	4b03      	ldr	r3, [pc, #12]	; (8003578 <Gpt_Init+0x14>)
 800356a:	2201      	movs	r2, #1
 800356c:	701a      	strb	r2, [r3, #0]
}
 800356e:	bf00      	nop
 8003570:	46bd      	mov	sp, r7
 8003572:	bc80      	pop	{r7}
 8003574:	4770      	bx	lr
 8003576:	bf00      	nop
 8003578:	200001b3 	.word	0x200001b3

0800357c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	b082      	sub	sp, #8
 8003580:	af00      	add	r7, sp, #0
 8003582:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d101      	bne.n	800358e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e049      	b.n	8003622 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003594:	b2db      	uxtb	r3, r3
 8003596:	2b00      	cmp	r3, #0
 8003598:	d106      	bne.n	80035a8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	2200      	movs	r2, #0
 800359e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80035a2:	6878      	ldr	r0, [r7, #4]
 80035a4:	f003 ff42 	bl	800742c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	2202      	movs	r2, #2
 80035ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681a      	ldr	r2, [r3, #0]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	3304      	adds	r3, #4
 80035b8:	4619      	mov	r1, r3
 80035ba:	4610      	mov	r0, r2
 80035bc:	f000 ffb6 	bl	800452c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2201      	movs	r2, #1
 80035c4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2201      	movs	r2, #1
 80035cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2201      	movs	r2, #1
 80035d4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	2201      	movs	r2, #1
 80035dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2201      	movs	r2, #1
 80035e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2201      	movs	r2, #1
 80035ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2201      	movs	r2, #1
 80035f4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2201      	movs	r2, #1
 80035fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2201      	movs	r2, #1
 8003604:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	2201      	movs	r2, #1
 800360c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2201      	movs	r2, #1
 8003614:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	2201      	movs	r2, #1
 800361c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003620:	2300      	movs	r3, #0
}
 8003622:	4618      	mov	r0, r3
 8003624:	3708      	adds	r7, #8
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}
	...

0800362c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800362c:	b480      	push	{r7}
 800362e:	b085      	sub	sp, #20
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800363a:	b2db      	uxtb	r3, r3
 800363c:	2b01      	cmp	r3, #1
 800363e:	d001      	beq.n	8003644 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003640:	2301      	movs	r3, #1
 8003642:	e04f      	b.n	80036e4 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2202      	movs	r2, #2
 8003648:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	68da      	ldr	r2, [r3, #12]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f042 0201 	orr.w	r2, r2, #1
 800365a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	4a23      	ldr	r2, [pc, #140]	; (80036f0 <HAL_TIM_Base_Start_IT+0xc4>)
 8003662:	4293      	cmp	r3, r2
 8003664:	d01d      	beq.n	80036a2 <HAL_TIM_Base_Start_IT+0x76>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800366e:	d018      	beq.n	80036a2 <HAL_TIM_Base_Start_IT+0x76>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	4a1f      	ldr	r2, [pc, #124]	; (80036f4 <HAL_TIM_Base_Start_IT+0xc8>)
 8003676:	4293      	cmp	r3, r2
 8003678:	d013      	beq.n	80036a2 <HAL_TIM_Base_Start_IT+0x76>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a1e      	ldr	r2, [pc, #120]	; (80036f8 <HAL_TIM_Base_Start_IT+0xcc>)
 8003680:	4293      	cmp	r3, r2
 8003682:	d00e      	beq.n	80036a2 <HAL_TIM_Base_Start_IT+0x76>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a1c      	ldr	r2, [pc, #112]	; (80036fc <HAL_TIM_Base_Start_IT+0xd0>)
 800368a:	4293      	cmp	r3, r2
 800368c:	d009      	beq.n	80036a2 <HAL_TIM_Base_Start_IT+0x76>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a1b      	ldr	r2, [pc, #108]	; (8003700 <HAL_TIM_Base_Start_IT+0xd4>)
 8003694:	4293      	cmp	r3, r2
 8003696:	d004      	beq.n	80036a2 <HAL_TIM_Base_Start_IT+0x76>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	4a19      	ldr	r2, [pc, #100]	; (8003704 <HAL_TIM_Base_Start_IT+0xd8>)
 800369e:	4293      	cmp	r3, r2
 80036a0:	d115      	bne.n	80036ce <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	689a      	ldr	r2, [r3, #8]
 80036a8:	4b17      	ldr	r3, [pc, #92]	; (8003708 <HAL_TIM_Base_Start_IT+0xdc>)
 80036aa:	4013      	ands	r3, r2
 80036ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	2b06      	cmp	r3, #6
 80036b2:	d015      	beq.n	80036e0 <HAL_TIM_Base_Start_IT+0xb4>
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036ba:	d011      	beq.n	80036e0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	681a      	ldr	r2, [r3, #0]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f042 0201 	orr.w	r2, r2, #1
 80036ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036cc:	e008      	b.n	80036e0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f042 0201 	orr.w	r2, r2, #1
 80036dc:	601a      	str	r2, [r3, #0]
 80036de:	e000      	b.n	80036e2 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036e0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80036e2:	2300      	movs	r3, #0
}
 80036e4:	4618      	mov	r0, r3
 80036e6:	3714      	adds	r7, #20
 80036e8:	46bd      	mov	sp, r7
 80036ea:	bc80      	pop	{r7}
 80036ec:	4770      	bx	lr
 80036ee:	bf00      	nop
 80036f0:	40012c00 	.word	0x40012c00
 80036f4:	40000400 	.word	0x40000400
 80036f8:	40000800 	.word	0x40000800
 80036fc:	40013400 	.word	0x40013400
 8003700:	40014000 	.word	0x40014000
 8003704:	40015000 	.word	0x40015000
 8003708:	00010007 	.word	0x00010007

0800370c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b082      	sub	sp, #8
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d101      	bne.n	800371e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e049      	b.n	80037b2 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003724:	b2db      	uxtb	r3, r3
 8003726:	2b00      	cmp	r3, #0
 8003728:	d106      	bne.n	8003738 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2200      	movs	r2, #0
 800372e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003732:	6878      	ldr	r0, [r7, #4]
 8003734:	f000 f841 	bl	80037ba <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	2202      	movs	r2, #2
 800373c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681a      	ldr	r2, [r3, #0]
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	3304      	adds	r3, #4
 8003748:	4619      	mov	r1, r3
 800374a:	4610      	mov	r0, r2
 800374c:	f000 feee 	bl	800452c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2201      	movs	r2, #1
 8003754:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2201      	movs	r2, #1
 800375c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2201      	movs	r2, #1
 8003764:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2201      	movs	r2, #1
 800376c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	2201      	movs	r2, #1
 800377c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2201      	movs	r2, #1
 8003784:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2201      	movs	r2, #1
 800378c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	2201      	movs	r2, #1
 8003794:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2201      	movs	r2, #1
 800379c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2201      	movs	r2, #1
 80037a4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2201      	movs	r2, #1
 80037ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80037b0:	2300      	movs	r3, #0
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3708      	adds	r7, #8
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}

080037ba <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80037ba:	b480      	push	{r7}
 80037bc:	b083      	sub	sp, #12
 80037be:	af00      	add	r7, sp, #0
 80037c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80037c2:	bf00      	nop
 80037c4:	370c      	adds	r7, #12
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bc80      	pop	{r7}
 80037ca:	4770      	bx	lr

080037cc <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b084      	sub	sp, #16
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
 80037d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d109      	bne.n	80037f0 <HAL_TIM_PWM_Start+0x24>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	bf14      	ite	ne
 80037e8:	2301      	movne	r3, #1
 80037ea:	2300      	moveq	r3, #0
 80037ec:	b2db      	uxtb	r3, r3
 80037ee:	e03c      	b.n	800386a <HAL_TIM_PWM_Start+0x9e>
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	2b04      	cmp	r3, #4
 80037f4:	d109      	bne.n	800380a <HAL_TIM_PWM_Start+0x3e>
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	2b01      	cmp	r3, #1
 8003800:	bf14      	ite	ne
 8003802:	2301      	movne	r3, #1
 8003804:	2300      	moveq	r3, #0
 8003806:	b2db      	uxtb	r3, r3
 8003808:	e02f      	b.n	800386a <HAL_TIM_PWM_Start+0x9e>
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	2b08      	cmp	r3, #8
 800380e:	d109      	bne.n	8003824 <HAL_TIM_PWM_Start+0x58>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003816:	b2db      	uxtb	r3, r3
 8003818:	2b01      	cmp	r3, #1
 800381a:	bf14      	ite	ne
 800381c:	2301      	movne	r3, #1
 800381e:	2300      	moveq	r3, #0
 8003820:	b2db      	uxtb	r3, r3
 8003822:	e022      	b.n	800386a <HAL_TIM_PWM_Start+0x9e>
 8003824:	683b      	ldr	r3, [r7, #0]
 8003826:	2b0c      	cmp	r3, #12
 8003828:	d109      	bne.n	800383e <HAL_TIM_PWM_Start+0x72>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003830:	b2db      	uxtb	r3, r3
 8003832:	2b01      	cmp	r3, #1
 8003834:	bf14      	ite	ne
 8003836:	2301      	movne	r3, #1
 8003838:	2300      	moveq	r3, #0
 800383a:	b2db      	uxtb	r3, r3
 800383c:	e015      	b.n	800386a <HAL_TIM_PWM_Start+0x9e>
 800383e:	683b      	ldr	r3, [r7, #0]
 8003840:	2b10      	cmp	r3, #16
 8003842:	d109      	bne.n	8003858 <HAL_TIM_PWM_Start+0x8c>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800384a:	b2db      	uxtb	r3, r3
 800384c:	2b01      	cmp	r3, #1
 800384e:	bf14      	ite	ne
 8003850:	2301      	movne	r3, #1
 8003852:	2300      	moveq	r3, #0
 8003854:	b2db      	uxtb	r3, r3
 8003856:	e008      	b.n	800386a <HAL_TIM_PWM_Start+0x9e>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800385e:	b2db      	uxtb	r3, r3
 8003860:	2b01      	cmp	r3, #1
 8003862:	bf14      	ite	ne
 8003864:	2301      	movne	r3, #1
 8003866:	2300      	moveq	r3, #0
 8003868:	b2db      	uxtb	r3, r3
 800386a:	2b00      	cmp	r3, #0
 800386c:	d001      	beq.n	8003872 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e0a1      	b.n	80039b6 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	2b00      	cmp	r3, #0
 8003876:	d104      	bne.n	8003882 <HAL_TIM_PWM_Start+0xb6>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2202      	movs	r2, #2
 800387c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003880:	e023      	b.n	80038ca <HAL_TIM_PWM_Start+0xfe>
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	2b04      	cmp	r3, #4
 8003886:	d104      	bne.n	8003892 <HAL_TIM_PWM_Start+0xc6>
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2202      	movs	r2, #2
 800388c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003890:	e01b      	b.n	80038ca <HAL_TIM_PWM_Start+0xfe>
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	2b08      	cmp	r3, #8
 8003896:	d104      	bne.n	80038a2 <HAL_TIM_PWM_Start+0xd6>
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2202      	movs	r2, #2
 800389c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038a0:	e013      	b.n	80038ca <HAL_TIM_PWM_Start+0xfe>
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	2b0c      	cmp	r3, #12
 80038a6:	d104      	bne.n	80038b2 <HAL_TIM_PWM_Start+0xe6>
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2202      	movs	r2, #2
 80038ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80038b0:	e00b      	b.n	80038ca <HAL_TIM_PWM_Start+0xfe>
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	2b10      	cmp	r3, #16
 80038b6:	d104      	bne.n	80038c2 <HAL_TIM_PWM_Start+0xf6>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2202      	movs	r2, #2
 80038bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80038c0:	e003      	b.n	80038ca <HAL_TIM_PWM_Start+0xfe>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2202      	movs	r2, #2
 80038c6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2201      	movs	r2, #1
 80038d0:	6839      	ldr	r1, [r7, #0]
 80038d2:	4618      	mov	r0, r3
 80038d4:	f001 fb7b 	bl	8004fce <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a38      	ldr	r2, [pc, #224]	; (80039c0 <HAL_TIM_PWM_Start+0x1f4>)
 80038de:	4293      	cmp	r3, r2
 80038e0:	d018      	beq.n	8003914 <HAL_TIM_PWM_Start+0x148>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4a37      	ldr	r2, [pc, #220]	; (80039c4 <HAL_TIM_PWM_Start+0x1f8>)
 80038e8:	4293      	cmp	r3, r2
 80038ea:	d013      	beq.n	8003914 <HAL_TIM_PWM_Start+0x148>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	4a35      	ldr	r2, [pc, #212]	; (80039c8 <HAL_TIM_PWM_Start+0x1fc>)
 80038f2:	4293      	cmp	r3, r2
 80038f4:	d00e      	beq.n	8003914 <HAL_TIM_PWM_Start+0x148>
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4a34      	ldr	r2, [pc, #208]	; (80039cc <HAL_TIM_PWM_Start+0x200>)
 80038fc:	4293      	cmp	r3, r2
 80038fe:	d009      	beq.n	8003914 <HAL_TIM_PWM_Start+0x148>
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	4a32      	ldr	r2, [pc, #200]	; (80039d0 <HAL_TIM_PWM_Start+0x204>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d004      	beq.n	8003914 <HAL_TIM_PWM_Start+0x148>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	4a31      	ldr	r2, [pc, #196]	; (80039d4 <HAL_TIM_PWM_Start+0x208>)
 8003910:	4293      	cmp	r3, r2
 8003912:	d101      	bne.n	8003918 <HAL_TIM_PWM_Start+0x14c>
 8003914:	2301      	movs	r3, #1
 8003916:	e000      	b.n	800391a <HAL_TIM_PWM_Start+0x14e>
 8003918:	2300      	movs	r3, #0
 800391a:	2b00      	cmp	r3, #0
 800391c:	d007      	beq.n	800392e <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800392c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a23      	ldr	r2, [pc, #140]	; (80039c0 <HAL_TIM_PWM_Start+0x1f4>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d01d      	beq.n	8003974 <HAL_TIM_PWM_Start+0x1a8>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003940:	d018      	beq.n	8003974 <HAL_TIM_PWM_Start+0x1a8>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a24      	ldr	r2, [pc, #144]	; (80039d8 <HAL_TIM_PWM_Start+0x20c>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d013      	beq.n	8003974 <HAL_TIM_PWM_Start+0x1a8>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a22      	ldr	r2, [pc, #136]	; (80039dc <HAL_TIM_PWM_Start+0x210>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d00e      	beq.n	8003974 <HAL_TIM_PWM_Start+0x1a8>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	4a1a      	ldr	r2, [pc, #104]	; (80039c4 <HAL_TIM_PWM_Start+0x1f8>)
 800395c:	4293      	cmp	r3, r2
 800395e:	d009      	beq.n	8003974 <HAL_TIM_PWM_Start+0x1a8>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a18      	ldr	r2, [pc, #96]	; (80039c8 <HAL_TIM_PWM_Start+0x1fc>)
 8003966:	4293      	cmp	r3, r2
 8003968:	d004      	beq.n	8003974 <HAL_TIM_PWM_Start+0x1a8>
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	4a19      	ldr	r2, [pc, #100]	; (80039d4 <HAL_TIM_PWM_Start+0x208>)
 8003970:	4293      	cmp	r3, r2
 8003972:	d115      	bne.n	80039a0 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	689a      	ldr	r2, [r3, #8]
 800397a:	4b19      	ldr	r3, [pc, #100]	; (80039e0 <HAL_TIM_PWM_Start+0x214>)
 800397c:	4013      	ands	r3, r2
 800397e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2b06      	cmp	r3, #6
 8003984:	d015      	beq.n	80039b2 <HAL_TIM_PWM_Start+0x1e6>
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800398c:	d011      	beq.n	80039b2 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	681a      	ldr	r2, [r3, #0]
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	f042 0201 	orr.w	r2, r2, #1
 800399c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800399e:	e008      	b.n	80039b2 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f042 0201 	orr.w	r2, r2, #1
 80039ae:	601a      	str	r2, [r3, #0]
 80039b0:	e000      	b.n	80039b4 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039b2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80039b4:	2300      	movs	r3, #0
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3710      	adds	r7, #16
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	40012c00 	.word	0x40012c00
 80039c4:	40013400 	.word	0x40013400
 80039c8:	40014000 	.word	0x40014000
 80039cc:	40014400 	.word	0x40014400
 80039d0:	40014800 	.word	0x40014800
 80039d4:	40015000 	.word	0x40015000
 80039d8:	40000400 	.word	0x40000400
 80039dc:	40000800 	.word	0x40000800
 80039e0:	00010007 	.word	0x00010007

080039e4 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d101      	bne.n	80039f6 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	e049      	b.n	8003a8a <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d106      	bne.n	8003a10 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	2200      	movs	r2, #0
 8003a06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f000 f841 	bl	8003a92 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2202      	movs	r2, #2
 8003a14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	3304      	adds	r3, #4
 8003a20:	4619      	mov	r1, r3
 8003a22:	4610      	mov	r0, r2
 8003a24:	f000 fd82 	bl	800452c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2201      	movs	r2, #1
 8003a34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2201      	movs	r2, #1
 8003a44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	2201      	movs	r2, #1
 8003a54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2201      	movs	r2, #1
 8003a64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2201      	movs	r2, #1
 8003a6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2201      	movs	r2, #1
 8003a74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2201      	movs	r2, #1
 8003a7c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	2201      	movs	r2, #1
 8003a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a88:	2300      	movs	r3, #0
}
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	3708      	adds	r7, #8
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bd80      	pop	{r7, pc}

08003a92 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003a92:	b480      	push	{r7}
 8003a94:	b083      	sub	sp, #12
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003a9a:	bf00      	nop
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bc80      	pop	{r7}
 8003aa2:	4770      	bx	lr

08003aa4 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003aa4:	b580      	push	{r7, lr}
 8003aa6:	b084      	sub	sp, #16
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d104      	bne.n	8003ac2 <HAL_TIM_IC_Start_IT+0x1e>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	e023      	b.n	8003b0a <HAL_TIM_IC_Start_IT+0x66>
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	2b04      	cmp	r3, #4
 8003ac6:	d104      	bne.n	8003ad2 <HAL_TIM_IC_Start_IT+0x2e>
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	e01b      	b.n	8003b0a <HAL_TIM_IC_Start_IT+0x66>
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	2b08      	cmp	r3, #8
 8003ad6:	d104      	bne.n	8003ae2 <HAL_TIM_IC_Start_IT+0x3e>
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003ade:	b2db      	uxtb	r3, r3
 8003ae0:	e013      	b.n	8003b0a <HAL_TIM_IC_Start_IT+0x66>
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	2b0c      	cmp	r3, #12
 8003ae6:	d104      	bne.n	8003af2 <HAL_TIM_IC_Start_IT+0x4e>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	e00b      	b.n	8003b0a <HAL_TIM_IC_Start_IT+0x66>
 8003af2:	683b      	ldr	r3, [r7, #0]
 8003af4:	2b10      	cmp	r3, #16
 8003af6:	d104      	bne.n	8003b02 <HAL_TIM_IC_Start_IT+0x5e>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003afe:	b2db      	uxtb	r3, r3
 8003b00:	e003      	b.n	8003b0a <HAL_TIM_IC_Start_IT+0x66>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003b08:	b2db      	uxtb	r3, r3
 8003b0a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d104      	bne.n	8003b1c <HAL_TIM_IC_Start_IT+0x78>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003b18:	b2db      	uxtb	r3, r3
 8003b1a:	e013      	b.n	8003b44 <HAL_TIM_IC_Start_IT+0xa0>
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	2b04      	cmp	r3, #4
 8003b20:	d104      	bne.n	8003b2c <HAL_TIM_IC_Start_IT+0x88>
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	e00b      	b.n	8003b44 <HAL_TIM_IC_Start_IT+0xa0>
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	2b08      	cmp	r3, #8
 8003b30:	d104      	bne.n	8003b3c <HAL_TIM_IC_Start_IT+0x98>
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8003b38:	b2db      	uxtb	r3, r3
 8003b3a:	e003      	b.n	8003b44 <HAL_TIM_IC_Start_IT+0xa0>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8003b42:	b2db      	uxtb	r3, r3
 8003b44:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003b46:	7bbb      	ldrb	r3, [r7, #14]
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d102      	bne.n	8003b52 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003b4c:	7b7b      	ldrb	r3, [r7, #13]
 8003b4e:	2b01      	cmp	r3, #1
 8003b50:	d001      	beq.n	8003b56 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8003b52:	2301      	movs	r3, #1
 8003b54:	e0dd      	b.n	8003d12 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b56:	683b      	ldr	r3, [r7, #0]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d104      	bne.n	8003b66 <HAL_TIM_IC_Start_IT+0xc2>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2202      	movs	r2, #2
 8003b60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b64:	e023      	b.n	8003bae <HAL_TIM_IC_Start_IT+0x10a>
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	2b04      	cmp	r3, #4
 8003b6a:	d104      	bne.n	8003b76 <HAL_TIM_IC_Start_IT+0xd2>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2202      	movs	r2, #2
 8003b70:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b74:	e01b      	b.n	8003bae <HAL_TIM_IC_Start_IT+0x10a>
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	2b08      	cmp	r3, #8
 8003b7a:	d104      	bne.n	8003b86 <HAL_TIM_IC_Start_IT+0xe2>
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2202      	movs	r2, #2
 8003b80:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b84:	e013      	b.n	8003bae <HAL_TIM_IC_Start_IT+0x10a>
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	2b0c      	cmp	r3, #12
 8003b8a:	d104      	bne.n	8003b96 <HAL_TIM_IC_Start_IT+0xf2>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2202      	movs	r2, #2
 8003b90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003b94:	e00b      	b.n	8003bae <HAL_TIM_IC_Start_IT+0x10a>
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	2b10      	cmp	r3, #16
 8003b9a:	d104      	bne.n	8003ba6 <HAL_TIM_IC_Start_IT+0x102>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2202      	movs	r2, #2
 8003ba0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ba4:	e003      	b.n	8003bae <HAL_TIM_IC_Start_IT+0x10a>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	2202      	movs	r2, #2
 8003baa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003bae:	683b      	ldr	r3, [r7, #0]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d104      	bne.n	8003bbe <HAL_TIM_IC_Start_IT+0x11a>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2202      	movs	r2, #2
 8003bb8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003bbc:	e013      	b.n	8003be6 <HAL_TIM_IC_Start_IT+0x142>
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	2b04      	cmp	r3, #4
 8003bc2:	d104      	bne.n	8003bce <HAL_TIM_IC_Start_IT+0x12a>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2202      	movs	r2, #2
 8003bc8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003bcc:	e00b      	b.n	8003be6 <HAL_TIM_IC_Start_IT+0x142>
 8003bce:	683b      	ldr	r3, [r7, #0]
 8003bd0:	2b08      	cmp	r3, #8
 8003bd2:	d104      	bne.n	8003bde <HAL_TIM_IC_Start_IT+0x13a>
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	2202      	movs	r2, #2
 8003bd8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003bdc:	e003      	b.n	8003be6 <HAL_TIM_IC_Start_IT+0x142>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2202      	movs	r2, #2
 8003be2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	2b0c      	cmp	r3, #12
 8003bea:	d841      	bhi.n	8003c70 <HAL_TIM_IC_Start_IT+0x1cc>
 8003bec:	a201      	add	r2, pc, #4	; (adr r2, 8003bf4 <HAL_TIM_IC_Start_IT+0x150>)
 8003bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bf2:	bf00      	nop
 8003bf4:	08003c29 	.word	0x08003c29
 8003bf8:	08003c71 	.word	0x08003c71
 8003bfc:	08003c71 	.word	0x08003c71
 8003c00:	08003c71 	.word	0x08003c71
 8003c04:	08003c3b 	.word	0x08003c3b
 8003c08:	08003c71 	.word	0x08003c71
 8003c0c:	08003c71 	.word	0x08003c71
 8003c10:	08003c71 	.word	0x08003c71
 8003c14:	08003c4d 	.word	0x08003c4d
 8003c18:	08003c71 	.word	0x08003c71
 8003c1c:	08003c71 	.word	0x08003c71
 8003c20:	08003c71 	.word	0x08003c71
 8003c24:	08003c5f 	.word	0x08003c5f
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	68da      	ldr	r2, [r3, #12]
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f042 0202 	orr.w	r2, r2, #2
 8003c36:	60da      	str	r2, [r3, #12]
      break;
 8003c38:	e01d      	b.n	8003c76 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	68da      	ldr	r2, [r3, #12]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f042 0204 	orr.w	r2, r2, #4
 8003c48:	60da      	str	r2, [r3, #12]
      break;
 8003c4a:	e014      	b.n	8003c76 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	68da      	ldr	r2, [r3, #12]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f042 0208 	orr.w	r2, r2, #8
 8003c5a:	60da      	str	r2, [r3, #12]
      break;
 8003c5c:	e00b      	b.n	8003c76 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	68da      	ldr	r2, [r3, #12]
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f042 0210 	orr.w	r2, r2, #16
 8003c6c:	60da      	str	r2, [r3, #12]
      break;
 8003c6e:	e002      	b.n	8003c76 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8003c70:	2301      	movs	r3, #1
 8003c72:	73fb      	strb	r3, [r7, #15]
      break;
 8003c74:	bf00      	nop
  }

  if (status == HAL_OK)
 8003c76:	7bfb      	ldrb	r3, [r7, #15]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d149      	bne.n	8003d10 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	2201      	movs	r2, #1
 8003c82:	6839      	ldr	r1, [r7, #0]
 8003c84:	4618      	mov	r0, r3
 8003c86:	f001 f9a2 	bl	8004fce <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	4a23      	ldr	r2, [pc, #140]	; (8003d1c <HAL_TIM_IC_Start_IT+0x278>)
 8003c90:	4293      	cmp	r3, r2
 8003c92:	d01d      	beq.n	8003cd0 <HAL_TIM_IC_Start_IT+0x22c>
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003c9c:	d018      	beq.n	8003cd0 <HAL_TIM_IC_Start_IT+0x22c>
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	4a1f      	ldr	r2, [pc, #124]	; (8003d20 <HAL_TIM_IC_Start_IT+0x27c>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d013      	beq.n	8003cd0 <HAL_TIM_IC_Start_IT+0x22c>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	4a1d      	ldr	r2, [pc, #116]	; (8003d24 <HAL_TIM_IC_Start_IT+0x280>)
 8003cae:	4293      	cmp	r3, r2
 8003cb0:	d00e      	beq.n	8003cd0 <HAL_TIM_IC_Start_IT+0x22c>
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a1c      	ldr	r2, [pc, #112]	; (8003d28 <HAL_TIM_IC_Start_IT+0x284>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d009      	beq.n	8003cd0 <HAL_TIM_IC_Start_IT+0x22c>
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4a1a      	ldr	r2, [pc, #104]	; (8003d2c <HAL_TIM_IC_Start_IT+0x288>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d004      	beq.n	8003cd0 <HAL_TIM_IC_Start_IT+0x22c>
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4a19      	ldr	r2, [pc, #100]	; (8003d30 <HAL_TIM_IC_Start_IT+0x28c>)
 8003ccc:	4293      	cmp	r3, r2
 8003cce:	d115      	bne.n	8003cfc <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	689a      	ldr	r2, [r3, #8]
 8003cd6:	4b17      	ldr	r3, [pc, #92]	; (8003d34 <HAL_TIM_IC_Start_IT+0x290>)
 8003cd8:	4013      	ands	r3, r2
 8003cda:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	2b06      	cmp	r3, #6
 8003ce0:	d015      	beq.n	8003d0e <HAL_TIM_IC_Start_IT+0x26a>
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ce8:	d011      	beq.n	8003d0e <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f042 0201 	orr.w	r2, r2, #1
 8003cf8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cfa:	e008      	b.n	8003d0e <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681a      	ldr	r2, [r3, #0]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f042 0201 	orr.w	r2, r2, #1
 8003d0a:	601a      	str	r2, [r3, #0]
 8003d0c:	e000      	b.n	8003d10 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d0e:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8003d10:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3710      	adds	r7, #16
 8003d16:	46bd      	mov	sp, r7
 8003d18:	bd80      	pop	{r7, pc}
 8003d1a:	bf00      	nop
 8003d1c:	40012c00 	.word	0x40012c00
 8003d20:	40000400 	.word	0x40000400
 8003d24:	40000800 	.word	0x40000800
 8003d28:	40013400 	.word	0x40013400
 8003d2c:	40014000 	.word	0x40014000
 8003d30:	40015000 	.word	0x40015000
 8003d34:	00010007 	.word	0x00010007

08003d38 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b082      	sub	sp, #8
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	691b      	ldr	r3, [r3, #16]
 8003d46:	f003 0302 	and.w	r3, r3, #2
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d122      	bne.n	8003d94 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	68db      	ldr	r3, [r3, #12]
 8003d54:	f003 0302 	and.w	r3, r3, #2
 8003d58:	2b02      	cmp	r3, #2
 8003d5a:	d11b      	bne.n	8003d94 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f06f 0202 	mvn.w	r2, #2
 8003d64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2201      	movs	r2, #1
 8003d6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	699b      	ldr	r3, [r3, #24]
 8003d72:	f003 0303 	and.w	r3, r3, #3
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d003      	beq.n	8003d82 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003d7a:	6878      	ldr	r0, [r7, #4]
 8003d7c:	f7fd ffa6 	bl	8001ccc <HAL_TIM_IC_CaptureCallback>
 8003d80:	e005      	b.n	8003d8e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f000 fbb6 	bl	80044f4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003d88:	6878      	ldr	r0, [r7, #4]
 8003d8a:	f000 fbbc 	bl	8004506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2200      	movs	r2, #0
 8003d92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	691b      	ldr	r3, [r3, #16]
 8003d9a:	f003 0304 	and.w	r3, r3, #4
 8003d9e:	2b04      	cmp	r3, #4
 8003da0:	d122      	bne.n	8003de8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	f003 0304 	and.w	r3, r3, #4
 8003dac:	2b04      	cmp	r3, #4
 8003dae:	d11b      	bne.n	8003de8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f06f 0204 	mvn.w	r2, #4
 8003db8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2202      	movs	r2, #2
 8003dbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	699b      	ldr	r3, [r3, #24]
 8003dc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d003      	beq.n	8003dd6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f7fd ff7c 	bl	8001ccc <HAL_TIM_IC_CaptureCallback>
 8003dd4:	e005      	b.n	8003de2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f000 fb8c 	bl	80044f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	f000 fb92 	bl	8004506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2200      	movs	r2, #0
 8003de6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	691b      	ldr	r3, [r3, #16]
 8003dee:	f003 0308 	and.w	r3, r3, #8
 8003df2:	2b08      	cmp	r3, #8
 8003df4:	d122      	bne.n	8003e3c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	f003 0308 	and.w	r3, r3, #8
 8003e00:	2b08      	cmp	r3, #8
 8003e02:	d11b      	bne.n	8003e3c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f06f 0208 	mvn.w	r2, #8
 8003e0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2204      	movs	r2, #4
 8003e12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	69db      	ldr	r3, [r3, #28]
 8003e1a:	f003 0303 	and.w	r3, r3, #3
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d003      	beq.n	8003e2a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e22:	6878      	ldr	r0, [r7, #4]
 8003e24:	f7fd ff52 	bl	8001ccc <HAL_TIM_IC_CaptureCallback>
 8003e28:	e005      	b.n	8003e36 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f000 fb62 	bl	80044f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f000 fb68 	bl	8004506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2200      	movs	r2, #0
 8003e3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	691b      	ldr	r3, [r3, #16]
 8003e42:	f003 0310 	and.w	r3, r3, #16
 8003e46:	2b10      	cmp	r3, #16
 8003e48:	d122      	bne.n	8003e90 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	68db      	ldr	r3, [r3, #12]
 8003e50:	f003 0310 	and.w	r3, r3, #16
 8003e54:	2b10      	cmp	r3, #16
 8003e56:	d11b      	bne.n	8003e90 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f06f 0210 	mvn.w	r2, #16
 8003e60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2208      	movs	r2, #8
 8003e66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	69db      	ldr	r3, [r3, #28]
 8003e6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d003      	beq.n	8003e7e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f7fd ff28 	bl	8001ccc <HAL_TIM_IC_CaptureCallback>
 8003e7c:	e005      	b.n	8003e8a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	f000 fb38 	bl	80044f4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e84:	6878      	ldr	r0, [r7, #4]
 8003e86:	f000 fb3e 	bl	8004506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	691b      	ldr	r3, [r3, #16]
 8003e96:	f003 0301 	and.w	r3, r3, #1
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d10e      	bne.n	8003ebc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	68db      	ldr	r3, [r3, #12]
 8003ea4:	f003 0301 	and.w	r3, r3, #1
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d107      	bne.n	8003ebc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f06f 0201 	mvn.w	r2, #1
 8003eb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f7fd ff13 	bl	8001ce2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	691b      	ldr	r3, [r3, #16]
 8003ec2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ec6:	2b80      	cmp	r3, #128	; 0x80
 8003ec8:	d10e      	bne.n	8003ee8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ed4:	2b80      	cmp	r3, #128	; 0x80
 8003ed6:	d107      	bne.n	8003ee8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003ee0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	f001 f92d 	bl	8005142 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ef2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ef6:	d10e      	bne.n	8003f16 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f02:	2b80      	cmp	r3, #128	; 0x80
 8003f04:	d107      	bne.n	8003f16 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003f0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	f001 f91f 	bl	8005154 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	691b      	ldr	r3, [r3, #16]
 8003f1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f20:	2b40      	cmp	r3, #64	; 0x40
 8003f22:	d10e      	bne.n	8003f42 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	68db      	ldr	r3, [r3, #12]
 8003f2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f2e:	2b40      	cmp	r3, #64	; 0x40
 8003f30:	d107      	bne.n	8003f42 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003f3a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f000 faeb 	bl	8004518 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	691b      	ldr	r3, [r3, #16]
 8003f48:	f003 0320 	and.w	r3, r3, #32
 8003f4c:	2b20      	cmp	r3, #32
 8003f4e:	d10e      	bne.n	8003f6e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	68db      	ldr	r3, [r3, #12]
 8003f56:	f003 0320 	and.w	r3, r3, #32
 8003f5a:	2b20      	cmp	r3, #32
 8003f5c:	d107      	bne.n	8003f6e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	f06f 0220 	mvn.w	r2, #32
 8003f66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003f68:	6878      	ldr	r0, [r7, #4]
 8003f6a:	f001 f8e1 	bl	8005130 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003f6e:	bf00      	nop
 8003f70:	3708      	adds	r7, #8
 8003f72:	46bd      	mov	sp, r7
 8003f74:	bd80      	pop	{r7, pc}

08003f76 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8003f76:	b580      	push	{r7, lr}
 8003f78:	b086      	sub	sp, #24
 8003f7a:	af00      	add	r7, sp, #0
 8003f7c:	60f8      	str	r0, [r7, #12]
 8003f7e:	60b9      	str	r1, [r7, #8]
 8003f80:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f82:	2300      	movs	r3, #0
 8003f84:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f8c:	2b01      	cmp	r3, #1
 8003f8e:	d101      	bne.n	8003f94 <HAL_TIM_IC_ConfigChannel+0x1e>
 8003f90:	2302      	movs	r3, #2
 8003f92:	e088      	b.n	80040a6 <HAL_TIM_IC_ConfigChannel+0x130>
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2201      	movs	r2, #1
 8003f98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d11b      	bne.n	8003fda <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	6818      	ldr	r0, [r3, #0]
 8003fa6:	68bb      	ldr	r3, [r7, #8]
 8003fa8:	6819      	ldr	r1, [r3, #0]
 8003faa:	68bb      	ldr	r3, [r7, #8]
 8003fac:	685a      	ldr	r2, [r3, #4]
 8003fae:	68bb      	ldr	r3, [r7, #8]
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	f000 fe57 	bl	8004c64 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	699a      	ldr	r2, [r3, #24]
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f022 020c 	bic.w	r2, r2, #12
 8003fc4:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	6999      	ldr	r1, [r3, #24]
 8003fcc:	68bb      	ldr	r3, [r7, #8]
 8003fce:	689a      	ldr	r2, [r3, #8]
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	430a      	orrs	r2, r1
 8003fd6:	619a      	str	r2, [r3, #24]
 8003fd8:	e060      	b.n	800409c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2b04      	cmp	r3, #4
 8003fde:	d11c      	bne.n	800401a <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6818      	ldr	r0, [r3, #0]
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	6819      	ldr	r1, [r3, #0]
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	685a      	ldr	r2, [r3, #4]
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	68db      	ldr	r3, [r3, #12]
 8003ff0:	f000 fed2 	bl	8004d98 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	699a      	ldr	r2, [r3, #24]
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004002:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	6999      	ldr	r1, [r3, #24]
 800400a:	68bb      	ldr	r3, [r7, #8]
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	021a      	lsls	r2, r3, #8
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	430a      	orrs	r2, r1
 8004016:	619a      	str	r2, [r3, #24]
 8004018:	e040      	b.n	800409c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2b08      	cmp	r3, #8
 800401e:	d11b      	bne.n	8004058 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	6818      	ldr	r0, [r3, #0]
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	6819      	ldr	r1, [r3, #0]
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	685a      	ldr	r2, [r3, #4]
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	f000 ff1d 	bl	8004e6e <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	69da      	ldr	r2, [r3, #28]
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f022 020c 	bic.w	r2, r2, #12
 8004042:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	69d9      	ldr	r1, [r3, #28]
 800404a:	68bb      	ldr	r3, [r7, #8]
 800404c:	689a      	ldr	r2, [r3, #8]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	430a      	orrs	r2, r1
 8004054:	61da      	str	r2, [r3, #28]
 8004056:	e021      	b.n	800409c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	2b0c      	cmp	r3, #12
 800405c:	d11c      	bne.n	8004098 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	6818      	ldr	r0, [r3, #0]
 8004062:	68bb      	ldr	r3, [r7, #8]
 8004064:	6819      	ldr	r1, [r3, #0]
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	685a      	ldr	r2, [r3, #4]
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	68db      	ldr	r3, [r3, #12]
 800406e:	f000 ff39 	bl	8004ee4 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	69da      	ldr	r2, [r3, #28]
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004080:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	69d9      	ldr	r1, [r3, #28]
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	689b      	ldr	r3, [r3, #8]
 800408c:	021a      	lsls	r2, r3, #8
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	430a      	orrs	r2, r1
 8004094:	61da      	str	r2, [r3, #28]
 8004096:	e001      	b.n	800409c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004098:	2301      	movs	r3, #1
 800409a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2200      	movs	r2, #0
 80040a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80040a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80040a6:	4618      	mov	r0, r3
 80040a8:	3718      	adds	r7, #24
 80040aa:	46bd      	mov	sp, r7
 80040ac:	bd80      	pop	{r7, pc}
	...

080040b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b086      	sub	sp, #24
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	60f8      	str	r0, [r7, #12]
 80040b8:	60b9      	str	r1, [r7, #8]
 80040ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040bc:	2300      	movs	r3, #0
 80040be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80040c6:	2b01      	cmp	r3, #1
 80040c8:	d101      	bne.n	80040ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80040ca:	2302      	movs	r3, #2
 80040cc:	e0ff      	b.n	80042ce <HAL_TIM_PWM_ConfigChannel+0x21e>
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	2201      	movs	r2, #1
 80040d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2b14      	cmp	r3, #20
 80040da:	f200 80f0 	bhi.w	80042be <HAL_TIM_PWM_ConfigChannel+0x20e>
 80040de:	a201      	add	r2, pc, #4	; (adr r2, 80040e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80040e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040e4:	08004139 	.word	0x08004139
 80040e8:	080042bf 	.word	0x080042bf
 80040ec:	080042bf 	.word	0x080042bf
 80040f0:	080042bf 	.word	0x080042bf
 80040f4:	08004179 	.word	0x08004179
 80040f8:	080042bf 	.word	0x080042bf
 80040fc:	080042bf 	.word	0x080042bf
 8004100:	080042bf 	.word	0x080042bf
 8004104:	080041bb 	.word	0x080041bb
 8004108:	080042bf 	.word	0x080042bf
 800410c:	080042bf 	.word	0x080042bf
 8004110:	080042bf 	.word	0x080042bf
 8004114:	080041fb 	.word	0x080041fb
 8004118:	080042bf 	.word	0x080042bf
 800411c:	080042bf 	.word	0x080042bf
 8004120:	080042bf 	.word	0x080042bf
 8004124:	0800423d 	.word	0x0800423d
 8004128:	080042bf 	.word	0x080042bf
 800412c:	080042bf 	.word	0x080042bf
 8004130:	080042bf 	.word	0x080042bf
 8004134:	0800427d 	.word	0x0800427d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	68b9      	ldr	r1, [r7, #8]
 800413e:	4618      	mov	r0, r3
 8004140:	f000 fa90 	bl	8004664 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	699a      	ldr	r2, [r3, #24]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f042 0208 	orr.w	r2, r2, #8
 8004152:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	699a      	ldr	r2, [r3, #24]
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f022 0204 	bic.w	r2, r2, #4
 8004162:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	6999      	ldr	r1, [r3, #24]
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	691a      	ldr	r2, [r3, #16]
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	430a      	orrs	r2, r1
 8004174:	619a      	str	r2, [r3, #24]
      break;
 8004176:	e0a5      	b.n	80042c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	68b9      	ldr	r1, [r7, #8]
 800417e:	4618      	mov	r0, r3
 8004180:	f000 fb0a 	bl	8004798 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	699a      	ldr	r2, [r3, #24]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004192:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	699a      	ldr	r2, [r3, #24]
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	6999      	ldr	r1, [r3, #24]
 80041aa:	68bb      	ldr	r3, [r7, #8]
 80041ac:	691b      	ldr	r3, [r3, #16]
 80041ae:	021a      	lsls	r2, r3, #8
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	430a      	orrs	r2, r1
 80041b6:	619a      	str	r2, [r3, #24]
      break;
 80041b8:	e084      	b.n	80042c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	68b9      	ldr	r1, [r7, #8]
 80041c0:	4618      	mov	r0, r3
 80041c2:	f000 fb7b 	bl	80048bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	69da      	ldr	r2, [r3, #28]
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f042 0208 	orr.w	r2, r2, #8
 80041d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	69da      	ldr	r2, [r3, #28]
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f022 0204 	bic.w	r2, r2, #4
 80041e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	69d9      	ldr	r1, [r3, #28]
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	691a      	ldr	r2, [r3, #16]
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	430a      	orrs	r2, r1
 80041f6:	61da      	str	r2, [r3, #28]
      break;
 80041f8:	e064      	b.n	80042c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	68b9      	ldr	r1, [r7, #8]
 8004200:	4618      	mov	r0, r3
 8004202:	f000 fbed 	bl	80049e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	69da      	ldr	r2, [r3, #28]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004214:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	69da      	ldr	r2, [r3, #28]
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004224:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	69d9      	ldr	r1, [r3, #28]
 800422c:	68bb      	ldr	r3, [r7, #8]
 800422e:	691b      	ldr	r3, [r3, #16]
 8004230:	021a      	lsls	r2, r3, #8
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	430a      	orrs	r2, r1
 8004238:	61da      	str	r2, [r3, #28]
      break;
 800423a:	e043      	b.n	80042c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	68b9      	ldr	r1, [r7, #8]
 8004242:	4618      	mov	r0, r3
 8004244:	f000 fc3a 	bl	8004abc <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f042 0208 	orr.w	r2, r2, #8
 8004256:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f022 0204 	bic.w	r2, r2, #4
 8004266:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800426e:	68bb      	ldr	r3, [r7, #8]
 8004270:	691a      	ldr	r2, [r3, #16]
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	430a      	orrs	r2, r1
 8004278:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800427a:	e023      	b.n	80042c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	68b9      	ldr	r1, [r7, #8]
 8004282:	4618      	mov	r0, r3
 8004284:	f000 fc84 	bl	8004b90 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004296:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042a6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80042ae:	68bb      	ldr	r3, [r7, #8]
 80042b0:	691b      	ldr	r3, [r3, #16]
 80042b2:	021a      	lsls	r2, r3, #8
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	430a      	orrs	r2, r1
 80042ba:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80042bc:	e002      	b.n	80042c4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 80042be:	2301      	movs	r3, #1
 80042c0:	75fb      	strb	r3, [r7, #23]
      break;
 80042c2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2200      	movs	r2, #0
 80042c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80042cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3718      	adds	r7, #24
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}
 80042d6:	bf00      	nop

080042d8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b084      	sub	sp, #16
 80042dc:	af00      	add	r7, sp, #0
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042e2:	2300      	movs	r3, #0
 80042e4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d101      	bne.n	80042f4 <HAL_TIM_ConfigClockSource+0x1c>
 80042f0:	2302      	movs	r3, #2
 80042f2:	e0b6      	b.n	8004462 <HAL_TIM_ConfigClockSource+0x18a>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2201      	movs	r2, #1
 80042f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2202      	movs	r2, #2
 8004300:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	689b      	ldr	r3, [r3, #8]
 800430a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004312:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004316:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800431e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	68ba      	ldr	r2, [r7, #8]
 8004326:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004328:	683b      	ldr	r3, [r7, #0]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004330:	d03e      	beq.n	80043b0 <HAL_TIM_ConfigClockSource+0xd8>
 8004332:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004336:	f200 8087 	bhi.w	8004448 <HAL_TIM_ConfigClockSource+0x170>
 800433a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800433e:	f000 8086 	beq.w	800444e <HAL_TIM_ConfigClockSource+0x176>
 8004342:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004346:	d87f      	bhi.n	8004448 <HAL_TIM_ConfigClockSource+0x170>
 8004348:	2b70      	cmp	r3, #112	; 0x70
 800434a:	d01a      	beq.n	8004382 <HAL_TIM_ConfigClockSource+0xaa>
 800434c:	2b70      	cmp	r3, #112	; 0x70
 800434e:	d87b      	bhi.n	8004448 <HAL_TIM_ConfigClockSource+0x170>
 8004350:	2b60      	cmp	r3, #96	; 0x60
 8004352:	d050      	beq.n	80043f6 <HAL_TIM_ConfigClockSource+0x11e>
 8004354:	2b60      	cmp	r3, #96	; 0x60
 8004356:	d877      	bhi.n	8004448 <HAL_TIM_ConfigClockSource+0x170>
 8004358:	2b50      	cmp	r3, #80	; 0x50
 800435a:	d03c      	beq.n	80043d6 <HAL_TIM_ConfigClockSource+0xfe>
 800435c:	2b50      	cmp	r3, #80	; 0x50
 800435e:	d873      	bhi.n	8004448 <HAL_TIM_ConfigClockSource+0x170>
 8004360:	2b40      	cmp	r3, #64	; 0x40
 8004362:	d058      	beq.n	8004416 <HAL_TIM_ConfigClockSource+0x13e>
 8004364:	2b40      	cmp	r3, #64	; 0x40
 8004366:	d86f      	bhi.n	8004448 <HAL_TIM_ConfigClockSource+0x170>
 8004368:	2b30      	cmp	r3, #48	; 0x30
 800436a:	d064      	beq.n	8004436 <HAL_TIM_ConfigClockSource+0x15e>
 800436c:	2b30      	cmp	r3, #48	; 0x30
 800436e:	d86b      	bhi.n	8004448 <HAL_TIM_ConfigClockSource+0x170>
 8004370:	2b20      	cmp	r3, #32
 8004372:	d060      	beq.n	8004436 <HAL_TIM_ConfigClockSource+0x15e>
 8004374:	2b20      	cmp	r3, #32
 8004376:	d867      	bhi.n	8004448 <HAL_TIM_ConfigClockSource+0x170>
 8004378:	2b00      	cmp	r3, #0
 800437a:	d05c      	beq.n	8004436 <HAL_TIM_ConfigClockSource+0x15e>
 800437c:	2b10      	cmp	r3, #16
 800437e:	d05a      	beq.n	8004436 <HAL_TIM_ConfigClockSource+0x15e>
 8004380:	e062      	b.n	8004448 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6818      	ldr	r0, [r3, #0]
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	6899      	ldr	r1, [r3, #8]
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	685a      	ldr	r2, [r3, #4]
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	68db      	ldr	r3, [r3, #12]
 8004392:	f000 fdfd 	bl	8004f90 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80043a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68ba      	ldr	r2, [r7, #8]
 80043ac:	609a      	str	r2, [r3, #8]
      break;
 80043ae:	e04f      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6818      	ldr	r0, [r3, #0]
 80043b4:	683b      	ldr	r3, [r7, #0]
 80043b6:	6899      	ldr	r1, [r3, #8]
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	685a      	ldr	r2, [r3, #4]
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	68db      	ldr	r3, [r3, #12]
 80043c0:	f000 fde6 	bl	8004f90 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	689a      	ldr	r2, [r3, #8]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80043d2:	609a      	str	r2, [r3, #8]
      break;
 80043d4:	e03c      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6818      	ldr	r0, [r3, #0]
 80043da:	683b      	ldr	r3, [r7, #0]
 80043dc:	6859      	ldr	r1, [r3, #4]
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	68db      	ldr	r3, [r3, #12]
 80043e2:	461a      	mov	r2, r3
 80043e4:	f000 fcaa 	bl	8004d3c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	2150      	movs	r1, #80	; 0x50
 80043ee:	4618      	mov	r0, r3
 80043f0:	f000 fdb4 	bl	8004f5c <TIM_ITRx_SetConfig>
      break;
 80043f4:	e02c      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6818      	ldr	r0, [r3, #0]
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	6859      	ldr	r1, [r3, #4]
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	461a      	mov	r2, r3
 8004404:	f000 fd04 	bl	8004e10 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	2160      	movs	r1, #96	; 0x60
 800440e:	4618      	mov	r0, r3
 8004410:	f000 fda4 	bl	8004f5c <TIM_ITRx_SetConfig>
      break;
 8004414:	e01c      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6818      	ldr	r0, [r3, #0]
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	6859      	ldr	r1, [r3, #4]
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	461a      	mov	r2, r3
 8004424:	f000 fc8a 	bl	8004d3c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2140      	movs	r1, #64	; 0x40
 800442e:	4618      	mov	r0, r3
 8004430:	f000 fd94 	bl	8004f5c <TIM_ITRx_SetConfig>
      break;
 8004434:	e00c      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	4619      	mov	r1, r3
 8004440:	4610      	mov	r0, r2
 8004442:	f000 fd8b 	bl	8004f5c <TIM_ITRx_SetConfig>
      break;
 8004446:	e003      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	73fb      	strb	r3, [r7, #15]
      break;
 800444c:	e000      	b.n	8004450 <HAL_TIM_ConfigClockSource+0x178>
      break;
 800444e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2201      	movs	r2, #1
 8004454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2200      	movs	r2, #0
 800445c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004460:	7bfb      	ldrb	r3, [r7, #15]
}
 8004462:	4618      	mov	r0, r3
 8004464:	3710      	adds	r7, #16
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}
	...

0800446c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800446c:	b480      	push	{r7}
 800446e:	b085      	sub	sp, #20
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
 8004474:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004476:	2300      	movs	r3, #0
 8004478:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	2b0c      	cmp	r3, #12
 800447e:	d831      	bhi.n	80044e4 <HAL_TIM_ReadCapturedValue+0x78>
 8004480:	a201      	add	r2, pc, #4	; (adr r2, 8004488 <HAL_TIM_ReadCapturedValue+0x1c>)
 8004482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004486:	bf00      	nop
 8004488:	080044bd 	.word	0x080044bd
 800448c:	080044e5 	.word	0x080044e5
 8004490:	080044e5 	.word	0x080044e5
 8004494:	080044e5 	.word	0x080044e5
 8004498:	080044c7 	.word	0x080044c7
 800449c:	080044e5 	.word	0x080044e5
 80044a0:	080044e5 	.word	0x080044e5
 80044a4:	080044e5 	.word	0x080044e5
 80044a8:	080044d1 	.word	0x080044d1
 80044ac:	080044e5 	.word	0x080044e5
 80044b0:	080044e5 	.word	0x080044e5
 80044b4:	080044e5 	.word	0x080044e5
 80044b8:	080044db 	.word	0x080044db
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044c2:	60fb      	str	r3, [r7, #12]

      break;
 80044c4:	e00f      	b.n	80044e6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044cc:	60fb      	str	r3, [r7, #12]

      break;
 80044ce:	e00a      	b.n	80044e6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044d6:	60fb      	str	r3, [r7, #12]

      break;
 80044d8:	e005      	b.n	80044e6 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044e0:	60fb      	str	r3, [r7, #12]

      break;
 80044e2:	e000      	b.n	80044e6 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80044e4:	bf00      	nop
  }

  return tmpreg;
 80044e6:	68fb      	ldr	r3, [r7, #12]
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	3714      	adds	r7, #20
 80044ec:	46bd      	mov	sp, r7
 80044ee:	bc80      	pop	{r7}
 80044f0:	4770      	bx	lr
 80044f2:	bf00      	nop

080044f4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b083      	sub	sp, #12
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80044fc:	bf00      	nop
 80044fe:	370c      	adds	r7, #12
 8004500:	46bd      	mov	sp, r7
 8004502:	bc80      	pop	{r7}
 8004504:	4770      	bx	lr

08004506 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004506:	b480      	push	{r7}
 8004508:	b083      	sub	sp, #12
 800450a:	af00      	add	r7, sp, #0
 800450c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800450e:	bf00      	nop
 8004510:	370c      	adds	r7, #12
 8004512:	46bd      	mov	sp, r7
 8004514:	bc80      	pop	{r7}
 8004516:	4770      	bx	lr

08004518 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004518:	b480      	push	{r7}
 800451a:	b083      	sub	sp, #12
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004520:	bf00      	nop
 8004522:	370c      	adds	r7, #12
 8004524:	46bd      	mov	sp, r7
 8004526:	bc80      	pop	{r7}
 8004528:	4770      	bx	lr
	...

0800452c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800452c:	b480      	push	{r7}
 800452e:	b085      	sub	sp, #20
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
 8004534:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	4a41      	ldr	r2, [pc, #260]	; (8004644 <TIM_Base_SetConfig+0x118>)
 8004540:	4293      	cmp	r3, r2
 8004542:	d013      	beq.n	800456c <TIM_Base_SetConfig+0x40>
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800454a:	d00f      	beq.n	800456c <TIM_Base_SetConfig+0x40>
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	4a3e      	ldr	r2, [pc, #248]	; (8004648 <TIM_Base_SetConfig+0x11c>)
 8004550:	4293      	cmp	r3, r2
 8004552:	d00b      	beq.n	800456c <TIM_Base_SetConfig+0x40>
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	4a3d      	ldr	r2, [pc, #244]	; (800464c <TIM_Base_SetConfig+0x120>)
 8004558:	4293      	cmp	r3, r2
 800455a:	d007      	beq.n	800456c <TIM_Base_SetConfig+0x40>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	4a3c      	ldr	r2, [pc, #240]	; (8004650 <TIM_Base_SetConfig+0x124>)
 8004560:	4293      	cmp	r3, r2
 8004562:	d003      	beq.n	800456c <TIM_Base_SetConfig+0x40>
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	4a3b      	ldr	r2, [pc, #236]	; (8004654 <TIM_Base_SetConfig+0x128>)
 8004568:	4293      	cmp	r3, r2
 800456a:	d108      	bne.n	800457e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004572:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	68fa      	ldr	r2, [r7, #12]
 800457a:	4313      	orrs	r3, r2
 800457c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	4a30      	ldr	r2, [pc, #192]	; (8004644 <TIM_Base_SetConfig+0x118>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d01f      	beq.n	80045c6 <TIM_Base_SetConfig+0x9a>
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800458c:	d01b      	beq.n	80045c6 <TIM_Base_SetConfig+0x9a>
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	4a2d      	ldr	r2, [pc, #180]	; (8004648 <TIM_Base_SetConfig+0x11c>)
 8004592:	4293      	cmp	r3, r2
 8004594:	d017      	beq.n	80045c6 <TIM_Base_SetConfig+0x9a>
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	4a2c      	ldr	r2, [pc, #176]	; (800464c <TIM_Base_SetConfig+0x120>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d013      	beq.n	80045c6 <TIM_Base_SetConfig+0x9a>
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	4a2b      	ldr	r2, [pc, #172]	; (8004650 <TIM_Base_SetConfig+0x124>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d00f      	beq.n	80045c6 <TIM_Base_SetConfig+0x9a>
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	4a2b      	ldr	r2, [pc, #172]	; (8004658 <TIM_Base_SetConfig+0x12c>)
 80045aa:	4293      	cmp	r3, r2
 80045ac:	d00b      	beq.n	80045c6 <TIM_Base_SetConfig+0x9a>
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	4a2a      	ldr	r2, [pc, #168]	; (800465c <TIM_Base_SetConfig+0x130>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d007      	beq.n	80045c6 <TIM_Base_SetConfig+0x9a>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	4a29      	ldr	r2, [pc, #164]	; (8004660 <TIM_Base_SetConfig+0x134>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d003      	beq.n	80045c6 <TIM_Base_SetConfig+0x9a>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	4a24      	ldr	r2, [pc, #144]	; (8004654 <TIM_Base_SetConfig+0x128>)
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d108      	bne.n	80045d8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80045cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	68fa      	ldr	r2, [r7, #12]
 80045d4:	4313      	orrs	r3, r2
 80045d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	695b      	ldr	r3, [r3, #20]
 80045e2:	4313      	orrs	r3, r2
 80045e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	68fa      	ldr	r2, [r7, #12]
 80045ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	689a      	ldr	r2, [r3, #8]
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	681a      	ldr	r2, [r3, #0]
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	4a11      	ldr	r2, [pc, #68]	; (8004644 <TIM_Base_SetConfig+0x118>)
 8004600:	4293      	cmp	r3, r2
 8004602:	d013      	beq.n	800462c <TIM_Base_SetConfig+0x100>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	4a12      	ldr	r2, [pc, #72]	; (8004650 <TIM_Base_SetConfig+0x124>)
 8004608:	4293      	cmp	r3, r2
 800460a:	d00f      	beq.n	800462c <TIM_Base_SetConfig+0x100>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	4a12      	ldr	r2, [pc, #72]	; (8004658 <TIM_Base_SetConfig+0x12c>)
 8004610:	4293      	cmp	r3, r2
 8004612:	d00b      	beq.n	800462c <TIM_Base_SetConfig+0x100>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	4a11      	ldr	r2, [pc, #68]	; (800465c <TIM_Base_SetConfig+0x130>)
 8004618:	4293      	cmp	r3, r2
 800461a:	d007      	beq.n	800462c <TIM_Base_SetConfig+0x100>
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	4a10      	ldr	r2, [pc, #64]	; (8004660 <TIM_Base_SetConfig+0x134>)
 8004620:	4293      	cmp	r3, r2
 8004622:	d003      	beq.n	800462c <TIM_Base_SetConfig+0x100>
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	4a0b      	ldr	r2, [pc, #44]	; (8004654 <TIM_Base_SetConfig+0x128>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d103      	bne.n	8004634 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	691a      	ldr	r2, [r3, #16]
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2201      	movs	r2, #1
 8004638:	615a      	str	r2, [r3, #20]
}
 800463a:	bf00      	nop
 800463c:	3714      	adds	r7, #20
 800463e:	46bd      	mov	sp, r7
 8004640:	bc80      	pop	{r7}
 8004642:	4770      	bx	lr
 8004644:	40012c00 	.word	0x40012c00
 8004648:	40000400 	.word	0x40000400
 800464c:	40000800 	.word	0x40000800
 8004650:	40013400 	.word	0x40013400
 8004654:	40015000 	.word	0x40015000
 8004658:	40014000 	.word	0x40014000
 800465c:	40014400 	.word	0x40014400
 8004660:	40014800 	.word	0x40014800

08004664 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004664:	b480      	push	{r7}
 8004666:	b087      	sub	sp, #28
 8004668:	af00      	add	r7, sp, #0
 800466a:	6078      	str	r0, [r7, #4]
 800466c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6a1b      	ldr	r3, [r3, #32]
 8004672:	f023 0201 	bic.w	r2, r3, #1
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	6a1b      	ldr	r3, [r3, #32]
 800467e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	699b      	ldr	r3, [r3, #24]
 800468a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004692:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004696:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f023 0303 	bic.w	r3, r3, #3
 800469e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68fa      	ldr	r2, [r7, #12]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80046aa:	697b      	ldr	r3, [r7, #20]
 80046ac:	f023 0302 	bic.w	r3, r3, #2
 80046b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	697a      	ldr	r2, [r7, #20]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	4a30      	ldr	r2, [pc, #192]	; (8004780 <TIM_OC1_SetConfig+0x11c>)
 80046c0:	4293      	cmp	r3, r2
 80046c2:	d013      	beq.n	80046ec <TIM_OC1_SetConfig+0x88>
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	4a2f      	ldr	r2, [pc, #188]	; (8004784 <TIM_OC1_SetConfig+0x120>)
 80046c8:	4293      	cmp	r3, r2
 80046ca:	d00f      	beq.n	80046ec <TIM_OC1_SetConfig+0x88>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	4a2e      	ldr	r2, [pc, #184]	; (8004788 <TIM_OC1_SetConfig+0x124>)
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d00b      	beq.n	80046ec <TIM_OC1_SetConfig+0x88>
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	4a2d      	ldr	r2, [pc, #180]	; (800478c <TIM_OC1_SetConfig+0x128>)
 80046d8:	4293      	cmp	r3, r2
 80046da:	d007      	beq.n	80046ec <TIM_OC1_SetConfig+0x88>
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	4a2c      	ldr	r2, [pc, #176]	; (8004790 <TIM_OC1_SetConfig+0x12c>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d003      	beq.n	80046ec <TIM_OC1_SetConfig+0x88>
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	4a2b      	ldr	r2, [pc, #172]	; (8004794 <TIM_OC1_SetConfig+0x130>)
 80046e8:	4293      	cmp	r3, r2
 80046ea:	d10c      	bne.n	8004706 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80046ec:	697b      	ldr	r3, [r7, #20]
 80046ee:	f023 0308 	bic.w	r3, r3, #8
 80046f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	68db      	ldr	r3, [r3, #12]
 80046f8:	697a      	ldr	r2, [r7, #20]
 80046fa:	4313      	orrs	r3, r2
 80046fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80046fe:	697b      	ldr	r3, [r7, #20]
 8004700:	f023 0304 	bic.w	r3, r3, #4
 8004704:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	4a1d      	ldr	r2, [pc, #116]	; (8004780 <TIM_OC1_SetConfig+0x11c>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d013      	beq.n	8004736 <TIM_OC1_SetConfig+0xd2>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	4a1c      	ldr	r2, [pc, #112]	; (8004784 <TIM_OC1_SetConfig+0x120>)
 8004712:	4293      	cmp	r3, r2
 8004714:	d00f      	beq.n	8004736 <TIM_OC1_SetConfig+0xd2>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4a1b      	ldr	r2, [pc, #108]	; (8004788 <TIM_OC1_SetConfig+0x124>)
 800471a:	4293      	cmp	r3, r2
 800471c:	d00b      	beq.n	8004736 <TIM_OC1_SetConfig+0xd2>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	4a1a      	ldr	r2, [pc, #104]	; (800478c <TIM_OC1_SetConfig+0x128>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d007      	beq.n	8004736 <TIM_OC1_SetConfig+0xd2>
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	4a19      	ldr	r2, [pc, #100]	; (8004790 <TIM_OC1_SetConfig+0x12c>)
 800472a:	4293      	cmp	r3, r2
 800472c:	d003      	beq.n	8004736 <TIM_OC1_SetConfig+0xd2>
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	4a18      	ldr	r2, [pc, #96]	; (8004794 <TIM_OC1_SetConfig+0x130>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d111      	bne.n	800475a <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004736:	693b      	ldr	r3, [r7, #16]
 8004738:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800473c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800473e:	693b      	ldr	r3, [r7, #16]
 8004740:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004744:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	695b      	ldr	r3, [r3, #20]
 800474a:	693a      	ldr	r2, [r7, #16]
 800474c:	4313      	orrs	r3, r2
 800474e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	699b      	ldr	r3, [r3, #24]
 8004754:	693a      	ldr	r2, [r7, #16]
 8004756:	4313      	orrs	r3, r2
 8004758:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	693a      	ldr	r2, [r7, #16]
 800475e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	68fa      	ldr	r2, [r7, #12]
 8004764:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004766:	683b      	ldr	r3, [r7, #0]
 8004768:	685a      	ldr	r2, [r3, #4]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	697a      	ldr	r2, [r7, #20]
 8004772:	621a      	str	r2, [r3, #32]
}
 8004774:	bf00      	nop
 8004776:	371c      	adds	r7, #28
 8004778:	46bd      	mov	sp, r7
 800477a:	bc80      	pop	{r7}
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	40012c00 	.word	0x40012c00
 8004784:	40013400 	.word	0x40013400
 8004788:	40014000 	.word	0x40014000
 800478c:	40014400 	.word	0x40014400
 8004790:	40014800 	.word	0x40014800
 8004794:	40015000 	.word	0x40015000

08004798 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004798:	b480      	push	{r7}
 800479a:	b087      	sub	sp, #28
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
 80047a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6a1b      	ldr	r3, [r3, #32]
 80047a6:	f023 0210 	bic.w	r2, r3, #16
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6a1b      	ldr	r3, [r3, #32]
 80047b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	685b      	ldr	r3, [r3, #4]
 80047b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	699b      	ldr	r3, [r3, #24]
 80047be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80047c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80047ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80047d2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	021b      	lsls	r3, r3, #8
 80047da:	68fa      	ldr	r2, [r7, #12]
 80047dc:	4313      	orrs	r3, r2
 80047de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80047e0:	697b      	ldr	r3, [r7, #20]
 80047e2:	f023 0320 	bic.w	r3, r3, #32
 80047e6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	011b      	lsls	r3, r3, #4
 80047ee:	697a      	ldr	r2, [r7, #20]
 80047f0:	4313      	orrs	r3, r2
 80047f2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	4a2b      	ldr	r2, [pc, #172]	; (80048a4 <TIM_OC2_SetConfig+0x10c>)
 80047f8:	4293      	cmp	r3, r2
 80047fa:	d007      	beq.n	800480c <TIM_OC2_SetConfig+0x74>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	4a2a      	ldr	r2, [pc, #168]	; (80048a8 <TIM_OC2_SetConfig+0x110>)
 8004800:	4293      	cmp	r3, r2
 8004802:	d003      	beq.n	800480c <TIM_OC2_SetConfig+0x74>
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	4a29      	ldr	r2, [pc, #164]	; (80048ac <TIM_OC2_SetConfig+0x114>)
 8004808:	4293      	cmp	r3, r2
 800480a:	d10d      	bne.n	8004828 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004812:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	011b      	lsls	r3, r3, #4
 800481a:	697a      	ldr	r2, [r7, #20]
 800481c:	4313      	orrs	r3, r2
 800481e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004820:	697b      	ldr	r3, [r7, #20]
 8004822:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004826:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	4a1e      	ldr	r2, [pc, #120]	; (80048a4 <TIM_OC2_SetConfig+0x10c>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d013      	beq.n	8004858 <TIM_OC2_SetConfig+0xc0>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	4a1d      	ldr	r2, [pc, #116]	; (80048a8 <TIM_OC2_SetConfig+0x110>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d00f      	beq.n	8004858 <TIM_OC2_SetConfig+0xc0>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	4a1d      	ldr	r2, [pc, #116]	; (80048b0 <TIM_OC2_SetConfig+0x118>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d00b      	beq.n	8004858 <TIM_OC2_SetConfig+0xc0>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	4a1c      	ldr	r2, [pc, #112]	; (80048b4 <TIM_OC2_SetConfig+0x11c>)
 8004844:	4293      	cmp	r3, r2
 8004846:	d007      	beq.n	8004858 <TIM_OC2_SetConfig+0xc0>
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	4a1b      	ldr	r2, [pc, #108]	; (80048b8 <TIM_OC2_SetConfig+0x120>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d003      	beq.n	8004858 <TIM_OC2_SetConfig+0xc0>
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	4a16      	ldr	r2, [pc, #88]	; (80048ac <TIM_OC2_SetConfig+0x114>)
 8004854:	4293      	cmp	r3, r2
 8004856:	d113      	bne.n	8004880 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004858:	693b      	ldr	r3, [r7, #16]
 800485a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800485e:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004866:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	695b      	ldr	r3, [r3, #20]
 800486c:	009b      	lsls	r3, r3, #2
 800486e:	693a      	ldr	r2, [r7, #16]
 8004870:	4313      	orrs	r3, r2
 8004872:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	699b      	ldr	r3, [r3, #24]
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	693a      	ldr	r2, [r7, #16]
 800487c:	4313      	orrs	r3, r2
 800487e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	693a      	ldr	r2, [r7, #16]
 8004884:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	68fa      	ldr	r2, [r7, #12]
 800488a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	685a      	ldr	r2, [r3, #4]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	697a      	ldr	r2, [r7, #20]
 8004898:	621a      	str	r2, [r3, #32]
}
 800489a:	bf00      	nop
 800489c:	371c      	adds	r7, #28
 800489e:	46bd      	mov	sp, r7
 80048a0:	bc80      	pop	{r7}
 80048a2:	4770      	bx	lr
 80048a4:	40012c00 	.word	0x40012c00
 80048a8:	40013400 	.word	0x40013400
 80048ac:	40015000 	.word	0x40015000
 80048b0:	40014000 	.word	0x40014000
 80048b4:	40014400 	.word	0x40014400
 80048b8:	40014800 	.word	0x40014800

080048bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80048bc:	b480      	push	{r7}
 80048be:	b087      	sub	sp, #28
 80048c0:	af00      	add	r7, sp, #0
 80048c2:	6078      	str	r0, [r7, #4]
 80048c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	6a1b      	ldr	r3, [r3, #32]
 80048ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6a1b      	ldr	r3, [r3, #32]
 80048d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	69db      	ldr	r3, [r3, #28]
 80048e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	f023 0303 	bic.w	r3, r3, #3
 80048f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	68fa      	ldr	r2, [r7, #12]
 80048fe:	4313      	orrs	r3, r2
 8004900:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004908:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	689b      	ldr	r3, [r3, #8]
 800490e:	021b      	lsls	r3, r3, #8
 8004910:	697a      	ldr	r2, [r7, #20]
 8004912:	4313      	orrs	r3, r2
 8004914:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	4a2b      	ldr	r2, [pc, #172]	; (80049c8 <TIM_OC3_SetConfig+0x10c>)
 800491a:	4293      	cmp	r3, r2
 800491c:	d007      	beq.n	800492e <TIM_OC3_SetConfig+0x72>
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	4a2a      	ldr	r2, [pc, #168]	; (80049cc <TIM_OC3_SetConfig+0x110>)
 8004922:	4293      	cmp	r3, r2
 8004924:	d003      	beq.n	800492e <TIM_OC3_SetConfig+0x72>
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	4a29      	ldr	r2, [pc, #164]	; (80049d0 <TIM_OC3_SetConfig+0x114>)
 800492a:	4293      	cmp	r3, r2
 800492c:	d10d      	bne.n	800494a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004934:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004936:	683b      	ldr	r3, [r7, #0]
 8004938:	68db      	ldr	r3, [r3, #12]
 800493a:	021b      	lsls	r3, r3, #8
 800493c:	697a      	ldr	r2, [r7, #20]
 800493e:	4313      	orrs	r3, r2
 8004940:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004942:	697b      	ldr	r3, [r7, #20]
 8004944:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004948:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	4a1e      	ldr	r2, [pc, #120]	; (80049c8 <TIM_OC3_SetConfig+0x10c>)
 800494e:	4293      	cmp	r3, r2
 8004950:	d013      	beq.n	800497a <TIM_OC3_SetConfig+0xbe>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	4a1d      	ldr	r2, [pc, #116]	; (80049cc <TIM_OC3_SetConfig+0x110>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d00f      	beq.n	800497a <TIM_OC3_SetConfig+0xbe>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	4a1d      	ldr	r2, [pc, #116]	; (80049d4 <TIM_OC3_SetConfig+0x118>)
 800495e:	4293      	cmp	r3, r2
 8004960:	d00b      	beq.n	800497a <TIM_OC3_SetConfig+0xbe>
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4a1c      	ldr	r2, [pc, #112]	; (80049d8 <TIM_OC3_SetConfig+0x11c>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d007      	beq.n	800497a <TIM_OC3_SetConfig+0xbe>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	4a1b      	ldr	r2, [pc, #108]	; (80049dc <TIM_OC3_SetConfig+0x120>)
 800496e:	4293      	cmp	r3, r2
 8004970:	d003      	beq.n	800497a <TIM_OC3_SetConfig+0xbe>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4a16      	ldr	r2, [pc, #88]	; (80049d0 <TIM_OC3_SetConfig+0x114>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d113      	bne.n	80049a2 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004980:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004988:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	695b      	ldr	r3, [r3, #20]
 800498e:	011b      	lsls	r3, r3, #4
 8004990:	693a      	ldr	r2, [r7, #16]
 8004992:	4313      	orrs	r3, r2
 8004994:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004996:	683b      	ldr	r3, [r7, #0]
 8004998:	699b      	ldr	r3, [r3, #24]
 800499a:	011b      	lsls	r3, r3, #4
 800499c:	693a      	ldr	r2, [r7, #16]
 800499e:	4313      	orrs	r3, r2
 80049a0:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	693a      	ldr	r2, [r7, #16]
 80049a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	68fa      	ldr	r2, [r7, #12]
 80049ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80049ae:	683b      	ldr	r3, [r7, #0]
 80049b0:	685a      	ldr	r2, [r3, #4]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	697a      	ldr	r2, [r7, #20]
 80049ba:	621a      	str	r2, [r3, #32]
}
 80049bc:	bf00      	nop
 80049be:	371c      	adds	r7, #28
 80049c0:	46bd      	mov	sp, r7
 80049c2:	bc80      	pop	{r7}
 80049c4:	4770      	bx	lr
 80049c6:	bf00      	nop
 80049c8:	40012c00 	.word	0x40012c00
 80049cc:	40013400 	.word	0x40013400
 80049d0:	40015000 	.word	0x40015000
 80049d4:	40014000 	.word	0x40014000
 80049d8:	40014400 	.word	0x40014400
 80049dc:	40014800 	.word	0x40014800

080049e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b087      	sub	sp, #28
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
 80049e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a1b      	ldr	r3, [r3, #32]
 80049ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6a1b      	ldr	r3, [r3, #32]
 80049fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	69db      	ldr	r3, [r3, #28]
 8004a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a0e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a1a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	021b      	lsls	r3, r3, #8
 8004a22:	68fa      	ldr	r2, [r7, #12]
 8004a24:	4313      	orrs	r3, r2
 8004a26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a2e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	689b      	ldr	r3, [r3, #8]
 8004a34:	031b      	lsls	r3, r3, #12
 8004a36:	693a      	ldr	r2, [r7, #16]
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	4a19      	ldr	r2, [pc, #100]	; (8004aa4 <TIM_OC4_SetConfig+0xc4>)
 8004a40:	4293      	cmp	r3, r2
 8004a42:	d013      	beq.n	8004a6c <TIM_OC4_SetConfig+0x8c>
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	4a18      	ldr	r2, [pc, #96]	; (8004aa8 <TIM_OC4_SetConfig+0xc8>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d00f      	beq.n	8004a6c <TIM_OC4_SetConfig+0x8c>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	4a17      	ldr	r2, [pc, #92]	; (8004aac <TIM_OC4_SetConfig+0xcc>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d00b      	beq.n	8004a6c <TIM_OC4_SetConfig+0x8c>
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	4a16      	ldr	r2, [pc, #88]	; (8004ab0 <TIM_OC4_SetConfig+0xd0>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d007      	beq.n	8004a6c <TIM_OC4_SetConfig+0x8c>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	4a15      	ldr	r2, [pc, #84]	; (8004ab4 <TIM_OC4_SetConfig+0xd4>)
 8004a60:	4293      	cmp	r3, r2
 8004a62:	d003      	beq.n	8004a6c <TIM_OC4_SetConfig+0x8c>
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	4a14      	ldr	r2, [pc, #80]	; (8004ab8 <TIM_OC4_SetConfig+0xd8>)
 8004a68:	4293      	cmp	r3, r2
 8004a6a:	d109      	bne.n	8004a80 <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a6c:	697b      	ldr	r3, [r7, #20]
 8004a6e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a72:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	695b      	ldr	r3, [r3, #20]
 8004a78:	019b      	lsls	r3, r3, #6
 8004a7a:	697a      	ldr	r2, [r7, #20]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	697a      	ldr	r2, [r7, #20]
 8004a84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	68fa      	ldr	r2, [r7, #12]
 8004a8a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	685a      	ldr	r2, [r3, #4]
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	693a      	ldr	r2, [r7, #16]
 8004a98:	621a      	str	r2, [r3, #32]
}
 8004a9a:	bf00      	nop
 8004a9c:	371c      	adds	r7, #28
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bc80      	pop	{r7}
 8004aa2:	4770      	bx	lr
 8004aa4:	40012c00 	.word	0x40012c00
 8004aa8:	40013400 	.word	0x40013400
 8004aac:	40014000 	.word	0x40014000
 8004ab0:	40014400 	.word	0x40014400
 8004ab4:	40014800 	.word	0x40014800
 8004ab8:	40015000 	.word	0x40015000

08004abc <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004abc:	b480      	push	{r7}
 8004abe:	b087      	sub	sp, #28
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
 8004ac4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6a1b      	ldr	r3, [r3, #32]
 8004aca:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	6a1b      	ldr	r3, [r3, #32]
 8004ad6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ae2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004aee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	68fa      	ldr	r2, [r7, #12]
 8004af6:	4313      	orrs	r3, r2
 8004af8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8004b00:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	689b      	ldr	r3, [r3, #8]
 8004b06:	041b      	lsls	r3, r3, #16
 8004b08:	693a      	ldr	r2, [r7, #16]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	4a19      	ldr	r2, [pc, #100]	; (8004b78 <TIM_OC5_SetConfig+0xbc>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d013      	beq.n	8004b3e <TIM_OC5_SetConfig+0x82>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	4a18      	ldr	r2, [pc, #96]	; (8004b7c <TIM_OC5_SetConfig+0xc0>)
 8004b1a:	4293      	cmp	r3, r2
 8004b1c:	d00f      	beq.n	8004b3e <TIM_OC5_SetConfig+0x82>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	4a17      	ldr	r2, [pc, #92]	; (8004b80 <TIM_OC5_SetConfig+0xc4>)
 8004b22:	4293      	cmp	r3, r2
 8004b24:	d00b      	beq.n	8004b3e <TIM_OC5_SetConfig+0x82>
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	4a16      	ldr	r2, [pc, #88]	; (8004b84 <TIM_OC5_SetConfig+0xc8>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d007      	beq.n	8004b3e <TIM_OC5_SetConfig+0x82>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	4a15      	ldr	r2, [pc, #84]	; (8004b88 <TIM_OC5_SetConfig+0xcc>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d003      	beq.n	8004b3e <TIM_OC5_SetConfig+0x82>
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	4a14      	ldr	r2, [pc, #80]	; (8004b8c <TIM_OC5_SetConfig+0xd0>)
 8004b3a:	4293      	cmp	r3, r2
 8004b3c:	d109      	bne.n	8004b52 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b44:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	695b      	ldr	r3, [r3, #20]
 8004b4a:	021b      	lsls	r3, r3, #8
 8004b4c:	697a      	ldr	r2, [r7, #20]
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	697a      	ldr	r2, [r7, #20]
 8004b56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	68fa      	ldr	r2, [r7, #12]
 8004b5c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	685a      	ldr	r2, [r3, #4]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	693a      	ldr	r2, [r7, #16]
 8004b6a:	621a      	str	r2, [r3, #32]
}
 8004b6c:	bf00      	nop
 8004b6e:	371c      	adds	r7, #28
 8004b70:	46bd      	mov	sp, r7
 8004b72:	bc80      	pop	{r7}
 8004b74:	4770      	bx	lr
 8004b76:	bf00      	nop
 8004b78:	40012c00 	.word	0x40012c00
 8004b7c:	40013400 	.word	0x40013400
 8004b80:	40014000 	.word	0x40014000
 8004b84:	40014400 	.word	0x40014400
 8004b88:	40014800 	.word	0x40014800
 8004b8c:	40015000 	.word	0x40015000

08004b90 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b087      	sub	sp, #28
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
 8004b98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6a1b      	ldr	r3, [r3, #32]
 8004b9e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6a1b      	ldr	r3, [r3, #32]
 8004baa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004bbe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004bc2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	021b      	lsls	r3, r3, #8
 8004bca:	68fa      	ldr	r2, [r7, #12]
 8004bcc:	4313      	orrs	r3, r2
 8004bce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004bd6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	689b      	ldr	r3, [r3, #8]
 8004bdc:	051b      	lsls	r3, r3, #20
 8004bde:	693a      	ldr	r2, [r7, #16]
 8004be0:	4313      	orrs	r3, r2
 8004be2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	4a19      	ldr	r2, [pc, #100]	; (8004c4c <TIM_OC6_SetConfig+0xbc>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d013      	beq.n	8004c14 <TIM_OC6_SetConfig+0x84>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	4a18      	ldr	r2, [pc, #96]	; (8004c50 <TIM_OC6_SetConfig+0xc0>)
 8004bf0:	4293      	cmp	r3, r2
 8004bf2:	d00f      	beq.n	8004c14 <TIM_OC6_SetConfig+0x84>
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	4a17      	ldr	r2, [pc, #92]	; (8004c54 <TIM_OC6_SetConfig+0xc4>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d00b      	beq.n	8004c14 <TIM_OC6_SetConfig+0x84>
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	4a16      	ldr	r2, [pc, #88]	; (8004c58 <TIM_OC6_SetConfig+0xc8>)
 8004c00:	4293      	cmp	r3, r2
 8004c02:	d007      	beq.n	8004c14 <TIM_OC6_SetConfig+0x84>
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	4a15      	ldr	r2, [pc, #84]	; (8004c5c <TIM_OC6_SetConfig+0xcc>)
 8004c08:	4293      	cmp	r3, r2
 8004c0a:	d003      	beq.n	8004c14 <TIM_OC6_SetConfig+0x84>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	4a14      	ldr	r2, [pc, #80]	; (8004c60 <TIM_OC6_SetConfig+0xd0>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d109      	bne.n	8004c28 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004c1a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004c1c:	683b      	ldr	r3, [r7, #0]
 8004c1e:	695b      	ldr	r3, [r3, #20]
 8004c20:	029b      	lsls	r3, r3, #10
 8004c22:	697a      	ldr	r2, [r7, #20]
 8004c24:	4313      	orrs	r3, r2
 8004c26:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	697a      	ldr	r2, [r7, #20]
 8004c2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	68fa      	ldr	r2, [r7, #12]
 8004c32:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004c34:	683b      	ldr	r3, [r7, #0]
 8004c36:	685a      	ldr	r2, [r3, #4]
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	693a      	ldr	r2, [r7, #16]
 8004c40:	621a      	str	r2, [r3, #32]
}
 8004c42:	bf00      	nop
 8004c44:	371c      	adds	r7, #28
 8004c46:	46bd      	mov	sp, r7
 8004c48:	bc80      	pop	{r7}
 8004c4a:	4770      	bx	lr
 8004c4c:	40012c00 	.word	0x40012c00
 8004c50:	40013400 	.word	0x40013400
 8004c54:	40014000 	.word	0x40014000
 8004c58:	40014400 	.word	0x40014400
 8004c5c:	40014800 	.word	0x40014800
 8004c60:	40015000 	.word	0x40015000

08004c64 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004c64:	b480      	push	{r7}
 8004c66:	b087      	sub	sp, #28
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	60f8      	str	r0, [r7, #12]
 8004c6c:	60b9      	str	r1, [r7, #8]
 8004c6e:	607a      	str	r2, [r7, #4]
 8004c70:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	6a1b      	ldr	r3, [r3, #32]
 8004c76:	f023 0201 	bic.w	r2, r3, #1
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	699b      	ldr	r3, [r3, #24]
 8004c82:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6a1b      	ldr	r3, [r3, #32]
 8004c88:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	4a25      	ldr	r2, [pc, #148]	; (8004d24 <TIM_TI1_SetConfig+0xc0>)
 8004c8e:	4293      	cmp	r3, r2
 8004c90:	d017      	beq.n	8004cc2 <TIM_TI1_SetConfig+0x5e>
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c98:	d013      	beq.n	8004cc2 <TIM_TI1_SetConfig+0x5e>
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	4a22      	ldr	r2, [pc, #136]	; (8004d28 <TIM_TI1_SetConfig+0xc4>)
 8004c9e:	4293      	cmp	r3, r2
 8004ca0:	d00f      	beq.n	8004cc2 <TIM_TI1_SetConfig+0x5e>
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	4a21      	ldr	r2, [pc, #132]	; (8004d2c <TIM_TI1_SetConfig+0xc8>)
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	d00b      	beq.n	8004cc2 <TIM_TI1_SetConfig+0x5e>
 8004caa:	68fb      	ldr	r3, [r7, #12]
 8004cac:	4a20      	ldr	r2, [pc, #128]	; (8004d30 <TIM_TI1_SetConfig+0xcc>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d007      	beq.n	8004cc2 <TIM_TI1_SetConfig+0x5e>
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	4a1f      	ldr	r2, [pc, #124]	; (8004d34 <TIM_TI1_SetConfig+0xd0>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d003      	beq.n	8004cc2 <TIM_TI1_SetConfig+0x5e>
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	4a1e      	ldr	r2, [pc, #120]	; (8004d38 <TIM_TI1_SetConfig+0xd4>)
 8004cbe:	4293      	cmp	r3, r2
 8004cc0:	d101      	bne.n	8004cc6 <TIM_TI1_SetConfig+0x62>
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e000      	b.n	8004cc8 <TIM_TI1_SetConfig+0x64>
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d008      	beq.n	8004cde <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	f023 0303 	bic.w	r3, r3, #3
 8004cd2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004cd4:	697a      	ldr	r2, [r7, #20]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	617b      	str	r3, [r7, #20]
 8004cdc:	e003      	b.n	8004ce6 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	f043 0301 	orr.w	r3, r3, #1
 8004ce4:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ce6:	697b      	ldr	r3, [r7, #20]
 8004ce8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004cec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	011b      	lsls	r3, r3, #4
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	697a      	ldr	r2, [r7, #20]
 8004cf6:	4313      	orrs	r3, r2
 8004cf8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	f023 030a 	bic.w	r3, r3, #10
 8004d00:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	f003 030a 	and.w	r3, r3, #10
 8004d08:	693a      	ldr	r2, [r7, #16]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	697a      	ldr	r2, [r7, #20]
 8004d12:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	693a      	ldr	r2, [r7, #16]
 8004d18:	621a      	str	r2, [r3, #32]
}
 8004d1a:	bf00      	nop
 8004d1c:	371c      	adds	r7, #28
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bc80      	pop	{r7}
 8004d22:	4770      	bx	lr
 8004d24:	40012c00 	.word	0x40012c00
 8004d28:	40000400 	.word	0x40000400
 8004d2c:	40000800 	.word	0x40000800
 8004d30:	40013400 	.word	0x40013400
 8004d34:	40014000 	.word	0x40014000
 8004d38:	40015000 	.word	0x40015000

08004d3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b087      	sub	sp, #28
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	60f8      	str	r0, [r7, #12]
 8004d44:	60b9      	str	r1, [r7, #8]
 8004d46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	6a1b      	ldr	r3, [r3, #32]
 8004d4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	6a1b      	ldr	r3, [r3, #32]
 8004d52:	f023 0201 	bic.w	r2, r3, #1
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	699b      	ldr	r3, [r3, #24]
 8004d5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	011b      	lsls	r3, r3, #4
 8004d6c:	693a      	ldr	r2, [r7, #16]
 8004d6e:	4313      	orrs	r3, r2
 8004d70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004d72:	697b      	ldr	r3, [r7, #20]
 8004d74:	f023 030a 	bic.w	r3, r3, #10
 8004d78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004d7a:	697a      	ldr	r2, [r7, #20]
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	4313      	orrs	r3, r2
 8004d80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	693a      	ldr	r2, [r7, #16]
 8004d86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	697a      	ldr	r2, [r7, #20]
 8004d8c:	621a      	str	r2, [r3, #32]
}
 8004d8e:	bf00      	nop
 8004d90:	371c      	adds	r7, #28
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bc80      	pop	{r7}
 8004d96:	4770      	bx	lr

08004d98 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004d98:	b480      	push	{r7}
 8004d9a:	b087      	sub	sp, #28
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	60f8      	str	r0, [r7, #12]
 8004da0:	60b9      	str	r1, [r7, #8]
 8004da2:	607a      	str	r2, [r7, #4]
 8004da4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6a1b      	ldr	r3, [r3, #32]
 8004daa:	f023 0210 	bic.w	r2, r3, #16
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	699b      	ldr	r3, [r3, #24]
 8004db6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	6a1b      	ldr	r3, [r3, #32]
 8004dbc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004dc4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	021b      	lsls	r3, r3, #8
 8004dca:	697a      	ldr	r2, [r7, #20]
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004dd6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	031b      	lsls	r3, r3, #12
 8004ddc:	b29b      	uxth	r3, r3
 8004dde:	697a      	ldr	r2, [r7, #20]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004dea:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004dec:	68bb      	ldr	r3, [r7, #8]
 8004dee:	011b      	lsls	r3, r3, #4
 8004df0:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004df4:	693a      	ldr	r2, [r7, #16]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	697a      	ldr	r2, [r7, #20]
 8004dfe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	693a      	ldr	r2, [r7, #16]
 8004e04:	621a      	str	r2, [r3, #32]
}
 8004e06:	bf00      	nop
 8004e08:	371c      	adds	r7, #28
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bc80      	pop	{r7}
 8004e0e:	4770      	bx	lr

08004e10 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b087      	sub	sp, #28
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	60f8      	str	r0, [r7, #12]
 8004e18:	60b9      	str	r1, [r7, #8]
 8004e1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	6a1b      	ldr	r3, [r3, #32]
 8004e20:	f023 0210 	bic.w	r2, r3, #16
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	699b      	ldr	r3, [r3, #24]
 8004e2c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	6a1b      	ldr	r3, [r3, #32]
 8004e32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e34:	697b      	ldr	r3, [r7, #20]
 8004e36:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004e3a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	031b      	lsls	r3, r3, #12
 8004e40:	697a      	ldr	r2, [r7, #20]
 8004e42:	4313      	orrs	r3, r2
 8004e44:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004e4c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e4e:	68bb      	ldr	r3, [r7, #8]
 8004e50:	011b      	lsls	r3, r3, #4
 8004e52:	693a      	ldr	r2, [r7, #16]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	697a      	ldr	r2, [r7, #20]
 8004e5c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	693a      	ldr	r2, [r7, #16]
 8004e62:	621a      	str	r2, [r3, #32]
}
 8004e64:	bf00      	nop
 8004e66:	371c      	adds	r7, #28
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	bc80      	pop	{r7}
 8004e6c:	4770      	bx	lr

08004e6e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004e6e:	b480      	push	{r7}
 8004e70:	b087      	sub	sp, #28
 8004e72:	af00      	add	r7, sp, #0
 8004e74:	60f8      	str	r0, [r7, #12]
 8004e76:	60b9      	str	r1, [r7, #8]
 8004e78:	607a      	str	r2, [r7, #4]
 8004e7a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	6a1b      	ldr	r3, [r3, #32]
 8004e80:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	69db      	ldr	r3, [r3, #28]
 8004e8c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	6a1b      	ldr	r3, [r3, #32]
 8004e92:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	f023 0303 	bic.w	r3, r3, #3
 8004e9a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004e9c:	697a      	ldr	r2, [r7, #20]
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004ea4:	697b      	ldr	r3, [r7, #20]
 8004ea6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004eaa:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	011b      	lsls	r3, r3, #4
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	697a      	ldr	r2, [r7, #20]
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004eb8:	693b      	ldr	r3, [r7, #16]
 8004eba:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8004ebe:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	021b      	lsls	r3, r3, #8
 8004ec4:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004ec8:	693a      	ldr	r2, [r7, #16]
 8004eca:	4313      	orrs	r3, r2
 8004ecc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	697a      	ldr	r2, [r7, #20]
 8004ed2:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	693a      	ldr	r2, [r7, #16]
 8004ed8:	621a      	str	r2, [r3, #32]
}
 8004eda:	bf00      	nop
 8004edc:	371c      	adds	r7, #28
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	bc80      	pop	{r7}
 8004ee2:	4770      	bx	lr

08004ee4 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004ee4:	b480      	push	{r7}
 8004ee6:	b087      	sub	sp, #28
 8004ee8:	af00      	add	r7, sp, #0
 8004eea:	60f8      	str	r0, [r7, #12]
 8004eec:	60b9      	str	r1, [r7, #8]
 8004eee:	607a      	str	r2, [r7, #4]
 8004ef0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	6a1b      	ldr	r3, [r3, #32]
 8004ef6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	69db      	ldr	r3, [r3, #28]
 8004f02:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	6a1b      	ldr	r3, [r3, #32]
 8004f08:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f10:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	021b      	lsls	r3, r3, #8
 8004f16:	697a      	ldr	r2, [r7, #20]
 8004f18:	4313      	orrs	r3, r2
 8004f1a:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004f1c:	697b      	ldr	r3, [r7, #20]
 8004f1e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004f22:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	031b      	lsls	r3, r3, #12
 8004f28:	b29b      	uxth	r3, r3
 8004f2a:	697a      	ldr	r2, [r7, #20]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004f30:	693b      	ldr	r3, [r7, #16]
 8004f32:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004f36:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	031b      	lsls	r3, r3, #12
 8004f3c:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8004f40:	693a      	ldr	r2, [r7, #16]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	697a      	ldr	r2, [r7, #20]
 8004f4a:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	693a      	ldr	r2, [r7, #16]
 8004f50:	621a      	str	r2, [r3, #32]
}
 8004f52:	bf00      	nop
 8004f54:	371c      	adds	r7, #28
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bc80      	pop	{r7}
 8004f5a:	4770      	bx	lr

08004f5c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b085      	sub	sp, #20
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	689b      	ldr	r3, [r3, #8]
 8004f6a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f72:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004f74:	683a      	ldr	r2, [r7, #0]
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	f043 0307 	orr.w	r3, r3, #7
 8004f7e:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	68fa      	ldr	r2, [r7, #12]
 8004f84:	609a      	str	r2, [r3, #8]
}
 8004f86:	bf00      	nop
 8004f88:	3714      	adds	r7, #20
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bc80      	pop	{r7}
 8004f8e:	4770      	bx	lr

08004f90 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b087      	sub	sp, #28
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	60b9      	str	r1, [r7, #8]
 8004f9a:	607a      	str	r2, [r7, #4]
 8004f9c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	689b      	ldr	r3, [r3, #8]
 8004fa2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004faa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	021a      	lsls	r2, r3, #8
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	431a      	orrs	r2, r3
 8004fb4:	68bb      	ldr	r3, [r7, #8]
 8004fb6:	4313      	orrs	r3, r2
 8004fb8:	697a      	ldr	r2, [r7, #20]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	697a      	ldr	r2, [r7, #20]
 8004fc2:	609a      	str	r2, [r3, #8]
}
 8004fc4:	bf00      	nop
 8004fc6:	371c      	adds	r7, #28
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	bc80      	pop	{r7}
 8004fcc:	4770      	bx	lr

08004fce <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004fce:	b480      	push	{r7}
 8004fd0:	b087      	sub	sp, #28
 8004fd2:	af00      	add	r7, sp, #0
 8004fd4:	60f8      	str	r0, [r7, #12]
 8004fd6:	60b9      	str	r1, [r7, #8]
 8004fd8:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	f003 031f 	and.w	r3, r3, #31
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8004fe6:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	6a1a      	ldr	r2, [r3, #32]
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	43db      	mvns	r3, r3
 8004ff0:	401a      	ands	r2, r3
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	6a1a      	ldr	r2, [r3, #32]
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	f003 031f 	and.w	r3, r3, #31
 8005000:	6879      	ldr	r1, [r7, #4]
 8005002:	fa01 f303 	lsl.w	r3, r1, r3
 8005006:	431a      	orrs	r2, r3
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	621a      	str	r2, [r3, #32]
}
 800500c:	bf00      	nop
 800500e:	371c      	adds	r7, #28
 8005010:	46bd      	mov	sp, r7
 8005012:	bc80      	pop	{r7}
 8005014:	4770      	bx	lr
	...

08005018 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005018:	b480      	push	{r7}
 800501a:	b085      	sub	sp, #20
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005028:	2b01      	cmp	r3, #1
 800502a:	d101      	bne.n	8005030 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800502c:	2302      	movs	r3, #2
 800502e:	e06d      	b.n	800510c <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2201      	movs	r2, #1
 8005034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2202      	movs	r2, #2
 800503c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a30      	ldr	r2, [pc, #192]	; (8005118 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d009      	beq.n	800506e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a2f      	ldr	r2, [pc, #188]	; (800511c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d004      	beq.n	800506e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a2d      	ldr	r2, [pc, #180]	; (8005120 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d108      	bne.n	8005080 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005074:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005076:	683b      	ldr	r3, [r7, #0]
 8005078:	685b      	ldr	r3, [r3, #4]
 800507a:	68fa      	ldr	r2, [r7, #12]
 800507c:	4313      	orrs	r3, r2
 800507e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005086:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	68fa      	ldr	r2, [r7, #12]
 800508e:	4313      	orrs	r3, r2
 8005090:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	68fa      	ldr	r2, [r7, #12]
 8005098:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a1e      	ldr	r2, [pc, #120]	; (8005118 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d01d      	beq.n	80050e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80050ac:	d018      	beq.n	80050e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a1c      	ldr	r2, [pc, #112]	; (8005124 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80050b4:	4293      	cmp	r3, r2
 80050b6:	d013      	beq.n	80050e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	4a1a      	ldr	r2, [pc, #104]	; (8005128 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d00e      	beq.n	80050e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a15      	ldr	r2, [pc, #84]	; (800511c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d009      	beq.n	80050e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	4a16      	ldr	r2, [pc, #88]	; (800512c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80050d2:	4293      	cmp	r3, r2
 80050d4:	d004      	beq.n	80050e0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	4a11      	ldr	r2, [pc, #68]	; (8005120 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d10c      	bne.n	80050fa <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80050e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	689b      	ldr	r3, [r3, #8]
 80050ec:	68ba      	ldr	r2, [r7, #8]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	68ba      	ldr	r2, [r7, #8]
 80050f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2201      	movs	r2, #1
 80050fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2200      	movs	r2, #0
 8005106:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800510a:	2300      	movs	r3, #0
}
 800510c:	4618      	mov	r0, r3
 800510e:	3714      	adds	r7, #20
 8005110:	46bd      	mov	sp, r7
 8005112:	bc80      	pop	{r7}
 8005114:	4770      	bx	lr
 8005116:	bf00      	nop
 8005118:	40012c00 	.word	0x40012c00
 800511c:	40013400 	.word	0x40013400
 8005120:	40015000 	.word	0x40015000
 8005124:	40000400 	.word	0x40000400
 8005128:	40000800 	.word	0x40000800
 800512c:	40014000 	.word	0x40014000

08005130 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005130:	b480      	push	{r7}
 8005132:	b083      	sub	sp, #12
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005138:	bf00      	nop
 800513a:	370c      	adds	r7, #12
 800513c:	46bd      	mov	sp, r7
 800513e:	bc80      	pop	{r7}
 8005140:	4770      	bx	lr

08005142 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005142:	b480      	push	{r7}
 8005144:	b083      	sub	sp, #12
 8005146:	af00      	add	r7, sp, #0
 8005148:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800514a:	bf00      	nop
 800514c:	370c      	adds	r7, #12
 800514e:	46bd      	mov	sp, r7
 8005150:	bc80      	pop	{r7}
 8005152:	4770      	bx	lr

08005154 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005154:	b480      	push	{r7}
 8005156:	b083      	sub	sp, #12
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800515c:	bf00      	nop
 800515e:	370c      	adds	r7, #12
 8005160:	46bd      	mov	sp, r7
 8005162:	bc80      	pop	{r7}
 8005164:	4770      	bx	lr
	...

08005168 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005168:	b580      	push	{r7, lr}
 800516a:	b082      	sub	sp, #8
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d101      	bne.n	800517a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005176:	2301      	movs	r3, #1
 8005178:	e0a7      	b.n	80052ca <HAL_I2C_Init+0x162>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005180:	b2db      	uxtb	r3, r3
 8005182:	2b00      	cmp	r3, #0
 8005184:	d12c      	bne.n	80051e0 <HAL_I2C_Init+0x78>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2200      	movs	r2, #0
 800518a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    /* Init the I2C Callback settings */
    hi2c->MasterTxCpltCallback = HAL_I2C_MasterTxCpltCallback; /* Legacy weak MasterTxCpltCallback */
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a50      	ldr	r2, [pc, #320]	; (80052d4 <HAL_I2C_Init+0x16c>)
 8005192:	64da      	str	r2, [r3, #76]	; 0x4c
    hi2c->MasterRxCpltCallback = HAL_I2C_MasterRxCpltCallback; /* Legacy weak MasterRxCpltCallback */
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	4a50      	ldr	r2, [pc, #320]	; (80052d8 <HAL_I2C_Init+0x170>)
 8005198:	651a      	str	r2, [r3, #80]	; 0x50
    hi2c->SlaveTxCpltCallback  = HAL_I2C_SlaveTxCpltCallback;  /* Legacy weak SlaveTxCpltCallback  */
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4a4f      	ldr	r2, [pc, #316]	; (80052dc <HAL_I2C_Init+0x174>)
 800519e:	655a      	str	r2, [r3, #84]	; 0x54
    hi2c->SlaveRxCpltCallback  = HAL_I2C_SlaveRxCpltCallback;  /* Legacy weak SlaveRxCpltCallback  */
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	4a4f      	ldr	r2, [pc, #316]	; (80052e0 <HAL_I2C_Init+0x178>)
 80051a4:	659a      	str	r2, [r3, #88]	; 0x58
    hi2c->ListenCpltCallback   = HAL_I2C_ListenCpltCallback;   /* Legacy weak ListenCpltCallback   */
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	4a4e      	ldr	r2, [pc, #312]	; (80052e4 <HAL_I2C_Init+0x17c>)
 80051aa:	65da      	str	r2, [r3, #92]	; 0x5c
    hi2c->MemTxCpltCallback    = HAL_I2C_MemTxCpltCallback;    /* Legacy weak MemTxCpltCallback    */
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	4a4e      	ldr	r2, [pc, #312]	; (80052e8 <HAL_I2C_Init+0x180>)
 80051b0:	661a      	str	r2, [r3, #96]	; 0x60
    hi2c->MemRxCpltCallback    = HAL_I2C_MemRxCpltCallback;    /* Legacy weak MemRxCpltCallback    */
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4a4d      	ldr	r2, [pc, #308]	; (80052ec <HAL_I2C_Init+0x184>)
 80051b6:	665a      	str	r2, [r3, #100]	; 0x64
    hi2c->ErrorCallback        = HAL_I2C_ErrorCallback;        /* Legacy weak ErrorCallback        */
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	4a4d      	ldr	r2, [pc, #308]	; (80052f0 <HAL_I2C_Init+0x188>)
 80051bc:	669a      	str	r2, [r3, #104]	; 0x68
    hi2c->AbortCpltCallback    = HAL_I2C_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a4c      	ldr	r2, [pc, #304]	; (80052f4 <HAL_I2C_Init+0x18c>)
 80051c2:	66da      	str	r2, [r3, #108]	; 0x6c
    hi2c->AddrCallback         = HAL_I2C_AddrCallback;         /* Legacy weak AddrCallback         */
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4a4c      	ldr	r2, [pc, #304]	; (80052f8 <HAL_I2C_Init+0x190>)
 80051c8:	671a      	str	r2, [r3, #112]	; 0x70

    if (hi2c->MspInitCallback == NULL)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d102      	bne.n	80051d8 <HAL_I2C_Init+0x70>
    {
      hi2c->MspInitCallback = HAL_I2C_MspInit; /* Legacy weak MspInit  */
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	4a49      	ldr	r2, [pc, #292]	; (80052fc <HAL_I2C_Init+0x194>)
 80051d6:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2224      	movs	r2, #36	; 0x24
 80051e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f022 0201 	bic.w	r2, r2, #1
 80051f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	685a      	ldr	r2, [r3, #4]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005204:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	689a      	ldr	r2, [r3, #8]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005214:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	68db      	ldr	r3, [r3, #12]
 800521a:	2b01      	cmp	r3, #1
 800521c:	d107      	bne.n	800522e <HAL_I2C_Init+0xc6>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	689a      	ldr	r2, [r3, #8]
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800522a:	609a      	str	r2, [r3, #8]
 800522c:	e006      	b.n	800523c <HAL_I2C_Init+0xd4>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	689a      	ldr	r2, [r3, #8]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800523a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	2b02      	cmp	r3, #2
 8005242:	d104      	bne.n	800524e <HAL_I2C_Init+0xe6>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800524c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	687a      	ldr	r2, [r7, #4]
 8005256:	6812      	ldr	r2, [r2, #0]
 8005258:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800525c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005260:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	68da      	ldr	r2, [r3, #12]
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005270:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	691a      	ldr	r2, [r3, #16]
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	695b      	ldr	r3, [r3, #20]
 800527a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	699b      	ldr	r3, [r3, #24]
 8005282:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	430a      	orrs	r2, r1
 800528a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	69d9      	ldr	r1, [r3, #28]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	6a1a      	ldr	r2, [r3, #32]
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	430a      	orrs	r2, r1
 800529a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f042 0201 	orr.w	r2, r2, #1
 80052aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2200      	movs	r2, #0
 80052b0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2220      	movs	r2, #32
 80052b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2200      	movs	r2, #0
 80052be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2200      	movs	r2, #0
 80052c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80052c8:	2300      	movs	r3, #0
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3708      	adds	r7, #8
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	bf00      	nop
 80052d4:	08005711 	.word	0x08005711
 80052d8:	08005723 	.word	0x08005723
 80052dc:	08005735 	.word	0x08005735
 80052e0:	08005747 	.word	0x08005747
 80052e4:	08005773 	.word	0x08005773
 80052e8:	0800a6e9 	.word	0x0800a6e9
 80052ec:	0800a709 	.word	0x0800a709
 80052f0:	0800a729 	.word	0x0800a729
 80052f4:	08005785 	.word	0x08005785
 80052f8:	08005759 	.word	0x08005759
 80052fc:	08007255 	.word	0x08007255

08005300 <HAL_I2C_Mem_Write_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                        uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b08a      	sub	sp, #40	; 0x28
 8005304:	af02      	add	r7, sp, #8
 8005306:	60f8      	str	r0, [r7, #12]
 8005308:	4608      	mov	r0, r1
 800530a:	4611      	mov	r1, r2
 800530c:	461a      	mov	r2, r3
 800530e:	4603      	mov	r3, r0
 8005310:	817b      	strh	r3, [r7, #10]
 8005312:	460b      	mov	r3, r1
 8005314:	813b      	strh	r3, [r7, #8]
 8005316:	4613      	mov	r3, r2
 8005318:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005320:	b2db      	uxtb	r3, r3
 8005322:	2b20      	cmp	r3, #32
 8005324:	f040 80d5 	bne.w	80054d2 <HAL_I2C_Mem_Write_DMA+0x1d2>
  {
    if ((pData == NULL) || (Size == 0U))
 8005328:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800532a:	2b00      	cmp	r3, #0
 800532c:	d002      	beq.n	8005334 <HAL_I2C_Mem_Write_DMA+0x34>
 800532e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8005330:	2b00      	cmp	r3, #0
 8005332:	d105      	bne.n	8005340 <HAL_I2C_Mem_Write_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f44f 7200 	mov.w	r2, #512	; 0x200
 800533a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	e0c9      	b.n	80054d4 <HAL_I2C_Mem_Write_DMA+0x1d4>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	699b      	ldr	r3, [r3, #24]
 8005346:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800534a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800534e:	d101      	bne.n	8005354 <HAL_I2C_Mem_Write_DMA+0x54>
    {
      return HAL_BUSY;
 8005350:	2302      	movs	r3, #2
 8005352:	e0bf      	b.n	80054d4 <HAL_I2C_Mem_Write_DMA+0x1d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800535a:	2b01      	cmp	r3, #1
 800535c:	d101      	bne.n	8005362 <HAL_I2C_Mem_Write_DMA+0x62>
 800535e:	2302      	movs	r3, #2
 8005360:	e0b8      	b.n	80054d4 <HAL_I2C_Mem_Write_DMA+0x1d4>
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2201      	movs	r2, #1
 8005366:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800536a:	f001 fdd1 	bl	8006f10 <HAL_GetTick>
 800536e:	61b8      	str	r0, [r7, #24]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2221      	movs	r2, #33	; 0x21
 8005374:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2240      	movs	r2, #64	; 0x40
 800537c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2200      	movs	r2, #0
 8005384:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800538a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 8005390:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	4a51      	ldr	r2, [pc, #324]	; (80054dc <HAL_I2C_Mem_Write_DMA+0x1dc>)
 8005396:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	4a51      	ldr	r2, [pc, #324]	; (80054e0 <HAL_I2C_Mem_Write_DMA+0x1e0>)
 800539c:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	2bff      	cmp	r3, #255	; 0xff
 80053a6:	d906      	bls.n	80053b6 <HAL_I2C_Mem_Write_DMA+0xb6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	22ff      	movs	r2, #255	; 0xff
 80053ac:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 80053ae:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80053b2:	61fb      	str	r3, [r7, #28]
 80053b4:	e007      	b.n	80053c6 <HAL_I2C_Mem_Write_DMA+0xc6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80053ba:	b29a      	uxth	r2, r3
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80053c0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80053c4:	61fb      	str	r3, [r7, #28]
    }

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart)
 80053c6:	88f8      	ldrh	r0, [r7, #6]
 80053c8:	893a      	ldrh	r2, [r7, #8]
 80053ca:	8979      	ldrh	r1, [r7, #10]
 80053cc:	69bb      	ldr	r3, [r7, #24]
 80053ce:	9301      	str	r3, [sp, #4]
 80053d0:	2319      	movs	r3, #25
 80053d2:	9300      	str	r3, [sp, #0]
 80053d4:	4603      	mov	r3, r0
 80053d6:	68f8      	ldr	r0, [r7, #12]
 80053d8:	f000 fcbe 	bl	8005d58 <I2C_RequestMemoryWrite>
 80053dc:	4603      	mov	r3, r0
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d005      	beq.n	80053ee <HAL_I2C_Mem_Write_DMA+0xee>
        != HAL_OK)
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	2200      	movs	r2, #0
 80053e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80053ea:	2301      	movs	r3, #1
 80053ec:	e072      	b.n	80054d4 <HAL_I2C_Mem_Write_DMA+0x1d4>
    }


    if (hi2c->hdmatx != NULL)
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d020      	beq.n	8005438 <HAL_I2C_Mem_Write_DMA+0x138>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053fa:	4a3a      	ldr	r2, [pc, #232]	; (80054e4 <HAL_I2C_Mem_Write_DMA+0x1e4>)
 80053fc:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005402:	4a39      	ldr	r2, [pc, #228]	; (80054e8 <HAL_I2C_Mem_Write_DMA+0x1e8>)
 8005404:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800540a:	2200      	movs	r2, #0
 800540c:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->hdmatx->XferAbortCallback = NULL;
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005412:	2200      	movs	r2, #0
 8005414:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800541a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	3328      	adds	r3, #40	; 0x28
 8005422:	461a      	mov	r2, r3
                                       hi2c->XferSize);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8005428:	f7fd feb1 	bl	800318e <HAL_DMA_Start_IT>
 800542c:	4603      	mov	r3, r0
 800542e:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8005430:	7dfb      	ldrb	r3, [r7, #23]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d139      	bne.n	80054aa <HAL_I2C_Mem_Write_DMA+0x1aa>
 8005436:	e013      	b.n	8005460 <HAL_I2C_Mem_Write_DMA+0x160>
      hi2c->State     = HAL_I2C_STATE_READY;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2220      	movs	r2, #32
 800543c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2200      	movs	r2, #0
 8005444:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800544c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	2200      	movs	r2, #0
 8005458:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	e039      	b.n	80054d4 <HAL_I2C_Mem_Write_DMA+0x1d4>
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005464:	b2da      	uxtb	r2, r3
 8005466:	8979      	ldrh	r1, [r7, #10]
 8005468:	2300      	movs	r3, #0
 800546a:	9300      	str	r3, [sp, #0]
 800546c:	69fb      	ldr	r3, [r7, #28]
 800546e:	68f8      	ldr	r0, [r7, #12]
 8005470:	f001 fb4c 	bl	8006b0c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005478:	b29a      	uxth	r2, r3
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800547e:	1ad3      	subs	r3, r2, r3
 8005480:	b29a      	uxth	r2, r3
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2200      	movs	r2, #0
 800548a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR and NACK interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800548e:	2110      	movs	r1, #16
 8005490:	68f8      	ldr	r0, [r7, #12]
 8005492:	f001 fb67 	bl	8006b64 <I2C_Enable_IRQ>

      /* Enable DMA Request */
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80054a4:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 80054a6:	2300      	movs	r3, #0
 80054a8:	e014      	b.n	80054d4 <HAL_I2C_Mem_Write_DMA+0x1d4>
      hi2c->State     = HAL_I2C_STATE_READY;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	2220      	movs	r2, #32
 80054ae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	2200      	movs	r2, #0
 80054b6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054be:	f043 0210 	orr.w	r2, r3, #16
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	2200      	movs	r2, #0
 80054ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	e000      	b.n	80054d4 <HAL_I2C_Mem_Write_DMA+0x1d4>
  }
  else
  {
    return HAL_BUSY;
 80054d2:	2302      	movs	r3, #2
  }
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	3720      	adds	r7, #32
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}
 80054dc:	ffff0000 	.word	0xffff0000
 80054e0:	080059b3 	.word	0x080059b3
 80054e4:	08006789 	.word	0x08006789
 80054e8:	080068b5 	.word	0x080068b5

080054ec <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b08a      	sub	sp, #40	; 0x28
 80054f0:	af02      	add	r7, sp, #8
 80054f2:	60f8      	str	r0, [r7, #12]
 80054f4:	4608      	mov	r0, r1
 80054f6:	4611      	mov	r1, r2
 80054f8:	461a      	mov	r2, r3
 80054fa:	4603      	mov	r3, r0
 80054fc:	817b      	strh	r3, [r7, #10]
 80054fe:	460b      	mov	r3, r1
 8005500:	813b      	strh	r3, [r7, #8]
 8005502:	4613      	mov	r3, r2
 8005504:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800550c:	b2db      	uxtb	r3, r3
 800550e:	2b20      	cmp	r3, #32
 8005510:	f040 80d5 	bne.w	80056be <HAL_I2C_Mem_Read_DMA+0x1d2>
  {
    if ((pData == NULL) || (Size == 0U))
 8005514:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005516:	2b00      	cmp	r3, #0
 8005518:	d002      	beq.n	8005520 <HAL_I2C_Mem_Read_DMA+0x34>
 800551a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800551c:	2b00      	cmp	r3, #0
 800551e:	d105      	bne.n	800552c <HAL_I2C_Mem_Read_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005526:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005528:	2301      	movs	r3, #1
 800552a:	e0c9      	b.n	80056c0 <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	699b      	ldr	r3, [r3, #24]
 8005532:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005536:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800553a:	d101      	bne.n	8005540 <HAL_I2C_Mem_Read_DMA+0x54>
    {
      return HAL_BUSY;
 800553c:	2302      	movs	r3, #2
 800553e:	e0bf      	b.n	80056c0 <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005546:	2b01      	cmp	r3, #1
 8005548:	d101      	bne.n	800554e <HAL_I2C_Mem_Read_DMA+0x62>
 800554a:	2302      	movs	r3, #2
 800554c:	e0b8      	b.n	80056c0 <HAL_I2C_Mem_Read_DMA+0x1d4>
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2201      	movs	r2, #1
 8005552:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005556:	f001 fcdb 	bl	8006f10 <HAL_GetTick>
 800555a:	61b8      	str	r0, [r7, #24]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	2222      	movs	r2, #34	; 0x22
 8005560:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	2240      	movs	r2, #64	; 0x40
 8005568:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	2200      	movs	r2, #0
 8005570:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005576:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	8dba      	ldrh	r2, [r7, #44]	; 0x2c
 800557c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	4a51      	ldr	r2, [pc, #324]	; (80056c8 <HAL_I2C_Mem_Read_DMA+0x1dc>)
 8005582:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	4a51      	ldr	r2, [pc, #324]	; (80056cc <HAL_I2C_Mem_Read_DMA+0x1e0>)
 8005588:	635a      	str	r2, [r3, #52]	; 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800558e:	b29b      	uxth	r3, r3
 8005590:	2bff      	cmp	r3, #255	; 0xff
 8005592:	d906      	bls.n	80055a2 <HAL_I2C_Mem_Read_DMA+0xb6>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	22ff      	movs	r2, #255	; 0xff
 8005598:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_RELOAD_MODE;
 800559a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800559e:	61fb      	str	r3, [r7, #28]
 80055a0:	e007      	b.n	80055b2 <HAL_I2C_Mem_Read_DMA+0xc6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055a6:	b29a      	uxth	r2, r3
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	851a      	strh	r2, [r3, #40]	; 0x28
      xfermode = I2C_AUTOEND_MODE;
 80055ac:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80055b0:	61fb      	str	r3, [r7, #28]
    }

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80055b2:	88f8      	ldrh	r0, [r7, #6]
 80055b4:	893a      	ldrh	r2, [r7, #8]
 80055b6:	8979      	ldrh	r1, [r7, #10]
 80055b8:	69bb      	ldr	r3, [r7, #24]
 80055ba:	9301      	str	r3, [sp, #4]
 80055bc:	2319      	movs	r3, #25
 80055be:	9300      	str	r3, [sp, #0]
 80055c0:	4603      	mov	r3, r0
 80055c2:	68f8      	ldr	r0, [r7, #12]
 80055c4:	f000 fc1c 	bl	8005e00 <I2C_RequestMemoryRead>
 80055c8:	4603      	mov	r3, r0
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d005      	beq.n	80055da <HAL_I2C_Mem_Read_DMA+0xee>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e072      	b.n	80056c0 <HAL_I2C_Mem_Read_DMA+0x1d4>
    }

    if (hi2c->hdmarx != NULL)
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d020      	beq.n	8005624 <HAL_I2C_Mem_Read_DMA+0x138>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055e6:	4a3a      	ldr	r2, [pc, #232]	; (80056d0 <HAL_I2C_Mem_Read_DMA+0x1e4>)
 80055e8:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055ee:	4a39      	ldr	r2, [pc, #228]	; (80056d4 <HAL_I2C_Mem_Read_DMA+0x1e8>)
 80055f0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055f6:	2200      	movs	r2, #0
 80055f8:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->hdmarx->XferAbortCallback = NULL;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055fe:	2200      	movs	r2, #0
 8005600:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	3324      	adds	r3, #36	; 0x24
 800560c:	4619      	mov	r1, r3
 800560e:	6aba      	ldr	r2, [r7, #40]	; 0x28
                                       hi2c->XferSize);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8005614:	f7fd fdbb 	bl	800318e <HAL_DMA_Start_IT>
 8005618:	4603      	mov	r3, r0
 800561a:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 800561c:	7dfb      	ldrb	r3, [r7, #23]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d139      	bne.n	8005696 <HAL_I2C_Mem_Read_DMA+0x1aa>
 8005622:	e013      	b.n	800564c <HAL_I2C_Mem_Read_DMA+0x160>
      hi2c->State     = HAL_I2C_STATE_READY;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2220      	movs	r2, #32
 8005628:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	2200      	movs	r2, #0
 8005630:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005638:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2200      	movs	r2, #0
 8005644:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	e039      	b.n	80056c0 <HAL_I2C_Mem_Read_DMA+0x1d4>
    {
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005650:	b2da      	uxtb	r2, r3
 8005652:	8979      	ldrh	r1, [r7, #10]
 8005654:	4b20      	ldr	r3, [pc, #128]	; (80056d8 <HAL_I2C_Mem_Read_DMA+0x1ec>)
 8005656:	9300      	str	r3, [sp, #0]
 8005658:	69fb      	ldr	r3, [r7, #28]
 800565a:	68f8      	ldr	r0, [r7, #12]
 800565c:	f001 fa56 	bl	8006b0c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005664:	b29a      	uxth	r2, r3
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800566a:	1ad3      	subs	r3, r2, r3
 800566c:	b29a      	uxth	r2, r3
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	2200      	movs	r2, #0
 8005676:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Note : The I2C interrupts must be enabled after unlocking current process
                to avoid the risk of I2C interrupt handle execution before current
                process unlock */
      /* Enable ERR and NACK interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800567a:	2110      	movs	r1, #16
 800567c:	68f8      	ldr	r0, [r7, #12]
 800567e:	f001 fa71 	bl	8006b64 <I2C_Enable_IRQ>

      /* Enable DMA Request */
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	681a      	ldr	r2, [r3, #0]
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005690:	601a      	str	r2, [r3, #0]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 8005692:	2300      	movs	r3, #0
 8005694:	e014      	b.n	80056c0 <HAL_I2C_Mem_Read_DMA+0x1d4>
      hi2c->State     = HAL_I2C_STATE_READY;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2220      	movs	r2, #32
 800569a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80056aa:	f043 0210 	orr.w	r2, r3, #16
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	645a      	str	r2, [r3, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2200      	movs	r2, #0
 80056b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e000      	b.n	80056c0 <HAL_I2C_Mem_Read_DMA+0x1d4>
  }
  else
  {
    return HAL_BUSY;
 80056be:	2302      	movs	r3, #2
  }
}
 80056c0:	4618      	mov	r0, r3
 80056c2:	3720      	adds	r7, #32
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bd80      	pop	{r7, pc}
 80056c8:	ffff0000 	.word	0xffff0000
 80056cc:	080059b3 	.word	0x080059b3
 80056d0:	0800681f 	.word	0x0800681f
 80056d4:	080068b5 	.word	0x080068b5
 80056d8:	80002400 	.word	0x80002400

080056dc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b084      	sub	sp, #16
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	699b      	ldr	r3, [r3, #24]
 80056ea:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d005      	beq.n	8005708 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005700:	68ba      	ldr	r2, [r7, #8]
 8005702:	68f9      	ldr	r1, [r7, #12]
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	4798      	blx	r3
  }
}
 8005708:	bf00      	nop
 800570a:	3710      	adds	r7, #16
 800570c:	46bd      	mov	sp, r7
 800570e:	bd80      	pop	{r7, pc}

08005710 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005710:	b480      	push	{r7}
 8005712:	b083      	sub	sp, #12
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005718:	bf00      	nop
 800571a:	370c      	adds	r7, #12
 800571c:	46bd      	mov	sp, r7
 800571e:	bc80      	pop	{r7}
 8005720:	4770      	bx	lr

08005722 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005722:	b480      	push	{r7}
 8005724:	b083      	sub	sp, #12
 8005726:	af00      	add	r7, sp, #0
 8005728:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800572a:	bf00      	nop
 800572c:	370c      	adds	r7, #12
 800572e:	46bd      	mov	sp, r7
 8005730:	bc80      	pop	{r7}
 8005732:	4770      	bx	lr

08005734 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005734:	b480      	push	{r7}
 8005736:	b083      	sub	sp, #12
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800573c:	bf00      	nop
 800573e:	370c      	adds	r7, #12
 8005740:	46bd      	mov	sp, r7
 8005742:	bc80      	pop	{r7}
 8005744:	4770      	bx	lr

08005746 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005746:	b480      	push	{r7}
 8005748:	b083      	sub	sp, #12
 800574a:	af00      	add	r7, sp, #0
 800574c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 800574e:	bf00      	nop
 8005750:	370c      	adds	r7, #12
 8005752:	46bd      	mov	sp, r7
 8005754:	bc80      	pop	{r7}
 8005756:	4770      	bx	lr

08005758 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005758:	b480      	push	{r7}
 800575a:	b083      	sub	sp, #12
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
 8005760:	460b      	mov	r3, r1
 8005762:	70fb      	strb	r3, [r7, #3]
 8005764:	4613      	mov	r3, r2
 8005766:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005768:	bf00      	nop
 800576a:	370c      	adds	r7, #12
 800576c:	46bd      	mov	sp, r7
 800576e:	bc80      	pop	{r7}
 8005770:	4770      	bx	lr

08005772 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005772:	b480      	push	{r7}
 8005774:	b083      	sub	sp, #12
 8005776:	af00      	add	r7, sp, #0
 8005778:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 800577a:	bf00      	nop
 800577c:	370c      	adds	r7, #12
 800577e:	46bd      	mov	sp, r7
 8005780:	bc80      	pop	{r7}
 8005782:	4770      	bx	lr

08005784 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005784:	b480      	push	{r7}
 8005786:	b083      	sub	sp, #12
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800578c:	bf00      	nop
 800578e:	370c      	adds	r7, #12
 8005790:	46bd      	mov	sp, r7
 8005792:	bc80      	pop	{r7}
 8005794:	4770      	bx	lr

08005796 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8005796:	b480      	push	{r7}
 8005798:	b083      	sub	sp, #12
 800579a:	af00      	add	r7, sp, #0
 800579c:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
}
 80057a2:	4618      	mov	r0, r3
 80057a4:	370c      	adds	r7, #12
 80057a6:	46bd      	mov	sp, r7
 80057a8:	bc80      	pop	{r7}
 80057aa:	4770      	bx	lr

080057ac <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b086      	sub	sp, #24
 80057b0:	af00      	add	r7, sp, #0
 80057b2:	60f8      	str	r0, [r7, #12]
 80057b4:	60b9      	str	r1, [r7, #8]
 80057b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057bc:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	d101      	bne.n	80057d0 <I2C_Slave_ISR_IT+0x24>
 80057cc:	2302      	movs	r3, #2
 80057ce:	e0ec      	b.n	80059aa <I2C_Slave_ISR_IT+0x1fe>
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	2201      	movs	r2, #1
 80057d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80057d8:	693b      	ldr	r3, [r7, #16]
 80057da:	095b      	lsrs	r3, r3, #5
 80057dc:	f003 0301 	and.w	r3, r3, #1
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d009      	beq.n	80057f8 <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	095b      	lsrs	r3, r3, #5
 80057e8:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d003      	beq.n	80057f8 <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80057f0:	6939      	ldr	r1, [r7, #16]
 80057f2:	68f8      	ldr	r0, [r7, #12]
 80057f4:	f000 fd4a 	bl	800628c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80057f8:	693b      	ldr	r3, [r7, #16]
 80057fa:	091b      	lsrs	r3, r3, #4
 80057fc:	f003 0301 	and.w	r3, r3, #1
 8005800:	2b00      	cmp	r3, #0
 8005802:	d04d      	beq.n	80058a0 <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	091b      	lsrs	r3, r3, #4
 8005808:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800580c:	2b00      	cmp	r3, #0
 800580e:	d047      	beq.n	80058a0 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005814:	b29b      	uxth	r3, r3
 8005816:	2b00      	cmp	r3, #0
 8005818:	d128      	bne.n	800586c <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005820:	b2db      	uxtb	r3, r3
 8005822:	2b28      	cmp	r3, #40	; 0x28
 8005824:	d108      	bne.n	8005838 <I2C_Slave_ISR_IT+0x8c>
 8005826:	697b      	ldr	r3, [r7, #20]
 8005828:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800582c:	d104      	bne.n	8005838 <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800582e:	6939      	ldr	r1, [r7, #16]
 8005830:	68f8      	ldr	r0, [r7, #12]
 8005832:	f000 fe37 	bl	80064a4 <I2C_ITListenCplt>
 8005836:	e032      	b.n	800589e <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800583e:	b2db      	uxtb	r3, r3
 8005840:	2b29      	cmp	r3, #41	; 0x29
 8005842:	d10e      	bne.n	8005862 <I2C_Slave_ISR_IT+0xb6>
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800584a:	d00a      	beq.n	8005862 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	2210      	movs	r2, #16
 8005852:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8005854:	68f8      	ldr	r0, [r7, #12]
 8005856:	f000 ff74 	bl	8006742 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800585a:	68f8      	ldr	r0, [r7, #12]
 800585c:	f000 fbe7 	bl	800602e <I2C_ITSlaveSeqCplt>
 8005860:	e01d      	b.n	800589e <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	2210      	movs	r2, #16
 8005868:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800586a:	e096      	b.n	800599a <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	2210      	movs	r2, #16
 8005872:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005878:	f043 0204 	orr.w	r2, r3, #4
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d004      	beq.n	8005890 <I2C_Slave_ISR_IT+0xe4>
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800588c:	f040 8085 	bne.w	800599a <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005894:	4619      	mov	r1, r3
 8005896:	68f8      	ldr	r0, [r7, #12]
 8005898:	f000 fe5a 	bl	8006550 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800589c:	e07d      	b.n	800599a <I2C_Slave_ISR_IT+0x1ee>
 800589e:	e07c      	b.n	800599a <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80058a0:	693b      	ldr	r3, [r7, #16]
 80058a2:	089b      	lsrs	r3, r3, #2
 80058a4:	f003 0301 	and.w	r3, r3, #1
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d030      	beq.n	800590e <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	089b      	lsrs	r3, r3, #2
 80058b0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d02a      	beq.n	800590e <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058bc:	b29b      	uxth	r3, r3
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d018      	beq.n	80058f4 <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058cc:	b2d2      	uxtb	r2, r2
 80058ce:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058d4:	1c5a      	adds	r2, r3, #1
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058de:	3b01      	subs	r3, #1
 80058e0:	b29a      	uxth	r2, r3
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058ea:	b29b      	uxth	r3, r3
 80058ec:	3b01      	subs	r3, #1
 80058ee:	b29a      	uxth	r2, r3
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058f8:	b29b      	uxth	r3, r3
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d14f      	bne.n	800599e <I2C_Slave_ISR_IT+0x1f2>
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005904:	d04b      	beq.n	800599e <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8005906:	68f8      	ldr	r0, [r7, #12]
 8005908:	f000 fb91 	bl	800602e <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800590c:	e047      	b.n	800599e <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800590e:	693b      	ldr	r3, [r7, #16]
 8005910:	08db      	lsrs	r3, r3, #3
 8005912:	f003 0301 	and.w	r3, r3, #1
 8005916:	2b00      	cmp	r3, #0
 8005918:	d00a      	beq.n	8005930 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	08db      	lsrs	r3, r3, #3
 800591e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005922:	2b00      	cmp	r3, #0
 8005924:	d004      	beq.n	8005930 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8005926:	6939      	ldr	r1, [r7, #16]
 8005928:	68f8      	ldr	r0, [r7, #12]
 800592a:	f000 fabd 	bl	8005ea8 <I2C_ITAddrCplt>
 800592e:	e037      	b.n	80059a0 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	085b      	lsrs	r3, r3, #1
 8005934:	f003 0301 	and.w	r3, r3, #1
 8005938:	2b00      	cmp	r3, #0
 800593a:	d031      	beq.n	80059a0 <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	085b      	lsrs	r3, r3, #1
 8005940:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8005944:	2b00      	cmp	r3, #0
 8005946:	d02b      	beq.n	80059a0 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800594c:	b29b      	uxth	r3, r3
 800594e:	2b00      	cmp	r3, #0
 8005950:	d018      	beq.n	8005984 <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005956:	781a      	ldrb	r2, [r3, #0]
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005962:	1c5a      	adds	r2, r3, #1
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800596c:	b29b      	uxth	r3, r3
 800596e:	3b01      	subs	r3, #1
 8005970:	b29a      	uxth	r2, r3
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800597a:	3b01      	subs	r3, #1
 800597c:	b29a      	uxth	r2, r3
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	851a      	strh	r2, [r3, #40]	; 0x28
 8005982:	e00d      	b.n	80059a0 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800598a:	d002      	beq.n	8005992 <I2C_Slave_ISR_IT+0x1e6>
 800598c:	697b      	ldr	r3, [r7, #20]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d106      	bne.n	80059a0 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005992:	68f8      	ldr	r0, [r7, #12]
 8005994:	f000 fb4b 	bl	800602e <I2C_ITSlaveSeqCplt>
 8005998:	e002      	b.n	80059a0 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 800599a:	bf00      	nop
 800599c:	e000      	b.n	80059a0 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 800599e:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2200      	movs	r2, #0
 80059a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80059a8:	2300      	movs	r3, #0
}
 80059aa:	4618      	mov	r0, r3
 80059ac:	3718      	adds	r7, #24
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bd80      	pop	{r7, pc}

080059b2 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 80059b2:	b580      	push	{r7, lr}
 80059b4:	b088      	sub	sp, #32
 80059b6:	af02      	add	r7, sp, #8
 80059b8:	60f8      	str	r0, [r7, #12]
 80059ba:	60b9      	str	r1, [r7, #8]
 80059bc:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80059c4:	2b01      	cmp	r3, #1
 80059c6:	d101      	bne.n	80059cc <I2C_Master_ISR_DMA+0x1a>
 80059c8:	2302      	movs	r3, #2
 80059ca:	e0e1      	b.n	8005b90 <I2C_Master_ISR_DMA+0x1de>
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2201      	movs	r2, #1
 80059d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80059d4:	68bb      	ldr	r3, [r7, #8]
 80059d6:	091b      	lsrs	r3, r3, #4
 80059d8:	f003 0301 	and.w	r3, r3, #1
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d017      	beq.n	8005a10 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	091b      	lsrs	r3, r3, #4
 80059e4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	d011      	beq.n	8005a10 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	2210      	movs	r2, #16
 80059f2:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059f8:	f043 0204 	orr.w	r2, r3, #4
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	645a      	str	r2, [r3, #68]	; 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8005a00:	2120      	movs	r1, #32
 8005a02:	68f8      	ldr	r0, [r7, #12]
 8005a04:	f001 f8ae 	bl	8006b64 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005a08:	68f8      	ldr	r0, [r7, #12]
 8005a0a:	f000 fe9a 	bl	8006742 <I2C_Flush_TXDR>
 8005a0e:	e0ba      	b.n	8005b86 <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8005a10:	68bb      	ldr	r3, [r7, #8]
 8005a12:	09db      	lsrs	r3, r3, #7
 8005a14:	f003 0301 	and.w	r3, r3, #1
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d072      	beq.n	8005b02 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	099b      	lsrs	r3, r3, #6
 8005a20:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d06c      	beq.n	8005b02 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	681a      	ldr	r2, [r3, #0]
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005a36:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a3c:	b29b      	uxth	r3, r3
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d04e      	beq.n	8005ae0 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	b29b      	uxth	r3, r3
 8005a4a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005a4e:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a54:	b29b      	uxth	r3, r3
 8005a56:	2bff      	cmp	r3, #255	; 0xff
 8005a58:	d906      	bls.n	8005a68 <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	22ff      	movs	r2, #255	; 0xff
 8005a5e:	851a      	strh	r2, [r3, #40]	; 0x28
        xfermode = I2C_RELOAD_MODE;
 8005a60:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005a64:	617b      	str	r3, [r7, #20]
 8005a66:	e010      	b.n	8005a8a <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005a6c:	b29a      	uxth	r2, r3
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	851a      	strh	r2, [r3, #40]	; 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a76:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005a7a:	d003      	beq.n	8005a84 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a80:	617b      	str	r3, [r7, #20]
 8005a82:	e002      	b.n	8005a8a <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 8005a84:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005a88:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005a8e:	b2da      	uxtb	r2, r3
 8005a90:	8a79      	ldrh	r1, [r7, #18]
 8005a92:	2300      	movs	r3, #0
 8005a94:	9300      	str	r3, [sp, #0]
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	68f8      	ldr	r0, [r7, #12]
 8005a9a:	f001 f837 	bl	8006b0c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005aa2:	b29a      	uxth	r2, r3
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005aa8:	1ad3      	subs	r3, r2, r3
 8005aaa:	b29a      	uxth	r2, r3
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005ab6:	b2db      	uxtb	r3, r3
 8005ab8:	2b22      	cmp	r3, #34	; 0x22
 8005aba:	d108      	bne.n	8005ace <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005aca:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8005acc:	e05b      	b.n	8005b86 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005adc:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8005ade:	e052      	b.n	8005b86 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005aea:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005aee:	d003      	beq.n	8005af8 <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8005af0:	68f8      	ldr	r0, [r7, #12]
 8005af2:	f000 fa5d 	bl	8005fb0 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 8005af6:	e046      	b.n	8005b86 <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005af8:	2140      	movs	r1, #64	; 0x40
 8005afa:	68f8      	ldr	r0, [r7, #12]
 8005afc:	f000 fd28 	bl	8006550 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8005b00:	e041      	b.n	8005b86 <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	099b      	lsrs	r3, r3, #6
 8005b06:	f003 0301 	and.w	r3, r3, #1
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d029      	beq.n	8005b62 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	099b      	lsrs	r3, r3, #6
 8005b12:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d023      	beq.n	8005b62 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b1e:	b29b      	uxth	r3, r3
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d119      	bne.n	8005b58 <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b2e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005b32:	d027      	beq.n	8005b84 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b38:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005b3c:	d108      	bne.n	8005b50 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	685a      	ldr	r2, [r3, #4]
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b4c:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8005b4e:	e019      	b.n	8005b84 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8005b50:	68f8      	ldr	r0, [r7, #12]
 8005b52:	f000 fa2d 	bl	8005fb0 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8005b56:	e015      	b.n	8005b84 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005b58:	2140      	movs	r1, #64	; 0x40
 8005b5a:	68f8      	ldr	r0, [r7, #12]
 8005b5c:	f000 fcf8 	bl	8006550 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8005b60:	e010      	b.n	8005b84 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005b62:	68bb      	ldr	r3, [r7, #8]
 8005b64:	095b      	lsrs	r3, r3, #5
 8005b66:	f003 0301 	and.w	r3, r3, #1
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d00b      	beq.n	8005b86 <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	095b      	lsrs	r3, r3, #5
 8005b72:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d005      	beq.n	8005b86 <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8005b7a:	68b9      	ldr	r1, [r7, #8]
 8005b7c:	68f8      	ldr	r0, [r7, #12]
 8005b7e:	f000 fab7 	bl	80060f0 <I2C_ITMasterCplt>
 8005b82:	e000      	b.n	8005b86 <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 8005b84:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	2200      	movs	r2, #0
 8005b8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005b8e:	2300      	movs	r3, #0
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	3718      	adds	r7, #24
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}

08005b98 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b088      	sub	sp, #32
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	60b9      	str	r1, [r7, #8]
 8005ba2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ba8:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8005baa:	2300      	movs	r3, #0
 8005bac:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005bb4:	2b01      	cmp	r3, #1
 8005bb6:	d101      	bne.n	8005bbc <I2C_Slave_ISR_DMA+0x24>
 8005bb8:	2302      	movs	r3, #2
 8005bba:	e0c9      	b.n	8005d50 <I2C_Slave_ISR_DMA+0x1b8>
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	095b      	lsrs	r3, r3, #5
 8005bc8:	f003 0301 	and.w	r3, r3, #1
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d009      	beq.n	8005be4 <I2C_Slave_ISR_DMA+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	095b      	lsrs	r3, r3, #5
 8005bd4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d003      	beq.n	8005be4 <I2C_Slave_ISR_DMA+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8005bdc:	68b9      	ldr	r1, [r7, #8]
 8005bde:	68f8      	ldr	r0, [r7, #12]
 8005be0:	f000 fb54 	bl	800628c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005be4:	68bb      	ldr	r3, [r7, #8]
 8005be6:	091b      	lsrs	r3, r3, #4
 8005be8:	f003 0301 	and.w	r3, r3, #1
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	f000 809a 	beq.w	8005d26 <I2C_Slave_ISR_DMA+0x18e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	091b      	lsrs	r3, r3, #4
 8005bf6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	f000 8093 	beq.w	8005d26 <I2C_Slave_ISR_DMA+0x18e>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	0b9b      	lsrs	r3, r3, #14
 8005c04:	f003 0301 	and.w	r3, r3, #1
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d105      	bne.n	8005c18 <I2C_Slave_ISR_DMA+0x80>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	0bdb      	lsrs	r3, r3, #15
 8005c10:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d07f      	beq.n	8005d18 <I2C_Slave_ISR_DMA+0x180>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d00d      	beq.n	8005c3c <I2C_Slave_ISR_DMA+0xa4>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	0bdb      	lsrs	r3, r3, #15
 8005c24:	f003 0301 	and.w	r3, r3, #1
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d007      	beq.n	8005c3c <I2C_Slave_ISR_DMA+0xa4>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmarx) == 0U)
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d101      	bne.n	8005c3c <I2C_Slave_ISR_DMA+0xa4>
          {
            treatdmanack = 1U;
 8005c38:	2301      	movs	r3, #1
 8005c3a:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c40:	2b00      	cmp	r3, #0
 8005c42:	d00d      	beq.n	8005c60 <I2C_Slave_ISR_DMA+0xc8>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	0b9b      	lsrs	r3, r3, #14
 8005c48:	f003 0301 	and.w	r3, r3, #1
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d007      	beq.n	8005c60 <I2C_Slave_ISR_DMA+0xc8>
        {
          if (__HAL_DMA_GET_COUNTER(hi2c->hdmatx) == 0U)
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d101      	bne.n	8005c60 <I2C_Slave_ISR_DMA+0xc8>
          {
            treatdmanack = 1U;
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8005c60:	69fb      	ldr	r3, [r7, #28]
 8005c62:	2b01      	cmp	r3, #1
 8005c64:	d128      	bne.n	8005cb8 <I2C_Slave_ISR_DMA+0x120>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c6c:	b2db      	uxtb	r3, r3
 8005c6e:	2b28      	cmp	r3, #40	; 0x28
 8005c70:	d108      	bne.n	8005c84 <I2C_Slave_ISR_DMA+0xec>
 8005c72:	69bb      	ldr	r3, [r7, #24]
 8005c74:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005c78:	d104      	bne.n	8005c84 <I2C_Slave_ISR_DMA+0xec>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8005c7a:	68b9      	ldr	r1, [r7, #8]
 8005c7c:	68f8      	ldr	r0, [r7, #12]
 8005c7e:	f000 fc11 	bl	80064a4 <I2C_ITListenCplt>
 8005c82:	e048      	b.n	8005d16 <I2C_Slave_ISR_DMA+0x17e>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005c8a:	b2db      	uxtb	r3, r3
 8005c8c:	2b29      	cmp	r3, #41	; 0x29
 8005c8e:	d10e      	bne.n	8005cae <I2C_Slave_ISR_DMA+0x116>
 8005c90:	69bb      	ldr	r3, [r7, #24]
 8005c92:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005c96:	d00a      	beq.n	8005cae <I2C_Slave_ISR_DMA+0x116>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	2210      	movs	r2, #16
 8005c9e:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8005ca0:	68f8      	ldr	r0, [r7, #12]
 8005ca2:	f000 fd4e 	bl	8006742 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8005ca6:	68f8      	ldr	r0, [r7, #12]
 8005ca8:	f000 f9c1 	bl	800602e <I2C_ITSlaveSeqCplt>
 8005cac:	e033      	b.n	8005d16 <I2C_Slave_ISR_DMA+0x17e>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	2210      	movs	r2, #16
 8005cb4:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8005cb6:	e034      	b.n	8005d22 <I2C_Slave_ISR_DMA+0x18a>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	2210      	movs	r2, #16
 8005cbe:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cc4:	f043 0204 	orr.w	r2, r3, #4
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	645a      	str	r2, [r3, #68]	; 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005cd2:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005cd4:	69bb      	ldr	r3, [r7, #24]
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d003      	beq.n	8005ce2 <I2C_Slave_ISR_DMA+0x14a>
 8005cda:	69bb      	ldr	r3, [r7, #24]
 8005cdc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005ce0:	d11f      	bne.n	8005d22 <I2C_Slave_ISR_DMA+0x18a>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005ce2:	7dfb      	ldrb	r3, [r7, #23]
 8005ce4:	2b21      	cmp	r3, #33	; 0x21
 8005ce6:	d002      	beq.n	8005cee <I2C_Slave_ISR_DMA+0x156>
 8005ce8:	7dfb      	ldrb	r3, [r7, #23]
 8005cea:	2b29      	cmp	r3, #41	; 0x29
 8005cec:	d103      	bne.n	8005cf6 <I2C_Slave_ISR_DMA+0x15e>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2221      	movs	r2, #33	; 0x21
 8005cf2:	631a      	str	r2, [r3, #48]	; 0x30
 8005cf4:	e008      	b.n	8005d08 <I2C_Slave_ISR_DMA+0x170>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005cf6:	7dfb      	ldrb	r3, [r7, #23]
 8005cf8:	2b22      	cmp	r3, #34	; 0x22
 8005cfa:	d002      	beq.n	8005d02 <I2C_Slave_ISR_DMA+0x16a>
 8005cfc:	7dfb      	ldrb	r3, [r7, #23]
 8005cfe:	2b2a      	cmp	r3, #42	; 0x2a
 8005d00:	d102      	bne.n	8005d08 <I2C_Slave_ISR_DMA+0x170>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2222      	movs	r2, #34	; 0x22
 8005d06:	631a      	str	r2, [r3, #48]	; 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d0c:	4619      	mov	r1, r3
 8005d0e:	68f8      	ldr	r0, [r7, #12]
 8005d10:	f000 fc1e 	bl	8006550 <I2C_ITError>
      if (treatdmanack == 1U)
 8005d14:	e005      	b.n	8005d22 <I2C_Slave_ISR_DMA+0x18a>
 8005d16:	e004      	b.n	8005d22 <I2C_Slave_ISR_DMA+0x18a>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	2210      	movs	r2, #16
 8005d1e:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005d20:	e011      	b.n	8005d46 <I2C_Slave_ISR_DMA+0x1ae>
      if (treatdmanack == 1U)
 8005d22:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005d24:	e00f      	b.n	8005d46 <I2C_Slave_ISR_DMA+0x1ae>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	08db      	lsrs	r3, r3, #3
 8005d2a:	f003 0301 	and.w	r3, r3, #1
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d009      	beq.n	8005d46 <I2C_Slave_ISR_DMA+0x1ae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	08db      	lsrs	r3, r3, #3
 8005d36:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d003      	beq.n	8005d46 <I2C_Slave_ISR_DMA+0x1ae>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8005d3e:	68b9      	ldr	r1, [r7, #8]
 8005d40:	68f8      	ldr	r0, [r7, #12]
 8005d42:	f000 f8b1 	bl	8005ea8 <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8005d4e:	2300      	movs	r3, #0
}
 8005d50:	4618      	mov	r0, r3
 8005d52:	3720      	adds	r7, #32
 8005d54:	46bd      	mov	sp, r7
 8005d56:	bd80      	pop	{r7, pc}

08005d58 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005d58:	b580      	push	{r7, lr}
 8005d5a:	b086      	sub	sp, #24
 8005d5c:	af02      	add	r7, sp, #8
 8005d5e:	60f8      	str	r0, [r7, #12]
 8005d60:	4608      	mov	r0, r1
 8005d62:	4611      	mov	r1, r2
 8005d64:	461a      	mov	r2, r3
 8005d66:	4603      	mov	r3, r0
 8005d68:	817b      	strh	r3, [r7, #10]
 8005d6a:	460b      	mov	r3, r1
 8005d6c:	813b      	strh	r3, [r7, #8]
 8005d6e:	4613      	mov	r3, r2
 8005d70:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005d72:	88fb      	ldrh	r3, [r7, #6]
 8005d74:	b2da      	uxtb	r2, r3
 8005d76:	8979      	ldrh	r1, [r7, #10]
 8005d78:	4b20      	ldr	r3, [pc, #128]	; (8005dfc <I2C_RequestMemoryWrite+0xa4>)
 8005d7a:	9300      	str	r3, [sp, #0]
 8005d7c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005d80:	68f8      	ldr	r0, [r7, #12]
 8005d82:	f000 fec3 	bl	8006b0c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d86:	69fa      	ldr	r2, [r7, #28]
 8005d88:	69b9      	ldr	r1, [r7, #24]
 8005d8a:	68f8      	ldr	r0, [r7, #12]
 8005d8c:	f000 fe07 	bl	800699e <I2C_WaitOnTXISFlagUntilTimeout>
 8005d90:	4603      	mov	r3, r0
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d001      	beq.n	8005d9a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8005d96:	2301      	movs	r3, #1
 8005d98:	e02c      	b.n	8005df4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d9a:	88fb      	ldrh	r3, [r7, #6]
 8005d9c:	2b01      	cmp	r3, #1
 8005d9e:	d105      	bne.n	8005dac <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005da0:	893b      	ldrh	r3, [r7, #8]
 8005da2:	b2da      	uxtb	r2, r3
 8005da4:	68fb      	ldr	r3, [r7, #12]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	629a      	str	r2, [r3, #40]	; 0x28
 8005daa:	e015      	b.n	8005dd8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005dac:	893b      	ldrh	r3, [r7, #8]
 8005dae:	0a1b      	lsrs	r3, r3, #8
 8005db0:	b29b      	uxth	r3, r3
 8005db2:	b2da      	uxtb	r2, r3
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005dba:	69fa      	ldr	r2, [r7, #28]
 8005dbc:	69b9      	ldr	r1, [r7, #24]
 8005dbe:	68f8      	ldr	r0, [r7, #12]
 8005dc0:	f000 fded 	bl	800699e <I2C_WaitOnTXISFlagUntilTimeout>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d001      	beq.n	8005dce <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8005dca:	2301      	movs	r3, #1
 8005dcc:	e012      	b.n	8005df4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005dce:	893b      	ldrh	r3, [r7, #8]
 8005dd0:	b2da      	uxtb	r2, r3
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005dd8:	69fb      	ldr	r3, [r7, #28]
 8005dda:	9300      	str	r3, [sp, #0]
 8005ddc:	69bb      	ldr	r3, [r7, #24]
 8005dde:	2200      	movs	r2, #0
 8005de0:	2180      	movs	r1, #128	; 0x80
 8005de2:	68f8      	ldr	r0, [r7, #12]
 8005de4:	f000 fd9b 	bl	800691e <I2C_WaitOnFlagUntilTimeout>
 8005de8:	4603      	mov	r3, r0
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d001      	beq.n	8005df2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	e000      	b.n	8005df4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005df2:	2300      	movs	r3, #0
}
 8005df4:	4618      	mov	r0, r3
 8005df6:	3710      	adds	r7, #16
 8005df8:	46bd      	mov	sp, r7
 8005dfa:	bd80      	pop	{r7, pc}
 8005dfc:	80002000 	.word	0x80002000

08005e00 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b086      	sub	sp, #24
 8005e04:	af02      	add	r7, sp, #8
 8005e06:	60f8      	str	r0, [r7, #12]
 8005e08:	4608      	mov	r0, r1
 8005e0a:	4611      	mov	r1, r2
 8005e0c:	461a      	mov	r2, r3
 8005e0e:	4603      	mov	r3, r0
 8005e10:	817b      	strh	r3, [r7, #10]
 8005e12:	460b      	mov	r3, r1
 8005e14:	813b      	strh	r3, [r7, #8]
 8005e16:	4613      	mov	r3, r2
 8005e18:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005e1a:	88fb      	ldrh	r3, [r7, #6]
 8005e1c:	b2da      	uxtb	r2, r3
 8005e1e:	8979      	ldrh	r1, [r7, #10]
 8005e20:	4b20      	ldr	r3, [pc, #128]	; (8005ea4 <I2C_RequestMemoryRead+0xa4>)
 8005e22:	9300      	str	r3, [sp, #0]
 8005e24:	2300      	movs	r3, #0
 8005e26:	68f8      	ldr	r0, [r7, #12]
 8005e28:	f000 fe70 	bl	8006b0c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e2c:	69fa      	ldr	r2, [r7, #28]
 8005e2e:	69b9      	ldr	r1, [r7, #24]
 8005e30:	68f8      	ldr	r0, [r7, #12]
 8005e32:	f000 fdb4 	bl	800699e <I2C_WaitOnTXISFlagUntilTimeout>
 8005e36:	4603      	mov	r3, r0
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d001      	beq.n	8005e40 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005e3c:	2301      	movs	r3, #1
 8005e3e:	e02c      	b.n	8005e9a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e40:	88fb      	ldrh	r3, [r7, #6]
 8005e42:	2b01      	cmp	r3, #1
 8005e44:	d105      	bne.n	8005e52 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005e46:	893b      	ldrh	r3, [r7, #8]
 8005e48:	b2da      	uxtb	r2, r3
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	629a      	str	r2, [r3, #40]	; 0x28
 8005e50:	e015      	b.n	8005e7e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005e52:	893b      	ldrh	r3, [r7, #8]
 8005e54:	0a1b      	lsrs	r3, r3, #8
 8005e56:	b29b      	uxth	r3, r3
 8005e58:	b2da      	uxtb	r2, r3
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e60:	69fa      	ldr	r2, [r7, #28]
 8005e62:	69b9      	ldr	r1, [r7, #24]
 8005e64:	68f8      	ldr	r0, [r7, #12]
 8005e66:	f000 fd9a 	bl	800699e <I2C_WaitOnTXISFlagUntilTimeout>
 8005e6a:	4603      	mov	r3, r0
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d001      	beq.n	8005e74 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005e70:	2301      	movs	r3, #1
 8005e72:	e012      	b.n	8005e9a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005e74:	893b      	ldrh	r3, [r7, #8]
 8005e76:	b2da      	uxtb	r2, r3
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005e7e:	69fb      	ldr	r3, [r7, #28]
 8005e80:	9300      	str	r3, [sp, #0]
 8005e82:	69bb      	ldr	r3, [r7, #24]
 8005e84:	2200      	movs	r2, #0
 8005e86:	2140      	movs	r1, #64	; 0x40
 8005e88:	68f8      	ldr	r0, [r7, #12]
 8005e8a:	f000 fd48 	bl	800691e <I2C_WaitOnFlagUntilTimeout>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	d001      	beq.n	8005e98 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005e94:	2301      	movs	r3, #1
 8005e96:	e000      	b.n	8005e9a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005e98:	2300      	movs	r3, #0
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	3710      	adds	r7, #16
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	bd80      	pop	{r7, pc}
 8005ea2:	bf00      	nop
 8005ea4:	80002000 	.word	0x80002000

08005ea8 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b084      	sub	sp, #16
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
 8005eb0:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005ebe:	2b28      	cmp	r3, #40	; 0x28
 8005ec0:	d16a      	bne.n	8005f98 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	699b      	ldr	r3, [r3, #24]
 8005ec8:	0c1b      	lsrs	r3, r3, #16
 8005eca:	b2db      	uxtb	r3, r3
 8005ecc:	f003 0301 	and.w	r3, r3, #1
 8005ed0:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	699b      	ldr	r3, [r3, #24]
 8005ed8:	0c1b      	lsrs	r3, r3, #16
 8005eda:	b29b      	uxth	r3, r3
 8005edc:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8005ee0:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	689b      	ldr	r3, [r3, #8]
 8005ee8:	b29b      	uxth	r3, r3
 8005eea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005eee:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	68db      	ldr	r3, [r3, #12]
 8005ef6:	b29b      	uxth	r3, r3
 8005ef8:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8005efc:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	68db      	ldr	r3, [r3, #12]
 8005f02:	2b02      	cmp	r3, #2
 8005f04:	d138      	bne.n	8005f78 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8005f06:	897b      	ldrh	r3, [r7, #10]
 8005f08:	09db      	lsrs	r3, r3, #7
 8005f0a:	b29a      	uxth	r2, r3
 8005f0c:	89bb      	ldrh	r3, [r7, #12]
 8005f0e:	4053      	eors	r3, r2
 8005f10:	b29b      	uxth	r3, r3
 8005f12:	f003 0306 	and.w	r3, r3, #6
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d11c      	bne.n	8005f54 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8005f1a:	897b      	ldrh	r3, [r7, #10]
 8005f1c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f22:	1c5a      	adds	r2, r3, #1
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f2c:	2b02      	cmp	r3, #2
 8005f2e:	d13b      	bne.n	8005fa8 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2200      	movs	r2, #0
 8005f34:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	2208      	movs	r2, #8
 8005f3c:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	2200      	movs	r2, #0
 8005f42:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f4a:	89ba      	ldrh	r2, [r7, #12]
 8005f4c:	7bf9      	ldrb	r1, [r7, #15]
 8005f4e:	6878      	ldr	r0, [r7, #4]
 8005f50:	4798      	blx	r3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005f52:	e029      	b.n	8005fa8 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8005f54:	893b      	ldrh	r3, [r7, #8]
 8005f56:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005f58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005f5c:	6878      	ldr	r0, [r7, #4]
 8005f5e:	f000 fe63 	bl	8006c28 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2200      	movs	r2, #0
 8005f66:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f6e:	89ba      	ldrh	r2, [r7, #12]
 8005f70:	7bf9      	ldrb	r1, [r7, #15]
 8005f72:	6878      	ldr	r0, [r7, #4]
 8005f74:	4798      	blx	r3
}
 8005f76:	e017      	b.n	8005fa8 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005f78:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005f7c:	6878      	ldr	r0, [r7, #4]
 8005f7e:	f000 fe53 	bl	8006c28 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	2200      	movs	r2, #0
 8005f86:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f8e:	89ba      	ldrh	r2, [r7, #12]
 8005f90:	7bf9      	ldrb	r1, [r7, #15]
 8005f92:	6878      	ldr	r0, [r7, #4]
 8005f94:	4798      	blx	r3
}
 8005f96:	e007      	b.n	8005fa8 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	2208      	movs	r2, #8
 8005f9e:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8005fa8:	bf00      	nop
 8005faa:	3710      	adds	r7, #16
 8005fac:	46bd      	mov	sp, r7
 8005fae:	bd80      	pop	{r7, pc}

08005fb0 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b082      	sub	sp, #8
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005fc6:	b2db      	uxtb	r3, r3
 8005fc8:	2b21      	cmp	r3, #33	; 0x21
 8005fca:	d116      	bne.n	8005ffa <I2C_ITMasterSeqCplt+0x4a>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2220      	movs	r2, #32
 8005fd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2211      	movs	r2, #17
 8005fd8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	635a      	str	r2, [r3, #52]	; 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005fe0:	2101      	movs	r1, #1
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f000 fe20 	bl	8006c28 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2200      	movs	r2, #0
 8005fec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ff4:	6878      	ldr	r0, [r7, #4]
 8005ff6:	4798      	blx	r3
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005ff8:	e015      	b.n	8006026 <I2C_ITMasterSeqCplt+0x76>
    hi2c->State         = HAL_I2C_STATE_READY;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2220      	movs	r2, #32
 8005ffe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2212      	movs	r2, #18
 8006006:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->XferISR       = NULL;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2200      	movs	r2, #0
 800600c:	635a      	str	r2, [r3, #52]	; 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800600e:	2102      	movs	r1, #2
 8006010:	6878      	ldr	r0, [r7, #4]
 8006012:	f000 fe09 	bl	8006c28 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2200      	movs	r2, #0
 800601a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->MasterRxCpltCallback(hi2c);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	4798      	blx	r3
}
 8006026:	bf00      	nop
 8006028:	3708      	adds	r7, #8
 800602a:	46bd      	mov	sp, r7
 800602c:	bd80      	pop	{r7, pc}

0800602e <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 800602e:	b580      	push	{r7, lr}
 8006030:	b084      	sub	sp, #16
 8006032:	af00      	add	r7, sp, #0
 8006034:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2200      	movs	r2, #0
 8006042:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	0b9b      	lsrs	r3, r3, #14
 800604a:	f003 0301 	and.w	r3, r3, #1
 800604e:	2b00      	cmp	r3, #0
 8006050:	d008      	beq.n	8006064 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	681a      	ldr	r2, [r3, #0]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006060:	601a      	str	r2, [r3, #0]
 8006062:	e00d      	b.n	8006080 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	0bdb      	lsrs	r3, r3, #15
 8006068:	f003 0301 	and.w	r3, r3, #1
 800606c:	2b00      	cmp	r3, #0
 800606e:	d007      	beq.n	8006080 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800607e:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006086:	b2db      	uxtb	r3, r3
 8006088:	2b29      	cmp	r3, #41	; 0x29
 800608a:	d113      	bne.n	80060b4 <I2C_ITSlaveSeqCplt+0x86>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	2228      	movs	r2, #40	; 0x28
 8006090:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	2221      	movs	r2, #33	; 0x21
 8006098:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800609a:	2101      	movs	r1, #1
 800609c:	6878      	ldr	r0, [r7, #4]
 800609e:	f000 fdc3 	bl	8006c28 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2200      	movs	r2, #0
 80060a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060ae:	6878      	ldr	r0, [r7, #4]
 80060b0:	4798      	blx	r3
  }
  else
  {
    /* Nothing to do */
  }
}
 80060b2:	e018      	b.n	80060e6 <I2C_ITSlaveSeqCplt+0xb8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80060ba:	b2db      	uxtb	r3, r3
 80060bc:	2b2a      	cmp	r3, #42	; 0x2a
 80060be:	d112      	bne.n	80060e6 <I2C_ITSlaveSeqCplt+0xb8>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2228      	movs	r2, #40	; 0x28
 80060c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	2222      	movs	r2, #34	; 0x22
 80060cc:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80060ce:	2102      	movs	r1, #2
 80060d0:	6878      	ldr	r0, [r7, #4]
 80060d2:	f000 fda9 	bl	8006c28 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80060e2:	6878      	ldr	r0, [r7, #4]
 80060e4:	4798      	blx	r3
}
 80060e6:	bf00      	nop
 80060e8:	3710      	adds	r7, #16
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}
	...

080060f0 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b086      	sub	sp, #24
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
 80060f8:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	2220      	movs	r2, #32
 8006104:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800610c:	b2db      	uxtb	r3, r3
 800610e:	2b21      	cmp	r3, #33	; 0x21
 8006110:	d107      	bne.n	8006122 <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8006112:	2101      	movs	r1, #1
 8006114:	6878      	ldr	r0, [r7, #4]
 8006116:	f000 fd87 	bl	8006c28 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2211      	movs	r2, #17
 800611e:	631a      	str	r2, [r3, #48]	; 0x30
 8006120:	e00c      	b.n	800613c <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006128:	b2db      	uxtb	r3, r3
 800612a:	2b22      	cmp	r3, #34	; 0x22
 800612c:	d106      	bne.n	800613c <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800612e:	2102      	movs	r1, #2
 8006130:	6878      	ldr	r0, [r7, #4]
 8006132:	f000 fd79 	bl	8006c28 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	2212      	movs	r2, #18
 800613a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	6859      	ldr	r1, [r3, #4]
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681a      	ldr	r2, [r3, #0]
 8006146:	4b4f      	ldr	r3, [pc, #316]	; (8006284 <I2C_ITMasterCplt+0x194>)
 8006148:	400b      	ands	r3, r1
 800614a:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2200      	movs	r2, #0
 8006150:	635a      	str	r2, [r3, #52]	; 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	4a4c      	ldr	r2, [pc, #304]	; (8006288 <I2C_ITMasterCplt+0x198>)
 8006156:	62da      	str	r2, [r3, #44]	; 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	091b      	lsrs	r3, r3, #4
 800615c:	f003 0301 	and.w	r3, r3, #1
 8006160:	2b00      	cmp	r3, #0
 8006162:	d009      	beq.n	8006178 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	2210      	movs	r2, #16
 800616a:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006170:	f043 0204 	orr.w	r2, r3, #4
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800617e:	b2db      	uxtb	r3, r3
 8006180:	2b60      	cmp	r3, #96	; 0x60
 8006182:	d10b      	bne.n	800619c <I2C_ITMasterCplt+0xac>
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	089b      	lsrs	r3, r3, #2
 8006188:	f003 0301 	and.w	r3, r3, #1
 800618c:	2b00      	cmp	r3, #0
 800618e:	d005      	beq.n	800619c <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006196:	b2db      	uxtb	r3, r3
 8006198:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 800619a:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800619c:	6878      	ldr	r0, [r7, #4]
 800619e:	f000 fad0 	bl	8006742 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061a6:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80061ae:	b2db      	uxtb	r3, r3
 80061b0:	2b60      	cmp	r3, #96	; 0x60
 80061b2:	d002      	beq.n	80061ba <I2C_ITMasterCplt+0xca>
 80061b4:	693b      	ldr	r3, [r7, #16]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d006      	beq.n	80061c8 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061be:	4619      	mov	r1, r3
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	f000 f9c5 	bl	8006550 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 80061c6:	e058      	b.n	800627a <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80061ce:	b2db      	uxtb	r3, r3
 80061d0:	2b21      	cmp	r3, #33	; 0x21
 80061d2:	d126      	bne.n	8006222 <I2C_ITMasterCplt+0x132>
    hi2c->State = HAL_I2C_STATE_READY;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	2220      	movs	r2, #32
 80061d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2200      	movs	r2, #0
 80061e0:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	2b40      	cmp	r3, #64	; 0x40
 80061ec:	d10c      	bne.n	8006208 <I2C_ITMasterCplt+0x118>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2200      	movs	r2, #0
 80061f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2200      	movs	r2, #0
 80061fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MemTxCpltCallback(hi2c);
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006202:	6878      	ldr	r0, [r7, #4]
 8006204:	4798      	blx	r3
}
 8006206:	e038      	b.n	800627a <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2200      	movs	r2, #0
 800620c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2200      	movs	r2, #0
 8006214:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MasterTxCpltCallback(hi2c);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800621c:	6878      	ldr	r0, [r7, #4]
 800621e:	4798      	blx	r3
}
 8006220:	e02b      	b.n	800627a <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006228:	b2db      	uxtb	r3, r3
 800622a:	2b22      	cmp	r3, #34	; 0x22
 800622c:	d125      	bne.n	800627a <I2C_ITMasterCplt+0x18a>
    hi2c->State = HAL_I2C_STATE_READY;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2220      	movs	r2, #32
 8006232:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2200      	movs	r2, #0
 800623a:	631a      	str	r2, [r3, #48]	; 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006242:	b2db      	uxtb	r3, r3
 8006244:	2b40      	cmp	r3, #64	; 0x40
 8006246:	d10c      	bne.n	8006262 <I2C_ITMasterCplt+0x172>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2200      	movs	r2, #0
 800624c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	2200      	movs	r2, #0
 8006254:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MemRxCpltCallback(hi2c);
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800625c:	6878      	ldr	r0, [r7, #4]
 800625e:	4798      	blx	r3
}
 8006260:	e00b      	b.n	800627a <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2200      	movs	r2, #0
 8006266:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	2200      	movs	r2, #0
 800626e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      hi2c->MasterRxCpltCallback(hi2c);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006276:	6878      	ldr	r0, [r7, #4]
 8006278:	4798      	blx	r3
}
 800627a:	bf00      	nop
 800627c:	3718      	adds	r7, #24
 800627e:	46bd      	mov	sp, r7
 8006280:	bd80      	pop	{r7, pc}
 8006282:	bf00      	nop
 8006284:	fe00e800 	.word	0xfe00e800
 8006288:	ffff0000 	.word	0xffff0000

0800628c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b086      	sub	sp, #24
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
 8006294:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80062a8:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	2220      	movs	r2, #32
 80062b0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80062b2:	7bfb      	ldrb	r3, [r7, #15]
 80062b4:	2b21      	cmp	r3, #33	; 0x21
 80062b6:	d002      	beq.n	80062be <I2C_ITSlaveCplt+0x32>
 80062b8:	7bfb      	ldrb	r3, [r7, #15]
 80062ba:	2b29      	cmp	r3, #41	; 0x29
 80062bc:	d108      	bne.n	80062d0 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80062be:	f248 0101 	movw	r1, #32769	; 0x8001
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f000 fcb0 	bl	8006c28 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2221      	movs	r2, #33	; 0x21
 80062cc:	631a      	str	r2, [r3, #48]	; 0x30
 80062ce:	e00d      	b.n	80062ec <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80062d0:	7bfb      	ldrb	r3, [r7, #15]
 80062d2:	2b22      	cmp	r3, #34	; 0x22
 80062d4:	d002      	beq.n	80062dc <I2C_ITSlaveCplt+0x50>
 80062d6:	7bfb      	ldrb	r3, [r7, #15]
 80062d8:	2b2a      	cmp	r3, #42	; 0x2a
 80062da:	d107      	bne.n	80062ec <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 80062dc:	f248 0102 	movw	r1, #32770	; 0x8002
 80062e0:	6878      	ldr	r0, [r7, #4]
 80062e2:	f000 fca1 	bl	8006c28 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2222      	movs	r2, #34	; 0x22
 80062ea:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	685a      	ldr	r2, [r3, #4]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80062fa:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	6859      	ldr	r1, [r3, #4]
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681a      	ldr	r2, [r3, #0]
 8006306:	4b65      	ldr	r3, [pc, #404]	; (800649c <I2C_ITSlaveCplt+0x210>)
 8006308:	400b      	ands	r3, r1
 800630a:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800630c:	6878      	ldr	r0, [r7, #4]
 800630e:	f000 fa18 	bl	8006742 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8006312:	693b      	ldr	r3, [r7, #16]
 8006314:	0b9b      	lsrs	r3, r3, #14
 8006316:	f003 0301 	and.w	r3, r3, #1
 800631a:	2b00      	cmp	r3, #0
 800631c:	d013      	beq.n	8006346 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800632c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006332:	2b00      	cmp	r3, #0
 8006334:	d020      	beq.n	8006378 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800633a:	681b      	ldr	r3, [r3, #0]
 800633c:	685b      	ldr	r3, [r3, #4]
 800633e:	b29a      	uxth	r2, r3
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	855a      	strh	r2, [r3, #42]	; 0x2a
 8006344:	e018      	b.n	8006378 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8006346:	693b      	ldr	r3, [r7, #16]
 8006348:	0bdb      	lsrs	r3, r3, #15
 800634a:	f003 0301 	and.w	r3, r3, #1
 800634e:	2b00      	cmp	r3, #0
 8006350:	d012      	beq.n	8006378 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	681a      	ldr	r2, [r3, #0]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006360:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006366:	2b00      	cmp	r3, #0
 8006368:	d006      	beq.n	8006378 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	b29a      	uxth	r2, r3
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8006378:	697b      	ldr	r3, [r7, #20]
 800637a:	089b      	lsrs	r3, r3, #2
 800637c:	f003 0301 	and.w	r3, r3, #1
 8006380:	2b00      	cmp	r3, #0
 8006382:	d020      	beq.n	80063c6 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8006384:	697b      	ldr	r3, [r7, #20]
 8006386:	f023 0304 	bic.w	r3, r3, #4
 800638a:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006396:	b2d2      	uxtb	r2, r2
 8006398:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800639e:	1c5a      	adds	r2, r3, #1
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d00c      	beq.n	80063c6 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063b0:	3b01      	subs	r3, #1
 80063b2:	b29a      	uxth	r2, r3
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063bc:	b29b      	uxth	r3, r3
 80063be:	3b01      	subs	r3, #1
 80063c0:	b29a      	uxth	r2, r3
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063ca:	b29b      	uxth	r3, r3
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d005      	beq.n	80063dc <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063d4:	f043 0204 	orr.w	r2, r3, #4
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2200      	movs	r2, #0
 80063e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2200      	movs	r2, #0
 80063e8:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d010      	beq.n	8006414 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063f6:	4619      	mov	r1, r3
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	f000 f8a9 	bl	8006550 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006404:	b2db      	uxtb	r3, r3
 8006406:	2b28      	cmp	r3, #40	; 0x28
 8006408:	d144      	bne.n	8006494 <I2C_ITSlaveCplt+0x208>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800640a:	6979      	ldr	r1, [r7, #20]
 800640c:	6878      	ldr	r0, [r7, #4]
 800640e:	f000 f849 	bl	80064a4 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006412:	e03f      	b.n	8006494 <I2C_ITSlaveCplt+0x208>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006418:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800641c:	d015      	beq.n	800644a <I2C_ITSlaveCplt+0x1be>
    I2C_ITSlaveSeqCplt(hi2c);
 800641e:	6878      	ldr	r0, [r7, #4]
 8006420:	f7ff fe05 	bl	800602e <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	4a1e      	ldr	r2, [pc, #120]	; (80064a0 <I2C_ITSlaveCplt+0x214>)
 8006428:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	2220      	movs	r2, #32
 800642e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	2200      	movs	r2, #0
 8006436:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2200      	movs	r2, #0
 800643c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ListenCpltCallback(hi2c);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006444:	6878      	ldr	r0, [r7, #4]
 8006446:	4798      	blx	r3
}
 8006448:	e024      	b.n	8006494 <I2C_ITSlaveCplt+0x208>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006450:	b2db      	uxtb	r3, r3
 8006452:	2b22      	cmp	r3, #34	; 0x22
 8006454:	d10f      	bne.n	8006476 <I2C_ITSlaveCplt+0x1ea>
    hi2c->State = HAL_I2C_STATE_READY;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2220      	movs	r2, #32
 800645a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	2200      	movs	r2, #0
 8006462:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	2200      	movs	r2, #0
 8006468:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveRxCpltCallback(hi2c);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	4798      	blx	r3
}
 8006474:	e00e      	b.n	8006494 <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2220      	movs	r2, #32
 800647a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2200      	movs	r2, #0
 8006482:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	2200      	movs	r2, #0
 8006488:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->SlaveTxCpltCallback(hi2c);
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006490:	6878      	ldr	r0, [r7, #4]
 8006492:	4798      	blx	r3
}
 8006494:	bf00      	nop
 8006496:	3718      	adds	r7, #24
 8006498:	46bd      	mov	sp, r7
 800649a:	bd80      	pop	{r7, pc}
 800649c:	fe00e800 	.word	0xfe00e800
 80064a0:	ffff0000 	.word	0xffff0000

080064a4 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b082      	sub	sp, #8
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
 80064ac:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	4a26      	ldr	r2, [pc, #152]	; (800654c <I2C_ITListenCplt+0xa8>)
 80064b2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2200      	movs	r2, #0
 80064b8:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	2220      	movs	r2, #32
 80064be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2200      	movs	r2, #0
 80064c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2200      	movs	r2, #0
 80064ce:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	089b      	lsrs	r3, r3, #2
 80064d4:	f003 0301 	and.w	r3, r3, #1
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d022      	beq.n	8006522 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064e6:	b2d2      	uxtb	r2, r2
 80064e8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80064ee:	1c5a      	adds	r2, r3, #1
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d012      	beq.n	8006522 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006500:	3b01      	subs	r3, #1
 8006502:	b29a      	uxth	r2, r3
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800650c:	b29b      	uxth	r3, r3
 800650e:	3b01      	subs	r3, #1
 8006510:	b29a      	uxth	r2, r3
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800651a:	f043 0204 	orr.w	r2, r3, #4
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006522:	f248 0103 	movw	r1, #32771	; 0x8003
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f000 fb7e 	bl	8006c28 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	2210      	movs	r2, #16
 8006532:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2200      	movs	r2, #0
 8006538:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006540:	6878      	ldr	r0, [r7, #4]
 8006542:	4798      	blx	r3
#else
  HAL_I2C_ListenCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8006544:	bf00      	nop
 8006546:	3708      	adds	r7, #8
 8006548:	46bd      	mov	sp, r7
 800654a:	bd80      	pop	{r7, pc}
 800654c:	ffff0000 	.word	0xffff0000

08006550 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b084      	sub	sp, #16
 8006554:	af00      	add	r7, sp, #0
 8006556:	6078      	str	r0, [r7, #4]
 8006558:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006560:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2200      	movs	r2, #0
 8006566:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	4a5d      	ldr	r2, [pc, #372]	; (80066e4 <I2C_ITError+0x194>)
 800656e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2200      	movs	r2, #0
 8006574:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800657a:	683b      	ldr	r3, [r7, #0]
 800657c:	431a      	orrs	r2, r3
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8006582:	7bfb      	ldrb	r3, [r7, #15]
 8006584:	2b28      	cmp	r3, #40	; 0x28
 8006586:	d005      	beq.n	8006594 <I2C_ITError+0x44>
 8006588:	7bfb      	ldrb	r3, [r7, #15]
 800658a:	2b29      	cmp	r3, #41	; 0x29
 800658c:	d002      	beq.n	8006594 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800658e:	7bfb      	ldrb	r3, [r7, #15]
 8006590:	2b2a      	cmp	r3, #42	; 0x2a
 8006592:	d10b      	bne.n	80065ac <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006594:	2103      	movs	r1, #3
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f000 fb46 	bl	8006c28 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	2228      	movs	r2, #40	; 0x28
 80065a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	4a50      	ldr	r2, [pc, #320]	; (80066e8 <I2C_ITError+0x198>)
 80065a8:	635a      	str	r2, [r3, #52]	; 0x34
 80065aa:	e011      	b.n	80065d0 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80065ac:	f248 0103 	movw	r1, #32771	; 0x8003
 80065b0:	6878      	ldr	r0, [r7, #4]
 80065b2:	f000 fb39 	bl	8006c28 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80065bc:	b2db      	uxtb	r3, r3
 80065be:	2b60      	cmp	r3, #96	; 0x60
 80065c0:	d003      	beq.n	80065ca <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2220      	movs	r2, #32
 80065c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2200      	movs	r2, #0
 80065ce:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065d4:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d039      	beq.n	8006652 <I2C_ITError+0x102>
 80065de:	68bb      	ldr	r3, [r7, #8]
 80065e0:	2b11      	cmp	r3, #17
 80065e2:	d002      	beq.n	80065ea <I2C_ITError+0x9a>
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	2b21      	cmp	r3, #33	; 0x21
 80065e8:	d133      	bne.n	8006652 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80065f4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80065f8:	d107      	bne.n	800660a <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	681a      	ldr	r2, [r3, #0]
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006608:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800660e:	4618      	mov	r0, r3
 8006610:	f7fc ff35 	bl	800347e <HAL_DMA_GetState>
 8006614:	4603      	mov	r3, r0
 8006616:	2b01      	cmp	r3, #1
 8006618:	d017      	beq.n	800664a <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800661e:	4a33      	ldr	r2, [pc, #204]	; (80066ec <I2C_ITError+0x19c>)
 8006620:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2200      	movs	r2, #0
 8006626:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800662e:	4618      	mov	r0, r3
 8006630:	f7fc fe44 	bl	80032bc <HAL_DMA_Abort_IT>
 8006634:	4603      	mov	r3, r0
 8006636:	2b00      	cmp	r3, #0
 8006638:	d04d      	beq.n	80066d6 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800663e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006640:	687a      	ldr	r2, [r7, #4]
 8006642:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006644:	4610      	mov	r0, r2
 8006646:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006648:	e045      	b.n	80066d6 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	f000 f850 	bl	80066f0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006650:	e041      	b.n	80066d6 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006656:	2b00      	cmp	r3, #0
 8006658:	d039      	beq.n	80066ce <I2C_ITError+0x17e>
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	2b12      	cmp	r3, #18
 800665e:	d002      	beq.n	8006666 <I2C_ITError+0x116>
 8006660:	68bb      	ldr	r3, [r7, #8]
 8006662:	2b22      	cmp	r3, #34	; 0x22
 8006664:	d133      	bne.n	80066ce <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006670:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006674:	d107      	bne.n	8006686 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	681a      	ldr	r2, [r3, #0]
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006684:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800668a:	4618      	mov	r0, r3
 800668c:	f7fc fef7 	bl	800347e <HAL_DMA_GetState>
 8006690:	4603      	mov	r3, r0
 8006692:	2b01      	cmp	r3, #1
 8006694:	d017      	beq.n	80066c6 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800669a:	4a14      	ldr	r2, [pc, #80]	; (80066ec <I2C_ITError+0x19c>)
 800669c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	2200      	movs	r2, #0
 80066a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066aa:	4618      	mov	r0, r3
 80066ac:	f7fc fe06 	bl	80032bc <HAL_DMA_Abort_IT>
 80066b0:	4603      	mov	r3, r0
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d011      	beq.n	80066da <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066bc:	687a      	ldr	r2, [r7, #4]
 80066be:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80066c0:	4610      	mov	r0, r2
 80066c2:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80066c4:	e009      	b.n	80066da <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80066c6:	6878      	ldr	r0, [r7, #4]
 80066c8:	f000 f812 	bl	80066f0 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80066cc:	e005      	b.n	80066da <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f000 f80e 	bl	80066f0 <I2C_TreatErrorCallback>
  }
}
 80066d4:	e002      	b.n	80066dc <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80066d6:	bf00      	nop
 80066d8:	e000      	b.n	80066dc <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80066da:	bf00      	nop
}
 80066dc:	bf00      	nop
 80066de:	3710      	adds	r7, #16
 80066e0:	46bd      	mov	sp, r7
 80066e2:	bd80      	pop	{r7, pc}
 80066e4:	ffff0000 	.word	0xffff0000
 80066e8:	080057ad 	.word	0x080057ad
 80066ec:	080068e3 	.word	0x080068e3

080066f0 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b082      	sub	sp, #8
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80066fe:	b2db      	uxtb	r3, r3
 8006700:	2b60      	cmp	r3, #96	; 0x60
 8006702:	d10f      	bne.n	8006724 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2220      	movs	r2, #32
 8006708:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2200      	movs	r2, #0
 8006710:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	2200      	movs	r2, #0
 8006716:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	4798      	blx	r3
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006722:	e00a      	b.n	800673a <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2200      	movs	r2, #0
 8006728:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	2200      	movs	r2, #0
 800672e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    hi2c->ErrorCallback(hi2c);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	4798      	blx	r3
}
 800673a:	bf00      	nop
 800673c:	3708      	adds	r7, #8
 800673e:	46bd      	mov	sp, r7
 8006740:	bd80      	pop	{r7, pc}

08006742 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8006742:	b480      	push	{r7}
 8006744:	b083      	sub	sp, #12
 8006746:	af00      	add	r7, sp, #0
 8006748:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	699b      	ldr	r3, [r3, #24]
 8006750:	f003 0302 	and.w	r3, r3, #2
 8006754:	2b02      	cmp	r3, #2
 8006756:	d103      	bne.n	8006760 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	2200      	movs	r2, #0
 800675e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	699b      	ldr	r3, [r3, #24]
 8006766:	f003 0301 	and.w	r3, r3, #1
 800676a:	2b01      	cmp	r3, #1
 800676c:	d007      	beq.n	800677e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	699a      	ldr	r2, [r3, #24]
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f042 0201 	orr.w	r2, r2, #1
 800677c:	619a      	str	r2, [r3, #24]
  }
}
 800677e:	bf00      	nop
 8006780:	370c      	adds	r7, #12
 8006782:	46bd      	mov	sp, r7
 8006784:	bc80      	pop	{r7}
 8006786:	4770      	bx	lr

08006788 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b084      	sub	sp, #16
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006794:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681a      	ldr	r2, [r3, #0]
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80067a4:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d104      	bne.n	80067ba <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80067b0:	2120      	movs	r1, #32
 80067b2:	68f8      	ldr	r0, [r7, #12]
 80067b4:	f000 f9d6 	bl	8006b64 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80067b8:	e02d      	b.n	8006816 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067be:	68fa      	ldr	r2, [r7, #12]
 80067c0:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 80067c2:	441a      	add	r2, r3
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067cc:	b29b      	uxth	r3, r3
 80067ce:	2bff      	cmp	r3, #255	; 0xff
 80067d0:	d903      	bls.n	80067da <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	22ff      	movs	r2, #255	; 0xff
 80067d6:	851a      	strh	r2, [r3, #40]	; 0x28
 80067d8:	e004      	b.n	80067e4 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 80067da:	68fb      	ldr	r3, [r7, #12]
 80067dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80067de:	b29a      	uxth	r2, r3
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ec:	4619      	mov	r1, r3
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	3328      	adds	r3, #40	; 0x28
 80067f4:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 80067fa:	f7fc fcc8 	bl	800318e <HAL_DMA_Start_IT>
 80067fe:	4603      	mov	r3, r0
 8006800:	2b00      	cmp	r3, #0
 8006802:	d004      	beq.n	800680e <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8006804:	2110      	movs	r1, #16
 8006806:	68f8      	ldr	r0, [r7, #12]
 8006808:	f7ff fea2 	bl	8006550 <I2C_ITError>
}
 800680c:	e003      	b.n	8006816 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800680e:	2140      	movs	r1, #64	; 0x40
 8006810:	68f8      	ldr	r0, [r7, #12]
 8006812:	f000 f9a7 	bl	8006b64 <I2C_Enable_IRQ>
}
 8006816:	bf00      	nop
 8006818:	3710      	adds	r7, #16
 800681a:	46bd      	mov	sp, r7
 800681c:	bd80      	pop	{r7, pc}

0800681e <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800681e:	b580      	push	{r7, lr}
 8006820:	b084      	sub	sp, #16
 8006822:	af00      	add	r7, sp, #0
 8006824:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800682a:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	681a      	ldr	r2, [r3, #0]
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800683a:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006840:	b29b      	uxth	r3, r3
 8006842:	2b00      	cmp	r3, #0
 8006844:	d104      	bne.n	8006850 <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8006846:	2120      	movs	r1, #32
 8006848:	68f8      	ldr	r0, [r7, #12]
 800684a:	f000 f98b 	bl	8006b64 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800684e:	e02d      	b.n	80068ac <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006854:	68fa      	ldr	r2, [r7, #12]
 8006856:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8006858:	441a      	add	r2, r3
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	625a      	str	r2, [r3, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006862:	b29b      	uxth	r3, r3
 8006864:	2bff      	cmp	r3, #255	; 0xff
 8006866:	d903      	bls.n	8006870 <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	22ff      	movs	r2, #255	; 0xff
 800686c:	851a      	strh	r2, [r3, #40]	; 0x28
 800686e:	e004      	b.n	800687a <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006874:	b29a      	uxth	r2, r3
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	851a      	strh	r2, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	3324      	adds	r3, #36	; 0x24
 8006884:	4619      	mov	r1, r3
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800688a:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8006890:	f7fc fc7d 	bl	800318e <HAL_DMA_Start_IT>
 8006894:	4603      	mov	r3, r0
 8006896:	2b00      	cmp	r3, #0
 8006898:	d004      	beq.n	80068a4 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800689a:	2110      	movs	r1, #16
 800689c:	68f8      	ldr	r0, [r7, #12]
 800689e:	f7ff fe57 	bl	8006550 <I2C_ITError>
}
 80068a2:	e003      	b.n	80068ac <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80068a4:	2140      	movs	r1, #64	; 0x40
 80068a6:	68f8      	ldr	r0, [r7, #12]
 80068a8:	f000 f95c 	bl	8006b64 <I2C_Enable_IRQ>
}
 80068ac:	bf00      	nop
 80068ae:	3710      	adds	r7, #16
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}

080068b4 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b084      	sub	sp, #16
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068c0:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	685a      	ldr	r2, [r3, #4]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80068d0:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80068d2:	2110      	movs	r1, #16
 80068d4:	68f8      	ldr	r0, [r7, #12]
 80068d6:	f7ff fe3b 	bl	8006550 <I2C_ITError>
}
 80068da:	bf00      	nop
 80068dc:	3710      	adds	r7, #16
 80068de:	46bd      	mov	sp, r7
 80068e0:	bd80      	pop	{r7, pc}

080068e2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80068e2:	b580      	push	{r7, lr}
 80068e4:	b084      	sub	sp, #16
 80068e6:	af00      	add	r7, sp, #0
 80068e8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ee:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d003      	beq.n	8006900 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068fc:	2200      	movs	r2, #0
 80068fe:	635a      	str	r2, [r3, #52]	; 0x34
  }
  if (hi2c->hdmarx != NULL)
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006904:	2b00      	cmp	r3, #0
 8006906:	d003      	beq.n	8006910 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800690c:	2200      	movs	r2, #0
 800690e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  I2C_TreatErrorCallback(hi2c);
 8006910:	68f8      	ldr	r0, [r7, #12]
 8006912:	f7ff feed 	bl	80066f0 <I2C_TreatErrorCallback>
}
 8006916:	bf00      	nop
 8006918:	3710      	adds	r7, #16
 800691a:	46bd      	mov	sp, r7
 800691c:	bd80      	pop	{r7, pc}

0800691e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800691e:	b580      	push	{r7, lr}
 8006920:	b084      	sub	sp, #16
 8006922:	af00      	add	r7, sp, #0
 8006924:	60f8      	str	r0, [r7, #12]
 8006926:	60b9      	str	r1, [r7, #8]
 8006928:	603b      	str	r3, [r7, #0]
 800692a:	4613      	mov	r3, r2
 800692c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800692e:	e022      	b.n	8006976 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006930:	683b      	ldr	r3, [r7, #0]
 8006932:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006936:	d01e      	beq.n	8006976 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006938:	f000 faea 	bl	8006f10 <HAL_GetTick>
 800693c:	4602      	mov	r2, r0
 800693e:	69bb      	ldr	r3, [r7, #24]
 8006940:	1ad3      	subs	r3, r2, r3
 8006942:	683a      	ldr	r2, [r7, #0]
 8006944:	429a      	cmp	r2, r3
 8006946:	d302      	bcc.n	800694e <I2C_WaitOnFlagUntilTimeout+0x30>
 8006948:	683b      	ldr	r3, [r7, #0]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d113      	bne.n	8006976 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006952:	f043 0220 	orr.w	r2, r3, #32
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	2220      	movs	r2, #32
 800695e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	2200      	movs	r2, #0
 8006966:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2200      	movs	r2, #0
 800696e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8006972:	2301      	movs	r3, #1
 8006974:	e00f      	b.n	8006996 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	699a      	ldr	r2, [r3, #24]
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	4013      	ands	r3, r2
 8006980:	68ba      	ldr	r2, [r7, #8]
 8006982:	429a      	cmp	r2, r3
 8006984:	bf0c      	ite	eq
 8006986:	2301      	moveq	r3, #1
 8006988:	2300      	movne	r3, #0
 800698a:	b2db      	uxtb	r3, r3
 800698c:	461a      	mov	r2, r3
 800698e:	79fb      	ldrb	r3, [r7, #7]
 8006990:	429a      	cmp	r2, r3
 8006992:	d0cd      	beq.n	8006930 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006994:	2300      	movs	r3, #0
}
 8006996:	4618      	mov	r0, r3
 8006998:	3710      	adds	r7, #16
 800699a:	46bd      	mov	sp, r7
 800699c:	bd80      	pop	{r7, pc}

0800699e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800699e:	b580      	push	{r7, lr}
 80069a0:	b084      	sub	sp, #16
 80069a2:	af00      	add	r7, sp, #0
 80069a4:	60f8      	str	r0, [r7, #12]
 80069a6:	60b9      	str	r1, [r7, #8]
 80069a8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80069aa:	e02c      	b.n	8006a06 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 80069ac:	687a      	ldr	r2, [r7, #4]
 80069ae:	68b9      	ldr	r1, [r7, #8]
 80069b0:	68f8      	ldr	r0, [r7, #12]
 80069b2:	f000 f835 	bl	8006a20 <I2C_IsAcknowledgeFailed>
 80069b6:	4603      	mov	r3, r0
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d001      	beq.n	80069c0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80069bc:	2301      	movs	r3, #1
 80069be:	e02a      	b.n	8006a16 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069c6:	d01e      	beq.n	8006a06 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80069c8:	f000 faa2 	bl	8006f10 <HAL_GetTick>
 80069cc:	4602      	mov	r2, r0
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	1ad3      	subs	r3, r2, r3
 80069d2:	68ba      	ldr	r2, [r7, #8]
 80069d4:	429a      	cmp	r2, r3
 80069d6:	d302      	bcc.n	80069de <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80069d8:	68bb      	ldr	r3, [r7, #8]
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d113      	bne.n	8006a06 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069e2:	f043 0220 	orr.w	r2, r3, #32
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	2220      	movs	r2, #32
 80069ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	2200      	movs	r2, #0
 80069f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	2200      	movs	r2, #0
 80069fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8006a02:	2301      	movs	r3, #1
 8006a04:	e007      	b.n	8006a16 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	699b      	ldr	r3, [r3, #24]
 8006a0c:	f003 0302 	and.w	r3, r3, #2
 8006a10:	2b02      	cmp	r3, #2
 8006a12:	d1cb      	bne.n	80069ac <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006a14:	2300      	movs	r3, #0
}
 8006a16:	4618      	mov	r0, r3
 8006a18:	3710      	adds	r7, #16
 8006a1a:	46bd      	mov	sp, r7
 8006a1c:	bd80      	pop	{r7, pc}
	...

08006a20 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006a20:	b580      	push	{r7, lr}
 8006a22:	b084      	sub	sp, #16
 8006a24:	af00      	add	r7, sp, #0
 8006a26:	60f8      	str	r0, [r7, #12]
 8006a28:	60b9      	str	r1, [r7, #8]
 8006a2a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	699b      	ldr	r3, [r3, #24]
 8006a32:	f003 0310 	and.w	r3, r3, #16
 8006a36:	2b10      	cmp	r3, #16
 8006a38:	d161      	bne.n	8006afe <I2C_IsAcknowledgeFailed+0xde>
  {
    /* In case of Soft End condition, generate the STOP condition */
    if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	685b      	ldr	r3, [r3, #4]
 8006a40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a44:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006a48:	d02b      	beq.n	8006aa2 <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Generate Stop */
      hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	685a      	ldr	r2, [r3, #4]
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006a58:	605a      	str	r2, [r3, #4]
    }
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006a5a:	e022      	b.n	8006aa2 <I2C_IsAcknowledgeFailed+0x82>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a62:	d01e      	beq.n	8006aa2 <I2C_IsAcknowledgeFailed+0x82>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a64:	f000 fa54 	bl	8006f10 <HAL_GetTick>
 8006a68:	4602      	mov	r2, r0
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	1ad3      	subs	r3, r2, r3
 8006a6e:	68ba      	ldr	r2, [r7, #8]
 8006a70:	429a      	cmp	r2, r3
 8006a72:	d302      	bcc.n	8006a7a <I2C_IsAcknowledgeFailed+0x5a>
 8006a74:	68bb      	ldr	r3, [r7, #8]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d113      	bne.n	8006aa2 <I2C_IsAcknowledgeFailed+0x82>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a7e:	f043 0220 	orr.w	r2, r3, #32
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2220      	movs	r2, #32
 8006a8a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	2200      	movs	r2, #0
 8006a92:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2200      	movs	r2, #0
 8006a9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e02e      	b.n	8006b00 <I2C_IsAcknowledgeFailed+0xe0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	699b      	ldr	r3, [r3, #24]
 8006aa8:	f003 0320 	and.w	r3, r3, #32
 8006aac:	2b20      	cmp	r3, #32
 8006aae:	d1d5      	bne.n	8006a5c <I2C_IsAcknowledgeFailed+0x3c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	2210      	movs	r2, #16
 8006ab6:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	2220      	movs	r2, #32
 8006abe:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006ac0:	68f8      	ldr	r0, [r7, #12]
 8006ac2:	f7ff fe3e 	bl	8006742 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	6859      	ldr	r1, [r3, #4]
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681a      	ldr	r2, [r3, #0]
 8006ad0:	4b0d      	ldr	r3, [pc, #52]	; (8006b08 <I2C_IsAcknowledgeFailed+0xe8>)
 8006ad2:	400b      	ands	r3, r1
 8006ad4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ada:	f043 0204 	orr.w	r2, r3, #4
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2220      	movs	r2, #32
 8006ae6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	2200      	movs	r2, #0
 8006aee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	2200      	movs	r2, #0
 8006af6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8006afa:	2301      	movs	r3, #1
 8006afc:	e000      	b.n	8006b00 <I2C_IsAcknowledgeFailed+0xe0>
  }
  return HAL_OK;
 8006afe:	2300      	movs	r3, #0
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	3710      	adds	r7, #16
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}
 8006b08:	fe00e800 	.word	0xfe00e800

08006b0c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8006b0c:	b480      	push	{r7}
 8006b0e:	b085      	sub	sp, #20
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	60f8      	str	r0, [r7, #12]
 8006b14:	607b      	str	r3, [r7, #4]
 8006b16:	460b      	mov	r3, r1
 8006b18:	817b      	strh	r3, [r7, #10]
 8006b1a:	4613      	mov	r3, r2
 8006b1c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	685a      	ldr	r2, [r3, #4]
 8006b24:	69bb      	ldr	r3, [r7, #24]
 8006b26:	0d5b      	lsrs	r3, r3, #21
 8006b28:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006b2c:	4b0c      	ldr	r3, [pc, #48]	; (8006b60 <I2C_TransferConfig+0x54>)
 8006b2e:	430b      	orrs	r3, r1
 8006b30:	43db      	mvns	r3, r3
 8006b32:	ea02 0103 	and.w	r1, r2, r3
 8006b36:	897b      	ldrh	r3, [r7, #10]
 8006b38:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006b3c:	7a7b      	ldrb	r3, [r7, #9]
 8006b3e:	041b      	lsls	r3, r3, #16
 8006b40:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006b44:	431a      	orrs	r2, r3
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	431a      	orrs	r2, r3
 8006b4a:	69bb      	ldr	r3, [r7, #24]
 8006b4c:	431a      	orrs	r2, r3
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	430a      	orrs	r2, r1
 8006b54:	605a      	str	r2, [r3, #4]
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                        (uint32_t)Mode | (uint32_t)Request));
}
 8006b56:	bf00      	nop
 8006b58:	3714      	adds	r7, #20
 8006b5a:	46bd      	mov	sp, r7
 8006b5c:	bc80      	pop	{r7}
 8006b5e:	4770      	bx	lr
 8006b60:	03ff63ff 	.word	0x03ff63ff

08006b64 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b085      	sub	sp, #20
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
 8006b6c:	460b      	mov	r3, r1
 8006b6e:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8006b70:	2300      	movs	r3, #0
 8006b72:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b78:	4a29      	ldr	r2, [pc, #164]	; (8006c20 <I2C_Enable_IRQ+0xbc>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d004      	beq.n	8006b88 <I2C_Enable_IRQ+0x24>
      (hi2c->XferISR == I2C_Slave_ISR_DMA))
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  if ((hi2c->XferISR == I2C_Master_ISR_DMA) || \
 8006b82:	4a28      	ldr	r2, [pc, #160]	; (8006c24 <I2C_Enable_IRQ+0xc0>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d11d      	bne.n	8006bc4 <I2C_Enable_IRQ+0x60>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006b88:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	da03      	bge.n	8006b98 <I2C_Enable_IRQ+0x34>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8006b96:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006b98:	887b      	ldrh	r3, [r7, #2]
 8006b9a:	2b10      	cmp	r3, #16
 8006b9c:	d103      	bne.n	8006ba6 <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8006ba4:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006ba6:	887b      	ldrh	r3, [r7, #2]
 8006ba8:	2b20      	cmp	r3, #32
 8006baa:	d103      	bne.n	8006bb4 <I2C_Enable_IRQ+0x50>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8006bac:	68fb      	ldr	r3, [r7, #12]
 8006bae:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8006bb2:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8006bb4:	887b      	ldrh	r3, [r7, #2]
 8006bb6:	2b40      	cmp	r3, #64	; 0x40
 8006bb8:	d125      	bne.n	8006c06 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006bc0:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8006bc2:	e020      	b.n	8006c06 <I2C_Enable_IRQ+0xa2>
    }
  }
  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006bc4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	da03      	bge.n	8006bd4 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR, STOP, NACK, and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8006bd2:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006bd4:	887b      	ldrh	r3, [r7, #2]
 8006bd6:	f003 0301 	and.w	r3, r3, #1
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d003      	beq.n	8006be6 <I2C_Enable_IRQ+0x82>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	f043 03f2 	orr.w	r3, r3, #242	; 0xf2
 8006be4:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006be6:	887b      	ldrh	r3, [r7, #2]
 8006be8:	f003 0302 	and.w	r3, r3, #2
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d003      	beq.n	8006bf8 <I2C_Enable_IRQ+0x94>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8006bf0:	68fb      	ldr	r3, [r7, #12]
 8006bf2:	f043 03f4 	orr.w	r3, r3, #244	; 0xf4
 8006bf6:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006bf8:	887b      	ldrh	r3, [r7, #2]
 8006bfa:	2b20      	cmp	r3, #32
 8006bfc:	d103      	bne.n	8006c06 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	f043 0320 	orr.w	r3, r3, #32
 8006c04:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	6819      	ldr	r1, [r3, #0]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68fa      	ldr	r2, [r7, #12]
 8006c12:	430a      	orrs	r2, r1
 8006c14:	601a      	str	r2, [r3, #0]
}
 8006c16:	bf00      	nop
 8006c18:	3714      	adds	r7, #20
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	bc80      	pop	{r7}
 8006c1e:	4770      	bx	lr
 8006c20:	080059b3 	.word	0x080059b3
 8006c24:	08005b99 	.word	0x08005b99

08006c28 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b085      	sub	sp, #20
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
 8006c30:	460b      	mov	r3, r1
 8006c32:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8006c34:	2300      	movs	r3, #0
 8006c36:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8006c38:	887b      	ldrh	r3, [r7, #2]
 8006c3a:	f003 0301 	and.w	r3, r3, #1
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d00f      	beq.n	8006c62 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8006c48:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c50:	b2db      	uxtb	r3, r3
 8006c52:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006c56:	2b28      	cmp	r3, #40	; 0x28
 8006c58:	d003      	beq.n	8006c62 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8006c60:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006c62:	887b      	ldrh	r3, [r7, #2]
 8006c64:	f003 0302 	and.w	r3, r3, #2
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d00f      	beq.n	8006c8c <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8006c72:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006c7a:	b2db      	uxtb	r3, r3
 8006c7c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006c80:	2b28      	cmp	r3, #40	; 0x28
 8006c82:	d003      	beq.n	8006c8c <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8006c8a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8006c8c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	da03      	bge.n	8006c9c <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006c94:	68fb      	ldr	r3, [r7, #12]
 8006c96:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8006c9a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006c9c:	887b      	ldrh	r3, [r7, #2]
 8006c9e:	2b10      	cmp	r3, #16
 8006ca0:	d103      	bne.n	8006caa <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8006ca8:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8006caa:	887b      	ldrh	r3, [r7, #2]
 8006cac:	2b20      	cmp	r3, #32
 8006cae:	d103      	bne.n	8006cb8 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	f043 0320 	orr.w	r3, r3, #32
 8006cb6:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8006cb8:	887b      	ldrh	r3, [r7, #2]
 8006cba:	2b40      	cmp	r3, #64	; 0x40
 8006cbc:	d103      	bne.n	8006cc6 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cc4:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	6819      	ldr	r1, [r3, #0]
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	43da      	mvns	r2, r3
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	400a      	ands	r2, r1
 8006cd6:	601a      	str	r2, [r3, #0]
}
 8006cd8:	bf00      	nop
 8006cda:	3714      	adds	r7, #20
 8006cdc:	46bd      	mov	sp, r7
 8006cde:	bc80      	pop	{r7}
 8006ce0:	4770      	bx	lr

08006ce2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006ce2:	b480      	push	{r7}
 8006ce4:	b083      	sub	sp, #12
 8006ce6:	af00      	add	r7, sp, #0
 8006ce8:	6078      	str	r0, [r7, #4]
 8006cea:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006cf2:	b2db      	uxtb	r3, r3
 8006cf4:	2b20      	cmp	r3, #32
 8006cf6:	d138      	bne.n	8006d6a <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006cfe:	2b01      	cmp	r3, #1
 8006d00:	d101      	bne.n	8006d06 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006d02:	2302      	movs	r3, #2
 8006d04:	e032      	b.n	8006d6c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	2201      	movs	r2, #1
 8006d0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	2224      	movs	r2, #36	; 0x24
 8006d12:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	681a      	ldr	r2, [r3, #0]
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	f022 0201 	bic.w	r2, r2, #1
 8006d24:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	681a      	ldr	r2, [r3, #0]
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006d34:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	6819      	ldr	r1, [r3, #0]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	683a      	ldr	r2, [r7, #0]
 8006d42:	430a      	orrs	r2, r1
 8006d44:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	681a      	ldr	r2, [r3, #0]
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f042 0201 	orr.w	r2, r2, #1
 8006d54:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2220      	movs	r2, #32
 8006d5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2200      	movs	r2, #0
 8006d62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006d66:	2300      	movs	r3, #0
 8006d68:	e000      	b.n	8006d6c <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006d6a:	2302      	movs	r3, #2
  }
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	370c      	adds	r7, #12
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bc80      	pop	{r7}
 8006d74:	4770      	bx	lr

08006d76 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006d76:	b480      	push	{r7}
 8006d78:	b085      	sub	sp, #20
 8006d7a:	af00      	add	r7, sp, #0
 8006d7c:	6078      	str	r0, [r7, #4]
 8006d7e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d86:	b2db      	uxtb	r3, r3
 8006d88:	2b20      	cmp	r3, #32
 8006d8a:	d139      	bne.n	8006e00 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006d92:	2b01      	cmp	r3, #1
 8006d94:	d101      	bne.n	8006d9a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006d96:	2302      	movs	r3, #2
 8006d98:	e033      	b.n	8006e02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2201      	movs	r2, #1
 8006d9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	2224      	movs	r2, #36	; 0x24
 8006da6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	681a      	ldr	r2, [r3, #0]
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f022 0201 	bic.w	r2, r2, #1
 8006db8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006dc8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	021b      	lsls	r3, r3, #8
 8006dce:	68fa      	ldr	r2, [r7, #12]
 8006dd0:	4313      	orrs	r3, r2
 8006dd2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	68fa      	ldr	r2, [r7, #12]
 8006dda:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	681a      	ldr	r2, [r3, #0]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f042 0201 	orr.w	r2, r2, #1
 8006dea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2220      	movs	r2, #32
 8006df0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2200      	movs	r2, #0
 8006df8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	e000      	b.n	8006e02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006e00:	2302      	movs	r3, #2
  }
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	3714      	adds	r7, #20
 8006e06:	46bd      	mov	sp, r7
 8006e08:	bc80      	pop	{r7}
 8006e0a:	4770      	bx	lr

08006e0c <HAL_GPIO_EXTI_Callback>:
#include "stm32f3xx_hal.h"
#include "avProj_Config.h"


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b082      	sub	sp, #8
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	4603      	mov	r3, r0
 8006e14:	80fb      	strh	r3, [r7, #6]
	/* Check if interrupt is triggered by PC13 */
	if(GPIO_Pin == BUTTON_Pin)
 8006e16:	88fb      	ldrh	r3, [r7, #6]
 8006e18:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006e1c:	d10e      	bne.n	8006e3c <HAL_GPIO_EXTI_Callback+0x30>
	{
		/* Check Pin state */
        if(GPIO_PIN_SET == HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13))
 8006e1e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006e22:	4808      	ldr	r0, [pc, #32]	; (8006e44 <HAL_GPIO_EXTI_Callback+0x38>)
 8006e24:	f7fc f926 	bl	8003074 <HAL_GPIO_ReadPin>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	2b01      	cmp	r3, #1
 8006e2c:	d103      	bne.n	8006e36 <HAL_GPIO_EXTI_Callback+0x2a>
        {
            Rte_Write_PC13_Pin_State(1u);
 8006e2e:	2001      	movs	r0, #1
 8006e30:	f004 fa5a 	bl	800b2e8 <Rte_Write_PC13_Pin_State>
        else
        {
        	Rte_Write_PC13_Pin_State(0u);
        }
	}
}
 8006e34:	e002      	b.n	8006e3c <HAL_GPIO_EXTI_Callback+0x30>
        	Rte_Write_PC13_Pin_State(0u);
 8006e36:	2000      	movs	r0, #0
 8006e38:	f004 fa56 	bl	800b2e8 <Rte_Write_PC13_Pin_State>
}
 8006e3c:	bf00      	nop
 8006e3e:	3708      	adds	r7, #8
 8006e40:	46bd      	mov	sp, r7
 8006e42:	bd80      	pop	{r7, pc}
 8006e44:	48000800 	.word	0x48000800

08006e48 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006e4c:	bf00      	nop
 8006e4e:	46bd      	mov	sp, r7
 8006e50:	bc80      	pop	{r7}
 8006e52:	4770      	bx	lr

08006e54 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006e58:	4b08      	ldr	r3, [pc, #32]	; (8006e7c <HAL_Init+0x28>)
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a07      	ldr	r2, [pc, #28]	; (8006e7c <HAL_Init+0x28>)
 8006e5e:	f043 0310 	orr.w	r3, r3, #16
 8006e62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006e64:	2003      	movs	r0, #3
 8006e66:	f000 f929 	bl	80070bc <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006e6a:	200f      	movs	r0, #15
 8006e6c:	f000 f808 	bl	8006e80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006e70:	f000 f966 	bl	8007140 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006e74:	2300      	movs	r3, #0
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	bd80      	pop	{r7, pc}
 8006e7a:	bf00      	nop
 8006e7c:	40022000 	.word	0x40022000

08006e80 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b082      	sub	sp, #8
 8006e84:	af00      	add	r7, sp, #0
 8006e86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006e88:	4b15      	ldr	r3, [pc, #84]	; (8006ee0 <HAL_InitTick+0x60>)
 8006e8a:	681a      	ldr	r2, [r3, #0]
 8006e8c:	4b15      	ldr	r3, [pc, #84]	; (8006ee4 <HAL_InitTick+0x64>)
 8006e8e:	781b      	ldrb	r3, [r3, #0]
 8006e90:	4619      	mov	r1, r3
 8006e92:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006e96:	fbb3 f3f1 	udiv	r3, r3, r1
 8006e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	f000 f941 	bl	8007126 <HAL_SYSTICK_Config>
 8006ea4:	4603      	mov	r3, r0
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d001      	beq.n	8006eae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006eaa:	2301      	movs	r3, #1
 8006eac:	e014      	b.n	8006ed8 <HAL_InitTick+0x58>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2b0f      	cmp	r3, #15
 8006eb2:	d810      	bhi.n	8006ed6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006eb4:	2200      	movs	r2, #0
 8006eb6:	6879      	ldr	r1, [r7, #4]
 8006eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8006ebc:	f000 f909 	bl	80070d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8006ec0:	2200      	movs	r2, #0
 8006ec2:	210f      	movs	r1, #15
 8006ec4:	f06f 0001 	mvn.w	r0, #1
 8006ec8:	f000 f903 	bl	80070d2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006ecc:	4a06      	ldr	r2, [pc, #24]	; (8006ee8 <HAL_InitTick+0x68>)
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	e000      	b.n	8006ed8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8006ed6:	2301      	movs	r3, #1
}
 8006ed8:	4618      	mov	r0, r3
 8006eda:	3708      	adds	r7, #8
 8006edc:	46bd      	mov	sp, r7
 8006ede:	bd80      	pop	{r7, pc}
 8006ee0:	20000000 	.word	0x20000000
 8006ee4:	20000008 	.word	0x20000008
 8006ee8:	20000004 	.word	0x20000004

08006eec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006eec:	b480      	push	{r7}
 8006eee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006ef0:	4b05      	ldr	r3, [pc, #20]	; (8006f08 <HAL_IncTick+0x1c>)
 8006ef2:	781b      	ldrb	r3, [r3, #0]
 8006ef4:	461a      	mov	r2, r3
 8006ef6:	4b05      	ldr	r3, [pc, #20]	; (8006f0c <HAL_IncTick+0x20>)
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	4413      	add	r3, r2
 8006efc:	4a03      	ldr	r2, [pc, #12]	; (8006f0c <HAL_IncTick+0x20>)
 8006efe:	6013      	str	r3, [r2, #0]
}
 8006f00:	bf00      	nop
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bc80      	pop	{r7}
 8006f06:	4770      	bx	lr
 8006f08:	20000008 	.word	0x20000008
 8006f0c:	200001b4 	.word	0x200001b4

08006f10 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006f10:	b480      	push	{r7}
 8006f12:	af00      	add	r7, sp, #0
  return uwTick;  
 8006f14:	4b02      	ldr	r3, [pc, #8]	; (8006f20 <HAL_GetTick+0x10>)
 8006f16:	681b      	ldr	r3, [r3, #0]
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	46bd      	mov	sp, r7
 8006f1c:	bc80      	pop	{r7}
 8006f1e:	4770      	bx	lr
 8006f20:	200001b4 	.word	0x200001b4

08006f24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006f24:	b480      	push	{r7}
 8006f26:	b085      	sub	sp, #20
 8006f28:	af00      	add	r7, sp, #0
 8006f2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f003 0307 	and.w	r3, r3, #7
 8006f32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006f34:	4b0c      	ldr	r3, [pc, #48]	; (8006f68 <__NVIC_SetPriorityGrouping+0x44>)
 8006f36:	68db      	ldr	r3, [r3, #12]
 8006f38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006f3a:	68ba      	ldr	r2, [r7, #8]
 8006f3c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006f40:	4013      	ands	r3, r2
 8006f42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006f48:	68bb      	ldr	r3, [r7, #8]
 8006f4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006f4c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006f50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006f54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006f56:	4a04      	ldr	r2, [pc, #16]	; (8006f68 <__NVIC_SetPriorityGrouping+0x44>)
 8006f58:	68bb      	ldr	r3, [r7, #8]
 8006f5a:	60d3      	str	r3, [r2, #12]
}
 8006f5c:	bf00      	nop
 8006f5e:	3714      	adds	r7, #20
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bc80      	pop	{r7}
 8006f64:	4770      	bx	lr
 8006f66:	bf00      	nop
 8006f68:	e000ed00 	.word	0xe000ed00

08006f6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006f6c:	b480      	push	{r7}
 8006f6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006f70:	4b04      	ldr	r3, [pc, #16]	; (8006f84 <__NVIC_GetPriorityGrouping+0x18>)
 8006f72:	68db      	ldr	r3, [r3, #12]
 8006f74:	0a1b      	lsrs	r3, r3, #8
 8006f76:	f003 0307 	and.w	r3, r3, #7
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	46bd      	mov	sp, r7
 8006f7e:	bc80      	pop	{r7}
 8006f80:	4770      	bx	lr
 8006f82:	bf00      	nop
 8006f84:	e000ed00 	.word	0xe000ed00

08006f88 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006f88:	b480      	push	{r7}
 8006f8a:	b083      	sub	sp, #12
 8006f8c:	af00      	add	r7, sp, #0
 8006f8e:	4603      	mov	r3, r0
 8006f90:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	db0b      	blt.n	8006fb2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006f9a:	79fb      	ldrb	r3, [r7, #7]
 8006f9c:	f003 021f 	and.w	r2, r3, #31
 8006fa0:	4906      	ldr	r1, [pc, #24]	; (8006fbc <__NVIC_EnableIRQ+0x34>)
 8006fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fa6:	095b      	lsrs	r3, r3, #5
 8006fa8:	2001      	movs	r0, #1
 8006faa:	fa00 f202 	lsl.w	r2, r0, r2
 8006fae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006fb2:	bf00      	nop
 8006fb4:	370c      	adds	r7, #12
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bc80      	pop	{r7}
 8006fba:	4770      	bx	lr
 8006fbc:	e000e100 	.word	0xe000e100

08006fc0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b083      	sub	sp, #12
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	4603      	mov	r3, r0
 8006fc8:	6039      	str	r1, [r7, #0]
 8006fca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006fcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	db0a      	blt.n	8006fea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	b2da      	uxtb	r2, r3
 8006fd8:	490c      	ldr	r1, [pc, #48]	; (800700c <__NVIC_SetPriority+0x4c>)
 8006fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006fde:	0112      	lsls	r2, r2, #4
 8006fe0:	b2d2      	uxtb	r2, r2
 8006fe2:	440b      	add	r3, r1
 8006fe4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006fe8:	e00a      	b.n	8007000 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	b2da      	uxtb	r2, r3
 8006fee:	4908      	ldr	r1, [pc, #32]	; (8007010 <__NVIC_SetPriority+0x50>)
 8006ff0:	79fb      	ldrb	r3, [r7, #7]
 8006ff2:	f003 030f 	and.w	r3, r3, #15
 8006ff6:	3b04      	subs	r3, #4
 8006ff8:	0112      	lsls	r2, r2, #4
 8006ffa:	b2d2      	uxtb	r2, r2
 8006ffc:	440b      	add	r3, r1
 8006ffe:	761a      	strb	r2, [r3, #24]
}
 8007000:	bf00      	nop
 8007002:	370c      	adds	r7, #12
 8007004:	46bd      	mov	sp, r7
 8007006:	bc80      	pop	{r7}
 8007008:	4770      	bx	lr
 800700a:	bf00      	nop
 800700c:	e000e100 	.word	0xe000e100
 8007010:	e000ed00 	.word	0xe000ed00

08007014 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007014:	b480      	push	{r7}
 8007016:	b089      	sub	sp, #36	; 0x24
 8007018:	af00      	add	r7, sp, #0
 800701a:	60f8      	str	r0, [r7, #12]
 800701c:	60b9      	str	r1, [r7, #8]
 800701e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f003 0307 	and.w	r3, r3, #7
 8007026:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007028:	69fb      	ldr	r3, [r7, #28]
 800702a:	f1c3 0307 	rsb	r3, r3, #7
 800702e:	2b04      	cmp	r3, #4
 8007030:	bf28      	it	cs
 8007032:	2304      	movcs	r3, #4
 8007034:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007036:	69fb      	ldr	r3, [r7, #28]
 8007038:	3304      	adds	r3, #4
 800703a:	2b06      	cmp	r3, #6
 800703c:	d902      	bls.n	8007044 <NVIC_EncodePriority+0x30>
 800703e:	69fb      	ldr	r3, [r7, #28]
 8007040:	3b03      	subs	r3, #3
 8007042:	e000      	b.n	8007046 <NVIC_EncodePriority+0x32>
 8007044:	2300      	movs	r3, #0
 8007046:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007048:	f04f 32ff 	mov.w	r2, #4294967295
 800704c:	69bb      	ldr	r3, [r7, #24]
 800704e:	fa02 f303 	lsl.w	r3, r2, r3
 8007052:	43da      	mvns	r2, r3
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	401a      	ands	r2, r3
 8007058:	697b      	ldr	r3, [r7, #20]
 800705a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800705c:	f04f 31ff 	mov.w	r1, #4294967295
 8007060:	697b      	ldr	r3, [r7, #20]
 8007062:	fa01 f303 	lsl.w	r3, r1, r3
 8007066:	43d9      	mvns	r1, r3
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800706c:	4313      	orrs	r3, r2
         );
}
 800706e:	4618      	mov	r0, r3
 8007070:	3724      	adds	r7, #36	; 0x24
 8007072:	46bd      	mov	sp, r7
 8007074:	bc80      	pop	{r7}
 8007076:	4770      	bx	lr

08007078 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8007078:	b580      	push	{r7, lr}
 800707a:	b082      	sub	sp, #8
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	3b01      	subs	r3, #1
 8007084:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007088:	d301      	bcc.n	800708e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800708a:	2301      	movs	r3, #1
 800708c:	e00f      	b.n	80070ae <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800708e:	4a0a      	ldr	r2, [pc, #40]	; (80070b8 <SysTick_Config+0x40>)
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	3b01      	subs	r3, #1
 8007094:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007096:	210f      	movs	r1, #15
 8007098:	f04f 30ff 	mov.w	r0, #4294967295
 800709c:	f7ff ff90 	bl	8006fc0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80070a0:	4b05      	ldr	r3, [pc, #20]	; (80070b8 <SysTick_Config+0x40>)
 80070a2:	2200      	movs	r2, #0
 80070a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80070a6:	4b04      	ldr	r3, [pc, #16]	; (80070b8 <SysTick_Config+0x40>)
 80070a8:	2207      	movs	r2, #7
 80070aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80070ac:	2300      	movs	r3, #0
}
 80070ae:	4618      	mov	r0, r3
 80070b0:	3708      	adds	r7, #8
 80070b2:	46bd      	mov	sp, r7
 80070b4:	bd80      	pop	{r7, pc}
 80070b6:	bf00      	nop
 80070b8:	e000e010 	.word	0xe000e010

080070bc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b082      	sub	sp, #8
 80070c0:	af00      	add	r7, sp, #0
 80070c2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80070c4:	6878      	ldr	r0, [r7, #4]
 80070c6:	f7ff ff2d 	bl	8006f24 <__NVIC_SetPriorityGrouping>
}
 80070ca:	bf00      	nop
 80070cc:	3708      	adds	r7, #8
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}

080070d2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80070d2:	b580      	push	{r7, lr}
 80070d4:	b086      	sub	sp, #24
 80070d6:	af00      	add	r7, sp, #0
 80070d8:	4603      	mov	r3, r0
 80070da:	60b9      	str	r1, [r7, #8]
 80070dc:	607a      	str	r2, [r7, #4]
 80070de:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80070e0:	2300      	movs	r3, #0
 80070e2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80070e4:	f7ff ff42 	bl	8006f6c <__NVIC_GetPriorityGrouping>
 80070e8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	68b9      	ldr	r1, [r7, #8]
 80070ee:	6978      	ldr	r0, [r7, #20]
 80070f0:	f7ff ff90 	bl	8007014 <NVIC_EncodePriority>
 80070f4:	4602      	mov	r2, r0
 80070f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80070fa:	4611      	mov	r1, r2
 80070fc:	4618      	mov	r0, r3
 80070fe:	f7ff ff5f 	bl	8006fc0 <__NVIC_SetPriority>
}
 8007102:	bf00      	nop
 8007104:	3718      	adds	r7, #24
 8007106:	46bd      	mov	sp, r7
 8007108:	bd80      	pop	{r7, pc}

0800710a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800710a:	b580      	push	{r7, lr}
 800710c:	b082      	sub	sp, #8
 800710e:	af00      	add	r7, sp, #0
 8007110:	4603      	mov	r3, r0
 8007112:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007114:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007118:	4618      	mov	r0, r3
 800711a:	f7ff ff35 	bl	8006f88 <__NVIC_EnableIRQ>
}
 800711e:	bf00      	nop
 8007120:	3708      	adds	r7, #8
 8007122:	46bd      	mov	sp, r7
 8007124:	bd80      	pop	{r7, pc}

08007126 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007126:	b580      	push	{r7, lr}
 8007128:	b082      	sub	sp, #8
 800712a:	af00      	add	r7, sp, #0
 800712c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800712e:	6878      	ldr	r0, [r7, #4]
 8007130:	f7ff ffa2 	bl	8007078 <SysTick_Config>
 8007134:	4603      	mov	r3, r0
}
 8007136:	4618      	mov	r0, r3
 8007138:	3708      	adds	r7, #8
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
	...

08007140 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007140:	b480      	push	{r7}
 8007142:	b083      	sub	sp, #12
 8007144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007146:	4b0e      	ldr	r3, [pc, #56]	; (8007180 <HAL_MspInit+0x40>)
 8007148:	699b      	ldr	r3, [r3, #24]
 800714a:	4a0d      	ldr	r2, [pc, #52]	; (8007180 <HAL_MspInit+0x40>)
 800714c:	f043 0301 	orr.w	r3, r3, #1
 8007150:	6193      	str	r3, [r2, #24]
 8007152:	4b0b      	ldr	r3, [pc, #44]	; (8007180 <HAL_MspInit+0x40>)
 8007154:	699b      	ldr	r3, [r3, #24]
 8007156:	f003 0301 	and.w	r3, r3, #1
 800715a:	607b      	str	r3, [r7, #4]
 800715c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800715e:	4b08      	ldr	r3, [pc, #32]	; (8007180 <HAL_MspInit+0x40>)
 8007160:	69db      	ldr	r3, [r3, #28]
 8007162:	4a07      	ldr	r2, [pc, #28]	; (8007180 <HAL_MspInit+0x40>)
 8007164:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007168:	61d3      	str	r3, [r2, #28]
 800716a:	4b05      	ldr	r3, [pc, #20]	; (8007180 <HAL_MspInit+0x40>)
 800716c:	69db      	ldr	r3, [r3, #28]
 800716e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007172:	603b      	str	r3, [r7, #0]
 8007174:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007176:	bf00      	nop
 8007178:	370c      	adds	r7, #12
 800717a:	46bd      	mov	sp, r7
 800717c:	bc80      	pop	{r7}
 800717e:	4770      	bx	lr
 8007180:	40021000 	.word	0x40021000

08007184 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b08a      	sub	sp, #40	; 0x28
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800718c:	f107 0314 	add.w	r3, r7, #20
 8007190:	2200      	movs	r2, #0
 8007192:	601a      	str	r2, [r3, #0]
 8007194:	605a      	str	r2, [r3, #4]
 8007196:	609a      	str	r2, [r3, #8]
 8007198:	60da      	str	r2, [r3, #12]
 800719a:	611a      	str	r2, [r3, #16]
	  if(hadc->Instance==ADC1)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80071a4:	d14c      	bne.n	8007240 <HAL_ADC_MspInit+0xbc>
	  {
	  /* USER CODE BEGIN ADC1_MspInit 0 */

	  /* USER CODE END ADC1_MspInit 0 */
	    /* Peripheral clock enable */
	    __HAL_RCC_ADC12_CLK_ENABLE();
 80071a6:	4b28      	ldr	r3, [pc, #160]	; (8007248 <HAL_ADC_MspInit+0xc4>)
 80071a8:	695b      	ldr	r3, [r3, #20]
 80071aa:	4a27      	ldr	r2, [pc, #156]	; (8007248 <HAL_ADC_MspInit+0xc4>)
 80071ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80071b0:	6153      	str	r3, [r2, #20]
 80071b2:	4b25      	ldr	r3, [pc, #148]	; (8007248 <HAL_ADC_MspInit+0xc4>)
 80071b4:	695b      	ldr	r3, [r3, #20]
 80071b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80071ba:	613b      	str	r3, [r7, #16]
 80071bc:	693b      	ldr	r3, [r7, #16]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 80071be:	4b22      	ldr	r3, [pc, #136]	; (8007248 <HAL_ADC_MspInit+0xc4>)
 80071c0:	695b      	ldr	r3, [r3, #20]
 80071c2:	4a21      	ldr	r2, [pc, #132]	; (8007248 <HAL_ADC_MspInit+0xc4>)
 80071c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80071c8:	6153      	str	r3, [r2, #20]
 80071ca:	4b1f      	ldr	r3, [pc, #124]	; (8007248 <HAL_ADC_MspInit+0xc4>)
 80071cc:	695b      	ldr	r3, [r3, #20]
 80071ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071d2:	60fb      	str	r3, [r7, #12]
 80071d4:	68fb      	ldr	r3, [r7, #12]
	    /**ADC1 GPIO Configuration
	    PA0     ------> ADC1_IN1
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80071d6:	2301      	movs	r3, #1
 80071d8:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80071da:	2303      	movs	r3, #3
 80071dc:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071de:	2300      	movs	r3, #0
 80071e0:	61fb      	str	r3, [r7, #28]
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80071e2:	f107 0314 	add.w	r3, r7, #20
 80071e6:	4619      	mov	r1, r3
 80071e8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80071ec:	f7fb fdb8 	bl	8002d60 <HAL_GPIO_Init>

	    /* ADC1 DMA Init */
	    /* ADC1 Init */
	    hdma_adc1.Instance = DMA1_Channel1;
 80071f0:	4b16      	ldr	r3, [pc, #88]	; (800724c <HAL_ADC_MspInit+0xc8>)
 80071f2:	4a17      	ldr	r2, [pc, #92]	; (8007250 <HAL_ADC_MspInit+0xcc>)
 80071f4:	601a      	str	r2, [r3, #0]
	    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80071f6:	4b15      	ldr	r3, [pc, #84]	; (800724c <HAL_ADC_MspInit+0xc8>)
 80071f8:	2200      	movs	r2, #0
 80071fa:	605a      	str	r2, [r3, #4]
	    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80071fc:	4b13      	ldr	r3, [pc, #76]	; (800724c <HAL_ADC_MspInit+0xc8>)
 80071fe:	2200      	movs	r2, #0
 8007200:	609a      	str	r2, [r3, #8]
	    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8007202:	4b12      	ldr	r3, [pc, #72]	; (800724c <HAL_ADC_MspInit+0xc8>)
 8007204:	2280      	movs	r2, #128	; 0x80
 8007206:	60da      	str	r2, [r3, #12]
	    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007208:	4b10      	ldr	r3, [pc, #64]	; (800724c <HAL_ADC_MspInit+0xc8>)
 800720a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800720e:	611a      	str	r2, [r3, #16]
	    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007210:	4b0e      	ldr	r3, [pc, #56]	; (800724c <HAL_ADC_MspInit+0xc8>)
 8007212:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007216:	615a      	str	r2, [r3, #20]
	    hdma_adc1.Init.Mode = DMA_NORMAL;
 8007218:	4b0c      	ldr	r3, [pc, #48]	; (800724c <HAL_ADC_MspInit+0xc8>)
 800721a:	2200      	movs	r2, #0
 800721c:	619a      	str	r2, [r3, #24]
	    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800721e:	4b0b      	ldr	r3, [pc, #44]	; (800724c <HAL_ADC_MspInit+0xc8>)
 8007220:	2200      	movs	r2, #0
 8007222:	61da      	str	r2, [r3, #28]
	    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8007224:	4809      	ldr	r0, [pc, #36]	; (800724c <HAL_ADC_MspInit+0xc8>)
 8007226:	f7fb ff6b 	bl	8003100 <HAL_DMA_Init>
 800722a:	4603      	mov	r3, r0
 800722c:	2b00      	cmp	r3, #0
 800722e:	d001      	beq.n	8007234 <HAL_ADC_MspInit+0xb0>
	    {
	    	Msp_Error_Handler();
 8007230:	f000 f9ca 	bl	80075c8 <Msp_Error_Handler>
	    }

	    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	4a05      	ldr	r2, [pc, #20]	; (800724c <HAL_ADC_MspInit+0xc8>)
 8007238:	639a      	str	r2, [r3, #56]	; 0x38
 800723a:	4a04      	ldr	r2, [pc, #16]	; (800724c <HAL_ADC_MspInit+0xc8>)
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	6253      	str	r3, [r2, #36]	; 0x24

	  /* USER CODE BEGIN ADC1_MspInit 1 */

	  /* USER CODE END ADC1_MspInit 1 */
	  }
}
 8007240:	bf00      	nop
 8007242:	3728      	adds	r7, #40	; 0x28
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}
 8007248:	40021000 	.word	0x40021000
 800724c:	20000210 	.word	0x20000210
 8007250:	40020008 	.word	0x40020008

08007254 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b08a      	sub	sp, #40	; 0x28
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800725c:	f107 0314 	add.w	r3, r7, #20
 8007260:	2200      	movs	r2, #0
 8007262:	601a      	str	r2, [r3, #0]
 8007264:	605a      	str	r2, [r3, #4]
 8007266:	609a      	str	r2, [r3, #8]
 8007268:	60da      	str	r2, [r3, #12]
 800726a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a41      	ldr	r2, [pc, #260]	; (8007378 <HAL_I2C_MspInit+0x124>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d17c      	bne.n	8007370 <HAL_I2C_MspInit+0x11c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007276:	4b41      	ldr	r3, [pc, #260]	; (800737c <HAL_I2C_MspInit+0x128>)
 8007278:	695b      	ldr	r3, [r3, #20]
 800727a:	4a40      	ldr	r2, [pc, #256]	; (800737c <HAL_I2C_MspInit+0x128>)
 800727c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007280:	6153      	str	r3, [r2, #20]
 8007282:	4b3e      	ldr	r3, [pc, #248]	; (800737c <HAL_I2C_MspInit+0x128>)
 8007284:	695b      	ldr	r3, [r3, #20]
 8007286:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800728a:	613b      	str	r3, [r7, #16]
 800728c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800728e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8007292:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007294:	2312      	movs	r3, #18
 8007296:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007298:	2300      	movs	r3, #0
 800729a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800729c:	2303      	movs	r3, #3
 800729e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80072a0:	2304      	movs	r3, #4
 80072a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80072a4:	f107 0314 	add.w	r3, r7, #20
 80072a8:	4619      	mov	r1, r3
 80072aa:	4835      	ldr	r0, [pc, #212]	; (8007380 <HAL_I2C_MspInit+0x12c>)
 80072ac:	f7fb fd58 	bl	8002d60 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80072b0:	4b32      	ldr	r3, [pc, #200]	; (800737c <HAL_I2C_MspInit+0x128>)
 80072b2:	69db      	ldr	r3, [r3, #28]
 80072b4:	4a31      	ldr	r2, [pc, #196]	; (800737c <HAL_I2C_MspInit+0x128>)
 80072b6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80072ba:	61d3      	str	r3, [r2, #28]
 80072bc:	4b2f      	ldr	r3, [pc, #188]	; (800737c <HAL_I2C_MspInit+0x128>)
 80072be:	69db      	ldr	r3, [r3, #28]
 80072c0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80072c4:	60fb      	str	r3, [r7, #12]
 80072c6:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel7;
 80072c8:	4b2e      	ldr	r3, [pc, #184]	; (8007384 <HAL_I2C_MspInit+0x130>)
 80072ca:	4a2f      	ldr	r2, [pc, #188]	; (8007388 <HAL_I2C_MspInit+0x134>)
 80072cc:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80072ce:	4b2d      	ldr	r3, [pc, #180]	; (8007384 <HAL_I2C_MspInit+0x130>)
 80072d0:	2200      	movs	r2, #0
 80072d2:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80072d4:	4b2b      	ldr	r3, [pc, #172]	; (8007384 <HAL_I2C_MspInit+0x130>)
 80072d6:	2200      	movs	r2, #0
 80072d8:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80072da:	4b2a      	ldr	r3, [pc, #168]	; (8007384 <HAL_I2C_MspInit+0x130>)
 80072dc:	2280      	movs	r2, #128	; 0x80
 80072de:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80072e0:	4b28      	ldr	r3, [pc, #160]	; (8007384 <HAL_I2C_MspInit+0x130>)
 80072e2:	2200      	movs	r2, #0
 80072e4:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80072e6:	4b27      	ldr	r3, [pc, #156]	; (8007384 <HAL_I2C_MspInit+0x130>)
 80072e8:	2200      	movs	r2, #0
 80072ea:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 80072ec:	4b25      	ldr	r3, [pc, #148]	; (8007384 <HAL_I2C_MspInit+0x130>)
 80072ee:	2200      	movs	r2, #0
 80072f0:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80072f2:	4b24      	ldr	r3, [pc, #144]	; (8007384 <HAL_I2C_MspInit+0x130>)
 80072f4:	2200      	movs	r2, #0
 80072f6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 80072f8:	4822      	ldr	r0, [pc, #136]	; (8007384 <HAL_I2C_MspInit+0x130>)
 80072fa:	f7fb ff01 	bl	8003100 <HAL_DMA_Init>
 80072fe:	4603      	mov	r3, r0
 8007300:	2b00      	cmp	r3, #0
 8007302:	d001      	beq.n	8007308 <HAL_I2C_MspInit+0xb4>
    {
    	Msp_Error_Handler();
 8007304:	f000 f960 	bl	80075c8 <Msp_Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	4a1e      	ldr	r2, [pc, #120]	; (8007384 <HAL_I2C_MspInit+0x130>)
 800730c:	63da      	str	r2, [r3, #60]	; 0x3c
 800730e:	4a1d      	ldr	r2, [pc, #116]	; (8007384 <HAL_I2C_MspInit+0x130>)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8007314:	4b1d      	ldr	r3, [pc, #116]	; (800738c <HAL_I2C_MspInit+0x138>)
 8007316:	4a1e      	ldr	r2, [pc, #120]	; (8007390 <HAL_I2C_MspInit+0x13c>)
 8007318:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800731a:	4b1c      	ldr	r3, [pc, #112]	; (800738c <HAL_I2C_MspInit+0x138>)
 800731c:	2210      	movs	r2, #16
 800731e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007320:	4b1a      	ldr	r3, [pc, #104]	; (800738c <HAL_I2C_MspInit+0x138>)
 8007322:	2200      	movs	r2, #0
 8007324:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007326:	4b19      	ldr	r3, [pc, #100]	; (800738c <HAL_I2C_MspInit+0x138>)
 8007328:	2280      	movs	r2, #128	; 0x80
 800732a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800732c:	4b17      	ldr	r3, [pc, #92]	; (800738c <HAL_I2C_MspInit+0x138>)
 800732e:	2200      	movs	r2, #0
 8007330:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007332:	4b16      	ldr	r3, [pc, #88]	; (800738c <HAL_I2C_MspInit+0x138>)
 8007334:	2200      	movs	r2, #0
 8007336:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8007338:	4b14      	ldr	r3, [pc, #80]	; (800738c <HAL_I2C_MspInit+0x138>)
 800733a:	2200      	movs	r2, #0
 800733c:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800733e:	4b13      	ldr	r3, [pc, #76]	; (800738c <HAL_I2C_MspInit+0x138>)
 8007340:	2200      	movs	r2, #0
 8007342:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8007344:	4811      	ldr	r0, [pc, #68]	; (800738c <HAL_I2C_MspInit+0x138>)
 8007346:	f7fb fedb 	bl	8003100 <HAL_DMA_Init>
 800734a:	4603      	mov	r3, r0
 800734c:	2b00      	cmp	r3, #0
 800734e:	d001      	beq.n	8007354 <HAL_I2C_MspInit+0x100>
    {
    	Msp_Error_Handler();
 8007350:	f000 f93a 	bl	80075c8 <Msp_Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	4a0d      	ldr	r2, [pc, #52]	; (800738c <HAL_I2C_MspInit+0x138>)
 8007358:	639a      	str	r2, [r3, #56]	; 0x38
 800735a:	4a0c      	ldr	r2, [pc, #48]	; (800738c <HAL_I2C_MspInit+0x138>)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	6253      	str	r3, [r2, #36]	; 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8007360:	2200      	movs	r2, #0
 8007362:	2100      	movs	r1, #0
 8007364:	201f      	movs	r0, #31
 8007366:	f7ff feb4 	bl	80070d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800736a:	201f      	movs	r0, #31
 800736c:	f7ff fecd 	bl	800710a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8007370:	bf00      	nop
 8007372:	3728      	adds	r7, #40	; 0x28
 8007374:	46bd      	mov	sp, r7
 8007376:	bd80      	pop	{r7, pc}
 8007378:	40005400 	.word	0x40005400
 800737c:	40021000 	.word	0x40021000
 8007380:	48000400 	.word	0x48000400
 8007384:	200002d0 	.word	0x200002d0
 8007388:	40020080 	.word	0x40020080
 800738c:	20000314 	.word	0x20000314
 8007390:	4002006c 	.word	0x4002006c

08007394 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8007394:	b580      	push	{r7, lr}
 8007396:	b08a      	sub	sp, #40	; 0x28
 8007398:	af00      	add	r7, sp, #0
 800739a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800739c:	f107 0314 	add.w	r3, r7, #20
 80073a0:	2200      	movs	r2, #0
 80073a2:	601a      	str	r2, [r3, #0]
 80073a4:	605a      	str	r2, [r3, #4]
 80073a6:	609a      	str	r2, [r3, #8]
 80073a8:	60da      	str	r2, [r3, #12]
 80073aa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	4a1b      	ldr	r2, [pc, #108]	; (8007420 <HAL_SPI_MspInit+0x8c>)
 80073b2:	4293      	cmp	r3, r2
 80073b4:	d130      	bne.n	8007418 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80073b6:	4b1b      	ldr	r3, [pc, #108]	; (8007424 <HAL_SPI_MspInit+0x90>)
 80073b8:	69db      	ldr	r3, [r3, #28]
 80073ba:	4a1a      	ldr	r2, [pc, #104]	; (8007424 <HAL_SPI_MspInit+0x90>)
 80073bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80073c0:	61d3      	str	r3, [r2, #28]
 80073c2:	4b18      	ldr	r3, [pc, #96]	; (8007424 <HAL_SPI_MspInit+0x90>)
 80073c4:	69db      	ldr	r3, [r3, #28]
 80073c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80073ca:	613b      	str	r3, [r7, #16]
 80073cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80073ce:	4b15      	ldr	r3, [pc, #84]	; (8007424 <HAL_SPI_MspInit+0x90>)
 80073d0:	695b      	ldr	r3, [r3, #20]
 80073d2:	4a14      	ldr	r2, [pc, #80]	; (8007424 <HAL_SPI_MspInit+0x90>)
 80073d4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80073d8:	6153      	str	r3, [r2, #20]
 80073da:	4b12      	ldr	r3, [pc, #72]	; (8007424 <HAL_SPI_MspInit+0x90>)
 80073dc:	695b      	ldr	r3, [r3, #20]
 80073de:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80073e2:	60fb      	str	r3, [r7, #12]
 80073e4:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80073e6:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80073ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073ec:	2302      	movs	r3, #2
 80073ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073f0:	2300      	movs	r3, #0
 80073f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80073f4:	2303      	movs	r3, #3
 80073f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80073f8:	2306      	movs	r3, #6
 80073fa:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80073fc:	f107 0314 	add.w	r3, r7, #20
 8007400:	4619      	mov	r1, r3
 8007402:	4809      	ldr	r0, [pc, #36]	; (8007428 <HAL_SPI_MspInit+0x94>)
 8007404:	f7fb fcac 	bl	8002d60 <HAL_GPIO_Init>

    /* SPI3 interrupt Init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8007408:	2200      	movs	r2, #0
 800740a:	2100      	movs	r1, #0
 800740c:	2033      	movs	r0, #51	; 0x33
 800740e:	f7ff fe60 	bl	80070d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8007412:	2033      	movs	r0, #51	; 0x33
 8007414:	f7ff fe79 	bl	800710a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8007418:	bf00      	nop
 800741a:	3728      	adds	r7, #40	; 0x28
 800741c:	46bd      	mov	sp, r7
 800741e:	bd80      	pop	{r7, pc}
 8007420:	40003c00 	.word	0x40003c00
 8007424:	40021000 	.word	0x40021000
 8007428:	48000800 	.word	0x48000800

0800742c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b08a      	sub	sp, #40	; 0x28
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007434:	f107 0314 	add.w	r3, r7, #20
 8007438:	2200      	movs	r2, #0
 800743a:	601a      	str	r2, [r3, #0]
 800743c:	605a      	str	r2, [r3, #4]
 800743e:	609a      	str	r2, [r3, #8]
 8007440:	60da      	str	r2, [r3, #12]
 8007442:	611a      	str	r2, [r3, #16]
	if(htim_base->Instance==TIM3)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	4a1b      	ldr	r2, [pc, #108]	; (80074b8 <HAL_TIM_Base_MspInit+0x8c>)
 800744a:	4293      	cmp	r3, r2
 800744c:	d130      	bne.n	80074b0 <HAL_TIM_Base_MspInit+0x84>
	{
		/* USER CODE BEGIN TIM3_MspInit 0 */

		/* USER CODE END TIM3_MspInit 0 */
		/* Peripheral clock enable */
		__HAL_RCC_TIM3_CLK_ENABLE();
 800744e:	4b1b      	ldr	r3, [pc, #108]	; (80074bc <HAL_TIM_Base_MspInit+0x90>)
 8007450:	69db      	ldr	r3, [r3, #28]
 8007452:	4a1a      	ldr	r2, [pc, #104]	; (80074bc <HAL_TIM_Base_MspInit+0x90>)
 8007454:	f043 0302 	orr.w	r3, r3, #2
 8007458:	61d3      	str	r3, [r2, #28]
 800745a:	4b18      	ldr	r3, [pc, #96]	; (80074bc <HAL_TIM_Base_MspInit+0x90>)
 800745c:	69db      	ldr	r3, [r3, #28]
 800745e:	f003 0302 	and.w	r3, r3, #2
 8007462:	613b      	str	r3, [r7, #16]
 8007464:	693b      	ldr	r3, [r7, #16]

		__HAL_RCC_GPIOA_CLK_ENABLE();
 8007466:	4b15      	ldr	r3, [pc, #84]	; (80074bc <HAL_TIM_Base_MspInit+0x90>)
 8007468:	695b      	ldr	r3, [r3, #20]
 800746a:	4a14      	ldr	r2, [pc, #80]	; (80074bc <HAL_TIM_Base_MspInit+0x90>)
 800746c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007470:	6153      	str	r3, [r2, #20]
 8007472:	4b12      	ldr	r3, [pc, #72]	; (80074bc <HAL_TIM_Base_MspInit+0x90>)
 8007474:	695b      	ldr	r3, [r3, #20]
 8007476:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800747a:	60fb      	str	r3, [r7, #12]
 800747c:	68fb      	ldr	r3, [r7, #12]
		/**TIM3 GPIO Configuration
		PA6     ------> TIM3_CH1
		*/
		GPIO_InitStruct.Pin = GPIO_PIN_6;
 800747e:	2340      	movs	r3, #64	; 0x40
 8007480:	617b      	str	r3, [r7, #20]
		GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007482:	2302      	movs	r3, #2
 8007484:	61bb      	str	r3, [r7, #24]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007486:	2300      	movs	r3, #0
 8007488:	61fb      	str	r3, [r7, #28]
		GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800748a:	2300      	movs	r3, #0
 800748c:	623b      	str	r3, [r7, #32]
		GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800748e:	2302      	movs	r3, #2
 8007490:	627b      	str	r3, [r7, #36]	; 0x24
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007492:	f107 0314 	add.w	r3, r7, #20
 8007496:	4619      	mov	r1, r3
 8007498:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800749c:	f7fb fc60 	bl	8002d60 <HAL_GPIO_Init>

		/* TIM3 interrupt Init */
		HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80074a0:	2200      	movs	r2, #0
 80074a2:	2100      	movs	r1, #0
 80074a4:	201d      	movs	r0, #29
 80074a6:	f7ff fe14 	bl	80070d2 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80074aa:	201d      	movs	r0, #29
 80074ac:	f7ff fe2d 	bl	800710a <HAL_NVIC_EnableIRQ>
		/* USER CODE BEGIN TIM3_MspInit 1 */

		/* USER CODE END TIM3_MspInit 1 */
	}

}
 80074b0:	bf00      	nop
 80074b2:	3728      	adds	r7, #40	; 0x28
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}
 80074b8:	40000400 	.word	0x40000400
 80074bc:	40021000 	.word	0x40021000

080074c0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b08c      	sub	sp, #48	; 0x30
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80074c8:	f107 031c 	add.w	r3, r7, #28
 80074cc:	2200      	movs	r2, #0
 80074ce:	601a      	str	r2, [r3, #0]
 80074d0:	605a      	str	r2, [r3, #4]
 80074d2:	609a      	str	r2, [r3, #8]
 80074d4:	60da      	str	r2, [r3, #12]
 80074d6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	4a36      	ldr	r2, [pc, #216]	; (80075b8 <HAL_UART_MspInit+0xf8>)
 80074de:	4293      	cmp	r3, r2
 80074e0:	d130      	bne.n	8007544 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80074e2:	4b36      	ldr	r3, [pc, #216]	; (80075bc <HAL_UART_MspInit+0xfc>)
 80074e4:	699b      	ldr	r3, [r3, #24]
 80074e6:	4a35      	ldr	r2, [pc, #212]	; (80075bc <HAL_UART_MspInit+0xfc>)
 80074e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80074ec:	6193      	str	r3, [r2, #24]
 80074ee:	4b33      	ldr	r3, [pc, #204]	; (80075bc <HAL_UART_MspInit+0xfc>)
 80074f0:	699b      	ldr	r3, [r3, #24]
 80074f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80074f6:	61bb      	str	r3, [r7, #24]
 80074f8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80074fa:	4b30      	ldr	r3, [pc, #192]	; (80075bc <HAL_UART_MspInit+0xfc>)
 80074fc:	695b      	ldr	r3, [r3, #20]
 80074fe:	4a2f      	ldr	r2, [pc, #188]	; (80075bc <HAL_UART_MspInit+0xfc>)
 8007500:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007504:	6153      	str	r3, [r2, #20]
 8007506:	4b2d      	ldr	r3, [pc, #180]	; (80075bc <HAL_UART_MspInit+0xfc>)
 8007508:	695b      	ldr	r3, [r3, #20]
 800750a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800750e:	617b      	str	r3, [r7, #20]
 8007510:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8007512:	2330      	movs	r3, #48	; 0x30
 8007514:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007516:	2302      	movs	r3, #2
 8007518:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800751a:	2300      	movs	r3, #0
 800751c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800751e:	2303      	movs	r3, #3
 8007520:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8007522:	2307      	movs	r3, #7
 8007524:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007526:	f107 031c 	add.w	r3, r7, #28
 800752a:	4619      	mov	r1, r3
 800752c:	4824      	ldr	r0, [pc, #144]	; (80075c0 <HAL_UART_MspInit+0x100>)
 800752e:	f7fb fc17 	bl	8002d60 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8007532:	2200      	movs	r2, #0
 8007534:	2100      	movs	r1, #0
 8007536:	2025      	movs	r0, #37	; 0x25
 8007538:	f7ff fdcb 	bl	80070d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800753c:	2025      	movs	r0, #37	; 0x25
 800753e:	f7ff fde4 	bl	800710a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8007542:	e035      	b.n	80075b0 <HAL_UART_MspInit+0xf0>
  else if(huart->Instance==USART2)
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	4a1e      	ldr	r2, [pc, #120]	; (80075c4 <HAL_UART_MspInit+0x104>)
 800754a:	4293      	cmp	r3, r2
 800754c:	d130      	bne.n	80075b0 <HAL_UART_MspInit+0xf0>
    __HAL_RCC_USART2_CLK_ENABLE();
 800754e:	4b1b      	ldr	r3, [pc, #108]	; (80075bc <HAL_UART_MspInit+0xfc>)
 8007550:	69db      	ldr	r3, [r3, #28]
 8007552:	4a1a      	ldr	r2, [pc, #104]	; (80075bc <HAL_UART_MspInit+0xfc>)
 8007554:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007558:	61d3      	str	r3, [r2, #28]
 800755a:	4b18      	ldr	r3, [pc, #96]	; (80075bc <HAL_UART_MspInit+0xfc>)
 800755c:	69db      	ldr	r3, [r3, #28]
 800755e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007562:	613b      	str	r3, [r7, #16]
 8007564:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007566:	4b15      	ldr	r3, [pc, #84]	; (80075bc <HAL_UART_MspInit+0xfc>)
 8007568:	695b      	ldr	r3, [r3, #20]
 800756a:	4a14      	ldr	r2, [pc, #80]	; (80075bc <HAL_UART_MspInit+0xfc>)
 800756c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007570:	6153      	str	r3, [r2, #20]
 8007572:	4b12      	ldr	r3, [pc, #72]	; (80075bc <HAL_UART_MspInit+0xfc>)
 8007574:	695b      	ldr	r3, [r3, #20]
 8007576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800757a:	60fb      	str	r3, [r7, #12]
 800757c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800757e:	230c      	movs	r3, #12
 8007580:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007582:	2302      	movs	r3, #2
 8007584:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007586:	2300      	movs	r3, #0
 8007588:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800758a:	2303      	movs	r3, #3
 800758c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800758e:	2307      	movs	r3, #7
 8007590:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007592:	f107 031c 	add.w	r3, r7, #28
 8007596:	4619      	mov	r1, r3
 8007598:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800759c:	f7fb fbe0 	bl	8002d60 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80075a0:	2200      	movs	r2, #0
 80075a2:	2100      	movs	r1, #0
 80075a4:	2026      	movs	r0, #38	; 0x26
 80075a6:	f7ff fd94 	bl	80070d2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80075aa:	2026      	movs	r0, #38	; 0x26
 80075ac:	f7ff fdad 	bl	800710a <HAL_NVIC_EnableIRQ>
}
 80075b0:	bf00      	nop
 80075b2:	3730      	adds	r7, #48	; 0x30
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bd80      	pop	{r7, pc}
 80075b8:	40013800 	.word	0x40013800
 80075bc:	40021000 	.word	0x40021000
 80075c0:	48000800 	.word	0x48000800
 80075c4:	40004400 	.word	0x40004400

080075c8 <Msp_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
static void Msp_Error_Handler(void)
{
 80075c8:	b480      	push	{r7}
 80075ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80075cc:	b672      	cpsid	i
}
 80075ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80075d0:	e7fe      	b.n	80075d0 <Msp_Error_Handler+0x8>
	...

080075d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80075d4:	b580      	push	{r7, lr}
 80075d6:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 80075da:	af00      	add	r7, sp, #0
 80075dc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80075e0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80075e4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80075e6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80075ea:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d102      	bne.n	80075fa <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80075f4:	2301      	movs	r3, #1
 80075f6:	f001 b83a 	b.w	800866e <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80075fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80075fe:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f003 0301 	and.w	r3, r3, #1
 800760a:	2b00      	cmp	r3, #0
 800760c:	f000 816f 	beq.w	80078ee <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8007610:	4bb5      	ldr	r3, [pc, #724]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 8007612:	685b      	ldr	r3, [r3, #4]
 8007614:	f003 030c 	and.w	r3, r3, #12
 8007618:	2b04      	cmp	r3, #4
 800761a:	d00c      	beq.n	8007636 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800761c:	4bb2      	ldr	r3, [pc, #712]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 800761e:	685b      	ldr	r3, [r3, #4]
 8007620:	f003 030c 	and.w	r3, r3, #12
 8007624:	2b08      	cmp	r3, #8
 8007626:	d15c      	bne.n	80076e2 <HAL_RCC_OscConfig+0x10e>
 8007628:	4baf      	ldr	r3, [pc, #700]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 800762a:	685b      	ldr	r3, [r3, #4]
 800762c:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8007630:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007634:	d155      	bne.n	80076e2 <HAL_RCC_OscConfig+0x10e>
 8007636:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800763a:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800763e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8007642:	fa93 f3a3 	rbit	r3, r3
 8007646:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800764a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800764e:	fab3 f383 	clz	r3, r3
 8007652:	b2db      	uxtb	r3, r3
 8007654:	095b      	lsrs	r3, r3, #5
 8007656:	b2db      	uxtb	r3, r3
 8007658:	f043 0301 	orr.w	r3, r3, #1
 800765c:	b2db      	uxtb	r3, r3
 800765e:	2b01      	cmp	r3, #1
 8007660:	d102      	bne.n	8007668 <HAL_RCC_OscConfig+0x94>
 8007662:	4ba1      	ldr	r3, [pc, #644]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	e015      	b.n	8007694 <HAL_RCC_OscConfig+0xc0>
 8007668:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800766c:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007670:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8007674:	fa93 f3a3 	rbit	r3, r3
 8007678:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800767c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007680:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8007684:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8007688:	fa93 f3a3 	rbit	r3, r3
 800768c:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8007690:	4b95      	ldr	r3, [pc, #596]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 8007692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007694:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007698:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800769c:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 80076a0:	fa92 f2a2 	rbit	r2, r2
 80076a4:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 80076a8:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 80076ac:	fab2 f282 	clz	r2, r2
 80076b0:	b2d2      	uxtb	r2, r2
 80076b2:	f042 0220 	orr.w	r2, r2, #32
 80076b6:	b2d2      	uxtb	r2, r2
 80076b8:	f002 021f 	and.w	r2, r2, #31
 80076bc:	2101      	movs	r1, #1
 80076be:	fa01 f202 	lsl.w	r2, r1, r2
 80076c2:	4013      	ands	r3, r2
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	f000 8111 	beq.w	80078ec <HAL_RCC_OscConfig+0x318>
 80076ca:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80076ce:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	685b      	ldr	r3, [r3, #4]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	f040 8108 	bne.w	80078ec <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 80076dc:	2301      	movs	r3, #1
 80076de:	f000 bfc6 	b.w	800866e <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80076e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80076e6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	685b      	ldr	r3, [r3, #4]
 80076ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80076f2:	d106      	bne.n	8007702 <HAL_RCC_OscConfig+0x12e>
 80076f4:	4b7c      	ldr	r3, [pc, #496]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	4a7b      	ldr	r2, [pc, #492]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 80076fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80076fe:	6013      	str	r3, [r2, #0]
 8007700:	e036      	b.n	8007770 <HAL_RCC_OscConfig+0x19c>
 8007702:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007706:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	685b      	ldr	r3, [r3, #4]
 800770e:	2b00      	cmp	r3, #0
 8007710:	d10c      	bne.n	800772c <HAL_RCC_OscConfig+0x158>
 8007712:	4b75      	ldr	r3, [pc, #468]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	4a74      	ldr	r2, [pc, #464]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 8007718:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800771c:	6013      	str	r3, [r2, #0]
 800771e:	4b72      	ldr	r3, [pc, #456]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	4a71      	ldr	r2, [pc, #452]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 8007724:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007728:	6013      	str	r3, [r2, #0]
 800772a:	e021      	b.n	8007770 <HAL_RCC_OscConfig+0x19c>
 800772c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007730:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	685b      	ldr	r3, [r3, #4]
 8007738:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800773c:	d10c      	bne.n	8007758 <HAL_RCC_OscConfig+0x184>
 800773e:	4b6a      	ldr	r3, [pc, #424]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	4a69      	ldr	r2, [pc, #420]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 8007744:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007748:	6013      	str	r3, [r2, #0]
 800774a:	4b67      	ldr	r3, [pc, #412]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	4a66      	ldr	r2, [pc, #408]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 8007750:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007754:	6013      	str	r3, [r2, #0]
 8007756:	e00b      	b.n	8007770 <HAL_RCC_OscConfig+0x19c>
 8007758:	4b63      	ldr	r3, [pc, #396]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4a62      	ldr	r2, [pc, #392]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 800775e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007762:	6013      	str	r3, [r2, #0]
 8007764:	4b60      	ldr	r3, [pc, #384]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	4a5f      	ldr	r2, [pc, #380]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 800776a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800776e:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007770:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007774:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	685b      	ldr	r3, [r3, #4]
 800777c:	2b00      	cmp	r3, #0
 800777e:	d059      	beq.n	8007834 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007780:	f7ff fbc6 	bl	8006f10 <HAL_GetTick>
 8007784:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007788:	e00a      	b.n	80077a0 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800778a:	f7ff fbc1 	bl	8006f10 <HAL_GetTick>
 800778e:	4602      	mov	r2, r0
 8007790:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007794:	1ad3      	subs	r3, r2, r3
 8007796:	2b64      	cmp	r3, #100	; 0x64
 8007798:	d902      	bls.n	80077a0 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800779a:	2303      	movs	r3, #3
 800779c:	f000 bf67 	b.w	800866e <HAL_RCC_OscConfig+0x109a>
 80077a0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80077a4:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077a8:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 80077ac:	fa93 f3a3 	rbit	r3, r3
 80077b0:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 80077b4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80077b8:	fab3 f383 	clz	r3, r3
 80077bc:	b2db      	uxtb	r3, r3
 80077be:	095b      	lsrs	r3, r3, #5
 80077c0:	b2db      	uxtb	r3, r3
 80077c2:	f043 0301 	orr.w	r3, r3, #1
 80077c6:	b2db      	uxtb	r3, r3
 80077c8:	2b01      	cmp	r3, #1
 80077ca:	d102      	bne.n	80077d2 <HAL_RCC_OscConfig+0x1fe>
 80077cc:	4b46      	ldr	r3, [pc, #280]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	e015      	b.n	80077fe <HAL_RCC_OscConfig+0x22a>
 80077d2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80077d6:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80077da:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 80077de:	fa93 f3a3 	rbit	r3, r3
 80077e2:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80077e6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80077ea:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80077ee:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 80077f2:	fa93 f3a3 	rbit	r3, r3
 80077f6:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80077fa:	4b3b      	ldr	r3, [pc, #236]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 80077fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077fe:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007802:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8007806:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800780a:	fa92 f2a2 	rbit	r2, r2
 800780e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8007812:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8007816:	fab2 f282 	clz	r2, r2
 800781a:	b2d2      	uxtb	r2, r2
 800781c:	f042 0220 	orr.w	r2, r2, #32
 8007820:	b2d2      	uxtb	r2, r2
 8007822:	f002 021f 	and.w	r2, r2, #31
 8007826:	2101      	movs	r1, #1
 8007828:	fa01 f202 	lsl.w	r2, r1, r2
 800782c:	4013      	ands	r3, r2
 800782e:	2b00      	cmp	r3, #0
 8007830:	d0ab      	beq.n	800778a <HAL_RCC_OscConfig+0x1b6>
 8007832:	e05c      	b.n	80078ee <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007834:	f7ff fb6c 	bl	8006f10 <HAL_GetTick>
 8007838:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800783c:	e00a      	b.n	8007854 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800783e:	f7ff fb67 	bl	8006f10 <HAL_GetTick>
 8007842:	4602      	mov	r2, r0
 8007844:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007848:	1ad3      	subs	r3, r2, r3
 800784a:	2b64      	cmp	r3, #100	; 0x64
 800784c:	d902      	bls.n	8007854 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 800784e:	2303      	movs	r3, #3
 8007850:	f000 bf0d 	b.w	800866e <HAL_RCC_OscConfig+0x109a>
 8007854:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007858:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800785c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8007860:	fa93 f3a3 	rbit	r3, r3
 8007864:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8007868:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800786c:	fab3 f383 	clz	r3, r3
 8007870:	b2db      	uxtb	r3, r3
 8007872:	095b      	lsrs	r3, r3, #5
 8007874:	b2db      	uxtb	r3, r3
 8007876:	f043 0301 	orr.w	r3, r3, #1
 800787a:	b2db      	uxtb	r3, r3
 800787c:	2b01      	cmp	r3, #1
 800787e:	d102      	bne.n	8007886 <HAL_RCC_OscConfig+0x2b2>
 8007880:	4b19      	ldr	r3, [pc, #100]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	e015      	b.n	80078b2 <HAL_RCC_OscConfig+0x2de>
 8007886:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800788a:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800788e:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8007892:	fa93 f3a3 	rbit	r3, r3
 8007896:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 800789a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800789e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80078a2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80078a6:	fa93 f3a3 	rbit	r3, r3
 80078aa:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80078ae:	4b0e      	ldr	r3, [pc, #56]	; (80078e8 <HAL_RCC_OscConfig+0x314>)
 80078b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078b2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80078b6:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80078ba:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 80078be:	fa92 f2a2 	rbit	r2, r2
 80078c2:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 80078c6:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80078ca:	fab2 f282 	clz	r2, r2
 80078ce:	b2d2      	uxtb	r2, r2
 80078d0:	f042 0220 	orr.w	r2, r2, #32
 80078d4:	b2d2      	uxtb	r2, r2
 80078d6:	f002 021f 	and.w	r2, r2, #31
 80078da:	2101      	movs	r1, #1
 80078dc:	fa01 f202 	lsl.w	r2, r1, r2
 80078e0:	4013      	ands	r3, r2
 80078e2:	2b00      	cmp	r3, #0
 80078e4:	d1ab      	bne.n	800783e <HAL_RCC_OscConfig+0x26a>
 80078e6:	e002      	b.n	80078ee <HAL_RCC_OscConfig+0x31a>
 80078e8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80078ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80078ee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80078f2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f003 0302 	and.w	r3, r3, #2
 80078fe:	2b00      	cmp	r3, #0
 8007900:	f000 817f 	beq.w	8007c02 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8007904:	4ba7      	ldr	r3, [pc, #668]	; (8007ba4 <HAL_RCC_OscConfig+0x5d0>)
 8007906:	685b      	ldr	r3, [r3, #4]
 8007908:	f003 030c 	and.w	r3, r3, #12
 800790c:	2b00      	cmp	r3, #0
 800790e:	d00c      	beq.n	800792a <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8007910:	4ba4      	ldr	r3, [pc, #656]	; (8007ba4 <HAL_RCC_OscConfig+0x5d0>)
 8007912:	685b      	ldr	r3, [r3, #4]
 8007914:	f003 030c 	and.w	r3, r3, #12
 8007918:	2b08      	cmp	r3, #8
 800791a:	d173      	bne.n	8007a04 <HAL_RCC_OscConfig+0x430>
 800791c:	4ba1      	ldr	r3, [pc, #644]	; (8007ba4 <HAL_RCC_OscConfig+0x5d0>)
 800791e:	685b      	ldr	r3, [r3, #4]
 8007920:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8007924:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007928:	d16c      	bne.n	8007a04 <HAL_RCC_OscConfig+0x430>
 800792a:	2302      	movs	r3, #2
 800792c:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007930:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8007934:	fa93 f3a3 	rbit	r3, r3
 8007938:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 800793c:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007940:	fab3 f383 	clz	r3, r3
 8007944:	b2db      	uxtb	r3, r3
 8007946:	095b      	lsrs	r3, r3, #5
 8007948:	b2db      	uxtb	r3, r3
 800794a:	f043 0301 	orr.w	r3, r3, #1
 800794e:	b2db      	uxtb	r3, r3
 8007950:	2b01      	cmp	r3, #1
 8007952:	d102      	bne.n	800795a <HAL_RCC_OscConfig+0x386>
 8007954:	4b93      	ldr	r3, [pc, #588]	; (8007ba4 <HAL_RCC_OscConfig+0x5d0>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	e013      	b.n	8007982 <HAL_RCC_OscConfig+0x3ae>
 800795a:	2302      	movs	r3, #2
 800795c:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007960:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8007964:	fa93 f3a3 	rbit	r3, r3
 8007968:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 800796c:	2302      	movs	r3, #2
 800796e:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8007972:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8007976:	fa93 f3a3 	rbit	r3, r3
 800797a:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 800797e:	4b89      	ldr	r3, [pc, #548]	; (8007ba4 <HAL_RCC_OscConfig+0x5d0>)
 8007980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007982:	2202      	movs	r2, #2
 8007984:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8007988:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 800798c:	fa92 f2a2 	rbit	r2, r2
 8007990:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8007994:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8007998:	fab2 f282 	clz	r2, r2
 800799c:	b2d2      	uxtb	r2, r2
 800799e:	f042 0220 	orr.w	r2, r2, #32
 80079a2:	b2d2      	uxtb	r2, r2
 80079a4:	f002 021f 	and.w	r2, r2, #31
 80079a8:	2101      	movs	r1, #1
 80079aa:	fa01 f202 	lsl.w	r2, r1, r2
 80079ae:	4013      	ands	r3, r2
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d00a      	beq.n	80079ca <HAL_RCC_OscConfig+0x3f6>
 80079b4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80079b8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	68db      	ldr	r3, [r3, #12]
 80079c0:	2b01      	cmp	r3, #1
 80079c2:	d002      	beq.n	80079ca <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 80079c4:	2301      	movs	r3, #1
 80079c6:	f000 be52 	b.w	800866e <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80079ca:	4b76      	ldr	r3, [pc, #472]	; (8007ba4 <HAL_RCC_OscConfig+0x5d0>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80079d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80079d6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	691b      	ldr	r3, [r3, #16]
 80079de:	21f8      	movs	r1, #248	; 0xf8
 80079e0:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80079e4:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 80079e8:	fa91 f1a1 	rbit	r1, r1
 80079ec:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 80079f0:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80079f4:	fab1 f181 	clz	r1, r1
 80079f8:	b2c9      	uxtb	r1, r1
 80079fa:	408b      	lsls	r3, r1
 80079fc:	4969      	ldr	r1, [pc, #420]	; (8007ba4 <HAL_RCC_OscConfig+0x5d0>)
 80079fe:	4313      	orrs	r3, r2
 8007a00:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007a02:	e0fe      	b.n	8007c02 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8007a04:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007a08:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	68db      	ldr	r3, [r3, #12]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	f000 8088 	beq.w	8007b26 <HAL_RCC_OscConfig+0x552>
 8007a16:	2301      	movs	r3, #1
 8007a18:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a1c:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8007a20:	fa93 f3a3 	rbit	r3, r3
 8007a24:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8007a28:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007a2c:	fab3 f383 	clz	r3, r3
 8007a30:	b2db      	uxtb	r3, r3
 8007a32:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007a36:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007a3a:	009b      	lsls	r3, r3, #2
 8007a3c:	461a      	mov	r2, r3
 8007a3e:	2301      	movs	r3, #1
 8007a40:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007a42:	f7ff fa65 	bl	8006f10 <HAL_GetTick>
 8007a46:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a4a:	e00a      	b.n	8007a62 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007a4c:	f7ff fa60 	bl	8006f10 <HAL_GetTick>
 8007a50:	4602      	mov	r2, r0
 8007a52:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007a56:	1ad3      	subs	r3, r2, r3
 8007a58:	2b02      	cmp	r3, #2
 8007a5a:	d902      	bls.n	8007a62 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8007a5c:	2303      	movs	r3, #3
 8007a5e:	f000 be06 	b.w	800866e <HAL_RCC_OscConfig+0x109a>
 8007a62:	2302      	movs	r3, #2
 8007a64:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a68:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8007a6c:	fa93 f3a3 	rbit	r3, r3
 8007a70:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 8007a74:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a78:	fab3 f383 	clz	r3, r3
 8007a7c:	b2db      	uxtb	r3, r3
 8007a7e:	095b      	lsrs	r3, r3, #5
 8007a80:	b2db      	uxtb	r3, r3
 8007a82:	f043 0301 	orr.w	r3, r3, #1
 8007a86:	b2db      	uxtb	r3, r3
 8007a88:	2b01      	cmp	r3, #1
 8007a8a:	d102      	bne.n	8007a92 <HAL_RCC_OscConfig+0x4be>
 8007a8c:	4b45      	ldr	r3, [pc, #276]	; (8007ba4 <HAL_RCC_OscConfig+0x5d0>)
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	e013      	b.n	8007aba <HAL_RCC_OscConfig+0x4e6>
 8007a92:	2302      	movs	r3, #2
 8007a94:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007a98:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8007a9c:	fa93 f3a3 	rbit	r3, r3
 8007aa0:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8007aa4:	2302      	movs	r3, #2
 8007aa6:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 8007aaa:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8007aae:	fa93 f3a3 	rbit	r3, r3
 8007ab2:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8007ab6:	4b3b      	ldr	r3, [pc, #236]	; (8007ba4 <HAL_RCC_OscConfig+0x5d0>)
 8007ab8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007aba:	2202      	movs	r2, #2
 8007abc:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8007ac0:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8007ac4:	fa92 f2a2 	rbit	r2, r2
 8007ac8:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8007acc:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8007ad0:	fab2 f282 	clz	r2, r2
 8007ad4:	b2d2      	uxtb	r2, r2
 8007ad6:	f042 0220 	orr.w	r2, r2, #32
 8007ada:	b2d2      	uxtb	r2, r2
 8007adc:	f002 021f 	and.w	r2, r2, #31
 8007ae0:	2101      	movs	r1, #1
 8007ae2:	fa01 f202 	lsl.w	r2, r1, r2
 8007ae6:	4013      	ands	r3, r2
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d0af      	beq.n	8007a4c <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007aec:	4b2d      	ldr	r3, [pc, #180]	; (8007ba4 <HAL_RCC_OscConfig+0x5d0>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007af4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007af8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	691b      	ldr	r3, [r3, #16]
 8007b00:	21f8      	movs	r1, #248	; 0xf8
 8007b02:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b06:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 8007b0a:	fa91 f1a1 	rbit	r1, r1
 8007b0e:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8007b12:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8007b16:	fab1 f181 	clz	r1, r1
 8007b1a:	b2c9      	uxtb	r1, r1
 8007b1c:	408b      	lsls	r3, r1
 8007b1e:	4921      	ldr	r1, [pc, #132]	; (8007ba4 <HAL_RCC_OscConfig+0x5d0>)
 8007b20:	4313      	orrs	r3, r2
 8007b22:	600b      	str	r3, [r1, #0]
 8007b24:	e06d      	b.n	8007c02 <HAL_RCC_OscConfig+0x62e>
 8007b26:	2301      	movs	r3, #1
 8007b28:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b2c:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8007b30:	fa93 f3a3 	rbit	r3, r3
 8007b34:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 8007b38:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007b3c:	fab3 f383 	clz	r3, r3
 8007b40:	b2db      	uxtb	r3, r3
 8007b42:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8007b46:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8007b4a:	009b      	lsls	r3, r3, #2
 8007b4c:	461a      	mov	r2, r3
 8007b4e:	2300      	movs	r3, #0
 8007b50:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007b52:	f7ff f9dd 	bl	8006f10 <HAL_GetTick>
 8007b56:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007b5a:	e00a      	b.n	8007b72 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007b5c:	f7ff f9d8 	bl	8006f10 <HAL_GetTick>
 8007b60:	4602      	mov	r2, r0
 8007b62:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007b66:	1ad3      	subs	r3, r2, r3
 8007b68:	2b02      	cmp	r3, #2
 8007b6a:	d902      	bls.n	8007b72 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8007b6c:	2303      	movs	r3, #3
 8007b6e:	f000 bd7e 	b.w	800866e <HAL_RCC_OscConfig+0x109a>
 8007b72:	2302      	movs	r3, #2
 8007b74:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007b78:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8007b7c:	fa93 f3a3 	rbit	r3, r3
 8007b80:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 8007b84:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007b88:	fab3 f383 	clz	r3, r3
 8007b8c:	b2db      	uxtb	r3, r3
 8007b8e:	095b      	lsrs	r3, r3, #5
 8007b90:	b2db      	uxtb	r3, r3
 8007b92:	f043 0301 	orr.w	r3, r3, #1
 8007b96:	b2db      	uxtb	r3, r3
 8007b98:	2b01      	cmp	r3, #1
 8007b9a:	d105      	bne.n	8007ba8 <HAL_RCC_OscConfig+0x5d4>
 8007b9c:	4b01      	ldr	r3, [pc, #4]	; (8007ba4 <HAL_RCC_OscConfig+0x5d0>)
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	e016      	b.n	8007bd0 <HAL_RCC_OscConfig+0x5fc>
 8007ba2:	bf00      	nop
 8007ba4:	40021000 	.word	0x40021000
 8007ba8:	2302      	movs	r3, #2
 8007baa:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007bae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8007bb2:	fa93 f3a3 	rbit	r3, r3
 8007bb6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8007bba:	2302      	movs	r3, #2
 8007bbc:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8007bc0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8007bc4:	fa93 f3a3 	rbit	r3, r3
 8007bc8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8007bcc:	4bbf      	ldr	r3, [pc, #764]	; (8007ecc <HAL_RCC_OscConfig+0x8f8>)
 8007bce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bd0:	2202      	movs	r2, #2
 8007bd2:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8007bd6:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 8007bda:	fa92 f2a2 	rbit	r2, r2
 8007bde:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8007be2:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8007be6:	fab2 f282 	clz	r2, r2
 8007bea:	b2d2      	uxtb	r2, r2
 8007bec:	f042 0220 	orr.w	r2, r2, #32
 8007bf0:	b2d2      	uxtb	r2, r2
 8007bf2:	f002 021f 	and.w	r2, r2, #31
 8007bf6:	2101      	movs	r1, #1
 8007bf8:	fa01 f202 	lsl.w	r2, r1, r2
 8007bfc:	4013      	ands	r3, r2
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d1ac      	bne.n	8007b5c <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007c02:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007c06:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f003 0308 	and.w	r3, r3, #8
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	f000 8113 	beq.w	8007e3e <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007c18:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007c1c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	695b      	ldr	r3, [r3, #20]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	d07c      	beq.n	8007d22 <HAL_RCC_OscConfig+0x74e>
 8007c28:	2301      	movs	r3, #1
 8007c2a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c2e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8007c32:	fa93 f3a3 	rbit	r3, r3
 8007c36:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 8007c3a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007c3e:	fab3 f383 	clz	r3, r3
 8007c42:	b2db      	uxtb	r3, r3
 8007c44:	461a      	mov	r2, r3
 8007c46:	4ba2      	ldr	r3, [pc, #648]	; (8007ed0 <HAL_RCC_OscConfig+0x8fc>)
 8007c48:	4413      	add	r3, r2
 8007c4a:	009b      	lsls	r3, r3, #2
 8007c4c:	461a      	mov	r2, r3
 8007c4e:	2301      	movs	r3, #1
 8007c50:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007c52:	f7ff f95d 	bl	8006f10 <HAL_GetTick>
 8007c56:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007c5a:	e00a      	b.n	8007c72 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007c5c:	f7ff f958 	bl	8006f10 <HAL_GetTick>
 8007c60:	4602      	mov	r2, r0
 8007c62:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007c66:	1ad3      	subs	r3, r2, r3
 8007c68:	2b02      	cmp	r3, #2
 8007c6a:	d902      	bls.n	8007c72 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8007c6c:	2303      	movs	r3, #3
 8007c6e:	f000 bcfe 	b.w	800866e <HAL_RCC_OscConfig+0x109a>
 8007c72:	2302      	movs	r3, #2
 8007c74:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007c78:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8007c7c:	fa93 f2a3 	rbit	r2, r3
 8007c80:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007c84:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8007c88:	601a      	str	r2, [r3, #0]
 8007c8a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007c8e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007c92:	2202      	movs	r2, #2
 8007c94:	601a      	str	r2, [r3, #0]
 8007c96:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007c9a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	fa93 f2a3 	rbit	r2, r3
 8007ca4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007ca8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8007cac:	601a      	str	r2, [r3, #0]
 8007cae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007cb2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007cb6:	2202      	movs	r2, #2
 8007cb8:	601a      	str	r2, [r3, #0]
 8007cba:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007cbe:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	fa93 f2a3 	rbit	r2, r3
 8007cc8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007ccc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8007cd0:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007cd2:	4b7e      	ldr	r3, [pc, #504]	; (8007ecc <HAL_RCC_OscConfig+0x8f8>)
 8007cd4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007cd6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007cda:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8007cde:	2102      	movs	r1, #2
 8007ce0:	6019      	str	r1, [r3, #0]
 8007ce2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007ce6:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8007cea:	681b      	ldr	r3, [r3, #0]
 8007cec:	fa93 f1a3 	rbit	r1, r3
 8007cf0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007cf4:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8007cf8:	6019      	str	r1, [r3, #0]
  return result;
 8007cfa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007cfe:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	fab3 f383 	clz	r3, r3
 8007d08:	b2db      	uxtb	r3, r3
 8007d0a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007d0e:	b2db      	uxtb	r3, r3
 8007d10:	f003 031f 	and.w	r3, r3, #31
 8007d14:	2101      	movs	r1, #1
 8007d16:	fa01 f303 	lsl.w	r3, r1, r3
 8007d1a:	4013      	ands	r3, r2
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d09d      	beq.n	8007c5c <HAL_RCC_OscConfig+0x688>
 8007d20:	e08d      	b.n	8007e3e <HAL_RCC_OscConfig+0x86a>
 8007d22:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007d26:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d2e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007d32:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	fa93 f2a3 	rbit	r2, r3
 8007d3c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007d40:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8007d44:	601a      	str	r2, [r3, #0]
  return result;
 8007d46:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007d4a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8007d4e:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007d50:	fab3 f383 	clz	r3, r3
 8007d54:	b2db      	uxtb	r3, r3
 8007d56:	461a      	mov	r2, r3
 8007d58:	4b5d      	ldr	r3, [pc, #372]	; (8007ed0 <HAL_RCC_OscConfig+0x8fc>)
 8007d5a:	4413      	add	r3, r2
 8007d5c:	009b      	lsls	r3, r3, #2
 8007d5e:	461a      	mov	r2, r3
 8007d60:	2300      	movs	r3, #0
 8007d62:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007d64:	f7ff f8d4 	bl	8006f10 <HAL_GetTick>
 8007d68:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007d6c:	e00a      	b.n	8007d84 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007d6e:	f7ff f8cf 	bl	8006f10 <HAL_GetTick>
 8007d72:	4602      	mov	r2, r0
 8007d74:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007d78:	1ad3      	subs	r3, r2, r3
 8007d7a:	2b02      	cmp	r3, #2
 8007d7c:	d902      	bls.n	8007d84 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 8007d7e:	2303      	movs	r3, #3
 8007d80:	f000 bc75 	b.w	800866e <HAL_RCC_OscConfig+0x109a>
 8007d84:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007d88:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8007d8c:	2202      	movs	r2, #2
 8007d8e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007d90:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007d94:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	fa93 f2a3 	rbit	r2, r3
 8007d9e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007da2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8007da6:	601a      	str	r2, [r3, #0]
 8007da8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007dac:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007db0:	2202      	movs	r2, #2
 8007db2:	601a      	str	r2, [r3, #0]
 8007db4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007db8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	fa93 f2a3 	rbit	r2, r3
 8007dc2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007dc6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8007dca:	601a      	str	r2, [r3, #0]
 8007dcc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007dd0:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8007dd4:	2202      	movs	r2, #2
 8007dd6:	601a      	str	r2, [r3, #0]
 8007dd8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007ddc:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	fa93 f2a3 	rbit	r2, r3
 8007de6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007dea:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8007dee:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007df0:	4b36      	ldr	r3, [pc, #216]	; (8007ecc <HAL_RCC_OscConfig+0x8f8>)
 8007df2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007df4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007df8:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8007dfc:	2102      	movs	r1, #2
 8007dfe:	6019      	str	r1, [r3, #0]
 8007e00:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e04:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	fa93 f1a3 	rbit	r1, r3
 8007e0e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e12:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8007e16:	6019      	str	r1, [r3, #0]
  return result;
 8007e18:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e1c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	fab3 f383 	clz	r3, r3
 8007e26:	b2db      	uxtb	r3, r3
 8007e28:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007e2c:	b2db      	uxtb	r3, r3
 8007e2e:	f003 031f 	and.w	r3, r3, #31
 8007e32:	2101      	movs	r1, #1
 8007e34:	fa01 f303 	lsl.w	r3, r1, r3
 8007e38:	4013      	ands	r3, r2
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d197      	bne.n	8007d6e <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007e3e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e42:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	f003 0304 	and.w	r3, r3, #4
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	f000 81a5 	beq.w	800819e <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007e54:	2300      	movs	r3, #0
 8007e56:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007e5a:	4b1c      	ldr	r3, [pc, #112]	; (8007ecc <HAL_RCC_OscConfig+0x8f8>)
 8007e5c:	69db      	ldr	r3, [r3, #28]
 8007e5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007e62:	2b00      	cmp	r3, #0
 8007e64:	d116      	bne.n	8007e94 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007e66:	4b19      	ldr	r3, [pc, #100]	; (8007ecc <HAL_RCC_OscConfig+0x8f8>)
 8007e68:	69db      	ldr	r3, [r3, #28]
 8007e6a:	4a18      	ldr	r2, [pc, #96]	; (8007ecc <HAL_RCC_OscConfig+0x8f8>)
 8007e6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007e70:	61d3      	str	r3, [r2, #28]
 8007e72:	4b16      	ldr	r3, [pc, #88]	; (8007ecc <HAL_RCC_OscConfig+0x8f8>)
 8007e74:	69db      	ldr	r3, [r3, #28]
 8007e76:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8007e7a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e7e:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007e82:	601a      	str	r2, [r3, #0]
 8007e84:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007e88:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8007e8c:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8007e8e:	2301      	movs	r3, #1
 8007e90:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007e94:	4b0f      	ldr	r3, [pc, #60]	; (8007ed4 <HAL_RCC_OscConfig+0x900>)
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e9c:	2b00      	cmp	r3, #0
 8007e9e:	d121      	bne.n	8007ee4 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007ea0:	4b0c      	ldr	r3, [pc, #48]	; (8007ed4 <HAL_RCC_OscConfig+0x900>)
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	4a0b      	ldr	r2, [pc, #44]	; (8007ed4 <HAL_RCC_OscConfig+0x900>)
 8007ea6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007eaa:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007eac:	f7ff f830 	bl	8006f10 <HAL_GetTick>
 8007eb0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007eb4:	e010      	b.n	8007ed8 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007eb6:	f7ff f82b 	bl	8006f10 <HAL_GetTick>
 8007eba:	4602      	mov	r2, r0
 8007ebc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007ec0:	1ad3      	subs	r3, r2, r3
 8007ec2:	2b64      	cmp	r3, #100	; 0x64
 8007ec4:	d908      	bls.n	8007ed8 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 8007ec6:	2303      	movs	r3, #3
 8007ec8:	e3d1      	b.n	800866e <HAL_RCC_OscConfig+0x109a>
 8007eca:	bf00      	nop
 8007ecc:	40021000 	.word	0x40021000
 8007ed0:	10908120 	.word	0x10908120
 8007ed4:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ed8:	4b8d      	ldr	r3, [pc, #564]	; (8008110 <HAL_RCC_OscConfig+0xb3c>)
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d0e8      	beq.n	8007eb6 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007ee4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007ee8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	689b      	ldr	r3, [r3, #8]
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d106      	bne.n	8007f02 <HAL_RCC_OscConfig+0x92e>
 8007ef4:	4b87      	ldr	r3, [pc, #540]	; (8008114 <HAL_RCC_OscConfig+0xb40>)
 8007ef6:	6a1b      	ldr	r3, [r3, #32]
 8007ef8:	4a86      	ldr	r2, [pc, #536]	; (8008114 <HAL_RCC_OscConfig+0xb40>)
 8007efa:	f043 0301 	orr.w	r3, r3, #1
 8007efe:	6213      	str	r3, [r2, #32]
 8007f00:	e035      	b.n	8007f6e <HAL_RCC_OscConfig+0x99a>
 8007f02:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007f06:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	689b      	ldr	r3, [r3, #8]
 8007f0e:	2b00      	cmp	r3, #0
 8007f10:	d10c      	bne.n	8007f2c <HAL_RCC_OscConfig+0x958>
 8007f12:	4b80      	ldr	r3, [pc, #512]	; (8008114 <HAL_RCC_OscConfig+0xb40>)
 8007f14:	6a1b      	ldr	r3, [r3, #32]
 8007f16:	4a7f      	ldr	r2, [pc, #508]	; (8008114 <HAL_RCC_OscConfig+0xb40>)
 8007f18:	f023 0301 	bic.w	r3, r3, #1
 8007f1c:	6213      	str	r3, [r2, #32]
 8007f1e:	4b7d      	ldr	r3, [pc, #500]	; (8008114 <HAL_RCC_OscConfig+0xb40>)
 8007f20:	6a1b      	ldr	r3, [r3, #32]
 8007f22:	4a7c      	ldr	r2, [pc, #496]	; (8008114 <HAL_RCC_OscConfig+0xb40>)
 8007f24:	f023 0304 	bic.w	r3, r3, #4
 8007f28:	6213      	str	r3, [r2, #32]
 8007f2a:	e020      	b.n	8007f6e <HAL_RCC_OscConfig+0x99a>
 8007f2c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007f30:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	689b      	ldr	r3, [r3, #8]
 8007f38:	2b05      	cmp	r3, #5
 8007f3a:	d10c      	bne.n	8007f56 <HAL_RCC_OscConfig+0x982>
 8007f3c:	4b75      	ldr	r3, [pc, #468]	; (8008114 <HAL_RCC_OscConfig+0xb40>)
 8007f3e:	6a1b      	ldr	r3, [r3, #32]
 8007f40:	4a74      	ldr	r2, [pc, #464]	; (8008114 <HAL_RCC_OscConfig+0xb40>)
 8007f42:	f043 0304 	orr.w	r3, r3, #4
 8007f46:	6213      	str	r3, [r2, #32]
 8007f48:	4b72      	ldr	r3, [pc, #456]	; (8008114 <HAL_RCC_OscConfig+0xb40>)
 8007f4a:	6a1b      	ldr	r3, [r3, #32]
 8007f4c:	4a71      	ldr	r2, [pc, #452]	; (8008114 <HAL_RCC_OscConfig+0xb40>)
 8007f4e:	f043 0301 	orr.w	r3, r3, #1
 8007f52:	6213      	str	r3, [r2, #32]
 8007f54:	e00b      	b.n	8007f6e <HAL_RCC_OscConfig+0x99a>
 8007f56:	4b6f      	ldr	r3, [pc, #444]	; (8008114 <HAL_RCC_OscConfig+0xb40>)
 8007f58:	6a1b      	ldr	r3, [r3, #32]
 8007f5a:	4a6e      	ldr	r2, [pc, #440]	; (8008114 <HAL_RCC_OscConfig+0xb40>)
 8007f5c:	f023 0301 	bic.w	r3, r3, #1
 8007f60:	6213      	str	r3, [r2, #32]
 8007f62:	4b6c      	ldr	r3, [pc, #432]	; (8008114 <HAL_RCC_OscConfig+0xb40>)
 8007f64:	6a1b      	ldr	r3, [r3, #32]
 8007f66:	4a6b      	ldr	r2, [pc, #428]	; (8008114 <HAL_RCC_OscConfig+0xb40>)
 8007f68:	f023 0304 	bic.w	r3, r3, #4
 8007f6c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007f6e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007f72:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	689b      	ldr	r3, [r3, #8]
 8007f7a:	2b00      	cmp	r3, #0
 8007f7c:	f000 8081 	beq.w	8008082 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007f80:	f7fe ffc6 	bl	8006f10 <HAL_GetTick>
 8007f84:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007f88:	e00b      	b.n	8007fa2 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007f8a:	f7fe ffc1 	bl	8006f10 <HAL_GetTick>
 8007f8e:	4602      	mov	r2, r0
 8007f90:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007f94:	1ad3      	subs	r3, r2, r3
 8007f96:	f241 3288 	movw	r2, #5000	; 0x1388
 8007f9a:	4293      	cmp	r3, r2
 8007f9c:	d901      	bls.n	8007fa2 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8007f9e:	2303      	movs	r3, #3
 8007fa0:	e365      	b.n	800866e <HAL_RCC_OscConfig+0x109a>
 8007fa2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007fa6:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8007faa:	2202      	movs	r2, #2
 8007fac:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8007fae:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007fb2:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	fa93 f2a3 	rbit	r2, r3
 8007fbc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007fc0:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8007fc4:	601a      	str	r2, [r3, #0]
 8007fc6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007fca:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8007fce:	2202      	movs	r2, #2
 8007fd0:	601a      	str	r2, [r3, #0]
 8007fd2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007fd6:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	fa93 f2a3 	rbit	r2, r3
 8007fe0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007fe4:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8007fe8:	601a      	str	r2, [r3, #0]
  return result;
 8007fea:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8007fee:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8007ff2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007ff4:	fab3 f383 	clz	r3, r3
 8007ff8:	b2db      	uxtb	r3, r3
 8007ffa:	095b      	lsrs	r3, r3, #5
 8007ffc:	b2db      	uxtb	r3, r3
 8007ffe:	f043 0302 	orr.w	r3, r3, #2
 8008002:	b2db      	uxtb	r3, r3
 8008004:	2b02      	cmp	r3, #2
 8008006:	d102      	bne.n	800800e <HAL_RCC_OscConfig+0xa3a>
 8008008:	4b42      	ldr	r3, [pc, #264]	; (8008114 <HAL_RCC_OscConfig+0xb40>)
 800800a:	6a1b      	ldr	r3, [r3, #32]
 800800c:	e013      	b.n	8008036 <HAL_RCC_OscConfig+0xa62>
 800800e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008012:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8008016:	2202      	movs	r2, #2
 8008018:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800801a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800801e:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	fa93 f2a3 	rbit	r2, r3
 8008028:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800802c:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8008030:	601a      	str	r2, [r3, #0]
 8008032:	4b38      	ldr	r3, [pc, #224]	; (8008114 <HAL_RCC_OscConfig+0xb40>)
 8008034:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008036:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800803a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800803e:	2102      	movs	r1, #2
 8008040:	6011      	str	r1, [r2, #0]
 8008042:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008046:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 800804a:	6812      	ldr	r2, [r2, #0]
 800804c:	fa92 f1a2 	rbit	r1, r2
 8008050:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008054:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8008058:	6011      	str	r1, [r2, #0]
  return result;
 800805a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800805e:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8008062:	6812      	ldr	r2, [r2, #0]
 8008064:	fab2 f282 	clz	r2, r2
 8008068:	b2d2      	uxtb	r2, r2
 800806a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800806e:	b2d2      	uxtb	r2, r2
 8008070:	f002 021f 	and.w	r2, r2, #31
 8008074:	2101      	movs	r1, #1
 8008076:	fa01 f202 	lsl.w	r2, r1, r2
 800807a:	4013      	ands	r3, r2
 800807c:	2b00      	cmp	r3, #0
 800807e:	d084      	beq.n	8007f8a <HAL_RCC_OscConfig+0x9b6>
 8008080:	e083      	b.n	800818a <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008082:	f7fe ff45 	bl	8006f10 <HAL_GetTick>
 8008086:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800808a:	e00b      	b.n	80080a4 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800808c:	f7fe ff40 	bl	8006f10 <HAL_GetTick>
 8008090:	4602      	mov	r2, r0
 8008092:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8008096:	1ad3      	subs	r3, r2, r3
 8008098:	f241 3288 	movw	r2, #5000	; 0x1388
 800809c:	4293      	cmp	r3, r2
 800809e:	d901      	bls.n	80080a4 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 80080a0:	2303      	movs	r3, #3
 80080a2:	e2e4      	b.n	800866e <HAL_RCC_OscConfig+0x109a>
 80080a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80080a8:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80080ac:	2202      	movs	r2, #2
 80080ae:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80080b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80080b4:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	fa93 f2a3 	rbit	r2, r3
 80080be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80080c2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 80080c6:	601a      	str	r2, [r3, #0]
 80080c8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80080cc:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80080d0:	2202      	movs	r2, #2
 80080d2:	601a      	str	r2, [r3, #0]
 80080d4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80080d8:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	fa93 f2a3 	rbit	r2, r3
 80080e2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80080e6:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80080ea:	601a      	str	r2, [r3, #0]
  return result;
 80080ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80080f0:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 80080f4:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80080f6:	fab3 f383 	clz	r3, r3
 80080fa:	b2db      	uxtb	r3, r3
 80080fc:	095b      	lsrs	r3, r3, #5
 80080fe:	b2db      	uxtb	r3, r3
 8008100:	f043 0302 	orr.w	r3, r3, #2
 8008104:	b2db      	uxtb	r3, r3
 8008106:	2b02      	cmp	r3, #2
 8008108:	d106      	bne.n	8008118 <HAL_RCC_OscConfig+0xb44>
 800810a:	4b02      	ldr	r3, [pc, #8]	; (8008114 <HAL_RCC_OscConfig+0xb40>)
 800810c:	6a1b      	ldr	r3, [r3, #32]
 800810e:	e017      	b.n	8008140 <HAL_RCC_OscConfig+0xb6c>
 8008110:	40007000 	.word	0x40007000
 8008114:	40021000 	.word	0x40021000
 8008118:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800811c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8008120:	2202      	movs	r2, #2
 8008122:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008124:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008128:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	fa93 f2a3 	rbit	r2, r3
 8008132:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008136:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 800813a:	601a      	str	r2, [r3, #0]
 800813c:	4bb3      	ldr	r3, [pc, #716]	; (800840c <HAL_RCC_OscConfig+0xe38>)
 800813e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008140:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008144:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8008148:	2102      	movs	r1, #2
 800814a:	6011      	str	r1, [r2, #0]
 800814c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008150:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8008154:	6812      	ldr	r2, [r2, #0]
 8008156:	fa92 f1a2 	rbit	r1, r2
 800815a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800815e:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8008162:	6011      	str	r1, [r2, #0]
  return result;
 8008164:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008168:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 800816c:	6812      	ldr	r2, [r2, #0]
 800816e:	fab2 f282 	clz	r2, r2
 8008172:	b2d2      	uxtb	r2, r2
 8008174:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008178:	b2d2      	uxtb	r2, r2
 800817a:	f002 021f 	and.w	r2, r2, #31
 800817e:	2101      	movs	r1, #1
 8008180:	fa01 f202 	lsl.w	r2, r1, r2
 8008184:	4013      	ands	r3, r2
 8008186:	2b00      	cmp	r3, #0
 8008188:	d180      	bne.n	800808c <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800818a:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 800818e:	2b01      	cmp	r3, #1
 8008190:	d105      	bne.n	800819e <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008192:	4b9e      	ldr	r3, [pc, #632]	; (800840c <HAL_RCC_OscConfig+0xe38>)
 8008194:	69db      	ldr	r3, [r3, #28]
 8008196:	4a9d      	ldr	r2, [pc, #628]	; (800840c <HAL_RCC_OscConfig+0xe38>)
 8008198:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800819c:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800819e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80081a2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	699b      	ldr	r3, [r3, #24]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	f000 825e 	beq.w	800866c <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80081b0:	4b96      	ldr	r3, [pc, #600]	; (800840c <HAL_RCC_OscConfig+0xe38>)
 80081b2:	685b      	ldr	r3, [r3, #4]
 80081b4:	f003 030c 	and.w	r3, r3, #12
 80081b8:	2b08      	cmp	r3, #8
 80081ba:	f000 821f 	beq.w	80085fc <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80081be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80081c2:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	699b      	ldr	r3, [r3, #24]
 80081ca:	2b02      	cmp	r3, #2
 80081cc:	f040 8170 	bne.w	80084b0 <HAL_RCC_OscConfig+0xedc>
 80081d0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80081d4:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80081d8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80081dc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80081de:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80081e2:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	fa93 f2a3 	rbit	r2, r3
 80081ec:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80081f0:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80081f4:	601a      	str	r2, [r3, #0]
  return result;
 80081f6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80081fa:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 80081fe:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008200:	fab3 f383 	clz	r3, r3
 8008204:	b2db      	uxtb	r3, r3
 8008206:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800820a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800820e:	009b      	lsls	r3, r3, #2
 8008210:	461a      	mov	r2, r3
 8008212:	2300      	movs	r3, #0
 8008214:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008216:	f7fe fe7b 	bl	8006f10 <HAL_GetTick>
 800821a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800821e:	e009      	b.n	8008234 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008220:	f7fe fe76 	bl	8006f10 <HAL_GetTick>
 8008224:	4602      	mov	r2, r0
 8008226:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800822a:	1ad3      	subs	r3, r2, r3
 800822c:	2b02      	cmp	r3, #2
 800822e:	d901      	bls.n	8008234 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8008230:	2303      	movs	r3, #3
 8008232:	e21c      	b.n	800866e <HAL_RCC_OscConfig+0x109a>
 8008234:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008238:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800823c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008240:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008242:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008246:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	fa93 f2a3 	rbit	r2, r3
 8008250:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008254:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8008258:	601a      	str	r2, [r3, #0]
  return result;
 800825a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800825e:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8008262:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008264:	fab3 f383 	clz	r3, r3
 8008268:	b2db      	uxtb	r3, r3
 800826a:	095b      	lsrs	r3, r3, #5
 800826c:	b2db      	uxtb	r3, r3
 800826e:	f043 0301 	orr.w	r3, r3, #1
 8008272:	b2db      	uxtb	r3, r3
 8008274:	2b01      	cmp	r3, #1
 8008276:	d102      	bne.n	800827e <HAL_RCC_OscConfig+0xcaa>
 8008278:	4b64      	ldr	r3, [pc, #400]	; (800840c <HAL_RCC_OscConfig+0xe38>)
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	e027      	b.n	80082ce <HAL_RCC_OscConfig+0xcfa>
 800827e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008282:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8008286:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800828a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800828c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008290:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	fa93 f2a3 	rbit	r2, r3
 800829a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800829e:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80082a2:	601a      	str	r2, [r3, #0]
 80082a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80082a8:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80082ac:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80082b0:	601a      	str	r2, [r3, #0]
 80082b2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80082b6:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	fa93 f2a3 	rbit	r2, r3
 80082c0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80082c4:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 80082c8:	601a      	str	r2, [r3, #0]
 80082ca:	4b50      	ldr	r3, [pc, #320]	; (800840c <HAL_RCC_OscConfig+0xe38>)
 80082cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082ce:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80082d2:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80082d6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80082da:	6011      	str	r1, [r2, #0]
 80082dc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80082e0:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80082e4:	6812      	ldr	r2, [r2, #0]
 80082e6:	fa92 f1a2 	rbit	r1, r2
 80082ea:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80082ee:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 80082f2:	6011      	str	r1, [r2, #0]
  return result;
 80082f4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80082f8:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 80082fc:	6812      	ldr	r2, [r2, #0]
 80082fe:	fab2 f282 	clz	r2, r2
 8008302:	b2d2      	uxtb	r2, r2
 8008304:	f042 0220 	orr.w	r2, r2, #32
 8008308:	b2d2      	uxtb	r2, r2
 800830a:	f002 021f 	and.w	r2, r2, #31
 800830e:	2101      	movs	r1, #1
 8008310:	fa01 f202 	lsl.w	r2, r1, r2
 8008314:	4013      	ands	r3, r2
 8008316:	2b00      	cmp	r3, #0
 8008318:	d182      	bne.n	8008220 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800831a:	4b3c      	ldr	r3, [pc, #240]	; (800840c <HAL_RCC_OscConfig+0xe38>)
 800831c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800831e:	f023 020f 	bic.w	r2, r3, #15
 8008322:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008326:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800832e:	4937      	ldr	r1, [pc, #220]	; (800840c <HAL_RCC_OscConfig+0xe38>)
 8008330:	4313      	orrs	r3, r2
 8008332:	62cb      	str	r3, [r1, #44]	; 0x2c
 8008334:	4b35      	ldr	r3, [pc, #212]	; (800840c <HAL_RCC_OscConfig+0xe38>)
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 800833c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008340:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	6a19      	ldr	r1, [r3, #32]
 8008348:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800834c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	69db      	ldr	r3, [r3, #28]
 8008354:	430b      	orrs	r3, r1
 8008356:	492d      	ldr	r1, [pc, #180]	; (800840c <HAL_RCC_OscConfig+0xe38>)
 8008358:	4313      	orrs	r3, r2
 800835a:	604b      	str	r3, [r1, #4]
 800835c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008360:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8008364:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008368:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800836a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800836e:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	fa93 f2a3 	rbit	r2, r3
 8008378:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800837c:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8008380:	601a      	str	r2, [r3, #0]
  return result;
 8008382:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008386:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 800838a:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800838c:	fab3 f383 	clz	r3, r3
 8008390:	b2db      	uxtb	r3, r3
 8008392:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8008396:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800839a:	009b      	lsls	r3, r3, #2
 800839c:	461a      	mov	r2, r3
 800839e:	2301      	movs	r3, #1
 80083a0:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083a2:	f7fe fdb5 	bl	8006f10 <HAL_GetTick>
 80083a6:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80083aa:	e009      	b.n	80083c0 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80083ac:	f7fe fdb0 	bl	8006f10 <HAL_GetTick>
 80083b0:	4602      	mov	r2, r0
 80083b2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80083b6:	1ad3      	subs	r3, r2, r3
 80083b8:	2b02      	cmp	r3, #2
 80083ba:	d901      	bls.n	80083c0 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 80083bc:	2303      	movs	r3, #3
 80083be:	e156      	b.n	800866e <HAL_RCC_OscConfig+0x109a>
 80083c0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80083c4:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80083c8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80083cc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80083ce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80083d2:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	fa93 f2a3 	rbit	r2, r3
 80083dc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80083e0:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80083e4:	601a      	str	r2, [r3, #0]
  return result;
 80083e6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80083ea:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80083ee:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80083f0:	fab3 f383 	clz	r3, r3
 80083f4:	b2db      	uxtb	r3, r3
 80083f6:	095b      	lsrs	r3, r3, #5
 80083f8:	b2db      	uxtb	r3, r3
 80083fa:	f043 0301 	orr.w	r3, r3, #1
 80083fe:	b2db      	uxtb	r3, r3
 8008400:	2b01      	cmp	r3, #1
 8008402:	d105      	bne.n	8008410 <HAL_RCC_OscConfig+0xe3c>
 8008404:	4b01      	ldr	r3, [pc, #4]	; (800840c <HAL_RCC_OscConfig+0xe38>)
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	e02a      	b.n	8008460 <HAL_RCC_OscConfig+0xe8c>
 800840a:	bf00      	nop
 800840c:	40021000 	.word	0x40021000
 8008410:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008414:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8008418:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800841c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800841e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008422:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	fa93 f2a3 	rbit	r2, r3
 800842c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008430:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8008434:	601a      	str	r2, [r3, #0]
 8008436:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800843a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800843e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008442:	601a      	str	r2, [r3, #0]
 8008444:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008448:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	fa93 f2a3 	rbit	r2, r3
 8008452:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008456:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 800845a:	601a      	str	r2, [r3, #0]
 800845c:	4b86      	ldr	r3, [pc, #536]	; (8008678 <HAL_RCC_OscConfig+0x10a4>)
 800845e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008460:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008464:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8008468:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800846c:	6011      	str	r1, [r2, #0]
 800846e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008472:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8008476:	6812      	ldr	r2, [r2, #0]
 8008478:	fa92 f1a2 	rbit	r1, r2
 800847c:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8008480:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8008484:	6011      	str	r1, [r2, #0]
  return result;
 8008486:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800848a:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 800848e:	6812      	ldr	r2, [r2, #0]
 8008490:	fab2 f282 	clz	r2, r2
 8008494:	b2d2      	uxtb	r2, r2
 8008496:	f042 0220 	orr.w	r2, r2, #32
 800849a:	b2d2      	uxtb	r2, r2
 800849c:	f002 021f 	and.w	r2, r2, #31
 80084a0:	2101      	movs	r1, #1
 80084a2:	fa01 f202 	lsl.w	r2, r1, r2
 80084a6:	4013      	ands	r3, r2
 80084a8:	2b00      	cmp	r3, #0
 80084aa:	f43f af7f 	beq.w	80083ac <HAL_RCC_OscConfig+0xdd8>
 80084ae:	e0dd      	b.n	800866c <HAL_RCC_OscConfig+0x1098>
 80084b0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80084b4:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80084b8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80084bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80084be:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80084c2:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	fa93 f2a3 	rbit	r2, r3
 80084cc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80084d0:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80084d4:	601a      	str	r2, [r3, #0]
  return result;
 80084d6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80084da:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80084de:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80084e0:	fab3 f383 	clz	r3, r3
 80084e4:	b2db      	uxtb	r3, r3
 80084e6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80084ea:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80084ee:	009b      	lsls	r3, r3, #2
 80084f0:	461a      	mov	r2, r3
 80084f2:	2300      	movs	r3, #0
 80084f4:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80084f6:	f7fe fd0b 	bl	8006f10 <HAL_GetTick>
 80084fa:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80084fe:	e009      	b.n	8008514 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008500:	f7fe fd06 	bl	8006f10 <HAL_GetTick>
 8008504:	4602      	mov	r2, r0
 8008506:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800850a:	1ad3      	subs	r3, r2, r3
 800850c:	2b02      	cmp	r3, #2
 800850e:	d901      	bls.n	8008514 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8008510:	2303      	movs	r3, #3
 8008512:	e0ac      	b.n	800866e <HAL_RCC_OscConfig+0x109a>
 8008514:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008518:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800851c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008520:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008522:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008526:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	fa93 f2a3 	rbit	r2, r3
 8008530:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008534:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8008538:	601a      	str	r2, [r3, #0]
  return result;
 800853a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800853e:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8008542:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008544:	fab3 f383 	clz	r3, r3
 8008548:	b2db      	uxtb	r3, r3
 800854a:	095b      	lsrs	r3, r3, #5
 800854c:	b2db      	uxtb	r3, r3
 800854e:	f043 0301 	orr.w	r3, r3, #1
 8008552:	b2db      	uxtb	r3, r3
 8008554:	2b01      	cmp	r3, #1
 8008556:	d102      	bne.n	800855e <HAL_RCC_OscConfig+0xf8a>
 8008558:	4b47      	ldr	r3, [pc, #284]	; (8008678 <HAL_RCC_OscConfig+0x10a4>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	e027      	b.n	80085ae <HAL_RCC_OscConfig+0xfda>
 800855e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008562:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8008566:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800856a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800856c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008570:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	fa93 f2a3 	rbit	r2, r3
 800857a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800857e:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8008582:	601a      	str	r2, [r3, #0]
 8008584:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008588:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800858c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8008590:	601a      	str	r2, [r3, #0]
 8008592:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008596:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	fa93 f2a3 	rbit	r2, r3
 80085a0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80085a4:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 80085a8:	601a      	str	r2, [r3, #0]
 80085aa:	4b33      	ldr	r3, [pc, #204]	; (8008678 <HAL_RCC_OscConfig+0x10a4>)
 80085ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085ae:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80085b2:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80085b6:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80085ba:	6011      	str	r1, [r2, #0]
 80085bc:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80085c0:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80085c4:	6812      	ldr	r2, [r2, #0]
 80085c6:	fa92 f1a2 	rbit	r1, r2
 80085ca:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80085ce:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 80085d2:	6011      	str	r1, [r2, #0]
  return result;
 80085d4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 80085d8:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 80085dc:	6812      	ldr	r2, [r2, #0]
 80085de:	fab2 f282 	clz	r2, r2
 80085e2:	b2d2      	uxtb	r2, r2
 80085e4:	f042 0220 	orr.w	r2, r2, #32
 80085e8:	b2d2      	uxtb	r2, r2
 80085ea:	f002 021f 	and.w	r2, r2, #31
 80085ee:	2101      	movs	r1, #1
 80085f0:	fa01 f202 	lsl.w	r2, r1, r2
 80085f4:	4013      	ands	r3, r2
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d182      	bne.n	8008500 <HAL_RCC_OscConfig+0xf2c>
 80085fa:	e037      	b.n	800866c <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80085fc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008600:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	699b      	ldr	r3, [r3, #24]
 8008608:	2b01      	cmp	r3, #1
 800860a:	d101      	bne.n	8008610 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 800860c:	2301      	movs	r3, #1
 800860e:	e02e      	b.n	800866e <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8008610:	4b19      	ldr	r3, [pc, #100]	; (8008678 <HAL_RCC_OscConfig+0x10a4>)
 8008612:	685b      	ldr	r3, [r3, #4]
 8008614:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8008618:	4b17      	ldr	r3, [pc, #92]	; (8008678 <HAL_RCC_OscConfig+0x10a4>)
 800861a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800861c:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8008620:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8008624:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8008628:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800862c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	69db      	ldr	r3, [r3, #28]
 8008634:	429a      	cmp	r2, r3
 8008636:	d117      	bne.n	8008668 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8008638:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800863c:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8008640:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8008644:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800864c:	429a      	cmp	r2, r3
 800864e:	d10b      	bne.n	8008668 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8008650:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8008654:	f003 020f 	and.w	r2, r3, #15
 8008658:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800865c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8008664:	429a      	cmp	r2, r3
 8008666:	d001      	beq.n	800866c <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8008668:	2301      	movs	r3, #1
 800866a:	e000      	b.n	800866e <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 800866c:	2300      	movs	r3, #0
}
 800866e:	4618      	mov	r0, r3
 8008670:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8008674:	46bd      	mov	sp, r7
 8008676:	bd80      	pop	{r7, pc}
 8008678:	40021000 	.word	0x40021000

0800867c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b09e      	sub	sp, #120	; 0x78
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
 8008684:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8008686:	2300      	movs	r3, #0
 8008688:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	2b00      	cmp	r3, #0
 800868e:	d101      	bne.n	8008694 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008690:	2301      	movs	r3, #1
 8008692:	e162      	b.n	800895a <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008694:	4b90      	ldr	r3, [pc, #576]	; (80088d8 <HAL_RCC_ClockConfig+0x25c>)
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f003 0307 	and.w	r3, r3, #7
 800869c:	683a      	ldr	r2, [r7, #0]
 800869e:	429a      	cmp	r2, r3
 80086a0:	d910      	bls.n	80086c4 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80086a2:	4b8d      	ldr	r3, [pc, #564]	; (80088d8 <HAL_RCC_ClockConfig+0x25c>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	f023 0207 	bic.w	r2, r3, #7
 80086aa:	498b      	ldr	r1, [pc, #556]	; (80088d8 <HAL_RCC_ClockConfig+0x25c>)
 80086ac:	683b      	ldr	r3, [r7, #0]
 80086ae:	4313      	orrs	r3, r2
 80086b0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80086b2:	4b89      	ldr	r3, [pc, #548]	; (80088d8 <HAL_RCC_ClockConfig+0x25c>)
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	f003 0307 	and.w	r3, r3, #7
 80086ba:	683a      	ldr	r2, [r7, #0]
 80086bc:	429a      	cmp	r2, r3
 80086be:	d001      	beq.n	80086c4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80086c0:	2301      	movs	r3, #1
 80086c2:	e14a      	b.n	800895a <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	f003 0302 	and.w	r3, r3, #2
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d008      	beq.n	80086e2 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80086d0:	4b82      	ldr	r3, [pc, #520]	; (80088dc <HAL_RCC_ClockConfig+0x260>)
 80086d2:	685b      	ldr	r3, [r3, #4]
 80086d4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	689b      	ldr	r3, [r3, #8]
 80086dc:	497f      	ldr	r1, [pc, #508]	; (80088dc <HAL_RCC_ClockConfig+0x260>)
 80086de:	4313      	orrs	r3, r2
 80086e0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	f003 0301 	and.w	r3, r3, #1
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	f000 80dc 	beq.w	80088a8 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	685b      	ldr	r3, [r3, #4]
 80086f4:	2b01      	cmp	r3, #1
 80086f6:	d13c      	bne.n	8008772 <HAL_RCC_ClockConfig+0xf6>
 80086f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80086fc:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80086fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008700:	fa93 f3a3 	rbit	r3, r3
 8008704:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8008706:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008708:	fab3 f383 	clz	r3, r3
 800870c:	b2db      	uxtb	r3, r3
 800870e:	095b      	lsrs	r3, r3, #5
 8008710:	b2db      	uxtb	r3, r3
 8008712:	f043 0301 	orr.w	r3, r3, #1
 8008716:	b2db      	uxtb	r3, r3
 8008718:	2b01      	cmp	r3, #1
 800871a:	d102      	bne.n	8008722 <HAL_RCC_ClockConfig+0xa6>
 800871c:	4b6f      	ldr	r3, [pc, #444]	; (80088dc <HAL_RCC_ClockConfig+0x260>)
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	e00f      	b.n	8008742 <HAL_RCC_ClockConfig+0xc6>
 8008722:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008726:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008728:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800872a:	fa93 f3a3 	rbit	r3, r3
 800872e:	667b      	str	r3, [r7, #100]	; 0x64
 8008730:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008734:	663b      	str	r3, [r7, #96]	; 0x60
 8008736:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008738:	fa93 f3a3 	rbit	r3, r3
 800873c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800873e:	4b67      	ldr	r3, [pc, #412]	; (80088dc <HAL_RCC_ClockConfig+0x260>)
 8008740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008742:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8008746:	65ba      	str	r2, [r7, #88]	; 0x58
 8008748:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800874a:	fa92 f2a2 	rbit	r2, r2
 800874e:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8008750:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008752:	fab2 f282 	clz	r2, r2
 8008756:	b2d2      	uxtb	r2, r2
 8008758:	f042 0220 	orr.w	r2, r2, #32
 800875c:	b2d2      	uxtb	r2, r2
 800875e:	f002 021f 	and.w	r2, r2, #31
 8008762:	2101      	movs	r1, #1
 8008764:	fa01 f202 	lsl.w	r2, r1, r2
 8008768:	4013      	ands	r3, r2
 800876a:	2b00      	cmp	r3, #0
 800876c:	d17b      	bne.n	8008866 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800876e:	2301      	movs	r3, #1
 8008770:	e0f3      	b.n	800895a <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	2b02      	cmp	r3, #2
 8008778:	d13c      	bne.n	80087f4 <HAL_RCC_ClockConfig+0x178>
 800877a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800877e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008780:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008782:	fa93 f3a3 	rbit	r3, r3
 8008786:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8008788:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800878a:	fab3 f383 	clz	r3, r3
 800878e:	b2db      	uxtb	r3, r3
 8008790:	095b      	lsrs	r3, r3, #5
 8008792:	b2db      	uxtb	r3, r3
 8008794:	f043 0301 	orr.w	r3, r3, #1
 8008798:	b2db      	uxtb	r3, r3
 800879a:	2b01      	cmp	r3, #1
 800879c:	d102      	bne.n	80087a4 <HAL_RCC_ClockConfig+0x128>
 800879e:	4b4f      	ldr	r3, [pc, #316]	; (80088dc <HAL_RCC_ClockConfig+0x260>)
 80087a0:	681b      	ldr	r3, [r3, #0]
 80087a2:	e00f      	b.n	80087c4 <HAL_RCC_ClockConfig+0x148>
 80087a4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80087a8:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80087ac:	fa93 f3a3 	rbit	r3, r3
 80087b0:	647b      	str	r3, [r7, #68]	; 0x44
 80087b2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80087b6:	643b      	str	r3, [r7, #64]	; 0x40
 80087b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80087ba:	fa93 f3a3 	rbit	r3, r3
 80087be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80087c0:	4b46      	ldr	r3, [pc, #280]	; (80088dc <HAL_RCC_ClockConfig+0x260>)
 80087c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087c4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80087c8:	63ba      	str	r2, [r7, #56]	; 0x38
 80087ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80087cc:	fa92 f2a2 	rbit	r2, r2
 80087d0:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 80087d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80087d4:	fab2 f282 	clz	r2, r2
 80087d8:	b2d2      	uxtb	r2, r2
 80087da:	f042 0220 	orr.w	r2, r2, #32
 80087de:	b2d2      	uxtb	r2, r2
 80087e0:	f002 021f 	and.w	r2, r2, #31
 80087e4:	2101      	movs	r1, #1
 80087e6:	fa01 f202 	lsl.w	r2, r1, r2
 80087ea:	4013      	ands	r3, r2
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d13a      	bne.n	8008866 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80087f0:	2301      	movs	r3, #1
 80087f2:	e0b2      	b.n	800895a <HAL_RCC_ClockConfig+0x2de>
 80087f4:	2302      	movs	r3, #2
 80087f6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80087fa:	fa93 f3a3 	rbit	r3, r3
 80087fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8008800:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008802:	fab3 f383 	clz	r3, r3
 8008806:	b2db      	uxtb	r3, r3
 8008808:	095b      	lsrs	r3, r3, #5
 800880a:	b2db      	uxtb	r3, r3
 800880c:	f043 0301 	orr.w	r3, r3, #1
 8008810:	b2db      	uxtb	r3, r3
 8008812:	2b01      	cmp	r3, #1
 8008814:	d102      	bne.n	800881c <HAL_RCC_ClockConfig+0x1a0>
 8008816:	4b31      	ldr	r3, [pc, #196]	; (80088dc <HAL_RCC_ClockConfig+0x260>)
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	e00d      	b.n	8008838 <HAL_RCC_ClockConfig+0x1bc>
 800881c:	2302      	movs	r3, #2
 800881e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008820:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008822:	fa93 f3a3 	rbit	r3, r3
 8008826:	627b      	str	r3, [r7, #36]	; 0x24
 8008828:	2302      	movs	r3, #2
 800882a:	623b      	str	r3, [r7, #32]
 800882c:	6a3b      	ldr	r3, [r7, #32]
 800882e:	fa93 f3a3 	rbit	r3, r3
 8008832:	61fb      	str	r3, [r7, #28]
 8008834:	4b29      	ldr	r3, [pc, #164]	; (80088dc <HAL_RCC_ClockConfig+0x260>)
 8008836:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008838:	2202      	movs	r2, #2
 800883a:	61ba      	str	r2, [r7, #24]
 800883c:	69ba      	ldr	r2, [r7, #24]
 800883e:	fa92 f2a2 	rbit	r2, r2
 8008842:	617a      	str	r2, [r7, #20]
  return result;
 8008844:	697a      	ldr	r2, [r7, #20]
 8008846:	fab2 f282 	clz	r2, r2
 800884a:	b2d2      	uxtb	r2, r2
 800884c:	f042 0220 	orr.w	r2, r2, #32
 8008850:	b2d2      	uxtb	r2, r2
 8008852:	f002 021f 	and.w	r2, r2, #31
 8008856:	2101      	movs	r1, #1
 8008858:	fa01 f202 	lsl.w	r2, r1, r2
 800885c:	4013      	ands	r3, r2
 800885e:	2b00      	cmp	r3, #0
 8008860:	d101      	bne.n	8008866 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8008862:	2301      	movs	r3, #1
 8008864:	e079      	b.n	800895a <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008866:	4b1d      	ldr	r3, [pc, #116]	; (80088dc <HAL_RCC_ClockConfig+0x260>)
 8008868:	685b      	ldr	r3, [r3, #4]
 800886a:	f023 0203 	bic.w	r2, r3, #3
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	685b      	ldr	r3, [r3, #4]
 8008872:	491a      	ldr	r1, [pc, #104]	; (80088dc <HAL_RCC_ClockConfig+0x260>)
 8008874:	4313      	orrs	r3, r2
 8008876:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008878:	f7fe fb4a 	bl	8006f10 <HAL_GetTick>
 800887c:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800887e:	e00a      	b.n	8008896 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008880:	f7fe fb46 	bl	8006f10 <HAL_GetTick>
 8008884:	4602      	mov	r2, r0
 8008886:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008888:	1ad3      	subs	r3, r2, r3
 800888a:	f241 3288 	movw	r2, #5000	; 0x1388
 800888e:	4293      	cmp	r3, r2
 8008890:	d901      	bls.n	8008896 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8008892:	2303      	movs	r3, #3
 8008894:	e061      	b.n	800895a <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008896:	4b11      	ldr	r3, [pc, #68]	; (80088dc <HAL_RCC_ClockConfig+0x260>)
 8008898:	685b      	ldr	r3, [r3, #4]
 800889a:	f003 020c 	and.w	r2, r3, #12
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	685b      	ldr	r3, [r3, #4]
 80088a2:	009b      	lsls	r3, r3, #2
 80088a4:	429a      	cmp	r2, r3
 80088a6:	d1eb      	bne.n	8008880 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80088a8:	4b0b      	ldr	r3, [pc, #44]	; (80088d8 <HAL_RCC_ClockConfig+0x25c>)
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	f003 0307 	and.w	r3, r3, #7
 80088b0:	683a      	ldr	r2, [r7, #0]
 80088b2:	429a      	cmp	r2, r3
 80088b4:	d214      	bcs.n	80088e0 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80088b6:	4b08      	ldr	r3, [pc, #32]	; (80088d8 <HAL_RCC_ClockConfig+0x25c>)
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	f023 0207 	bic.w	r2, r3, #7
 80088be:	4906      	ldr	r1, [pc, #24]	; (80088d8 <HAL_RCC_ClockConfig+0x25c>)
 80088c0:	683b      	ldr	r3, [r7, #0]
 80088c2:	4313      	orrs	r3, r2
 80088c4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80088c6:	4b04      	ldr	r3, [pc, #16]	; (80088d8 <HAL_RCC_ClockConfig+0x25c>)
 80088c8:	681b      	ldr	r3, [r3, #0]
 80088ca:	f003 0307 	and.w	r3, r3, #7
 80088ce:	683a      	ldr	r2, [r7, #0]
 80088d0:	429a      	cmp	r2, r3
 80088d2:	d005      	beq.n	80088e0 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80088d4:	2301      	movs	r3, #1
 80088d6:	e040      	b.n	800895a <HAL_RCC_ClockConfig+0x2de>
 80088d8:	40022000 	.word	0x40022000
 80088dc:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f003 0304 	and.w	r3, r3, #4
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d008      	beq.n	80088fe <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80088ec:	4b1d      	ldr	r3, [pc, #116]	; (8008964 <HAL_RCC_ClockConfig+0x2e8>)
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	68db      	ldr	r3, [r3, #12]
 80088f8:	491a      	ldr	r1, [pc, #104]	; (8008964 <HAL_RCC_ClockConfig+0x2e8>)
 80088fa:	4313      	orrs	r3, r2
 80088fc:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	681b      	ldr	r3, [r3, #0]
 8008902:	f003 0308 	and.w	r3, r3, #8
 8008906:	2b00      	cmp	r3, #0
 8008908:	d009      	beq.n	800891e <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800890a:	4b16      	ldr	r3, [pc, #88]	; (8008964 <HAL_RCC_ClockConfig+0x2e8>)
 800890c:	685b      	ldr	r3, [r3, #4]
 800890e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	691b      	ldr	r3, [r3, #16]
 8008916:	00db      	lsls	r3, r3, #3
 8008918:	4912      	ldr	r1, [pc, #72]	; (8008964 <HAL_RCC_ClockConfig+0x2e8>)
 800891a:	4313      	orrs	r3, r2
 800891c:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800891e:	f000 f829 	bl	8008974 <HAL_RCC_GetSysClockFreq>
 8008922:	4601      	mov	r1, r0
 8008924:	4b0f      	ldr	r3, [pc, #60]	; (8008964 <HAL_RCC_ClockConfig+0x2e8>)
 8008926:	685b      	ldr	r3, [r3, #4]
 8008928:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800892c:	22f0      	movs	r2, #240	; 0xf0
 800892e:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008930:	693a      	ldr	r2, [r7, #16]
 8008932:	fa92 f2a2 	rbit	r2, r2
 8008936:	60fa      	str	r2, [r7, #12]
  return result;
 8008938:	68fa      	ldr	r2, [r7, #12]
 800893a:	fab2 f282 	clz	r2, r2
 800893e:	b2d2      	uxtb	r2, r2
 8008940:	40d3      	lsrs	r3, r2
 8008942:	4a09      	ldr	r2, [pc, #36]	; (8008968 <HAL_RCC_ClockConfig+0x2ec>)
 8008944:	5cd3      	ldrb	r3, [r2, r3]
 8008946:	fa21 f303 	lsr.w	r3, r1, r3
 800894a:	4a08      	ldr	r2, [pc, #32]	; (800896c <HAL_RCC_ClockConfig+0x2f0>)
 800894c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800894e:	4b08      	ldr	r3, [pc, #32]	; (8008970 <HAL_RCC_ClockConfig+0x2f4>)
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	4618      	mov	r0, r3
 8008954:	f7fe fa94 	bl	8006e80 <HAL_InitTick>
  
  return HAL_OK;
 8008958:	2300      	movs	r3, #0
}
 800895a:	4618      	mov	r0, r3
 800895c:	3778      	adds	r7, #120	; 0x78
 800895e:	46bd      	mov	sp, r7
 8008960:	bd80      	pop	{r7, pc}
 8008962:	bf00      	nop
 8008964:	40021000 	.word	0x40021000
 8008968:	0800bd64 	.word	0x0800bd64
 800896c:	20000000 	.word	0x20000000
 8008970:	20000004 	.word	0x20000004

08008974 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008974:	b480      	push	{r7}
 8008976:	b08b      	sub	sp, #44	; 0x2c
 8008978:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800897a:	2300      	movs	r3, #0
 800897c:	61fb      	str	r3, [r7, #28]
 800897e:	2300      	movs	r3, #0
 8008980:	61bb      	str	r3, [r7, #24]
 8008982:	2300      	movs	r3, #0
 8008984:	627b      	str	r3, [r7, #36]	; 0x24
 8008986:	2300      	movs	r3, #0
 8008988:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800898a:	2300      	movs	r3, #0
 800898c:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 800898e:	4b2a      	ldr	r3, [pc, #168]	; (8008a38 <HAL_RCC_GetSysClockFreq+0xc4>)
 8008990:	685b      	ldr	r3, [r3, #4]
 8008992:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8008994:	69fb      	ldr	r3, [r7, #28]
 8008996:	f003 030c 	and.w	r3, r3, #12
 800899a:	2b04      	cmp	r3, #4
 800899c:	d002      	beq.n	80089a4 <HAL_RCC_GetSysClockFreq+0x30>
 800899e:	2b08      	cmp	r3, #8
 80089a0:	d003      	beq.n	80089aa <HAL_RCC_GetSysClockFreq+0x36>
 80089a2:	e03f      	b.n	8008a24 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80089a4:	4b25      	ldr	r3, [pc, #148]	; (8008a3c <HAL_RCC_GetSysClockFreq+0xc8>)
 80089a6:	623b      	str	r3, [r7, #32]
      break;
 80089a8:	e03f      	b.n	8008a2a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80089aa:	69fb      	ldr	r3, [r7, #28]
 80089ac:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80089b0:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 80089b4:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80089b6:	68ba      	ldr	r2, [r7, #8]
 80089b8:	fa92 f2a2 	rbit	r2, r2
 80089bc:	607a      	str	r2, [r7, #4]
  return result;
 80089be:	687a      	ldr	r2, [r7, #4]
 80089c0:	fab2 f282 	clz	r2, r2
 80089c4:	b2d2      	uxtb	r2, r2
 80089c6:	40d3      	lsrs	r3, r2
 80089c8:	4a1d      	ldr	r2, [pc, #116]	; (8008a40 <HAL_RCC_GetSysClockFreq+0xcc>)
 80089ca:	5cd3      	ldrb	r3, [r2, r3]
 80089cc:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 80089ce:	4b1a      	ldr	r3, [pc, #104]	; (8008a38 <HAL_RCC_GetSysClockFreq+0xc4>)
 80089d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80089d2:	f003 030f 	and.w	r3, r3, #15
 80089d6:	220f      	movs	r2, #15
 80089d8:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80089da:	693a      	ldr	r2, [r7, #16]
 80089dc:	fa92 f2a2 	rbit	r2, r2
 80089e0:	60fa      	str	r2, [r7, #12]
  return result;
 80089e2:	68fa      	ldr	r2, [r7, #12]
 80089e4:	fab2 f282 	clz	r2, r2
 80089e8:	b2d2      	uxtb	r2, r2
 80089ea:	40d3      	lsrs	r3, r2
 80089ec:	4a15      	ldr	r2, [pc, #84]	; (8008a44 <HAL_RCC_GetSysClockFreq+0xd0>)
 80089ee:	5cd3      	ldrb	r3, [r2, r3]
 80089f0:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80089f2:	69fb      	ldr	r3, [r7, #28]
 80089f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d008      	beq.n	8008a0e <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80089fc:	4a0f      	ldr	r2, [pc, #60]	; (8008a3c <HAL_RCC_GetSysClockFreq+0xc8>)
 80089fe:	69bb      	ldr	r3, [r7, #24]
 8008a00:	fbb2 f2f3 	udiv	r2, r2, r3
 8008a04:	697b      	ldr	r3, [r7, #20]
 8008a06:	fb02 f303 	mul.w	r3, r2, r3
 8008a0a:	627b      	str	r3, [r7, #36]	; 0x24
 8008a0c:	e007      	b.n	8008a1e <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8008a0e:	4a0b      	ldr	r2, [pc, #44]	; (8008a3c <HAL_RCC_GetSysClockFreq+0xc8>)
 8008a10:	69bb      	ldr	r3, [r7, #24]
 8008a12:	fbb2 f2f3 	udiv	r2, r2, r3
 8008a16:	697b      	ldr	r3, [r7, #20]
 8008a18:	fb02 f303 	mul.w	r3, r2, r3
 8008a1c:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8008a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a20:	623b      	str	r3, [r7, #32]
      break;
 8008a22:	e002      	b.n	8008a2a <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8008a24:	4b05      	ldr	r3, [pc, #20]	; (8008a3c <HAL_RCC_GetSysClockFreq+0xc8>)
 8008a26:	623b      	str	r3, [r7, #32]
      break;
 8008a28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008a2a:	6a3b      	ldr	r3, [r7, #32]
}
 8008a2c:	4618      	mov	r0, r3
 8008a2e:	372c      	adds	r7, #44	; 0x2c
 8008a30:	46bd      	mov	sp, r7
 8008a32:	bc80      	pop	{r7}
 8008a34:	4770      	bx	lr
 8008a36:	bf00      	nop
 8008a38:	40021000 	.word	0x40021000
 8008a3c:	007a1200 	.word	0x007a1200
 8008a40:	0800bd7c 	.word	0x0800bd7c
 8008a44:	0800bd8c 	.word	0x0800bd8c

08008a48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008a4c:	4b02      	ldr	r3, [pc, #8]	; (8008a58 <HAL_RCC_GetHCLKFreq+0x10>)
 8008a4e:	681b      	ldr	r3, [r3, #0]
}
 8008a50:	4618      	mov	r0, r3
 8008a52:	46bd      	mov	sp, r7
 8008a54:	bc80      	pop	{r7}
 8008a56:	4770      	bx	lr
 8008a58:	20000000 	.word	0x20000000

08008a5c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008a5c:	b580      	push	{r7, lr}
 8008a5e:	b082      	sub	sp, #8
 8008a60:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8008a62:	f7ff fff1 	bl	8008a48 <HAL_RCC_GetHCLKFreq>
 8008a66:	4601      	mov	r1, r0
 8008a68:	4b0b      	ldr	r3, [pc, #44]	; (8008a98 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8008a6a:	685b      	ldr	r3, [r3, #4]
 8008a6c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8008a70:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8008a74:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a76:	687a      	ldr	r2, [r7, #4]
 8008a78:	fa92 f2a2 	rbit	r2, r2
 8008a7c:	603a      	str	r2, [r7, #0]
  return result;
 8008a7e:	683a      	ldr	r2, [r7, #0]
 8008a80:	fab2 f282 	clz	r2, r2
 8008a84:	b2d2      	uxtb	r2, r2
 8008a86:	40d3      	lsrs	r3, r2
 8008a88:	4a04      	ldr	r2, [pc, #16]	; (8008a9c <HAL_RCC_GetPCLK1Freq+0x40>)
 8008a8a:	5cd3      	ldrb	r3, [r2, r3]
 8008a8c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8008a90:	4618      	mov	r0, r3
 8008a92:	3708      	adds	r7, #8
 8008a94:	46bd      	mov	sp, r7
 8008a96:	bd80      	pop	{r7, pc}
 8008a98:	40021000 	.word	0x40021000
 8008a9c:	0800bd74 	.word	0x0800bd74

08008aa0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b082      	sub	sp, #8
 8008aa4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8008aa6:	f7ff ffcf 	bl	8008a48 <HAL_RCC_GetHCLKFreq>
 8008aaa:	4601      	mov	r1, r0
 8008aac:	4b0b      	ldr	r3, [pc, #44]	; (8008adc <HAL_RCC_GetPCLK2Freq+0x3c>)
 8008aae:	685b      	ldr	r3, [r3, #4]
 8008ab0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8008ab4:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8008ab8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008aba:	687a      	ldr	r2, [r7, #4]
 8008abc:	fa92 f2a2 	rbit	r2, r2
 8008ac0:	603a      	str	r2, [r7, #0]
  return result;
 8008ac2:	683a      	ldr	r2, [r7, #0]
 8008ac4:	fab2 f282 	clz	r2, r2
 8008ac8:	b2d2      	uxtb	r2, r2
 8008aca:	40d3      	lsrs	r3, r2
 8008acc:	4a04      	ldr	r2, [pc, #16]	; (8008ae0 <HAL_RCC_GetPCLK2Freq+0x40>)
 8008ace:	5cd3      	ldrb	r3, [r2, r3]
 8008ad0:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	3708      	adds	r7, #8
 8008ad8:	46bd      	mov	sp, r7
 8008ada:	bd80      	pop	{r7, pc}
 8008adc:	40021000 	.word	0x40021000
 8008ae0:	0800bd74 	.word	0x0800bd74

08008ae4 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008ae4:	b580      	push	{r7, lr}
 8008ae6:	b092      	sub	sp, #72	; 0x48
 8008ae8:	af00      	add	r7, sp, #0
 8008aea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008aec:	2300      	movs	r3, #0
 8008aee:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8008af0:	2300      	movs	r3, #0
 8008af2:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8008af4:	2300      	movs	r3, #0
 8008af6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	681b      	ldr	r3, [r3, #0]
 8008afe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	f000 80d4 	beq.w	8008cb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008b08:	4b4e      	ldr	r3, [pc, #312]	; (8008c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008b0a:	69db      	ldr	r3, [r3, #28]
 8008b0c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d10e      	bne.n	8008b32 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008b14:	4b4b      	ldr	r3, [pc, #300]	; (8008c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008b16:	69db      	ldr	r3, [r3, #28]
 8008b18:	4a4a      	ldr	r2, [pc, #296]	; (8008c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008b1a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008b1e:	61d3      	str	r3, [r2, #28]
 8008b20:	4b48      	ldr	r3, [pc, #288]	; (8008c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008b22:	69db      	ldr	r3, [r3, #28]
 8008b24:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b28:	60bb      	str	r3, [r7, #8]
 8008b2a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008b2c:	2301      	movs	r3, #1
 8008b2e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b32:	4b45      	ldr	r3, [pc, #276]	; (8008c48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d118      	bne.n	8008b70 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008b3e:	4b42      	ldr	r3, [pc, #264]	; (8008c48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	4a41      	ldr	r2, [pc, #260]	; (8008c48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008b44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008b48:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008b4a:	f7fe f9e1 	bl	8006f10 <HAL_GetTick>
 8008b4e:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b50:	e008      	b.n	8008b64 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008b52:	f7fe f9dd 	bl	8006f10 <HAL_GetTick>
 8008b56:	4602      	mov	r2, r0
 8008b58:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008b5a:	1ad3      	subs	r3, r2, r3
 8008b5c:	2b64      	cmp	r3, #100	; 0x64
 8008b5e:	d901      	bls.n	8008b64 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8008b60:	2303      	movs	r3, #3
 8008b62:	e1d6      	b.n	8008f12 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008b64:	4b38      	ldr	r3, [pc, #224]	; (8008c48 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d0f0      	beq.n	8008b52 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008b70:	4b34      	ldr	r3, [pc, #208]	; (8008c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008b72:	6a1b      	ldr	r3, [r3, #32]
 8008b74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b78:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008b7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	f000 8084 	beq.w	8008c8a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	685b      	ldr	r3, [r3, #4]
 8008b86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008b8a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008b8c:	429a      	cmp	r2, r3
 8008b8e:	d07c      	beq.n	8008c8a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008b90:	4b2c      	ldr	r3, [pc, #176]	; (8008c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008b92:	6a1b      	ldr	r3, [r3, #32]
 8008b94:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008b98:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008b9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008b9e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ba0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008ba2:	fa93 f3a3 	rbit	r3, r3
 8008ba6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8008ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008baa:	fab3 f383 	clz	r3, r3
 8008bae:	b2db      	uxtb	r3, r3
 8008bb0:	461a      	mov	r2, r3
 8008bb2:	4b26      	ldr	r3, [pc, #152]	; (8008c4c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008bb4:	4413      	add	r3, r2
 8008bb6:	009b      	lsls	r3, r3, #2
 8008bb8:	461a      	mov	r2, r3
 8008bba:	2301      	movs	r3, #1
 8008bbc:	6013      	str	r3, [r2, #0]
 8008bbe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8008bc2:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008bc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008bc6:	fa93 f3a3 	rbit	r3, r3
 8008bca:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8008bcc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008bce:	fab3 f383 	clz	r3, r3
 8008bd2:	b2db      	uxtb	r3, r3
 8008bd4:	461a      	mov	r2, r3
 8008bd6:	4b1d      	ldr	r3, [pc, #116]	; (8008c4c <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8008bd8:	4413      	add	r3, r2
 8008bda:	009b      	lsls	r3, r3, #2
 8008bdc:	461a      	mov	r2, r3
 8008bde:	2300      	movs	r3, #0
 8008be0:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8008be2:	4a18      	ldr	r2, [pc, #96]	; (8008c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008be4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008be6:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8008be8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008bea:	f003 0301 	and.w	r3, r3, #1
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d04b      	beq.n	8008c8a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008bf2:	f7fe f98d 	bl	8006f10 <HAL_GetTick>
 8008bf6:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008bf8:	e00a      	b.n	8008c10 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008bfa:	f7fe f989 	bl	8006f10 <HAL_GetTick>
 8008bfe:	4602      	mov	r2, r0
 8008c00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008c02:	1ad3      	subs	r3, r2, r3
 8008c04:	f241 3288 	movw	r2, #5000	; 0x1388
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	d901      	bls.n	8008c10 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8008c0c:	2303      	movs	r3, #3
 8008c0e:	e180      	b.n	8008f12 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8008c10:	2302      	movs	r3, #2
 8008c12:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c16:	fa93 f3a3 	rbit	r3, r3
 8008c1a:	627b      	str	r3, [r7, #36]	; 0x24
 8008c1c:	2302      	movs	r3, #2
 8008c1e:	623b      	str	r3, [r7, #32]
 8008c20:	6a3b      	ldr	r3, [r7, #32]
 8008c22:	fa93 f3a3 	rbit	r3, r3
 8008c26:	61fb      	str	r3, [r7, #28]
  return result;
 8008c28:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008c2a:	fab3 f383 	clz	r3, r3
 8008c2e:	b2db      	uxtb	r3, r3
 8008c30:	095b      	lsrs	r3, r3, #5
 8008c32:	b2db      	uxtb	r3, r3
 8008c34:	f043 0302 	orr.w	r3, r3, #2
 8008c38:	b2db      	uxtb	r3, r3
 8008c3a:	2b02      	cmp	r3, #2
 8008c3c:	d108      	bne.n	8008c50 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8008c3e:	4b01      	ldr	r3, [pc, #4]	; (8008c44 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8008c40:	6a1b      	ldr	r3, [r3, #32]
 8008c42:	e00d      	b.n	8008c60 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8008c44:	40021000 	.word	0x40021000
 8008c48:	40007000 	.word	0x40007000
 8008c4c:	10908100 	.word	0x10908100
 8008c50:	2302      	movs	r3, #2
 8008c52:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008c54:	69bb      	ldr	r3, [r7, #24]
 8008c56:	fa93 f3a3 	rbit	r3, r3
 8008c5a:	617b      	str	r3, [r7, #20]
 8008c5c:	4b9a      	ldr	r3, [pc, #616]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c60:	2202      	movs	r2, #2
 8008c62:	613a      	str	r2, [r7, #16]
 8008c64:	693a      	ldr	r2, [r7, #16]
 8008c66:	fa92 f2a2 	rbit	r2, r2
 8008c6a:	60fa      	str	r2, [r7, #12]
  return result;
 8008c6c:	68fa      	ldr	r2, [r7, #12]
 8008c6e:	fab2 f282 	clz	r2, r2
 8008c72:	b2d2      	uxtb	r2, r2
 8008c74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008c78:	b2d2      	uxtb	r2, r2
 8008c7a:	f002 021f 	and.w	r2, r2, #31
 8008c7e:	2101      	movs	r1, #1
 8008c80:	fa01 f202 	lsl.w	r2, r1, r2
 8008c84:	4013      	ands	r3, r2
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d0b7      	beq.n	8008bfa <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8008c8a:	4b8f      	ldr	r3, [pc, #572]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008c8c:	6a1b      	ldr	r3, [r3, #32]
 8008c8e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	685b      	ldr	r3, [r3, #4]
 8008c96:	498c      	ldr	r1, [pc, #560]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008c98:	4313      	orrs	r3, r2
 8008c9a:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8008c9c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8008ca0:	2b01      	cmp	r3, #1
 8008ca2:	d105      	bne.n	8008cb0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008ca4:	4b88      	ldr	r3, [pc, #544]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008ca6:	69db      	ldr	r3, [r3, #28]
 8008ca8:	4a87      	ldr	r2, [pc, #540]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008caa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008cae:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	f003 0301 	and.w	r3, r3, #1
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d008      	beq.n	8008cce <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008cbc:	4b82      	ldr	r3, [pc, #520]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008cbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cc0:	f023 0203 	bic.w	r2, r3, #3
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	689b      	ldr	r3, [r3, #8]
 8008cc8:	497f      	ldr	r1, [pc, #508]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008cca:	4313      	orrs	r3, r2
 8008ccc:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	681b      	ldr	r3, [r3, #0]
 8008cd2:	f003 0302 	and.w	r3, r3, #2
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d008      	beq.n	8008cec <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008cda:	4b7b      	ldr	r3, [pc, #492]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cde:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	68db      	ldr	r3, [r3, #12]
 8008ce6:	4978      	ldr	r1, [pc, #480]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008ce8:	4313      	orrs	r3, r2
 8008cea:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	f003 0304 	and.w	r3, r3, #4
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d008      	beq.n	8008d0a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008cf8:	4b73      	ldr	r3, [pc, #460]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008cfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cfc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	691b      	ldr	r3, [r3, #16]
 8008d04:	4970      	ldr	r1, [pc, #448]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008d06:	4313      	orrs	r3, r2
 8008d08:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	f003 0320 	and.w	r3, r3, #32
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d008      	beq.n	8008d28 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008d16:	4b6c      	ldr	r3, [pc, #432]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d1a:	f023 0210 	bic.w	r2, r3, #16
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	69db      	ldr	r3, [r3, #28]
 8008d22:	4969      	ldr	r1, [pc, #420]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008d24:	4313      	orrs	r3, r2
 8008d26:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d008      	beq.n	8008d46 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8008d34:	4b64      	ldr	r3, [pc, #400]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008d36:	685b      	ldr	r3, [r3, #4]
 8008d38:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008d40:	4961      	ldr	r1, [pc, #388]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008d42:	4313      	orrs	r3, r2
 8008d44:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d008      	beq.n	8008d64 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008d52:	4b5d      	ldr	r3, [pc, #372]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d56:	f023 0220 	bic.w	r2, r3, #32
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6a1b      	ldr	r3, [r3, #32]
 8008d5e:	495a      	ldr	r1, [pc, #360]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008d60:	4313      	orrs	r3, r2
 8008d62:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d008      	beq.n	8008d82 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008d70:	4b55      	ldr	r3, [pc, #340]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008d72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d74:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d7c:	4952      	ldr	r1, [pc, #328]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	f003 0308 	and.w	r3, r3, #8
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d008      	beq.n	8008da0 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008d8e:	4b4e      	ldr	r3, [pc, #312]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d92:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	695b      	ldr	r3, [r3, #20]
 8008d9a:	494b      	ldr	r1, [pc, #300]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008d9c:	4313      	orrs	r3, r2
 8008d9e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	f003 0310 	and.w	r3, r3, #16
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	d008      	beq.n	8008dbe <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008dac:	4b46      	ldr	r3, [pc, #280]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008db0:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	699b      	ldr	r3, [r3, #24]
 8008db8:	4943      	ldr	r1, [pc, #268]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008dba:	4313      	orrs	r3, r2
 8008dbc:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d008      	beq.n	8008ddc <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008dca:	4b3f      	ldr	r3, [pc, #252]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008dcc:	685b      	ldr	r3, [r3, #4]
 8008dce:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dd6:	493c      	ldr	r1, [pc, #240]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008dd8:	4313      	orrs	r3, r2
 8008dda:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008de4:	2b00      	cmp	r3, #0
 8008de6:	d008      	beq.n	8008dfa <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8008de8:	4b37      	ldr	r3, [pc, #220]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008dea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008dec:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008df4:	4934      	ldr	r1, [pc, #208]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008df6:	4313      	orrs	r3, r2
 8008df8:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d008      	beq.n	8008e18 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8008e06:	4b30      	ldr	r3, [pc, #192]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008e08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e0a:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e12:	492d      	ldr	r1, [pc, #180]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008e14:	4313      	orrs	r3, r2
 8008e16:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d008      	beq.n	8008e36 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8008e24:	4b28      	ldr	r3, [pc, #160]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e28:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e30:	4925      	ldr	r1, [pc, #148]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008e32:	4313      	orrs	r3, r2
 8008e34:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d008      	beq.n	8008e54 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8008e42:	4b21      	ldr	r3, [pc, #132]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008e44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e46:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e4e:	491e      	ldr	r1, [pc, #120]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008e50:	4313      	orrs	r3, r2
 8008e52:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	681b      	ldr	r3, [r3, #0]
 8008e58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d008      	beq.n	8008e72 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8008e60:	4b19      	ldr	r3, [pc, #100]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e64:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008e6c:	4916      	ldr	r1, [pc, #88]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008e6e:	4313      	orrs	r3, r2
 8008e70:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d008      	beq.n	8008e90 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8008e7e:	4b12      	ldr	r3, [pc, #72]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008e80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e82:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008e8a:	490f      	ldr	r1, [pc, #60]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008e8c:	4313      	orrs	r3, r2
 8008e8e:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d008      	beq.n	8008eae <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8008e9c:	4b0a      	ldr	r3, [pc, #40]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ea0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008ea8:	4907      	ldr	r1, [pc, #28]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008eaa:	4313      	orrs	r3, r2
 8008eac:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d00c      	beq.n	8008ed4 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8008eba:	4b03      	ldr	r3, [pc, #12]	; (8008ec8 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8008ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ebe:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	e002      	b.n	8008ecc <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 8008ec6:	bf00      	nop
 8008ec8:	40021000 	.word	0x40021000
 8008ecc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008ece:	4913      	ldr	r1, [pc, #76]	; (8008f1c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008ed0:	4313      	orrs	r3, r2
 8008ed2:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d008      	beq.n	8008ef2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8008ee0:	4b0e      	ldr	r3, [pc, #56]	; (8008f1c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008ee4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008eec:	490b      	ldr	r1, [pc, #44]	; (8008f1c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008eee:	4313      	orrs	r3, r2
 8008ef0:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d008      	beq.n	8008f10 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8008efe:	4b07      	ldr	r3, [pc, #28]	; (8008f1c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f02:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008f0a:	4904      	ldr	r1, [pc, #16]	; (8008f1c <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8008f0c:	4313      	orrs	r3, r2
 8008f0e:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8008f10:	2300      	movs	r3, #0
}
 8008f12:	4618      	mov	r0, r3
 8008f14:	3748      	adds	r7, #72	; 0x48
 8008f16:	46bd      	mov	sp, r7
 8008f18:	bd80      	pop	{r7, pc}
 8008f1a:	bf00      	nop
 8008f1c:	40021000 	.word	0x40021000

08008f20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8008f20:	b480      	push	{r7}
 8008f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8008f24:	e7fe      	b.n	8008f24 <NMI_Handler+0x4>

08008f26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8008f26:	b480      	push	{r7}
 8008f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8008f2a:	e7fe      	b.n	8008f2a <HardFault_Handler+0x4>

08008f2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8008f2c:	b480      	push	{r7}
 8008f2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8008f30:	e7fe      	b.n	8008f30 <MemManage_Handler+0x4>

08008f32 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8008f32:	b480      	push	{r7}
 8008f34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8008f36:	e7fe      	b.n	8008f36 <BusFault_Handler+0x4>

08008f38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8008f38:	b480      	push	{r7}
 8008f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8008f3c:	e7fe      	b.n	8008f3c <UsageFault_Handler+0x4>

08008f3e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8008f3e:	b480      	push	{r7}
 8008f40:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8008f42:	bf00      	nop
 8008f44:	46bd      	mov	sp, r7
 8008f46:	bc80      	pop	{r7}
 8008f48:	4770      	bx	lr

08008f4a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8008f4a:	b480      	push	{r7}
 8008f4c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8008f4e:	bf00      	nop
 8008f50:	46bd      	mov	sp, r7
 8008f52:	bc80      	pop	{r7}
 8008f54:	4770      	bx	lr
	...

08008f58 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8008f5c:	4802      	ldr	r0, [pc, #8]	; (8008f68 <DMA1_Channel1_IRQHandler+0x10>)
 8008f5e:	f7fa f9eb 	bl	8003338 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8008f62:	bf00      	nop
 8008f64:	bd80      	pop	{r7, pc}
 8008f66:	bf00      	nop
 8008f68:	20000210 	.word	0x20000210

08008f6c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8008f6c:	b580      	push	{r7, lr}
 8008f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8008f70:	4802      	ldr	r0, [pc, #8]	; (8008f7c <DMA1_Channel6_IRQHandler+0x10>)
 8008f72:	f7fa f9e1 	bl	8003338 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8008f76:	bf00      	nop
 8008f78:	bd80      	pop	{r7, pc}
 8008f7a:	bf00      	nop
 8008f7c:	20000314 	.word	0x20000314

08008f80 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8008f80:	b580      	push	{r7, lr}
 8008f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8008f84:	4802      	ldr	r0, [pc, #8]	; (8008f90 <DMA1_Channel7_IRQHandler+0x10>)
 8008f86:	f7fa f9d7 	bl	8003338 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8008f8a:	bf00      	nop
 8008f8c:	bd80      	pop	{r7, pc}
 8008f8e:	bf00      	nop
 8008f90:	200002d0 	.word	0x200002d0

08008f94 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8008f94:	b580      	push	{r7, lr}
 8008f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8008f98:	4802      	ldr	r0, [pc, #8]	; (8008fa4 <TIM3_IRQHandler+0x10>)
 8008f9a:	f7fa fecd 	bl	8003d38 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8008f9e:	bf00      	nop
 8008fa0:	bd80      	pop	{r7, pc}
 8008fa2:	bf00      	nop
 8008fa4:	20000140 	.word	0x20000140

08008fa8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8008fac:	4802      	ldr	r0, [pc, #8]	; (8008fb8 <I2C1_EV_IRQHandler+0x10>)
 8008fae:	f7fc fb95 	bl	80056dc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8008fb2:	bf00      	nop
 8008fb4:	bd80      	pop	{r7, pc}
 8008fb6:	bf00      	nop
 8008fb8:	20000254 	.word	0x20000254

08008fbc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8008fbc:	b580      	push	{r7, lr}
 8008fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8008fc0:	4802      	ldr	r0, [pc, #8]	; (8008fcc <USART1_IRQHandler+0x10>)
 8008fc2:	f000 fb79 	bl	80096b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8008fc6:	bf00      	nop
 8008fc8:	bd80      	pop	{r7, pc}
 8008fca:	bf00      	nop
 8008fcc:	200003e4 	.word	0x200003e4

08008fd0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8008fd0:	b580      	push	{r7, lr}
 8008fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8008fd4:	4802      	ldr	r0, [pc, #8]	; (8008fe0 <USART2_IRQHandler+0x10>)
 8008fd6:	f000 fb6f 	bl	80096b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8008fda:	bf00      	nop
 8008fdc:	bd80      	pop	{r7, pc}
 8008fde:	bf00      	nop
 8008fe0:	20000468 	.word	0x20000468

08008fe4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BUTTON_Pin);
 8008fe8:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8008fec:	f7fa f870 	bl	80030d0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8008ff0:	bf00      	nop
 8008ff2:	bd80      	pop	{r7, pc}

08008ff4 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8008ff4:	b580      	push	{r7, lr}
 8008ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8008ff8:	4802      	ldr	r0, [pc, #8]	; (8009004 <SPI3_IRQHandler+0x10>)
 8008ffa:	f000 f91d 	bl	8009238 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8008ffe:	bf00      	nop
 8009000:	bd80      	pop	{r7, pc}
 8009002:	bf00      	nop
 8009004:	20000358 	.word	0x20000358

08009008 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8009008:	b580      	push	{r7, lr}
 800900a:	b086      	sub	sp, #24
 800900c:	af00      	add	r7, sp, #0
 800900e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8009010:	4a14      	ldr	r2, [pc, #80]	; (8009064 <_sbrk+0x5c>)
 8009012:	4b15      	ldr	r3, [pc, #84]	; (8009068 <_sbrk+0x60>)
 8009014:	1ad3      	subs	r3, r2, r3
 8009016:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8009018:	697b      	ldr	r3, [r7, #20]
 800901a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800901c:	4b13      	ldr	r3, [pc, #76]	; (800906c <_sbrk+0x64>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	2b00      	cmp	r3, #0
 8009022:	d102      	bne.n	800902a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8009024:	4b11      	ldr	r3, [pc, #68]	; (800906c <_sbrk+0x64>)
 8009026:	4a12      	ldr	r2, [pc, #72]	; (8009070 <_sbrk+0x68>)
 8009028:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800902a:	4b10      	ldr	r3, [pc, #64]	; (800906c <_sbrk+0x64>)
 800902c:	681a      	ldr	r2, [r3, #0]
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	4413      	add	r3, r2
 8009032:	693a      	ldr	r2, [r7, #16]
 8009034:	429a      	cmp	r2, r3
 8009036:	d207      	bcs.n	8009048 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8009038:	f002 f9dc 	bl	800b3f4 <__errno>
 800903c:	4603      	mov	r3, r0
 800903e:	220c      	movs	r2, #12
 8009040:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8009042:	f04f 33ff 	mov.w	r3, #4294967295
 8009046:	e009      	b.n	800905c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8009048:	4b08      	ldr	r3, [pc, #32]	; (800906c <_sbrk+0x64>)
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800904e:	4b07      	ldr	r3, [pc, #28]	; (800906c <_sbrk+0x64>)
 8009050:	681a      	ldr	r2, [r3, #0]
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	4413      	add	r3, r2
 8009056:	4a05      	ldr	r2, [pc, #20]	; (800906c <_sbrk+0x64>)
 8009058:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800905a:	68fb      	ldr	r3, [r7, #12]
}
 800905c:	4618      	mov	r0, r3
 800905e:	3718      	adds	r7, #24
 8009060:	46bd      	mov	sp, r7
 8009062:	bd80      	pop	{r7, pc}
 8009064:	20010000 	.word	0x20010000
 8009068:	00000400 	.word	0x00000400
 800906c:	200001b8 	.word	0x200001b8
 8009070:	200015f0 	.word	0x200015f0

08009074 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b084      	sub	sp, #16
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	2b00      	cmp	r3, #0
 8009080:	d101      	bne.n	8009086 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009082:	2301      	movs	r3, #1
 8009084:	e0c1      	b.n	800920a <HAL_SPI_Init+0x196>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800908a:	2b00      	cmp	r3, #0
 800908c:	d108      	bne.n	80090a0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	685b      	ldr	r3, [r3, #4]
 8009092:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009096:	d009      	beq.n	80090ac <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	2200      	movs	r2, #0
 800909c:	61da      	str	r2, [r3, #28]
 800909e:	e005      	b.n	80090ac <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2200      	movs	r2, #0
 80090a4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2200      	movs	r2, #0
 80090aa:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2200      	movs	r2, #0
 80090b0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80090b8:	b2db      	uxtb	r3, r3
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d12a      	bne.n	8009114 <HAL_SPI_Init+0xa0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	2200      	movs	r2, #0
 80090c2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    /* Init the SPI Callback settings */
    hspi->TxCpltCallback       = HAL_SPI_TxCpltCallback;       /* Legacy weak TxCpltCallback       */
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	4a52      	ldr	r2, [pc, #328]	; (8009214 <HAL_SPI_Init+0x1a0>)
 80090ca:	665a      	str	r2, [r3, #100]	; 0x64
    hspi->RxCpltCallback       = HAL_SPI_RxCpltCallback;       /* Legacy weak RxCpltCallback       */
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	4a52      	ldr	r2, [pc, #328]	; (8009218 <HAL_SPI_Init+0x1a4>)
 80090d0:	669a      	str	r2, [r3, #104]	; 0x68
    hspi->TxRxCpltCallback     = HAL_SPI_TxRxCpltCallback;     /* Legacy weak TxRxCpltCallback     */
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	4a51      	ldr	r2, [pc, #324]	; (800921c <HAL_SPI_Init+0x1a8>)
 80090d6:	66da      	str	r2, [r3, #108]	; 0x6c
    hspi->TxHalfCpltCallback   = HAL_SPI_TxHalfCpltCallback;   /* Legacy weak TxHalfCpltCallback   */
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	4a51      	ldr	r2, [pc, #324]	; (8009220 <HAL_SPI_Init+0x1ac>)
 80090dc:	671a      	str	r2, [r3, #112]	; 0x70
    hspi->RxHalfCpltCallback   = HAL_SPI_RxHalfCpltCallback;   /* Legacy weak RxHalfCpltCallback   */
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	4a50      	ldr	r2, [pc, #320]	; (8009224 <HAL_SPI_Init+0x1b0>)
 80090e2:	675a      	str	r2, [r3, #116]	; 0x74
    hspi->TxRxHalfCpltCallback = HAL_SPI_TxRxHalfCpltCallback; /* Legacy weak TxRxHalfCpltCallback */
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	4a50      	ldr	r2, [pc, #320]	; (8009228 <HAL_SPI_Init+0x1b4>)
 80090e8:	679a      	str	r2, [r3, #120]	; 0x78
    hspi->ErrorCallback        = HAL_SPI_ErrorCallback;        /* Legacy weak ErrorCallback        */
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	4a4f      	ldr	r2, [pc, #316]	; (800922c <HAL_SPI_Init+0x1b8>)
 80090ee:	67da      	str	r2, [r3, #124]	; 0x7c
    hspi->AbortCpltCallback    = HAL_SPI_AbortCpltCallback;    /* Legacy weak AbortCpltCallback    */
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	4a4f      	ldr	r2, [pc, #316]	; (8009230 <HAL_SPI_Init+0x1bc>)
 80090f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    if (hspi->MspInitCallback == NULL)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d103      	bne.n	800910a <HAL_SPI_Init+0x96>
    {
      hspi->MspInitCallback = HAL_SPI_MspInit; /* Legacy weak MspInit  */
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	4a4b      	ldr	r2, [pc, #300]	; (8009234 <HAL_SPI_Init+0x1c0>)
 8009106:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009110:	6878      	ldr	r0, [r7, #4]
 8009112:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2202      	movs	r2, #2
 8009118:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	681a      	ldr	r2, [r3, #0]
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800912a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	68db      	ldr	r3, [r3, #12]
 8009130:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009134:	d902      	bls.n	800913c <HAL_SPI_Init+0xc8>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009136:	2300      	movs	r3, #0
 8009138:	60fb      	str	r3, [r7, #12]
 800913a:	e002      	b.n	8009142 <HAL_SPI_Init+0xce>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800913c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009140:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	68db      	ldr	r3, [r3, #12]
 8009146:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800914a:	d007      	beq.n	800915c <HAL_SPI_Init+0xe8>
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	68db      	ldr	r3, [r3, #12]
 8009150:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009154:	d002      	beq.n	800915c <HAL_SPI_Init+0xe8>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	2200      	movs	r2, #0
 800915a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	685b      	ldr	r3, [r3, #4]
 8009160:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	689b      	ldr	r3, [r3, #8]
 8009168:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800916c:	431a      	orrs	r2, r3
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	691b      	ldr	r3, [r3, #16]
 8009172:	f003 0302 	and.w	r3, r3, #2
 8009176:	431a      	orrs	r2, r3
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	695b      	ldr	r3, [r3, #20]
 800917c:	f003 0301 	and.w	r3, r3, #1
 8009180:	431a      	orrs	r2, r3
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	699b      	ldr	r3, [r3, #24]
 8009186:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800918a:	431a      	orrs	r2, r3
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	69db      	ldr	r3, [r3, #28]
 8009190:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8009194:	431a      	orrs	r2, r3
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6a1b      	ldr	r3, [r3, #32]
 800919a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800919e:	ea42 0103 	orr.w	r1, r2, r3
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091a6:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	430a      	orrs	r2, r1
 80091b0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	699b      	ldr	r3, [r3, #24]
 80091b6:	0c1b      	lsrs	r3, r3, #16
 80091b8:	f003 0204 	and.w	r2, r3, #4
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091c0:	f003 0310 	and.w	r3, r3, #16
 80091c4:	431a      	orrs	r2, r3
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80091ca:	f003 0308 	and.w	r3, r3, #8
 80091ce:	431a      	orrs	r2, r3
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	68db      	ldr	r3, [r3, #12]
 80091d4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 80091d8:	ea42 0103 	orr.w	r1, r2, r3
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	430a      	orrs	r2, r1
 80091e8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	69da      	ldr	r2, [r3, #28]
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80091f8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	2200      	movs	r2, #0
 80091fe:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	2201      	movs	r2, #1
 8009204:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8009208:	2300      	movs	r3, #0
}
 800920a:	4618      	mov	r0, r3
 800920c:	3710      	adds	r7, #16
 800920e:	46bd      	mov	sp, r7
 8009210:	bd80      	pop	{r7, pc}
 8009212:	bf00      	nop
 8009214:	08009439 	.word	0x08009439
 8009218:	0800944b 	.word	0x0800944b
 800921c:	0800945d 	.word	0x0800945d
 8009220:	0800946f 	.word	0x0800946f
 8009224:	08009481 	.word	0x08009481
 8009228:	08009493 	.word	0x08009493
 800922c:	080094a5 	.word	0x080094a5
 8009230:	080094b7 	.word	0x080094b7
 8009234:	08007395 	.word	0x08007395

08009238 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8009238:	b580      	push	{r7, lr}
 800923a:	b088      	sub	sp, #32
 800923c:	af00      	add	r7, sp, #0
 800923e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	685b      	ldr	r3, [r3, #4]
 8009246:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	689b      	ldr	r3, [r3, #8]
 800924e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009250:	69bb      	ldr	r3, [r7, #24]
 8009252:	099b      	lsrs	r3, r3, #6
 8009254:	f003 0301 	and.w	r3, r3, #1
 8009258:	2b00      	cmp	r3, #0
 800925a:	d10f      	bne.n	800927c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800925c:	69bb      	ldr	r3, [r7, #24]
 800925e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8009262:	2b00      	cmp	r3, #0
 8009264:	d00a      	beq.n	800927c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8009266:	69fb      	ldr	r3, [r7, #28]
 8009268:	099b      	lsrs	r3, r3, #6
 800926a:	f003 0301 	and.w	r3, r3, #1
 800926e:	2b00      	cmp	r3, #0
 8009270:	d004      	beq.n	800927c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009276:	6878      	ldr	r0, [r7, #4]
 8009278:	4798      	blx	r3
    return;
 800927a:	e0d8      	b.n	800942e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800927c:	69bb      	ldr	r3, [r7, #24]
 800927e:	085b      	lsrs	r3, r3, #1
 8009280:	f003 0301 	and.w	r3, r3, #1
 8009284:	2b00      	cmp	r3, #0
 8009286:	d00a      	beq.n	800929e <HAL_SPI_IRQHandler+0x66>
 8009288:	69fb      	ldr	r3, [r7, #28]
 800928a:	09db      	lsrs	r3, r3, #7
 800928c:	f003 0301 	and.w	r3, r3, #1
 8009290:	2b00      	cmp	r3, #0
 8009292:	d004      	beq.n	800929e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009298:	6878      	ldr	r0, [r7, #4]
 800929a:	4798      	blx	r3
    return;
 800929c:	e0c7      	b.n	800942e <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800929e:	69bb      	ldr	r3, [r7, #24]
 80092a0:	095b      	lsrs	r3, r3, #5
 80092a2:	f003 0301 	and.w	r3, r3, #1
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d10c      	bne.n	80092c4 <HAL_SPI_IRQHandler+0x8c>
 80092aa:	69bb      	ldr	r3, [r7, #24]
 80092ac:	099b      	lsrs	r3, r3, #6
 80092ae:	f003 0301 	and.w	r3, r3, #1
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d106      	bne.n	80092c4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80092b6:	69bb      	ldr	r3, [r7, #24]
 80092b8:	0a1b      	lsrs	r3, r3, #8
 80092ba:	f003 0301 	and.w	r3, r3, #1
 80092be:	2b00      	cmp	r3, #0
 80092c0:	f000 80b5 	beq.w	800942e <HAL_SPI_IRQHandler+0x1f6>
 80092c4:	69fb      	ldr	r3, [r7, #28]
 80092c6:	095b      	lsrs	r3, r3, #5
 80092c8:	f003 0301 	and.w	r3, r3, #1
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	f000 80ae 	beq.w	800942e <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80092d2:	69bb      	ldr	r3, [r7, #24]
 80092d4:	099b      	lsrs	r3, r3, #6
 80092d6:	f003 0301 	and.w	r3, r3, #1
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d023      	beq.n	8009326 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80092e4:	b2db      	uxtb	r3, r3
 80092e6:	2b03      	cmp	r3, #3
 80092e8:	d011      	beq.n	800930e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80092ee:	f043 0204 	orr.w	r2, r3, #4
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80092f6:	2300      	movs	r3, #0
 80092f8:	617b      	str	r3, [r7, #20]
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	68db      	ldr	r3, [r3, #12]
 8009300:	617b      	str	r3, [r7, #20]
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	689b      	ldr	r3, [r3, #8]
 8009308:	617b      	str	r3, [r7, #20]
 800930a:	697b      	ldr	r3, [r7, #20]
 800930c:	e00b      	b.n	8009326 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800930e:	2300      	movs	r3, #0
 8009310:	613b      	str	r3, [r7, #16]
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	68db      	ldr	r3, [r3, #12]
 8009318:	613b      	str	r3, [r7, #16]
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	689b      	ldr	r3, [r3, #8]
 8009320:	613b      	str	r3, [r7, #16]
 8009322:	693b      	ldr	r3, [r7, #16]
        return;
 8009324:	e083      	b.n	800942e <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8009326:	69bb      	ldr	r3, [r7, #24]
 8009328:	095b      	lsrs	r3, r3, #5
 800932a:	f003 0301 	and.w	r3, r3, #1
 800932e:	2b00      	cmp	r3, #0
 8009330:	d014      	beq.n	800935c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009336:	f043 0201 	orr.w	r2, r3, #1
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800933e:	2300      	movs	r3, #0
 8009340:	60fb      	str	r3, [r7, #12]
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	689b      	ldr	r3, [r3, #8]
 8009348:	60fb      	str	r3, [r7, #12]
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	681a      	ldr	r2, [r3, #0]
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009358:	601a      	str	r2, [r3, #0]
 800935a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800935c:	69bb      	ldr	r3, [r7, #24]
 800935e:	0a1b      	lsrs	r3, r3, #8
 8009360:	f003 0301 	and.w	r3, r3, #1
 8009364:	2b00      	cmp	r3, #0
 8009366:	d00c      	beq.n	8009382 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800936c:	f043 0208 	orr.w	r2, r3, #8
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8009374:	2300      	movs	r3, #0
 8009376:	60bb      	str	r3, [r7, #8]
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	689b      	ldr	r3, [r3, #8]
 800937e:	60bb      	str	r3, [r7, #8]
 8009380:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009386:	2b00      	cmp	r3, #0
 8009388:	d050      	beq.n	800942c <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	681b      	ldr	r3, [r3, #0]
 800938e:	685a      	ldr	r2, [r3, #4]
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009398:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	2201      	movs	r2, #1
 800939e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80093a2:	69fb      	ldr	r3, [r7, #28]
 80093a4:	f003 0302 	and.w	r3, r3, #2
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d104      	bne.n	80093b6 <HAL_SPI_IRQHandler+0x17e>
 80093ac:	69fb      	ldr	r3, [r7, #28]
 80093ae:	f003 0301 	and.w	r3, r3, #1
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	d034      	beq.n	8009420 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	685a      	ldr	r2, [r3, #4]
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	f022 0203 	bic.w	r2, r2, #3
 80093c4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	d011      	beq.n	80093f2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093d2:	4a18      	ldr	r2, [pc, #96]	; (8009434 <HAL_SPI_IRQHandler+0x1fc>)
 80093d4:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093da:	4618      	mov	r0, r3
 80093dc:	f7f9 ff6e 	bl	80032bc <HAL_DMA_Abort_IT>
 80093e0:	4603      	mov	r3, r0
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d005      	beq.n	80093f2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093ea:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d017      	beq.n	800942a <HAL_SPI_IRQHandler+0x1f2>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093fe:	4a0d      	ldr	r2, [pc, #52]	; (8009434 <HAL_SPI_IRQHandler+0x1fc>)
 8009400:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009406:	4618      	mov	r0, r3
 8009408:	f7f9 ff58 	bl	80032bc <HAL_DMA_Abort_IT>
 800940c:	4603      	mov	r3, r0
 800940e:	2b00      	cmp	r3, #0
 8009410:	d00b      	beq.n	800942a <HAL_SPI_IRQHandler+0x1f2>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009416:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800941e:	e004      	b.n	800942a <HAL_SPI_IRQHandler+0x1f2>
      }
      else
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009424:	6878      	ldr	r0, [r7, #4]
 8009426:	4798      	blx	r3
#else
        HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8009428:	e000      	b.n	800942c <HAL_SPI_IRQHandler+0x1f4>
        if (hspi->hdmatx != NULL)
 800942a:	bf00      	nop
    return;
 800942c:	bf00      	nop
  }
}
 800942e:	3720      	adds	r7, #32
 8009430:	46bd      	mov	sp, r7
 8009432:	bd80      	pop	{r7, pc}
 8009434:	080094c9 	.word	0x080094c9

08009438 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009438:	b480      	push	{r7}
 800943a:	b083      	sub	sp, #12
 800943c:	af00      	add	r7, sp, #0
 800943e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8009440:	bf00      	nop
 8009442:	370c      	adds	r7, #12
 8009444:	46bd      	mov	sp, r7
 8009446:	bc80      	pop	{r7}
 8009448:	4770      	bx	lr

0800944a <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800944a:	b480      	push	{r7}
 800944c:	b083      	sub	sp, #12
 800944e:	af00      	add	r7, sp, #0
 8009450:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8009452:	bf00      	nop
 8009454:	370c      	adds	r7, #12
 8009456:	46bd      	mov	sp, r7
 8009458:	bc80      	pop	{r7}
 800945a:	4770      	bx	lr

0800945c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800945c:	b480      	push	{r7}
 800945e:	b083      	sub	sp, #12
 8009460:	af00      	add	r7, sp, #0
 8009462:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8009464:	bf00      	nop
 8009466:	370c      	adds	r7, #12
 8009468:	46bd      	mov	sp, r7
 800946a:	bc80      	pop	{r7}
 800946c:	4770      	bx	lr

0800946e <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800946e:	b480      	push	{r7}
 8009470:	b083      	sub	sp, #12
 8009472:	af00      	add	r7, sp, #0
 8009474:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8009476:	bf00      	nop
 8009478:	370c      	adds	r7, #12
 800947a:	46bd      	mov	sp, r7
 800947c:	bc80      	pop	{r7}
 800947e:	4770      	bx	lr

08009480 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009480:	b480      	push	{r7}
 8009482:	b083      	sub	sp, #12
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8009488:	bf00      	nop
 800948a:	370c      	adds	r7, #12
 800948c:	46bd      	mov	sp, r7
 800948e:	bc80      	pop	{r7}
 8009490:	4770      	bx	lr

08009492 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8009492:	b480      	push	{r7}
 8009494:	b083      	sub	sp, #12
 8009496:	af00      	add	r7, sp, #0
 8009498:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800949a:	bf00      	nop
 800949c:	370c      	adds	r7, #12
 800949e:	46bd      	mov	sp, r7
 80094a0:	bc80      	pop	{r7}
 80094a2:	4770      	bx	lr

080094a4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80094a4:	b480      	push	{r7}
 80094a6:	b083      	sub	sp, #12
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80094ac:	bf00      	nop
 80094ae:	370c      	adds	r7, #12
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bc80      	pop	{r7}
 80094b4:	4770      	bx	lr

080094b6 <HAL_SPI_AbortCpltCallback>:
  * @brief  SPI Abort Complete callback.
  * @param  hspi SPI handle.
  * @retval None
  */
__weak void HAL_SPI_AbortCpltCallback(SPI_HandleTypeDef *hspi)
{
 80094b6:	b480      	push	{r7}
 80094b8:	b083      	sub	sp, #12
 80094ba:	af00      	add	r7, sp, #0
 80094bc:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_AbortCpltCallback can be implemented in the user file.
   */
}
 80094be:	bf00      	nop
 80094c0:	370c      	adds	r7, #12
 80094c2:	46bd      	mov	sp, r7
 80094c4:	bc80      	pop	{r7}
 80094c6:	4770      	bx	lr

080094c8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80094c8:	b580      	push	{r7, lr}
 80094ca:	b084      	sub	sp, #16
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094d4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80094d6:	68fb      	ldr	r3, [r7, #12]
 80094d8:	2200      	movs	r2, #0
 80094da:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	2200      	movs	r2, #0
 80094e2:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80094e8:	68f8      	ldr	r0, [r7, #12]
 80094ea:	4798      	blx	r3
#else
  HAL_SPI_ErrorCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80094ec:	bf00      	nop
 80094ee:	3710      	adds	r7, #16
 80094f0:	46bd      	mov	sp, r7
 80094f2:	bd80      	pop	{r7, pc}

080094f4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b082      	sub	sp, #8
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d101      	bne.n	8009506 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8009502:	2301      	movs	r3, #1
 8009504:	e040      	b.n	8009588 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800950a:	2b00      	cmp	r3, #0
 800950c:	d106      	bne.n	800951c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	2200      	movs	r2, #0
 8009512:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009516:	6878      	ldr	r0, [r7, #4]
 8009518:	f7fd ffd2 	bl	80074c0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	2224      	movs	r2, #36	; 0x24
 8009520:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	681a      	ldr	r2, [r3, #0]
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f022 0201 	bic.w	r2, r2, #1
 8009530:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8009532:	6878      	ldr	r0, [r7, #4]
 8009534:	f000 fbbc 	bl	8009cb0 <UART_SetConfig>
 8009538:	4603      	mov	r3, r0
 800953a:	2b01      	cmp	r3, #1
 800953c:	d101      	bne.n	8009542 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800953e:	2301      	movs	r3, #1
 8009540:	e022      	b.n	8009588 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009546:	2b00      	cmp	r3, #0
 8009548:	d002      	beq.n	8009550 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800954a:	6878      	ldr	r0, [r7, #4]
 800954c:	f000 fd86 	bl	800a05c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	681b      	ldr	r3, [r3, #0]
 8009554:	685a      	ldr	r2, [r3, #4]
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	681b      	ldr	r3, [r3, #0]
 800955a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800955e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	689a      	ldr	r2, [r3, #8]
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800956e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	681a      	ldr	r2, [r3, #0]
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	f042 0201 	orr.w	r2, r2, #1
 800957e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8009580:	6878      	ldr	r0, [r7, #4]
 8009582:	f000 fe0c 	bl	800a19e <UART_CheckIdleState>
 8009586:	4603      	mov	r3, r0
}
 8009588:	4618      	mov	r0, r3
 800958a:	3708      	adds	r7, #8
 800958c:	46bd      	mov	sp, r7
 800958e:	bd80      	pop	{r7, pc}

08009590 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009590:	b580      	push	{r7, lr}
 8009592:	b08a      	sub	sp, #40	; 0x28
 8009594:	af02      	add	r7, sp, #8
 8009596:	60f8      	str	r0, [r7, #12]
 8009598:	60b9      	str	r1, [r7, #8]
 800959a:	603b      	str	r3, [r7, #0]
 800959c:	4613      	mov	r3, r2
 800959e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80095a0:	68fb      	ldr	r3, [r7, #12]
 80095a2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80095a4:	2b20      	cmp	r3, #32
 80095a6:	f040 8082 	bne.w	80096ae <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80095aa:	68bb      	ldr	r3, [r7, #8]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d002      	beq.n	80095b6 <HAL_UART_Transmit+0x26>
 80095b0:	88fb      	ldrh	r3, [r7, #6]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	d101      	bne.n	80095ba <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80095b6:	2301      	movs	r3, #1
 80095b8:	e07a      	b.n	80096b0 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80095c0:	2b01      	cmp	r3, #1
 80095c2:	d101      	bne.n	80095c8 <HAL_UART_Transmit+0x38>
 80095c4:	2302      	movs	r3, #2
 80095c6:	e073      	b.n	80096b0 <HAL_UART_Transmit+0x120>
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	2201      	movs	r2, #1
 80095cc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	2200      	movs	r2, #0
 80095d4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	2221      	movs	r2, #33	; 0x21
 80095dc:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80095de:	f7fd fc97 	bl	8006f10 <HAL_GetTick>
 80095e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80095e4:	68fb      	ldr	r3, [r7, #12]
 80095e6:	88fa      	ldrh	r2, [r7, #6]
 80095e8:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	88fa      	ldrh	r2, [r7, #6]
 80095f0:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	689b      	ldr	r3, [r3, #8]
 80095f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80095fc:	d108      	bne.n	8009610 <HAL_UART_Transmit+0x80>
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	691b      	ldr	r3, [r3, #16]
 8009602:	2b00      	cmp	r3, #0
 8009604:	d104      	bne.n	8009610 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8009606:	2300      	movs	r3, #0
 8009608:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800960a:	68bb      	ldr	r3, [r7, #8]
 800960c:	61bb      	str	r3, [r7, #24]
 800960e:	e003      	b.n	8009618 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8009610:	68bb      	ldr	r3, [r7, #8]
 8009612:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8009614:	2300      	movs	r3, #0
 8009616:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	2200      	movs	r2, #0
 800961c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8009620:	e02d      	b.n	800967e <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8009622:	683b      	ldr	r3, [r7, #0]
 8009624:	9300      	str	r3, [sp, #0]
 8009626:	697b      	ldr	r3, [r7, #20]
 8009628:	2200      	movs	r2, #0
 800962a:	2180      	movs	r1, #128	; 0x80
 800962c:	68f8      	ldr	r0, [r7, #12]
 800962e:	f000 fdff 	bl	800a230 <UART_WaitOnFlagUntilTimeout>
 8009632:	4603      	mov	r3, r0
 8009634:	2b00      	cmp	r3, #0
 8009636:	d001      	beq.n	800963c <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8009638:	2303      	movs	r3, #3
 800963a:	e039      	b.n	80096b0 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 800963c:	69fb      	ldr	r3, [r7, #28]
 800963e:	2b00      	cmp	r3, #0
 8009640:	d10b      	bne.n	800965a <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8009642:	69bb      	ldr	r3, [r7, #24]
 8009644:	881a      	ldrh	r2, [r3, #0]
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800964e:	b292      	uxth	r2, r2
 8009650:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8009652:	69bb      	ldr	r3, [r7, #24]
 8009654:	3302      	adds	r3, #2
 8009656:	61bb      	str	r3, [r7, #24]
 8009658:	e008      	b.n	800966c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800965a:	69fb      	ldr	r3, [r7, #28]
 800965c:	781a      	ldrb	r2, [r3, #0]
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	b292      	uxth	r2, r2
 8009664:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8009666:	69fb      	ldr	r3, [r7, #28]
 8009668:	3301      	adds	r3, #1
 800966a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800966c:	68fb      	ldr	r3, [r7, #12]
 800966e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009672:	b29b      	uxth	r3, r3
 8009674:	3b01      	subs	r3, #1
 8009676:	b29a      	uxth	r2, r3
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8009684:	b29b      	uxth	r3, r3
 8009686:	2b00      	cmp	r3, #0
 8009688:	d1cb      	bne.n	8009622 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800968a:	683b      	ldr	r3, [r7, #0]
 800968c:	9300      	str	r3, [sp, #0]
 800968e:	697b      	ldr	r3, [r7, #20]
 8009690:	2200      	movs	r2, #0
 8009692:	2140      	movs	r1, #64	; 0x40
 8009694:	68f8      	ldr	r0, [r7, #12]
 8009696:	f000 fdcb 	bl	800a230 <UART_WaitOnFlagUntilTimeout>
 800969a:	4603      	mov	r3, r0
 800969c:	2b00      	cmp	r3, #0
 800969e:	d001      	beq.n	80096a4 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80096a0:	2303      	movs	r3, #3
 80096a2:	e005      	b.n	80096b0 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80096a4:	68fb      	ldr	r3, [r7, #12]
 80096a6:	2220      	movs	r2, #32
 80096a8:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 80096aa:	2300      	movs	r3, #0
 80096ac:	e000      	b.n	80096b0 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 80096ae:	2302      	movs	r3, #2
  }
}
 80096b0:	4618      	mov	r0, r3
 80096b2:	3720      	adds	r7, #32
 80096b4:	46bd      	mov	sp, r7
 80096b6:	bd80      	pop	{r7, pc}

080096b8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80096b8:	b580      	push	{r7, lr}
 80096ba:	b0ba      	sub	sp, #232	; 0xe8
 80096bc:	af00      	add	r7, sp, #0
 80096be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	69db      	ldr	r3, [r3, #28]
 80096c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	689b      	ldr	r3, [r3, #8]
 80096da:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80096de:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80096e2:	f640 030f 	movw	r3, #2063	; 0x80f
 80096e6:	4013      	ands	r3, r2
 80096e8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 80096ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80096f0:	2b00      	cmp	r3, #0
 80096f2:	d115      	bne.n	8009720 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80096f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80096f8:	f003 0320 	and.w	r3, r3, #32
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d00f      	beq.n	8009720 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009700:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009704:	f003 0320 	and.w	r3, r3, #32
 8009708:	2b00      	cmp	r3, #0
 800970a:	d009      	beq.n	8009720 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009710:	2b00      	cmp	r3, #0
 8009712:	f000 82a3 	beq.w	8009c5c <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800971a:	6878      	ldr	r0, [r7, #4]
 800971c:	4798      	blx	r3
      }
      return;
 800971e:	e29d      	b.n	8009c5c <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8009720:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8009724:	2b00      	cmp	r3, #0
 8009726:	f000 8117 	beq.w	8009958 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800972a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800972e:	f003 0301 	and.w	r3, r3, #1
 8009732:	2b00      	cmp	r3, #0
 8009734:	d106      	bne.n	8009744 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8009736:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800973a:	4b85      	ldr	r3, [pc, #532]	; (8009950 <HAL_UART_IRQHandler+0x298>)
 800973c:	4013      	ands	r3, r2
 800973e:	2b00      	cmp	r3, #0
 8009740:	f000 810a 	beq.w	8009958 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009744:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009748:	f003 0301 	and.w	r3, r3, #1
 800974c:	2b00      	cmp	r3, #0
 800974e:	d011      	beq.n	8009774 <HAL_UART_IRQHandler+0xbc>
 8009750:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009754:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009758:	2b00      	cmp	r3, #0
 800975a:	d00b      	beq.n	8009774 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	2201      	movs	r2, #1
 8009762:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800976a:	f043 0201 	orr.w	r2, r3, #1
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009774:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009778:	f003 0302 	and.w	r3, r3, #2
 800977c:	2b00      	cmp	r3, #0
 800977e:	d011      	beq.n	80097a4 <HAL_UART_IRQHandler+0xec>
 8009780:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009784:	f003 0301 	and.w	r3, r3, #1
 8009788:	2b00      	cmp	r3, #0
 800978a:	d00b      	beq.n	80097a4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	2202      	movs	r2, #2
 8009792:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800979a:	f043 0204 	orr.w	r2, r3, #4
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80097a4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80097a8:	f003 0304 	and.w	r3, r3, #4
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	d011      	beq.n	80097d4 <HAL_UART_IRQHandler+0x11c>
 80097b0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80097b4:	f003 0301 	and.w	r3, r3, #1
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d00b      	beq.n	80097d4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	2204      	movs	r2, #4
 80097c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80097ca:	f043 0202 	orr.w	r2, r3, #2
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80097d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80097d8:	f003 0308 	and.w	r3, r3, #8
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d017      	beq.n	8009810 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80097e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80097e4:	f003 0320 	and.w	r3, r3, #32
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d105      	bne.n	80097f8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80097ec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80097f0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d00b      	beq.n	8009810 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	2208      	movs	r2, #8
 80097fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009806:	f043 0208 	orr.w	r2, r3, #8
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8009810:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009814:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009818:	2b00      	cmp	r3, #0
 800981a:	d012      	beq.n	8009842 <HAL_UART_IRQHandler+0x18a>
 800981c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009820:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009824:	2b00      	cmp	r3, #0
 8009826:	d00c      	beq.n	8009842 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009830:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009838:	f043 0220 	orr.w	r2, r3, #32
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009848:	2b00      	cmp	r3, #0
 800984a:	f000 8209 	beq.w	8009c60 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800984e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009852:	f003 0320 	and.w	r3, r3, #32
 8009856:	2b00      	cmp	r3, #0
 8009858:	d00d      	beq.n	8009876 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800985a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800985e:	f003 0320 	and.w	r3, r3, #32
 8009862:	2b00      	cmp	r3, #0
 8009864:	d007      	beq.n	8009876 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800986a:	2b00      	cmp	r3, #0
 800986c:	d003      	beq.n	8009876 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009872:	6878      	ldr	r0, [r7, #4]
 8009874:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800987c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	689b      	ldr	r3, [r3, #8]
 8009886:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800988a:	2b40      	cmp	r3, #64	; 0x40
 800988c:	d005      	beq.n	800989a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800988e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8009892:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009896:	2b00      	cmp	r3, #0
 8009898:	d04f      	beq.n	800993a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800989a:	6878      	ldr	r0, [r7, #4]
 800989c:	f000 fd8c 	bl	800a3b8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	689b      	ldr	r3, [r3, #8]
 80098a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098aa:	2b40      	cmp	r3, #64	; 0x40
 80098ac:	d141      	bne.n	8009932 <HAL_UART_IRQHandler+0x27a>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	3308      	adds	r3, #8
 80098b4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098b8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80098bc:	e853 3f00 	ldrex	r3, [r3]
 80098c0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80098c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80098c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80098cc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	3308      	adds	r3, #8
 80098d6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80098da:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80098de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098e2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80098e6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80098ea:	e841 2300 	strex	r3, r2, [r1]
 80098ee:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80098f2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d1d9      	bne.n	80098ae <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d013      	beq.n	800992a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009906:	4a13      	ldr	r2, [pc, #76]	; (8009954 <HAL_UART_IRQHandler+0x29c>)
 8009908:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800990e:	4618      	mov	r0, r3
 8009910:	f7f9 fcd4 	bl	80032bc <HAL_DMA_Abort_IT>
 8009914:	4603      	mov	r3, r0
 8009916:	2b00      	cmp	r3, #0
 8009918:	d017      	beq.n	800994a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800991e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009920:	687a      	ldr	r2, [r7, #4]
 8009922:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8009924:	4610      	mov	r0, r2
 8009926:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009928:	e00f      	b.n	800994a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800992a:	6878      	ldr	r0, [r7, #4]
 800992c:	f000 f9ab 	bl	8009c86 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009930:	e00b      	b.n	800994a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009932:	6878      	ldr	r0, [r7, #4]
 8009934:	f000 f9a7 	bl	8009c86 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009938:	e007      	b.n	800994a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800993a:	6878      	ldr	r0, [r7, #4]
 800993c:	f000 f9a3 	bl	8009c86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2200      	movs	r2, #0
 8009944:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8009948:	e18a      	b.n	8009c60 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800994a:	bf00      	nop
    return;
 800994c:	e188      	b.n	8009c60 <HAL_UART_IRQHandler+0x5a8>
 800994e:	bf00      	nop
 8009950:	04000120 	.word	0x04000120
 8009954:	0800a47d 	.word	0x0800a47d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800995c:	2b01      	cmp	r3, #1
 800995e:	f040 8143 	bne.w	8009be8 <HAL_UART_IRQHandler+0x530>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009962:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009966:	f003 0310 	and.w	r3, r3, #16
 800996a:	2b00      	cmp	r3, #0
 800996c:	f000 813c 	beq.w	8009be8 <HAL_UART_IRQHandler+0x530>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009970:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009974:	f003 0310 	and.w	r3, r3, #16
 8009978:	2b00      	cmp	r3, #0
 800997a:	f000 8135 	beq.w	8009be8 <HAL_UART_IRQHandler+0x530>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	2210      	movs	r2, #16
 8009984:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009986:	687b      	ldr	r3, [r7, #4]
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	689b      	ldr	r3, [r3, #8]
 800998c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009990:	2b40      	cmp	r3, #64	; 0x40
 8009992:	f040 80b1 	bne.w	8009af8 <HAL_UART_IRQHandler+0x440>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	685b      	ldr	r3, [r3, #4]
 800999e:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80099a2:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	f000 815c 	beq.w	8009c64 <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80099b2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80099b6:	429a      	cmp	r2, r3
 80099b8:	f080 8154 	bcs.w	8009c64 <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80099c2:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80099ca:	699b      	ldr	r3, [r3, #24]
 80099cc:	2b20      	cmp	r3, #32
 80099ce:	f000 8085 	beq.w	8009adc <HAL_UART_IRQHandler+0x424>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099da:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80099de:	e853 3f00 	ldrex	r3, [r3]
 80099e2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80099e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80099ea:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80099ee:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	681b      	ldr	r3, [r3, #0]
 80099f6:	461a      	mov	r2, r3
 80099f8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80099fc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8009a00:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a04:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009a08:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009a0c:	e841 2300 	strex	r3, r2, [r1]
 8009a10:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8009a14:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d1da      	bne.n	80099d2 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	3308      	adds	r3, #8
 8009a22:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a24:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009a26:	e853 3f00 	ldrex	r3, [r3]
 8009a2a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009a2c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009a2e:	f023 0301 	bic.w	r3, r3, #1
 8009a32:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	3308      	adds	r3, #8
 8009a3c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009a40:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8009a44:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a46:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009a48:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009a4c:	e841 2300 	strex	r3, r2, [r1]
 8009a50:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8009a52:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d1e1      	bne.n	8009a1c <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	3308      	adds	r3, #8
 8009a5e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a60:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8009a62:	e853 3f00 	ldrex	r3, [r3]
 8009a66:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009a68:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009a6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009a6e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	3308      	adds	r3, #8
 8009a78:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009a7c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009a7e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a80:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8009a82:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8009a84:	e841 2300 	strex	r3, r2, [r1]
 8009a88:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009a8a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d1e3      	bne.n	8009a58 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	2220      	movs	r2, #32
 8009a94:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	2200      	movs	r2, #0
 8009a9a:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009a9c:	687b      	ldr	r3, [r7, #4]
 8009a9e:	681b      	ldr	r3, [r3, #0]
 8009aa0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009aa2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009aa4:	e853 3f00 	ldrex	r3, [r3]
 8009aa8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009aaa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009aac:	f023 0310 	bic.w	r3, r3, #16
 8009ab0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	461a      	mov	r2, r3
 8009aba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8009abe:	65bb      	str	r3, [r7, #88]	; 0x58
 8009ac0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ac2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009ac4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009ac6:	e841 2300 	strex	r3, r2, [r1]
 8009aca:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009acc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d1e4      	bne.n	8009a9c <HAL_UART_IRQHandler+0x3e4>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	f7f9 fbb8 	bl	800324c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009ae8:	b29b      	uxth	r3, r3
 8009aea:	1ad3      	subs	r3, r2, r3
 8009aec:	b29b      	uxth	r3, r3
 8009aee:	4619      	mov	r1, r3
 8009af0:	6878      	ldr	r0, [r7, #4]
 8009af2:	f000 f8d1 	bl	8009c98 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009af6:	e0b5      	b.n	8009c64 <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009b04:	b29b      	uxth	r3, r3
 8009b06:	1ad3      	subs	r3, r2, r3
 8009b08:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8009b12:	b29b      	uxth	r3, r3
 8009b14:	2b00      	cmp	r3, #0
 8009b16:	f000 80a7 	beq.w	8009c68 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8009b1a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	f000 80a2 	beq.w	8009c68 <HAL_UART_IRQHandler+0x5b0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009b2c:	e853 3f00 	ldrex	r3, [r3]
 8009b30:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8009b32:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009b34:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009b38:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	461a      	mov	r2, r3
 8009b42:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009b46:	647b      	str	r3, [r7, #68]	; 0x44
 8009b48:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b4a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009b4c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009b4e:	e841 2300 	strex	r3, r2, [r1]
 8009b52:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009b54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d1e4      	bne.n	8009b24 <HAL_UART_IRQHandler+0x46c>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	681b      	ldr	r3, [r3, #0]
 8009b5e:	3308      	adds	r3, #8
 8009b60:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b64:	e853 3f00 	ldrex	r3, [r3]
 8009b68:	623b      	str	r3, [r7, #32]
   return(result);
 8009b6a:	6a3b      	ldr	r3, [r7, #32]
 8009b6c:	f023 0301 	bic.w	r3, r3, #1
 8009b70:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	3308      	adds	r3, #8
 8009b7a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009b7e:	633a      	str	r2, [r7, #48]	; 0x30
 8009b80:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b82:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009b84:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009b86:	e841 2300 	strex	r3, r2, [r1]
 8009b8a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009b8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d1e3      	bne.n	8009b5a <HAL_UART_IRQHandler+0x4a2>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	2220      	movs	r2, #32
 8009b96:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	2200      	movs	r2, #0
 8009b9c:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	2200      	movs	r2, #0
 8009ba2:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009baa:	693b      	ldr	r3, [r7, #16]
 8009bac:	e853 3f00 	ldrex	r3, [r3]
 8009bb0:	60fb      	str	r3, [r7, #12]
   return(result);
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	f023 0310 	bic.w	r3, r3, #16
 8009bb8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	461a      	mov	r2, r3
 8009bc2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8009bc6:	61fb      	str	r3, [r7, #28]
 8009bc8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bca:	69b9      	ldr	r1, [r7, #24]
 8009bcc:	69fa      	ldr	r2, [r7, #28]
 8009bce:	e841 2300 	strex	r3, r2, [r1]
 8009bd2:	617b      	str	r3, [r7, #20]
   return(result);
 8009bd4:	697b      	ldr	r3, [r7, #20]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d1e4      	bne.n	8009ba4 <HAL_UART_IRQHandler+0x4ec>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009bda:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009bde:	4619      	mov	r1, r3
 8009be0:	6878      	ldr	r0, [r7, #4]
 8009be2:	f000 f859 	bl	8009c98 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009be6:	e03f      	b.n	8009c68 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009be8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009bec:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009bf0:	2b00      	cmp	r3, #0
 8009bf2:	d00e      	beq.n	8009c12 <HAL_UART_IRQHandler+0x55a>
 8009bf4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009bf8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d008      	beq.n	8009c12 <HAL_UART_IRQHandler+0x55a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8009c08:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009c0a:	6878      	ldr	r0, [r7, #4]
 8009c0c:	f000 fc76 	bl	800a4fc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8009c10:	e02d      	b.n	8009c6e <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8009c12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c1a:	2b00      	cmp	r3, #0
 8009c1c:	d00e      	beq.n	8009c3c <HAL_UART_IRQHandler+0x584>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8009c1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c22:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d008      	beq.n	8009c3c <HAL_UART_IRQHandler+0x584>
  {
    if (huart->TxISR != NULL)
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d01c      	beq.n	8009c6c <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009c36:	6878      	ldr	r0, [r7, #4]
 8009c38:	4798      	blx	r3
    }
    return;
 8009c3a:	e017      	b.n	8009c6c <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009c3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009c40:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c44:	2b00      	cmp	r3, #0
 8009c46:	d012      	beq.n	8009c6e <HAL_UART_IRQHandler+0x5b6>
 8009c48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009c4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d00c      	beq.n	8009c6e <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8009c54:	6878      	ldr	r0, [r7, #4]
 8009c56:	f000 fc27 	bl	800a4a8 <UART_EndTransmit_IT>
    return;
 8009c5a:	e008      	b.n	8009c6e <HAL_UART_IRQHandler+0x5b6>
      return;
 8009c5c:	bf00      	nop
 8009c5e:	e006      	b.n	8009c6e <HAL_UART_IRQHandler+0x5b6>
    return;
 8009c60:	bf00      	nop
 8009c62:	e004      	b.n	8009c6e <HAL_UART_IRQHandler+0x5b6>
      return;
 8009c64:	bf00      	nop
 8009c66:	e002      	b.n	8009c6e <HAL_UART_IRQHandler+0x5b6>
      return;
 8009c68:	bf00      	nop
 8009c6a:	e000      	b.n	8009c6e <HAL_UART_IRQHandler+0x5b6>
    return;
 8009c6c:	bf00      	nop
  }

}
 8009c6e:	37e8      	adds	r7, #232	; 0xe8
 8009c70:	46bd      	mov	sp, r7
 8009c72:	bd80      	pop	{r7, pc}

08009c74 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009c74:	b480      	push	{r7}
 8009c76:	b083      	sub	sp, #12
 8009c78:	af00      	add	r7, sp, #0
 8009c7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009c7c:	bf00      	nop
 8009c7e:	370c      	adds	r7, #12
 8009c80:	46bd      	mov	sp, r7
 8009c82:	bc80      	pop	{r7}
 8009c84:	4770      	bx	lr

08009c86 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009c86:	b480      	push	{r7}
 8009c88:	b083      	sub	sp, #12
 8009c8a:	af00      	add	r7, sp, #0
 8009c8c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009c8e:	bf00      	nop
 8009c90:	370c      	adds	r7, #12
 8009c92:	46bd      	mov	sp, r7
 8009c94:	bc80      	pop	{r7}
 8009c96:	4770      	bx	lr

08009c98 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009c98:	b480      	push	{r7}
 8009c9a:	b083      	sub	sp, #12
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
 8009ca0:	460b      	mov	r3, r1
 8009ca2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009ca4:	bf00      	nop
 8009ca6:	370c      	adds	r7, #12
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	bc80      	pop	{r7}
 8009cac:	4770      	bx	lr
	...

08009cb0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009cb0:	b580      	push	{r7, lr}
 8009cb2:	b088      	sub	sp, #32
 8009cb4:	af00      	add	r7, sp, #0
 8009cb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009cb8:	2300      	movs	r3, #0
 8009cba:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009cbc:	687b      	ldr	r3, [r7, #4]
 8009cbe:	689a      	ldr	r2, [r3, #8]
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	691b      	ldr	r3, [r3, #16]
 8009cc4:	431a      	orrs	r2, r3
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	695b      	ldr	r3, [r3, #20]
 8009cca:	431a      	orrs	r2, r3
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	69db      	ldr	r3, [r3, #28]
 8009cd0:	4313      	orrs	r3, r2
 8009cd2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	681a      	ldr	r2, [r3, #0]
 8009cda:	4b92      	ldr	r3, [pc, #584]	; (8009f24 <UART_SetConfig+0x274>)
 8009cdc:	4013      	ands	r3, r2
 8009cde:	687a      	ldr	r2, [r7, #4]
 8009ce0:	6812      	ldr	r2, [r2, #0]
 8009ce2:	6979      	ldr	r1, [r7, #20]
 8009ce4:	430b      	orrs	r3, r1
 8009ce6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	685b      	ldr	r3, [r3, #4]
 8009cee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	68da      	ldr	r2, [r3, #12]
 8009cf6:	687b      	ldr	r3, [r7, #4]
 8009cf8:	681b      	ldr	r3, [r3, #0]
 8009cfa:	430a      	orrs	r2, r1
 8009cfc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	699b      	ldr	r3, [r3, #24]
 8009d02:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	6a1b      	ldr	r3, [r3, #32]
 8009d08:	697a      	ldr	r2, [r7, #20]
 8009d0a:	4313      	orrs	r3, r2
 8009d0c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	689b      	ldr	r3, [r3, #8]
 8009d14:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	697a      	ldr	r2, [r7, #20]
 8009d1e:	430a      	orrs	r2, r1
 8009d20:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	4a80      	ldr	r2, [pc, #512]	; (8009f28 <UART_SetConfig+0x278>)
 8009d28:	4293      	cmp	r3, r2
 8009d2a:	d120      	bne.n	8009d6e <UART_SetConfig+0xbe>
 8009d2c:	4b7f      	ldr	r3, [pc, #508]	; (8009f2c <UART_SetConfig+0x27c>)
 8009d2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d30:	f003 0303 	and.w	r3, r3, #3
 8009d34:	2b03      	cmp	r3, #3
 8009d36:	d817      	bhi.n	8009d68 <UART_SetConfig+0xb8>
 8009d38:	a201      	add	r2, pc, #4	; (adr r2, 8009d40 <UART_SetConfig+0x90>)
 8009d3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d3e:	bf00      	nop
 8009d40:	08009d51 	.word	0x08009d51
 8009d44:	08009d5d 	.word	0x08009d5d
 8009d48:	08009d63 	.word	0x08009d63
 8009d4c:	08009d57 	.word	0x08009d57
 8009d50:	2301      	movs	r3, #1
 8009d52:	77fb      	strb	r3, [r7, #31]
 8009d54:	e0b5      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009d56:	2302      	movs	r3, #2
 8009d58:	77fb      	strb	r3, [r7, #31]
 8009d5a:	e0b2      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009d5c:	2304      	movs	r3, #4
 8009d5e:	77fb      	strb	r3, [r7, #31]
 8009d60:	e0af      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009d62:	2308      	movs	r3, #8
 8009d64:	77fb      	strb	r3, [r7, #31]
 8009d66:	e0ac      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009d68:	2310      	movs	r3, #16
 8009d6a:	77fb      	strb	r3, [r7, #31]
 8009d6c:	e0a9      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	4a6f      	ldr	r2, [pc, #444]	; (8009f30 <UART_SetConfig+0x280>)
 8009d74:	4293      	cmp	r3, r2
 8009d76:	d124      	bne.n	8009dc2 <UART_SetConfig+0x112>
 8009d78:	4b6c      	ldr	r3, [pc, #432]	; (8009f2c <UART_SetConfig+0x27c>)
 8009d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009d7c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8009d80:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009d84:	d011      	beq.n	8009daa <UART_SetConfig+0xfa>
 8009d86:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8009d8a:	d817      	bhi.n	8009dbc <UART_SetConfig+0x10c>
 8009d8c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009d90:	d011      	beq.n	8009db6 <UART_SetConfig+0x106>
 8009d92:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009d96:	d811      	bhi.n	8009dbc <UART_SetConfig+0x10c>
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d003      	beq.n	8009da4 <UART_SetConfig+0xf4>
 8009d9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009da0:	d006      	beq.n	8009db0 <UART_SetConfig+0x100>
 8009da2:	e00b      	b.n	8009dbc <UART_SetConfig+0x10c>
 8009da4:	2300      	movs	r3, #0
 8009da6:	77fb      	strb	r3, [r7, #31]
 8009da8:	e08b      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009daa:	2302      	movs	r3, #2
 8009dac:	77fb      	strb	r3, [r7, #31]
 8009dae:	e088      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009db0:	2304      	movs	r3, #4
 8009db2:	77fb      	strb	r3, [r7, #31]
 8009db4:	e085      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009db6:	2308      	movs	r3, #8
 8009db8:	77fb      	strb	r3, [r7, #31]
 8009dba:	e082      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009dbc:	2310      	movs	r3, #16
 8009dbe:	77fb      	strb	r3, [r7, #31]
 8009dc0:	e07f      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	4a5b      	ldr	r2, [pc, #364]	; (8009f34 <UART_SetConfig+0x284>)
 8009dc8:	4293      	cmp	r3, r2
 8009dca:	d124      	bne.n	8009e16 <UART_SetConfig+0x166>
 8009dcc:	4b57      	ldr	r3, [pc, #348]	; (8009f2c <UART_SetConfig+0x27c>)
 8009dce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009dd0:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8009dd4:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8009dd8:	d011      	beq.n	8009dfe <UART_SetConfig+0x14e>
 8009dda:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8009dde:	d817      	bhi.n	8009e10 <UART_SetConfig+0x160>
 8009de0:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009de4:	d011      	beq.n	8009e0a <UART_SetConfig+0x15a>
 8009de6:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009dea:	d811      	bhi.n	8009e10 <UART_SetConfig+0x160>
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d003      	beq.n	8009df8 <UART_SetConfig+0x148>
 8009df0:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009df4:	d006      	beq.n	8009e04 <UART_SetConfig+0x154>
 8009df6:	e00b      	b.n	8009e10 <UART_SetConfig+0x160>
 8009df8:	2300      	movs	r3, #0
 8009dfa:	77fb      	strb	r3, [r7, #31]
 8009dfc:	e061      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009dfe:	2302      	movs	r3, #2
 8009e00:	77fb      	strb	r3, [r7, #31]
 8009e02:	e05e      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009e04:	2304      	movs	r3, #4
 8009e06:	77fb      	strb	r3, [r7, #31]
 8009e08:	e05b      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009e0a:	2308      	movs	r3, #8
 8009e0c:	77fb      	strb	r3, [r7, #31]
 8009e0e:	e058      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009e10:	2310      	movs	r3, #16
 8009e12:	77fb      	strb	r3, [r7, #31]
 8009e14:	e055      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	4a47      	ldr	r2, [pc, #284]	; (8009f38 <UART_SetConfig+0x288>)
 8009e1c:	4293      	cmp	r3, r2
 8009e1e:	d124      	bne.n	8009e6a <UART_SetConfig+0x1ba>
 8009e20:	4b42      	ldr	r3, [pc, #264]	; (8009f2c <UART_SetConfig+0x27c>)
 8009e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e24:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8009e28:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009e2c:	d011      	beq.n	8009e52 <UART_SetConfig+0x1a2>
 8009e2e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8009e32:	d817      	bhi.n	8009e64 <UART_SetConfig+0x1b4>
 8009e34:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009e38:	d011      	beq.n	8009e5e <UART_SetConfig+0x1ae>
 8009e3a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8009e3e:	d811      	bhi.n	8009e64 <UART_SetConfig+0x1b4>
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d003      	beq.n	8009e4c <UART_SetConfig+0x19c>
 8009e44:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009e48:	d006      	beq.n	8009e58 <UART_SetConfig+0x1a8>
 8009e4a:	e00b      	b.n	8009e64 <UART_SetConfig+0x1b4>
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	77fb      	strb	r3, [r7, #31]
 8009e50:	e037      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009e52:	2302      	movs	r3, #2
 8009e54:	77fb      	strb	r3, [r7, #31]
 8009e56:	e034      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009e58:	2304      	movs	r3, #4
 8009e5a:	77fb      	strb	r3, [r7, #31]
 8009e5c:	e031      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009e5e:	2308      	movs	r3, #8
 8009e60:	77fb      	strb	r3, [r7, #31]
 8009e62:	e02e      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009e64:	2310      	movs	r3, #16
 8009e66:	77fb      	strb	r3, [r7, #31]
 8009e68:	e02b      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	4a33      	ldr	r2, [pc, #204]	; (8009f3c <UART_SetConfig+0x28c>)
 8009e70:	4293      	cmp	r3, r2
 8009e72:	d124      	bne.n	8009ebe <UART_SetConfig+0x20e>
 8009e74:	4b2d      	ldr	r3, [pc, #180]	; (8009f2c <UART_SetConfig+0x27c>)
 8009e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e78:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8009e7c:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8009e80:	d011      	beq.n	8009ea6 <UART_SetConfig+0x1f6>
 8009e82:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8009e86:	d817      	bhi.n	8009eb8 <UART_SetConfig+0x208>
 8009e88:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009e8c:	d011      	beq.n	8009eb2 <UART_SetConfig+0x202>
 8009e8e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009e92:	d811      	bhi.n	8009eb8 <UART_SetConfig+0x208>
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d003      	beq.n	8009ea0 <UART_SetConfig+0x1f0>
 8009e98:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009e9c:	d006      	beq.n	8009eac <UART_SetConfig+0x1fc>
 8009e9e:	e00b      	b.n	8009eb8 <UART_SetConfig+0x208>
 8009ea0:	2300      	movs	r3, #0
 8009ea2:	77fb      	strb	r3, [r7, #31]
 8009ea4:	e00d      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009ea6:	2302      	movs	r3, #2
 8009ea8:	77fb      	strb	r3, [r7, #31]
 8009eaa:	e00a      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009eac:	2304      	movs	r3, #4
 8009eae:	77fb      	strb	r3, [r7, #31]
 8009eb0:	e007      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009eb2:	2308      	movs	r3, #8
 8009eb4:	77fb      	strb	r3, [r7, #31]
 8009eb6:	e004      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009eb8:	2310      	movs	r3, #16
 8009eba:	77fb      	strb	r3, [r7, #31]
 8009ebc:	e001      	b.n	8009ec2 <UART_SetConfig+0x212>
 8009ebe:	2310      	movs	r3, #16
 8009ec0:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	69db      	ldr	r3, [r3, #28]
 8009ec6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009eca:	d16c      	bne.n	8009fa6 <UART_SetConfig+0x2f6>
  {
    switch (clocksource)
 8009ecc:	7ffb      	ldrb	r3, [r7, #31]
 8009ece:	2b08      	cmp	r3, #8
 8009ed0:	d838      	bhi.n	8009f44 <UART_SetConfig+0x294>
 8009ed2:	a201      	add	r2, pc, #4	; (adr r2, 8009ed8 <UART_SetConfig+0x228>)
 8009ed4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ed8:	08009efd 	.word	0x08009efd
 8009edc:	08009f05 	.word	0x08009f05
 8009ee0:	08009f0d 	.word	0x08009f0d
 8009ee4:	08009f45 	.word	0x08009f45
 8009ee8:	08009f13 	.word	0x08009f13
 8009eec:	08009f45 	.word	0x08009f45
 8009ef0:	08009f45 	.word	0x08009f45
 8009ef4:	08009f45 	.word	0x08009f45
 8009ef8:	08009f1b 	.word	0x08009f1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009efc:	f7fe fdae 	bl	8008a5c <HAL_RCC_GetPCLK1Freq>
 8009f00:	61b8      	str	r0, [r7, #24]
        break;
 8009f02:	e024      	b.n	8009f4e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009f04:	f7fe fdcc 	bl	8008aa0 <HAL_RCC_GetPCLK2Freq>
 8009f08:	61b8      	str	r0, [r7, #24]
        break;
 8009f0a:	e020      	b.n	8009f4e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009f0c:	4b0c      	ldr	r3, [pc, #48]	; (8009f40 <UART_SetConfig+0x290>)
 8009f0e:	61bb      	str	r3, [r7, #24]
        break;
 8009f10:	e01d      	b.n	8009f4e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009f12:	f7fe fd2f 	bl	8008974 <HAL_RCC_GetSysClockFreq>
 8009f16:	61b8      	str	r0, [r7, #24]
        break;
 8009f18:	e019      	b.n	8009f4e <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009f1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009f1e:	61bb      	str	r3, [r7, #24]
        break;
 8009f20:	e015      	b.n	8009f4e <UART_SetConfig+0x29e>
 8009f22:	bf00      	nop
 8009f24:	efff69f3 	.word	0xefff69f3
 8009f28:	40013800 	.word	0x40013800
 8009f2c:	40021000 	.word	0x40021000
 8009f30:	40004400 	.word	0x40004400
 8009f34:	40004800 	.word	0x40004800
 8009f38:	40004c00 	.word	0x40004c00
 8009f3c:	40005000 	.word	0x40005000
 8009f40:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8009f44:	2300      	movs	r3, #0
 8009f46:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009f48:	2301      	movs	r3, #1
 8009f4a:	77bb      	strb	r3, [r7, #30]
        break;
 8009f4c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009f4e:	69bb      	ldr	r3, [r7, #24]
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d075      	beq.n	800a040 <UART_SetConfig+0x390>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8009f54:	69bb      	ldr	r3, [r7, #24]
 8009f56:	005a      	lsls	r2, r3, #1
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	685b      	ldr	r3, [r3, #4]
 8009f5c:	085b      	lsrs	r3, r3, #1
 8009f5e:	441a      	add	r2, r3
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	685b      	ldr	r3, [r3, #4]
 8009f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f68:	b29b      	uxth	r3, r3
 8009f6a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009f6c:	693b      	ldr	r3, [r7, #16]
 8009f6e:	2b0f      	cmp	r3, #15
 8009f70:	d916      	bls.n	8009fa0 <UART_SetConfig+0x2f0>
 8009f72:	693b      	ldr	r3, [r7, #16]
 8009f74:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009f78:	d212      	bcs.n	8009fa0 <UART_SetConfig+0x2f0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009f7a:	693b      	ldr	r3, [r7, #16]
 8009f7c:	b29b      	uxth	r3, r3
 8009f7e:	f023 030f 	bic.w	r3, r3, #15
 8009f82:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009f84:	693b      	ldr	r3, [r7, #16]
 8009f86:	085b      	lsrs	r3, r3, #1
 8009f88:	b29b      	uxth	r3, r3
 8009f8a:	f003 0307 	and.w	r3, r3, #7
 8009f8e:	b29a      	uxth	r2, r3
 8009f90:	89fb      	ldrh	r3, [r7, #14]
 8009f92:	4313      	orrs	r3, r2
 8009f94:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	89fa      	ldrh	r2, [r7, #14]
 8009f9c:	60da      	str	r2, [r3, #12]
 8009f9e:	e04f      	b.n	800a040 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	77bb      	strb	r3, [r7, #30]
 8009fa4:	e04c      	b.n	800a040 <UART_SetConfig+0x390>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009fa6:	7ffb      	ldrb	r3, [r7, #31]
 8009fa8:	2b08      	cmp	r3, #8
 8009faa:	d828      	bhi.n	8009ffe <UART_SetConfig+0x34e>
 8009fac:	a201      	add	r2, pc, #4	; (adr r2, 8009fb4 <UART_SetConfig+0x304>)
 8009fae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009fb2:	bf00      	nop
 8009fb4:	08009fd9 	.word	0x08009fd9
 8009fb8:	08009fe1 	.word	0x08009fe1
 8009fbc:	08009fe9 	.word	0x08009fe9
 8009fc0:	08009fff 	.word	0x08009fff
 8009fc4:	08009fef 	.word	0x08009fef
 8009fc8:	08009fff 	.word	0x08009fff
 8009fcc:	08009fff 	.word	0x08009fff
 8009fd0:	08009fff 	.word	0x08009fff
 8009fd4:	08009ff7 	.word	0x08009ff7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009fd8:	f7fe fd40 	bl	8008a5c <HAL_RCC_GetPCLK1Freq>
 8009fdc:	61b8      	str	r0, [r7, #24]
        break;
 8009fde:	e013      	b.n	800a008 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009fe0:	f7fe fd5e 	bl	8008aa0 <HAL_RCC_GetPCLK2Freq>
 8009fe4:	61b8      	str	r0, [r7, #24]
        break;
 8009fe6:	e00f      	b.n	800a008 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009fe8:	4b1b      	ldr	r3, [pc, #108]	; (800a058 <UART_SetConfig+0x3a8>)
 8009fea:	61bb      	str	r3, [r7, #24]
        break;
 8009fec:	e00c      	b.n	800a008 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009fee:	f7fe fcc1 	bl	8008974 <HAL_RCC_GetSysClockFreq>
 8009ff2:	61b8      	str	r0, [r7, #24]
        break;
 8009ff4:	e008      	b.n	800a008 <UART_SetConfig+0x358>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009ff6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009ffa:	61bb      	str	r3, [r7, #24]
        break;
 8009ffc:	e004      	b.n	800a008 <UART_SetConfig+0x358>
      default:
        pclk = 0U;
 8009ffe:	2300      	movs	r3, #0
 800a000:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800a002:	2301      	movs	r3, #1
 800a004:	77bb      	strb	r3, [r7, #30]
        break;
 800a006:	bf00      	nop
    }

    if (pclk != 0U)
 800a008:	69bb      	ldr	r3, [r7, #24]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d018      	beq.n	800a040 <UART_SetConfig+0x390>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800a00e:	687b      	ldr	r3, [r7, #4]
 800a010:	685b      	ldr	r3, [r3, #4]
 800a012:	085a      	lsrs	r2, r3, #1
 800a014:	69bb      	ldr	r3, [r7, #24]
 800a016:	441a      	add	r2, r3
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	685b      	ldr	r3, [r3, #4]
 800a01c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a020:	b29b      	uxth	r3, r3
 800a022:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800a024:	693b      	ldr	r3, [r7, #16]
 800a026:	2b0f      	cmp	r3, #15
 800a028:	d908      	bls.n	800a03c <UART_SetConfig+0x38c>
 800a02a:	693b      	ldr	r3, [r7, #16]
 800a02c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a030:	d204      	bcs.n	800a03c <UART_SetConfig+0x38c>
      {
        huart->Instance->BRR = usartdiv;
 800a032:	687b      	ldr	r3, [r7, #4]
 800a034:	681b      	ldr	r3, [r3, #0]
 800a036:	693a      	ldr	r2, [r7, #16]
 800a038:	60da      	str	r2, [r3, #12]
 800a03a:	e001      	b.n	800a040 <UART_SetConfig+0x390>
      }
      else
      {
        ret = HAL_ERROR;
 800a03c:	2301      	movs	r3, #1
 800a03e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	2200      	movs	r2, #0
 800a044:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2200      	movs	r2, #0
 800a04a:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800a04c:	7fbb      	ldrb	r3, [r7, #30]
}
 800a04e:	4618      	mov	r0, r3
 800a050:	3720      	adds	r7, #32
 800a052:	46bd      	mov	sp, r7
 800a054:	bd80      	pop	{r7, pc}
 800a056:	bf00      	nop
 800a058:	007a1200 	.word	0x007a1200

0800a05c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800a05c:	b480      	push	{r7}
 800a05e:	b083      	sub	sp, #12
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800a064:	687b      	ldr	r3, [r7, #4]
 800a066:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a068:	f003 0301 	and.w	r3, r3, #1
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d00a      	beq.n	800a086 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	685b      	ldr	r3, [r3, #4]
 800a076:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	430a      	orrs	r2, r1
 800a084:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a08a:	f003 0302 	and.w	r3, r3, #2
 800a08e:	2b00      	cmp	r3, #0
 800a090:	d00a      	beq.n	800a0a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	685b      	ldr	r3, [r3, #4]
 800a098:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	430a      	orrs	r2, r1
 800a0a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0ac:	f003 0304 	and.w	r3, r3, #4
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d00a      	beq.n	800a0ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	681b      	ldr	r3, [r3, #0]
 800a0b8:	685b      	ldr	r3, [r3, #4]
 800a0ba:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	430a      	orrs	r2, r1
 800a0c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0ce:	f003 0308 	and.w	r3, r3, #8
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d00a      	beq.n	800a0ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	685b      	ldr	r3, [r3, #4]
 800a0dc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	430a      	orrs	r2, r1
 800a0ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a0f0:	f003 0310 	and.w	r3, r3, #16
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d00a      	beq.n	800a10e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	689b      	ldr	r3, [r3, #8]
 800a0fe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	430a      	orrs	r2, r1
 800a10c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a112:	f003 0320 	and.w	r3, r3, #32
 800a116:	2b00      	cmp	r3, #0
 800a118:	d00a      	beq.n	800a130 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	681b      	ldr	r3, [r3, #0]
 800a11e:	689b      	ldr	r3, [r3, #8]
 800a120:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	430a      	orrs	r2, r1
 800a12e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a134:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a138:	2b00      	cmp	r3, #0
 800a13a:	d01a      	beq.n	800a172 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	685b      	ldr	r3, [r3, #4]
 800a142:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	430a      	orrs	r2, r1
 800a150:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a156:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a15a:	d10a      	bne.n	800a172 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	685b      	ldr	r3, [r3, #4]
 800a162:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	430a      	orrs	r2, r1
 800a170:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a176:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a17a:	2b00      	cmp	r3, #0
 800a17c:	d00a      	beq.n	800a194 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	685b      	ldr	r3, [r3, #4]
 800a184:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	430a      	orrs	r2, r1
 800a192:	605a      	str	r2, [r3, #4]
  }
}
 800a194:	bf00      	nop
 800a196:	370c      	adds	r7, #12
 800a198:	46bd      	mov	sp, r7
 800a19a:	bc80      	pop	{r7}
 800a19c:	4770      	bx	lr

0800a19e <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800a19e:	b580      	push	{r7, lr}
 800a1a0:	b086      	sub	sp, #24
 800a1a2:	af02      	add	r7, sp, #8
 800a1a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a1ae:	f7fc feaf 	bl	8006f10 <HAL_GetTick>
 800a1b2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	681b      	ldr	r3, [r3, #0]
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	f003 0308 	and.w	r3, r3, #8
 800a1be:	2b08      	cmp	r3, #8
 800a1c0:	d10e      	bne.n	800a1e0 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a1c2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a1c6:	9300      	str	r3, [sp, #0]
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a1d0:	6878      	ldr	r0, [r7, #4]
 800a1d2:	f000 f82d 	bl	800a230 <UART_WaitOnFlagUntilTimeout>
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d001      	beq.n	800a1e0 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a1dc:	2303      	movs	r3, #3
 800a1de:	e023      	b.n	800a228 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800a1e0:	687b      	ldr	r3, [r7, #4]
 800a1e2:	681b      	ldr	r3, [r3, #0]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f003 0304 	and.w	r3, r3, #4
 800a1ea:	2b04      	cmp	r3, #4
 800a1ec:	d10e      	bne.n	800a20c <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a1ee:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800a1f2:	9300      	str	r3, [sp, #0]
 800a1f4:	68fb      	ldr	r3, [r7, #12]
 800a1f6:	2200      	movs	r2, #0
 800a1f8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800a1fc:	6878      	ldr	r0, [r7, #4]
 800a1fe:	f000 f817 	bl	800a230 <UART_WaitOnFlagUntilTimeout>
 800a202:	4603      	mov	r3, r0
 800a204:	2b00      	cmp	r3, #0
 800a206:	d001      	beq.n	800a20c <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800a208:	2303      	movs	r3, #3
 800a20a:	e00d      	b.n	800a228 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	2220      	movs	r2, #32
 800a210:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	2220      	movs	r2, #32
 800a216:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	2200      	movs	r2, #0
 800a21c:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	2200      	movs	r2, #0
 800a222:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800a226:	2300      	movs	r3, #0
}
 800a228:	4618      	mov	r0, r3
 800a22a:	3710      	adds	r7, #16
 800a22c:	46bd      	mov	sp, r7
 800a22e:	bd80      	pop	{r7, pc}

0800a230 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800a230:	b580      	push	{r7, lr}
 800a232:	b09c      	sub	sp, #112	; 0x70
 800a234:	af00      	add	r7, sp, #0
 800a236:	60f8      	str	r0, [r7, #12]
 800a238:	60b9      	str	r1, [r7, #8]
 800a23a:	603b      	str	r3, [r7, #0]
 800a23c:	4613      	mov	r3, r2
 800a23e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a240:	e0a5      	b.n	800a38e <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a242:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a244:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a248:	f000 80a1 	beq.w	800a38e <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a24c:	f7fc fe60 	bl	8006f10 <HAL_GetTick>
 800a250:	4602      	mov	r2, r0
 800a252:	683b      	ldr	r3, [r7, #0]
 800a254:	1ad3      	subs	r3, r2, r3
 800a256:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800a258:	429a      	cmp	r2, r3
 800a25a:	d302      	bcc.n	800a262 <UART_WaitOnFlagUntilTimeout+0x32>
 800a25c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a25e:	2b00      	cmp	r3, #0
 800a260:	d13e      	bne.n	800a2e0 <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a262:	68fb      	ldr	r3, [r7, #12]
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a268:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a26a:	e853 3f00 	ldrex	r3, [r3]
 800a26e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800a270:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a272:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a276:	667b      	str	r3, [r7, #100]	; 0x64
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	461a      	mov	r2, r3
 800a27e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800a280:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a282:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a284:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800a286:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800a288:	e841 2300 	strex	r3, r2, [r1]
 800a28c:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800a28e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800a290:	2b00      	cmp	r3, #0
 800a292:	d1e6      	bne.n	800a262 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	3308      	adds	r3, #8
 800a29a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a29c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a29e:	e853 3f00 	ldrex	r3, [r3]
 800a2a2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a2a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a2a6:	f023 0301 	bic.w	r3, r3, #1
 800a2aa:	663b      	str	r3, [r7, #96]	; 0x60
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	681b      	ldr	r3, [r3, #0]
 800a2b0:	3308      	adds	r3, #8
 800a2b2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a2b4:	64ba      	str	r2, [r7, #72]	; 0x48
 800a2b6:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a2b8:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800a2ba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a2bc:	e841 2300 	strex	r3, r2, [r1]
 800a2c0:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800a2c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d1e5      	bne.n	800a294 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800a2c8:	68fb      	ldr	r3, [r7, #12]
 800a2ca:	2220      	movs	r2, #32
 800a2cc:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	2220      	movs	r2, #32
 800a2d2:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800a2d4:	68fb      	ldr	r3, [r7, #12]
 800a2d6:	2200      	movs	r2, #0
 800a2d8:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800a2dc:	2303      	movs	r3, #3
 800a2de:	e067      	b.n	800a3b0 <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800a2e0:	68fb      	ldr	r3, [r7, #12]
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	f003 0304 	and.w	r3, r3, #4
 800a2ea:	2b00      	cmp	r3, #0
 800a2ec:	d04f      	beq.n	800a38e <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	69db      	ldr	r3, [r3, #28]
 800a2f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a2f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800a2fc:	d147      	bne.n	800a38e <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	681b      	ldr	r3, [r3, #0]
 800a302:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a306:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a30e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a310:	e853 3f00 	ldrex	r3, [r3]
 800a314:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a316:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a318:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800a31c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	681b      	ldr	r3, [r3, #0]
 800a322:	461a      	mov	r2, r3
 800a324:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a326:	637b      	str	r3, [r7, #52]	; 0x34
 800a328:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a32a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a32c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800a32e:	e841 2300 	strex	r3, r2, [r1]
 800a332:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800a334:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a336:	2b00      	cmp	r3, #0
 800a338:	d1e6      	bne.n	800a308 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	3308      	adds	r3, #8
 800a340:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a342:	697b      	ldr	r3, [r7, #20]
 800a344:	e853 3f00 	ldrex	r3, [r3]
 800a348:	613b      	str	r3, [r7, #16]
   return(result);
 800a34a:	693b      	ldr	r3, [r7, #16]
 800a34c:	f023 0301 	bic.w	r3, r3, #1
 800a350:	66bb      	str	r3, [r7, #104]	; 0x68
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	681b      	ldr	r3, [r3, #0]
 800a356:	3308      	adds	r3, #8
 800a358:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800a35a:	623a      	str	r2, [r7, #32]
 800a35c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a35e:	69f9      	ldr	r1, [r7, #28]
 800a360:	6a3a      	ldr	r2, [r7, #32]
 800a362:	e841 2300 	strex	r3, r2, [r1]
 800a366:	61bb      	str	r3, [r7, #24]
   return(result);
 800a368:	69bb      	ldr	r3, [r7, #24]
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d1e5      	bne.n	800a33a <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	2220      	movs	r2, #32
 800a372:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	2220      	movs	r2, #32
 800a378:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	2220      	movs	r2, #32
 800a37e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	2200      	movs	r2, #0
 800a386:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800a38a:	2303      	movs	r3, #3
 800a38c:	e010      	b.n	800a3b0 <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	69da      	ldr	r2, [r3, #28]
 800a394:	68bb      	ldr	r3, [r7, #8]
 800a396:	4013      	ands	r3, r2
 800a398:	68ba      	ldr	r2, [r7, #8]
 800a39a:	429a      	cmp	r2, r3
 800a39c:	bf0c      	ite	eq
 800a39e:	2301      	moveq	r3, #1
 800a3a0:	2300      	movne	r3, #0
 800a3a2:	b2db      	uxtb	r3, r3
 800a3a4:	461a      	mov	r2, r3
 800a3a6:	79fb      	ldrb	r3, [r7, #7]
 800a3a8:	429a      	cmp	r2, r3
 800a3aa:	f43f af4a 	beq.w	800a242 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a3ae:	2300      	movs	r3, #0
}
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	3770      	adds	r7, #112	; 0x70
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	bd80      	pop	{r7, pc}

0800a3b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a3b8:	b480      	push	{r7}
 800a3ba:	b095      	sub	sp, #84	; 0x54
 800a3bc:	af00      	add	r7, sp, #0
 800a3be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a3c8:	e853 3f00 	ldrex	r3, [r3]
 800a3cc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800a3ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3d0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800a3d4:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	461a      	mov	r2, r3
 800a3dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a3de:	643b      	str	r3, [r7, #64]	; 0x40
 800a3e0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3e2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800a3e4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800a3e6:	e841 2300 	strex	r3, r2, [r1]
 800a3ea:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800a3ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d1e6      	bne.n	800a3c0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	3308      	adds	r3, #8
 800a3f8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3fa:	6a3b      	ldr	r3, [r7, #32]
 800a3fc:	e853 3f00 	ldrex	r3, [r3]
 800a400:	61fb      	str	r3, [r7, #28]
   return(result);
 800a402:	69fb      	ldr	r3, [r7, #28]
 800a404:	f023 0301 	bic.w	r3, r3, #1
 800a408:	64bb      	str	r3, [r7, #72]	; 0x48
 800a40a:	687b      	ldr	r3, [r7, #4]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	3308      	adds	r3, #8
 800a410:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800a412:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a414:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a416:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a418:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a41a:	e841 2300 	strex	r3, r2, [r1]
 800a41e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800a420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a422:	2b00      	cmp	r3, #0
 800a424:	d1e5      	bne.n	800a3f2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a42a:	2b01      	cmp	r3, #1
 800a42c:	d118      	bne.n	800a460 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	e853 3f00 	ldrex	r3, [r3]
 800a43a:	60bb      	str	r3, [r7, #8]
   return(result);
 800a43c:	68bb      	ldr	r3, [r7, #8]
 800a43e:	f023 0310 	bic.w	r3, r3, #16
 800a442:	647b      	str	r3, [r7, #68]	; 0x44
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	681b      	ldr	r3, [r3, #0]
 800a448:	461a      	mov	r2, r3
 800a44a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a44c:	61bb      	str	r3, [r7, #24]
 800a44e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a450:	6979      	ldr	r1, [r7, #20]
 800a452:	69ba      	ldr	r2, [r7, #24]
 800a454:	e841 2300 	strex	r3, r2, [r1]
 800a458:	613b      	str	r3, [r7, #16]
   return(result);
 800a45a:	693b      	ldr	r3, [r7, #16]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d1e6      	bne.n	800a42e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	2220      	movs	r2, #32
 800a464:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	2200      	movs	r2, #0
 800a46a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	2200      	movs	r2, #0
 800a470:	665a      	str	r2, [r3, #100]	; 0x64
}
 800a472:	bf00      	nop
 800a474:	3754      	adds	r7, #84	; 0x54
 800a476:	46bd      	mov	sp, r7
 800a478:	bc80      	pop	{r7}
 800a47a:	4770      	bx	lr

0800a47c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a47c:	b580      	push	{r7, lr}
 800a47e:	b084      	sub	sp, #16
 800a480:	af00      	add	r7, sp, #0
 800a482:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a488:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	2200      	movs	r2, #0
 800a48e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	2200      	movs	r2, #0
 800a496:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a49a:	68f8      	ldr	r0, [r7, #12]
 800a49c:	f7ff fbf3 	bl	8009c86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a4a0:	bf00      	nop
 800a4a2:	3710      	adds	r7, #16
 800a4a4:	46bd      	mov	sp, r7
 800a4a6:	bd80      	pop	{r7, pc}

0800a4a8 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b088      	sub	sp, #32
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	e853 3f00 	ldrex	r3, [r3]
 800a4bc:	60bb      	str	r3, [r7, #8]
   return(result);
 800a4be:	68bb      	ldr	r3, [r7, #8]
 800a4c0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a4c4:	61fb      	str	r3, [r7, #28]
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	681b      	ldr	r3, [r3, #0]
 800a4ca:	461a      	mov	r2, r3
 800a4cc:	69fb      	ldr	r3, [r7, #28]
 800a4ce:	61bb      	str	r3, [r7, #24]
 800a4d0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4d2:	6979      	ldr	r1, [r7, #20]
 800a4d4:	69ba      	ldr	r2, [r7, #24]
 800a4d6:	e841 2300 	strex	r3, r2, [r1]
 800a4da:	613b      	str	r3, [r7, #16]
   return(result);
 800a4dc:	693b      	ldr	r3, [r7, #16]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d1e6      	bne.n	800a4b0 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	2220      	movs	r2, #32
 800a4e6:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a4ee:	6878      	ldr	r0, [r7, #4]
 800a4f0:	f7ff fbc0 	bl	8009c74 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a4f4:	bf00      	nop
 800a4f6:	3720      	adds	r7, #32
 800a4f8:	46bd      	mov	sp, r7
 800a4fa:	bd80      	pop	{r7, pc}

0800a4fc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a4fc:	b480      	push	{r7}
 800a4fe:	b083      	sub	sp, #12
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a504:	bf00      	nop
 800a506:	370c      	adds	r7, #12
 800a508:	46bd      	mov	sp, r7
 800a50a:	bc80      	pop	{r7}
 800a50c:	4770      	bx	lr
	...

0800a510 <Ea_Init>:
/**
  * @brief	Ea module initialization function
  * @return	None
  */
void Ea_Init(void)
{
 800a510:	b480      	push	{r7}
 800a512:	af00      	add	r7, sp, #0

	/* Set initialization flag to done */
	g_Ea_InitDone_b = TRUE;
 800a514:	4b03      	ldr	r3, [pc, #12]	; (800a524 <Ea_Init+0x14>)
 800a516:	2201      	movs	r2, #1
 800a518:	701a      	strb	r2, [r3, #0]
}
 800a51a:	bf00      	nop
 800a51c:	46bd      	mov	sp, r7
 800a51e:	bc80      	pop	{r7}
 800a520:	4770      	bx	lr
 800a522:	bf00      	nop
 800a524:	200001bc 	.word	0x200001bc

0800a528 <Ea_Read>:
  * @param	BlockId		ID of the block to be read
  * @param  data		Pointer to the buffer where read data is stored
  * @return	None
  */
void Ea_Read(uint16 Block_Id, uint8 *data)
{
 800a528:	b580      	push	{r7, lr}
 800a52a:	b084      	sub	sp, #16
 800a52c:	af02      	add	r7, sp, #8
 800a52e:	4603      	mov	r3, r0
 800a530:	6039      	str	r1, [r7, #0]
 800a532:	80fb      	strh	r3, [r7, #6]
	if(Block_Id < EA_FRAM_MAX_BLOCKS)
 800a534:	88fb      	ldrh	r3, [r7, #6]
 800a536:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a53a:	d20b      	bcs.n	800a554 <Ea_Read+0x2c>
	{
		HAL_I2C_Mem_Read_DMA(&hi2c1, (uint16_t)EA_FRAM_HW_ADDR, EA_FRAM_ADDRESS_OFFSET(Block_Id), I2C_MEMADD_SIZE_16BIT, data, EA_FRAM_BLOCK_SIZE);
 800a53c:	88fb      	ldrh	r3, [r7, #6]
 800a53e:	015b      	lsls	r3, r3, #5
 800a540:	b29a      	uxth	r2, r3
 800a542:	2320      	movs	r3, #32
 800a544:	9301      	str	r3, [sp, #4]
 800a546:	683b      	ldr	r3, [r7, #0]
 800a548:	9300      	str	r3, [sp, #0]
 800a54a:	2302      	movs	r3, #2
 800a54c:	21a0      	movs	r1, #160	; 0xa0
 800a54e:	4803      	ldr	r0, [pc, #12]	; (800a55c <Ea_Read+0x34>)
 800a550:	f7fa ffcc 	bl	80054ec <HAL_I2C_Mem_Read_DMA>
	}
}
 800a554:	bf00      	nop
 800a556:	3708      	adds	r7, #8
 800a558:	46bd      	mov	sp, r7
 800a55a:	bd80      	pop	{r7, pc}
 800a55c:	20000254 	.word	0x20000254

0800a560 <Ea_Write>:
  * @param	BlockId		ID of the block to be written
  * @param  data		Pointer to the data to be written
  * @return	None
  */
void Ea_Write(uint16 Block_Id, uint8 *data)
{
 800a560:	b580      	push	{r7, lr}
 800a562:	b084      	sub	sp, #16
 800a564:	af02      	add	r7, sp, #8
 800a566:	4603      	mov	r3, r0
 800a568:	6039      	str	r1, [r7, #0]
 800a56a:	80fb      	strh	r3, [r7, #6]
	if(Block_Id < EA_FRAM_MAX_BLOCKS)
 800a56c:	88fb      	ldrh	r3, [r7, #6]
 800a56e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a572:	d20b      	bcs.n	800a58c <Ea_Write+0x2c>
	{
		HAL_I2C_Mem_Write_DMA(&hi2c1, (uint16_t)EA_FRAM_HW_ADDR, EA_FRAM_ADDRESS_OFFSET(Block_Id), I2C_MEMADD_SIZE_16BIT, data, EA_FRAM_BLOCK_SIZE);
 800a574:	88fb      	ldrh	r3, [r7, #6]
 800a576:	015b      	lsls	r3, r3, #5
 800a578:	b29a      	uxth	r2, r3
 800a57a:	2320      	movs	r3, #32
 800a57c:	9301      	str	r3, [sp, #4]
 800a57e:	683b      	ldr	r3, [r7, #0]
 800a580:	9300      	str	r3, [sp, #0]
 800a582:	2302      	movs	r3, #2
 800a584:	21a0      	movs	r1, #160	; 0xa0
 800a586:	4803      	ldr	r0, [pc, #12]	; (800a594 <Ea_Write+0x34>)
 800a588:	f7fa feba 	bl	8005300 <HAL_I2C_Mem_Write_DMA>
	}
}
 800a58c:	bf00      	nop
 800a58e:	3708      	adds	r7, #8
 800a590:	46bd      	mov	sp, r7
 800a592:	bd80      	pop	{r7, pc}
 800a594:	20000254 	.word	0x20000254

0800a598 <NvM_Init>:
/**
  * @brief	NvM module initialization function
  * @return	None
  */
void NvM_Init(void)
{
 800a598:	b480      	push	{r7}
 800a59a:	af00      	add	r7, sp, #0
	g_NvM_State_e = NVM_STATE_INIT;
 800a59c:	4b04      	ldr	r3, [pc, #16]	; (800a5b0 <NvM_Init+0x18>)
 800a59e:	2200      	movs	r2, #0
 800a5a0:	701a      	strb	r2, [r3, #0]
	/* Set initialization flag to done */
	g_NvM_InitDone_b = TRUE;
 800a5a2:	4b04      	ldr	r3, [pc, #16]	; (800a5b4 <NvM_Init+0x1c>)
 800a5a4:	2201      	movs	r2, #1
 800a5a6:	701a      	strb	r2, [r3, #0]
}
 800a5a8:	bf00      	nop
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	bc80      	pop	{r7}
 800a5ae:	4770      	bx	lr
 800a5b0:	200001be 	.word	0x200001be
 800a5b4:	200001bd 	.word	0x200001bd

0800a5b8 <NvM_MainFunction>:
/**
  * @brief	NvM module main function (runs in task)
  * @return	None
  */
void NvM_MainFunction(void)
{
 800a5b8:	b480      	push	{r7}
 800a5ba:	af00      	add	r7, sp, #0
	/* Check if initialization is done */
	if(FALSE != g_NvM_InitDone_b)
 800a5bc:	4b0f      	ldr	r3, [pc, #60]	; (800a5fc <NvM_MainFunction+0x44>)
 800a5be:	781b      	ldrb	r3, [r3, #0]
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d012      	beq.n	800a5ea <NvM_MainFunction+0x32>
	{
		switch(g_NvM_State_e)
 800a5c4:	4b0e      	ldr	r3, [pc, #56]	; (800a600 <NvM_MainFunction+0x48>)
 800a5c6:	781b      	ldrb	r3, [r3, #0]
 800a5c8:	2b04      	cmp	r3, #4
 800a5ca:	dc10      	bgt.n	800a5ee <NvM_MainFunction+0x36>
 800a5cc:	2b02      	cmp	r3, #2
 800a5ce:	da08      	bge.n	800a5e2 <NvM_MainFunction+0x2a>
 800a5d0:	2b00      	cmp	r3, #0
 800a5d2:	d002      	beq.n	800a5da <NvM_MainFunction+0x22>
 800a5d4:	2b01      	cmp	r3, #1
 800a5d6:	d00c      	beq.n	800a5f2 <NvM_MainFunction+0x3a>
			case NVM_STATE_SHUTDOWN:
			case NVM_STATE_ERROR:
			default:
			{

			}break;
 800a5d8:	e009      	b.n	800a5ee <NvM_MainFunction+0x36>
				g_NvM_State_e = NVM_STATE_READALL;
 800a5da:	4b09      	ldr	r3, [pc, #36]	; (800a600 <NvM_MainFunction+0x48>)
 800a5dc:	2204      	movs	r2, #4
 800a5de:	701a      	strb	r2, [r3, #0]
			}break;
 800a5e0:	e008      	b.n	800a5f4 <NvM_MainFunction+0x3c>
				g_NvM_State_e = NVM_STATE_READY;
 800a5e2:	4b07      	ldr	r3, [pc, #28]	; (800a600 <NvM_MainFunction+0x48>)
 800a5e4:	2201      	movs	r2, #1
 800a5e6:	701a      	strb	r2, [r3, #0]
			}break;
 800a5e8:	e004      	b.n	800a5f4 <NvM_MainFunction+0x3c>
		}
	}
 800a5ea:	bf00      	nop
 800a5ec:	e002      	b.n	800a5f4 <NvM_MainFunction+0x3c>
			}break;
 800a5ee:	bf00      	nop
 800a5f0:	e000      	b.n	800a5f4 <NvM_MainFunction+0x3c>
			}break;
 800a5f2:	bf00      	nop
}
 800a5f4:	bf00      	nop
 800a5f6:	46bd      	mov	sp, r7
 800a5f8:	bc80      	pop	{r7}
 800a5fa:	4770      	bx	lr
 800a5fc:	200001bd 	.word	0x200001bd
 800a600:	200001be 	.word	0x200001be

0800a604 <NvM_WriteBlock>:
  * @param	BlockId		ID of the block to be written
  * @param  NvM_SrcPtr	Pointer to the data to be written
  * @return	None
  */
void NvM_WriteBlock(uint16 BlockId, uint8 *NvM_SrcPtr)
{
 800a604:	b580      	push	{r7, lr}
 800a606:	b082      	sub	sp, #8
 800a608:	af00      	add	r7, sp, #0
 800a60a:	4603      	mov	r3, r0
 800a60c:	6039      	str	r1, [r7, #0]
 800a60e:	80fb      	strh	r3, [r7, #6]
	/* Call FRAM block write function */
	Ea_Write(BlockId, NvM_SrcPtr);
 800a610:	88fb      	ldrh	r3, [r7, #6]
 800a612:	6839      	ldr	r1, [r7, #0]
 800a614:	4618      	mov	r0, r3
 800a616:	f7ff ffa3 	bl	800a560 <Ea_Write>
}
 800a61a:	bf00      	nop
 800a61c:	3708      	adds	r7, #8
 800a61e:	46bd      	mov	sp, r7
 800a620:	bd80      	pop	{r7, pc}

0800a622 <NvM_ReadBlock>:
  * @param	BlockId		ID of the block to be read
  * @param  NvM_SrcPtr	Pointer to the data to be read
  * @return	None
  */
void NvM_ReadBlock(uint16 BlockId, uint8 *NvM_SrcPtr)
{
 800a622:	b580      	push	{r7, lr}
 800a624:	b082      	sub	sp, #8
 800a626:	af00      	add	r7, sp, #0
 800a628:	4603      	mov	r3, r0
 800a62a:	6039      	str	r1, [r7, #0]
 800a62c:	80fb      	strh	r3, [r7, #6]
	/* Call FRAM block read function */
	Ea_Read(BlockId, NvM_SrcPtr);
 800a62e:	88fb      	ldrh	r3, [r7, #6]
 800a630:	6839      	ldr	r1, [r7, #0]
 800a632:	4618      	mov	r0, r3
 800a634:	f7ff ff78 	bl	800a528 <Ea_Read>
}
 800a638:	bf00      	nop
 800a63a:	3708      	adds	r7, #8
 800a63c:	46bd      	mov	sp, r7
 800a63e:	bd80      	pop	{r7, pc}

0800a640 <BswM_Init>:
static void MX_SPI3_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_USART2_UART_Init(void);

void BswM_Init(void)
{
 800a640:	b580      	push	{r7, lr}
 800a642:	af00      	add	r7, sp, #0
	/* Init MCal drivers */
	SystemClock_Config();
 800a644:	f000 f880 	bl	800a748 <SystemClock_Config>
	MX_DMA_Init();
 800a648:	f000 f8e4 	bl	800a814 <MX_DMA_Init>
	MX_GPIO_Init();
 800a64c:	f000 fa5e 	bl	800ab0c <MX_GPIO_Init>
	MX_ADC1_Init();
 800a650:	f000 f90e 	bl	800a870 <MX_ADC1_Init>
	MX_I2C1_Init();
 800a654:	f000 f97c 	bl	800a950 <MX_I2C1_Init>
	MX_SPI3_Init();
 800a658:	f000 f9ba 	bl	800a9d0 <MX_SPI3_Init>
	MX_USART1_UART_Init();
 800a65c:	f000 f9f6 	bl	800aa4c <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 800a660:	f000 fa24 	bl	800aaac <MX_USART2_UART_Init>
	Gpt_Init();
 800a664:	f7f8 ff7e 	bl	8003564 <Gpt_Init>

	/* Init Cdd drivers */
	Cdd_Servo_Driver_Init();
 800a668:	f7f6 feba 	bl	80013e0 <Cdd_Servo_Driver_Init>
	Cdd_Ultrasonic_Driver_Init();
 800a66c:	f7f7 f9f4 	bl	8001a58 <Cdd_Ultrasonic_Driver_Init>
	/* Init system services */
	Tm_Init();
 800a670:	f000 fd2a 	bl	800b0c8 <Tm_Init>

}
 800a674:	bf00      	nop
 800a676:	bd80      	pop	{r7, pc}

0800a678 <BswM_MainFunction>:

void BswM_MainFunction(void)
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	af00      	add	r7, sp, #0
	/* Start ADC AN1 conversion */
	HAL_ADC_Start_DMA(&hadc1, (uint32 *)adc_val, adc_len);
 800a67c:	4b04      	ldr	r3, [pc, #16]	; (800a690 <BswM_MainFunction+0x18>)
 800a67e:	681b      	ldr	r3, [r3, #0]
 800a680:	461a      	mov	r2, r3
 800a682:	4904      	ldr	r1, [pc, #16]	; (800a694 <BswM_MainFunction+0x1c>)
 800a684:	4804      	ldr	r0, [pc, #16]	; (800a698 <BswM_MainFunction+0x20>)
 800a686:	f7f7 fd43 	bl	8002110 <HAL_ADC_Start_DMA>

}
 800a68a:	bf00      	nop
 800a68c:	bd80      	pop	{r7, pc}
 800a68e:	bf00      	nop
 800a690:	2000000c 	.word	0x2000000c
 800a694:	200004ec 	.word	0x200004ec
 800a698:	200001c0 	.word	0x200001c0

0800a69c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800a69c:	b580      	push	{r7, lr}
 800a69e:	b082      	sub	sp, #8
 800a6a0:	af00      	add	r7, sp, #0
 800a6a2:	6078      	str	r0, [r7, #4]
	/* Convert ADC value to Voltage (mV) */
	ADC_AN0_Voltage = (uint16)((adc_val[0]*3300u)/4095u);
 800a6a4:	4b0d      	ldr	r3, [pc, #52]	; (800a6dc <HAL_ADC_ConvCpltCallback+0x40>)
 800a6a6:	881b      	ldrh	r3, [r3, #0]
 800a6a8:	b29b      	uxth	r3, r3
 800a6aa:	461a      	mov	r2, r3
 800a6ac:	f640 43e4 	movw	r3, #3300	; 0xce4
 800a6b0:	fb03 f202 	mul.w	r2, r3, r2
 800a6b4:	4b0a      	ldr	r3, [pc, #40]	; (800a6e0 <HAL_ADC_ConvCpltCallback+0x44>)
 800a6b6:	fba3 1302 	umull	r1, r3, r3, r2
 800a6ba:	1ad2      	subs	r2, r2, r3
 800a6bc:	0852      	lsrs	r2, r2, #1
 800a6be:	4413      	add	r3, r2
 800a6c0:	0adb      	lsrs	r3, r3, #11
 800a6c2:	b29a      	uxth	r2, r3
 800a6c4:	4b07      	ldr	r3, [pc, #28]	; (800a6e4 <HAL_ADC_ConvCpltCallback+0x48>)
 800a6c6:	801a      	strh	r2, [r3, #0]
	Rte_Write_ADC_AN0_Voltage_u16(ADC_AN0_Voltage);
 800a6c8:	4b06      	ldr	r3, [pc, #24]	; (800a6e4 <HAL_ADC_ConvCpltCallback+0x48>)
 800a6ca:	881b      	ldrh	r3, [r3, #0]
 800a6cc:	b29b      	uxth	r3, r3
 800a6ce:	4618      	mov	r0, r3
 800a6d0:	f000 fe6c 	bl	800b3ac <Rte_Write_AN0_Voltage_u16>
}
 800a6d4:	bf00      	nop
 800a6d6:	3708      	adds	r7, #8
 800a6d8:	46bd      	mov	sp, r7
 800a6da:	bd80      	pop	{r7, pc}
 800a6dc:	200004ec 	.word	0x200004ec
 800a6e0:	00100101 	.word	0x00100101
 800a6e4:	200004ee 	.word	0x200004ee

0800a6e8 <HAL_I2C_MemTxCpltCallback>:


/* USER CODE BEGIN 4 */
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 800a6e8:	b480      	push	{r7}
 800a6ea:	b083      	sub	sp, #12
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
	I2cTxCnt++;
 800a6f0:	4b04      	ldr	r3, [pc, #16]	; (800a704 <HAL_I2C_MemTxCpltCallback+0x1c>)
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	3301      	adds	r3, #1
 800a6f6:	4a03      	ldr	r2, [pc, #12]	; (800a704 <HAL_I2C_MemTxCpltCallback+0x1c>)
 800a6f8:	6013      	str	r3, [r2, #0]
}
 800a6fa:	bf00      	nop
 800a6fc:	370c      	adds	r7, #12
 800a6fe:	46bd      	mov	sp, r7
 800a700:	bc80      	pop	{r7}
 800a702:	4770      	bx	lr
 800a704:	200004f4 	.word	0x200004f4

0800a708 <HAL_I2C_MemRxCpltCallback>:

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *I2cHandle)
{
 800a708:	b480      	push	{r7}
 800a70a:	b083      	sub	sp, #12
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	6078      	str	r0, [r7, #4]
	I2cRxCnt++;
 800a710:	4b04      	ldr	r3, [pc, #16]	; (800a724 <HAL_I2C_MemRxCpltCallback+0x1c>)
 800a712:	681b      	ldr	r3, [r3, #0]
 800a714:	3301      	adds	r3, #1
 800a716:	4a03      	ldr	r2, [pc, #12]	; (800a724 <HAL_I2C_MemRxCpltCallback+0x1c>)
 800a718:	6013      	str	r3, [r2, #0]
}
 800a71a:	bf00      	nop
 800a71c:	370c      	adds	r7, #12
 800a71e:	46bd      	mov	sp, r7
 800a720:	bc80      	pop	{r7}
 800a722:	4770      	bx	lr
 800a724:	200004f0 	.word	0x200004f0

0800a728 <HAL_I2C_ErrorCallback>:

void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *I2cHandle)
{
 800a728:	b580      	push	{r7, lr}
 800a72a:	b082      	sub	sp, #8
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
  /** Error_Handler() function is called when error occurs.
    * 1- When Slave don't acknowledge it's address, Master restarts communication.
    * 2- When Master don't acknowledge the last data transferred, Slave don't care in this example.
    */
  if (HAL_I2C_GetError(I2cHandle) != HAL_I2C_ERROR_AF)
 800a730:	6878      	ldr	r0, [r7, #4]
 800a732:	f7fb f830 	bl	8005796 <HAL_I2C_GetError>
 800a736:	4603      	mov	r3, r0
 800a738:	2b04      	cmp	r3, #4
 800a73a:	d001      	beq.n	800a740 <HAL_I2C_ErrorCallback+0x18>
  {
    Error_Handler();
 800a73c:	f000 fa54 	bl	800abe8 <Error_Handler>
  }
}
 800a740:	bf00      	nop
 800a742:	3708      	adds	r7, #8
 800a744:	46bd      	mov	sp, r7
 800a746:	bd80      	pop	{r7, pc}

0800a748 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
static void SystemClock_Config(void)
{
 800a748:	b580      	push	{r7, lr}
 800a74a:	b0a6      	sub	sp, #152	; 0x98
 800a74c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800a74e:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800a752:	2228      	movs	r2, #40	; 0x28
 800a754:	2100      	movs	r1, #0
 800a756:	4618      	mov	r0, r3
 800a758:	f000 fe76 	bl	800b448 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800a75c:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800a760:	2200      	movs	r2, #0
 800a762:	601a      	str	r2, [r3, #0]
 800a764:	605a      	str	r2, [r3, #4]
 800a766:	609a      	str	r2, [r3, #8]
 800a768:	60da      	str	r2, [r3, #12]
 800a76a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a76c:	1d3b      	adds	r3, r7, #4
 800a76e:	2258      	movs	r2, #88	; 0x58
 800a770:	2100      	movs	r1, #0
 800a772:	4618      	mov	r0, r3
 800a774:	f000 fe68 	bl	800b448 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800a778:	2302      	movs	r3, #2
 800a77a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800a77c:	2301      	movs	r3, #1
 800a77e:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800a780:	2310      	movs	r3, #16
 800a782:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a786:	2302      	movs	r3, #2
 800a788:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800a78c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800a790:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800a794:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800a798:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800a79c:	2300      	movs	r3, #0
 800a79e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a7a2:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800a7a6:	4618      	mov	r0, r3
 800a7a8:	f7fc ff14 	bl	80075d4 <HAL_RCC_OscConfig>
 800a7ac:	4603      	mov	r3, r0
 800a7ae:	2b00      	cmp	r3, #0
 800a7b0:	d001      	beq.n	800a7b6 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800a7b2:	f000 fa19 	bl	800abe8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a7b6:	230f      	movs	r3, #15
 800a7b8:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a7ba:	2302      	movs	r3, #2
 800a7bc:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800a7be:	2300      	movs	r3, #0
 800a7c0:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800a7c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a7c6:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800a7c8:	2300      	movs	r3, #0
 800a7ca:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800a7cc:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 800a7d0:	2102      	movs	r1, #2
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	f7fd ff52 	bl	800867c <HAL_RCC_ClockConfig>
 800a7d8:	4603      	mov	r3, r0
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d001      	beq.n	800a7e2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800a7de:	f000 fa03 	bl	800abe8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 800a7e2:	23a3      	movs	r3, #163	; 0xa3
 800a7e4:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_ADC12;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800a7e6:	2300      	movs	r3, #0
 800a7e8:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800a7ea:	2300      	movs	r3, #0
 800a7ec:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 800a7ee:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a7f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_SYSCLK;
 800a7f4:	2310      	movs	r3, #16
 800a7f6:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a7f8:	1d3b      	adds	r3, r7, #4
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	f7fe f972 	bl	8008ae4 <HAL_RCCEx_PeriphCLKConfig>
 800a800:	4603      	mov	r3, r0
 800a802:	2b00      	cmp	r3, #0
 800a804:	d001      	beq.n	800a80a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800a806:	f000 f9ef 	bl	800abe8 <Error_Handler>
  }
}
 800a80a:	bf00      	nop
 800a80c:	3798      	adds	r7, #152	; 0x98
 800a80e:	46bd      	mov	sp, r7
 800a810:	bd80      	pop	{r7, pc}
	...

0800a814 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b082      	sub	sp, #8
 800a818:	af00      	add	r7, sp, #0
	  /* DMA controller clock enable */
	  __HAL_RCC_DMA1_CLK_ENABLE();
 800a81a:	4b14      	ldr	r3, [pc, #80]	; (800a86c <MX_DMA_Init+0x58>)
 800a81c:	695b      	ldr	r3, [r3, #20]
 800a81e:	4a13      	ldr	r2, [pc, #76]	; (800a86c <MX_DMA_Init+0x58>)
 800a820:	f043 0301 	orr.w	r3, r3, #1
 800a824:	6153      	str	r3, [r2, #20]
 800a826:	4b11      	ldr	r3, [pc, #68]	; (800a86c <MX_DMA_Init+0x58>)
 800a828:	695b      	ldr	r3, [r3, #20]
 800a82a:	f003 0301 	and.w	r3, r3, #1
 800a82e:	607b      	str	r3, [r7, #4]
 800a830:	687b      	ldr	r3, [r7, #4]

	  /* DMA interrupt init */
	  /* DMA1_Channel1_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800a832:	2200      	movs	r2, #0
 800a834:	2100      	movs	r1, #0
 800a836:	200b      	movs	r0, #11
 800a838:	f7fc fc4b 	bl	80070d2 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800a83c:	200b      	movs	r0, #11
 800a83e:	f7fc fc64 	bl	800710a <HAL_NVIC_EnableIRQ>
	  /* DMA1_Channel6_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 800a842:	2200      	movs	r2, #0
 800a844:	2100      	movs	r1, #0
 800a846:	2010      	movs	r0, #16
 800a848:	f7fc fc43 	bl	80070d2 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800a84c:	2010      	movs	r0, #16
 800a84e:	f7fc fc5c 	bl	800710a <HAL_NVIC_EnableIRQ>
	  /* DMA1_Channel7_IRQn interrupt configuration */
	  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 800a852:	2200      	movs	r2, #0
 800a854:	2100      	movs	r1, #0
 800a856:	2011      	movs	r0, #17
 800a858:	f7fc fc3b 	bl	80070d2 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800a85c:	2011      	movs	r0, #17
 800a85e:	f7fc fc54 	bl	800710a <HAL_NVIC_EnableIRQ>
}
 800a862:	bf00      	nop
 800a864:	3708      	adds	r7, #8
 800a866:	46bd      	mov	sp, r7
 800a868:	bd80      	pop	{r7, pc}
 800a86a:	bf00      	nop
 800a86c:	40021000 	.word	0x40021000

0800a870 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800a870:	b580      	push	{r7, lr}
 800a872:	b08a      	sub	sp, #40	; 0x28
 800a874:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN ADC1_Init 0 */

	  /* USER CODE END ADC1_Init 0 */

	  ADC_MultiModeTypeDef multimode = {0};
 800a876:	f107 031c 	add.w	r3, r7, #28
 800a87a:	2200      	movs	r2, #0
 800a87c:	601a      	str	r2, [r3, #0]
 800a87e:	605a      	str	r2, [r3, #4]
 800a880:	609a      	str	r2, [r3, #8]
	  ADC_ChannelConfTypeDef sConfig = {0};
 800a882:	1d3b      	adds	r3, r7, #4
 800a884:	2200      	movs	r2, #0
 800a886:	601a      	str	r2, [r3, #0]
 800a888:	605a      	str	r2, [r3, #4]
 800a88a:	609a      	str	r2, [r3, #8]
 800a88c:	60da      	str	r2, [r3, #12]
 800a88e:	611a      	str	r2, [r3, #16]
 800a890:	615a      	str	r2, [r3, #20]

	  /* USER CODE END ADC1_Init 1 */

	  /** Common config
	  */
	  hadc1.Instance = ADC1;
 800a892:	4b2e      	ldr	r3, [pc, #184]	; (800a94c <MX_ADC1_Init+0xdc>)
 800a894:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800a898:	601a      	str	r2, [r3, #0]
	  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 800a89a:	4b2c      	ldr	r3, [pc, #176]	; (800a94c <MX_ADC1_Init+0xdc>)
 800a89c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800a8a0:	605a      	str	r2, [r3, #4]
	  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800a8a2:	4b2a      	ldr	r3, [pc, #168]	; (800a94c <MX_ADC1_Init+0xdc>)
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	609a      	str	r2, [r3, #8]
	  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800a8a8:	4b28      	ldr	r3, [pc, #160]	; (800a94c <MX_ADC1_Init+0xdc>)
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	611a      	str	r2, [r3, #16]
	  hadc1.Init.ContinuousConvMode = DISABLE;
 800a8ae:	4b27      	ldr	r3, [pc, #156]	; (800a94c <MX_ADC1_Init+0xdc>)
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	765a      	strb	r2, [r3, #25]
	  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800a8b4:	4b25      	ldr	r3, [pc, #148]	; (800a94c <MX_ADC1_Init+0xdc>)
 800a8b6:	2200      	movs	r2, #0
 800a8b8:	f883 2020 	strb.w	r2, [r3, #32]
	  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800a8bc:	4b23      	ldr	r3, [pc, #140]	; (800a94c <MX_ADC1_Init+0xdc>)
 800a8be:	2200      	movs	r2, #0
 800a8c0:	62da      	str	r2, [r3, #44]	; 0x2c
	  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800a8c2:	4b22      	ldr	r3, [pc, #136]	; (800a94c <MX_ADC1_Init+0xdc>)
 800a8c4:	2201      	movs	r2, #1
 800a8c6:	629a      	str	r2, [r3, #40]	; 0x28
	  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800a8c8:	4b20      	ldr	r3, [pc, #128]	; (800a94c <MX_ADC1_Init+0xdc>)
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	60da      	str	r2, [r3, #12]
	  hadc1.Init.NbrOfConversion = 1;
 800a8ce:	4b1f      	ldr	r3, [pc, #124]	; (800a94c <MX_ADC1_Init+0xdc>)
 800a8d0:	2201      	movs	r2, #1
 800a8d2:	61da      	str	r2, [r3, #28]
	  hadc1.Init.DMAContinuousRequests = ENABLE;
 800a8d4:	4b1d      	ldr	r3, [pc, #116]	; (800a94c <MX_ADC1_Init+0xdc>)
 800a8d6:	2201      	movs	r2, #1
 800a8d8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800a8dc:	4b1b      	ldr	r3, [pc, #108]	; (800a94c <MX_ADC1_Init+0xdc>)
 800a8de:	2204      	movs	r2, #4
 800a8e0:	615a      	str	r2, [r3, #20]
	  hadc1.Init.LowPowerAutoWait = DISABLE;
 800a8e2:	4b1a      	ldr	r3, [pc, #104]	; (800a94c <MX_ADC1_Init+0xdc>)
 800a8e4:	2200      	movs	r2, #0
 800a8e6:	761a      	strb	r2, [r3, #24]
	  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800a8e8:	4b18      	ldr	r3, [pc, #96]	; (800a94c <MX_ADC1_Init+0xdc>)
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	635a      	str	r2, [r3, #52]	; 0x34
	  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800a8ee:	4817      	ldr	r0, [pc, #92]	; (800a94c <MX_ADC1_Init+0xdc>)
 800a8f0:	f7f7 fa14 	bl	8001d1c <HAL_ADC_Init>
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d001      	beq.n	800a8fe <MX_ADC1_Init+0x8e>
	  {
	    Error_Handler();
 800a8fa:	f000 f975 	bl	800abe8 <Error_Handler>
	  }

	  /** Configure the ADC multi-mode
	  */
	  multimode.Mode = ADC_MODE_INDEPENDENT;
 800a8fe:	2300      	movs	r3, #0
 800a900:	61fb      	str	r3, [r7, #28]
	  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800a902:	f107 031c 	add.w	r3, r7, #28
 800a906:	4619      	mov	r1, r3
 800a908:	4810      	ldr	r0, [pc, #64]	; (800a94c <MX_ADC1_Init+0xdc>)
 800a90a:	f7f8 f809 	bl	8002920 <HAL_ADCEx_MultiModeConfigChannel>
 800a90e:	4603      	mov	r3, r0
 800a910:	2b00      	cmp	r3, #0
 800a912:	d001      	beq.n	800a918 <MX_ADC1_Init+0xa8>
	  {
	    Error_Handler();
 800a914:	f000 f968 	bl	800abe8 <Error_Handler>
	  }

	  /** Configure Regular Channel
	  */
	  sConfig.Channel = ADC_CHANNEL_1;
 800a918:	2301      	movs	r3, #1
 800a91a:	607b      	str	r3, [r7, #4]
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 800a91c:	2301      	movs	r3, #1
 800a91e:	60bb      	str	r3, [r7, #8]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800a920:	2300      	movs	r3, #0
 800a922:	613b      	str	r3, [r7, #16]
	  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800a924:	2300      	movs	r3, #0
 800a926:	60fb      	str	r3, [r7, #12]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800a928:	2300      	movs	r3, #0
 800a92a:	617b      	str	r3, [r7, #20]
	  sConfig.Offset = 0;
 800a92c:	2300      	movs	r3, #0
 800a92e:	61bb      	str	r3, [r7, #24]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800a930:	1d3b      	adds	r3, r7, #4
 800a932:	4619      	mov	r1, r3
 800a934:	4805      	ldr	r0, [pc, #20]	; (800a94c <MX_ADC1_Init+0xdc>)
 800a936:	f7f7 fd07 	bl	8002348 <HAL_ADC_ConfigChannel>
 800a93a:	4603      	mov	r3, r0
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d001      	beq.n	800a944 <MX_ADC1_Init+0xd4>
	  {
	    Error_Handler();
 800a940:	f000 f952 	bl	800abe8 <Error_Handler>
	  }
	  /* USER CODE BEGIN ADC1_Init 2 */

	  /* USER CODE END ADC1_Init 2 */

}
 800a944:	bf00      	nop
 800a946:	3728      	adds	r7, #40	; 0x28
 800a948:	46bd      	mov	sp, r7
 800a94a:	bd80      	pop	{r7, pc}
 800a94c:	200001c0 	.word	0x200001c0

0800a950 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800a950:	b580      	push	{r7, lr}
 800a952:	af00      	add	r7, sp, #0
	  /* USER CODE END I2C1_Init 0 */

	  /* USER CODE BEGIN I2C1_Init 1 */

	  /* USER CODE END I2C1_Init 1 */
	  hi2c1.Instance = I2C1;
 800a954:	4b1b      	ldr	r3, [pc, #108]	; (800a9c4 <MX_I2C1_Init+0x74>)
 800a956:	4a1c      	ldr	r2, [pc, #112]	; (800a9c8 <MX_I2C1_Init+0x78>)
 800a958:	601a      	str	r2, [r3, #0]
	  hi2c1.Init.Timing = 0x00702681;
 800a95a:	4b1a      	ldr	r3, [pc, #104]	; (800a9c4 <MX_I2C1_Init+0x74>)
 800a95c:	4a1b      	ldr	r2, [pc, #108]	; (800a9cc <MX_I2C1_Init+0x7c>)
 800a95e:	605a      	str	r2, [r3, #4]
	  hi2c1.Init.OwnAddress1 = 0;
 800a960:	4b18      	ldr	r3, [pc, #96]	; (800a9c4 <MX_I2C1_Init+0x74>)
 800a962:	2200      	movs	r2, #0
 800a964:	609a      	str	r2, [r3, #8]
	  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800a966:	4b17      	ldr	r3, [pc, #92]	; (800a9c4 <MX_I2C1_Init+0x74>)
 800a968:	2201      	movs	r2, #1
 800a96a:	60da      	str	r2, [r3, #12]
	  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800a96c:	4b15      	ldr	r3, [pc, #84]	; (800a9c4 <MX_I2C1_Init+0x74>)
 800a96e:	2200      	movs	r2, #0
 800a970:	611a      	str	r2, [r3, #16]
	  hi2c1.Init.OwnAddress2 = 0;
 800a972:	4b14      	ldr	r3, [pc, #80]	; (800a9c4 <MX_I2C1_Init+0x74>)
 800a974:	2200      	movs	r2, #0
 800a976:	615a      	str	r2, [r3, #20]
	  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800a978:	4b12      	ldr	r3, [pc, #72]	; (800a9c4 <MX_I2C1_Init+0x74>)
 800a97a:	2200      	movs	r2, #0
 800a97c:	619a      	str	r2, [r3, #24]
	  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800a97e:	4b11      	ldr	r3, [pc, #68]	; (800a9c4 <MX_I2C1_Init+0x74>)
 800a980:	2200      	movs	r2, #0
 800a982:	61da      	str	r2, [r3, #28]
	  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800a984:	4b0f      	ldr	r3, [pc, #60]	; (800a9c4 <MX_I2C1_Init+0x74>)
 800a986:	2200      	movs	r2, #0
 800a988:	621a      	str	r2, [r3, #32]
	  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800a98a:	480e      	ldr	r0, [pc, #56]	; (800a9c4 <MX_I2C1_Init+0x74>)
 800a98c:	f7fa fbec 	bl	8005168 <HAL_I2C_Init>
 800a990:	4603      	mov	r3, r0
 800a992:	2b00      	cmp	r3, #0
 800a994:	d001      	beq.n	800a99a <MX_I2C1_Init+0x4a>
	  {
	    Error_Handler();
 800a996:	f000 f927 	bl	800abe8 <Error_Handler>
	  }

	  /** Configure Analogue filter
	  */
	  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800a99a:	2100      	movs	r1, #0
 800a99c:	4809      	ldr	r0, [pc, #36]	; (800a9c4 <MX_I2C1_Init+0x74>)
 800a99e:	f7fc f9a0 	bl	8006ce2 <HAL_I2CEx_ConfigAnalogFilter>
 800a9a2:	4603      	mov	r3, r0
 800a9a4:	2b00      	cmp	r3, #0
 800a9a6:	d001      	beq.n	800a9ac <MX_I2C1_Init+0x5c>
	  {
	    Error_Handler();
 800a9a8:	f000 f91e 	bl	800abe8 <Error_Handler>
	  }

	  /** Configure Digital filter
	  */
	  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800a9ac:	2100      	movs	r1, #0
 800a9ae:	4805      	ldr	r0, [pc, #20]	; (800a9c4 <MX_I2C1_Init+0x74>)
 800a9b0:	f7fc f9e1 	bl	8006d76 <HAL_I2CEx_ConfigDigitalFilter>
 800a9b4:	4603      	mov	r3, r0
 800a9b6:	2b00      	cmp	r3, #0
 800a9b8:	d001      	beq.n	800a9be <MX_I2C1_Init+0x6e>
	  {
	    Error_Handler();
 800a9ba:	f000 f915 	bl	800abe8 <Error_Handler>
	  }
	  /* USER CODE BEGIN I2C1_Init 2 */

	  /* USER CODE END I2C1_Init 2 */
}
 800a9be:	bf00      	nop
 800a9c0:	bd80      	pop	{r7, pc}
 800a9c2:	bf00      	nop
 800a9c4:	20000254 	.word	0x20000254
 800a9c8:	40005400 	.word	0x40005400
 800a9cc:	00702681 	.word	0x00702681

0800a9d0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800a9d0:	b580      	push	{r7, lr}
 800a9d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 800a9d4:	4b1b      	ldr	r3, [pc, #108]	; (800aa44 <MX_SPI3_Init+0x74>)
 800a9d6:	4a1c      	ldr	r2, [pc, #112]	; (800aa48 <MX_SPI3_Init+0x78>)
 800a9d8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800a9da:	4b1a      	ldr	r3, [pc, #104]	; (800aa44 <MX_SPI3_Init+0x74>)
 800a9dc:	f44f 7282 	mov.w	r2, #260	; 0x104
 800a9e0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800a9e2:	4b18      	ldr	r3, [pc, #96]	; (800aa44 <MX_SPI3_Init+0x74>)
 800a9e4:	2200      	movs	r2, #0
 800a9e6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 800a9e8:	4b16      	ldr	r3, [pc, #88]	; (800aa44 <MX_SPI3_Init+0x74>)
 800a9ea:	f44f 7240 	mov.w	r2, #768	; 0x300
 800a9ee:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800a9f0:	4b14      	ldr	r3, [pc, #80]	; (800aa44 <MX_SPI3_Init+0x74>)
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 800a9f6:	4b13      	ldr	r3, [pc, #76]	; (800aa44 <MX_SPI3_Init+0x74>)
 800a9f8:	2200      	movs	r2, #0
 800a9fa:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800a9fc:	4b11      	ldr	r3, [pc, #68]	; (800aa44 <MX_SPI3_Init+0x74>)
 800a9fe:	f44f 7200 	mov.w	r2, #512	; 0x200
 800aa02:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800aa04:	4b0f      	ldr	r3, [pc, #60]	; (800aa44 <MX_SPI3_Init+0x74>)
 800aa06:	2200      	movs	r2, #0
 800aa08:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800aa0a:	4b0e      	ldr	r3, [pc, #56]	; (800aa44 <MX_SPI3_Init+0x74>)
 800aa0c:	2200      	movs	r2, #0
 800aa0e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 800aa10:	4b0c      	ldr	r3, [pc, #48]	; (800aa44 <MX_SPI3_Init+0x74>)
 800aa12:	2200      	movs	r2, #0
 800aa14:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800aa16:	4b0b      	ldr	r3, [pc, #44]	; (800aa44 <MX_SPI3_Init+0x74>)
 800aa18:	2200      	movs	r2, #0
 800aa1a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 800aa1c:	4b09      	ldr	r3, [pc, #36]	; (800aa44 <MX_SPI3_Init+0x74>)
 800aa1e:	2207      	movs	r2, #7
 800aa20:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800aa22:	4b08      	ldr	r3, [pc, #32]	; (800aa44 <MX_SPI3_Init+0x74>)
 800aa24:	2200      	movs	r2, #0
 800aa26:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800aa28:	4b06      	ldr	r3, [pc, #24]	; (800aa44 <MX_SPI3_Init+0x74>)
 800aa2a:	2208      	movs	r2, #8
 800aa2c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 800aa2e:	4805      	ldr	r0, [pc, #20]	; (800aa44 <MX_SPI3_Init+0x74>)
 800aa30:	f7fe fb20 	bl	8009074 <HAL_SPI_Init>
 800aa34:	4603      	mov	r3, r0
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d001      	beq.n	800aa3e <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 800aa3a:	f000 f8d5 	bl	800abe8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 800aa3e:	bf00      	nop
 800aa40:	bd80      	pop	{r7, pc}
 800aa42:	bf00      	nop
 800aa44:	20000358 	.word	0x20000358
 800aa48:	40003c00 	.word	0x40003c00

0800aa4c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800aa4c:	b580      	push	{r7, lr}
 800aa4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800aa50:	4b14      	ldr	r3, [pc, #80]	; (800aaa4 <MX_USART1_UART_Init+0x58>)
 800aa52:	4a15      	ldr	r2, [pc, #84]	; (800aaa8 <MX_USART1_UART_Init+0x5c>)
 800aa54:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800aa56:	4b13      	ldr	r3, [pc, #76]	; (800aaa4 <MX_USART1_UART_Init+0x58>)
 800aa58:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 800aa5c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800aa5e:	4b11      	ldr	r3, [pc, #68]	; (800aaa4 <MX_USART1_UART_Init+0x58>)
 800aa60:	2200      	movs	r2, #0
 800aa62:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800aa64:	4b0f      	ldr	r3, [pc, #60]	; (800aaa4 <MX_USART1_UART_Init+0x58>)
 800aa66:	2200      	movs	r2, #0
 800aa68:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800aa6a:	4b0e      	ldr	r3, [pc, #56]	; (800aaa4 <MX_USART1_UART_Init+0x58>)
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800aa70:	4b0c      	ldr	r3, [pc, #48]	; (800aaa4 <MX_USART1_UART_Init+0x58>)
 800aa72:	220c      	movs	r2, #12
 800aa74:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800aa76:	4b0b      	ldr	r3, [pc, #44]	; (800aaa4 <MX_USART1_UART_Init+0x58>)
 800aa78:	2200      	movs	r2, #0
 800aa7a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800aa7c:	4b09      	ldr	r3, [pc, #36]	; (800aaa4 <MX_USART1_UART_Init+0x58>)
 800aa7e:	2200      	movs	r2, #0
 800aa80:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800aa82:	4b08      	ldr	r3, [pc, #32]	; (800aaa4 <MX_USART1_UART_Init+0x58>)
 800aa84:	2200      	movs	r2, #0
 800aa86:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800aa88:	4b06      	ldr	r3, [pc, #24]	; (800aaa4 <MX_USART1_UART_Init+0x58>)
 800aa8a:	2200      	movs	r2, #0
 800aa8c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800aa8e:	4805      	ldr	r0, [pc, #20]	; (800aaa4 <MX_USART1_UART_Init+0x58>)
 800aa90:	f7fe fd30 	bl	80094f4 <HAL_UART_Init>
 800aa94:	4603      	mov	r3, r0
 800aa96:	2b00      	cmp	r3, #0
 800aa98:	d001      	beq.n	800aa9e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800aa9a:	f000 f8a5 	bl	800abe8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800aa9e:	bf00      	nop
 800aaa0:	bd80      	pop	{r7, pc}
 800aaa2:	bf00      	nop
 800aaa4:	200003e4 	.word	0x200003e4
 800aaa8:	40013800 	.word	0x40013800

0800aaac <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800aaac:	b580      	push	{r7, lr}
 800aaae:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800aab0:	4b14      	ldr	r3, [pc, #80]	; (800ab04 <MX_USART2_UART_Init+0x58>)
 800aab2:	4a15      	ldr	r2, [pc, #84]	; (800ab08 <MX_USART2_UART_Init+0x5c>)
 800aab4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800aab6:	4b13      	ldr	r3, [pc, #76]	; (800ab04 <MX_USART2_UART_Init+0x58>)
 800aab8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800aabc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800aabe:	4b11      	ldr	r3, [pc, #68]	; (800ab04 <MX_USART2_UART_Init+0x58>)
 800aac0:	2200      	movs	r2, #0
 800aac2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800aac4:	4b0f      	ldr	r3, [pc, #60]	; (800ab04 <MX_USART2_UART_Init+0x58>)
 800aac6:	2200      	movs	r2, #0
 800aac8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800aaca:	4b0e      	ldr	r3, [pc, #56]	; (800ab04 <MX_USART2_UART_Init+0x58>)
 800aacc:	2200      	movs	r2, #0
 800aace:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800aad0:	4b0c      	ldr	r3, [pc, #48]	; (800ab04 <MX_USART2_UART_Init+0x58>)
 800aad2:	220c      	movs	r2, #12
 800aad4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800aad6:	4b0b      	ldr	r3, [pc, #44]	; (800ab04 <MX_USART2_UART_Init+0x58>)
 800aad8:	2200      	movs	r2, #0
 800aada:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800aadc:	4b09      	ldr	r3, [pc, #36]	; (800ab04 <MX_USART2_UART_Init+0x58>)
 800aade:	2200      	movs	r2, #0
 800aae0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800aae2:	4b08      	ldr	r3, [pc, #32]	; (800ab04 <MX_USART2_UART_Init+0x58>)
 800aae4:	2200      	movs	r2, #0
 800aae6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800aae8:	4b06      	ldr	r3, [pc, #24]	; (800ab04 <MX_USART2_UART_Init+0x58>)
 800aaea:	2200      	movs	r2, #0
 800aaec:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800aaee:	4805      	ldr	r0, [pc, #20]	; (800ab04 <MX_USART2_UART_Init+0x58>)
 800aaf0:	f7fe fd00 	bl	80094f4 <HAL_UART_Init>
 800aaf4:	4603      	mov	r3, r0
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d001      	beq.n	800aafe <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800aafa:	f000 f875 	bl	800abe8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800aafe:	bf00      	nop
 800ab00:	bd80      	pop	{r7, pc}
 800ab02:	bf00      	nop
 800ab04:	20000468 	.word	0x20000468
 800ab08:	40004400 	.word	0x40004400

0800ab0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b088      	sub	sp, #32
 800ab10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ab12:	f107 030c 	add.w	r3, r7, #12
 800ab16:	2200      	movs	r2, #0
 800ab18:	601a      	str	r2, [r3, #0]
 800ab1a:	605a      	str	r2, [r3, #4]
 800ab1c:	609a      	str	r2, [r3, #8]
 800ab1e:	60da      	str	r2, [r3, #12]
 800ab20:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800ab22:	4b2f      	ldr	r3, [pc, #188]	; (800abe0 <MX_GPIO_Init+0xd4>)
 800ab24:	695b      	ldr	r3, [r3, #20]
 800ab26:	4a2e      	ldr	r2, [pc, #184]	; (800abe0 <MX_GPIO_Init+0xd4>)
 800ab28:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ab2c:	6153      	str	r3, [r2, #20]
 800ab2e:	4b2c      	ldr	r3, [pc, #176]	; (800abe0 <MX_GPIO_Init+0xd4>)
 800ab30:	695b      	ldr	r3, [r3, #20]
 800ab32:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800ab36:	60bb      	str	r3, [r7, #8]
 800ab38:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800ab3a:	4b29      	ldr	r3, [pc, #164]	; (800abe0 <MX_GPIO_Init+0xd4>)
 800ab3c:	695b      	ldr	r3, [r3, #20]
 800ab3e:	4a28      	ldr	r2, [pc, #160]	; (800abe0 <MX_GPIO_Init+0xd4>)
 800ab40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800ab44:	6153      	str	r3, [r2, #20]
 800ab46:	4b26      	ldr	r3, [pc, #152]	; (800abe0 <MX_GPIO_Init+0xd4>)
 800ab48:	695b      	ldr	r3, [r3, #20]
 800ab4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ab4e:	607b      	str	r3, [r7, #4]
 800ab50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ab52:	4b23      	ldr	r3, [pc, #140]	; (800abe0 <MX_GPIO_Init+0xd4>)
 800ab54:	695b      	ldr	r3, [r3, #20]
 800ab56:	4a22      	ldr	r2, [pc, #136]	; (800abe0 <MX_GPIO_Init+0xd4>)
 800ab58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ab5c:	6153      	str	r3, [r2, #20]
 800ab5e:	4b20      	ldr	r3, [pc, #128]	; (800abe0 <MX_GPIO_Init+0xd4>)
 800ab60:	695b      	ldr	r3, [r3, #20]
 800ab62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800ab66:	603b      	str	r3, [r7, #0]
 800ab68:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	2120      	movs	r1, #32
 800ab6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ab72:	f7f8 fa96 	bl	80030a2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BUTTON_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 800ab76:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ab7a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800ab7c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800ab80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab82:	2300      	movs	r3, #0
 800ab84:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 800ab86:	f107 030c 	add.w	r3, r7, #12
 800ab8a:	4619      	mov	r1, r3
 800ab8c:	4815      	ldr	r0, [pc, #84]	; (800abe4 <MX_GPIO_Init+0xd8>)
 800ab8e:	f7f8 f8e7 	bl	8002d60 <HAL_GPIO_Init>
//  GPIO_InitStruct.Pull = GPIO_NOPULL;
//  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
//  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);

  /*Configure GPIO pins : PC6 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8;
 800ab92:	f44f 73a0 	mov.w	r3, #320	; 0x140
 800ab96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800ab98:	2301      	movs	r3, #1
 800ab9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ab9c:	2300      	movs	r3, #0
 800ab9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800aba0:	2300      	movs	r3, #0
 800aba2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800aba4:	f107 030c 	add.w	r3, r7, #12
 800aba8:	4619      	mov	r1, r3
 800abaa:	480e      	ldr	r0, [pc, #56]	; (800abe4 <MX_GPIO_Init+0xd8>)
 800abac:	f7f8 f8d8 	bl	8002d60 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 800abb0:	2201      	movs	r2, #1
 800abb2:	2140      	movs	r1, #64	; 0x40
 800abb4:	480b      	ldr	r0, [pc, #44]	; (800abe4 <MX_GPIO_Init+0xd8>)
 800abb6:	f7f8 fa74 	bl	80030a2 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 800abba:	2201      	movs	r2, #1
 800abbc:	f44f 7180 	mov.w	r1, #256	; 0x100
 800abc0:	4808      	ldr	r0, [pc, #32]	; (800abe4 <MX_GPIO_Init+0xd8>)
 800abc2:	f7f8 fa6e 	bl	80030a2 <HAL_GPIO_WritePin>
  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800abc6:	2200      	movs	r2, #0
 800abc8:	2100      	movs	r1, #0
 800abca:	2028      	movs	r0, #40	; 0x28
 800abcc:	f7fc fa81 	bl	80070d2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800abd0:	2028      	movs	r0, #40	; 0x28
 800abd2:	f7fc fa9a 	bl	800710a <HAL_NVIC_EnableIRQ>

}
 800abd6:	bf00      	nop
 800abd8:	3720      	adds	r7, #32
 800abda:	46bd      	mov	sp, r7
 800abdc:	bd80      	pop	{r7, pc}
 800abde:	bf00      	nop
 800abe0:	40021000 	.word	0x40021000
 800abe4:	48000800 	.word	0x48000800

0800abe8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
static void Error_Handler(void)
{
 800abe8:	b480      	push	{r7}
 800abea:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800abec:	b672      	cpsid	i
}
 800abee:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800abf0:	e7fe      	b.n	800abf0 <Error_Handler+0x8>

0800abf2 <EcuM_StartUp_One>:
#include "EcuM.h"
#include "Os_task.h"
#include "BswM.h"

void EcuM_StartUp_One()
{
 800abf2:	b580      	push	{r7, lr}
 800abf4:	af00      	add	r7, sp, #0
	(void)HAL_Init();
 800abf6:	f7fc f92d 	bl	8006e54 <HAL_Init>
	BswM_Init();
 800abfa:	f7ff fd21 	bl	800a640 <BswM_Init>
}
 800abfe:	bf00      	nop
 800ac00:	bd80      	pop	{r7, pc}

0800ac02 <EcuM_StartUp_Two>:

void EcuM_StartUp_Two()
{
 800ac02:	b480      	push	{r7}
 800ac04:	af00      	add	r7, sp, #0

}
 800ac06:	bf00      	nop
 800ac08:	46bd      	mov	sp, r7
 800ac0a:	bc80      	pop	{r7}
 800ac0c:	4770      	bx	lr

0800ac0e <EcuM_Init>:

int EcuM_Init(void)
{
 800ac0e:	b580      	push	{r7, lr}
 800ac10:	af00      	add	r7, sp, #0
	EcuM_StartUp_One();
 800ac12:	f7ff ffee 	bl	800abf2 <EcuM_StartUp_One>
	/* Start Scheduler */
	Os_Start();
 800ac16:	f000 f803 	bl	800ac20 <Os_Start>

	return 0;
 800ac1a:	2300      	movs	r3, #0
}
 800ac1c:	4618      	mov	r0, r3
 800ac1e:	bd80      	pop	{r7, pc}

0800ac20 <Os_Start>:

#include "Os.h"
#include "Os_scheduler.h"

void Os_Start()
{
 800ac20:	b580      	push	{r7, lr}
 800ac22:	af00      	add	r7, sp, #0
	Os_Scheduler_Init();
 800ac24:	f000 f8ba 	bl	800ad9c <Os_Scheduler_Init>
	Os_Scheduler_Start();
 800ac28:	f000 f930 	bl	800ae8c <Os_Scheduler_Start>

	while(1)
 800ac2c:	e7fe      	b.n	800ac2c <Os_Start+0xc>
	...

0800ac30 <SysTick_Handler>:
/**
  * @brief  SysTick IRQ Handler
  * @return None
  */
void SysTick_Handler(void)
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	af00      	add	r7, sp, #0
	/* Increment general counter */
	HAL_IncTick();
 800ac34:	f7fc f95a 	bl	8006eec <HAL_IncTick>
	/* Reset counters if base counter reached maximum value */
	if(g_Os_BaseTimerISR_count_u32 == OS_BASETIMER_COUNT_MAX)
 800ac38:	4b40      	ldr	r3, [pc, #256]	; (800ad3c <SysTick_Handler+0x10c>)
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	f242 720f 	movw	r2, #9999	; 0x270f
 800ac40:	4293      	cmp	r3, r2
 800ac42:	d112      	bne.n	800ac6a <SysTick_Handler+0x3a>
	{
		g_Os_BaseTimerISR_count_u32 = 0u;
 800ac44:	4b3d      	ldr	r3, [pc, #244]	; (800ad3c <SysTick_Handler+0x10c>)
 800ac46:	2200      	movs	r2, #0
 800ac48:	601a      	str	r2, [r3, #0]
		g_Os_5msTimerISR_count_u32 = 0u;
 800ac4a:	4b3d      	ldr	r3, [pc, #244]	; (800ad40 <SysTick_Handler+0x110>)
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	601a      	str	r2, [r3, #0]
		g_Os_10msTimerISR_count_u32 = 0u;
 800ac50:	4b3c      	ldr	r3, [pc, #240]	; (800ad44 <SysTick_Handler+0x114>)
 800ac52:	2200      	movs	r2, #0
 800ac54:	601a      	str	r2, [r3, #0]
		g_Os_50msTimerISR_count_u32 = 0u;
 800ac56:	4b3c      	ldr	r3, [pc, #240]	; (800ad48 <SysTick_Handler+0x118>)
 800ac58:	2200      	movs	r2, #0
 800ac5a:	601a      	str	r2, [r3, #0]
		g_Os_100msTimerISR_count_u32 = 0u;
 800ac5c:	4b3b      	ldr	r3, [pc, #236]	; (800ad4c <SysTick_Handler+0x11c>)
 800ac5e:	2200      	movs	r2, #0
 800ac60:	601a      	str	r2, [r3, #0]
		g_Os_500msTimerISR_count_u32 = 0u;
 800ac62:	4b3b      	ldr	r3, [pc, #236]	; (800ad50 <SysTick_Handler+0x120>)
 800ac64:	2200      	movs	r2, #0
 800ac66:	601a      	str	r2, [r3, #0]
 800ac68:	e004      	b.n	800ac74 <SysTick_Handler+0x44>
	}
	else
	{
		/* Increment base counter */
		g_Os_BaseTimerISR_count_u32++;
 800ac6a:	4b34      	ldr	r3, [pc, #208]	; (800ad3c <SysTick_Handler+0x10c>)
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	3301      	adds	r3, #1
 800ac70:	4a32      	ldr	r2, [pc, #200]	; (800ad3c <SysTick_Handler+0x10c>)
 800ac72:	6013      	str	r3, [r2, #0]
	}

	/* Check for 5ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 5) == 0u)
 800ac74:	4b31      	ldr	r3, [pc, #196]	; (800ad3c <SysTick_Handler+0x10c>)
 800ac76:	6819      	ldr	r1, [r3, #0]
 800ac78:	4b36      	ldr	r3, [pc, #216]	; (800ad54 <SysTick_Handler+0x124>)
 800ac7a:	fba3 2301 	umull	r2, r3, r3, r1
 800ac7e:	089a      	lsrs	r2, r3, #2
 800ac80:	4613      	mov	r3, r2
 800ac82:	009b      	lsls	r3, r3, #2
 800ac84:	4413      	add	r3, r2
 800ac86:	1aca      	subs	r2, r1, r3
 800ac88:	2a00      	cmp	r2, #0
 800ac8a:	d104      	bne.n	800ac96 <SysTick_Handler+0x66>
	{
		/* Increment 5ms counter */
		g_Os_5msTimerISR_count_u32++;
 800ac8c:	4b2c      	ldr	r3, [pc, #176]	; (800ad40 <SysTick_Handler+0x110>)
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	3301      	adds	r3, #1
 800ac92:	4a2b      	ldr	r2, [pc, #172]	; (800ad40 <SysTick_Handler+0x110>)
 800ac94:	6013      	str	r3, [r2, #0]
	}

	/* Check for 10ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 10) == 0u)
 800ac96:	4b29      	ldr	r3, [pc, #164]	; (800ad3c <SysTick_Handler+0x10c>)
 800ac98:	6819      	ldr	r1, [r3, #0]
 800ac9a:	4b2e      	ldr	r3, [pc, #184]	; (800ad54 <SysTick_Handler+0x124>)
 800ac9c:	fba3 2301 	umull	r2, r3, r3, r1
 800aca0:	08da      	lsrs	r2, r3, #3
 800aca2:	4613      	mov	r3, r2
 800aca4:	009b      	lsls	r3, r3, #2
 800aca6:	4413      	add	r3, r2
 800aca8:	005b      	lsls	r3, r3, #1
 800acaa:	1aca      	subs	r2, r1, r3
 800acac:	2a00      	cmp	r2, #0
 800acae:	d104      	bne.n	800acba <SysTick_Handler+0x8a>
	{
		/* Increment 10ms counter */
		g_Os_10msTimerISR_count_u32++;
 800acb0:	4b24      	ldr	r3, [pc, #144]	; (800ad44 <SysTick_Handler+0x114>)
 800acb2:	681b      	ldr	r3, [r3, #0]
 800acb4:	3301      	adds	r3, #1
 800acb6:	4a23      	ldr	r2, [pc, #140]	; (800ad44 <SysTick_Handler+0x114>)
 800acb8:	6013      	str	r3, [r2, #0]
	}

	/* Check for 50ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 50) == 0u)
 800acba:	4b20      	ldr	r3, [pc, #128]	; (800ad3c <SysTick_Handler+0x10c>)
 800acbc:	681a      	ldr	r2, [r3, #0]
 800acbe:	4b26      	ldr	r3, [pc, #152]	; (800ad58 <SysTick_Handler+0x128>)
 800acc0:	fba3 1302 	umull	r1, r3, r3, r2
 800acc4:	091b      	lsrs	r3, r3, #4
 800acc6:	2132      	movs	r1, #50	; 0x32
 800acc8:	fb01 f303 	mul.w	r3, r1, r3
 800accc:	1ad3      	subs	r3, r2, r3
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d104      	bne.n	800acdc <SysTick_Handler+0xac>
	{
		/* Increment 50ms counter */
		g_Os_50msTimerISR_count_u32++;
 800acd2:	4b1d      	ldr	r3, [pc, #116]	; (800ad48 <SysTick_Handler+0x118>)
 800acd4:	681b      	ldr	r3, [r3, #0]
 800acd6:	3301      	adds	r3, #1
 800acd8:	4a1b      	ldr	r2, [pc, #108]	; (800ad48 <SysTick_Handler+0x118>)
 800acda:	6013      	str	r3, [r2, #0]
	}

	/* Check for 100ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 100) == 0u)
 800acdc:	4b17      	ldr	r3, [pc, #92]	; (800ad3c <SysTick_Handler+0x10c>)
 800acde:	681a      	ldr	r2, [r3, #0]
 800ace0:	4b1d      	ldr	r3, [pc, #116]	; (800ad58 <SysTick_Handler+0x128>)
 800ace2:	fba3 1302 	umull	r1, r3, r3, r2
 800ace6:	095b      	lsrs	r3, r3, #5
 800ace8:	2164      	movs	r1, #100	; 0x64
 800acea:	fb01 f303 	mul.w	r3, r1, r3
 800acee:	1ad3      	subs	r3, r2, r3
 800acf0:	2b00      	cmp	r3, #0
 800acf2:	d104      	bne.n	800acfe <SysTick_Handler+0xce>
	{
		/* Increment 100ms counter */
		g_Os_100msTimerISR_count_u32++;
 800acf4:	4b15      	ldr	r3, [pc, #84]	; (800ad4c <SysTick_Handler+0x11c>)
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	3301      	adds	r3, #1
 800acfa:	4a14      	ldr	r2, [pc, #80]	; (800ad4c <SysTick_Handler+0x11c>)
 800acfc:	6013      	str	r3, [r2, #0]
	}

	/* Check for 500ms condition */
	if((g_Os_BaseTimerISR_count_u32 % 500) == 0u)
 800acfe:	4b0f      	ldr	r3, [pc, #60]	; (800ad3c <SysTick_Handler+0x10c>)
 800ad00:	681a      	ldr	r2, [r3, #0]
 800ad02:	4b16      	ldr	r3, [pc, #88]	; (800ad5c <SysTick_Handler+0x12c>)
 800ad04:	fba3 1302 	umull	r1, r3, r3, r2
 800ad08:	095b      	lsrs	r3, r3, #5
 800ad0a:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800ad0e:	fb01 f303 	mul.w	r3, r1, r3
 800ad12:	1ad3      	subs	r3, r2, r3
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d104      	bne.n	800ad22 <SysTick_Handler+0xf2>
	{
		/* Increment 500ms counter */
		g_Os_500msTimerISR_count_u32++;
 800ad18:	4b0d      	ldr	r3, [pc, #52]	; (800ad50 <SysTick_Handler+0x120>)
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	3301      	adds	r3, #1
 800ad1e:	4a0c      	ldr	r2, [pc, #48]	; (800ad50 <SysTick_Handler+0x120>)
 800ad20:	6013      	str	r3, [r2, #0]
	}

	/* Call PendSV_Handler for context switch */
	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800ad22:	4b0f      	ldr	r3, [pc, #60]	; (800ad60 <SysTick_Handler+0x130>)
 800ad24:	781b      	ldrb	r3, [r3, #0]
 800ad26:	b2db      	uxtb	r3, r3
 800ad28:	2b03      	cmp	r3, #3
 800ad2a:	d105      	bne.n	800ad38 <SysTick_Handler+0x108>
	{
		SCB->ICSR |= SCB_ICSR_PENDSVSET_Msk;
 800ad2c:	4b0d      	ldr	r3, [pc, #52]	; (800ad64 <SysTick_Handler+0x134>)
 800ad2e:	685b      	ldr	r3, [r3, #4]
 800ad30:	4a0c      	ldr	r2, [pc, #48]	; (800ad64 <SysTick_Handler+0x134>)
 800ad32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ad36:	6053      	str	r3, [r2, #4]
	}
}
 800ad38:	bf00      	nop
 800ad3a:	bd80      	pop	{r7, pc}
 800ad3c:	200014c4 	.word	0x200014c4
 800ad40:	200014c8 	.word	0x200014c8
 800ad44:	200014cc 	.word	0x200014cc
 800ad48:	200014d0 	.word	0x200014d0
 800ad4c:	200014d4 	.word	0x200014d4
 800ad50:	200014d8 	.word	0x200014d8
 800ad54:	cccccccd 	.word	0xcccccccd
 800ad58:	51eb851f 	.word	0x51eb851f
 800ad5c:	10624dd3 	.word	0x10624dd3
 800ad60:	20001504 	.word	0x20001504
 800ad64:	e000ed00 	.word	0xe000ed00

0800ad68 <PendSV_Handler>:

	/// At this point the processor has already pushed PSR, PC, LR, R12, R3, R2, R1 and R0
	/// onto the stack. We need to push the rest(i.e R4, R5, R6, R7, R8, R9, R10 & R11) to save the
	/// context of the current task.
	/// Disable interrupts
    __asm("CPSID   I");
 800ad68:	b672      	cpsid	i
    /// Push registers R4 to R7
    __asm("PUSH    {R4-R7}");
 800ad6a:	b4f0      	push	{r4, r5, r6, r7}
    /// Push registers R8-R11
    __asm("MOV     R4, R8");
 800ad6c:	4644      	mov	r4, r8
    __asm("MOV     R5, R9");
 800ad6e:	464d      	mov	r5, r9
    __asm("MOV     R6, R10");
 800ad70:	4656      	mov	r6, sl
    __asm("MOV     R7, R11");
 800ad72:	465f      	mov	r7, fp
    __asm("PUSH    {R4-R7}");
 800ad74:	b4f0      	push	{r4, r5, r6, r7}
    /// Load R0 with the address of pCurntTcb
    __asm("LDR     R0, =g_Os_CurrentTaskBlock_ps");
 800ad76:	4808      	ldr	r0, [pc, #32]	; (800ad98 <PendSV_Handler+0x30>)
    /// Load R1 with the content of pCurntTcb(i.e post this, R1 will contain the address of current TCB).
    __asm("LDR     R1, [R0]");
 800ad78:	6801      	ldr	r1, [r0, #0]
    /// Move the SP value to R4
    __asm("MOV     R4, SP");
 800ad7a:	466c      	mov	r4, sp
    /// Store the value of the stack pointer(copied in R4) to the current tasks "stackPt" element in its TCB.
    /// This marks an end to saving the context of the current task.
    __asm("STR     R4, [R1]");
 800ad7c:	600c      	str	r4, [r1, #0]


    /// STEP 2: LOAD THE NEW TASK CONTEXT FROM ITS STACK TO THE CPU REGISTERS, UPDATE pCurntTcb.

    /// Load the address of the next task TCB onto the R1.
    __asm("LDR     R1, [R1,#4]");
 800ad7e:	6849      	ldr	r1, [r1, #4]
    /// Load the contents of the next tasks stack pointer to pCurntTcb, equivalent to pointing pCurntTcb to
    /// the newer tasks TCB. Remember R1 contains the address of pCurntTcb.
    __asm("STR     R1, [R0]");
 800ad80:	6001      	str	r1, [r0, #0]
    /// Load the newer tasks TCB to the SP using R4.
    __asm("LDR     R4, [R1]");
 800ad82:	680c      	ldr	r4, [r1, #0]
    __asm("MOV     SP, R4");
 800ad84:	46a5      	mov	sp, r4
    /// Pop registers R8-R11
    __asm("POP     {R4-R7}");
 800ad86:	bcf0      	pop	{r4, r5, r6, r7}
    __asm("MOV     R8, R4");
 800ad88:	46a0      	mov	r8, r4
    __asm("MOV     R9, R5");
 800ad8a:	46a9      	mov	r9, r5
    __asm("MOV     R10, R6");
 800ad8c:	46b2      	mov	sl, r6
    __asm("MOV     R11, R7");
 800ad8e:	46bb      	mov	fp, r7
    /// Pop registers R4-R7
    __asm("POP     {R4-R7}");
 800ad90:	bcf0      	pop	{r4, r5, r6, r7}
    __asm("CPSIE   I ");
 800ad92:	b662      	cpsie	i
    __asm("BX      LR");
 800ad94:	4770      	bx	lr

}
 800ad96:	bf00      	nop
 800ad98:	20000520 	.word	0x20000520

0800ad9c <Os_Scheduler_Init>:
/**
  * @brief  OS Scheduler initialization function
  * @return None
  */
void Os_Scheduler_Init()
{
 800ad9c:	b480      	push	{r7}
 800ad9e:	af00      	add	r7, sp, #0
	/* Enter critical section: Disable interrupts */
	__asm("CPSID   I");
 800ada0:	b672      	cpsid	i
	/* Make the Task Control Block linked list circular */
	g_Os_TaskBlock_as[OS_TASK_INIT_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_10MS_ID_U8];
 800ada2:	4b29      	ldr	r3, [pc, #164]	; (800ae48 <Os_Scheduler_Init+0xac>)
 800ada4:	4a29      	ldr	r2, [pc, #164]	; (800ae4c <Os_Scheduler_Init+0xb0>)
 800ada6:	605a      	str	r2, [r3, #4]
	g_Os_TaskBlock_as[OS_TASK_10MS_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_50MS_ID_U8];
 800ada8:	4b27      	ldr	r3, [pc, #156]	; (800ae48 <Os_Scheduler_Init+0xac>)
 800adaa:	4a29      	ldr	r2, [pc, #164]	; (800ae50 <Os_Scheduler_Init+0xb4>)
 800adac:	60da      	str	r2, [r3, #12]
	g_Os_TaskBlock_as[OS_TASK_50MS_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_100MS_ID_U8];
 800adae:	4b26      	ldr	r3, [pc, #152]	; (800ae48 <Os_Scheduler_Init+0xac>)
 800adb0:	4a28      	ldr	r2, [pc, #160]	; (800ae54 <Os_Scheduler_Init+0xb8>)
 800adb2:	615a      	str	r2, [r3, #20]
	g_Os_TaskBlock_as[OS_TASK_100MS_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_500MS_ID_U8];
 800adb4:	4b24      	ldr	r3, [pc, #144]	; (800ae48 <Os_Scheduler_Init+0xac>)
 800adb6:	4a28      	ldr	r2, [pc, #160]	; (800ae58 <Os_Scheduler_Init+0xbc>)
 800adb8:	61da      	str	r2, [r3, #28]
	g_Os_TaskBlock_as[OS_TASK_500MS_ID_U8].nextPt_ps = &g_Os_TaskBlock_as[OS_TASK_INIT_ID_U8];
 800adba:	4b23      	ldr	r3, [pc, #140]	; (800ae48 <Os_Scheduler_Init+0xac>)
 800adbc:	4a22      	ldr	r2, [pc, #136]	; (800ae48 <Os_Scheduler_Init+0xac>)
 800adbe:	625a      	str	r2, [r3, #36]	; 0x24
	/* Setup stack for initialization (master) task */
	g_Os_TaskBlock_as[OS_TASK_INIT_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_INIT_ID_U8][OS_TASK_STACKSIZE-16];
 800adc0:	4b21      	ldr	r3, [pc, #132]	; (800ae48 <Os_Scheduler_Init+0xac>)
 800adc2:	4a26      	ldr	r2, [pc, #152]	; (800ae5c <Os_Scheduler_Init+0xc0>)
 800adc4:	601a      	str	r2, [r3, #0]
	g_Os_TaskStack_aau32[OS_TASK_INIT_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800adc6:	4b26      	ldr	r3, [pc, #152]	; (800ae60 <Os_Scheduler_Init+0xc4>)
 800adc8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800adcc:	f8c3 231c 	str.w	r2, [r3, #796]	; 0x31c
	g_Os_TaskStack_aau32[OS_TASK_INIT_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_TaskMaster_0);
 800add0:	4a24      	ldr	r2, [pc, #144]	; (800ae64 <Os_Scheduler_Init+0xc8>)
 800add2:	4b23      	ldr	r3, [pc, #140]	; (800ae60 <Os_Scheduler_Init+0xc4>)
 800add4:	f8c3 2318 	str.w	r2, [r3, #792]	; 0x318
	/* Setup stack for 10ms task */
    g_Os_TaskBlock_as[OS_TASK_10MS_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_10MS_ID_U8][OS_TASK_STACKSIZE-16];
 800add8:	4b1b      	ldr	r3, [pc, #108]	; (800ae48 <Os_Scheduler_Init+0xac>)
 800adda:	4a23      	ldr	r2, [pc, #140]	; (800ae68 <Os_Scheduler_Init+0xcc>)
 800addc:	609a      	str	r2, [r3, #8]
    g_Os_TaskStack_aau32[OS_TASK_10MS_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800adde:	4b20      	ldr	r3, [pc, #128]	; (800ae60 <Os_Scheduler_Init+0xc4>)
 800ade0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ade4:	f8c3 263c 	str.w	r2, [r3, #1596]	; 0x63c
    g_Os_TaskStack_aau32[OS_TASK_10MS_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_Task10ms_0);
 800ade8:	4a20      	ldr	r2, [pc, #128]	; (800ae6c <Os_Scheduler_Init+0xd0>)
 800adea:	4b1d      	ldr	r3, [pc, #116]	; (800ae60 <Os_Scheduler_Init+0xc4>)
 800adec:	f8c3 2638 	str.w	r2, [r3, #1592]	; 0x638
	/* Setup stack for 50ms task */
    g_Os_TaskBlock_as[OS_TASK_50MS_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_50MS_ID_U8][OS_TASK_STACKSIZE-16];
 800adf0:	4b15      	ldr	r3, [pc, #84]	; (800ae48 <Os_Scheduler_Init+0xac>)
 800adf2:	4a1f      	ldr	r2, [pc, #124]	; (800ae70 <Os_Scheduler_Init+0xd4>)
 800adf4:	611a      	str	r2, [r3, #16]
    g_Os_TaskStack_aau32[OS_TASK_50MS_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800adf6:	4b1a      	ldr	r3, [pc, #104]	; (800ae60 <Os_Scheduler_Init+0xc4>)
 800adf8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800adfc:	f8c3 295c 	str.w	r2, [r3, #2396]	; 0x95c
    g_Os_TaskStack_aau32[OS_TASK_50MS_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_Task50ms_0);
 800ae00:	4a1c      	ldr	r2, [pc, #112]	; (800ae74 <Os_Scheduler_Init+0xd8>)
 800ae02:	4b17      	ldr	r3, [pc, #92]	; (800ae60 <Os_Scheduler_Init+0xc4>)
 800ae04:	f8c3 2958 	str.w	r2, [r3, #2392]	; 0x958
	/* Setup stack for 100ms task */
    g_Os_TaskBlock_as[OS_TASK_100MS_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_100MS_ID_U8][OS_TASK_STACKSIZE-16];
 800ae08:	4b0f      	ldr	r3, [pc, #60]	; (800ae48 <Os_Scheduler_Init+0xac>)
 800ae0a:	4a1b      	ldr	r2, [pc, #108]	; (800ae78 <Os_Scheduler_Init+0xdc>)
 800ae0c:	619a      	str	r2, [r3, #24]
    g_Os_TaskStack_aau32[OS_TASK_100MS_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800ae0e:	4b14      	ldr	r3, [pc, #80]	; (800ae60 <Os_Scheduler_Init+0xc4>)
 800ae10:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ae14:	f8c3 2c7c 	str.w	r2, [r3, #3196]	; 0xc7c
    g_Os_TaskStack_aau32[OS_TASK_100MS_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_Task100ms_0);
 800ae18:	4a18      	ldr	r2, [pc, #96]	; (800ae7c <Os_Scheduler_Init+0xe0>)
 800ae1a:	4b11      	ldr	r3, [pc, #68]	; (800ae60 <Os_Scheduler_Init+0xc4>)
 800ae1c:	f8c3 2c78 	str.w	r2, [r3, #3192]	; 0xc78
	/* Setup stack for 500ms task */
    g_Os_TaskBlock_as[OS_TASK_500MS_ID_U8].stackPt_pu32 = &g_Os_TaskStack_aau32[OS_TASK_500MS_ID_U8][OS_TASK_STACKSIZE-16];
 800ae20:	4b09      	ldr	r3, [pc, #36]	; (800ae48 <Os_Scheduler_Init+0xac>)
 800ae22:	4a17      	ldr	r2, [pc, #92]	; (800ae80 <Os_Scheduler_Init+0xe4>)
 800ae24:	621a      	str	r2, [r3, #32]
    g_Os_TaskStack_aau32[OS_TASK_500MS_ID_U8][OS_TASK_STACKSIZE-1] = OS_TASK_XPSR_TBIT_U32;
 800ae26:	4b0e      	ldr	r3, [pc, #56]	; (800ae60 <Os_Scheduler_Init+0xc4>)
 800ae28:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800ae2c:	f8c3 2f9c 	str.w	r2, [r3, #3996]	; 0xf9c
    g_Os_TaskStack_aau32[OS_TASK_500MS_ID_U8][OS_TASK_STACKSIZE-2] = (uint32)(Os_Scheduler_Task500ms_0);
 800ae30:	4a14      	ldr	r2, [pc, #80]	; (800ae84 <Os_Scheduler_Init+0xe8>)
 800ae32:	4b0b      	ldr	r3, [pc, #44]	; (800ae60 <Os_Scheduler_Init+0xc4>)
 800ae34:	f8c3 2f98 	str.w	r2, [r3, #3992]	; 0xf98
    /* Set the current task control block to point to init task */
    g_Os_CurrentTaskBlock_ps = &g_Os_TaskBlock_as[OS_TASK_INIT_ID_U8];
 800ae38:	4b13      	ldr	r3, [pc, #76]	; (800ae88 <Os_Scheduler_Init+0xec>)
 800ae3a:	4a03      	ldr	r2, [pc, #12]	; (800ae48 <Os_Scheduler_Init+0xac>)
 800ae3c:	601a      	str	r2, [r3, #0]
    /* Leave critical section: Enable interrupts */
    __asm("CPSIE   I ");
 800ae3e:	b662      	cpsie	i
}
 800ae40:	bf00      	nop
 800ae42:	46bd      	mov	sp, r7
 800ae44:	bc80      	pop	{r7}
 800ae46:	4770      	bx	lr
 800ae48:	200004f8 	.word	0x200004f8
 800ae4c:	20000500 	.word	0x20000500
 800ae50:	20000508 	.word	0x20000508
 800ae54:	20000510 	.word	0x20000510
 800ae58:	20000518 	.word	0x20000518
 800ae5c:	20000804 	.word	0x20000804
 800ae60:	20000524 	.word	0x20000524
 800ae64:	0800aeb9 	.word	0x0800aeb9
 800ae68:	20000b24 	.word	0x20000b24
 800ae6c:	0800af41 	.word	0x0800af41
 800ae70:	20000e44 	.word	0x20000e44
 800ae74:	0800af91 	.word	0x0800af91
 800ae78:	20001164 	.word	0x20001164
 800ae7c:	0800afe1 	.word	0x0800afe1
 800ae80:	20001484 	.word	0x20001484
 800ae84:	0800b031 	.word	0x0800b031
 800ae88:	20000520 	.word	0x20000520

0800ae8c <Os_Scheduler_Start>:
  * @return None
  */
__attribute__((naked)) void Os_Scheduler_Start(void)
{
    /// R0 contains the address of currentPt
    __asm("LDR     R0, =g_Os_CurrentTaskBlock_ps");
 800ae8c:	4809      	ldr	r0, [pc, #36]	; (800aeb4 <Os_Scheduler_Start+0x28>)
    /// R2 contains the address in currentPt(value of currentPt)
    __asm("LDR     R2, [R0]");
 800ae8e:	6802      	ldr	r2, [r0, #0]
    /// Load the SP reg with the stacked SP value
    __asm("LDR     R4, [R2]");
 800ae90:	6814      	ldr	r4, [r2, #0]
    __asm("MOV     SP, R4");
 800ae92:	46a5      	mov	sp, r4
    /// Pop registers R8-R11(user saved context)
    __asm("POP     {R4-R7}");
 800ae94:	bcf0      	pop	{r4, r5, r6, r7}
    __asm("MOV     R8, R4");
 800ae96:	46a0      	mov	r8, r4
    __asm("MOV     R9, R5");
 800ae98:	46a9      	mov	r9, r5
    __asm("MOV     R10, R6");
 800ae9a:	46b2      	mov	sl, r6
    __asm("MOV     R11, R7");
 800ae9c:	46bb      	mov	fp, r7
    /// Pop registers R4-R7(user saved context)
    __asm("POP     {R4-R7}");
 800ae9e:	bcf0      	pop	{r4, r5, r6, r7}
    ///  Start poping the stacked exception frame.
    __asm("POP     {R0-R3}");
 800aea0:	bc0f      	pop	{r0, r1, r2, r3}
    __asm("POP     {R4}");
 800aea2:	bc10      	pop	{r4}
    __asm("MOV     R12, R4");
 800aea4:	46a4      	mov	ip, r4
    /// Skip the saved LR
    __asm("ADD     SP,SP,#4");
 800aea6:	b001      	add	sp, #4
    /// POP the saved PC into LR via R4, We do this to jump into the
    /// first task when we execute the branch instruction to exit this routine.
    __asm("POP     {R4}");
 800aea8:	bc10      	pop	{r4}
    __asm("MOV     LR, R4");
 800aeaa:	46a6      	mov	lr, r4
    __asm("ADD     SP,SP,#4");
 800aeac:	b001      	add	sp, #4
    /// Enable interrupts
    __asm("CPSIE   I ");
 800aeae:	b662      	cpsie	i
    __asm("BX      LR");
 800aeb0:	4770      	bx	lr
}
 800aeb2:	bf00      	nop
 800aeb4:	20000520 	.word	0x20000520

0800aeb8 <Os_Scheduler_TaskMaster_0>:
/**
  * @brief  Initialization task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_TaskMaster_0(void)
{
 800aeb8:	b580      	push	{r7, lr}
 800aeba:	af00      	add	r7, sp, #0
    while(1)
    {
    	/* Wait for context switch of master task */
    	while(g_Os_Task5ms_count_u32 == g_Os_5msTimerISR_count_u32)
 800aebc:	bf00      	nop
 800aebe:	4b1c      	ldr	r3, [pc, #112]	; (800af30 <Os_Scheduler_TaskMaster_0+0x78>)
 800aec0:	681a      	ldr	r2, [r3, #0]
 800aec2:	4b1c      	ldr	r3, [pc, #112]	; (800af34 <Os_Scheduler_TaskMaster_0+0x7c>)
 800aec4:	681b      	ldr	r3, [r3, #0]
 800aec6:	429a      	cmp	r2, r3
 800aec8:	d0f9      	beq.n	800aebe <Os_Scheduler_TaskMaster_0+0x6>
    	{
    	}
    	Os_Task5ms_0_cnt++;
 800aeca:	4b1b      	ldr	r3, [pc, #108]	; (800af38 <Os_Scheduler_TaskMaster_0+0x80>)
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	3301      	adds	r3, #1
 800aed0:	4a19      	ldr	r2, [pc, #100]	; (800af38 <Os_Scheduler_TaskMaster_0+0x80>)
 800aed2:	6013      	str	r3, [r2, #0]
    	g_Os_Task5ms_count_u32 = g_Os_5msTimerISR_count_u32;
 800aed4:	4b17      	ldr	r3, [pc, #92]	; (800af34 <Os_Scheduler_TaskMaster_0+0x7c>)
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	4a15      	ldr	r2, [pc, #84]	; (800af30 <Os_Scheduler_TaskMaster_0+0x78>)
 800aeda:	6013      	str	r3, [r2, #0]

    	/* Check Os state */
    	switch (g_OS_State_e)
 800aedc:	4b17      	ldr	r3, [pc, #92]	; (800af3c <Os_Scheduler_TaskMaster_0+0x84>)
 800aede:	781b      	ldrb	r3, [r3, #0]
 800aee0:	b2db      	uxtb	r3, r3
 800aee2:	2b05      	cmp	r3, #5
 800aee4:	d822      	bhi.n	800af2c <Os_Scheduler_TaskMaster_0+0x74>
 800aee6:	a201      	add	r2, pc, #4	; (adr r2, 800aeec <Os_Scheduler_TaskMaster_0+0x34>)
 800aee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aeec:	0800af05 	.word	0x0800af05
 800aef0:	0800af0d 	.word	0x0800af0d
 800aef4:	0800af19 	.word	0x0800af19
 800aef8:	0800af19 	.word	0x0800af19
 800aefc:	0800af21 	.word	0x0800af21
 800af00:	0800af2d 	.word	0x0800af2d
    	{
    		case OS_STATE_RESET_E:
    		{
    			g_OS_State_e = OS_STATE_INIT_E;
 800af04:	4b0d      	ldr	r3, [pc, #52]	; (800af3c <Os_Scheduler_TaskMaster_0+0x84>)
 800af06:	2201      	movs	r2, #1
 800af08:	701a      	strb	r2, [r3, #0]
    		} break;
 800af0a:	e010      	b.n	800af2e <Os_Scheduler_TaskMaster_0+0x76>
    		case OS_STATE_INIT_E:
    		{
    			OS_TASK_CALL(Os_Task_Master(), g_Os_dwt_Master_f32);
 800af0c:	f000 f8b8 	bl	800b080 <Os_Task_Master>
    			g_OS_State_e = OS_STATE_NVMREAD_E;
 800af10:	4b0a      	ldr	r3, [pc, #40]	; (800af3c <Os_Scheduler_TaskMaster_0+0x84>)
 800af12:	2202      	movs	r2, #2
 800af14:	701a      	strb	r2, [r3, #0]
    		} break;
 800af16:	e00a      	b.n	800af2e <Os_Scheduler_TaskMaster_0+0x76>
    			//g_OS_State_e = OS_STATE_RUNNING_E;
    		}
    		case OS_STATE_RUNNING_E:
    		{
    			/* TODO: add task activate/suspend here */
    			g_OS_State_e = OS_STATE_RUNNING_E;
 800af18:	4b08      	ldr	r3, [pc, #32]	; (800af3c <Os_Scheduler_TaskMaster_0+0x84>)
 800af1a:	2203      	movs	r2, #3
 800af1c:	701a      	strb	r2, [r3, #0]
    		} break;
 800af1e:	e006      	b.n	800af2e <Os_Scheduler_TaskMaster_0+0x76>
    		case OS_STATE_SHUTDOWN_E:
    		{
    			/* TODO: Addc condition to get here */
    			OS_TASK_CALL(Os_Task_Shutdown(), g_Os_dwt_Shutdown_f32);
 800af20:	f000 f8cc 	bl	800b0bc <Os_Task_Shutdown>
    			/* TODO: move to reset state */
    			g_OS_State_e = OS_STATE_NVMREAD_E;
 800af24:	4b05      	ldr	r3, [pc, #20]	; (800af3c <Os_Scheduler_TaskMaster_0+0x84>)
 800af26:	2202      	movs	r2, #2
 800af28:	701a      	strb	r2, [r3, #0]
    		} break;
 800af2a:	e000      	b.n	800af2e <Os_Scheduler_TaskMaster_0+0x76>
    			/* NvM write all, write error */
    		} break;
    		default:
    		{

    		} break;
 800af2c:	bf00      	nop
    	while(g_Os_Task5ms_count_u32 == g_Os_5msTimerISR_count_u32)
 800af2e:	e7c5      	b.n	800aebc <Os_Scheduler_TaskMaster_0+0x4>
 800af30:	200014e0 	.word	0x200014e0
 800af34:	200014c8 	.word	0x200014c8
 800af38:	200014dc 	.word	0x200014dc
 800af3c:	20001504 	.word	0x20001504

0800af40 <Os_Scheduler_Task10ms_0>:
/**
  * @brief  Periodic 10ms task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_Task10ms_0(void)
{
 800af40:	b580      	push	{r7, lr}
 800af42:	af00      	add	r7, sp, #0
    while(1)
    {
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800af44:	4b0e      	ldr	r3, [pc, #56]	; (800af80 <Os_Scheduler_Task10ms_0+0x40>)
 800af46:	781b      	ldrb	r3, [r3, #0]
 800af48:	b2db      	uxtb	r3, r3
 800af4a:	2b03      	cmp	r3, #3
 800af4c:	d112      	bne.n	800af74 <Os_Scheduler_Task10ms_0+0x34>
    	{
			while(g_Os_Task10ms_count_u32 == g_Os_10msTimerISR_count_u32)
 800af4e:	bf00      	nop
 800af50:	4b0c      	ldr	r3, [pc, #48]	; (800af84 <Os_Scheduler_Task10ms_0+0x44>)
 800af52:	681a      	ldr	r2, [r3, #0]
 800af54:	4b0c      	ldr	r3, [pc, #48]	; (800af88 <Os_Scheduler_Task10ms_0+0x48>)
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	429a      	cmp	r2, r3
 800af5a:	d0f9      	beq.n	800af50 <Os_Scheduler_Task10ms_0+0x10>
			{

			}
			Os_Task10ms_0_cnt++;
 800af5c:	4b0b      	ldr	r3, [pc, #44]	; (800af8c <Os_Scheduler_Task10ms_0+0x4c>)
 800af5e:	681b      	ldr	r3, [r3, #0]
 800af60:	3301      	adds	r3, #1
 800af62:	4a0a      	ldr	r2, [pc, #40]	; (800af8c <Os_Scheduler_Task10ms_0+0x4c>)
 800af64:	6013      	str	r3, [r2, #0]
			g_Os_Task10ms_count_u32 = g_Os_10msTimerISR_count_u32;
 800af66:	4b08      	ldr	r3, [pc, #32]	; (800af88 <Os_Scheduler_Task10ms_0+0x48>)
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	4a06      	ldr	r2, [pc, #24]	; (800af84 <Os_Scheduler_Task10ms_0+0x44>)
 800af6c:	6013      	str	r3, [r2, #0]

			OS_TASK_CALL(Os_Task_10ms(), g_Os_dwt_10ms_f32);
 800af6e:	f000 f88d 	bl	800b08c <Os_Task_10ms>
 800af72:	e7e7      	b.n	800af44 <Os_Scheduler_Task10ms_0+0x4>
    	}
    	else
    	{
    		g_Os_Task10ms_count_u32 = g_Os_10msTimerISR_count_u32;
 800af74:	4b04      	ldr	r3, [pc, #16]	; (800af88 <Os_Scheduler_Task10ms_0+0x48>)
 800af76:	681b      	ldr	r3, [r3, #0]
 800af78:	4a02      	ldr	r2, [pc, #8]	; (800af84 <Os_Scheduler_Task10ms_0+0x44>)
 800af7a:	6013      	str	r3, [r2, #0]
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800af7c:	e7e2      	b.n	800af44 <Os_Scheduler_Task10ms_0+0x4>
 800af7e:	bf00      	nop
 800af80:	20001504 	.word	0x20001504
 800af84:	200014e8 	.word	0x200014e8
 800af88:	200014cc 	.word	0x200014cc
 800af8c:	200014e4 	.word	0x200014e4

0800af90 <Os_Scheduler_Task50ms_0>:
/**
  * @brief  Periodic 50ms task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_Task50ms_0(void)
{
 800af90:	b580      	push	{r7, lr}
 800af92:	af00      	add	r7, sp, #0
    while(1)
    {
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800af94:	4b0e      	ldr	r3, [pc, #56]	; (800afd0 <Os_Scheduler_Task50ms_0+0x40>)
 800af96:	781b      	ldrb	r3, [r3, #0]
 800af98:	b2db      	uxtb	r3, r3
 800af9a:	2b03      	cmp	r3, #3
 800af9c:	d112      	bne.n	800afc4 <Os_Scheduler_Task50ms_0+0x34>
    	{
			while(g_Os_Task50ms_count_u32 == g_Os_50msTimerISR_count_u32)
 800af9e:	bf00      	nop
 800afa0:	4b0c      	ldr	r3, [pc, #48]	; (800afd4 <Os_Scheduler_Task50ms_0+0x44>)
 800afa2:	681a      	ldr	r2, [r3, #0]
 800afa4:	4b0c      	ldr	r3, [pc, #48]	; (800afd8 <Os_Scheduler_Task50ms_0+0x48>)
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	429a      	cmp	r2, r3
 800afaa:	d0f9      	beq.n	800afa0 <Os_Scheduler_Task50ms_0+0x10>
			{

			}
			Os_Task50ms_0_cnt++;
 800afac:	4b0b      	ldr	r3, [pc, #44]	; (800afdc <Os_Scheduler_Task50ms_0+0x4c>)
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	3301      	adds	r3, #1
 800afb2:	4a0a      	ldr	r2, [pc, #40]	; (800afdc <Os_Scheduler_Task50ms_0+0x4c>)
 800afb4:	6013      	str	r3, [r2, #0]
			g_Os_Task50ms_count_u32 = g_Os_50msTimerISR_count_u32;
 800afb6:	4b08      	ldr	r3, [pc, #32]	; (800afd8 <Os_Scheduler_Task50ms_0+0x48>)
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	4a06      	ldr	r2, [pc, #24]	; (800afd4 <Os_Scheduler_Task50ms_0+0x44>)
 800afbc:	6013      	str	r3, [r2, #0]
			OS_TASK_CALL(Os_Task_50ms(), g_Os_dwt_50ms_f32);
 800afbe:	f000 f86b 	bl	800b098 <Os_Task_50ms>
 800afc2:	e7e7      	b.n	800af94 <Os_Scheduler_Task50ms_0+0x4>
    	}
    	else
    	{
    		g_Os_Task50ms_count_u32 = g_Os_50msTimerISR_count_u32;
 800afc4:	4b04      	ldr	r3, [pc, #16]	; (800afd8 <Os_Scheduler_Task50ms_0+0x48>)
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	4a02      	ldr	r2, [pc, #8]	; (800afd4 <Os_Scheduler_Task50ms_0+0x44>)
 800afca:	6013      	str	r3, [r2, #0]
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800afcc:	e7e2      	b.n	800af94 <Os_Scheduler_Task50ms_0+0x4>
 800afce:	bf00      	nop
 800afd0:	20001504 	.word	0x20001504
 800afd4:	200014f0 	.word	0x200014f0
 800afd8:	200014d0 	.word	0x200014d0
 800afdc:	200014ec 	.word	0x200014ec

0800afe0 <Os_Scheduler_Task100ms_0>:
/**
  * @brief  Periodic 100ms task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_Task100ms_0(void)
{
 800afe0:	b580      	push	{r7, lr}
 800afe2:	af00      	add	r7, sp, #0
    while(1)
    {
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800afe4:	4b0e      	ldr	r3, [pc, #56]	; (800b020 <Os_Scheduler_Task100ms_0+0x40>)
 800afe6:	781b      	ldrb	r3, [r3, #0]
 800afe8:	b2db      	uxtb	r3, r3
 800afea:	2b03      	cmp	r3, #3
 800afec:	d112      	bne.n	800b014 <Os_Scheduler_Task100ms_0+0x34>
    	{
			while(g_Os_Task100ms_count_u32 == g_Os_100msTimerISR_count_u32)
 800afee:	bf00      	nop
 800aff0:	4b0c      	ldr	r3, [pc, #48]	; (800b024 <Os_Scheduler_Task100ms_0+0x44>)
 800aff2:	681a      	ldr	r2, [r3, #0]
 800aff4:	4b0c      	ldr	r3, [pc, #48]	; (800b028 <Os_Scheduler_Task100ms_0+0x48>)
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	429a      	cmp	r2, r3
 800affa:	d0f9      	beq.n	800aff0 <Os_Scheduler_Task100ms_0+0x10>
			{

			}
			Os_Task100ms_0_cnt++;
 800affc:	4b0b      	ldr	r3, [pc, #44]	; (800b02c <Os_Scheduler_Task100ms_0+0x4c>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	3301      	adds	r3, #1
 800b002:	4a0a      	ldr	r2, [pc, #40]	; (800b02c <Os_Scheduler_Task100ms_0+0x4c>)
 800b004:	6013      	str	r3, [r2, #0]
			g_Os_Task100ms_count_u32 = g_Os_100msTimerISR_count_u32;
 800b006:	4b08      	ldr	r3, [pc, #32]	; (800b028 <Os_Scheduler_Task100ms_0+0x48>)
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	4a06      	ldr	r2, [pc, #24]	; (800b024 <Os_Scheduler_Task100ms_0+0x44>)
 800b00c:	6013      	str	r3, [r2, #0]

			OS_TASK_CALL(Os_Task_100ms(), g_Os_dwt_100ms_f32);
 800b00e:	f000 f849 	bl	800b0a4 <Os_Task_100ms>
 800b012:	e7e7      	b.n	800afe4 <Os_Scheduler_Task100ms_0+0x4>
    	}
    	else
    	{
    		g_Os_Task100ms_count_u32 = g_Os_100msTimerISR_count_u32;
 800b014:	4b04      	ldr	r3, [pc, #16]	; (800b028 <Os_Scheduler_Task100ms_0+0x48>)
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	4a02      	ldr	r2, [pc, #8]	; (800b024 <Os_Scheduler_Task100ms_0+0x44>)
 800b01a:	6013      	str	r3, [r2, #0]
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800b01c:	e7e2      	b.n	800afe4 <Os_Scheduler_Task100ms_0+0x4>
 800b01e:	bf00      	nop
 800b020:	20001504 	.word	0x20001504
 800b024:	200014f8 	.word	0x200014f8
 800b028:	200014d4 	.word	0x200014d4
 800b02c:	200014f4 	.word	0x200014f4

0800b030 <Os_Scheduler_Task500ms_0>:
/**
  * @brief  Periodic 500ms task
  * @return None
  */
OS_TASK_FUNC void Os_Scheduler_Task500ms_0(void)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	af00      	add	r7, sp, #0
    while(1)
    {
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800b034:	4b0e      	ldr	r3, [pc, #56]	; (800b070 <Os_Scheduler_Task500ms_0+0x40>)
 800b036:	781b      	ldrb	r3, [r3, #0]
 800b038:	b2db      	uxtb	r3, r3
 800b03a:	2b03      	cmp	r3, #3
 800b03c:	d112      	bne.n	800b064 <Os_Scheduler_Task500ms_0+0x34>
    	{
			while(g_Os_Task500ms_count_u32 == g_Os_500msTimerISR_count_u32)
 800b03e:	bf00      	nop
 800b040:	4b0c      	ldr	r3, [pc, #48]	; (800b074 <Os_Scheduler_Task500ms_0+0x44>)
 800b042:	681a      	ldr	r2, [r3, #0]
 800b044:	4b0c      	ldr	r3, [pc, #48]	; (800b078 <Os_Scheduler_Task500ms_0+0x48>)
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	429a      	cmp	r2, r3
 800b04a:	d0f9      	beq.n	800b040 <Os_Scheduler_Task500ms_0+0x10>
			{

			}
			Os_Task500ms_0_cnt++;
 800b04c:	4b0b      	ldr	r3, [pc, #44]	; (800b07c <Os_Scheduler_Task500ms_0+0x4c>)
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	3301      	adds	r3, #1
 800b052:	4a0a      	ldr	r2, [pc, #40]	; (800b07c <Os_Scheduler_Task500ms_0+0x4c>)
 800b054:	6013      	str	r3, [r2, #0]
			g_Os_Task500ms_count_u32 = g_Os_500msTimerISR_count_u32;
 800b056:	4b08      	ldr	r3, [pc, #32]	; (800b078 <Os_Scheduler_Task500ms_0+0x48>)
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	4a06      	ldr	r2, [pc, #24]	; (800b074 <Os_Scheduler_Task500ms_0+0x44>)
 800b05c:	6013      	str	r3, [r2, #0]

			OS_TASK_CALL(Os_Task_500ms(), g_Os_dwt_500ms_f32);
 800b05e:	f000 f827 	bl	800b0b0 <Os_Task_500ms>
 800b062:	e7e7      	b.n	800b034 <Os_Scheduler_Task500ms_0+0x4>
    	}
    	else
    	{
    		g_Os_Task500ms_count_u32 = g_Os_500msTimerISR_count_u32;
 800b064:	4b04      	ldr	r3, [pc, #16]	; (800b078 <Os_Scheduler_Task500ms_0+0x48>)
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	4a02      	ldr	r2, [pc, #8]	; (800b074 <Os_Scheduler_Task500ms_0+0x44>)
 800b06a:	6013      	str	r3, [r2, #0]
    	if(OS_STATE_RUNNING_E == g_OS_State_e)
 800b06c:	e7e2      	b.n	800b034 <Os_Scheduler_Task500ms_0+0x4>
 800b06e:	bf00      	nop
 800b070:	20001504 	.word	0x20001504
 800b074:	20001500 	.word	0x20001500
 800b078:	200014d8 	.word	0x200014d8
 800b07c:	200014fc 	.word	0x200014fc

0800b080 <Os_Task_Master>:

#include "Os_task.h"
#include "Rte_Os.h"

TASK(Master)()
{
 800b080:	b580      	push	{r7, lr}
 800b082:	af00      	add	r7, sp, #0
	Rte_Os_Task_Master();
 800b084:	f000 f872 	bl	800b16c <Rte_Task_Master>
}
 800b088:	bf00      	nop
 800b08a:	bd80      	pop	{r7, pc}

0800b08c <Os_Task_10ms>:

TASK(10ms)()
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	af00      	add	r7, sp, #0
	Rte_Os_Task_10ms();
 800b090:	f000 f88e 	bl	800b1b0 <Rte_Task_10ms>
}
 800b094:	bf00      	nop
 800b096:	bd80      	pop	{r7, pc}

0800b098 <Os_Task_50ms>:

TASK(50ms)()
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	af00      	add	r7, sp, #0
	Rte_Os_Task_50ms();
 800b09c:	f000 f89c 	bl	800b1d8 <Rte_Task_50ms>
}
 800b0a0:	bf00      	nop
 800b0a2:	bd80      	pop	{r7, pc}

0800b0a4 <Os_Task_100ms>:

TASK(100ms)()
{
 800b0a4:	b580      	push	{r7, lr}
 800b0a6:	af00      	add	r7, sp, #0
	Rte_Os_Task_100ms();
 800b0a8:	f000 f89c 	bl	800b1e4 <Rte_Task_100ms>
}
 800b0ac:	bf00      	nop
 800b0ae:	bd80      	pop	{r7, pc}

0800b0b0 <Os_Task_500ms>:

TASK(500ms)()
{
 800b0b0:	b580      	push	{r7, lr}
 800b0b2:	af00      	add	r7, sp, #0
	Rte_Os_Task_500ms();
 800b0b4:	f000 f8a2 	bl	800b1fc <Rte_Task_500ms>
}
 800b0b8:	bf00      	nop
 800b0ba:	bd80      	pop	{r7, pc}

0800b0bc <Os_Task_Shutdown>:

TASK(Shutdown)()
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	af00      	add	r7, sp, #0
	Rte_Os_Task_Shutdown();
 800b0c0:	f000 f8d0 	bl	800b264 <Rte_Task_Shutdown>
}
 800b0c4:	bf00      	nop
 800b0c6:	bd80      	pop	{r7, pc}

0800b0c8 <Tm_Init>:

#include "Tm.h"
#include "Gpt.h"

void Tm_Init(void)
{
 800b0c8:	b480      	push	{r7}
 800b0ca:	af00      	add	r7, sp, #0

}
 800b0cc:	bf00      	nop
 800b0ce:	46bd      	mov	sp, r7
 800b0d0:	bc80      	pop	{r7}
 800b0d2:	4770      	bx	lr

0800b0d4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800b0d4:	f8df d034 	ldr.w	sp, [pc, #52]	; 800b10c <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800b0d8:	480d      	ldr	r0, [pc, #52]	; (800b110 <LoopForever+0x6>)
  ldr r1, =_edata
 800b0da:	490e      	ldr	r1, [pc, #56]	; (800b114 <LoopForever+0xa>)
  ldr r2, =_sidata
 800b0dc:	4a0e      	ldr	r2, [pc, #56]	; (800b118 <LoopForever+0xe>)
  movs r3, #0
 800b0de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800b0e0:	e002      	b.n	800b0e8 <LoopCopyDataInit>

0800b0e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800b0e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800b0e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800b0e6:	3304      	adds	r3, #4

0800b0e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800b0e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800b0ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800b0ec:	d3f9      	bcc.n	800b0e2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800b0ee:	4a0b      	ldr	r2, [pc, #44]	; (800b11c <LoopForever+0x12>)
  ldr r4, =_ebss
 800b0f0:	4c0b      	ldr	r4, [pc, #44]	; (800b120 <LoopForever+0x16>)
  movs r3, #0
 800b0f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 800b0f4:	e001      	b.n	800b0fa <LoopFillZerobss>

0800b0f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800b0f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800b0f8:	3204      	adds	r2, #4

0800b0fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800b0fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800b0fc:	d3fb      	bcc.n	800b0f6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800b0fe:	f7fb fea3 	bl	8006e48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800b102:	f000 f97d 	bl	800b400 <__libc_init_array>
/* Call the application's entry point.*/
	bl	EcuM_Init
 800b106:	f7ff fd82 	bl	800ac0e <EcuM_Init>

0800b10a <LoopForever>:

LoopForever:
    b LoopForever
 800b10a:	e7fe      	b.n	800b10a <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800b10c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 800b110:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800b114:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800b118:	0800bdd8 	.word	0x0800bdd8
  ldr r2, =_sbss
 800b11c:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 800b120:	200015ec 	.word	0x200015ec

0800b124 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800b124:	e7fe      	b.n	800b124 <ADC1_2_IRQHandler>

0800b126 <Rte_Call_EnterProtectedSection>:

static inline void Rte_Call_EnterProtectedSection(void);
static inline void Rte_Call_LeaveProtectedSection(void);

static inline void Rte_Call_EnterProtectedSection(void)
{
 800b126:	b480      	push	{r7}
 800b128:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800b12a:	b672      	cpsid	i
}
 800b12c:	bf00      	nop
	__disable_irq();
}
 800b12e:	bf00      	nop
 800b130:	46bd      	mov	sp, r7
 800b132:	bc80      	pop	{r7}
 800b134:	4770      	bx	lr

0800b136 <Rte_Call_LeaveProtectedSection>:

static inline void Rte_Call_LeaveProtectedSection(void)
{
 800b136:	b480      	push	{r7}
 800b138:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsie i" : : : "memory");
 800b13a:	b662      	cpsie	i
}
 800b13c:	bf00      	nop
	__enable_irq();
}
 800b13e:	bf00      	nop
 800b140:	46bd      	mov	sp, r7
 800b142:	bc80      	pop	{r7}
 800b144:	4770      	bx	lr
	...

0800b148 <Rte_Init>:

void Rte_Init(void)
{
 800b148:	b580      	push	{r7, lr}
 800b14a:	af00      	add	r7, sp, #0
	Int_ButtonState = (uint8)HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin);
 800b14c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b150:	4804      	ldr	r0, [pc, #16]	; (800b164 <Rte_Init+0x1c>)
 800b152:	f7f7 ff8f 	bl	8003074 <HAL_GPIO_ReadPin>
 800b156:	4603      	mov	r3, r0
 800b158:	461a      	mov	r2, r3
 800b15a:	4b03      	ldr	r3, [pc, #12]	; (800b168 <Rte_Init+0x20>)
 800b15c:	701a      	strb	r2, [r3, #0]
}
 800b15e:	bf00      	nop
 800b160:	bd80      	pop	{r7, pc}
 800b162:	bf00      	nop
 800b164:	48000800 	.word	0x48000800
 800b168:	20001505 	.word	0x20001505

0800b16c <Rte_Task_Master>:

/* Os Tasks*/
/* Init task */
void Rte_Task_Master(void)
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	af00      	add	r7, sp, #0
	/* EcuM startup two: MCal drivers init, BswM init */
	EcuM_StartUp_Two();
 800b170:	f7ff fd47 	bl	800ac02 <EcuM_StartUp_Two>

	/* Bsw stacks init */
	NvM_Init();
 800b174:	f7ff fa10 	bl	800a598 <NvM_Init>
	Ea_Init();
 800b178:	f7ff f9ca 	bl	800a510 <Ea_Init>
	/* Rte init */
	Rte_Init();
 800b17c:	f7ff ffe4 	bl	800b148 <Rte_Init>
	/* Cdd init */
	Cdd_Servo_Init();
 800b180:	f7f6 fae2 	bl	8001748 <Cdd_Servo_Init>
	Cdd_Ultrasonic_Init();
 800b184:	f7f6 fc4e 	bl	8001a24 <Cdd_Ultrasonic_Init>
	/* Asw init */
	Access_Init();
 800b188:	f7f5 ff44 	bl	8001014 <Access_Init>
	Engine_Init();
 800b18c:	f7f6 f81e 	bl	80011cc <Engine_Init>
	Brakes_Init();
 800b190:	f7f5 ffc2 	bl	8001118 <Brakes_Init>
	Steering_Init();
 800b194:	f7f6 f912 	bl	80013bc <Steering_Init>
	Blinker_Init();
 800b198:	f7f6 f8c8 	bl	800132c <Blinker_Init>
	FrontLights_Init();
 800b19c:	f7f6 f8d8 	bl	8001350 <FrontLights_Init>
	InteriorLights_Init();
 800b1a0:	f7f6 f8e8 	bl	8001374 <InteriorLights_Init>
	RearLights_Init();
 800b1a4:	f7f6 f8f8 	bl	8001398 <RearLights_Init>
	/* Init function of ASW module used for testing purposes. TODO: remove after tests */
	LED_Init();
 800b1a8:	f7f6 f866 	bl	8001278 <LED_Init>

	/* Add new ASW init functions here */
}
 800b1ac:	bf00      	nop
 800b1ae:	bd80      	pop	{r7, pc}

0800b1b0 <Rte_Task_10ms>:

void Rte_Task_10ms(void)
{
 800b1b0:	b580      	push	{r7, lr}
 800b1b2:	af00      	add	r7, sp, #0
	/* BSW */
	BswM_MainFunction();
 800b1b4:	f7ff fa60 	bl	800a678 <BswM_MainFunction>
	NvM_MainFunction();
 800b1b8:	f7ff f9fe 	bl	800a5b8 <NvM_MainFunction>
	/* CDD */
	Cdd_Servo_MainFunction();
 800b1bc:	f7f6 faec 	bl	8001798 <Cdd_Servo_MainFunction>
	Cdd_Ultrasonic_MainFunction();
 800b1c0:	f7f6 fd58 	bl	8001c74 <Cdd_Ultrasonic_MainFunction>
	/* ASW */
	Access_MainFunction();
 800b1c4:	f7f5 ff32 	bl	800102c <Access_MainFunction>
	Engine_MainFunction();
 800b1c8:	f7f6 f80c 	bl	80011e4 <Engine_MainFunction>
	Brakes_MainFunction();
 800b1cc:	f7f5 ffce 	bl	800116c <Brakes_MainFunction>
	Steering_MainFunction();
 800b1d0:	f7f6 f900 	bl	80013d4 <Steering_MainFunction>

}
 800b1d4:	bf00      	nop
 800b1d6:	bd80      	pop	{r7, pc}

0800b1d8 <Rte_Task_50ms>:

void Rte_Task_50ms(void)
{
 800b1d8:	b580      	push	{r7, lr}
 800b1da:	af00      	add	r7, sp, #0
	/* MainFunction of ASW module used for testing purposes. TODO: remove after tests */
	LED_MainFunction();
 800b1dc:	f7f6 f870 	bl	80012c0 <LED_MainFunction>
}
 800b1e0:	bf00      	nop
 800b1e2:	bd80      	pop	{r7, pc}

0800b1e4 <Rte_Task_100ms>:

void Rte_Task_100ms(void)
{
 800b1e4:	b580      	push	{r7, lr}
 800b1e6:	af00      	add	r7, sp, #0
	Blinker_MainFunction();
 800b1e8:	f7f6 f8ac 	bl	8001344 <Blinker_MainFunction>
	FrontLights_MainFunction();
 800b1ec:	f7f6 f8bc 	bl	8001368 <FrontLights_MainFunction>
	InteriorLights_MainFunction();
 800b1f0:	f7f6 f8cc 	bl	800138c <InteriorLights_MainFunction>
	RearLights_MainFunction();
 800b1f4:	f7f6 f8dc 	bl	80013b0 <RearLights_MainFunction>
}
 800b1f8:	bf00      	nop
 800b1fa:	bd80      	pop	{r7, pc}

0800b1fc <Rte_Task_500ms>:

void Rte_Task_500ms(void)
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	af00      	add	r7, sp, #0

	/* UART test section. TODO: remove */
	sprintf(databuf, "%4d X", count);
 800b200:	4b13      	ldr	r3, [pc, #76]	; (800b250 <Rte_Task_500ms+0x54>)
 800b202:	881b      	ldrh	r3, [r3, #0]
 800b204:	461a      	mov	r2, r3
 800b206:	4913      	ldr	r1, [pc, #76]	; (800b254 <Rte_Task_500ms+0x58>)
 800b208:	4813      	ldr	r0, [pc, #76]	; (800b258 <Rte_Task_500ms+0x5c>)
 800b20a:	f000 f925 	bl	800b458 <siprintf>
	databuf[strlen(databuf)] = 0;
 800b20e:	4812      	ldr	r0, [pc, #72]	; (800b258 <Rte_Task_500ms+0x5c>)
 800b210:	f7f4 ffe6 	bl	80001e0 <strlen>
 800b214:	4603      	mov	r3, r0
 800b216:	4a10      	ldr	r2, [pc, #64]	; (800b258 <Rte_Task_500ms+0x5c>)
 800b218:	2100      	movs	r1, #0
 800b21a:	54d1      	strb	r1, [r2, r3]
	HAL_UART_Transmit(&huart2, (uint8 *)databuf, strlen(databuf), 1000);
 800b21c:	480e      	ldr	r0, [pc, #56]	; (800b258 <Rte_Task_500ms+0x5c>)
 800b21e:	f7f4 ffdf 	bl	80001e0 <strlen>
 800b222:	4603      	mov	r3, r0
 800b224:	b29a      	uxth	r2, r3
 800b226:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b22a:	490b      	ldr	r1, [pc, #44]	; (800b258 <Rte_Task_500ms+0x5c>)
 800b22c:	480b      	ldr	r0, [pc, #44]	; (800b25c <Rte_Task_500ms+0x60>)
 800b22e:	f7fe f9af 	bl	8009590 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart2, crlf, 1, 1000);
 800b232:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b236:	2201      	movs	r2, #1
 800b238:	4909      	ldr	r1, [pc, #36]	; (800b260 <Rte_Task_500ms+0x64>)
 800b23a:	4808      	ldr	r0, [pc, #32]	; (800b25c <Rte_Task_500ms+0x60>)
 800b23c:	f7fe f9a8 	bl	8009590 <HAL_UART_Transmit>

	count++;
 800b240:	4b03      	ldr	r3, [pc, #12]	; (800b250 <Rte_Task_500ms+0x54>)
 800b242:	881b      	ldrh	r3, [r3, #0]
 800b244:	3301      	adds	r3, #1
 800b246:	b29a      	uxth	r2, r3
 800b248:	4b01      	ldr	r3, [pc, #4]	; (800b250 <Rte_Task_500ms+0x54>)
 800b24a:	801a      	strh	r2, [r3, #0]
}
 800b24c:	bf00      	nop
 800b24e:	bd80      	pop	{r7, pc}
 800b250:	20001518 	.word	0x20001518
 800b254:	0800bd48 	.word	0x0800bd48
 800b258:	20001508 	.word	0x20001508
 800b25c:	20000468 	.word	0x20000468
 800b260:	20000010 	.word	0x20000010

0800b264 <Rte_Task_Shutdown>:

void Rte_Task_Shutdown(void)
{
 800b264:	b580      	push	{r7, lr}
 800b266:	af00      	add	r7, sp, #0
	/* ASW Shutdown callbacks */
	LED_Shutdown();
 800b268:	f7f6 f850 	bl	800130c <LED_Shutdown>
	Brakes_Shutdown();
 800b26c:	f7f5 ff9e 	bl	80011ac <Brakes_Shutdown>

	/* BSW Shutdown callbacks */
}
 800b270:	bf00      	nop
 800b272:	bd80      	pop	{r7, pc}

0800b274 <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement>:
/* CDD interfaces: Ultrasonic */
/* Cdd_Ultrasonic: Trigger measurement */
void Rte_Call_Cdd_Ultrasonic_TriggerMeasurement(void)
{
 800b274:	b580      	push	{r7, lr}
 800b276:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO, c_Cdd_Ultrasonic_CfgType_s.TRIG_PIN, (GPIO_PinState)GPIO_PIN_SET);
 800b278:	4b0b      	ldr	r3, [pc, #44]	; (800b2a8 <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement+0x34>)
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	4a0a      	ldr	r2, [pc, #40]	; (800b2a8 <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement+0x34>)
 800b27e:	8891      	ldrh	r1, [r2, #4]
 800b280:	2201      	movs	r2, #1
 800b282:	4618      	mov	r0, r3
 800b284:	f7f7 ff0d 	bl	80030a2 <HAL_GPIO_WritePin>
	__asm("NOP");
 800b288:	bf00      	nop
	__asm("NOP");
 800b28a:	bf00      	nop
	__asm("NOP");
 800b28c:	bf00      	nop
	__asm("NOP");
 800b28e:	bf00      	nop
	__asm("NOP");
 800b290:	bf00      	nop
	HAL_GPIO_WritePin(c_Cdd_Ultrasonic_CfgType_s.TRIG_GPIO, c_Cdd_Ultrasonic_CfgType_s.TRIG_PIN, (GPIO_PinState)GPIO_PIN_RESET);
 800b292:	4b05      	ldr	r3, [pc, #20]	; (800b2a8 <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement+0x34>)
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	4a04      	ldr	r2, [pc, #16]	; (800b2a8 <Rte_Call_Cdd_Ultrasonic_TriggerMeasurement+0x34>)
 800b298:	8891      	ldrh	r1, [r2, #4]
 800b29a:	2200      	movs	r2, #0
 800b29c:	4618      	mov	r0, r3
 800b29e:	f7f7 ff00 	bl	80030a2 <HAL_GPIO_WritePin>
}
 800b2a2:	bf00      	nop
 800b2a4:	bd80      	pop	{r7, pc}
 800b2a6:	bf00      	nop
 800b2a8:	0800bd50 	.word	0x0800bd50

0800b2ac <Rte_Read_Cdd_Ultrasonic_Distance_f32>:

/* Cdd_Ultrasonic: Read distance */
void Rte_Read_Cdd_Ultrasonic_Distance_f32(float32 *distance)
{
 800b2ac:	b580      	push	{r7, lr}
 800b2ae:	b082      	sub	sp, #8
 800b2b0:	af00      	add	r7, sp, #0
 800b2b2:	6078      	str	r0, [r7, #4]
	*distance = Cdd_Ultrasonic_ReadDistance();
 800b2b4:	f7f6 fcf8 	bl	8001ca8 <Cdd_Ultrasonic_ReadDistance>
 800b2b8:	4602      	mov	r2, r0
 800b2ba:	687b      	ldr	r3, [r7, #4]
 800b2bc:	601a      	str	r2, [r3, #0]
}
 800b2be:	bf00      	nop
 800b2c0:	3708      	adds	r7, #8
 800b2c2:	46bd      	mov	sp, r7
 800b2c4:	bd80      	pop	{r7, pc}
	...

0800b2c8 <Rte_Read_PC13_Pin_State>:
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
}

/* Read PC13 pin state - button state */
void Rte_Read_PC13_Pin_State(uint8 *state)
{
 800b2c8:	b480      	push	{r7}
 800b2ca:	b083      	sub	sp, #12
 800b2cc:	af00      	add	r7, sp, #0
 800b2ce:	6078      	str	r0, [r7, #4]
	*state = Int_ButtonState;
 800b2d0:	4b04      	ldr	r3, [pc, #16]	; (800b2e4 <Rte_Read_PC13_Pin_State+0x1c>)
 800b2d2:	781b      	ldrb	r3, [r3, #0]
 800b2d4:	b2da      	uxtb	r2, r3
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	701a      	strb	r2, [r3, #0]
}
 800b2da:	bf00      	nop
 800b2dc:	370c      	adds	r7, #12
 800b2de:	46bd      	mov	sp, r7
 800b2e0:	bc80      	pop	{r7}
 800b2e2:	4770      	bx	lr
 800b2e4:	20001505 	.word	0x20001505

0800b2e8 <Rte_Write_PC13_Pin_State>:

/* Save PC13 Pin state (called from IRQ) - TODO: change this */
void Rte_Write_PC13_Pin_State(uint8 state)
{
 800b2e8:	b480      	push	{r7}
 800b2ea:	b083      	sub	sp, #12
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	4603      	mov	r3, r0
 800b2f0:	71fb      	strb	r3, [r7, #7]
	Int_ButtonState = state;
 800b2f2:	4a04      	ldr	r2, [pc, #16]	; (800b304 <Rte_Write_PC13_Pin_State+0x1c>)
 800b2f4:	79fb      	ldrb	r3, [r7, #7]
 800b2f6:	7013      	strb	r3, [r2, #0]
}
 800b2f8:	bf00      	nop
 800b2fa:	370c      	adds	r7, #12
 800b2fc:	46bd      	mov	sp, r7
 800b2fe:	bc80      	pop	{r7}
 800b300:	4770      	bx	lr
 800b302:	bf00      	nop
 800b304:	20001505 	.word	0x20001505

0800b308 <Rte_Write_DIO_Autobrakes_State_b>:

/* Write PC6 pin state */
void Rte_Write_DIO_Autobrakes_State_b(boolean state)
{
 800b308:	b580      	push	{r7, lr}
 800b30a:	b082      	sub	sp, #8
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	4603      	mov	r3, r0
 800b310:	71fb      	strb	r3, [r7, #7]
	if(TRUE == state)
 800b312:	79fb      	ldrb	r3, [r7, #7]
 800b314:	2b01      	cmp	r3, #1
 800b316:	d105      	bne.n	800b324 <Rte_Write_DIO_Autobrakes_State_b+0x1c>
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800b318:	2200      	movs	r2, #0
 800b31a:	2140      	movs	r1, #64	; 0x40
 800b31c:	4806      	ldr	r0, [pc, #24]	; (800b338 <Rte_Write_DIO_Autobrakes_State_b+0x30>)
 800b31e:	f7f7 fec0 	bl	80030a2 <HAL_GPIO_WritePin>
	}
	else
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
	}
}
 800b322:	e004      	b.n	800b32e <Rte_Write_DIO_Autobrakes_State_b+0x26>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 800b324:	2201      	movs	r2, #1
 800b326:	2140      	movs	r1, #64	; 0x40
 800b328:	4803      	ldr	r0, [pc, #12]	; (800b338 <Rte_Write_DIO_Autobrakes_State_b+0x30>)
 800b32a:	f7f7 feba 	bl	80030a2 <HAL_GPIO_WritePin>
}
 800b32e:	bf00      	nop
 800b330:	3708      	adds	r7, #8
 800b332:	46bd      	mov	sp, r7
 800b334:	bd80      	pop	{r7, pc}
 800b336:	bf00      	nop
 800b338:	48000800 	.word	0x48000800

0800b33c <Rte_Cdd_Servo_RawMove>:

void Rte_Cdd_Servo_RawMove(uint16 pulse)
{
 800b33c:	b580      	push	{r7, lr}
 800b33e:	b082      	sub	sp, #8
 800b340:	af00      	add	r7, sp, #0
 800b342:	4603      	mov	r3, r0
 800b344:	80fb      	strh	r3, [r7, #6]
	Cdd_Servo_RawMove(pulse);
 800b346:	88fb      	ldrh	r3, [r7, #6]
 800b348:	4618      	mov	r0, r3
 800b34a:	f7f6 fa09 	bl	8001760 <Cdd_Servo_RawMove>
}
 800b34e:	bf00      	nop
 800b350:	3708      	adds	r7, #8
 800b352:	46bd      	mov	sp, r7
 800b354:	bd80      	pop	{r7, pc}
	...

0800b358 <Rte_Read_NvM_Block>:

void Rte_Read_NvM_Block(uint16 blockID, uint8 *data)
{
 800b358:	b580      	push	{r7, lr}
 800b35a:	b082      	sub	sp, #8
 800b35c:	af00      	add	r7, sp, #0
 800b35e:	4603      	mov	r3, r0
 800b360:	6039      	str	r1, [r7, #0]
 800b362:	80fb      	strh	r3, [r7, #6]
	/* TODO:	- remove direct read <- should be done by ReadAll
	 * 			- add block update after write
	 */
	NvM_ReadBlock(blockID, Rte_NvM_RAM_Block[blockID]);
 800b364:	88fb      	ldrh	r3, [r7, #6]
 800b366:	015b      	lsls	r3, r3, #5
 800b368:	4a07      	ldr	r2, [pc, #28]	; (800b388 <Rte_Read_NvM_Block+0x30>)
 800b36a:	441a      	add	r2, r3
 800b36c:	88fb      	ldrh	r3, [r7, #6]
 800b36e:	4611      	mov	r1, r2
 800b370:	4618      	mov	r0, r3
 800b372:	f7ff f956 	bl	800a622 <NvM_ReadBlock>
	data = &Rte_NvM_RAM_Block[blockID][0u];
 800b376:	88fb      	ldrh	r3, [r7, #6]
 800b378:	015b      	lsls	r3, r3, #5
 800b37a:	4a03      	ldr	r2, [pc, #12]	; (800b388 <Rte_Read_NvM_Block+0x30>)
 800b37c:	4413      	add	r3, r2
 800b37e:	603b      	str	r3, [r7, #0]
}
 800b380:	bf00      	nop
 800b382:	3708      	adds	r7, #8
 800b384:	46bd      	mov	sp, r7
 800b386:	bd80      	pop	{r7, pc}
 800b388:	2000151c 	.word	0x2000151c

0800b38c <Rte_Write_NvM_Block>:

void Rte_Write_NvM_Block(uint16 blockID, uint8 *data)
{
 800b38c:	b580      	push	{r7, lr}
 800b38e:	b082      	sub	sp, #8
 800b390:	af00      	add	r7, sp, #0
 800b392:	4603      	mov	r3, r0
 800b394:	6039      	str	r1, [r7, #0]
 800b396:	80fb      	strh	r3, [r7, #6]
	NvM_WriteBlock(blockID, data);
 800b398:	88fb      	ldrh	r3, [r7, #6]
 800b39a:	6839      	ldr	r1, [r7, #0]
 800b39c:	4618      	mov	r0, r3
 800b39e:	f7ff f931 	bl	800a604 <NvM_WriteBlock>
}
 800b3a2:	bf00      	nop
 800b3a4:	3708      	adds	r7, #8
 800b3a6:	46bd      	mov	sp, r7
 800b3a8:	bd80      	pop	{r7, pc}
	...

0800b3ac <Rte_Write_AN0_Voltage_u16>:

void Rte_Write_AN0_Voltage_u16(uint16 voltage)
{
 800b3ac:	b480      	push	{r7}
 800b3ae:	b083      	sub	sp, #12
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	4603      	mov	r3, r0
 800b3b4:	80fb      	strh	r3, [r7, #6]
	Rte_ADC_AN0_Voltage = voltage;
 800b3b6:	4a04      	ldr	r2, [pc, #16]	; (800b3c8 <Rte_Write_AN0_Voltage_u16+0x1c>)
 800b3b8:	88fb      	ldrh	r3, [r7, #6]
 800b3ba:	8013      	strh	r3, [r2, #0]
}
 800b3bc:	bf00      	nop
 800b3be:	370c      	adds	r7, #12
 800b3c0:	46bd      	mov	sp, r7
 800b3c2:	bc80      	pop	{r7}
 800b3c4:	4770      	bx	lr
 800b3c6:	bf00      	nop
 800b3c8:	20001506 	.word	0x20001506

0800b3cc <Rte_Read_AN0_Voltage_u16>:

void Rte_Read_AN0_Voltage_u16(uint16 *voltage)
{
 800b3cc:	b580      	push	{r7, lr}
 800b3ce:	b082      	sub	sp, #8
 800b3d0:	af00      	add	r7, sp, #0
 800b3d2:	6078      	str	r0, [r7, #4]
	/* Disable interrupts */
	Rte_Call_EnterProtectedSection();
 800b3d4:	f7ff fea7 	bl	800b126 <Rte_Call_EnterProtectedSection>
	/* Read ADC value */
	*voltage = Rte_ADC_AN0_Voltage;
 800b3d8:	4b05      	ldr	r3, [pc, #20]	; (800b3f0 <Rte_Read_AN0_Voltage_u16+0x24>)
 800b3da:	881b      	ldrh	r3, [r3, #0]
 800b3dc:	b29a      	uxth	r2, r3
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	801a      	strh	r2, [r3, #0]
	/* Enable interrupts */
	Rte_Call_LeaveProtectedSection();
 800b3e2:	f7ff fea8 	bl	800b136 <Rte_Call_LeaveProtectedSection>
}
 800b3e6:	bf00      	nop
 800b3e8:	3708      	adds	r7, #8
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	bd80      	pop	{r7, pc}
 800b3ee:	bf00      	nop
 800b3f0:	20001506 	.word	0x20001506

0800b3f4 <__errno>:
 800b3f4:	4b01      	ldr	r3, [pc, #4]	; (800b3fc <__errno+0x8>)
 800b3f6:	6818      	ldr	r0, [r3, #0]
 800b3f8:	4770      	bx	lr
 800b3fa:	bf00      	nop
 800b3fc:	20000014 	.word	0x20000014

0800b400 <__libc_init_array>:
 800b400:	b570      	push	{r4, r5, r6, lr}
 800b402:	4d0d      	ldr	r5, [pc, #52]	; (800b438 <__libc_init_array+0x38>)
 800b404:	4c0d      	ldr	r4, [pc, #52]	; (800b43c <__libc_init_array+0x3c>)
 800b406:	1b64      	subs	r4, r4, r5
 800b408:	10a4      	asrs	r4, r4, #2
 800b40a:	2600      	movs	r6, #0
 800b40c:	42a6      	cmp	r6, r4
 800b40e:	d109      	bne.n	800b424 <__libc_init_array+0x24>
 800b410:	4d0b      	ldr	r5, [pc, #44]	; (800b440 <__libc_init_array+0x40>)
 800b412:	4c0c      	ldr	r4, [pc, #48]	; (800b444 <__libc_init_array+0x44>)
 800b414:	f000 fc8c 	bl	800bd30 <_init>
 800b418:	1b64      	subs	r4, r4, r5
 800b41a:	10a4      	asrs	r4, r4, #2
 800b41c:	2600      	movs	r6, #0
 800b41e:	42a6      	cmp	r6, r4
 800b420:	d105      	bne.n	800b42e <__libc_init_array+0x2e>
 800b422:	bd70      	pop	{r4, r5, r6, pc}
 800b424:	f855 3b04 	ldr.w	r3, [r5], #4
 800b428:	4798      	blx	r3
 800b42a:	3601      	adds	r6, #1
 800b42c:	e7ee      	b.n	800b40c <__libc_init_array+0xc>
 800b42e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b432:	4798      	blx	r3
 800b434:	3601      	adds	r6, #1
 800b436:	e7f2      	b.n	800b41e <__libc_init_array+0x1e>
 800b438:	0800bdd0 	.word	0x0800bdd0
 800b43c:	0800bdd0 	.word	0x0800bdd0
 800b440:	0800bdd0 	.word	0x0800bdd0
 800b444:	0800bdd4 	.word	0x0800bdd4

0800b448 <memset>:
 800b448:	4402      	add	r2, r0
 800b44a:	4603      	mov	r3, r0
 800b44c:	4293      	cmp	r3, r2
 800b44e:	d100      	bne.n	800b452 <memset+0xa>
 800b450:	4770      	bx	lr
 800b452:	f803 1b01 	strb.w	r1, [r3], #1
 800b456:	e7f9      	b.n	800b44c <memset+0x4>

0800b458 <siprintf>:
 800b458:	b40e      	push	{r1, r2, r3}
 800b45a:	b500      	push	{lr}
 800b45c:	b09c      	sub	sp, #112	; 0x70
 800b45e:	ab1d      	add	r3, sp, #116	; 0x74
 800b460:	9002      	str	r0, [sp, #8]
 800b462:	9006      	str	r0, [sp, #24]
 800b464:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800b468:	4809      	ldr	r0, [pc, #36]	; (800b490 <siprintf+0x38>)
 800b46a:	9107      	str	r1, [sp, #28]
 800b46c:	9104      	str	r1, [sp, #16]
 800b46e:	4909      	ldr	r1, [pc, #36]	; (800b494 <siprintf+0x3c>)
 800b470:	f853 2b04 	ldr.w	r2, [r3], #4
 800b474:	9105      	str	r1, [sp, #20]
 800b476:	6800      	ldr	r0, [r0, #0]
 800b478:	9301      	str	r3, [sp, #4]
 800b47a:	a902      	add	r1, sp, #8
 800b47c:	f000 f868 	bl	800b550 <_svfiprintf_r>
 800b480:	9b02      	ldr	r3, [sp, #8]
 800b482:	2200      	movs	r2, #0
 800b484:	701a      	strb	r2, [r3, #0]
 800b486:	b01c      	add	sp, #112	; 0x70
 800b488:	f85d eb04 	ldr.w	lr, [sp], #4
 800b48c:	b003      	add	sp, #12
 800b48e:	4770      	bx	lr
 800b490:	20000014 	.word	0x20000014
 800b494:	ffff0208 	.word	0xffff0208

0800b498 <__ssputs_r>:
 800b498:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b49c:	688e      	ldr	r6, [r1, #8]
 800b49e:	429e      	cmp	r6, r3
 800b4a0:	4682      	mov	sl, r0
 800b4a2:	460c      	mov	r4, r1
 800b4a4:	4690      	mov	r8, r2
 800b4a6:	461f      	mov	r7, r3
 800b4a8:	d838      	bhi.n	800b51c <__ssputs_r+0x84>
 800b4aa:	898a      	ldrh	r2, [r1, #12]
 800b4ac:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b4b0:	d032      	beq.n	800b518 <__ssputs_r+0x80>
 800b4b2:	6825      	ldr	r5, [r4, #0]
 800b4b4:	6909      	ldr	r1, [r1, #16]
 800b4b6:	eba5 0901 	sub.w	r9, r5, r1
 800b4ba:	6965      	ldr	r5, [r4, #20]
 800b4bc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b4c0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b4c4:	3301      	adds	r3, #1
 800b4c6:	444b      	add	r3, r9
 800b4c8:	106d      	asrs	r5, r5, #1
 800b4ca:	429d      	cmp	r5, r3
 800b4cc:	bf38      	it	cc
 800b4ce:	461d      	movcc	r5, r3
 800b4d0:	0553      	lsls	r3, r2, #21
 800b4d2:	d531      	bpl.n	800b538 <__ssputs_r+0xa0>
 800b4d4:	4629      	mov	r1, r5
 800b4d6:	f000 fb61 	bl	800bb9c <_malloc_r>
 800b4da:	4606      	mov	r6, r0
 800b4dc:	b950      	cbnz	r0, 800b4f4 <__ssputs_r+0x5c>
 800b4de:	230c      	movs	r3, #12
 800b4e0:	f8ca 3000 	str.w	r3, [sl]
 800b4e4:	89a3      	ldrh	r3, [r4, #12]
 800b4e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b4ea:	81a3      	strh	r3, [r4, #12]
 800b4ec:	f04f 30ff 	mov.w	r0, #4294967295
 800b4f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4f4:	6921      	ldr	r1, [r4, #16]
 800b4f6:	464a      	mov	r2, r9
 800b4f8:	f000 fabe 	bl	800ba78 <memcpy>
 800b4fc:	89a3      	ldrh	r3, [r4, #12]
 800b4fe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b502:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b506:	81a3      	strh	r3, [r4, #12]
 800b508:	6126      	str	r6, [r4, #16]
 800b50a:	6165      	str	r5, [r4, #20]
 800b50c:	444e      	add	r6, r9
 800b50e:	eba5 0509 	sub.w	r5, r5, r9
 800b512:	6026      	str	r6, [r4, #0]
 800b514:	60a5      	str	r5, [r4, #8]
 800b516:	463e      	mov	r6, r7
 800b518:	42be      	cmp	r6, r7
 800b51a:	d900      	bls.n	800b51e <__ssputs_r+0x86>
 800b51c:	463e      	mov	r6, r7
 800b51e:	6820      	ldr	r0, [r4, #0]
 800b520:	4632      	mov	r2, r6
 800b522:	4641      	mov	r1, r8
 800b524:	f000 fab6 	bl	800ba94 <memmove>
 800b528:	68a3      	ldr	r3, [r4, #8]
 800b52a:	1b9b      	subs	r3, r3, r6
 800b52c:	60a3      	str	r3, [r4, #8]
 800b52e:	6823      	ldr	r3, [r4, #0]
 800b530:	4433      	add	r3, r6
 800b532:	6023      	str	r3, [r4, #0]
 800b534:	2000      	movs	r0, #0
 800b536:	e7db      	b.n	800b4f0 <__ssputs_r+0x58>
 800b538:	462a      	mov	r2, r5
 800b53a:	f000 fba3 	bl	800bc84 <_realloc_r>
 800b53e:	4606      	mov	r6, r0
 800b540:	2800      	cmp	r0, #0
 800b542:	d1e1      	bne.n	800b508 <__ssputs_r+0x70>
 800b544:	6921      	ldr	r1, [r4, #16]
 800b546:	4650      	mov	r0, sl
 800b548:	f000 fabe 	bl	800bac8 <_free_r>
 800b54c:	e7c7      	b.n	800b4de <__ssputs_r+0x46>
	...

0800b550 <_svfiprintf_r>:
 800b550:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b554:	4698      	mov	r8, r3
 800b556:	898b      	ldrh	r3, [r1, #12]
 800b558:	061b      	lsls	r3, r3, #24
 800b55a:	b09d      	sub	sp, #116	; 0x74
 800b55c:	4607      	mov	r7, r0
 800b55e:	460d      	mov	r5, r1
 800b560:	4614      	mov	r4, r2
 800b562:	d50e      	bpl.n	800b582 <_svfiprintf_r+0x32>
 800b564:	690b      	ldr	r3, [r1, #16]
 800b566:	b963      	cbnz	r3, 800b582 <_svfiprintf_r+0x32>
 800b568:	2140      	movs	r1, #64	; 0x40
 800b56a:	f000 fb17 	bl	800bb9c <_malloc_r>
 800b56e:	6028      	str	r0, [r5, #0]
 800b570:	6128      	str	r0, [r5, #16]
 800b572:	b920      	cbnz	r0, 800b57e <_svfiprintf_r+0x2e>
 800b574:	230c      	movs	r3, #12
 800b576:	603b      	str	r3, [r7, #0]
 800b578:	f04f 30ff 	mov.w	r0, #4294967295
 800b57c:	e0d1      	b.n	800b722 <_svfiprintf_r+0x1d2>
 800b57e:	2340      	movs	r3, #64	; 0x40
 800b580:	616b      	str	r3, [r5, #20]
 800b582:	2300      	movs	r3, #0
 800b584:	9309      	str	r3, [sp, #36]	; 0x24
 800b586:	2320      	movs	r3, #32
 800b588:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b58c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b590:	2330      	movs	r3, #48	; 0x30
 800b592:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b73c <_svfiprintf_r+0x1ec>
 800b596:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b59a:	f04f 0901 	mov.w	r9, #1
 800b59e:	4623      	mov	r3, r4
 800b5a0:	469a      	mov	sl, r3
 800b5a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b5a6:	b10a      	cbz	r2, 800b5ac <_svfiprintf_r+0x5c>
 800b5a8:	2a25      	cmp	r2, #37	; 0x25
 800b5aa:	d1f9      	bne.n	800b5a0 <_svfiprintf_r+0x50>
 800b5ac:	ebba 0b04 	subs.w	fp, sl, r4
 800b5b0:	d00b      	beq.n	800b5ca <_svfiprintf_r+0x7a>
 800b5b2:	465b      	mov	r3, fp
 800b5b4:	4622      	mov	r2, r4
 800b5b6:	4629      	mov	r1, r5
 800b5b8:	4638      	mov	r0, r7
 800b5ba:	f7ff ff6d 	bl	800b498 <__ssputs_r>
 800b5be:	3001      	adds	r0, #1
 800b5c0:	f000 80aa 	beq.w	800b718 <_svfiprintf_r+0x1c8>
 800b5c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b5c6:	445a      	add	r2, fp
 800b5c8:	9209      	str	r2, [sp, #36]	; 0x24
 800b5ca:	f89a 3000 	ldrb.w	r3, [sl]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	f000 80a2 	beq.w	800b718 <_svfiprintf_r+0x1c8>
 800b5d4:	2300      	movs	r3, #0
 800b5d6:	f04f 32ff 	mov.w	r2, #4294967295
 800b5da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b5de:	f10a 0a01 	add.w	sl, sl, #1
 800b5e2:	9304      	str	r3, [sp, #16]
 800b5e4:	9307      	str	r3, [sp, #28]
 800b5e6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b5ea:	931a      	str	r3, [sp, #104]	; 0x68
 800b5ec:	4654      	mov	r4, sl
 800b5ee:	2205      	movs	r2, #5
 800b5f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5f4:	4851      	ldr	r0, [pc, #324]	; (800b73c <_svfiprintf_r+0x1ec>)
 800b5f6:	f7f4 fdfb 	bl	80001f0 <memchr>
 800b5fa:	9a04      	ldr	r2, [sp, #16]
 800b5fc:	b9d8      	cbnz	r0, 800b636 <_svfiprintf_r+0xe6>
 800b5fe:	06d0      	lsls	r0, r2, #27
 800b600:	bf44      	itt	mi
 800b602:	2320      	movmi	r3, #32
 800b604:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b608:	0711      	lsls	r1, r2, #28
 800b60a:	bf44      	itt	mi
 800b60c:	232b      	movmi	r3, #43	; 0x2b
 800b60e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b612:	f89a 3000 	ldrb.w	r3, [sl]
 800b616:	2b2a      	cmp	r3, #42	; 0x2a
 800b618:	d015      	beq.n	800b646 <_svfiprintf_r+0xf6>
 800b61a:	9a07      	ldr	r2, [sp, #28]
 800b61c:	4654      	mov	r4, sl
 800b61e:	2000      	movs	r0, #0
 800b620:	f04f 0c0a 	mov.w	ip, #10
 800b624:	4621      	mov	r1, r4
 800b626:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b62a:	3b30      	subs	r3, #48	; 0x30
 800b62c:	2b09      	cmp	r3, #9
 800b62e:	d94e      	bls.n	800b6ce <_svfiprintf_r+0x17e>
 800b630:	b1b0      	cbz	r0, 800b660 <_svfiprintf_r+0x110>
 800b632:	9207      	str	r2, [sp, #28]
 800b634:	e014      	b.n	800b660 <_svfiprintf_r+0x110>
 800b636:	eba0 0308 	sub.w	r3, r0, r8
 800b63a:	fa09 f303 	lsl.w	r3, r9, r3
 800b63e:	4313      	orrs	r3, r2
 800b640:	9304      	str	r3, [sp, #16]
 800b642:	46a2      	mov	sl, r4
 800b644:	e7d2      	b.n	800b5ec <_svfiprintf_r+0x9c>
 800b646:	9b03      	ldr	r3, [sp, #12]
 800b648:	1d19      	adds	r1, r3, #4
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	9103      	str	r1, [sp, #12]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	bfbb      	ittet	lt
 800b652:	425b      	neglt	r3, r3
 800b654:	f042 0202 	orrlt.w	r2, r2, #2
 800b658:	9307      	strge	r3, [sp, #28]
 800b65a:	9307      	strlt	r3, [sp, #28]
 800b65c:	bfb8      	it	lt
 800b65e:	9204      	strlt	r2, [sp, #16]
 800b660:	7823      	ldrb	r3, [r4, #0]
 800b662:	2b2e      	cmp	r3, #46	; 0x2e
 800b664:	d10c      	bne.n	800b680 <_svfiprintf_r+0x130>
 800b666:	7863      	ldrb	r3, [r4, #1]
 800b668:	2b2a      	cmp	r3, #42	; 0x2a
 800b66a:	d135      	bne.n	800b6d8 <_svfiprintf_r+0x188>
 800b66c:	9b03      	ldr	r3, [sp, #12]
 800b66e:	1d1a      	adds	r2, r3, #4
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	9203      	str	r2, [sp, #12]
 800b674:	2b00      	cmp	r3, #0
 800b676:	bfb8      	it	lt
 800b678:	f04f 33ff 	movlt.w	r3, #4294967295
 800b67c:	3402      	adds	r4, #2
 800b67e:	9305      	str	r3, [sp, #20]
 800b680:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800b740 <_svfiprintf_r+0x1f0>
 800b684:	7821      	ldrb	r1, [r4, #0]
 800b686:	2203      	movs	r2, #3
 800b688:	4650      	mov	r0, sl
 800b68a:	f7f4 fdb1 	bl	80001f0 <memchr>
 800b68e:	b140      	cbz	r0, 800b6a2 <_svfiprintf_r+0x152>
 800b690:	2340      	movs	r3, #64	; 0x40
 800b692:	eba0 000a 	sub.w	r0, r0, sl
 800b696:	fa03 f000 	lsl.w	r0, r3, r0
 800b69a:	9b04      	ldr	r3, [sp, #16]
 800b69c:	4303      	orrs	r3, r0
 800b69e:	3401      	adds	r4, #1
 800b6a0:	9304      	str	r3, [sp, #16]
 800b6a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6a6:	4827      	ldr	r0, [pc, #156]	; (800b744 <_svfiprintf_r+0x1f4>)
 800b6a8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b6ac:	2206      	movs	r2, #6
 800b6ae:	f7f4 fd9f 	bl	80001f0 <memchr>
 800b6b2:	2800      	cmp	r0, #0
 800b6b4:	d038      	beq.n	800b728 <_svfiprintf_r+0x1d8>
 800b6b6:	4b24      	ldr	r3, [pc, #144]	; (800b748 <_svfiprintf_r+0x1f8>)
 800b6b8:	bb1b      	cbnz	r3, 800b702 <_svfiprintf_r+0x1b2>
 800b6ba:	9b03      	ldr	r3, [sp, #12]
 800b6bc:	3307      	adds	r3, #7
 800b6be:	f023 0307 	bic.w	r3, r3, #7
 800b6c2:	3308      	adds	r3, #8
 800b6c4:	9303      	str	r3, [sp, #12]
 800b6c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b6c8:	4433      	add	r3, r6
 800b6ca:	9309      	str	r3, [sp, #36]	; 0x24
 800b6cc:	e767      	b.n	800b59e <_svfiprintf_r+0x4e>
 800b6ce:	fb0c 3202 	mla	r2, ip, r2, r3
 800b6d2:	460c      	mov	r4, r1
 800b6d4:	2001      	movs	r0, #1
 800b6d6:	e7a5      	b.n	800b624 <_svfiprintf_r+0xd4>
 800b6d8:	2300      	movs	r3, #0
 800b6da:	3401      	adds	r4, #1
 800b6dc:	9305      	str	r3, [sp, #20]
 800b6de:	4619      	mov	r1, r3
 800b6e0:	f04f 0c0a 	mov.w	ip, #10
 800b6e4:	4620      	mov	r0, r4
 800b6e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b6ea:	3a30      	subs	r2, #48	; 0x30
 800b6ec:	2a09      	cmp	r2, #9
 800b6ee:	d903      	bls.n	800b6f8 <_svfiprintf_r+0x1a8>
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d0c5      	beq.n	800b680 <_svfiprintf_r+0x130>
 800b6f4:	9105      	str	r1, [sp, #20]
 800b6f6:	e7c3      	b.n	800b680 <_svfiprintf_r+0x130>
 800b6f8:	fb0c 2101 	mla	r1, ip, r1, r2
 800b6fc:	4604      	mov	r4, r0
 800b6fe:	2301      	movs	r3, #1
 800b700:	e7f0      	b.n	800b6e4 <_svfiprintf_r+0x194>
 800b702:	ab03      	add	r3, sp, #12
 800b704:	9300      	str	r3, [sp, #0]
 800b706:	462a      	mov	r2, r5
 800b708:	4b10      	ldr	r3, [pc, #64]	; (800b74c <_svfiprintf_r+0x1fc>)
 800b70a:	a904      	add	r1, sp, #16
 800b70c:	4638      	mov	r0, r7
 800b70e:	f3af 8000 	nop.w
 800b712:	1c42      	adds	r2, r0, #1
 800b714:	4606      	mov	r6, r0
 800b716:	d1d6      	bne.n	800b6c6 <_svfiprintf_r+0x176>
 800b718:	89ab      	ldrh	r3, [r5, #12]
 800b71a:	065b      	lsls	r3, r3, #25
 800b71c:	f53f af2c 	bmi.w	800b578 <_svfiprintf_r+0x28>
 800b720:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b722:	b01d      	add	sp, #116	; 0x74
 800b724:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b728:	ab03      	add	r3, sp, #12
 800b72a:	9300      	str	r3, [sp, #0]
 800b72c:	462a      	mov	r2, r5
 800b72e:	4b07      	ldr	r3, [pc, #28]	; (800b74c <_svfiprintf_r+0x1fc>)
 800b730:	a904      	add	r1, sp, #16
 800b732:	4638      	mov	r0, r7
 800b734:	f000 f87a 	bl	800b82c <_printf_i>
 800b738:	e7eb      	b.n	800b712 <_svfiprintf_r+0x1c2>
 800b73a:	bf00      	nop
 800b73c:	0800bd9c 	.word	0x0800bd9c
 800b740:	0800bda2 	.word	0x0800bda2
 800b744:	0800bda6 	.word	0x0800bda6
 800b748:	00000000 	.word	0x00000000
 800b74c:	0800b499 	.word	0x0800b499

0800b750 <_printf_common>:
 800b750:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b754:	4616      	mov	r6, r2
 800b756:	4699      	mov	r9, r3
 800b758:	688a      	ldr	r2, [r1, #8]
 800b75a:	690b      	ldr	r3, [r1, #16]
 800b75c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b760:	4293      	cmp	r3, r2
 800b762:	bfb8      	it	lt
 800b764:	4613      	movlt	r3, r2
 800b766:	6033      	str	r3, [r6, #0]
 800b768:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b76c:	4607      	mov	r7, r0
 800b76e:	460c      	mov	r4, r1
 800b770:	b10a      	cbz	r2, 800b776 <_printf_common+0x26>
 800b772:	3301      	adds	r3, #1
 800b774:	6033      	str	r3, [r6, #0]
 800b776:	6823      	ldr	r3, [r4, #0]
 800b778:	0699      	lsls	r1, r3, #26
 800b77a:	bf42      	ittt	mi
 800b77c:	6833      	ldrmi	r3, [r6, #0]
 800b77e:	3302      	addmi	r3, #2
 800b780:	6033      	strmi	r3, [r6, #0]
 800b782:	6825      	ldr	r5, [r4, #0]
 800b784:	f015 0506 	ands.w	r5, r5, #6
 800b788:	d106      	bne.n	800b798 <_printf_common+0x48>
 800b78a:	f104 0a19 	add.w	sl, r4, #25
 800b78e:	68e3      	ldr	r3, [r4, #12]
 800b790:	6832      	ldr	r2, [r6, #0]
 800b792:	1a9b      	subs	r3, r3, r2
 800b794:	42ab      	cmp	r3, r5
 800b796:	dc26      	bgt.n	800b7e6 <_printf_common+0x96>
 800b798:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b79c:	1e13      	subs	r3, r2, #0
 800b79e:	6822      	ldr	r2, [r4, #0]
 800b7a0:	bf18      	it	ne
 800b7a2:	2301      	movne	r3, #1
 800b7a4:	0692      	lsls	r2, r2, #26
 800b7a6:	d42b      	bmi.n	800b800 <_printf_common+0xb0>
 800b7a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b7ac:	4649      	mov	r1, r9
 800b7ae:	4638      	mov	r0, r7
 800b7b0:	47c0      	blx	r8
 800b7b2:	3001      	adds	r0, #1
 800b7b4:	d01e      	beq.n	800b7f4 <_printf_common+0xa4>
 800b7b6:	6823      	ldr	r3, [r4, #0]
 800b7b8:	68e5      	ldr	r5, [r4, #12]
 800b7ba:	6832      	ldr	r2, [r6, #0]
 800b7bc:	f003 0306 	and.w	r3, r3, #6
 800b7c0:	2b04      	cmp	r3, #4
 800b7c2:	bf08      	it	eq
 800b7c4:	1aad      	subeq	r5, r5, r2
 800b7c6:	68a3      	ldr	r3, [r4, #8]
 800b7c8:	6922      	ldr	r2, [r4, #16]
 800b7ca:	bf0c      	ite	eq
 800b7cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b7d0:	2500      	movne	r5, #0
 800b7d2:	4293      	cmp	r3, r2
 800b7d4:	bfc4      	itt	gt
 800b7d6:	1a9b      	subgt	r3, r3, r2
 800b7d8:	18ed      	addgt	r5, r5, r3
 800b7da:	2600      	movs	r6, #0
 800b7dc:	341a      	adds	r4, #26
 800b7de:	42b5      	cmp	r5, r6
 800b7e0:	d11a      	bne.n	800b818 <_printf_common+0xc8>
 800b7e2:	2000      	movs	r0, #0
 800b7e4:	e008      	b.n	800b7f8 <_printf_common+0xa8>
 800b7e6:	2301      	movs	r3, #1
 800b7e8:	4652      	mov	r2, sl
 800b7ea:	4649      	mov	r1, r9
 800b7ec:	4638      	mov	r0, r7
 800b7ee:	47c0      	blx	r8
 800b7f0:	3001      	adds	r0, #1
 800b7f2:	d103      	bne.n	800b7fc <_printf_common+0xac>
 800b7f4:	f04f 30ff 	mov.w	r0, #4294967295
 800b7f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7fc:	3501      	adds	r5, #1
 800b7fe:	e7c6      	b.n	800b78e <_printf_common+0x3e>
 800b800:	18e1      	adds	r1, r4, r3
 800b802:	1c5a      	adds	r2, r3, #1
 800b804:	2030      	movs	r0, #48	; 0x30
 800b806:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b80a:	4422      	add	r2, r4
 800b80c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b810:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b814:	3302      	adds	r3, #2
 800b816:	e7c7      	b.n	800b7a8 <_printf_common+0x58>
 800b818:	2301      	movs	r3, #1
 800b81a:	4622      	mov	r2, r4
 800b81c:	4649      	mov	r1, r9
 800b81e:	4638      	mov	r0, r7
 800b820:	47c0      	blx	r8
 800b822:	3001      	adds	r0, #1
 800b824:	d0e6      	beq.n	800b7f4 <_printf_common+0xa4>
 800b826:	3601      	adds	r6, #1
 800b828:	e7d9      	b.n	800b7de <_printf_common+0x8e>
	...

0800b82c <_printf_i>:
 800b82c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b830:	7e0f      	ldrb	r7, [r1, #24]
 800b832:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b834:	2f78      	cmp	r7, #120	; 0x78
 800b836:	4691      	mov	r9, r2
 800b838:	4680      	mov	r8, r0
 800b83a:	460c      	mov	r4, r1
 800b83c:	469a      	mov	sl, r3
 800b83e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b842:	d807      	bhi.n	800b854 <_printf_i+0x28>
 800b844:	2f62      	cmp	r7, #98	; 0x62
 800b846:	d80a      	bhi.n	800b85e <_printf_i+0x32>
 800b848:	2f00      	cmp	r7, #0
 800b84a:	f000 80d8 	beq.w	800b9fe <_printf_i+0x1d2>
 800b84e:	2f58      	cmp	r7, #88	; 0x58
 800b850:	f000 80a3 	beq.w	800b99a <_printf_i+0x16e>
 800b854:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b858:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b85c:	e03a      	b.n	800b8d4 <_printf_i+0xa8>
 800b85e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b862:	2b15      	cmp	r3, #21
 800b864:	d8f6      	bhi.n	800b854 <_printf_i+0x28>
 800b866:	a101      	add	r1, pc, #4	; (adr r1, 800b86c <_printf_i+0x40>)
 800b868:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b86c:	0800b8c5 	.word	0x0800b8c5
 800b870:	0800b8d9 	.word	0x0800b8d9
 800b874:	0800b855 	.word	0x0800b855
 800b878:	0800b855 	.word	0x0800b855
 800b87c:	0800b855 	.word	0x0800b855
 800b880:	0800b855 	.word	0x0800b855
 800b884:	0800b8d9 	.word	0x0800b8d9
 800b888:	0800b855 	.word	0x0800b855
 800b88c:	0800b855 	.word	0x0800b855
 800b890:	0800b855 	.word	0x0800b855
 800b894:	0800b855 	.word	0x0800b855
 800b898:	0800b9e5 	.word	0x0800b9e5
 800b89c:	0800b909 	.word	0x0800b909
 800b8a0:	0800b9c7 	.word	0x0800b9c7
 800b8a4:	0800b855 	.word	0x0800b855
 800b8a8:	0800b855 	.word	0x0800b855
 800b8ac:	0800ba07 	.word	0x0800ba07
 800b8b0:	0800b855 	.word	0x0800b855
 800b8b4:	0800b909 	.word	0x0800b909
 800b8b8:	0800b855 	.word	0x0800b855
 800b8bc:	0800b855 	.word	0x0800b855
 800b8c0:	0800b9cf 	.word	0x0800b9cf
 800b8c4:	682b      	ldr	r3, [r5, #0]
 800b8c6:	1d1a      	adds	r2, r3, #4
 800b8c8:	681b      	ldr	r3, [r3, #0]
 800b8ca:	602a      	str	r2, [r5, #0]
 800b8cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b8d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b8d4:	2301      	movs	r3, #1
 800b8d6:	e0a3      	b.n	800ba20 <_printf_i+0x1f4>
 800b8d8:	6820      	ldr	r0, [r4, #0]
 800b8da:	6829      	ldr	r1, [r5, #0]
 800b8dc:	0606      	lsls	r6, r0, #24
 800b8de:	f101 0304 	add.w	r3, r1, #4
 800b8e2:	d50a      	bpl.n	800b8fa <_printf_i+0xce>
 800b8e4:	680e      	ldr	r6, [r1, #0]
 800b8e6:	602b      	str	r3, [r5, #0]
 800b8e8:	2e00      	cmp	r6, #0
 800b8ea:	da03      	bge.n	800b8f4 <_printf_i+0xc8>
 800b8ec:	232d      	movs	r3, #45	; 0x2d
 800b8ee:	4276      	negs	r6, r6
 800b8f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b8f4:	485e      	ldr	r0, [pc, #376]	; (800ba70 <_printf_i+0x244>)
 800b8f6:	230a      	movs	r3, #10
 800b8f8:	e019      	b.n	800b92e <_printf_i+0x102>
 800b8fa:	680e      	ldr	r6, [r1, #0]
 800b8fc:	602b      	str	r3, [r5, #0]
 800b8fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b902:	bf18      	it	ne
 800b904:	b236      	sxthne	r6, r6
 800b906:	e7ef      	b.n	800b8e8 <_printf_i+0xbc>
 800b908:	682b      	ldr	r3, [r5, #0]
 800b90a:	6820      	ldr	r0, [r4, #0]
 800b90c:	1d19      	adds	r1, r3, #4
 800b90e:	6029      	str	r1, [r5, #0]
 800b910:	0601      	lsls	r1, r0, #24
 800b912:	d501      	bpl.n	800b918 <_printf_i+0xec>
 800b914:	681e      	ldr	r6, [r3, #0]
 800b916:	e002      	b.n	800b91e <_printf_i+0xf2>
 800b918:	0646      	lsls	r6, r0, #25
 800b91a:	d5fb      	bpl.n	800b914 <_printf_i+0xe8>
 800b91c:	881e      	ldrh	r6, [r3, #0]
 800b91e:	4854      	ldr	r0, [pc, #336]	; (800ba70 <_printf_i+0x244>)
 800b920:	2f6f      	cmp	r7, #111	; 0x6f
 800b922:	bf0c      	ite	eq
 800b924:	2308      	moveq	r3, #8
 800b926:	230a      	movne	r3, #10
 800b928:	2100      	movs	r1, #0
 800b92a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b92e:	6865      	ldr	r5, [r4, #4]
 800b930:	60a5      	str	r5, [r4, #8]
 800b932:	2d00      	cmp	r5, #0
 800b934:	bfa2      	ittt	ge
 800b936:	6821      	ldrge	r1, [r4, #0]
 800b938:	f021 0104 	bicge.w	r1, r1, #4
 800b93c:	6021      	strge	r1, [r4, #0]
 800b93e:	b90e      	cbnz	r6, 800b944 <_printf_i+0x118>
 800b940:	2d00      	cmp	r5, #0
 800b942:	d04d      	beq.n	800b9e0 <_printf_i+0x1b4>
 800b944:	4615      	mov	r5, r2
 800b946:	fbb6 f1f3 	udiv	r1, r6, r3
 800b94a:	fb03 6711 	mls	r7, r3, r1, r6
 800b94e:	5dc7      	ldrb	r7, [r0, r7]
 800b950:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800b954:	4637      	mov	r7, r6
 800b956:	42bb      	cmp	r3, r7
 800b958:	460e      	mov	r6, r1
 800b95a:	d9f4      	bls.n	800b946 <_printf_i+0x11a>
 800b95c:	2b08      	cmp	r3, #8
 800b95e:	d10b      	bne.n	800b978 <_printf_i+0x14c>
 800b960:	6823      	ldr	r3, [r4, #0]
 800b962:	07de      	lsls	r6, r3, #31
 800b964:	d508      	bpl.n	800b978 <_printf_i+0x14c>
 800b966:	6923      	ldr	r3, [r4, #16]
 800b968:	6861      	ldr	r1, [r4, #4]
 800b96a:	4299      	cmp	r1, r3
 800b96c:	bfde      	ittt	le
 800b96e:	2330      	movle	r3, #48	; 0x30
 800b970:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b974:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b978:	1b52      	subs	r2, r2, r5
 800b97a:	6122      	str	r2, [r4, #16]
 800b97c:	f8cd a000 	str.w	sl, [sp]
 800b980:	464b      	mov	r3, r9
 800b982:	aa03      	add	r2, sp, #12
 800b984:	4621      	mov	r1, r4
 800b986:	4640      	mov	r0, r8
 800b988:	f7ff fee2 	bl	800b750 <_printf_common>
 800b98c:	3001      	adds	r0, #1
 800b98e:	d14c      	bne.n	800ba2a <_printf_i+0x1fe>
 800b990:	f04f 30ff 	mov.w	r0, #4294967295
 800b994:	b004      	add	sp, #16
 800b996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b99a:	4835      	ldr	r0, [pc, #212]	; (800ba70 <_printf_i+0x244>)
 800b99c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800b9a0:	6829      	ldr	r1, [r5, #0]
 800b9a2:	6823      	ldr	r3, [r4, #0]
 800b9a4:	f851 6b04 	ldr.w	r6, [r1], #4
 800b9a8:	6029      	str	r1, [r5, #0]
 800b9aa:	061d      	lsls	r5, r3, #24
 800b9ac:	d514      	bpl.n	800b9d8 <_printf_i+0x1ac>
 800b9ae:	07df      	lsls	r7, r3, #31
 800b9b0:	bf44      	itt	mi
 800b9b2:	f043 0320 	orrmi.w	r3, r3, #32
 800b9b6:	6023      	strmi	r3, [r4, #0]
 800b9b8:	b91e      	cbnz	r6, 800b9c2 <_printf_i+0x196>
 800b9ba:	6823      	ldr	r3, [r4, #0]
 800b9bc:	f023 0320 	bic.w	r3, r3, #32
 800b9c0:	6023      	str	r3, [r4, #0]
 800b9c2:	2310      	movs	r3, #16
 800b9c4:	e7b0      	b.n	800b928 <_printf_i+0xfc>
 800b9c6:	6823      	ldr	r3, [r4, #0]
 800b9c8:	f043 0320 	orr.w	r3, r3, #32
 800b9cc:	6023      	str	r3, [r4, #0]
 800b9ce:	2378      	movs	r3, #120	; 0x78
 800b9d0:	4828      	ldr	r0, [pc, #160]	; (800ba74 <_printf_i+0x248>)
 800b9d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b9d6:	e7e3      	b.n	800b9a0 <_printf_i+0x174>
 800b9d8:	0659      	lsls	r1, r3, #25
 800b9da:	bf48      	it	mi
 800b9dc:	b2b6      	uxthmi	r6, r6
 800b9de:	e7e6      	b.n	800b9ae <_printf_i+0x182>
 800b9e0:	4615      	mov	r5, r2
 800b9e2:	e7bb      	b.n	800b95c <_printf_i+0x130>
 800b9e4:	682b      	ldr	r3, [r5, #0]
 800b9e6:	6826      	ldr	r6, [r4, #0]
 800b9e8:	6961      	ldr	r1, [r4, #20]
 800b9ea:	1d18      	adds	r0, r3, #4
 800b9ec:	6028      	str	r0, [r5, #0]
 800b9ee:	0635      	lsls	r5, r6, #24
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	d501      	bpl.n	800b9f8 <_printf_i+0x1cc>
 800b9f4:	6019      	str	r1, [r3, #0]
 800b9f6:	e002      	b.n	800b9fe <_printf_i+0x1d2>
 800b9f8:	0670      	lsls	r0, r6, #25
 800b9fa:	d5fb      	bpl.n	800b9f4 <_printf_i+0x1c8>
 800b9fc:	8019      	strh	r1, [r3, #0]
 800b9fe:	2300      	movs	r3, #0
 800ba00:	6123      	str	r3, [r4, #16]
 800ba02:	4615      	mov	r5, r2
 800ba04:	e7ba      	b.n	800b97c <_printf_i+0x150>
 800ba06:	682b      	ldr	r3, [r5, #0]
 800ba08:	1d1a      	adds	r2, r3, #4
 800ba0a:	602a      	str	r2, [r5, #0]
 800ba0c:	681d      	ldr	r5, [r3, #0]
 800ba0e:	6862      	ldr	r2, [r4, #4]
 800ba10:	2100      	movs	r1, #0
 800ba12:	4628      	mov	r0, r5
 800ba14:	f7f4 fbec 	bl	80001f0 <memchr>
 800ba18:	b108      	cbz	r0, 800ba1e <_printf_i+0x1f2>
 800ba1a:	1b40      	subs	r0, r0, r5
 800ba1c:	6060      	str	r0, [r4, #4]
 800ba1e:	6863      	ldr	r3, [r4, #4]
 800ba20:	6123      	str	r3, [r4, #16]
 800ba22:	2300      	movs	r3, #0
 800ba24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ba28:	e7a8      	b.n	800b97c <_printf_i+0x150>
 800ba2a:	6923      	ldr	r3, [r4, #16]
 800ba2c:	462a      	mov	r2, r5
 800ba2e:	4649      	mov	r1, r9
 800ba30:	4640      	mov	r0, r8
 800ba32:	47d0      	blx	sl
 800ba34:	3001      	adds	r0, #1
 800ba36:	d0ab      	beq.n	800b990 <_printf_i+0x164>
 800ba38:	6823      	ldr	r3, [r4, #0]
 800ba3a:	079b      	lsls	r3, r3, #30
 800ba3c:	d413      	bmi.n	800ba66 <_printf_i+0x23a>
 800ba3e:	68e0      	ldr	r0, [r4, #12]
 800ba40:	9b03      	ldr	r3, [sp, #12]
 800ba42:	4298      	cmp	r0, r3
 800ba44:	bfb8      	it	lt
 800ba46:	4618      	movlt	r0, r3
 800ba48:	e7a4      	b.n	800b994 <_printf_i+0x168>
 800ba4a:	2301      	movs	r3, #1
 800ba4c:	4632      	mov	r2, r6
 800ba4e:	4649      	mov	r1, r9
 800ba50:	4640      	mov	r0, r8
 800ba52:	47d0      	blx	sl
 800ba54:	3001      	adds	r0, #1
 800ba56:	d09b      	beq.n	800b990 <_printf_i+0x164>
 800ba58:	3501      	adds	r5, #1
 800ba5a:	68e3      	ldr	r3, [r4, #12]
 800ba5c:	9903      	ldr	r1, [sp, #12]
 800ba5e:	1a5b      	subs	r3, r3, r1
 800ba60:	42ab      	cmp	r3, r5
 800ba62:	dcf2      	bgt.n	800ba4a <_printf_i+0x21e>
 800ba64:	e7eb      	b.n	800ba3e <_printf_i+0x212>
 800ba66:	2500      	movs	r5, #0
 800ba68:	f104 0619 	add.w	r6, r4, #25
 800ba6c:	e7f5      	b.n	800ba5a <_printf_i+0x22e>
 800ba6e:	bf00      	nop
 800ba70:	0800bdad 	.word	0x0800bdad
 800ba74:	0800bdbe 	.word	0x0800bdbe

0800ba78 <memcpy>:
 800ba78:	440a      	add	r2, r1
 800ba7a:	4291      	cmp	r1, r2
 800ba7c:	f100 33ff 	add.w	r3, r0, #4294967295
 800ba80:	d100      	bne.n	800ba84 <memcpy+0xc>
 800ba82:	4770      	bx	lr
 800ba84:	b510      	push	{r4, lr}
 800ba86:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ba8a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ba8e:	4291      	cmp	r1, r2
 800ba90:	d1f9      	bne.n	800ba86 <memcpy+0xe>
 800ba92:	bd10      	pop	{r4, pc}

0800ba94 <memmove>:
 800ba94:	4288      	cmp	r0, r1
 800ba96:	b510      	push	{r4, lr}
 800ba98:	eb01 0402 	add.w	r4, r1, r2
 800ba9c:	d902      	bls.n	800baa4 <memmove+0x10>
 800ba9e:	4284      	cmp	r4, r0
 800baa0:	4623      	mov	r3, r4
 800baa2:	d807      	bhi.n	800bab4 <memmove+0x20>
 800baa4:	1e43      	subs	r3, r0, #1
 800baa6:	42a1      	cmp	r1, r4
 800baa8:	d008      	beq.n	800babc <memmove+0x28>
 800baaa:	f811 2b01 	ldrb.w	r2, [r1], #1
 800baae:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bab2:	e7f8      	b.n	800baa6 <memmove+0x12>
 800bab4:	4402      	add	r2, r0
 800bab6:	4601      	mov	r1, r0
 800bab8:	428a      	cmp	r2, r1
 800baba:	d100      	bne.n	800babe <memmove+0x2a>
 800babc:	bd10      	pop	{r4, pc}
 800babe:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bac2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bac6:	e7f7      	b.n	800bab8 <memmove+0x24>

0800bac8 <_free_r>:
 800bac8:	b538      	push	{r3, r4, r5, lr}
 800baca:	4605      	mov	r5, r0
 800bacc:	2900      	cmp	r1, #0
 800bace:	d041      	beq.n	800bb54 <_free_r+0x8c>
 800bad0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bad4:	1f0c      	subs	r4, r1, #4
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	bfb8      	it	lt
 800bada:	18e4      	addlt	r4, r4, r3
 800badc:	f000 f912 	bl	800bd04 <__malloc_lock>
 800bae0:	4a1d      	ldr	r2, [pc, #116]	; (800bb58 <_free_r+0x90>)
 800bae2:	6813      	ldr	r3, [r2, #0]
 800bae4:	b933      	cbnz	r3, 800baf4 <_free_r+0x2c>
 800bae6:	6063      	str	r3, [r4, #4]
 800bae8:	6014      	str	r4, [r2, #0]
 800baea:	4628      	mov	r0, r5
 800baec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800baf0:	f000 b90e 	b.w	800bd10 <__malloc_unlock>
 800baf4:	42a3      	cmp	r3, r4
 800baf6:	d908      	bls.n	800bb0a <_free_r+0x42>
 800baf8:	6820      	ldr	r0, [r4, #0]
 800bafa:	1821      	adds	r1, r4, r0
 800bafc:	428b      	cmp	r3, r1
 800bafe:	bf01      	itttt	eq
 800bb00:	6819      	ldreq	r1, [r3, #0]
 800bb02:	685b      	ldreq	r3, [r3, #4]
 800bb04:	1809      	addeq	r1, r1, r0
 800bb06:	6021      	streq	r1, [r4, #0]
 800bb08:	e7ed      	b.n	800bae6 <_free_r+0x1e>
 800bb0a:	461a      	mov	r2, r3
 800bb0c:	685b      	ldr	r3, [r3, #4]
 800bb0e:	b10b      	cbz	r3, 800bb14 <_free_r+0x4c>
 800bb10:	42a3      	cmp	r3, r4
 800bb12:	d9fa      	bls.n	800bb0a <_free_r+0x42>
 800bb14:	6811      	ldr	r1, [r2, #0]
 800bb16:	1850      	adds	r0, r2, r1
 800bb18:	42a0      	cmp	r0, r4
 800bb1a:	d10b      	bne.n	800bb34 <_free_r+0x6c>
 800bb1c:	6820      	ldr	r0, [r4, #0]
 800bb1e:	4401      	add	r1, r0
 800bb20:	1850      	adds	r0, r2, r1
 800bb22:	4283      	cmp	r3, r0
 800bb24:	6011      	str	r1, [r2, #0]
 800bb26:	d1e0      	bne.n	800baea <_free_r+0x22>
 800bb28:	6818      	ldr	r0, [r3, #0]
 800bb2a:	685b      	ldr	r3, [r3, #4]
 800bb2c:	6053      	str	r3, [r2, #4]
 800bb2e:	4401      	add	r1, r0
 800bb30:	6011      	str	r1, [r2, #0]
 800bb32:	e7da      	b.n	800baea <_free_r+0x22>
 800bb34:	d902      	bls.n	800bb3c <_free_r+0x74>
 800bb36:	230c      	movs	r3, #12
 800bb38:	602b      	str	r3, [r5, #0]
 800bb3a:	e7d6      	b.n	800baea <_free_r+0x22>
 800bb3c:	6820      	ldr	r0, [r4, #0]
 800bb3e:	1821      	adds	r1, r4, r0
 800bb40:	428b      	cmp	r3, r1
 800bb42:	bf04      	itt	eq
 800bb44:	6819      	ldreq	r1, [r3, #0]
 800bb46:	685b      	ldreq	r3, [r3, #4]
 800bb48:	6063      	str	r3, [r4, #4]
 800bb4a:	bf04      	itt	eq
 800bb4c:	1809      	addeq	r1, r1, r0
 800bb4e:	6021      	streq	r1, [r4, #0]
 800bb50:	6054      	str	r4, [r2, #4]
 800bb52:	e7ca      	b.n	800baea <_free_r+0x22>
 800bb54:	bd38      	pop	{r3, r4, r5, pc}
 800bb56:	bf00      	nop
 800bb58:	200015dc 	.word	0x200015dc

0800bb5c <sbrk_aligned>:
 800bb5c:	b570      	push	{r4, r5, r6, lr}
 800bb5e:	4e0e      	ldr	r6, [pc, #56]	; (800bb98 <sbrk_aligned+0x3c>)
 800bb60:	460c      	mov	r4, r1
 800bb62:	6831      	ldr	r1, [r6, #0]
 800bb64:	4605      	mov	r5, r0
 800bb66:	b911      	cbnz	r1, 800bb6e <sbrk_aligned+0x12>
 800bb68:	f000 f8bc 	bl	800bce4 <_sbrk_r>
 800bb6c:	6030      	str	r0, [r6, #0]
 800bb6e:	4621      	mov	r1, r4
 800bb70:	4628      	mov	r0, r5
 800bb72:	f000 f8b7 	bl	800bce4 <_sbrk_r>
 800bb76:	1c43      	adds	r3, r0, #1
 800bb78:	d00a      	beq.n	800bb90 <sbrk_aligned+0x34>
 800bb7a:	1cc4      	adds	r4, r0, #3
 800bb7c:	f024 0403 	bic.w	r4, r4, #3
 800bb80:	42a0      	cmp	r0, r4
 800bb82:	d007      	beq.n	800bb94 <sbrk_aligned+0x38>
 800bb84:	1a21      	subs	r1, r4, r0
 800bb86:	4628      	mov	r0, r5
 800bb88:	f000 f8ac 	bl	800bce4 <_sbrk_r>
 800bb8c:	3001      	adds	r0, #1
 800bb8e:	d101      	bne.n	800bb94 <sbrk_aligned+0x38>
 800bb90:	f04f 34ff 	mov.w	r4, #4294967295
 800bb94:	4620      	mov	r0, r4
 800bb96:	bd70      	pop	{r4, r5, r6, pc}
 800bb98:	200015e0 	.word	0x200015e0

0800bb9c <_malloc_r>:
 800bb9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bba0:	1ccd      	adds	r5, r1, #3
 800bba2:	f025 0503 	bic.w	r5, r5, #3
 800bba6:	3508      	adds	r5, #8
 800bba8:	2d0c      	cmp	r5, #12
 800bbaa:	bf38      	it	cc
 800bbac:	250c      	movcc	r5, #12
 800bbae:	2d00      	cmp	r5, #0
 800bbb0:	4607      	mov	r7, r0
 800bbb2:	db01      	blt.n	800bbb8 <_malloc_r+0x1c>
 800bbb4:	42a9      	cmp	r1, r5
 800bbb6:	d905      	bls.n	800bbc4 <_malloc_r+0x28>
 800bbb8:	230c      	movs	r3, #12
 800bbba:	603b      	str	r3, [r7, #0]
 800bbbc:	2600      	movs	r6, #0
 800bbbe:	4630      	mov	r0, r6
 800bbc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bbc4:	4e2e      	ldr	r6, [pc, #184]	; (800bc80 <_malloc_r+0xe4>)
 800bbc6:	f000 f89d 	bl	800bd04 <__malloc_lock>
 800bbca:	6833      	ldr	r3, [r6, #0]
 800bbcc:	461c      	mov	r4, r3
 800bbce:	bb34      	cbnz	r4, 800bc1e <_malloc_r+0x82>
 800bbd0:	4629      	mov	r1, r5
 800bbd2:	4638      	mov	r0, r7
 800bbd4:	f7ff ffc2 	bl	800bb5c <sbrk_aligned>
 800bbd8:	1c43      	adds	r3, r0, #1
 800bbda:	4604      	mov	r4, r0
 800bbdc:	d14d      	bne.n	800bc7a <_malloc_r+0xde>
 800bbde:	6834      	ldr	r4, [r6, #0]
 800bbe0:	4626      	mov	r6, r4
 800bbe2:	2e00      	cmp	r6, #0
 800bbe4:	d140      	bne.n	800bc68 <_malloc_r+0xcc>
 800bbe6:	6823      	ldr	r3, [r4, #0]
 800bbe8:	4631      	mov	r1, r6
 800bbea:	4638      	mov	r0, r7
 800bbec:	eb04 0803 	add.w	r8, r4, r3
 800bbf0:	f000 f878 	bl	800bce4 <_sbrk_r>
 800bbf4:	4580      	cmp	r8, r0
 800bbf6:	d13a      	bne.n	800bc6e <_malloc_r+0xd2>
 800bbf8:	6821      	ldr	r1, [r4, #0]
 800bbfa:	3503      	adds	r5, #3
 800bbfc:	1a6d      	subs	r5, r5, r1
 800bbfe:	f025 0503 	bic.w	r5, r5, #3
 800bc02:	3508      	adds	r5, #8
 800bc04:	2d0c      	cmp	r5, #12
 800bc06:	bf38      	it	cc
 800bc08:	250c      	movcc	r5, #12
 800bc0a:	4629      	mov	r1, r5
 800bc0c:	4638      	mov	r0, r7
 800bc0e:	f7ff ffa5 	bl	800bb5c <sbrk_aligned>
 800bc12:	3001      	adds	r0, #1
 800bc14:	d02b      	beq.n	800bc6e <_malloc_r+0xd2>
 800bc16:	6823      	ldr	r3, [r4, #0]
 800bc18:	442b      	add	r3, r5
 800bc1a:	6023      	str	r3, [r4, #0]
 800bc1c:	e00e      	b.n	800bc3c <_malloc_r+0xa0>
 800bc1e:	6822      	ldr	r2, [r4, #0]
 800bc20:	1b52      	subs	r2, r2, r5
 800bc22:	d41e      	bmi.n	800bc62 <_malloc_r+0xc6>
 800bc24:	2a0b      	cmp	r2, #11
 800bc26:	d916      	bls.n	800bc56 <_malloc_r+0xba>
 800bc28:	1961      	adds	r1, r4, r5
 800bc2a:	42a3      	cmp	r3, r4
 800bc2c:	6025      	str	r5, [r4, #0]
 800bc2e:	bf18      	it	ne
 800bc30:	6059      	strne	r1, [r3, #4]
 800bc32:	6863      	ldr	r3, [r4, #4]
 800bc34:	bf08      	it	eq
 800bc36:	6031      	streq	r1, [r6, #0]
 800bc38:	5162      	str	r2, [r4, r5]
 800bc3a:	604b      	str	r3, [r1, #4]
 800bc3c:	4638      	mov	r0, r7
 800bc3e:	f104 060b 	add.w	r6, r4, #11
 800bc42:	f000 f865 	bl	800bd10 <__malloc_unlock>
 800bc46:	f026 0607 	bic.w	r6, r6, #7
 800bc4a:	1d23      	adds	r3, r4, #4
 800bc4c:	1af2      	subs	r2, r6, r3
 800bc4e:	d0b6      	beq.n	800bbbe <_malloc_r+0x22>
 800bc50:	1b9b      	subs	r3, r3, r6
 800bc52:	50a3      	str	r3, [r4, r2]
 800bc54:	e7b3      	b.n	800bbbe <_malloc_r+0x22>
 800bc56:	6862      	ldr	r2, [r4, #4]
 800bc58:	42a3      	cmp	r3, r4
 800bc5a:	bf0c      	ite	eq
 800bc5c:	6032      	streq	r2, [r6, #0]
 800bc5e:	605a      	strne	r2, [r3, #4]
 800bc60:	e7ec      	b.n	800bc3c <_malloc_r+0xa0>
 800bc62:	4623      	mov	r3, r4
 800bc64:	6864      	ldr	r4, [r4, #4]
 800bc66:	e7b2      	b.n	800bbce <_malloc_r+0x32>
 800bc68:	4634      	mov	r4, r6
 800bc6a:	6876      	ldr	r6, [r6, #4]
 800bc6c:	e7b9      	b.n	800bbe2 <_malloc_r+0x46>
 800bc6e:	230c      	movs	r3, #12
 800bc70:	603b      	str	r3, [r7, #0]
 800bc72:	4638      	mov	r0, r7
 800bc74:	f000 f84c 	bl	800bd10 <__malloc_unlock>
 800bc78:	e7a1      	b.n	800bbbe <_malloc_r+0x22>
 800bc7a:	6025      	str	r5, [r4, #0]
 800bc7c:	e7de      	b.n	800bc3c <_malloc_r+0xa0>
 800bc7e:	bf00      	nop
 800bc80:	200015dc 	.word	0x200015dc

0800bc84 <_realloc_r>:
 800bc84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc88:	4680      	mov	r8, r0
 800bc8a:	4614      	mov	r4, r2
 800bc8c:	460e      	mov	r6, r1
 800bc8e:	b921      	cbnz	r1, 800bc9a <_realloc_r+0x16>
 800bc90:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bc94:	4611      	mov	r1, r2
 800bc96:	f7ff bf81 	b.w	800bb9c <_malloc_r>
 800bc9a:	b92a      	cbnz	r2, 800bca8 <_realloc_r+0x24>
 800bc9c:	f7ff ff14 	bl	800bac8 <_free_r>
 800bca0:	4625      	mov	r5, r4
 800bca2:	4628      	mov	r0, r5
 800bca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bca8:	f000 f838 	bl	800bd1c <_malloc_usable_size_r>
 800bcac:	4284      	cmp	r4, r0
 800bcae:	4607      	mov	r7, r0
 800bcb0:	d802      	bhi.n	800bcb8 <_realloc_r+0x34>
 800bcb2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bcb6:	d812      	bhi.n	800bcde <_realloc_r+0x5a>
 800bcb8:	4621      	mov	r1, r4
 800bcba:	4640      	mov	r0, r8
 800bcbc:	f7ff ff6e 	bl	800bb9c <_malloc_r>
 800bcc0:	4605      	mov	r5, r0
 800bcc2:	2800      	cmp	r0, #0
 800bcc4:	d0ed      	beq.n	800bca2 <_realloc_r+0x1e>
 800bcc6:	42bc      	cmp	r4, r7
 800bcc8:	4622      	mov	r2, r4
 800bcca:	4631      	mov	r1, r6
 800bccc:	bf28      	it	cs
 800bcce:	463a      	movcs	r2, r7
 800bcd0:	f7ff fed2 	bl	800ba78 <memcpy>
 800bcd4:	4631      	mov	r1, r6
 800bcd6:	4640      	mov	r0, r8
 800bcd8:	f7ff fef6 	bl	800bac8 <_free_r>
 800bcdc:	e7e1      	b.n	800bca2 <_realloc_r+0x1e>
 800bcde:	4635      	mov	r5, r6
 800bce0:	e7df      	b.n	800bca2 <_realloc_r+0x1e>
	...

0800bce4 <_sbrk_r>:
 800bce4:	b538      	push	{r3, r4, r5, lr}
 800bce6:	4d06      	ldr	r5, [pc, #24]	; (800bd00 <_sbrk_r+0x1c>)
 800bce8:	2300      	movs	r3, #0
 800bcea:	4604      	mov	r4, r0
 800bcec:	4608      	mov	r0, r1
 800bcee:	602b      	str	r3, [r5, #0]
 800bcf0:	f7fd f98a 	bl	8009008 <_sbrk>
 800bcf4:	1c43      	adds	r3, r0, #1
 800bcf6:	d102      	bne.n	800bcfe <_sbrk_r+0x1a>
 800bcf8:	682b      	ldr	r3, [r5, #0]
 800bcfa:	b103      	cbz	r3, 800bcfe <_sbrk_r+0x1a>
 800bcfc:	6023      	str	r3, [r4, #0]
 800bcfe:	bd38      	pop	{r3, r4, r5, pc}
 800bd00:	200015e4 	.word	0x200015e4

0800bd04 <__malloc_lock>:
 800bd04:	4801      	ldr	r0, [pc, #4]	; (800bd0c <__malloc_lock+0x8>)
 800bd06:	f000 b811 	b.w	800bd2c <__retarget_lock_acquire_recursive>
 800bd0a:	bf00      	nop
 800bd0c:	200015e8 	.word	0x200015e8

0800bd10 <__malloc_unlock>:
 800bd10:	4801      	ldr	r0, [pc, #4]	; (800bd18 <__malloc_unlock+0x8>)
 800bd12:	f000 b80c 	b.w	800bd2e <__retarget_lock_release_recursive>
 800bd16:	bf00      	nop
 800bd18:	200015e8 	.word	0x200015e8

0800bd1c <_malloc_usable_size_r>:
 800bd1c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd20:	1f18      	subs	r0, r3, #4
 800bd22:	2b00      	cmp	r3, #0
 800bd24:	bfbc      	itt	lt
 800bd26:	580b      	ldrlt	r3, [r1, r0]
 800bd28:	18c0      	addlt	r0, r0, r3
 800bd2a:	4770      	bx	lr

0800bd2c <__retarget_lock_acquire_recursive>:
 800bd2c:	4770      	bx	lr

0800bd2e <__retarget_lock_release_recursive>:
 800bd2e:	4770      	bx	lr

0800bd30 <_init>:
 800bd30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd32:	bf00      	nop
 800bd34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd36:	bc08      	pop	{r3}
 800bd38:	469e      	mov	lr, r3
 800bd3a:	4770      	bx	lr

0800bd3c <_fini>:
 800bd3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd3e:	bf00      	nop
 800bd40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bd42:	bc08      	pop	{r3}
 800bd44:	469e      	mov	lr, r3
 800bd46:	4770      	bx	lr
