Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Dec 26 15:33:55 2023
| Host         : DESKTOP-OHK7U8O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calculator_control_sets_placed.rpt
| Design       : calculator
| Device       : xc7s75
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             176 |           57 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              96 |           28 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+--------------------------------------+------------------------------------+------------------+----------------+--------------+
|           Clock Signal          |             Enable Signal            |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+--------------------------------------+------------------------------------+------------------+----------------+--------------+
|  b2v_inst1/div_clk              |                                      | rst_IBUF                           |                1 |              2 |         2.00 |
|  b2v_inst16/b2v_inst7/LED8_OBUF |                                      | b2v_inst65/b2v_inst1/b2v_inst8/rst |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                  | b2v_inst16/b2v_inst7/DFF_inst_reg_1  | b2v_inst65/b2v_inst1/b2v_inst8/rst |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                  | b2v_inst16/b2v_inst7/DFF_inst_reg_0  | b2v_inst65/b2v_inst1/b2v_inst8/rst |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG                  | b2v_inst16/b2v_inst7/result_reg[0]_0 | b2v_inst65/b2v_inst1/b2v_inst8/rst |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG                  |                                      | rst_IBUF                           |               54 |            170 |         3.15 |
+---------------------------------+--------------------------------------+------------------------------------+------------------+----------------+--------------+


