// Seed: 1193633129
module module_0 #(
    parameter id_6 = 32'd80
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wor id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output tri1 id_1;
  wire _id_6;
  ;
  assign id_5 = -1;
  assign id_6 = id_3;
  assign id_1 = 1;
  wire [-1  *  id_6 : 1] id_7;
  tranif0 (1, 1, |id_4);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36
);
  output wire id_36;
  output wire id_35;
  output wire id_34;
  inout wire id_33;
  input wire id_32;
  input wire id_31;
  output wire id_30;
  inout wire id_29;
  input wire id_28;
  output wire id_27;
  output wire id_26;
  inout wire id_25;
  inout wire id_24;
  input wire id_23;
  output wire id_22;
  input wire id_21;
  module_0 modCall_1 (
      id_35,
      id_5,
      id_5,
      id_26,
      id_2
  );
  input wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_37;
endmodule
