Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o E:/Xilinx project/fourth lap.Group one/Lab 4- Group 1/PART 4/BLOCK RAM/ROM_test_isim_beh.exe -prj E:/Xilinx project/fourth lap.Group one/Lab 4- Group 1/PART 4/BLOCK RAM/ROM_test_beh.prj work.ROM_test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Xilinx project/fourth lap.Group one/Lab 4- Group 1/PART 4/BLOCK RAM/ipcore_dir/B_ROM.v" into library work
Analyzing Verilog file "E:/Xilinx project/fourth lap.Group one/Lab 4- Group 1/PART 4/BLOCK RAM/ROM_mod.v" into library work
Analyzing Verilog file "E:/Xilinx project/fourth lap.Group one/Lab 4- Group 1/PART 4/BLOCK RAM/ROM_test.v" into library work
Analyzing Verilog file "E:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "E:/Xilinx project/fourth lap.Group one/Lab 4- Group 1/PART 4/BLOCK RAM/ROM_mod.v" Line 31: Size mismatch in connection of port <addra>. Formal port size is 8-bit while actual signal size is 3-bit.
Completed static elaboration
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_3_softecc_output_...
Compiling module BLK_MEM_GEN_V7_3_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_3(C_FAMILY="spart...
Compiling module B_ROM
Compiling module ROM_mod
Compiling module ROM_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 Verilog Units
Built simulation executable E:/Xilinx project/fourth lap.Group one/Lab 4- Group 1/PART 4/BLOCK RAM/ROM_test_isim_beh.exe
Fuse Memory Usage: 31800 KB
Fuse CPU Usage: 656 ms
