<!DOCTYPE html>
<html lang="en">
  <head>
    <link rel="icon" type="image/png" href="favicon.png">
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <!-- The above 3 meta tags *must* come first in the head; any other head content must come *after* these tags -->
    <title>cpu/nrf5x_common/include/periph_cpu_common.h File Reference</title>
    <!-- jQuery (necessary for Bootstrap's JavaScript plugins) -->
    <script src="jquery.min.js"></script>
    <script src="jquery.powertip.min.js"></script>
    <script src="jquery-ui.min.js"></script>
    <script src="jquery.scrollTo.min.js"></script>
    <script src="doxy-jquery.js"></script>
    <script src="dynsections.js"></script>
    <link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
    <link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
    <!-- Bootstrap -->
    <link href="doxygen.css" rel="stylesheet">
    <link href="fonts.css" rel="stylesheet">
    <link href="bootstrap.min.css" rel="stylesheet">
    <link href="jquery.smartmenus.bootstrap.css" rel="stylesheet">
    <link href="riot.css" rel="stylesheet">
    <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
      <script src="https://oss.maxcdn.com/html5shiv/3.7.3/html5shiv.min.js"></script>
      <script src="https://oss.maxcdn.com/respond/1.4.2/respond.min.js"></script>
    <![endif]-->
        <script>
            function displaySR(){
            searchBox.Search();
            var rhtml=(document.getElementById('MSearchResults').contentWindow.document.body.innerHTML).replace(/href=\"\.\.\//g,'href="');
            document.getElementById('MSearchResultsWindow').style.display='none';
            document.getElementById('top').append(document.getElementById('MSearchSelectWindow'));
            document.getElementById('top').append(document.getElementById('MSearchResultsWindow'));
            document.getElementById('doc-content').innerHTML=rhtml;
            }
            function modSearch(){
            if(!searchBox.doxySearch){
                searchBox.doxySearch=searchBox.Search
                searchBox.Search= function(){this.doxySearch();
                var r=document.getElementById('MSearchResultsWindow');console.log(r.style);
                if(parseInt(r.style.left)<0)r.style.left=0;
                var x=document.getElementById('MSearchResults');
                if(x.scrollWidth>window.screen.width)x.style.width=window.screen.width-2+'px';
                var f=document.getElementById('riot-searchform');
                if(parseInt( r.style.top) < f.offsetTop+f.scrollHeight) r.style.top = f.offsetTop+f.scrollHeight+'px';}
            }
            }
        </script>
  </head>
  <body>
      <div id="top">
        <nav class="navbar navbar-inverse">
          <div class="container-fluid">
            <!-- Brand and toggle get grouped for better mobile display -->
            <div class="navbar-header">
              <button type="button" class="navbar-toggle collapsed" data-toggle="collapse" data-target="#navbar-collapse" aria-expanded="false">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
              </button>
              <a class="navbar-brand" id="brand-logo" href="http://riot-os.org"><img height="40px" src="riot-logo.svg" /></a>
              <p class="navbar-text text-center visible-xs">Documentation</p>
            </div>
            <!-- Collect the nav links, forms, and other content for toggling -->
            <div class="collapse navbar-collapse" id="navbar-collapse">
              <p class="navbar-text navbar-left"><span id="projectbrief">The friendly Operating System for the Internet of Things</span></p>
              <ul id="riot-navlist" class="nav navbar-nav"></ul>
              <form id="riot-searchform" class="navbar-form navbar-left navbar-right" action="https://duckduckgo.com/" method="get">
                 <input type="hidden" name="sites" value="doc.riot-os.org"/>
                 <input type="hidden" name="kt" value="h"/>
                 <div class="form-group">
                   <div id="MSearchBox" class="MSearchBoxActive">
                     <div class="input-group">
                       <div class="input-group-addon">
                         <span id="MSearchSelect" class="glyphicon glyphicon-search" aria-hidden="true" onmouseover="return searchBox.OnSearchSelectShow()" onmouseout="return searchBox.OnSearchSelectHide()"></span>
                       </div>
                       <input class="form-control" type="text" name="q" id="MSearchField" placeholder="Search" accesskey="S" onfocus="searchBox.OnSearchFieldFocus(true)" onblur="searchBox.OnSearchFieldFocus(false)" onkeyup="searchBox.OnSearchFieldChange(event); modSearch();">
                       <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()">
                         <span id="search-reset" class="glyphicon glyphicon-remove-circle" aria-hidden="true"></span>
                       </a>
                     </div>
                   </div>
                 </div>
              </form>
            </div><!-- /.navbar-collapse -->
          </div><!-- /.container-fluid -->
        </nav>
      </div>
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('nrf5x__common_2include_2periph__cpu__common_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">periph_cpu_common.h File Reference<div class="ingroups"><a class="el" href="group__cpu.html">CPU</a> &raquo; <a class="el" href="group__cpu__nrf5x__common.html">Nordic nRF5x MCU</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>nRF5x common definitions for handling peripherals  
<a href="#details">More...</a></p>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>nRF5x common definitions for handling peripherals </p>
<dl class="section author"><dt>Author</dt><dd>Hauke Petersen <a href="#" onclick="location.href='mai'+'lto:'+'hau'+'ke'+'.pe'+'te'+'rse'+'n@'+'fu-'+'be'+'rli'+'n.'+'de'; return false;">hauke<span style="display: none;">.nosp@m.</span>.pet<span style="display: none;">.nosp@m.</span>ersen<span style="display: none;">.nosp@m.</span>@fu-<span style="display: none;">.nosp@m.</span>berli<span style="display: none;">.nosp@m.</span>n.de</a> </dd></dl>

<p class="definition">Definition in file <a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>
</div><div class="textblock"><code>#include &quot;cpu.h&quot;</code><br />
</div><div class="textblock"><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png" alt="+"/> Include dependency graph for periph_cpu_common.h:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<div class="center"><iframe scrolling="no" frameborder="0" src="nrf5x__common_2include_2periph__cpu__common_8h__incl.svg" width="203" height="127"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="nrf5x__common_2include_2periph__cpu__common_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="uniongpio__conf__nrf5x.html">gpio_conf_nrf5x</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO pin configuration for nRF5x MCUs.  <a href="uniongpio__conf__nrf5x.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structtimer__conf__t.html">timer_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structTimer.html" title="struct to get time references within mqtt paho ">Timer</a> device configuration.  <a href="structtimer__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structqdec__conf__t.html">qdec_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Quadrature decoder configuration struct.  <a href="structqdec__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structuart__conf__t.html">uart_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART device configuration.  <a href="structuart__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structspi__conf__t.html">spi_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI device configuration.  <a href="structspi__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structi2c__conf__t.html">i2c_conf_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C configuration structure.  <a href="structi2c__conf__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a0d3fc6a1a30b894ce55d50e7eac993b2"><td class="memItemLeft" align="right" valign="top"><a id="a0d3fc6a1a30b894ce55d50e7eac993b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a0d3fc6a1a30b894ce55d50e7eac993b2">CPUID_ADDR</a>&#160;&#160;&#160;(&amp;NRF_FICR-&gt;DEVICEID[0])</td></tr>
<tr class="memdesc:a0d3fc6a1a30b894ce55d50e7eac993b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Starting offset of CPU_ID. <br /></td></tr>
<tr class="separator:a0d3fc6a1a30b894ce55d50e7eac993b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1943715eaeaa63e28b7b4e207f655fca"><td class="memItemLeft" align="right" valign="top"><a id="a1943715eaeaa63e28b7b4e207f655fca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a1943715eaeaa63e28b7b4e207f655fca">CPUID_LEN</a>&#160;&#160;&#160;(8U)</td></tr>
<tr class="memdesc:a1943715eaeaa63e28b7b4e207f655fca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Length of the CPU_ID in octets. <br /></td></tr>
<tr class="separator:a1943715eaeaa63e28b7b4e207f655fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd04a76b55e9fef358e904400cde4db7"><td class="memItemLeft" align="right" valign="top"><a id="afd04a76b55e9fef358e904400cde4db7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#afd04a76b55e9fef358e904400cde4db7">PERIPH_TIMER_PROVIDES_SET</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:afd04a76b55e9fef358e904400cde4db7"><td class="mdescLeft">&#160;</td><td class="mdescRight">The nRF5x periph_timer implements <a class="el" href="group__drivers__periph__timer.html#gaccff2ca33cca64411015f808369cb919" title="Set a given timer channel for the given timer device. ">timer_set()</a> <br /></td></tr>
<tr class="separator:afd04a76b55e9fef358e904400cde4db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b87241cfc8f0eb706ef97888f30ed0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a4b87241cfc8f0eb706ef97888f30ed0d">TIMER_CHANNEL_NUMOF</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:a4b87241cfc8f0eb706ef97888f30ed0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Maximum number of channels.  <a href="#a4b87241cfc8f0eb706ef97888f30ed0d">More...</a><br /></td></tr>
<tr class="separator:a4b87241cfc8f0eb706ef97888f30ed0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d6c77df27eaeba19a369cec7754bb30"><td class="memItemLeft" align="right" valign="top"><a id="a7d6c77df27eaeba19a369cec7754bb30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a7d6c77df27eaeba19a369cec7754bb30">UART_TXBUF_SIZE</a>&#160;&#160;&#160;(64)</td></tr>
<tr class="memdesc:a7d6c77df27eaeba19a369cec7754bb30"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the UART TX buffer for non-blocking mode. <br /></td></tr>
<tr class="separator:a7d6c77df27eaeba19a369cec7754bb30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8b779092dc09d9977c4d938a38ab1a"><td class="memItemLeft" align="right" valign="top"><a id="abf8b779092dc09d9977c4d938a38ab1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#abf8b779092dc09d9977c4d938a38ab1a">USBDEV_CPU_DMA_ALIGNMENT</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="memdesc:abf8b779092dc09d9977c4d938a38ab1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">USBDEV buffers must be word aligned because of DMA restrictions. <br /></td></tr>
<tr class="separator:abf8b779092dc09d9977c4d938a38ab1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a930ce1a11e19bb65c39c7ef20315dd2e"><td class="memItemLeft" align="right" valign="top"><a id="a930ce1a11e19bb65c39c7ef20315dd2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a930ce1a11e19bb65c39c7ef20315dd2e">USBDEV_CPU_DMA_REQUIREMENTS</a>&#160;&#160;&#160;__attribute__((aligned(<a class="el" href="cpu__usbdev_8h.html#abf8b779092dc09d9977c4d938a38ab1a">USBDEV_CPU_DMA_ALIGNMENT</a>)))</td></tr>
<tr class="memdesc:a930ce1a11e19bb65c39c7ef20315dd2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">USBDEV buffer instantiation requirement. <br /></td></tr>
<tr class="separator:a930ce1a11e19bb65c39c7ef20315dd2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69c3487da96722898ad0abf562158743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a69c3487da96722898ad0abf562158743">SPI_SCKSEL</a>&#160;&#160;&#160;(dev(bus)-&gt;PSEL.SCK)</td></tr>
<tr class="memdesc:a69c3487da96722898ad0abf562158743"><td class="mdescLeft">&#160;</td><td class="mdescRight">Redefine some peripheral names to unify them across nRF families.  <a href="#a69c3487da96722898ad0abf562158743">More...</a><br /></td></tr>
<tr class="separator:a69c3487da96722898ad0abf562158743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad23a7b64dc665092d7f87314b1ce7e18"><td class="memItemLeft" align="right" valign="top"><a id="ad23a7b64dc665092d7f87314b1ce7e18"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#ad23a7b64dc665092d7f87314b1ce7e18">SPI_MOSISEL</a>&#160;&#160;&#160;(dev(bus)-&gt;PSEL.MOSI)</td></tr>
<tr class="memdesc:ad23a7b64dc665092d7f87314b1ce7e18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro for SPI mosi. <br /></td></tr>
<tr class="separator:ad23a7b64dc665092d7f87314b1ce7e18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9ba8acf11b29577c084506eb84c85b"><td class="memItemLeft" align="right" valign="top"><a id="afd9ba8acf11b29577c084506eb84c85b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#afd9ba8acf11b29577c084506eb84c85b">SPI_MISOSEL</a>&#160;&#160;&#160;(dev(bus)-&gt;PSEL.MISO)</td></tr>
<tr class="memdesc:afd9ba8acf11b29577c084506eb84c85b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro for SPI miso. <br /></td></tr>
<tr class="separator:afd9ba8acf11b29577c084506eb84c85b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34d70cdc4fb620a8b4fad8daaf3e94c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a34d70cdc4fb620a8b4fad8daaf3e94c3">CONFIG_SPI_MBUF_SIZE</a>&#160;&#160;&#160;64</td></tr>
<tr class="memdesc:a34d70cdc4fb620a8b4fad8daaf3e94c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of the UART TX buffer for non-blocking mode.  <a href="#a34d70cdc4fb620a8b4fad8daaf3e94c3">More...</a><br /></td></tr>
<tr class="separator:a34d70cdc4fb620a8b4fad8daaf3e94c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a7d131156961ec0bb9182849691da8d57"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a7d131156961ec0bb9182849691da8d57">shared_irq_cb_t</a>) (void *arg)</td></tr>
<tr class="memdesc:a7d131156961ec0bb9182849691da8d57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common UART/SPI/I2C interrupt callback.  <a href="#a7d131156961ec0bb9182849691da8d57">More...</a><br /></td></tr>
<tr class="separator:a7d131156961ec0bb9182849691da8d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a1e836137f622a49bbe685aeca81c43d4"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a1e836137f622a49bbe685aeca81c43d4">gpio_int_get_exti</a> (<a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a> pin)</td></tr>
<tr class="memdesc:a1e836137f622a49bbe685aeca81c43d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Retrieve the exti(GPIOTE) channel associated with a gpio.  <a href="#a1e836137f622a49bbe685aeca81c43d4">More...</a><br /></td></tr>
<tr class="separator:a1e836137f622a49bbe685aeca81c43d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab62e61cf7593ee0b6e919cb59d739204"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#ab62e61cf7593ee0b6e919cb59d739204">shared_irq_register_spi</a> (NRF_SPIM_Type *bus, <a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a7d131156961ec0bb9182849691da8d57">shared_irq_cb_t</a> cb, void *arg)</td></tr>
<tr class="memdesc:ab62e61cf7593ee0b6e919cb59d739204"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register a SPI IRQ handler for a shared UART/I2C/SPI irq vector.  <a href="#ab62e61cf7593ee0b6e919cb59d739204">More...</a><br /></td></tr>
<tr class="separator:ab62e61cf7593ee0b6e919cb59d739204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24a07f4b709d1319aebde710880a2021"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a24a07f4b709d1319aebde710880a2021">shared_irq_register_i2c</a> (NRF_TWIM_Type *bus, <a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a7d131156961ec0bb9182849691da8d57">shared_irq_cb_t</a> cb, void *arg)</td></tr>
<tr class="memdesc:a24a07f4b709d1319aebde710880a2021"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register an I2C IRQ handler for a shared UART/I2C/SPI irq vector.  <a href="#a24a07f4b709d1319aebde710880a2021">More...</a><br /></td></tr>
<tr class="separator:a24a07f4b709d1319aebde710880a2021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7a3900d93a8f73b64d600caa784e447"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#ad7a3900d93a8f73b64d600caa784e447">shared_irq_register_uart</a> (NRF_UARTE_Type *bus, <a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a7d131156961ec0bb9182849691da8d57">shared_irq_cb_t</a> cb, void *arg)</td></tr>
<tr class="memdesc:ad7a3900d93a8f73b64d600caa784e447"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register an UART IRQ handler for a shared UART/I2C/SPI irq vector.  <a href="#ad7a3900d93a8f73b64d600caa784e447">More...</a><br /></td></tr>
<tr class="separator:ad7a3900d93a8f73b64d600caa784e447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f292b0cb505a5b9e0327f91993694b7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a0f292b0cb505a5b9e0327f91993694b7">nrf5x_i2c_acquire</a> (NRF_TWIM_Type *bus, <a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a7d131156961ec0bb9182849691da8d57">shared_irq_cb_t</a> cb, void *arg)</td></tr>
<tr class="memdesc:a0f292b0cb505a5b9e0327f91993694b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acquire the shared I2C/SPI peripheral in I2C mode.  <a href="#a0f292b0cb505a5b9e0327f91993694b7">More...</a><br /></td></tr>
<tr class="separator:a0f292b0cb505a5b9e0327f91993694b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af575e35f42deab21bf603e8e2d6f2bfc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#af575e35f42deab21bf603e8e2d6f2bfc">nrf5x_i2c_release</a> (NRF_TWIM_Type *bus)</td></tr>
<tr class="memdesc:af575e35f42deab21bf603e8e2d6f2bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Release the shared I2C/SPI peripheral in I2C mode.  <a href="#af575e35f42deab21bf603e8e2d6f2bfc">More...</a><br /></td></tr>
<tr class="separator:af575e35f42deab21bf603e8e2d6f2bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f23bac1b4359fd1cf7c4a90b5740ce3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a9f23bac1b4359fd1cf7c4a90b5740ce3">nrf5x_spi_acquire</a> (NRF_SPIM_Type *bus, <a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a7d131156961ec0bb9182849691da8d57">shared_irq_cb_t</a> cb, void *arg)</td></tr>
<tr class="memdesc:a9f23bac1b4359fd1cf7c4a90b5740ce3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acquire the shared I2C/SPI peripheral in SPI mode.  <a href="#a9f23bac1b4359fd1cf7c4a90b5740ce3">More...</a><br /></td></tr>
<tr class="separator:a9f23bac1b4359fd1cf7c4a90b5740ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365aa4ba166c294cb63edd596f40b889"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a365aa4ba166c294cb63edd596f40b889">nrf5x_spi_release</a> (NRF_SPIM_Type *bus)</td></tr>
<tr class="memdesc:a365aa4ba166c294cb63edd596f40b889"><td class="mdescLeft">&#160;</td><td class="mdescRight">Acquire the shared I2C/SPI peripheral in SPI mode.  <a href="#a365aa4ba166c294cb63edd596f40b889">More...</a><br /></td></tr>
<tr class="separator:a365aa4ba166c294cb63edd596f40b889"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Override macro for defining GPIO pins</h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0b48d84558255f1f95f4592b7dc74daf"></a>The port definition is used (and zeroed) to suppress compiler warnings </p>
</td></tr>
<tr class="memitem:ae29846b3ecd19a0b7c44ff80a37ae7c1"><td class="memItemLeft" align="right" valign="top"><a id="ae29846b3ecd19a0b7c44ff80a37ae7c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PIN</b>(x,  y)&#160;&#160;&#160;((x &amp; 0) | y)</td></tr>
<tr class="separator:ae29846b3ecd19a0b7c44ff80a37ae7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3969ce1e494a72d3c2925b10ddeb4604"><td class="memItemLeft" align="right" valign="top"><a id="a3969ce1e494a72d3c2925b10ddeb4604"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a3969ce1e494a72d3c2925b10ddeb4604">GPIO_UNDEF</a>&#160;&#160;&#160;(UINT8_MAX)</td></tr>
<tr class="memdesc:a3969ce1e494a72d3c2925b10ddeb4604"><td class="mdescLeft">&#160;</td><td class="mdescRight">Override GPIO_UNDEF value. <br /></td></tr>
<tr class="separator:a3969ce1e494a72d3c2925b10ddeb4604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f56c471cffbe0e890c3527355fa0d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a2f56c471cffbe0e890c3527355fa0d51">ISR_GPIOTE</a>&#160;&#160;&#160;isr_gpiote</td></tr>
<tr class="memdesc:a2f56c471cffbe0e890c3527355fa0d51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wrapper around GPIOTE ISR.  <a href="#a2f56c471cffbe0e890c3527355fa0d51">More...</a><br /></td></tr>
<tr class="separator:a2f56c471cffbe0e890c3527355fa0d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83275a7ecfab1b02a6984109e3b30581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a83275a7ecfab1b02a6984109e3b30581">GPIO_MODE</a>(oe,  ic,  pr,  dr)&#160;&#160;&#160;(oe | (ic &lt;&lt; 1) | (pr &lt;&lt; 2) | (dr &lt;&lt; 8))</td></tr>
<tr class="memdesc:a83275a7ecfab1b02a6984109e3b30581"><td class="mdescLeft">&#160;</td><td class="mdescRight">Generate GPIO mode bitfields.  <a href="#a83275a7ecfab1b02a6984109e3b30581">More...</a><br /></td></tr>
<tr class="separator:a83275a7ecfab1b02a6984109e3b30581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a292c9a0a5b03329a153ad28343ff2e09"><td class="memItemLeft" align="right" valign="top"><a id="a292c9a0a5b03329a153ad28343ff2e09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a292c9a0a5b03329a153ad28343ff2e09">SPI_HWCS</a>(x)&#160;&#160;&#160;(<a class="el" href="group__drivers__periph__spi.html#ga8b0f414ed05adc20a504e8705587f9f8">SPI_CS_UNDEF</a>)</td></tr>
<tr class="memdesc:a292c9a0a5b03329a153ad28343ff2e09"><td class="mdescLeft">&#160;</td><td class="mdescRight">No support for HW chip select... <br /></td></tr>
<tr class="separator:a292c9a0a5b03329a153ad28343ff2e09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bd1b3321b66208c3499e83d495333cd"><td class="memItemLeft" align="right" valign="top"><a id="a7bd1b3321b66208c3499e83d495333cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a7bd1b3321b66208c3499e83d495333cd">PERIPH_SPI_NEEDS_INIT_CS</a></td></tr>
<tr class="memdesc:a7bd1b3321b66208c3499e83d495333cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Declare needed shared SPI functions. <br /></td></tr>
<tr class="separator:a7bd1b3321b66208c3499e83d495333cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="memItemLeft" align="right" valign="top"><a id="af3d9c2b9cf24ed0b13807d63f5e9b11f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PERIPH_SPI_NEEDS_TRANSFER_BYTE</b></td></tr>
<tr class="separator:af3d9c2b9cf24ed0b13807d63f5e9b11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac68c30cec18f4abf11cc4bb09c13df17"><td class="memItemLeft" align="right" valign="top"><a id="ac68c30cec18f4abf11cc4bb09c13df17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PERIPH_SPI_NEEDS_TRANSFER_REG</b></td></tr>
<tr class="separator:ac68c30cec18f4abf11cc4bb09c13df17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb6291046cbd0102e8c87af75e4200d"><td class="memItemLeft" align="right" valign="top"><a id="afeb6291046cbd0102e8c87af75e4200d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PERIPH_SPI_NEEDS_TRANSFER_REGS</b></td></tr>
<tr class="separator:afeb6291046cbd0102e8c87af75e4200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
WDT upper and lower bound times in ms</h2></td></tr>
<tr class="memitem:a5265674ed64e5865196727196ef8265b"><td class="memItemLeft" align="right" valign="top"><a id="a5265674ed64e5865196727196ef8265b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NWDT_TIME_LOWER_LIMIT</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a5265674ed64e5865196727196ef8265b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04d8ac7c09912d8ac89d5ba4cc06b08c"><td class="memItemLeft" align="right" valign="top"><a id="a04d8ac7c09912d8ac89d5ba4cc06b08c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NWDT_TIME_UPPER_LIMIT</b>&#160;&#160;&#160;((UINT32_MAX &gt;&gt; 15) * <a class="el" href="group__sys__time__units.html#ga31ae5fdfe8827f4d8def045948d3986e">US_PER_MS</a> + 1)</td></tr>
<tr class="separator:a04d8ac7c09912d8ac89d5ba4cc06b08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Define macros for sda and scl pin to be able to reinitialize them</h2></td></tr>
<tr class="memitem:aaa8cfa1d1047cc34efc2cb186177d44c"><td class="memItemLeft" align="right" valign="top"><a id="aaa8cfa1d1047cc34efc2cb186177d44c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#aaa8cfa1d1047cc34efc2cb186177d44c">i2c_pin_sda</a>(dev)&#160;&#160;&#160;<a class="el" href="boards_2gd32vf103c-start_2include_2periph__conf_8h.html#aa9dcbfbe7aa5baf027d834e5bca62a47">i2c_config</a>[dev].sda</td></tr>
<tr class="memdesc:aaa8cfa1d1047cc34efc2cb186177d44c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro for getting SDA pin. <br /></td></tr>
<tr class="separator:aaa8cfa1d1047cc34efc2cb186177d44c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd3c7d01cdc12c239e09f8cda46332c1"><td class="memItemLeft" align="right" valign="top"><a id="abd3c7d01cdc12c239e09f8cda46332c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#abd3c7d01cdc12c239e09f8cda46332c1">i2c_pin_scl</a>(dev)&#160;&#160;&#160;<a class="el" href="boards_2gd32vf103c-start_2include_2periph__conf_8h.html#aa9dcbfbe7aa5baf027d834e5bca62a47">i2c_config</a>[dev].scl</td></tr>
<tr class="memdesc:abd3c7d01cdc12c239e09f8cda46332c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro for getting SCL pin. <br /></td></tr>
<tr class="separator:abd3c7d01cdc12c239e09f8cda46332c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a34d70cdc4fb620a8b4fad8daaf3e94c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34d70cdc4fb620a8b4fad8daaf3e94c3">&#9670;&nbsp;</a></span>CONFIG_SPI_MBUF_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CONFIG_SPI_MBUF_SIZE&#160;&#160;&#160;64</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Size of the UART TX buffer for non-blocking mode. </p>
<p>SPI temporary buffer size for storing const data in RAM before initiating DMA transfer </p>

<p class="definition">Definition at line <a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h_source.html#l00573">573</a> of file <a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="a83275a7ecfab1b02a6984109e3b30581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83275a7ecfab1b02a6984109e3b30581">&#9670;&nbsp;</a></span>GPIO_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define <a class="el" href="atxmega_2include_2periph__cpu_8h.html#a201df5e2845212d28c89e2cf3fdaa642">GPIO_MODE</a></td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">oe, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">ic, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">pr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">dr&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(oe | (ic &lt;&lt; 1) | (pr &lt;&lt; 2) | (dr &lt;&lt; 8))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Generate GPIO mode bitfields. </p>
<p>We use 4 bit to encode the pin mode:</p><ul>
<li>bit 0: output enable</li>
<li>bit 1: input connect</li>
<li>bit 2+3: pull resistor configuration</li>
<li>bit 8+9+10: drive configuration </li>
</ul>

<p class="definition">Definition at line <a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h_source.html#l00102">102</a> of file <a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="a2f56c471cffbe0e890c3527355fa0d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f56c471cffbe0e890c3527355fa0d51">&#9670;&nbsp;</a></span>ISR_GPIOTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ISR_GPIOTE&#160;&#160;&#160;isr_gpiote</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wrapper around GPIOTE ISR. </p>
<dl class="section note"><dt>Note</dt><dd>nRF53 has two GPIOTE instances available on Application Core but we always use the first one. </dd></dl>

<p class="definition">Definition at line <a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h_source.html#l00090">90</a> of file <a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="a69c3487da96722898ad0abf562158743"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69c3487da96722898ad0abf562158743">&#9670;&nbsp;</a></span>SPI_SCKSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI_SCKSEL&#160;&#160;&#160;(dev(bus)-&gt;PSEL.SCK)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Redefine some peripheral names to unify them across nRF families. </p>
<p>Macro for SPI clk </p>

<p class="definition">Definition at line <a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h_source.html#l00475">475</a> of file <a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<a id="a4b87241cfc8f0eb706ef97888f30ed0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b87241cfc8f0eb706ef97888f30ed0d">&#9670;&nbsp;</a></span>TIMER_CHANNEL_NUMOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMER_CHANNEL_NUMOF&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Maximum number of channels. </p>
<dl class="section note"><dt>Note</dt><dd>NRF_TIMER1 and NRF_TIMER2 only have 4 hardware channels (and 3 of of them are available to the application, as one has to be used to implement <a class="el" href="group__drivers__periph__timer.html#ga02217bf29c1e76c795a0b197408b91b7" title="Read the current value of the given timer device. ">timer_read()</a>). Use <a class="el" href="group__drivers__periph__timer.html#gab83052b1d38817c5f687767c09b94434">timer_query_channel_numof</a> to check the actual number of supported channels for a given timer. </dd></dl>

<p class="definition">Definition at line <a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h_source.html#l00325">325</a> of file <a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="a7d131156961ec0bb9182849691da8d57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d131156961ec0bb9182849691da8d57">&#9670;&nbsp;</a></span>shared_irq_cb_t</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* shared_irq_cb_t) (void *arg)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Common UART/SPI/I2C interrupt callback. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">arg</td><td>Opaque context pointer </td></tr>
  </table>
  </dd>
</dl>

<p class="definition">Definition at line <a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h_source.html#l00497">497</a> of file <a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h_source.html">periph_cpu_common.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a1e836137f622a49bbe685aeca81c43d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e836137f622a49bbe685aeca81c43d4">&#9670;&nbsp;</a></span>gpio_int_get_exti()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t gpio_int_get_exti </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__drivers__periph__gpio.html#gadacfc0deb08affff1e88f9549c8e2823">gpio_t</a>&#160;</td>
          <td class="paramname"><em>pin</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Retrieve the exti(GPIOTE) channel associated with a gpio. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">pin</td><td>GPIO pin to retrieve the channel for</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>the channel number </dd>
<dd>
0xff if no channel is found </dd></dl>

</div>
</div>
<a id="a0f292b0cb505a5b9e0327f91993694b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f292b0cb505a5b9e0327f91993694b7">&#9670;&nbsp;</a></span>nrf5x_i2c_acquire()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void nrf5x_i2c_acquire </td>
          <td>(</td>
          <td class="paramtype">NRF_TWIM_Type *&#160;</td>
          <td class="paramname"><em>bus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a7d131156961ec0bb9182849691da8d57">shared_irq_cb_t</a>&#160;</td>
          <td class="paramname"><em>cb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>arg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Acquire the shared I2C/SPI peripheral in I2C mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bus</td><td>bus to acquire exclusive access on </td></tr>
    <tr><td class="paramname">cb</td><td>ISR handler to call on IRQ </td></tr>
    <tr><td class="paramname">arg</td><td>ISR handler argument </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="af575e35f42deab21bf603e8e2d6f2bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af575e35f42deab21bf603e8e2d6f2bfc">&#9670;&nbsp;</a></span>nrf5x_i2c_release()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void nrf5x_i2c_release </td>
          <td>(</td>
          <td class="paramtype">NRF_TWIM_Type *&#160;</td>
          <td class="paramname"><em>bus</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Release the shared I2C/SPI peripheral in I2C mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bus</td><td>bus to release exclusive access on </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a9f23bac1b4359fd1cf7c4a90b5740ce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f23bac1b4359fd1cf7c4a90b5740ce3">&#9670;&nbsp;</a></span>nrf5x_spi_acquire()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void nrf5x_spi_acquire </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>bus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a7d131156961ec0bb9182849691da8d57">shared_irq_cb_t</a>&#160;</td>
          <td class="paramname"><em>cb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>arg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Acquire the shared I2C/SPI peripheral in SPI mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bus</td><td>bus to release exclusive access on </td></tr>
    <tr><td class="paramname">cb</td><td>ISR handler to call on IRQ </td></tr>
    <tr><td class="paramname">arg</td><td>ISR handler argument </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a365aa4ba166c294cb63edd596f40b889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a365aa4ba166c294cb63edd596f40b889">&#9670;&nbsp;</a></span>nrf5x_spi_release()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void nrf5x_spi_release </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>bus</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Acquire the shared I2C/SPI peripheral in SPI mode. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bus</td><td>bus to release exclusive access on </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a24a07f4b709d1319aebde710880a2021"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24a07f4b709d1319aebde710880a2021">&#9670;&nbsp;</a></span>shared_irq_register_i2c()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void shared_irq_register_i2c </td>
          <td>(</td>
          <td class="paramtype">NRF_TWIM_Type *&#160;</td>
          <td class="paramname"><em>bus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a7d131156961ec0bb9182849691da8d57">shared_irq_cb_t</a>&#160;</td>
          <td class="paramname"><em>cb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>arg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register an I2C IRQ handler for a shared UART/I2C/SPI irq vector. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bus</td><td>bus to register the IRQ handler on </td></tr>
    <tr><td class="paramname">cb</td><td>callback to call on IRQ </td></tr>
    <tr><td class="paramname">arg</td><td>Argument to pass to the handler </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ab62e61cf7593ee0b6e919cb59d739204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab62e61cf7593ee0b6e919cb59d739204">&#9670;&nbsp;</a></span>shared_irq_register_spi()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void shared_irq_register_spi </td>
          <td>(</td>
          <td class="paramtype">NRF_SPIM_Type *&#160;</td>
          <td class="paramname"><em>bus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a7d131156961ec0bb9182849691da8d57">shared_irq_cb_t</a>&#160;</td>
          <td class="paramname"><em>cb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>arg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register a SPI IRQ handler for a shared UART/I2C/SPI irq vector. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bus</td><td>bus to register the IRQ handler on </td></tr>
    <tr><td class="paramname">cb</td><td>callback to call on IRQ </td></tr>
    <tr><td class="paramname">arg</td><td>Argument to pass to the handler </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ad7a3900d93a8f73b64d600caa784e447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7a3900d93a8f73b64d600caa784e447">&#9670;&nbsp;</a></span>shared_irq_register_uart()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void shared_irq_register_uart </td>
          <td>(</td>
          <td class="paramtype">NRF_UARTE_Type *&#160;</td>
          <td class="paramname"><em>bus</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="nrf5x__common_2include_2periph__cpu__common_8h.html#a7d131156961ec0bb9182849691da8d57">shared_irq_cb_t</a>&#160;</td>
          <td class="paramname"><em>cb</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&#160;</td>
          <td class="paramname"><em>arg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register an UART IRQ handler for a shared UART/I2C/SPI irq vector. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bus</td><td>bus to register the IRQ handler on </td></tr>
    <tr><td class="paramname">cb</td><td>callback to call on IRQ </td></tr>
    <tr><td class="paramname">arg</td><td>Argument to pass to the handler </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
    <div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
        <ul>
            <li class="footer">Generated on Wed Mar 12 2025 10:21:23 by <a href="http://www.doxygen.org/index.html">
                       <img class="footer" src="doxygen.png" alt="doxygen"></a> 1.8.14</li>
        </ul>
    </div>
    <!-- Include all compiled plugins (below), or include individual files as needed -->
    <script src="bootstrap.min.js"></script>
    <script src="jquery.smartmenus.min.js"></script>
    <script src="jquery.smartmenus.bootstrap.min.js"></script>
    <script src="riot-doxy.js"></script>
  </body>
</html>
