// Seed: 1478305709
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12[-1'b0 : 1],
    id_13
);
  input wire id_13;
  inout logic [7:0] id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wor id_6;
  inout logic [7:0] id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  always @(-1) @(posedge 1 or negedge 1) $unsigned(59);
  ;
  assign id_6 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd91
) (
    output uwire id_0,
    input  wire  _id_1,
    input  tri   id_2,
    input  uwire id_3,
    output uwire id_4
    , id_8,
    output wire  id_5,
    output wand  id_6
);
  localparam id_9 = 1;
  wand id_10, id_11, id_12, id_13;
  logic [7:0][1 'b0 : id_1] id_14;
  assign id_14[-1] = -1;
  assign id_10 = -1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_8,
      id_13,
      id_14,
      id_13,
      id_9,
      id_13,
      id_11,
      id_8,
      id_10,
      id_14,
      id_13
  );
endmodule
