Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 0d70690dd12345f2b358a01d096bea40 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L unisims_ver -L unimacro_ver -L secureip --snapshot FillMemory_tb_behav xil_defaultlib.FillMemory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 23 differs from formal bit length 24 for port fill_color [D:/Repositories/FPGA/Xilinx/Vivado/LED Driver/LED Driver.srcs/sim_3/imports/new/FillMemory_tb.v:19]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Repositories/FPGA/Xilinx/Vivado/LED Driver/LED Driver.srcs/sources_1/new/FillMemory.v" Line 24. Module FillMemory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Repositories/FPGA/Xilinx/Vivado/LED Driver/LED Driver.sim/sim_3/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Repositories/FPGA/Xilinx/Vivado/LED Driver/LED Driver.srcs/sources_1/new/FillMemory.v" Line 24. Module FillMemory has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Repositories/FPGA/Xilinx/Vivado/LED Driver/LED Driver.sim/sim_3/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FillMemory
Compiling module xil_defaultlib.FillMemory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot FillMemory_tb_behav
