// Seed: 885845325
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  module_2(
      id_3, id_3
  );
  assign id_4 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3;
  nor (id_1, id_2, id_3);
  module_0(
      id_3, id_2, id_2, id_2
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  wire id_3;
  wire id_4;
endmodule
