Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/Reborn/videocard/videocard_gen.qsys --block-symbol-file --output-directory=/home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/Reborn/generated --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading videocard/videocard_gen.qsys
Progress: Reading input file
Progress: Adding hps_0 [altera_hps 20.1]
Progress: Parameterizing module hps_0
Progress: Adding pll_0 [altera_pll 20.1]
Progress: Parameterizing module pll_0
Progress: Adding videocard_module_0 [videocard_module 1.0]
Progress: Parameterizing module videocard_module_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: videocard_gen.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: videocard_gen.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: videocard_gen.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: videocard_gen.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: videocard_gen.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: videocard_gen.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: videocard_gen.pll_0: Able to implement PLL with user settings
Warning: videocard_gen.hps_0: Interrupt sender hps_0.h2f_gpio1_interrupt is not connected to an interrupt receiver
Warning: videocard_gen.hps_0: Interrupt sender hps_0.h2f_gpio2_interrupt is not connected to an interrupt receiver
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/Reborn/videocard/videocard_gen.qsys --synthesis=VERILOG --output-directory=/home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/Reborn/generated/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading videocard/videocard_gen.qsys
Progress: Reading input file
Progress: Adding hps_0 [altera_hps 20.1]
Progress: Parameterizing module hps_0
Progress: Adding pll_0 [altera_pll 20.1]
Progress: Parameterizing module pll_0
Progress: Adding videocard_module_0 [videocard_module 1.0]
Progress: Parameterizing module videocard_module_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: videocard_gen.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: videocard_gen.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: videocard_gen.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: videocard_gen.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: videocard_gen.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: videocard_gen.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: videocard_gen.pll_0: Able to implement PLL with user settings
Warning: videocard_gen.hps_0: Interrupt sender hps_0.h2f_gpio1_interrupt is not connected to an interrupt receiver
Warning: videocard_gen.hps_0: Interrupt sender hps_0.h2f_gpio2_interrupt is not connected to an interrupt receiver
Info: videocard_gen: Generating videocard_gen "videocard_gen" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave videocard_module_0.avalon_slave_0 because the master is of type axi and the slave is of type avalon.
Info: Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave videocard_module_0.avalon_slave_0 because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src0 and cmd_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux.src1 and rsp_mux_001.sink0
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Warning: hps_0.h2f_gpio0_interrupt: Cannot connect reset for irq_synchronizer.receiver
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "videocard_gen" instantiated altera_hps "hps_0"
Info: pll_0: "videocard_gen" instantiated altera_pll "pll_0"
Info: videocard_module_0: "videocard_gen" instantiated videocard_module "videocard_module_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "videocard_gen" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "videocard_gen" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "videocard_gen" instantiated altera_irq_mapper "irq_mapper_001"
Info: irq_mapper_002: "videocard_gen" instantiated altera_irq_mapper "irq_mapper_002"
Info: irq_synchronizer: "videocard_gen" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "videocard_gen" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: videocard_module_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "videocard_module_0_avalon_slave_0_translator"
Info: hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info: videocard_module_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "videocard_module_0_avalon_slave_0_agent"
Info: videocard_module_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "videocard_module_0_avalon_slave_0_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: videocard_module_0_avalon_slave_0_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "videocard_module_0_avalon_slave_0_burst_adapter"
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/Reborn/generated/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/Reborn/generated/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/yevhen/Downloads/UCU_4_semestr/aks/PureFPGA/Reborn/generated/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: videocard_gen: Done "videocard_gen" with 27 modules, 86 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
