Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Thu May  5 16:04:58 2022
| Host             : PHYS-NC3124-D02 running 64-bit major release  (build 9200)
| Command          : report_power -file top_TrigTest0_power_routed.rpt -pb top_TrigTest0_power_summary_routed.pb -rpx top_TrigTest0_power_routed.rpx
| Design           : TOP_TrigTest0
| Device           : xc7s25csga225-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.131        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.070        |
| Device Static (W)        | 0.061        |
| Effective TJA (C/W)      | 3.7          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        3 |       --- |             --- |
| Slice Logic              |     0.004 |     7533 |       --- |             --- |
|   LUT as Logic           |     0.003 |     3387 |     14600 |           23.20 |
|   CARRY4                 |    <0.001 |      263 |      3650 |            7.21 |
|   Register               |    <0.001 |     3262 |     29200 |           11.17 |
|   LUT as Distributed RAM |    <0.001 |       72 |      5000 |            1.44 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   F7/F8 Muxes            |    <0.001 |       10 |     14600 |            0.07 |
|   Others                 |     0.000 |       81 |       --- |             --- |
| Signals                  |     0.004 |     5551 |       --- |             --- |
| Block RAM                |    <0.001 |        1 |        45 |            2.22 |
| MMCM                     |     0.053 |        1 |         3 |           33.33 |
| I/O                      |     0.005 |       56 |       150 |           37.33 |
| Static Power             |     0.061 |          |           |                 |
| Total                    |     0.131 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.016 |       0.011 |      0.005 |
| Vccaux    |       1.800 |     0.039 |       0.030 |      0.009 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 3.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 46.2                     |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+----------+-----------------+
| Clock    | Domain   | Constraint (ns) |
+----------+----------+-----------------+
| FTDI_CLK | FTDI_CLK |            16.7 |
+----------+----------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------+-----------+
| Name                                                                                   | Power (W) |
+----------------------------------------------------------------------------------------+-----------+
| TOP_TrigTest0                                                                          |     0.070 |
|   IIC_0_scl_IOBUF_inst                                                                 |     0.000 |
|   Inst_ftdi245_cdc                                                                     |     0.010 |
|     ADDRESS_FIFO                                                                       |    <0.001 |
|       U0                                                                               |    <0.001 |
|         inst_fifo_gen                                                                  |    <0.001 |
|           gconvfifo.rf                                                                 |    <0.001 |
|             grf.rf                                                                     |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gr1.gr1_int.rfwft                                                      |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.gpf.wrpf                                                          |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                 gdm.dm_gen.dm                                                          |    <0.001 |
|                   RAM_reg_0_15_0_5                                                     |    <0.001 |
|                   RAM_reg_0_15_12_17                                                   |    <0.001 |
|                   RAM_reg_0_15_18_23                                                   |    <0.001 |
|                   RAM_reg_0_15_24_29                                                   |    <0.001 |
|                   RAM_reg_0_15_30_33                                                   |    <0.001 |
|                   RAM_reg_0_15_6_11                                                    |    <0.001 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |     0.000 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     DATAWRITE_FIFO                                                                     |    <0.001 |
|       U0                                                                               |    <0.001 |
|         inst_fifo_gen                                                                  |    <0.001 |
|           gconvfifo.rf                                                                 |    <0.001 |
|             grf.rf                                                                     |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gr1.gr1_int.rfwft                                                      |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                 gdm.dm_gen.dm                                                          |    <0.001 |
|                   RAM_reg_0_15_0_5                                                     |    <0.001 |
|                   RAM_reg_0_15_12_17                                                   |    <0.001 |
|                   RAM_reg_0_15_18_23                                                   |    <0.001 |
|                   RAM_reg_0_15_24_29                                                   |    <0.001 |
|                   RAM_reg_0_15_30_33                                                   |    <0.001 |
|                   RAM_reg_0_15_6_11                                                    |    <0.001 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |     0.000 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |     0.000 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|     DATA_READ_FIFO                                                                     |    <0.001 |
|       U0                                                                               |    <0.001 |
|         inst_fifo_gen                                                                  |    <0.001 |
|           gconvfifo.rf                                                                 |    <0.001 |
|             grf.rf                                                                     |    <0.001 |
|               gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                 rd_pntr_cdc_inst                                                       |    <0.001 |
|                 wr_pntr_cdc_inst                                                       |    <0.001 |
|               gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                 gr1.gr1_int.rfwft                                                      |    <0.001 |
|                 gras.rsts                                                              |    <0.001 |
|                 rpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                 gwas.gpf.wrpf                                                          |    <0.001 |
|                 gwas.wsts                                                              |    <0.001 |
|                 wpntr                                                                  |    <0.001 |
|               gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                 gdm.dm_gen.dm                                                          |    <0.001 |
|                   RAM_reg_0_15_0_5                                                     |    <0.001 |
|                   RAM_reg_0_15_12_17                                                   |    <0.001 |
|                   RAM_reg_0_15_18_23                                                   |    <0.001 |
|                   RAM_reg_0_15_24_29                                                   |    <0.001 |
|                   RAM_reg_0_15_30_33                                                   |    <0.001 |
|                   RAM_reg_0_15_6_11                                                    |    <0.001 |
|               rstblk                                                                   |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |     0.000 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                 ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |     0.000 |
|     Inst_ftdi245                                                                       |     0.008 |
|       GBUF[0].DRIVE_IO_BUS                                                             |    <0.001 |
|       GBUF[1].DRIVE_IO_BUS                                                             |    <0.001 |
|       GBUF[2].DRIVE_IO_BUS                                                             |    <0.001 |
|       GBUF[3].DRIVE_IO_BUS                                                             |    <0.001 |
|       GBUF[4].DRIVE_IO_BUS                                                             |    <0.001 |
|       GBUF[5].DRIVE_IO_BUS                                                             |    <0.001 |
|       GBUF[6].DRIVE_IO_BUS                                                             |    <0.001 |
|       GBUF[7].DRIVE_IO_BUS                                                             |    <0.001 |
|       SEC_SYS                                                                          |     0.005 |
|         Inst_spi93lc56_16bit                                                           |     0.001 |
|         md5i                                                                           |     0.003 |
|     xpm_cdc_async_rst_inst                                                             |    <0.001 |
|   Inst_scidk_internal_i2c_manager                                                      |    <0.001 |
|     iic_master                                                                         |    <0.001 |
|   LEMO0_BUFF                                                                           |     0.000 |
|   LEMO2_BUFF                                                                           |     0.000 |
|   U1                                                                                   |    <0.001 |
|   U4                                                                                   |     0.001 |
|     GENCH[0].xpm_memory_sdpram_inst                                                    |    <0.001 |
|       xpm_memory_base_inst                                                             |    <0.001 |
|   mcg                                                                                  |     0.053 |
|     inst                                                                               |     0.053 |
+----------------------------------------------------------------------------------------+-----------+


