// Seed: 1760617285
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wand id_2;
  output wire id_1;
  assign id_2 = -1'd0;
  wire [-1 : 1] id_8;
  assign id_2 = id_5;
  parameter id_9 = 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd51
) (
    input  tri0 id_0,
    input  tri1 _id_1,
    output tri  id_2,
    input  wand id_3,
    input  tri  id_4
    , id_8,
    output tri0 id_5,
    input  tri  id_6
);
  logic [id_1 : 1] id_9;
  module_0 modCall_1 (
      id_9,
      id_8,
      id_8,
      id_9,
      id_8,
      id_8,
      id_9
  );
endmodule
