$date
2026-02-18T06:51+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module TGate2QubitVector16bit $end
 $var wire 16 6 io_out_QSV_3_0 $end
 $var wire 16 : io_out_QSV_3_1 $end
 $var wire 16 O io_in_QSV_3_0 $end
 $var wire 16 P io_in_QSV_3_1 $end
 $var wire 16 h io_in_QSV_2_1 $end
 $var wire 16 j io_in_QSV_2_0 $end
 $var wire 16 k io_out_QSV_1_1 $end
 $var wire 16 l io_out_QSV_1_0 $end
 $var wire 16 w io_in_QSV_1_0 $end
 $var wire 16 y io_in_QSV_1_1 $end
 $var wire 1 { gate_0 $end
 $var wire 16 | io_out_QSV_2_0 $end
 $var wire 1 } gate_1 $end
 $var wire 16 ~ io_out_QSV_2_1 $end
 $var wire 1 "* io_out_valid $end
 $var wire 16 "6 io_in_QSV_0_0 $end
 $var wire 16 "7 io_in_QSV_0_1 $end
 $var wire 1 "> reset $end
 $var wire 1 "D io_in_valid $end
 $var wire 16 "W io_out_QSV_0_0 $end
 $var wire 16 "Z io_out_QSV_0_1 $end
 $var wire 1 "q clock $end
  $scope module gate_1.gate.multiplier $end
  $upscope $end
  $scope module gate_0.gate.multiplier.Adder $end
  $upscope $end
  $scope module gate_1.gate.multiplier.Multiplier_1 $end
  $upscope $end
  $scope module gate_1.gate.multiplier.Multiplier_2 $end
  $upscope $end
  $scope module gate_1.gate.multiplier.Multiplier_0 $end
  $upscope $end
  $scope module gate_1.gate $end
  $upscope $end
  $scope module gate_1.gate.multiplier.Subber $end
  $upscope $end
  $scope module gate_0 $end
   $var wire 1 ) clock $end
   $var wire 1 @ io_out_valid $end
   $var wire 1 \ reset $end
   $var wire 1 s io_in_valid $end
   $var wire 16 "B io_in_QSV_1_1 $end
   $var wire 16 "C io_in_QSV_1_0 $end
   $var wire 1 "_ gate $end
   $var wire 16 "a io_in_QSV_0_1 $end
   $var wire 16 "b io_in_QSV_0_0 $end
   $var wire 16 "g io_out_QSV_1_1 $end
   $var wire 16 "r io_out_QSV_0_0 $end
   $var wire 16 "s io_out_QSV_0_1 $end
   $var wire 16 #- io_out_QSV_1_0 $end
    $scope module gate $end
     $var wire 1 * delayed $end
     $var wire 1 + io_out_valid $end
     $var wire 1 J io_in_valid $end
     $var wire 1 K multiplier $end
     $var wire 16 W regout_0 $end
     $var wire 16 X regout_1 $end
     $var wire 1 ^ clock $end
     $var wire 1 ") reset $end
     $var wire 16 "5 sqrtOneHalf $end
     $var wire 16 "8 io_in_QSV_1_1 $end
     $var wire 16 "9 io_in_QSV_1_0 $end
     $var wire 16 "V io_in_QSV_0_0 $end
     $var wire 16 "X io_in_QSV_0_1 $end
     $var wire 16 "e io_out_QSV_1_1 $end
     $var wire 16 "f io_out_QSV_1_0 $end
     $var wire 1 "p delayed_r $end
     $var wire 16 #& io_out_QSV_0_1 $end
     $var wire 16 #' io_out_QSV_0_0 $end
      $scope module multiplier $end
       $var wire 16 L io_in_b_0 $end
       $var wire 16 M io_in_b_1 $end
       $var wire 1 ] clock $end
       $var wire 16 c io_in_a_0 $end
       $var wire 16 d io_in_a_1 $end
       $var wire 16 m io_out_1 $end
       $var wire 16 n io_out_0 $end
       $var wire 1 "% reset $end
       $var wire 1 "+ Multiplier_3 $end
       $var wire 1 ", Multiplier_2 $end
       $var wire 1 ". Multiplier_1 $end
       $var wire 1 "/ Multiplier_0 $end
       $var wire 1 "; Subber $end
       $var wire 1 "~ Adder $end
        $scope module Multiplier_2 $end
         $var wire 1 & reset $end
         $var wire 16 "" io_out $end
         $var wire 30 "& wireout $end
         $var wire 30 "R wire1 $end
         $var wire 30 "T wire0 $end
         $var wire 16 "[ outreg $end
         $var wire 1 "n clock $end
         $var wire 16 #3 io_in_0 $end
         $var wire 16 #4 io_in_1 $end
        $upscope $end
        $scope module Multiplier_0 $end
         $var wire 30 ' wire0 $end
         $var wire 30 ( wire1 $end
         $var wire 30 "P wireout $end
         $var wire 16 "S io_in_0 $end
         $var wire 16 "Y io_out $end
         $var wire 16 "\ io_in_1 $end
         $var wire 1 #% clock $end
         $var wire 1 #) reset $end
         $var wire 16 #0 outreg $end
        $upscope $end
        $scope module Multiplier_3 $end
         $var wire 1 . clock $end
         $var wire 1 H reset $end
         $var wire 16 e io_in_0 $end
         $var wire 16 f io_in_1 $end
         $var wire 30 "' wire1 $end
         $var wire 30 "( wire0 $end
         $var wire 16 "w io_out $end
         $var wire 30 "| wireout $end
         $var wire 16 "} outreg $end
        $upscope $end
        $scope module Multiplier_1 $end
         $var wire 30 3 wireout $end
         $var wire 16 = io_in_1 $end
         $var wire 16 > io_in_0 $end
         $var wire 30 D wire0 $end
         $var wire 30 E wire1 $end
         $var wire 16 p outreg $end
         $var wire 16 "x io_out $end
         $var wire 1 #+ clock $end
         $var wire 1 #, reset $end
        $upscope $end
        $scope module Subber $end
         $var wire 16 9 reg $end
         $var wire 1 "E clock $end
         $var wire 16 "N io_out $end
         $var wire 1 "O reset $end
         $var wire 16 ## io_in_0 $end
         $var wire 16 #$ io_in_1 $end
        $upscope $end
        $scope module Adder $end
         $var wire 16 t io_out $end
         $var wire 16 "- io_in_0 $end
         $var wire 16 "0 io_in_1 $end
         $var wire 1 "@ reset $end
         $var wire 16 "A reg $end
         $var wire 1 "H clock $end
        $upscope $end
      $upscope $end
    $upscope $end
  $upscope $end
  $scope module gate_0.gate.multiplier.Multiplier_3 $end
  $upscope $end
  $scope module gate_1 $end
   $var wire 16 0 io_in_QSV_0_0 $end
   $var wire 16 1 io_in_QSV_0_1 $end
   $var wire 1 4 gate $end
   $var wire 1 A io_out_valid $end
   $var wire 16 N io_in_QSV_1_1 $end
   $var wire 16 R io_in_QSV_1_0 $end
   $var wire 1 o clock $end
   $var wire 1 "1 reset $end
   $var wire 16 "= io_out_QSV_0_0 $end
   $var wire 16 "? io_out_QSV_0_1 $end
   $var wire 16 "] io_out_QSV_1_0 $end
   $var wire 16 "^ io_out_QSV_1_1 $end
   $var wire 1 "c io_in_valid $end
    $scope module gate $end
     $var wire 1 # io_out_valid $end
     $var wire 1 , delayed_r $end
     $var wire 1 C clock $end
     $var wire 16 Q sqrtOneHalf $end
     $var wire 16 S io_in_QSV_0_0 $end
     $var wire 16 U io_in_QSV_0_1 $end
     $var wire 1 "G io_in_valid $end
     $var wire 16 "L regout_0 $end
     $var wire 16 "M regout_1 $end
     $var wire 16 "d io_out_QSV_1_1 $end
     $var wire 16 "v io_in_QSV_1_1 $end
     $var wire 16 "y io_in_QSV_1_0 $end
     $var wire 1 "z reset $end
     $var wire 16 "{ io_out_QSV_1_0 $end
     $var wire 1 #( delayed $end
     $var wire 1 #* multiplier $end
     $var wire 16 #1 io_out_QSV_0_0 $end
     $var wire 16 #2 io_out_QSV_0_1 $end
      $scope module multiplier $end
       $var wire 1 ! reset $end
       $var wire 16 $ io_in_a_1 $end
       $var wire 16 % io_in_a_0 $end
       $var wire 1 - Multiplier_1 $end
       $var wire 1 / Multiplier_2 $end
       $var wire 1 2 Multiplier_0 $end
       $var wire 1 ? Multiplier_3 $end
       $var wire 16 B io_in_b_1 $end
       $var wire 16 F io_in_b_0 $end
       $var wire 1 G Adder $end
       $var wire 1 i Subber $end
       $var wire 1 "j clock $end
       $var wire 16 "t io_out_0 $end
       $var wire 16 "u io_out_1 $end
        $scope module Multiplier_3 $end
         $var wire 1 " clock $end
         $var wire 16 q io_in_0 $end
         $var wire 16 r io_in_1 $end
         $var wire 1 "# reset $end
         $var wire 16 "$ io_out $end
         $var wire 30 "2 wire0 $end
         $var wire 30 "3 wireout $end
         $var wire 30 "4 wire1 $end
         $var wire 16 "Q outreg $end
        $upscope $end
        $scope module Multiplier_2 $end
         $var wire 1 5 reset $end
         $var wire 16 a outreg $end
         $var wire 1 g clock $end
         $var wire 30 "! wireout $end
         $var wire 16 ": io_out $end
         $var wire 30 #! wire0 $end
         $var wire 30 #" wire1 $end
         $var wire 16 #. io_in_0 $end
         $var wire 16 #/ io_in_1 $end
        $upscope $end
        $scope module Adder $end
         $var wire 16 7 reg $end
         $var wire 1 T reset $end
         $var wire 16 Y io_in_1 $end
         $var wire 16 Z io_in_0 $end
         $var wire 1 [ clock $end
         $var wire 16 x io_out $end
        $upscope $end
        $scope module Multiplier_0 $end
         $var wire 30 8 wire1 $end
         $var wire 30 ; wire0 $end
         $var wire 16 _ io_in_1 $end
         $var wire 16 ` io_in_0 $end
         $var wire 16 b outreg $end
         $var wire 16 "< io_out $end
         $var wire 30 "K wireout $end
         $var wire 1 "U clock $end
         $var wire 1 "` reset $end
        $upscope $end
        $scope module Subber $end
         $var wire 16 < io_out $end
         $var wire 16 u reg $end
         $var wire 1 v clock $end
         $var wire 1 z reset $end
         $var wire 16 "l io_in_0 $end
         $var wire 16 "m io_in_1 $end
        $upscope $end
        $scope module Multiplier_1 $end
         $var wire 1 I reset $end
         $var wire 16 V io_out $end
         $var wire 1 "F clock $end
         $var wire 16 "I io_in_1 $end
         $var wire 16 "J io_in_0 $end
         $var wire 30 "h wire1 $end
         $var wire 30 "i wire0 $end
         $var wire 16 "k outreg $end
         $var wire 30 "o wireout $end
        $upscope $end
      $upscope $end
    $upscope $end
  $upscope $end
  $scope module gate_0.gate.multiplier.Multiplier_2 $end
  $upscope $end
  $scope module gate_1.gate.multiplier.Adder $end
  $upscope $end
  $scope module gate_0.gate.multiplier.Multiplier_1 $end
  $upscope $end
  $scope module gate_0.gate.multiplier.Multiplier_0 $end
  $upscope $end
  $scope module gate_0.gate.multiplier.Subber $end
  $upscope $end
  $scope module gate_1.gate.multiplier.Multiplier_3 $end
  $upscope $end
  $scope module gate_0.gate.multiplier $end
  $upscope $end
  $scope module gate_0.gate $end
  $upscope $end
$upscope $end
$enddefinitions $end
$dumpvars
02
b0000000000000000 %
04
b0000000000000000 $
05
0?
b0000000000000000 1
0@
b0000000000000000 0
0A
0C
0G
b0000000000000000 9
0H
0I
b0000000000000000 7
0J
b0000000000000000 6
0K
b0000000000000000 =
b0000000000000000 <
b0000000000000000 :
0T
0[
0\
0]
0^
b0000000000000000 ""
0g
0i
0o
b0000000000000000 "5
b0000000000000000 "6
0s
b0000000000000000 "7
b0000000000000000 "8
b0000000000000000 "9
0v
b0000000000000000 ":
b0000000000000000 "<
b0000000000000000 "=
0z
0{
b0000000000000000 "?
0}
b0000000000000000 "A
b0000000000000000 "B
b0000000000000000 ##
b0000000000000000 "C
b0000000000000000 #$
b0000000000000000 "$
b0000000000000000 "-
b0000000000000000 "0
b0000000000000000 "V
b0000000000000000 "W
b0000000000000000 "X
b0000000000000000 "Y
b0000000000000000 "Z
b0000000000000000 "[
b0000000000000000 "\
b0000000000000000 "]
b0000000000000000 "^
b0000000000000000 "a
b0000000000000000 "b
0"#
b0000000000000000 #&
b0000000000000000 #'
0"%
b0000000000000000 "I
b0000000000000000 "J
0")
0"*
b0000000000000000 "L
b0000000000000000 #-
0"+
b0000000000000000 "M
b0000000000000000 #.
0",
b0000000000000000 "N
b0000000000000000 #/
b0000000000000000 #0
0".
b0000000000000000 #1
0"/
b0000000000000000 "Q
b0000000000000000 #2
b0000000000000000 #3
0"1
b0000000000000000 "S
b0000000000000000 #4
0";
0">
0"@
0"D
0#%
0"E
0"F
0"G
0#(
0"H
0#)
0#*
0#+
0#,
0"O
0"U
0"_
0"`
0"c
0"j
0"n
0"p
0"q
0"z
0"~
b000000000000000000000000000000 "!
b000000000000000000000000000000 "P
b000000000000000000000000000000 "R
b000000000000000000000000000000 (
b000000000000000000000000000000 '
b000000000000000000000000000000 "K
b000000000000000000000000000000 3
b000000000000000000000000000000 "T
b000000000000000000000000000000 8
b000000000000000000000000000000 ;
b000000000000000000000000000000 "2
b000000000000000000000000000000 "3
b000000000000000000000000000000 "&
b000000000000000000000000000000 "'
b000000000000000000000000000000 "(
b000000000000000000000000000000 #!
b000000000000000000000000000000 #"
b000000000000000000000000000000 "4
b0000000000000000 "t
b0000000000000000 "u
b0000000000000000 "v
b0000000000000000 "w
b0000000000000000 "x
b0000000000000000 "y
b0000000000000000 "{
b0000000000000000 "}
b0000000000000000 "d
b0000000000000000 "e
b0000000000000000 "f
b0000000000000000 "g
b0000000000000000 "k
b0000000000000000 "l
b0000000000000000 "m
b0000000000000000 "r
b0000000000000000 "s
b0000000000000000 ~
b000000000000000000000000000000 "o
b000000000000000000000000000000 D
b000000000000000000000000000000 E
b000000000000000000000000000000 "h
b000000000000000000000000000000 "i
b000000000000000000000000000000 "|
b0000000000000000 a
b0000000000000000 `
b0000000000000000 _
b0000000000000000 e
b0000000000000000 d
b0000000000000000 c
b0000000000000000 b
b0000000000000000 h
b0000000000000000 f
b0000000000000000 m
b0000000000000000 l
b0000000000000000 k
b0000000000000000 j
b0000000000000000 q
b0000000000000000 p
b0000000000000000 n
b0000000000000000 u
b0000000000000000 t
b0000000000000000 r
b0000000000000000 y
b0000000000000000 x
b0000000000000000 w
b0000000000000000 |
b0000000000000000 >
b0000000000000000 B
b0000000000000000 F
b0000000000000000 M
b0000000000000000 L
b0000000000000000 Q
b0000000000000000 P
0!
b0000000000000000 O
0"
b0000000000000000 N
0#
b0000000000000000 U
b0000000000000000 S
0&
b0000000000000000 R
b0000000000000000 Y
b0000000000000000 X
0)
b0000000000000000 W
0*
b0000000000000000 V
0+
0,
0-
0.
b0000000000000000 Z
0/
$end
#0
1"#
b0010110101000001 B
1"%
b000000000000000010110101000001 E
b000000000000000010110101000001 "'
b0010110101000001 F
b000000000000000010110101000001 "h
1")
1H
1I
b0010110101000001 L
b0010110101000001 M
1"1
b0010110101000001 Q
b000000000000000010110101000001 "4
b0010110101000001 "5
1T
1"z
1\
1">
1"@
b0010110101000001 _
b000000000000000010110101000001 #"
1!
1&
b0010110101000001 f
1#)
b0010110101000001 "I
b000000000000000010110101000001 (
1#,
b0010110101000001 #/
1"O
b000000000000000010110101000001 "R
b0010110101000001 #4
b0010110101000001 r
15
b000000000000000010110101000001 8
1z
b0010110101000001 "\
b0010110101000001 =
1"`
#1
1"
1#%
1C
1"E
1"F
1"H
1g
1#+
1"j
1)
1"n
1.
1o
1"q
1"U
1v
1[
1]
1^
#6
0"#
0C
0"%
0")
0H
0"j
0I
0"n
0"1
0"q
0T
0"z
0[
0\
0">
0]
0^
0"@
0!
0"
0#%
0"E
0"F
0&
0#)
0"H
0g
0#+
0)
0#,
0"O
0.
0o
0"U
05
0v
0z
0"`
#11
1"
1#%
1C
1"E
1"F
1"H
1g
1#+
1"j
1)
1"n
1.
1o
1"q
1"U
1v
1[
1]
1^
#16
b0010110101000001 "b
1"c
0C
b000111111111111110101010000001 "&
0"j
1J
0"n
0"q
b0010110101000001 "6
b0010110101000001 "9
0[
0]
0^
b0010110101000001 "C
0"
1"D
0#%
b0010110101000001 c
0"E
0"F
1"G
0"H
b000000000000000010110101000001 '
0g
0#+
0)
0.
b000111111111111110101010000001 "P
0o
b0010110101000001 #3
b0010110101000001 "S
b000000000000000010110101000001 "T
1s
0"U
b0010110101000001 "V
0v
b0010110101000001 w
#21
b0001111111111111 ""
1C
1"j
b0001111111111111 "-
1"n
1"p
1"q
b0010110101000001 "r
b0010110101000001 W
1[
1]
1^
b0001111111111111 ##
1"
1#%
1"E
1"F
b0010110101000001 #'
1"H
1g
1#+
1)
1,
b0001111111111111 #0
1.
1o
1"U
b0010110101000001 "W
1v
b0001111111111111 "Y
b0001111111111111 "[
#26
0"
0#%
0C
0"E
0"F
0"H
0g
0#+
0"j
0)
0"n
0.
0o
0"q
0"U
0v
0[
0]
0^
#31
1@
1A
1C
b0001111111111111 "e
b0001111111111111 "f
b0001111111111111 "g
1"*
1"j
1"n
1"q
1[
1]
1^
b0001111111111111 "A
1"
1#%
1#
1"E
1"F
1#(
1"H
1g
1#+
1)
1*
b0001111111111111 #-
1+
b0001111111111111 k
b0001111111111111 l
b0001111111111111 "N
b0001111111111111 m
1.
b0001111111111111 n
1o
1"U
b0001111111111111 t
1v
b0001111111111111 9
#36
0"
0#%
0C
0"E
0"F
0"H
0g
0#+
0"j
0)
0"n
0.
0o
0"q
0"U
0v
0[
0]
0^
#41
1"
1#%
1C
1"E
1"F
1"H
1g
1#+
1"j
1)
1"n
1.
1o
1"q
1"U
1v
1[
1]
1^
#46
0"
0#%
0C
0"E
0"F
0"H
0g
0#+
0"j
0)
0"n
0.
0o
0"q
0"U
0v
0[
0]
0^
#51
1"
1#%
1C
1"E
1"F
1"H
1g
1#+
1"j
1)
1"n
1.
1o
1"q
1"U
1v
1[
1]
1^
#56
0"q
