#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Wed Apr  3 14:03:32 2024
# Process ID: 24673
# Current directory: /home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/impl_1/vivado.jou
# Running On: GRAMS-NSOC, OS: Linux, CPU Frequency: 3792.288 MHz, CPU Physical cores: 4, Host memory: 16712 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1285.289 ; gain = 8.023 ; free physical = 2899 ; free virtual = 9223
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/mohr0901/Documents/PMC/B_RNI_HLS/output/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_RNI_1_0/design_1_RNI_1_0.dcp' for cell 'design_1_i/RNI_1'
INFO: [Project 1-454] Reading design checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 1720.977 ; gain = 0.000 ; free physical = 2489 ; free virtual = 8813
INFO: [Netlist 29-17] Analyzing 98 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.gen/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_us/inst'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2064.492 ; gain = 0.000 ; free physical = 2370 ; free virtual = 8694
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 3 instances

21 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2064.492 ; gain = 724.641 ; free physical = 2370 ; free virtual = 8694
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2064.492 ; gain = 0.000 ; free physical = 2359 ; free virtual = 8685

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18be69c18

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2483.020 ; gain = 418.527 ; free physical = 1944 ; free virtual = 8269

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 3 inverters resulting in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 6 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 191ff1df0

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2766.910 ; gain = 0.000 ; free physical = 1658 ; free virtual = 7982
INFO: [Opt 31-389] Phase Retarget created 69 cells and removed 162 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 6 inverter(s) to 19 load pin(s).
Phase 2 Constant propagation | Checksum: 12d87bd15

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2766.910 ; gain = 0.000 ; free physical = 1657 ; free virtual = 7981
INFO: [Opt 31-389] Phase Constant propagation created 207 cells and removed 687 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e6c10ef4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2766.910 ; gain = 0.000 ; free physical = 1657 ; free virtual = 7981
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 275 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e6c10ef4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2798.926 ; gain = 32.016 ; free physical = 1657 ; free virtual = 7981
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 14b1786ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2798.926 ; gain = 32.016 ; free physical = 1658 ; free virtual = 7982
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 165aa14ca

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2798.926 ; gain = 32.016 ; free physical = 1658 ; free virtual = 7982
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              69  |             162  |                                             27  |
|  Constant propagation         |             207  |             687  |                                             27  |
|  Sweep                        |               0  |             275  |                                             97  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2798.926 ; gain = 0.000 ; free physical = 1658 ; free virtual = 7982
Ending Logic Optimization Task | Checksum: 1cf4210ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2798.926 ; gain = 32.016 ; free physical = 1658 ; free virtual = 7982

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1d36cec35

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1552 ; free virtual = 7877
Ending Power Optimization Task | Checksum: 1d36cec35

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3047.809 ; gain = 248.883 ; free physical = 1552 ; free virtual = 7877

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1d36cec35

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1552 ; free virtual = 7877

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1552 ; free virtual = 7877
Ending Netlist Obfuscation Task | Checksum: 14b493b9f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1552 ; free virtual = 7877
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3047.809 ; gain = 983.316 ; free physical = 1552 ; free virtual = 7877
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1519 ; free virtual = 7845
INFO: [Common 17-1381] The checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1494 ; free virtual = 7823
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: da65002b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1494 ; free virtual = 7823
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1494 ; free virtual = 7823

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11d7a9381

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1495 ; free virtual = 7824

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1736e89bd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1497 ; free virtual = 7826

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1736e89bd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1497 ; free virtual = 7825
Phase 1 Placer Initialization | Checksum: 1736e89bd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1497 ; free virtual = 7825

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 169d97688

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1491 ; free virtual = 7820

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 11ad75566

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1492 ; free virtual = 7820

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 11ad75566

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1492 ; free virtual = 7820

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 144852427

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1502 ; free virtual = 7831

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 294 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 105 nets or LUTs. Breaked 0 LUT, combined 105 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1501 ; free virtual = 7830

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            105  |                   105  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            105  |                   105  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 109479fb8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1501 ; free virtual = 7829
Phase 2.4 Global Placement Core | Checksum: 14443773d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1501 ; free virtual = 7829
Phase 2 Global Placement | Checksum: 14443773d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1501 ; free virtual = 7829

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: a9e62d80

Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1501 ; free virtual = 7829

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ac12be23

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1501 ; free virtual = 7828

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18b14a64f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1501 ; free virtual = 7828

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1481c78bf

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1501 ; free virtual = 7828

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 13b3ba3d2

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1502 ; free virtual = 7829

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: d1667b50

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1490 ; free virtual = 7817

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: c8db5449

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1490 ; free virtual = 7817
Phase 3 Detail Placement | Checksum: c8db5449

Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1490 ; free virtual = 7817

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d1f924fd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=11.542 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 10067a500

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1489 ; free virtual = 7816
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 10067a500

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1489 ; free virtual = 7816
Phase 4.1.1.1 BUFG Insertion | Checksum: d1f924fd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1489 ; free virtual = 7816

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=11.542. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1397d7e87

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1490 ; free virtual = 7817

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1490 ; free virtual = 7817
Phase 4.1 Post Commit Optimization | Checksum: 1397d7e87

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1490 ; free virtual = 7817

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1397d7e87

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1490 ; free virtual = 7817

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1397d7e87

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1490 ; free virtual = 7817
Phase 4.3 Placer Reporting | Checksum: 1397d7e87

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1490 ; free virtual = 7817

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1490 ; free virtual = 7817

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1490 ; free virtual = 7817
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17da41036

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1490 ; free virtual = 7817
Ending Placer Task | Checksum: d3a9fb3b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1490 ; free virtual = 7817
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:10 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1490 ; free virtual = 7817
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1531 ; free virtual = 7859
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1555 ; free virtual = 7883
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1554 ; free virtual = 7891
INFO: [Common 17-1381] The checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.87 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1548 ; free virtual = 7881
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1535 ; free virtual = 7877
INFO: [Common 17-1381] The checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1086ff12 ConstDB: 0 ShapeSum: c322fc29 RouteDB: 0
Post Restoration Checksum: NetGraph: f4ffeda4 | NumContArr: baa0547e | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 1c8aa97cf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1439 ; free virtual = 7773

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c8aa97cf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1439 ; free virtual = 7773

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c8aa97cf

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1439 ; free virtual = 7773
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 19b14896f

Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1414 ; free virtual = 7748
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.714 | TNS=0.000  | WHS=-0.289 | THS=-94.179|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5082
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5082
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1ccdbf43f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1414 ; free virtual = 7748

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1ccdbf43f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:24 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1414 ; free virtual = 7748
Phase 3 Initial Routing | Checksum: 111bfbdb4

Time (s): cpu = 00:00:37 ; elapsed = 00:00:24 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1413 ; free virtual = 7747

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 273
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.469 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 14efa2a6a

Time (s): cpu = 00:00:39 ; elapsed = 00:00:25 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1413 ; free virtual = 7747

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.469 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 293277c4f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1413 ; free virtual = 7747

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.469 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1492dc4f8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1413 ; free virtual = 7747
Phase 4 Rip-up And Reroute | Checksum: 1492dc4f8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1413 ; free virtual = 7747

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1492dc4f8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1413 ; free virtual = 7747

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1492dc4f8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1413 ; free virtual = 7747
Phase 5 Delay and Skew Optimization | Checksum: 1492dc4f8

Time (s): cpu = 00:00:40 ; elapsed = 00:00:26 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1413 ; free virtual = 7747

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 15f2541cc

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1412 ; free virtual = 7746
INFO: [Route 35-416] Intermediate Timing Summary | WNS=11.584 | TNS=0.000  | WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a60a9b2f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1412 ; free virtual = 7746
Phase 6 Post Hold Fix | Checksum: 1a60a9b2f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1412 ; free virtual = 7746

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.690587 %
  Global Horizontal Routing Utilization  = 0.837982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13aaab172

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1412 ; free virtual = 7746

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13aaab172

Time (s): cpu = 00:00:42 ; elapsed = 00:00:26 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1412 ; free virtual = 7746

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 117e66bc7

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1413 ; free virtual = 7746

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=11.584 | TNS=0.000  | WHS=0.029  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 117e66bc7

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1412 ; free virtual = 7746
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 13be3bd7d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1412 ; free virtual = 7746

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1412 ; free virtual = 7746

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:28 . Memory (MB): peak = 3047.809 ; gain = 0.000 ; free physical = 1412 ; free virtual = 7746
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
118 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3152.367 ; gain = 0.000 ; free physical = 1245 ; free virtual = 7596
INFO: [Common 17-1381] The checkpoint '/home/mohr0901/Documents/PMC/C_RNI_VIVADO/RNI/RNI.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Apr  3 14:05:00 2024...
