/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [12:0] celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [39:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [10:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire [16:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = ~(in_data[90] | celloutsig_0_1z);
  assign celloutsig_1_13z = ~celloutsig_1_8z[11];
  assign celloutsig_1_1z = ~((in_data[189] | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_9z = ~((celloutsig_1_6z | celloutsig_1_0z) & celloutsig_1_8z[3]);
  assign celloutsig_0_2z = ~((celloutsig_0_0z[2] | celloutsig_0_1z) & in_data[69]);
  assign celloutsig_1_16z = ~((celloutsig_1_7z[15] | celloutsig_1_13z) & celloutsig_1_14z);
  assign celloutsig_1_4z = ! celloutsig_1_2z[3:1];
  assign celloutsig_1_11z = celloutsig_1_8z[16:1] || in_data[189:174];
  assign celloutsig_1_5z = { in_data[178:156], celloutsig_1_4z } < { in_data[138:118], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_4z, celloutsig_1_13z, celloutsig_1_0z } !== celloutsig_1_7z[4:2];
  assign celloutsig_1_0z = & in_data[165:158];
  assign celloutsig_1_6z = | { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z[4:1], celloutsig_1_0z };
  assign celloutsig_0_1z = | in_data[90:84];
  assign celloutsig_1_14z = | { in_data[149:144], celloutsig_1_5z };
  assign celloutsig_1_18z = ^ { in_data[191:188], celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_2z[4:1], 1'h0 };
  assign celloutsig_1_15z = { celloutsig_1_10z[4], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_2z[4:1], 1'h0, celloutsig_1_14z, celloutsig_1_5z } >> { celloutsig_1_1z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_7z = { in_data[179], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_3z } >> { in_data[184:182], celloutsig_1_3z, celloutsig_1_2z[4:1], 1'h0, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z[4:1], 1'h0, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z } >> { celloutsig_1_7z[16:7], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[58:46] >>> in_data[47:35];
  assign celloutsig_1_3z = { celloutsig_1_2z[4:1], 1'h0, celloutsig_1_1z } >>> { in_data[122:118], celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_3z[5:1], celloutsig_1_6z } ^ celloutsig_1_8z[9:4];
  always_latch
    if (clkin_data[0]) celloutsig_0_3z = 40'h0000000000;
    else if (celloutsig_1_18z) celloutsig_0_3z = { in_data[36:17], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_2z[4:1] = in_data[165:162] ^ in_data[187:184];
  assign { out_data[96], out_data[107:99], out_data[97] } = { celloutsig_1_16z, celloutsig_1_15z[6:3], celloutsig_1_10z[5:1], celloutsig_1_9z } ^ { celloutsig_1_5z, celloutsig_1_14z, celloutsig_1_17z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_18z, celloutsig_1_2z[4:1], celloutsig_1_11z };
  assign celloutsig_1_2z[0] = 1'h0;
  assign { out_data[128], out_data[98], out_data[63:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_10z[0], celloutsig_0_3z[36:5], celloutsig_0_4z };
endmodule
