Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'zero' [D:/risc_hw/risc_hw.srcs/sources_1/new/core_top.sv:143]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'C_i' [D:/risc_hw/risc_hw.srcs/sources_1/new/alu.sv:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux_pcnext
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.instr_mem
Compiling module xil_defaultlib.plus_four
Compiling module xil_defaultlib.Register_File
Compiling module xil_defaultlib.main_decoder
Compiling module xil_defaultlib.ALU_decoder
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.immediate_extend
Compiling module xil_defaultlib.mux_Bin
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.Arithmetic_Unit_default
Compiling module xil_defaultlib.Logic_Unit
Compiling module xil_defaultlib.Shifter_Unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.plus_imm_extend
Compiling module xil_defaultlib.data_mem_default
Compiling module xil_defaultlib.mux_result
Compiling module xil_defaultlib.mux_jalr
Compiling module xil_defaultlib.core_model
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
