module Ex1(out, in, rst_n);

	output [0:6] out;
	input [0:3] in;
	input rst_n;

	assign out = (rst_n) ? 7'b1111111
			: (in == 16'h0) ? 7'b1000000
			: (in == 16'h1) ? 7'b1111001
			: (in == 16'h2) ? 7'b0100100
			: (in == 16'h3) ? 7'b0110000
			: (in == 16'h4) ? 7'b0011001
			: (in == 16'h5) ? 7'b0010010
			: (in == 16'h6) ? 7'b0000010
			: (in == 16'h7) ? 7'b1111000
			: (in == 16'h8) ? 7'b1000000
			: (in == 16'h9) ? 7'b0010000
			: (in == 16'hA) ? 7'b0001000
			: (in == 16'hB) ? 7'b0000011
			: (in == 16'hC) ? 7'b1000110
			: (in == 16'hD) ? 7'b0100001
			: (in == 16'hE) ? 7'b0000110
			: (in == 16'hF) ? 7'b0001110
  