Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 22dc135838984483bddf15737c010388 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot controller_tb_behav xil_defaultlib.controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 6 for port 'opcode' [C:/Users/choprak/ECE212_Chopra_Hill/Lab09/Lab09/Lab09.srcs/sim_1/new/controller_tb.sv:34]
ERROR: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/Users/choprak/ECE212_Chopra_Hill/Lab09/Lab09/Lab09.srcs/sim_1/new/controller_tb.sv:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
