INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab8_mod/project_8_4/project_8_4.srcs/sources_1/new/Lab8_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_in_serial_out_load_enable_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab8_mod/project_8_4/project_8_4.srcs/sim_1/new/Lab8_4_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab7_4_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gte0002/lab8_mod/project_8_4/project_8_4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
