// Seed: 1628774329
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  assign module_1.id_28 = 0;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = 1;
endmodule
module module_1 #(
    parameter id_29 = 32'd77,
    parameter id_7  = 32'd0
) (
    input supply1 id_0,
    inout wire id_1,
    input uwire id_2,
    input tri0 id_3,
    output tri1 id_4,
    input wire id_5,
    input tri1 id_6,
    input tri1 _id_7,
    input wor id_8,
    input wor id_9,
    input uwire id_10,
    input tri1 id_11,
    output supply1 id_12,
    output logic id_13,
    output wire id_14,
    output wor id_15,
    input supply1 id_16,
    input wor id_17,
    input wor id_18,
    input tri0 id_19,
    output tri1 id_20,
    input tri id_21,
    input wor id_22,
    input tri1 id_23,
    output tri0 id_24,
    output uwire id_25,
    output tri1 id_26,
    input wand id_27,
    input supply1 id_28,
    input tri1 _id_29,
    input uwire id_30,
    input supply1 id_31,
    output wand id_32
);
  logic [1  <  id_29 : id_7] id_34;
  module_0 modCall_1 (
      id_34,
      id_34,
      id_34,
      id_34,
      id_34,
      id_34
  );
  always @(-1) begin : LABEL_0
    id_13 <= 1;
  end
endmodule
