

================================================================
== Synthesis Summary Report of 'main'
================================================================
+ General Information: 
    * Date:           Fri Sep 16 17:55:59 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        detector_solid
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+-------+---------+--------+----------+---------+------+----------+------+----+---+----+-----+
    | Modules| Issue|       | Latency | Latency| Iteration|         | Trip |          |      |    |   |    |     |
    | & Loops| Type | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP| FF| LUT| URAM|
    +--------+------+-------+---------+--------+----------+---------+------+----------+------+----+---+----+-----+
    |+ main  |     -|  14.60|        0|   0.000|         -|        1|     -|        no|     -|   -|  -|   -|    -|
    +--------+------+-------+---------+--------+----------+---------+------+----------+------+----+---+----+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+-----------+----------+
| Interface | Bitwidth |
+-----------+----------+
| ap_return | 32       |
+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| return   | out       | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| return   | ap_return    | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

