Verilator Tree Dump (format 0x3900) from <e966> to <e983>
     NETLIST 0xaaaaab65bf80 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0xaaaaab679610 <e363> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0xaaaaab679910 <e367> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab679cb0 <e372> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67cd30 <e378> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0xaaaaab67d0d0 <e384> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: TOPSCOPE 0xaaaaab67a120 <e598> {c1ai}
    1:2:2: SCOPE 0xaaaaab67a020 <e669> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab679610]
    1:2:2:1: VARSCOPE 0xaaaaab67a1e0 <e600> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->clock -> VAR 0xaaaaab679910 <e367> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab67a2c0 <e603> {c3al} @dt=0xaaaaab6750a0@(G/w1)  TOP->reset -> VAR 0xaaaaab679cb0 <e372> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab67a3a0 <e606> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  TOP->D -> VAR 0xaaaaab67cd30 <e378> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab67a480 <e609> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  TOP->Q -> VAR 0xaaaaab67d0d0 <e384> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0xaaaaab68e790 <e819> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  TOP->__Vdly__Q -> VAR 0xaaaaab68f8c0 <e816> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  __Vdly__Q BLOCKTEMP
    1:2:2:1: VARSCOPE 0xaaaaab6916a0 <e924> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->__Vclklast__TOP__clock -> VAR 0xaaaaab67f800 <e921> {c2al} @dt=0xaaaaab6750a0@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:2:2: CFUNC 0xaaaaab68bfa0 <e691> {c1ai}  traceInitTop [SLOW]
    1:2:2:2:3: CCALL 0xaaaaab66f670 <e694> {c1ai} traceInitSub0 => CFUNC 0xaaaaab68c130 <e693> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2: CFUNC 0xaaaaab68c130 <e693> {c1ai}  traceInitSub0 [SLOW]
    1:2:2:2:3: TRACEDECL 0xaaaaab68c500 <e698> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock
    1:2:2:2:3:1: VARREF 0xaaaaab68c3e0 <e696> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab67a1e0 <e600> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->clock -> VAR 0xaaaaab679910 <e367> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab68c850 <e705> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset
    1:2:2:2:3:1: VARREF 0xaaaaab68c730 <e702> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab67a2c0 <e603> {c3al} @dt=0xaaaaab6750a0@(G/w1)  TOP->reset -> VAR 0xaaaaab679cb0 <e372> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab68cba0 <e712> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  D
    1:2:2:2:3:1: VARREF 0xaaaaab68ca80 <e709> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  D [RV] <- VARSCOPE 0xaaaaab67a3a0 <e606> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  TOP->D -> VAR 0xaaaaab67cd30 <e378> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab68cef0 <e719> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  Q
    1:2:2:2:3:1: VARREF 0xaaaaab68cdd0 <e716> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  Q [RV] <- VARSCOPE 0xaaaaab67a480 <e609> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  TOP->Q -> VAR 0xaaaaab67d0d0 <e384> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab68d240 <e726> {c2al} @dt=0xaaaaab6750a0@(G/w1)  CyclicRightShiftRegister_PosEdge_8Bit clock
    1:2:2:2:3:1: VARREF 0xaaaaab68fda0 <e751> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab67a1e0 <e600> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->clock -> VAR 0xaaaaab679910 <e367> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab68d590 <e733> {c3al} @dt=0xaaaaab6750a0@(G/w1)  CyclicRightShiftRegister_PosEdge_8Bit reset
    1:2:2:2:3:1: VARREF 0xaaaaab68fec0 <e756> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab67a2c0 <e603> {c3al} @dt=0xaaaaab6750a0@(G/w1)  TOP->reset -> VAR 0xaaaaab679cb0 <e372> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab68d920 <e740> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  CyclicRightShiftRegister_PosEdge_8Bit D
    1:2:2:2:3:1: VARREF 0xaaaaab6900b0 <e761> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  D [RV] <- VARSCOPE 0xaaaaab67a3a0 <e606> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  TOP->D -> VAR 0xaaaaab67cd30 <e378> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0xaaaaab68dcf0 <e747> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  CyclicRightShiftRegister_PosEdge_8Bit Q
    1:2:2:2:3:1: VARREF 0xaaaaab6901d0 <e766> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  Q [RV] <- VARSCOPE 0xaaaaab67a480 <e609> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  TOP->Q -> VAR 0xaaaaab67d0d0 <e384> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0xaaaaab689840 <e870> {c7af}  _sequent__TOP__1
    1:2:2:2:3: ASSIGNPRE 0xaaaaab68fc40 <e877> {c10an} @dt=0xaaaaab66ca40@(G/w8)
    1:2:2:2:3:1: VARREF 0xaaaaab68e990 <e825> {c10an} @dt=0xaaaaab66ca40@(G/w8)  Q [RV] <- VARSCOPE 0xaaaaab67a480 <e609> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  TOP->Q -> VAR 0xaaaaab67d0d0 <e384> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:2: VARREF 0xaaaaab683d60 <e975#> {c10an} @dt=0xaaaaab66ca40@(G/w8)  Q [LV] => VARSCOPE 0xaaaaab67a480 <e609> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  TOP->Q -> VAR 0xaaaaab67d0d0 <e384> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: ASSIGNDLY 0xaaaaab67b940 <e880> {c10ap} @dt=0xaaaaab66ca40@(G/w8)
    1:2:2:2:3:1: COND 0xaaaaab67ba00 <e405> {c10as} @dt=0xaaaaab66ca40@(G/w8)
    1:2:2:2:3:1:1: VARREF 0xaaaaab67bac0 <e401> {c9an} @dt=0xaaaaab6750a0@(G/w1)  reset [RV] <- VARSCOPE 0xaaaaab67a2c0 <e603> {c3al} @dt=0xaaaaab6750a0@(G/w1)  TOP->reset -> VAR 0xaaaaab679cb0 <e372> {c3al} @dt=0xaaaaab6750a0@(G/w1)  reset [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:1:2: CONST 0xaaaaab67bbe0 <e402> {c10as} @dt=0xaaaaab66ca40@(G/w8)  8'h0
    1:2:2:2:3:1:3: CONCAT 0xaaaaab67bd20 <e403> {c12ax} @dt=0xaaaaab66ca40@(G/w8)
    1:2:2:2:3:1:3:1: SEL 0xaaaaab67bde0 <e343> {c12au} @dt=0xaaaaab6750a0@(G/w1) decl[7:0]]
    1:2:2:2:3:1:3:1:1: VARREF 0xaaaaab67beb0 <e248> {c12at} @dt=0xaaaaab66ca40@(G/w8)  D [RV] <- VARSCOPE 0xaaaaab67a3a0 <e606> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  TOP->D -> VAR 0xaaaaab67cd30 <e378> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:1:3:1:2: CONST 0xaaaaab67bfd0 <e271> {c12av} @dt=0xaaaaab6754f0@(G/sw3)  3'h0
    1:2:2:2:3:1:3:1:3: CONST 0xaaaaab67c110 <e342> {c12au} @dt=0xaaaaab678e30@(G/w32)  32'h1
    1:2:2:2:3:1:3:2: SEL 0xaaaaab67c250 <e291> {c12ba} @dt=0xaaaaab678410@(G/w7) decl[7:0]]
    1:2:2:2:3:1:3:2:1: VARREF 0xaaaaab67c320 <e283> {c12az} @dt=0xaaaaab66ca40@(G/w8)  D [RV] <- VARSCOPE 0xaaaaab67a3a0 <e606> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  TOP->D -> VAR 0xaaaaab67cd30 <e378> {c4ar} @dt=0xaaaaab66ca40@(G/w8)  D [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3:1:3:2:2: CONST 0xaaaaab67c440 <e310> {c12bd} @dt=0xaaaaab6754f0@(G/sw3)  3'h1
    1:2:2:2:3:1:3:2:3: CONST 0xaaaaab67c580 <e353> {c12bb} @dt=0xaaaaab678e30@(G/w32)  32'h7
    1:2:2:2:3:2: VARREF 0xaaaaab683e80 <e981#> {c10an} @dt=0xaaaaab66ca40@(G/w8)  Q [LV] => VARSCOPE 0xaaaaab67a480 <e609> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  TOP->Q -> VAR 0xaaaaab67d0d0 <e384> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  Q [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0xaaaaab683320 <e892> {c1ai}  _eval
    1:2:2:2:3: IF 0xaaaaab683930 <e952> {c7am}
    1:2:2:2:3:1: AND 0xaaaaab683870 <e953> {c7ao} @dt=0xaaaaab6750a0@(G/w1)
    1:2:2:2:3:1:1: VARREF 0xaaaaab689220 <e949> {c7ao} @dt=0xaaaaab6750a0@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab67a1e0 <e600> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->clock -> VAR 0xaaaaab679910 <e367> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3:1:2: NOT 0xaaaaab689460 <e950> {c7ao} @dt=0xaaaaab6750a0@(G/w1)
    1:2:2:2:3:1:2:1: VARREF 0xaaaaab689340 <e947> {c7ao} @dt=0xaaaaab6750a0@(G/w1)  __Vclklast__TOP__clock [RV] <- VARSCOPE 0xaaaaab6916a0 <e924> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->__Vclklast__TOP__clock -> VAR 0xaaaaab67f800 <e921> {c2al} @dt=0xaaaaab6750a0@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:2:2:3:2: CCALL 0xaaaaab691b70 <e914> {c7af} _sequent__TOP__1 => CFUNC 0xaaaaab689840 <e870> {c7af}  _sequent__TOP__1
    1:2:2:2:4: ASSIGN 0xaaaaab689160 <e940> {c2al} @dt=0xaaaaab6750a0@(G/w1)
    1:2:2:2:4:1: VARREF 0xaaaaab689040 <e938> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab67a1e0 <e600> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->clock -> VAR 0xaaaaab679910 <e367> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:4:2: VARREF 0xaaaaab688f20 <e939> {c2al} @dt=0xaaaaab6750a0@(G/w1)  __Vclklast__TOP__clock [LV] => VARSCOPE 0xaaaaab6916a0 <e924> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->__Vclklast__TOP__clock -> VAR 0xaaaaab67f800 <e921> {c2al} @dt=0xaaaaab6750a0@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:2:2: CFUNC 0xaaaaab691100 <e894> {c1ai}  _eval_initial [SLOW]
    1:2:2:2:3: ASSIGN 0xaaaaab691f10 <e932> {c2al} @dt=0xaaaaab6750a0@(G/w1)
    1:2:2:2:3:1: VARREF 0xaaaaab688ce0 <e930> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [RV] <- VARSCOPE 0xaaaaab67a1e0 <e600> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->clock -> VAR 0xaaaaab679910 <e367> {c2al} @dt=0xaaaaab6750a0@(G/w1)  clock [PI] INPUT [CLK] [P] [VSTATIC]  PORT
    1:2:2:2:3:2: VARREF 0xaaaaab688e00 <e931> {c2al} @dt=0xaaaaab6750a0@(G/w1)  __Vclklast__TOP__clock [LV] => VARSCOPE 0xaaaaab6916a0 <e924> {c2al} @dt=0xaaaaab6750a0@(G/w1)  TOP->__Vclklast__TOP__clock -> VAR 0xaaaaab67f800 <e921> {c2al} @dt=0xaaaaab6750a0@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    1:2:2:2: CFUNC 0xaaaaab691290 <e896> {c1ai}  _eval_settle [SLOW]
    1:2:2:2: CFUNC 0xaaaaab691420 <e898> {c1ai}  _final [SLOW]
    1:2: VAR 0xaaaaab68f8c0 <e816> {c5aw} @dt=0xaaaaab66ca40@(G/w8)  __Vdly__Q BLOCKTEMP
    1:2: VAR 0xaaaaab67f800 <e921> {c2al} @dt=0xaaaaab6750a0@(G/w1)  __Vclklast__TOP__clock MODULETEMP
    3: TYPETABLE 0xaaaaab65c620 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0xaaaaab6750a0 <e207> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0xaaaaab6754f0 <e263> {c12au} @dt=this@(G/sw3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0xaaaaab678410 <e288> {c12ba} @dt=this@(G/w7)  logic [GENERIC] kwd=logic range=[6:0]
		detailed  ->  BASICDTYPE 0xaaaaab66ca40 <e223> {c4al} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0xaaaaab678e30 <e337> {c12au} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0xaaaaab6750a0 <e207> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0xaaaaab66ca40 <e223> {c4al} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
    3:1: BASICDTYPE 0xaaaaab6754f0 <e263> {c12au} @dt=this@(G/sw3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0xaaaaab678410 <e288> {c12ba} @dt=this@(G/w7)  logic [GENERIC] kwd=logic range=[6:0]
    3:1: BASICDTYPE 0xaaaaab678e30 <e337> {c12au} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3: CONSTPOOL 0xaaaaab65c7d0 <e6> {a0aa}
    3:1: MODULE 0xaaaaab65c960 <e4> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0xaaaaab65caa0 <e670> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0xaaaaab65c960]
