library IEEE;
use IEEE.std_logic_1164.all;
use ieee.std_logic_signed.all;
use ieee.numeric_std.all;

entity TwosComplement is
	port (in1: in std_logic_vector (15 downto 0);         
			out1: out std_logic_vector (15 downto 0);
end TwosComplement;
		
architecture logic of TwosComplement is
	component myNOT16
	
	begin
		out1 <= signed()
end logic;