<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release PolarFire v2.2 (Version 12.200.30.10)</text>
<text>Date: Mon Sep 10 13:21:23 2018
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>MEMORY_0/DDR3_0/CCC_0/clkint_4/U0</cell>
 <cell>(1164, 162)</cell>
 <cell>MEMORY_0/DDR3_0/CCC_0/clkint_4/U0_Y</cell>
 <cell>9809</cell>
</row>
<row>
 <cell>2</cell>
 <cell>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0</cell>
 <cell>(1174, 163)</cell>
 <cell>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_Y</cell>
 <cell>7076</cell>
</row>
<row>
 <cell>3</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_RNIHTV3[0]/U0</cell>
 <cell>(1167, 162)</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_RNIHTV3[0]/U0_Y</cell>
 <cell>4887</cell>
</row>
<row>
 <cell>4</cell>
 <cell>MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/MSC_i_228/MSC_i_229/s1_RNIPSG9/U0</cell>
 <cell>(1170, 162)</cell>
 <cell>MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/MSC_i_228/MSC_i_229/s1_RNIPSG9/U0_Y</cell>
 <cell>3980</cell>
</row>
<row>
 <cell>5</cell>
 <cell>IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/ssel_rx_q2_RNIHUF9/U0</cell>
 <cell>(1166, 162)</cell>
 <cell>IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/ssel_rx_q2_RNIHUF9/U0_Y</cell>
 <cell>1773</cell>
</row>
<row>
 <cell>6</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/tck_clkint/U0</cell>
 <cell>(1169, 162)</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/tck_clkint/U0_Y</cell>
 <cell>292</cell>
</row>
<row>
 <cell>7</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.udrck_clkint/U0</cell>
 <cell>(1153, 162)</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.udrck_clkint/U0_Y</cell>
 <cell>17</cell>
</row>
<row>
 <cell>8</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/CLKINT_CMD/U0</cell>
 <cell>(1168, 162)</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/CLKINT_CMD/U0_Y</cell>
 <cell>3</cell>
</row>
<row>
 <cell>9</cell>
 <cell>CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160_INT/U0</cell>
 <cell>(1162, 162)</cell>
 <cell>CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160_INT/U0_Y</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_RNIHTV3[0]_CLK_GATING_AND2:Y</cell>
 <cell>(2052, 30)</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_RNIHTV3[0]/U0</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int[0]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/MSC_i_228/MSC_i_229/s1_RNIPSG9_CLK_GATING_AND2:Y</cell>
 <cell>(2061, 30)</cell>
 <cell>MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/MSC_i_228/MSC_i_229/s1_RNIPSG9/U0</cell>
 <cell>MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/MSC_i_228/MSC_i_229/MSC_net_4_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/ssel_rx_q2_RNIHUF9_CLK_GATING_AND2:Y</cell>
 <cell>(1324, 99)</cell>
 <cell>IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/ssel_rx_q2_RNIHUF9/U0</cell>
 <cell>IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/ssel_rx_q2_Z_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>4</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/tck_clkint_CLK_GATING_AND2:Y</cell>
 <cell>(472, 6)</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/tck_clkint/U0</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/un1_duttck_i_0_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>5</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.UJTAG_0:UDRCK</cell>
 <cell>(504, 2)</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.udrck_clkint/U0</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.udrck_clkint_NET</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>6</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/CLKINT_CMD_CLK_GATING_AND2:Y</cell>
 <cell>(2053, 21)</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/CLKINT_CMD/U0</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/DFN1_CMD_Q_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>7</cell>
 <cell>CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160:CLK</cell>
 <cell>(512, 2)</cell>
 <cell>CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160_INT/U0</cell>
 <cell>CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160_INT_NET</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>MEMORY_0/DDR3_0/CCC_0/pll_inst_0:OUT1</cell>
 <cell>(2461, 5)</cell>
 <cell>MEMORY_0/DDR3_0/CCC_0/clkint_4/U0</cell>
 <cell>MEMORY_0/DDR3_0/CCC_0/clkint_4_NET</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0:OUT0</cell>
 <cell>(0, 5)</cell>
 <cell>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0</cell>
 <cell>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0_NET</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC Input Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> CCC Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>MEMORY_0/DDR3_0/CCC_0/pll_inst_0_DELAY:REF_CLK_0_OUT</cell>
 <cell>(2468, 4)</cell>
 <cell>MEMORY_0/DDR3_0/CCC_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(2461, 5)</cell>
 <cell>MEMORY_0/DDR3_0/CCC_0/pll_inst_0/REF_CLK_0_OUT</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0_DELAY:REF_CLK_0_OUT</cell>
 <cell>(7, 4)</cell>
 <cell>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(0, 5)</cell>
 <cell>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/REF_CLK_0_OUT</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Local Clock Nets to RGB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Global Clock Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
 <cell> </cell>
 <cell> RGB Location </cell>
 <cell> Local Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>MEMORY_0/DDR3_0/CCC_0/clkint_4/U0</cell>
 <cell>(1164, 162)</cell>
 <cell>MEMORY_0/DDR3_0/CCC_0/clkint_4/U0_Y</cell>
 <cell>9809</cell>
 <cell>1</cell>
 <cell>(1740, 12)</cell>
 <cell>193</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1740, 39)</cell>
 <cell>80</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1740, 66)</cell>
 <cell>38</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1746, 12)</cell>
 <cell>1866</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1746, 39)</cell>
 <cell>2117</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1746, 66)</cell>
 <cell>2659</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1746, 93)</cell>
 <cell>1707</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1746, 120)</cell>
 <cell>926</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1746, 147)</cell>
 <cell>223</cell>
</row>
<row>
 <cell>2</cell>
 <cell>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0</cell>
 <cell>(1174, 163)</cell>
 <cell>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/clkint_0/U0_Y</cell>
 <cell>7076</cell>
 <cell>1</cell>
 <cell>(1744, 40)</cell>
 <cell>117</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1744, 67)</cell>
 <cell>567</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1744, 94)</cell>
 <cell>1123</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1744, 121)</cell>
 <cell>1495</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1744, 148)</cell>
 <cell>861</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1744, 178)</cell>
 <cell>614</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1744, 205)</cell>
 <cell>138</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1750, 13)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1750, 67)</cell>
 <cell>36</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(1750, 94)</cell>
 <cell>559</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(1750, 121)</cell>
 <cell>828</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(1750, 148)</cell>
 <cell>300</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(1750, 178)</cell>
 <cell>421</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14</cell>
 <cell>(1750, 205)</cell>
 <cell>16</cell>
</row>
<row>
 <cell>3</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_RNIHTV3[0]/U0</cell>
 <cell>(1167, 162)</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/reset_n_int_RNIHTV3[0]/U0_Y</cell>
 <cell>4887</cell>
 <cell>1</cell>
 <cell>(1744, 14)</cell>
 <cell>192</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1744, 41)</cell>
 <cell>64</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1744, 68)</cell>
 <cell>36</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1750, 14)</cell>
 <cell>1397</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1750, 41)</cell>
 <cell>948</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1750, 68)</cell>
 <cell>987</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1750, 95)</cell>
 <cell>502</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1750, 122)</cell>
 <cell>577</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1750, 149)</cell>
 <cell>184</cell>
</row>
<row>
 <cell>4</cell>
 <cell>MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/MSC_i_228/MSC_i_229/s1_RNIPSG9/U0</cell>
 <cell>(1170, 162)</cell>
 <cell>MEMORY_0/DDR3_0/MSC_i_0/MSC_i_1/MSC_i_226/MSC_i_227/MSC_i_228/MSC_i_229/s1_RNIPSG9/U0_Y</cell>
 <cell>3980</cell>
 <cell>1</cell>
 <cell>(1748, 12)</cell>
 <cell>167</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1748, 39)</cell>
 <cell>1089</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1748, 66)</cell>
 <cell>1412</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1748, 93)</cell>
 <cell>1061</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1748, 120)</cell>
 <cell>251</cell>
</row>
<row>
 <cell>5</cell>
 <cell>IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/ssel_rx_q2_RNIHUF9/U0</cell>
 <cell>(1166, 162)</cell>
 <cell>IO_0/CoreSPI_0_0/CoreSPI_0_0/USPI/UCC/ssel_rx_q2_RNIHUF9/U0_Y</cell>
 <cell>1773</cell>
 <cell>1</cell>
 <cell>(1741, 41)</cell>
 <cell>101</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1741, 68)</cell>
 <cell>333</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1741, 95)</cell>
 <cell>3</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1741, 122)</cell>
 <cell>6</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1747, 68)</cell>
 <cell>36</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1747, 95)</cell>
 <cell>449</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1747, 122)</cell>
 <cell>689</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1747, 149)</cell>
 <cell>156</cell>
</row>
<row>
 <cell>6</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/tck_clkint/U0</cell>
 <cell>(1169, 162)</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/tck_clkint/U0_Y</cell>
 <cell>292</cell>
 <cell>1</cell>
 <cell>(1743, 121)</cell>
 <cell>126</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1743, 148)</cell>
 <cell>166</cell>
</row>
<row>
 <cell>7</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.udrck_clkint/U0</cell>
 <cell>(1153, 162)</cell>
 <cell>PROCESSOR_0/JTAG_DEBUG_0/JTAG_DEBUG_0/genblk1.udrck_clkint/U0_Y</cell>
 <cell>17</cell>
 <cell> </cell>
 <cell>(579, 12)</cell>
 <cell>17</cell>
</row>
<row>
 <cell>8</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/CLKINT_CMD/U0</cell>
 <cell>(1168, 162)</cell>
 <cell>MEMORY_0/DDR3_0/DDRPHY_BLK_0/CLKINT_CMD/U0_Y</cell>
 <cell>3</cell>
 <cell> </cell>
 <cell>(1746, 13)</cell>
 <cell>3</cell>
</row>
<row>
 <cell>9</cell>
 <cell>CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160_INT/U0</cell>
 <cell>(1162, 162)</cell>
 <cell>CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160_INT/U0_Y</cell>
 <cell>1</cell>
 <cell> </cell>
 <cell>(578, 13)</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
</doc>
