// Seed: 2209459915
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    id_1
);
  input wire id_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 (
    input tri1 id_0
);
  assign id_2 = id_2[1];
endmodule : SymbolIdentifier
module module_3 (
    input uwire id_0,
    input tri0  id_1
);
  logic [7:0] id_3 = id_3;
  module_2 modCall_1 (id_0);
  wand id_4 = id_1;
  always $display((id_0 < 1));
  assign id_3 = id_3[-1'b0];
endmodule
