CHIP_BARTS	,	V_45
ring	,	V_6
uint64_t	,	T_1
radeon_device	,	V_1
CHIP_VERDE	,	V_49
radeon_uvd_resume	,	F_8
upper_32_bits	,	F_5
CHIP_PALM	,	V_43
UVD_VCPU_CACHE_OFFSET2	,	V_28
CHIP_SUMO2	,	V_42
UVD_VCPU_CACHE_OFFSET1	,	V_25
lower_32_bits	,	F_4
UVD_VCPU_CACHE_OFFSET0	,	V_22
UVD_GPCOM_VCPU_DATA0	,	V_12
chip_id	,	V_15
UVD_GPCOM_VCPU_DATA1	,	V_13
CHIP_CAYMAN	,	V_44
radeon_ring	,	V_5
CHIP_TAHITI	,	V_48
PACKET0	,	F_3
CHIP_CYPRESS	,	V_36
CHIP_RV740	,	V_35
uvd_v2_2_resume	,	F_6
UVD_GPCOM_VCPU_CMD	,	V_14
CHIP_ARUBA	,	V_52
UVD_VCPU_CHIP_ID	,	V_53
radeon_ring_write	,	F_2
radeon_fence	,	V_3
CHIP_CEDAR	,	V_40
fence_drv	,	V_8
CHIP_REDWOOD	,	V_39
size	,	V_16
UVD_CONTEXT_ID	,	V_10
CHIP_RV730	,	V_34
CHIP_HEMLOCK	,	V_37
CHIP_RV770	,	V_19
UVD_LMI_ADDR_EXT	,	V_30
CHIP_JUNIPER	,	V_38
CHIP_OLAND	,	V_51
WREG32	,	F_10
gpu_addr	,	V_9
UVD_LMI_EXT40_ADDR	,	V_31
RADEON_UVD_HEAP_SIZE	,	V_27
RADEON_GPU_PAGE_ALIGN	,	F_9
rdev	,	V_2
uvd_v2_2_fence_emit	,	F_1
addr	,	V_7
RADEON_UVD_STACK_SIZE	,	V_24
seq	,	V_11
CHIP_SUMO	,	V_41
uvd	,	V_20
CHIP_TURKS	,	V_46
CHIP_PITCAIRN	,	V_50
UVD_VCPU_CACHE_SIZE0	,	V_23
uint32_t	,	T_2
UVD_VCPU_CACHE_SIZE2	,	V_29
UVD_VCPU_CACHE_SIZE1	,	V_26
EINVAL	,	V_32
CHIP_CAICOS	,	V_47
r	,	V_17
uvd_v1_0_resume	,	F_7
CHIP_RV710	,	V_33
uvd_fw	,	V_21
family	,	V_18
fence	,	V_4
