v 20100214 2
U 39000 50500 39000 39000 10 -1
U 39000 39000 54500 39000 10 0
U 54500 39000 54500 49500 10 -1
U 44000 39000 44000 53400 10 -1
U 51500 39000 51500 49600 10 -1
N 45300 45000 44200 45000 4
{
T 44400 45000 5 10 1 1 0 0 1
netname=/RST
}
C 44200 45000 1 180 0 busripper-1.sym
{
T 44200 44600 5 8 0 0 180 0 1
device=none
}
C 53600 47800 1 90 0 resistor-2.sym
{
T 53250 48200 5 10 0 0 90 0 1
device=RESISTOR
T 53900 48600 5 10 1 1 180 0 1
refdes=R4
T 53400 48500 5 10 1 1 270 0 1
value=47k
}
C 53300 48800 1 0 0 vcc-1.sym
N 53500 48800 53500 48700 4
C 53400 46400 1 0 0 gnd-1.sym
C 53500 46800 1 90 0 switch-spst-1.sym
{
T 52800 47200 5 10 0 0 90 0 1
device=SPST
T 53300 47300 5 10 1 1 180 0 1
refdes=RESET
}
N 53500 47800 53500 47600 4
N 53500 46800 53500 46700 4
N 54700 47500 55700 47500 4
{
T 54900 47500 5 10 1 1 0 0 1
netname=/RST
}
C 54700 47500 1 180 0 busripper-1.sym
{
T 54700 47100 5 8 0 0 180 0 1
device=none
}
N 53500 47700 54800 47700 4
N 54800 47700 54800 47500 4
C 55300 50700 1 0 0 vcc-1.sym
N 55500 50700 55500 50500 4
N 55500 50500 55700 50500 4
N 44200 48200 45300 48200 4
N 45000 48600 45300 48600 4
N 45300 49000 45000 49000 4
C 37900 39000 1 0 0 gnd-1.sym
N 38000 39300 38000 39500 4
N 38000 39500 37800 39500 4
C 43700 45300 1 90 0 crystal-1.sym
{
T 43200 45500 5 10 0 0 90 0 1
device=CRYSTAL
T 43400 45900 5 10 1 1 180 0 1
refdes=U2
T 43000 45500 5 10 0 0 90 0 1
symversion=0.1
T 42400 45500 5 10 1 1 0 0 1
value=16.000 MHz
}
C 42400 45000 1 0 0 capacitor-1.sym
{
T 42600 45700 5 10 0 0 0 0 1
device=CAPACITOR
T 42500 45000 5 10 1 1 0 0 1
refdes=C3
T 42600 45900 5 10 0 0 0 0 1
symversion=0.1
}
C 42400 45900 1 0 0 capacitor-1.sym
{
T 42600 46600 5 10 0 0 0 0 1
device=CAPACITOR
T 42500 46200 5 10 1 1 0 0 1
refdes=C2
T 42600 46800 5 10 0 0 0 0 1
symversion=0.1
}
C 42100 45300 1 0 0 gnd-1.sym
N 42400 45200 42400 46100 4
N 42400 45700 42200 45700 4
N 42200 45700 42200 45600 4
N 43300 46100 43600 46100 4
N 43600 46100 43600 46000 4
N 43600 45300 43600 45200 4
N 43600 45200 43300 45200 4
N 45300 45400 44600 45400 4
N 44600 45400 44600 45300 4
N 44600 45300 43600 45300 4
N 45300 45800 44600 45800 4
N 44600 45800 44600 46000 4
N 44600 46000 43600 46000 4
C 44900 46200 1 0 0 gnd-1.sym
N 45000 46500 45000 47000 4
N 45000 46600 45300 46600 4
N 44700 47000 45300 47000 4
C 37000 52500 1 0 0 connector4-1.sym
{
T 38800 53400 5 10 0 0 0 0 1
device=CONNECTOR_4
T 37000 53900 5 10 1 1 0 0 1
refdes=USB
}
C 41100 45600 1 90 0 led-3.sym
{
T 40450 46550 5 10 0 0 90 0 1
device=LED
T 41850 46250 5 10 1 1 180 0 1
refdes=LED_B
T 41300 45800 5 10 1 1 0 0 1
value=BLUE
}
C 39700 45600 1 90 0 led-3.sym
{
T 39050 46550 5 10 0 0 90 0 1
device=LED
T 40450 46250 5 10 1 1 180 0 1
refdes=LED_A
T 39900 45800 5 10 1 1 0 0 1
value=RED
}
C 41100 48800 1 90 0 led-3.sym
{
T 40450 49750 5 10 0 0 90 0 1
device=LED
T 42150 49450 5 10 1 1 180 0 1
refdes=LED_PWR
T 41300 49000 5 10 1 1 0 0 1
value=GREEN
}
C 41000 44600 1 90 0 resistor-2.sym
{
T 40650 45000 5 10 0 0 90 0 1
device=RESISTOR
T 41300 45400 5 10 1 1 180 0 1
refdes=R3
T 40800 45200 5 10 1 1 270 0 1
value=1k
}
C 39600 44600 1 90 0 resistor-2.sym
{
T 39250 45000 5 10 0 0 90 0 1
device=RESISTOR
T 39900 45400 5 10 1 1 180 0 1
refdes=R2
T 39400 45200 5 10 1 1 270 0 1
value=1k
}
C 41000 47800 1 90 0 resistor-2.sym
{
T 40650 48200 5 10 0 0 90 0 1
device=RESISTOR
T 41300 48600 5 10 1 1 180 0 1
refdes=R1
T 40800 48400 5 10 1 1 270 0 1
value=1k
}
C 40800 47400 1 0 0 gnd-1.sym
C 40700 49800 1 0 0 vcc-1.sym
N 40900 49800 40900 49700 4
N 40900 48800 40900 48700 4
N 40900 47700 40900 47800 4
C 39300 46600 1 0 0 vcc-1.sym
N 39500 46600 39500 46500 4
C 40700 46600 1 0 0 vcc-1.sym
N 40900 46600 40900 46500 4
C 38800 44500 1 270 0 busripper-1.sym
{
T 39200 44500 5 8 0 0 270 0 1
device=none
}
N 39500 45600 39500 45500 4
N 40900 45500 40900 45600 4
N 40900 44300 40900 44600 4
N 37800 43500 38800 43500 4
{
T 38300 43500 5 10 1 1 0 0 1
netname=PD6
}
C 38800 43500 1 270 0 busripper-1.sym
{
T 39200 43500 5 8 0 0 270 0 1
device=none
}
N 38400 43500 38400 43700 4
N 38400 43700 39500 43700 4
N 39500 43700 39500 44600 4
N 37800 44500 38800 44500 4
{
T 38300 44500 5 10 1 1 0 0 1
netname=PD5
}
N 38400 44500 38400 44300 4
N 38400 44300 40900 44300 4
C 40500 52800 1 0 0 resistor-2.sym
{
T 40900 53150 5 10 0 0 0 0 1
device=RESISTOR
T 40700 53000 5 10 1 1 0 0 1
refdes=R6
T 40700 52800 5 10 1 1 0 0 1
value=22R
}
C 40500 53300 1 0 0 resistor-2.sym
{
T 40900 53650 5 10 0 0 0 0 1
device=RESISTOR
T 40700 53500 5 10 1 1 0 0 1
refdes=R7
T 40700 53300 5 10 1 1 0 0 1
value=22R
}
N 40100 53400 40500 53400 4
N 40100 53400 40100 53300 4
N 40100 53300 38700 53300 4
N 40500 52900 40100 52900 4
N 40100 52900 40100 53000 4
N 40100 53000 38700 53000 4
C 40000 51700 1 0 0 gnd-1.sym
N 40100 52000 40300 52000 4
C 39900 54000 1 0 0 gnd-1.sym
N 39800 54300 40300 54300 4
C 44900 47000 1 90 0 capacitor-1.sym
{
T 44200 47200 5 10 0 0 90 0 1
device=CAPACITOR
T 45000 47300 5 10 1 1 180 0 1
refdes=C1
T 44000 47200 5 10 0 0 90 0 1
symversion=0.1
}
N 42700 47900 44900 47900 4
N 44900 47900 44900 47800 4
N 44900 47800 45300 47800 4
C 39800 53800 1 180 0 capacitor-1.sym
{
T 39600 53100 5 10 0 0 180 0 1
device=CAPACITOR
T 39500 53700 5 10 1 1 0 0 1
refdes=C4
T 39600 52900 5 10 0 0 180 0 1
symversion=0.1
}
N 38700 53600 38900 53600 4
N 39800 53600 39800 54300 4
C 38700 52300 1 0 0 gnd-1.sym
N 38800 52700 38800 52600 4
N 38700 52700 38800 52700 4
C 42200 42800 1 90 0 resistor-2.sym
{
T 41850 43200 5 10 0 0 90 0 1
device=RESISTOR
T 42500 43600 5 10 1 1 180 0 1
refdes=R5
T 42000 43500 5 10 1 1 270 0 1
value=47k
}
C 41900 43800 1 0 0 vcc-1.sym
N 42100 43800 42100 43700 4
C 42000 41400 1 0 0 gnd-1.sym
C 42100 41800 1 90 0 switch-spst-1.sym
{
T 41400 42200 5 10 0 0 90 0 1
device=SPST
T 41900 42300 5 10 1 1 180 0 1
refdes=HWB
}
N 42100 42800 42100 42600 4
N 42100 41800 42100 41700 4
N 37800 42500 38800 42500 4
{
T 38300 42500 5 10 1 1 0 0 1
netname=PD7
}
C 38800 42500 1 270 0 busripper-1.sym
{
T 39200 42500 5 8 0 0 270 0 1
device=none
}
N 38400 42500 38400 42700 4
N 38400 42700 42100 42700 4
N 37800 45500 38800 45500 4
{
T 38300 45500 5 10 1 1 0 0 1
netname=PD4
}
N 37800 46500 38800 46500 4
{
T 38300 46500 5 10 1 1 0 0 1
netname=PD3
}
N 37800 47500 38800 47500 4
{
T 38300 47500 5 10 1 1 0 0 1
netname=PD2
}
N 37800 48500 38800 48500 4
{
T 38300 48500 5 10 1 1 0 0 1
netname=PD1
}
N 37800 49500 38800 49500 4
{
T 38300 49500 5 10 1 1 0 0 1
netname=PD0
}
C 38800 45500 1 270 0 busripper-1.sym
{
T 39200 45500 5 8 0 0 270 0 1
device=none
}
C 38800 46500 1 270 0 busripper-1.sym
{
T 39200 46500 5 8 0 0 270 0 1
device=none
}
C 38800 47500 1 270 0 busripper-1.sym
{
T 39200 47500 5 8 0 0 270 0 1
device=none
}
C 38800 48500 1 270 0 busripper-1.sym
{
T 39200 48500 5 8 0 0 270 0 1
device=none
}
C 38800 49500 1 270 0 busripper-1.sym
{
T 39200 49500 5 8 0 0 270 0 1
device=none
}
N 37800 50500 38800 50500 4
{
T 38300 50500 5 10 1 1 0 0 1
netname=PC2
}
C 38800 50500 1 270 0 busripper-1.sym
{
T 39200 50500 5 8 0 0 270 0 1
device=none
}
N 37800 41500 38800 41500 4
{
T 38300 41500 5 10 1 1 0 0 1
netname=PB0
}
N 37800 40500 38800 40500 4
{
T 38300 40500 5 10 1 1 0 0 1
netname=PB1
}
C 38800 41500 1 270 0 busripper-1.sym
{
T 39200 41500 5 8 0 0 270 0 1
device=none
}
C 38800 40500 1 270 0 busripper-1.sym
{
T 39200 40500 5 8 0 0 270 0 1
device=none
}
N 45300 43800 44200 43800 4
{
T 44400 43800 5 10 1 1 0 0 1
netname=D-
}
N 45300 44200 44200 44200 4
{
T 44400 44200 5 10 1 1 0 0 1
netname=D+
}
C 44200 44200 1 180 0 busripper-1.sym
{
T 44200 43800 5 8 0 0 180 0 1
device=none
}
C 44200 43800 1 180 0 busripper-1.sym
{
T 44200 43400 5 8 0 0 180 0 1
device=none
}
N 41400 53400 43800 53400 4
{
T 43400 53400 5 10 1 1 0 0 1
netname=D-
}
C 43800 53400 1 270 0 busripper-1.sym
{
T 44200 53400 5 8 0 0 270 0 1
device=none
}
N 41400 52900 43800 52900 4
{
T 43400 52900 5 10 1 1 0 0 1
netname=D+
}
C 43800 52900 1 270 0 busripper-1.sym
{
T 44200 52900 5 8 0 0 270 0 1
device=none
}
N 50300 49600 51300 49600 4
{
T 50800 49600 5 10 1 1 0 0 1
netname=PB0
}
C 51300 49600 1 270 0 busripper-1.sym
{
T 51700 49600 5 8 0 0 270 0 1
device=none
}
N 50300 49200 51300 49200 4
{
T 50800 49200 5 10 1 1 0 0 1
netname=PB1
}
N 50300 48800 51300 48800 4
{
T 50800 48800 5 10 1 1 0 0 1
netname=PB2
}
N 50300 48400 51300 48400 4
{
T 50800 48400 5 10 1 1 0 0 1
netname=PB3
}
N 50300 48000 51300 48000 4
{
T 50800 48000 5 10 1 1 0 0 1
netname=PB4
}
N 50300 47600 51300 47600 4
{
T 50800 47600 5 10 1 1 0 0 1
netname=PB5
}
N 50300 47200 51300 47200 4
{
T 50800 47200 5 10 1 1 0 0 1
netname=PB6
}
N 50300 46800 51300 46800 4
{
T 50800 46800 5 10 1 1 0 0 1
netname=PB7
}
C 51300 49200 1 270 0 busripper-1.sym
{
T 51700 49200 5 8 0 0 270 0 1
device=none
}
C 51300 48800 1 270 0 busripper-1.sym
{
T 51700 48800 5 8 0 0 270 0 1
device=none
}
C 51300 48400 1 270 0 busripper-1.sym
{
T 51700 48400 5 8 0 0 270 0 1
device=none
}
C 51300 48000 1 270 0 busripper-1.sym
{
T 51700 48000 5 8 0 0 270 0 1
device=none
}
C 51300 47600 1 270 0 busripper-1.sym
{
T 51700 47600 5 8 0 0 270 0 1
device=none
}
C 51300 47200 1 270 0 busripper-1.sym
{
T 51700 47200 5 8 0 0 270 0 1
device=none
}
C 51300 46800 1 270 0 busripper-1.sym
{
T 51700 46800 5 8 0 0 270 0 1
device=none
}
N 50300 43600 51300 43600 4
{
T 50800 43600 5 10 1 1 0 0 1
netname=PD0
}
C 51300 43600 1 270 0 busripper-1.sym
{
T 51700 43600 5 8 0 0 270 0 1
device=none
}
N 50300 43200 51300 43200 4
{
T 50800 43200 5 10 1 1 0 0 1
netname=PD1
}
N 50300 42800 51300 42800 4
{
T 50800 42800 5 10 1 1 0 0 1
netname=PD2
}
N 50300 42400 51300 42400 4
{
T 50800 42400 5 10 1 1 0 0 1
netname=PD3
}
N 50300 42000 51300 42000 4
{
T 50800 42000 5 10 1 1 0 0 1
netname=PD4
}
N 50300 41600 51300 41600 4
{
T 50800 41600 5 10 1 1 0 0 1
netname=PD5
}
N 50300 41200 51300 41200 4
{
T 50800 41200 5 10 1 1 0 0 1
netname=PD6
}
N 50300 40800 51300 40800 4
{
T 50800 40800 5 10 1 1 0 0 1
netname=PD7
}
C 51300 43200 1 270 0 busripper-1.sym
{
T 51700 43200 5 8 0 0 270 0 1
device=none
}
C 51300 42800 1 270 0 busripper-1.sym
{
T 51700 42800 5 8 0 0 270 0 1
device=none
}
C 51300 42400 1 270 0 busripper-1.sym
{
T 51700 42400 5 8 0 0 270 0 1
device=none
}
C 51300 42000 1 270 0 busripper-1.sym
{
T 51700 42000 5 8 0 0 270 0 1
device=none
}
C 51300 41600 1 270 0 busripper-1.sym
{
T 51700 41600 5 8 0 0 270 0 1
device=none
}
C 51300 41200 1 270 0 busripper-1.sym
{
T 51700 41200 5 8 0 0 270 0 1
device=none
}
C 51300 40800 1 270 0 busripper-1.sym
{
T 51700 40800 5 8 0 0 270 0 1
device=none
}
N 50300 46000 51300 46000 4
{
T 50800 46000 5 10 1 1 0 0 1
netname=PC2
}
N 50300 45600 51300 45600 4
{
T 50800 45600 5 10 1 1 0 0 1
netname=PC4
}
N 50300 45200 51300 45200 4
{
T 50800 45200 5 10 1 1 0 0 1
netname=PC5
}
N 50300 44800 51300 44800 4
{
T 50800 44800 5 10 1 1 0 0 1
netname=PC6
}
N 50300 44400 51300 44400 4
{
T 50800 44400 5 10 1 1 0 0 1
netname=PC7
}
C 51300 46000 1 270 0 busripper-1.sym
{
T 51700 46000 5 8 0 0 270 0 1
device=none
}
C 51300 45600 1 270 0 busripper-1.sym
{
T 51700 45600 5 8 0 0 270 0 1
device=none
}
C 51300 45200 1 270 0 busripper-1.sym
{
T 51700 45200 5 8 0 0 270 0 1
device=none
}
C 51300 44800 1 270 0 busripper-1.sym
{
T 51700 44800 5 8 0 0 270 0 1
device=none
}
C 51300 44400 1 270 0 busripper-1.sym
{
T 51700 44400 5 8 0 0 270 0 1
device=none
}
N 55700 49500 54700 49500 4
{
T 54900 49500 5 10 1 1 0 0 1
netname=PC4
}
C 54700 49500 1 180 0 busripper-1.sym
{
T 54700 49100 5 8 0 0 180 0 1
device=none
}
N 55700 48500 54700 48500 4
{
T 54900 48500 5 10 1 1 0 0 1
netname=PC5
}
C 54700 48500 1 180 0 busripper-1.sym
{
T 54700 48100 5 8 0 0 180 0 1
device=none
}
N 55700 46500 54700 46500 4
{
T 54900 46500 5 10 1 1 0 0 1
netname=PC6
}
C 54700 46500 1 180 0 busripper-1.sym
{
T 54700 46100 5 8 0 0 180 0 1
device=none
}
N 55700 45500 54700 45500 4
{
T 54900 45500 5 10 1 1 0 0 1
netname=PC7
}
C 54700 45500 1 180 0 busripper-1.sym
{
T 54700 45100 5 8 0 0 180 0 1
device=none
}
N 55700 44500 54700 44500 4
{
T 54900 44500 5 10 1 1 0 0 1
netname=PB7
}
C 54700 44500 1 180 0 busripper-1.sym
{
T 54700 44100 5 8 0 0 180 0 1
device=none
}
N 55700 43500 54700 43500 4
{
T 54900 43500 5 10 1 1 0 0 1
netname=PB6
}
C 54700 43500 1 180 0 busripper-1.sym
{
T 54700 43100 5 8 0 0 180 0 1
device=none
}
N 55700 42500 54700 42500 4
{
T 54900 42500 5 10 1 1 0 0 1
netname=PB5
}
C 54700 42500 1 180 0 busripper-1.sym
{
T 54700 42100 5 8 0 0 180 0 1
device=none
}
N 55700 41500 54700 41500 4
{
T 54900 41500 5 10 1 1 0 0 1
netname=PB4
}
C 54700 41500 1 180 0 busripper-1.sym
{
T 54700 41100 5 8 0 0 180 0 1
device=none
}
N 55700 40500 54700 40500 4
{
T 54900 40500 5 10 1 1 0 0 1
netname=PB3
}
C 54700 40500 1 180 0 busripper-1.sym
{
T 54700 40100 5 8 0 0 180 0 1
device=none
}
N 55700 39500 54700 39500 4
{
T 54900 39500 5 10 1 1 0 0 1
netname=PB2
}
C 54700 39500 1 180 0 busripper-1.sym
{
T 54700 39100 5 8 0 0 180 0 1
device=none
}
C 40500 52000 1 90 0 zener-1.sym
{
T 39900 52400 5 10 0 0 90 0 1
device=ZENER_DIODE
T 40800 52500 5 10 1 1 180 0 1
refdes=Z1
T 40600 52100 5 10 1 1 0 0 1
value=Might be another component type
}
C 40100 54300 1 270 0 zener-1.sym
{
T 40700 53900 5 10 0 0 270 0 1
device=ZENER_DIODE
T 40600 53900 5 10 1 1 0 0 1
refdes=Z2
T 43300 54300 5 10 1 1 180 0 1
value=Might be another component type
}
C 38900 53800 1 90 0 fuse-2.sym
{
T 38350 54000 5 10 0 0 90 0 1
device=FUSE
T 39200 54500 5 10 1 1 180 0 1
refdes=F1
T 38150 54000 5 10 0 0 90 0 1
symversion=0.1
}
N 38800 54800 38800 54700 4
N 38800 53800 38800 53600 4
C 45300 40500 1 0 0 EMBEDDEDatmega32cfn-1.sym
[
P 45300 45800 45600 45800 1 0 0
{
T 45400 45800 5 10 0 0 0 0 1
pintype=clk
T 45655 45795 5 10 1 1 0 0 1
pinlabel=XTAL
T 45505 45845 5 10 1 1 0 6 1
pinnumber=1
T 45400 45800 5 10 0 0 0 0 1
pinseq=1
}
P 45300 45400 45600 45400 1 0 0
{
T 45400 45400 5 10 0 0 0 0 1
pintype=clk
T 45655 45395 5 10 1 1 0 0 1
pinlabel=XTAL2 (PC0)
T 45505 45445 5 10 1 1 0 6 1
pinnumber=2
T 45400 45400 5 10 0 0 0 0 1
pinseq=2
}
P 45300 47000 45600 47000 1 0 0
{
T 45400 47000 5 10 0 0 0 0 1
pintype=pwr
T 45655 46995 5 10 1 1 0 0 1
pinlabel=UGND
T 45505 47045 5 10 1 1 0 6 1
pinnumber=28
T 45400 47000 5 10 0 0 0 0 1
pinseq=28
}
P 45300 49000 45600 49000 1 0 0
{
T 45400 49000 5 10 0 0 0 0 1
pintype=pwr
T 45655 48995 5 10 1 1 0 0 1
pinlabel=VCC
T 45505 49045 5 10 1 1 0 6 1
pinnumber=4
T 45400 49000 5 10 0 0 0 0 1
pinseq=4
}
P 45300 48600 45600 48600 1 0 0
{
T 45400 48600 5 10 0 0 0 0 1
pintype=pwr
T 45655 48595 5 10 1 1 0 0 1
pinlabel=AVCC
T 45505 48645 5 10 1 1 0 6 1
pinnumber=32
T 45400 48600 5 10 0 0 0 0 1
pinseq=32
}
P 45300 48200 45600 48200 1 0 0
{
T 45400 48200 5 10 0 0 0 0 1
pintype=pwr
T 45655 48195 5 10 1 1 0 0 1
pinlabel=UVCC
T 45505 48245 5 10 1 1 0 6 1
pinnumber=31
T 45400 48200 5 10 0 0 0 0 1
pinseq=31
}
P 45300 47800 45600 47800 1 0 0
{
T 45400 47800 5 10 0 0 0 0 1
pintype=pwr
T 45655 47795 5 10 1 1 0 0 1
pinlabel=UCAP
T 45505 47845 5 10 1 1 0 6 1
pinnumber=27
T 45400 47800 5 10 0 0 0 0 1
pinseq=27
}
P 45300 46600 45600 46600 1 0 0
{
T 45400 46600 5 10 0 0 0 0 1
pintype=pwr
T 45655 46595 5 10 1 1 0 0 1
pinlabel=GND
T 45505 46645 5 10 1 1 0 6 1
pinnumber=3
T 45400 46600 5 10 0 0 0 0 1
pinseq=3
}
P 45300 45000 45500 45000 1 0 0
{
T 45400 45000 5 10 0 0 0 0 1
pintype=io
T 45655 44995 5 10 1 1 0 0 1
pinlabel=RESET (PC1/dW)
T 45505 45045 5 10 1 1 0 6 1
pinnumber=24
T 45400 45000 5 10 0 0 0 0 1
pinseq=24
}
P 45300 44200 45600 44200 1 0 0
{
T 45400 44200 5 10 0 0 0 0 1
pintype=io
T 45655 44195 5 10 1 1 0 0 1
pinlabel=D+
T 45505 44245 5 10 1 1 0 6 1
pinnumber=29
T 45400 44200 5 10 0 0 0 0 1
pinseq=29
}
P 45300 43800 45600 43800 1 0 0
{
T 45400 43800 5 10 0 0 0 0 1
pintype=io
T 45655 43795 5 10 1 1 0 0 1
pinlabel=D-
T 45505 43845 5 10 1 1 0 6 1
pinnumber=30
T 45400 43800 5 10 0 0 0 0 1
pinseq=30
}
P 50300 49600 50000 49600 1 0 0
{
T 50300 49600 5 10 0 0 0 0 1
pintype=io
T 49945 49595 5 10 1 1 0 6 1
pinlabel=(SS/PCINT0) PB0
T 50095 49645 5 10 1 1 0 0 1
pinnumber=14
T 50300 49600 5 10 0 0 0 0 1
pinseq=14
}
P 50300 49200 50000 49200 1 0 0
{
T 50300 49200 5 10 0 0 0 0 1
pintype=io
T 49945 49195 5 10 1 1 0 6 1
pinlabel=(SCLK/PCINT1) PB1
T 50095 49245 5 10 1 1 0 0 1
pinnumber=15
T 50300 49200 5 10 0 0 0 0 1
pinseq=15
}
P 50300 48800 50000 48800 1 0 0
{
T 50300 48800 5 10 0 0 0 0 1
pintype=io
T 49945 48795 5 10 1 1 0 6 1
pinlabel=(PDI/MOSI/PCINT2) PB2
T 50095 48845 5 10 1 1 0 0 1
pinnumber=16
T 50300 48800 5 10 0 0 0 0 1
pinseq=16
}
P 50300 48400 50000 48400 1 0 0
{
T 50300 48400 5 10 0 0 0 0 1
pintype=io
T 49945 48395 5 10 1 1 0 6 1
pinlabel=(PDO/MISO/PCINT3) PB3
T 50095 48445 5 10 1 1 0 0 1
pinnumber=17
T 50300 48400 5 10 0 0 0 0 1
pinseq=17
}
P 50300 48000 50000 48000 1 0 0
{
T 50300 48000 5 10 0 0 0 0 1
pintype=io
T 49945 47995 5 10 1 1 0 6 1
pinlabel=(T1/PCINT4) PB4
T 50095 48045 5 10 1 1 0 0 1
pinnumber=18
T 50300 48000 5 10 0 0 0 0 1
pinseq=18
}
P 50300 47600 50000 47600 1 0 0
{
T 50300 47600 5 10 0 0 0 0 1
pintype=io
T 49945 47595 5 10 1 1 0 6 1
pinlabel=(PCINT5) PB5
T 50095 47645 5 10 1 1 0 0 1
pinnumber=19
T 50300 47600 5 10 0 0 0 0 1
pinseq=19
}
P 50300 47200 50000 47200 1 0 0
{
T 50300 47200 5 10 0 0 0 0 1
pintype=io
T 49945 47195 5 10 1 1 0 6 1
pinlabel=(PCINT6) PB6
T 50095 47245 5 10 1 1 0 0 1
pinnumber=20
T 50300 47200 5 10 0 0 0 0 1
pinseq=20
}
P 50300 46800 50000 46800 1 0 0
{
T 50300 46800 5 10 0 0 0 0 1
pintype=io
T 49945 46795 5 10 1 1 0 6 1
pinlabel=(PCINT7/OC.0A/OC.1C) PB7
T 50095 46845 5 10 1 1 0 0 1
pinnumber=21
T 50300 46800 5 10 0 0 0 0 1
pinseq=21
}
P 50300 46000 50000 46000 1 0 0
{
T 50300 46000 5 10 0 0 0 0 1
pintype=io
T 49945 45995 5 10 1 1 0 6 1
pinlabel=(PCINT11/AIN2) PC2
T 50095 46045 5 10 1 1 0 0 1
pinnumber=5
T 50300 46000 5 10 0 0 0 0 1
pinseq=5
}
P 50300 45600 50000 45600 1 0 0
{
T 50300 45600 5 10 0 0 0 0 1
pintype=io
T 49945 45595 5 10 1 1 0 6 1
pinlabel=(PCINT10) PC4
T 50095 45645 5 10 1 1 0 0 1
pinnumber=26
T 50300 45600 5 10 0 0 0 0 1
pinseq=26
}
P 50300 45200 50000 45200 1 0 0
{
T 50300 45200 5 10 0 0 0 0 1
pintype=io
T 49945 45195 5 10 1 1 0 6 1
pinlabel=(PCINT9/OC.1B) PC5
T 50095 45245 5 10 1 1 0 0 1
pinnumber=25
T 50300 45200 5 10 0 0 0 0 1
pinseq=25
}
P 50300 44800 50000 44800 1 0 0
{
T 50300 44800 5 10 0 0 0 0 1
pintype=io
T 49945 44795 5 10 1 1 0 6 1
pinlabel=(OC.1A/PCINT8) PC6
T 50095 44845 5 10 1 1 0 0 1
pinnumber=23
T 50300 44800 5 10 0 0 0 0 1
pinseq=23
}
P 50300 44400 50000 44400 1 0 0
{
T 50300 44400 5 10 0 0 0 0 1
pintype=io
T 49945 44395 5 10 1 1 0 6 1
pinlabel=(INT4/ICP1/CLKO) PC7
T 50095 44445 5 10 1 1 0 0 1
pinnumber=22
T 50300 44400 5 10 0 0 0 0 1
pinseq=22
}
P 50300 43600 50000 43600 1 0 0
{
T 50300 43600 5 10 0 0 0 0 1
pintype=io
T 49945 43595 5 10 1 1 0 6 1
pinlabel=(OC.0B/INT0) PD0
T 50095 43645 5 10 1 1 0 0 1
pinnumber=6
T 50300 43600 5 10 0 0 0 0 1
pinseq=6
}
P 50300 43200 50000 43200 1 0 0
{
T 50300 43200 5 10 0 0 0 0 1
pintype=io
T 49945 43195 5 10 1 1 0 6 1
pinlabel=(AIN0/INT0) PD1
T 50095 43245 5 10 1 1 0 0 1
pinnumber=7
T 50300 43200 5 10 0 0 0 0 1
pinseq=7
}
P 50300 42800 50000 42800 1 0 0
{
T 50300 42800 5 10 0 0 0 0 1
pintype=io
T 49945 42795 5 10 1 1 0 6 1
pinlabel=(RXD1/AIN1/INT2) PD2
T 50095 42845 5 10 1 1 0 0 1
pinnumber=8
T 50300 42800 5 10 0 0 0 0 1
pinseq=8
}
P 50300 42400 50000 42400 1 0 0
{
T 50300 42400 5 10 0 0 0 0 1
pintype=io
T 49945 42395 5 10 1 1 0 6 1
pinlabel=(TXD1/INT3) PD3
T 50095 42445 5 10 1 1 0 0 1
pinnumber=9
T 50300 42400 5 10 0 0 0 0 1
pinseq=9
}
P 50300 42000 50000 42000 1 0 0
{
T 50300 42000 5 10 0 0 0 0 1
pintype=io
T 49945 41995 5 10 1 1 0 6 1
pinlabel=(INT5/AIN3) PD4
T 50095 42045 5 10 1 1 0 0 1
pinnumber=10
T 50300 42000 5 10 0 0 0 0 1
pinseq=10
}
P 50300 41600 50000 41600 1 0 0
{
T 50300 41600 5 10 0 0 0 0 1
pintype=io
T 49945 41595 5 10 1 1 0 6 1
pinlabel=(XCK/AIN4/PCINT12) PD5
T 50095 41645 5 10 1 1 0 0 1
pinnumber=11
T 50300 41600 5 10 0 0 0 0 1
pinseq=11
}
P 50300 41200 50000 41200 1 0 0
{
T 50300 41200 5 10 0 0 0 0 1
pintype=io
T 49945 41195 5 10 1 1 0 6 1
pinlabel=(RTS/AIN5/INT6) PD6
T 50095 41245 5 10 1 1 0 0 1
pinnumber=12
T 50300 41200 5 10 0 0 0 0 1
pinseq=12
}
P 50300 40800 50000 40800 1 0 0
{
T 50300 40800 5 10 0 0 0 0 1
pintype=io
T 49945 40795 5 10 1 1 0 6 1
pinlabel=(CTS/HWB/AIN6/T0/INT7) PD7
T 50095 40845 5 10 1 1 0 0 1
pinnumber=13
T 50300 40800 5 10 0 0 0 0 1
pinseq=13
}
B 45600 40500 4400 9500 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 45550 45000 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 45595 50095 8 10 0 1 0 0 1
refdes=U?
T 45695 41595 8 10 0 0 0 0 1
footprint=TQFP32
T 45695 41395 8 10 0 0 0 0 1
numslots=0
T 46695 50095 8 10 0 1 0 0 1
device=Atmel ATMEGA32U2 MCU
T 45695 41200 8 10 0 0 0 0 1
author=Visti Andresen
T 45695 41000 8 10 0 0 0 0 1
documentation=http://www.atmel.com/dyn/resources/prod_documents/doc7799.pdf
T 45700 40800 8 10 0 0 0 0 1
use-license=unlimited
T 45700 40600 8 10 0 0 0 0 1
dist-license=unlimited
]
{
T 45595 50095 5 10 1 1 0 0 1
refdes=U1
T 45695 41595 5 10 0 0 0 0 1
footprint=TQFP32
T 46695 50095 5 10 1 1 0 0 1
device=Atmel ATMEGA32U2 MCU
}
C 37000 39000 1 0 0 EMBEDDEDside_a-minimus32.sym
[
P 37800 50500 37500 50500 1 0 0
{
T 37800 50500 5 10 0 0 0 0 1
pintype=unknown
T 37845 50195 5 10 1 1 0 6 1
pinlabel=PC2
T 37595 50545 5 10 1 1 0 0 1
pinnumber=1
T 37800 50500 5 10 0 0 0 0 1
pinseq=0
}
P 37800 49500 37500 49500 1 0 0
{
T 37800 49500 5 10 0 0 0 0 1
pintype=unknown
T 37845 49195 5 10 1 1 0 6 1
pinlabel=PD0
T 37595 49545 5 10 1 1 0 0 1
pinnumber=2
T 37800 49500 5 10 0 0 0 0 1
pinseq=0
}
P 37800 48500 37500 48500 1 0 0
{
T 37800 48500 5 10 0 0 0 0 1
pintype=unknown
T 37845 48195 5 10 1 1 0 6 1
pinlabel=PD1
T 37595 48545 5 10 1 1 0 0 1
pinnumber=3
T 37800 48500 5 10 0 0 0 0 1
pinseq=0
}
P 37800 47500 37500 47500 1 0 0
{
T 37800 47500 5 10 0 0 0 0 1
pintype=unknown
T 37845 47195 5 10 1 1 0 6 1
pinlabel=PD2
T 37595 47545 5 10 1 1 0 0 1
pinnumber=4
T 37800 47500 5 10 0 0 0 0 1
pinseq=0
}
P 37800 46500 37500 46500 1 0 0
{
T 37800 46500 5 10 0 0 0 0 1
pintype=unknown
T 37845 46195 5 10 1 1 0 6 1
pinlabel=PD3
T 37595 46545 5 10 1 1 0 0 1
pinnumber=5
T 37800 46500 5 10 0 0 0 0 1
pinseq=0
}
P 37800 45500 37500 45500 1 0 0
{
T 37800 45500 5 10 0 0 0 0 1
pintype=unknown
T 37845 45195 5 10 1 1 0 6 1
pinlabel=PD4
T 37595 45545 5 10 1 1 0 0 1
pinnumber=6
T 37800 45500 5 10 0 0 0 0 1
pinseq=0
}
P 37800 44500 37500 44500 1 0 0
{
T 37800 44500 5 10 0 0 0 0 1
pintype=unknown
T 37845 44195 5 10 1 1 0 6 1
pinlabel=PD5
T 37595 44545 5 10 1 1 0 0 1
pinnumber=7
T 37800 44500 5 10 0 0 0 0 1
pinseq=0
}
P 37800 43500 37500 43500 1 0 0
{
T 37800 43500 5 10 0 0 0 0 1
pintype=unknown
T 37845 43195 5 10 1 1 0 6 1
pinlabel=PD6
T 37595 43545 5 10 1 1 0 0 1
pinnumber=8
T 37800 43500 5 10 0 0 0 0 1
pinseq=0
}
P 37800 42500 37500 42500 1 0 0
{
T 37800 42500 5 10 0 0 0 0 1
pintype=unknown
T 37845 42195 5 10 1 1 0 6 1
pinlabel=PD7
T 37595 42545 5 10 1 1 0 0 1
pinnumber=9
T 37800 42500 5 10 0 0 0 0 1
pinseq=0
}
P 37800 41500 37500 41500 1 0 0
{
T 37800 41500 5 10 0 0 0 0 1
pintype=unknown
T 37845 41195 5 10 1 1 0 6 1
pinlabel=PB0
T 37595 41545 5 10 1 1 0 0 1
pinnumber=10
T 37800 41500 5 10 0 0 0 0 1
pinseq=0
}
P 37800 40500 37500 40500 1 0 0
{
T 37800 40500 5 10 0 0 0 0 1
pintype=unknown
T 37845 40195 5 10 1 1 0 6 1
pinlabel=PB1
T 37595 40545 5 10 1 1 0 0 1
pinnumber=11
T 37800 40500 5 10 0 0 0 0 1
pinseq=0
}
P 37800 39500 37500 39500 1 0 0
{
T 37800 39500 5 10 0 0 0 0 1
pintype=unknown
T 37845 39195 5 10 1 1 0 6 1
pinlabel=GND
T 37595 39545 5 10 1 1 0 0 1
pinnumber=12
T 37800 39500 5 10 0 0 0 0 1
pinseq=0
}
B 37000 39000 500 12000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
C 55700 39000 1 0 0 EMBEDDEDside_b-minimus32.sym
[
P 55700 50500 56000 50500 1 0 0
{
T 55700 50500 5 10 0 0 0 0 1
pintype=unknown
T 55655 50295 5 10 1 1 0 0 1
pinlabel=Vcc
T 55905 50545 5 10 1 1 0 6 1
pinnumber=1
T 55700 50500 5 10 0 0 0 0 1
pinseq=0
}
P 55700 49500 56000 49500 1 0 0
{
T 55700 49500 5 10 0 0 0 0 1
pintype=unknown
T 55655 49295 5 10 1 1 0 0 1
pinlabel=PC4
T 55905 49545 5 10 1 1 0 6 1
pinnumber=2
T 55700 49500 5 10 0 0 0 0 1
pinseq=0
}
P 55700 48500 56000 48500 1 0 0
{
T 55700 48500 5 10 0 0 0 0 1
pintype=unknown
T 55655 48295 5 10 1 1 0 0 1
pinlabel=PC5
T 55905 48545 5 10 1 1 0 6 1
pinnumber=3
T 55700 48500 5 10 0 0 0 0 1
pinseq=0
}
P 55700 47500 56000 47500 1 0 0
{
T 55700 47500 5 10 0 0 0 0 1
pintype=unknown
T 55655 47295 5 10 1 1 0 0 1
pinlabel=/RST
T 55905 47545 5 10 1 1 0 6 1
pinnumber=4
T 55700 47500 5 10 0 0 0 0 1
pinseq=0
}
P 55700 46500 56000 46500 1 0 0
{
T 55700 46500 5 10 0 0 0 0 1
pintype=unknown
T 55655 46295 5 10 1 1 0 0 1
pinlabel=PC6
T 55905 46545 5 10 1 1 0 6 1
pinnumber=5
T 55700 46500 5 10 0 0 0 0 1
pinseq=0
}
P 55700 45500 56000 45500 1 0 0
{
T 55700 45500 5 10 0 0 0 0 1
pintype=unknown
T 55655 45295 5 10 1 1 0 0 1
pinlabel=PC7
T 55905 45545 5 10 1 1 0 6 1
pinnumber=6
T 55700 45500 5 10 0 0 0 0 1
pinseq=0
}
P 55700 44500 56000 44500 1 0 0
{
T 55700 44500 5 10 0 0 0 0 1
pintype=unknown
T 55655 44295 5 10 1 1 0 0 1
pinlabel=PB7
T 55905 44545 5 10 1 1 0 6 1
pinnumber=7
T 55700 44500 5 10 0 0 0 0 1
pinseq=0
}
P 55700 43500 56000 43500 1 0 0
{
T 55700 43500 5 10 0 0 0 0 1
pintype=unknown
T 55655 43295 5 10 1 1 0 0 1
pinlabel=PB6
T 55905 43545 5 10 1 1 0 6 1
pinnumber=8
T 55700 43500 5 10 0 0 0 0 1
pinseq=0
}
P 55700 42500 56000 42500 1 0 0
{
T 55700 42500 5 10 0 0 0 0 1
pintype=unknown
T 55655 42295 5 10 1 1 0 0 1
pinlabel=PB5
T 55905 42545 5 10 1 1 0 6 1
pinnumber=9
T 55700 42500 5 10 0 0 0 0 1
pinseq=0
}
P 55700 41500 56000 41500 1 0 0
{
T 55700 41500 5 10 0 0 0 0 1
pintype=unknown
T 55655 41295 5 10 1 1 0 0 1
pinlabel=PB4
T 55905 41545 5 10 1 1 0 6 1
pinnumber=10
T 55700 41500 5 10 0 0 0 0 1
pinseq=0
}
P 55700 40500 56000 40500 1 0 0
{
T 55700 40500 5 10 0 0 0 0 1
pintype=unknown
T 55655 40295 5 10 1 1 0 0 1
pinlabel=PB3
T 55905 40545 5 10 1 1 0 6 1
pinnumber=11
T 55700 40500 5 10 0 0 0 0 1
pinseq=0
}
P 55700 39500 56000 39500 1 0 0
{
T 55700 39500 5 10 0 0 0 0 1
pintype=unknown
T 55655 39295 5 10 1 1 0 0 1
pinlabel=PB2
T 55905 39545 5 10 1 1 0 6 1
pinnumber=12
T 55700 39500 5 10 0 0 0 0 1
pinseq=0
}
B 56000 39000 500 12000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
]
C 42600 49700 1 0 0 jumper-1.sym
{
T 42900 50200 5 8 0 0 0 0 1
device=JUMPER
T 42600 50100 5 10 1 1 0 0 1
refdes=J1
}
C 42600 48500 1 0 0 jumper-1.sym
{
T 42900 49000 5 8 0 0 0 0 1
device=JUMPER
T 42600 48900 5 10 1 1 0 0 1
refdes=J2
}
N 42700 49500 42700 49700 4
N 42700 49600 42300 49600 4
N 42300 49600 42300 50700 4
N 42300 50700 44200 50700 4
C 44800 49700 1 0 0 vcc-1.sym
N 42700 48500 42700 47900 4
T 42900 50400 9 10 1 0 0 0 1
5V
T 42900 48700 9 10 1 0 0 0 1
3.3V
C 43800 48700 1 90 0 capacitor-1.sym
{
T 43100 48900 5 10 0 0 90 0 1
device=CAPACITOR
T 43900 49000 5 10 1 1 180 0 1
refdes=C5
T 42900 48900 5 10 0 0 90 0 1
symversion=0.1
}
C 43500 48300 1 0 0 gnd-1.sym
N 43600 48600 43600 48700 4
N 44200 48200 44200 50700 4
C 45100 50900 1 180 0 capacitor-1.sym
{
T 44900 50200 5 10 0 0 180 0 1
device=CAPACITOR
T 44800 50800 5 10 1 1 0 0 1
refdes=C6
T 44900 50000 5 10 0 0 180 0 1
symversion=0.1
}
C 45000 50300 1 0 0 gnd-1.sym
N 45100 50600 45100 50700 4
C 38600 54800 1 0 0 5V-plus-1.sym
C 42500 50900 1 0 0 5V-plus-1.sym
N 45000 48600 45000 49700 4
N 42700 49600 45000 49600 4
N 42700 50900 42700 50700 4
