
#####  START OF RAM REPORT  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                         PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                        DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)               COMMENTS                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem[31:0]                             RAM                DEFAULT            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_0                             16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_1                             16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_2                             16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_3                             16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_4                             16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_5                             16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_6                             16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_7                             16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_8                             16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_9                             16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_10                            16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_11                            16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_12                            16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_13                            16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_14                            16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_15                            16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_16                            16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_17                            16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_18                            16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_19                            16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_20                            16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_21                            16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_22                            16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_23                            16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_24                            16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_25                            16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_26                            16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_27                            16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_28                            16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_29                            16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_30                            16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_tcm0\.u_opsrv_TCM_0.tcm_ram\.u_ram_0.mem_mem_0_31                            16KX1_16KX1            0                  0       0(0/0/0)                          0(0/0/0)                          (WRITE_FIRST/WRITE_FIRST)                                                                       
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem[128:0]                   RAM                DEFAULT            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_0                    1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)         RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_1                    1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                           
                                                                                                                                                                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_2                    1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                           
                                                                                                                                                                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_3                    1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                           
                                                                                                                                                                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_4                    1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                           
                                                                                                                                                                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_5                    1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                           
                                                                                                                                                                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_data_fifo.util_ram.mem_mem_0_6                    1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem[144:0]                     RAM                DEFAULT            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_0                      512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)         RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_1                      512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                           
                                                                                                                                                                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_2                      512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                           
                                                                                                                                                                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_fifo_gen\.wr_data_fifo.util_ram.mem_mem_0_3                      512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_tag_fifo.util_ram.mem[45:0]                     RAM                DEFAULT            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_tag_fifo.util_ram.mem_mem_0_0                     1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)         RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_tag_fifo.util_ram.mem_mem_0_1                     1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                           
                                                                                                                                                                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.read_fifo_gen\.rd_tag_fifo.util_ram.mem_mem_0_2                     1KX16_1KX16            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.rd_data_asm_fifo_gen\.rd_data_asm_fifo.util_ram.mem[69:0]         RAM                DEFAULT            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.rd_data_asm_fifo_gen\.rd_data_asm_fifo.util_ram.mem_mem_0_0         512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)         RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.rd_data_asm_fifo_gen\.rd_data_asm_fifo.util_ram.mem_mem_0_1         512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_data_delay_fifo_gen\.wr_data_delay_fifo.util_ram.mem[76:0]     RAM                DEFAULT            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_data_delay_fifo_gen\.wr_data_delay_fifo.util_ram.mem_mem_0_0     512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)         RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_data_delay_fifo_gen\.wr_data_delay_fifo.util_ram.mem_mem_0_1     512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)                                                                           
=========================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                            PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                             DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                         
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem[63:0]                                                   RAM                DEFAULT            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_0                                                                     64X12             0                  0       1(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_1                                                                     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_2                                                                     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_3                                                                     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_4                                                                     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.ram_fifo\.util_fifo_tracking.util_ram.mem_mem_0_5                                                                     64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem[94:0]                                                                                          RAM                DEFAULT            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_0                                                                                                            64X12             0                  0       1(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_1                                                                                                            64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_2                                                                                                            64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_3                                                                                                            64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_4                                                                                                            64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_5                                                                                                            64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_6                                                                                                            64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo.util_ram.mem_mem_0_7                                                                                                            64X12             0                  0       1(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem[66:0]                            RAM                DEFAULT            Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_0                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_1                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_2                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_3                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_4                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_5                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.gen_gpr\.u_gpr_array_0.mem[31:0]                                                         RAM                DEFAULT            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.gen_gpr\.u_gpr_array_0.mem_mem_0_0                                                                           64X12             0                  0       0(0/0/0)                     1(0/0/1)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                               MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.gen_gpr\.u_gpr_array_0.mem_mem_0_1                                                                           64X12             0                  0       0(0/0/0)                     1(0/0/1)                                                                                           
                                                                                                                                                                                                                               MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.gen_gpr\.u_gpr_array_0.mem_mem_0_2                                                                           64X12             0                  0       0(0/0/0)                     1(0/0/1)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.gen_gpr\.u_gpr_array_0.mem_1[31:0]                                                       RAM                DEFAULT            MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.gen_gpr\.u_gpr_array_0.mem_1_mem_1_0_0                                                                       64X12             0                  0       0(0/0/0)                     1(0/0/1)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                               MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.gen_gpr\.u_gpr_array_0.mem_1_mem_1_0_1                                                                       64X12             0                  0       0(0/0/0)                     1(0/0/1)                                                                                           
                                                                                                                                                                                                                               MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.gen_gpr_ram\.u_gpr_0.gen_gpr\.u_gpr_array_0.mem_1_mem_1_0_2                                                                       64X12             0                  0       0(0/0/0)                     1(0/0/1)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem[73:0]                                                   RAM                DEFAULT            Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_0                                                                     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_1                                                                     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_2                                                                     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_3                                                                     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_4                                                                     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_5                                                                     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.genblk1\.cdc_WChan.ram.mem_mem_0_6                                                                     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem[35:0]                       RAM                DEFAULT            Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem_mem_0_0                                         64X12             0                  0       0(0/0/0)                     1(1/1/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem_mem_0_1                                         64X12             0                  0       0(0/0/0)                     1(1/1/0)                                                                                           
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem_mem_0_2                                         64X12             0                  0       0(0/0/0)                     1(1/1/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem[35:0]                       RAM                DEFAULT            Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem_mem_0_0                                         64X12             0                  0       0(0/0/0)                     1(1/1/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem_mem_0_1                                         64X12             0                  0       0(0/0/0)                     1(1/1/0)                                                                                           
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem_mem_0_2                                         64X12             0                  0       0(0/0/0)                     1(1/1/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem[69:0]                                                            RAM                DEFAULT            Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_0                                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_1                                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_2                                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_3                                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_4                                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_RChan.ram.mem_mem_0_5                                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem[64:0]                                                           RAM                DEFAULT            Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_1                                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_2                                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_3                                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_4                                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_5                                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem[64:0]                                                           RAM                DEFAULT            Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_1                                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_2                                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_3                                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_4                                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_5                                                                             64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_write_req_tracking.reg_fifo\.util_fifo_tracking.gen_fifo_regs\[0\]\.nonresettable\.fifo[63:0]                       RAM                DEFAULT            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_write_req_tracking.reg_fifo\.util_fifo_tracking.gen_fifo_regs\[0\]\.nonresettable\.fifo_gen_fifo_regs\[0\]\.nonresettable\.fifo_0_0     64X12             0                  0       0(0/0/0)                     1(1/1/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_write_req_tracking.reg_fifo\.util_fifo_tracking.gen_fifo_regs\[0\]\.nonresettable\.fifo_gen_fifo_regs\[0\]\.nonresettable\.fifo_0_1     64X12             0                  0       0(0/0/0)                     1(1/1/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               SPI_Controller_0.SPI_Controller_0.USPI.URXF.fifo_mem_q[7:0]                                                                                                             RAM                DEFAULT            SPI_Controller_0.SPI_Controller_0.USPI.URXF.fifo_mem_q_fifo_mem_q_0_0                                                                                                                       64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                 SPI_Controller_0.SPI_Controller_0.USPI.URXF.fifo_mem_q[8]                                                                                                               RAM                                                                                                                                                                                                                                                                                                                                                                                                            
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               SPI_Controller_0.SPI_Controller_0.USPI.UTXF.fifo_mem_q[7:0]                                                                                                             RAM                DEFAULT            SPI_Controller_0.SPI_Controller_0.USPI.UTXF.fifo_mem_q_fifo_mem_q_0_0                                                                                                                       64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                 SPI_Controller_0.SPI_Controller_0.USPI.UTXF.fifo_mem_q[8]                                                                                                               RAM                                                                                                                                                                                                                                                                                                                                                                                                            
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0]                                                    RAM                DEFAULT            DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_0                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                               DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_1                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                               DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_2                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                               DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_3                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                               DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_4                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                               DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_5                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0]                                                    RAM                DEFAULT            DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_0                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                               DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_1                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                               DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_2                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                               DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_3                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                               DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_4                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                               DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_5                                                                      64X12             0                  0       0(0/0/0)                     1(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.genblk1\[0\]\.ram.mem[25:0]             RAM                DEFAULT            Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.genblk1\[0\]\.ram.mem_mem_0_0                               64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.genblk1\[0\]\.ram.mem_mem_0_1                               64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_mst.genblk1\[0\]\.ram.mem[24:0]                      RAM                DEFAULT            Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_mst.genblk1\[0\]\.ram.mem_mem_0_0                                        64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_mst.genblk1\[0\]\.ram.mem_mem_0_1                                        64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.indly[7:0]                                                                 RAM                DEFAULT            DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.indly_indly_0_0                                                                                64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.outdly[7:0]                                                                RAM                DEFAULT            DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.TRN_CLK.cmd_addr_trainer.outdly_outdly_0_0                                                                              64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.wrtq_b_size[8:0]                                                                                                          RAM                DEFAULT            DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.wrtq_b_size_wrtq_b_size_0_0                                                                                                                   64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_slv.genblk1\[0\]\.ram.mem[7:0]                       RAM                DEFAULT            Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_slv.genblk1\[0\]\.ram.mem_mem_0_0                                        64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        
NO               Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[1:0]     RAM                DEFAULT            Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0                      64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
========================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                                                                                                 PRIMITIVE_TYPE     USER_ATTRIBUTE             COMMENTS                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo_wr_data_reg3[94:0]                                                                               NA                 NA                         Mapping instance using registers.                                                   
                                                                                                                                                                                                                                                                                               
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.cmd_fifo_wr_en_reg3                                                                                       NA                 NA                         Mapping instance using registers.                                                   
                                                                                                                                                                                                                                                                                               
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_data_fifo_wr_en_early_delay                                                                            NA                 NA                         Mapping instance using registers.                                                   
                                                                                                                                                                                                                                                                                               
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.wr_mask_en_lat.lat_n0\.nonresettable\.data_shifter                                                             NA                 NA                         Instance meets the required threshold for mapping using registers.                  
                                                                                                                                                                                                                                                                                               
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.cac_pipes_reset_low.lat_n0\.resettable\.data_shifter[129:0]                                     NA                 NA                         Instance meets the required threshold for mapping using registers.                  
                                                                                                                                                                                                                                                                                               
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.cac_pipes_reset_high.lat_n0\.resettable\.data_shifter[47:0]                                     NA                 NA                         Instance meets the required threshold for mapping using registers.                  
                                                                                                                                                                                                                                                                                               
DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.dfi_rddata_en_p0                                                                                      NA                 NA                         Mapping instance using registers.                                                   
                                                                                                                                                                                                                                                                                               
DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.reset_n_int                                                                                           NA                 NA                         Mapping instance using registers.                                                   
                                                                                                                                                                                                                                                                                               
reset_syn_0_0.reset_syn_0_0.dff                                                                                                                              NA                 NA                         Instance meets the required threshold for mapping using registers.                  
                                                                                                                                                                                                                                                                                               
reset_syn_1_0.reset_syn_1_0.dff                                                                                                                              NA                 NA                         Instance meets the required threshold for mapping using registers.                  
                                                                                                                                                                                                                                                                                               
Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_BChan.genblk1\.cmd_fifo.genblk1\[0\]\.ram.mem[1:0]     RAM                DEFAULT                    RAM instance meets the required threshold for mapping using registers.              
                                                                                                                                                                                                                                                                                               
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.merge_read_valid_gen\.merge_read_valid.read_attr_mem\[0\]\.read_attributes_mem[39:0]                               RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                                               
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_wrap_calc.wrap_mask_1[6:1]                                                                             ROM                NA                         Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                                               
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.axi_if_0.wr_wrap_calc.single_word_1                                                                                ROM                NA                         Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                                               
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_write_req_tracking.multiport_gen\.port_decode_r[31:0]                                                    ROM                NA                         Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                                               
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.mpfe.mpfe_read_req_tracking.multiport_gen\.port_decode_r[31:0]                                                     ROM                NA                         Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                                               
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.front_mux_sel_queue[15:0]                                                                                      RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                                               
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.back_mux_sel_queue[15:0]                                                                                       RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                                               
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.and_mux_sel_queue[15:0]                                                                                        RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                                               
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.back_mux_sel_2[14:9]                                                                                           ROM                NA                         Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                                               
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.back_mux_sel_2[7:1]                                                                                            ROM                NA                         Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                                               
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.rmw.front_mux_sel_2[14:1]                                                                                          ROM                NA                         Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                                               
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.psa_c_95[6:4]                                                                                   ROM                NA                         Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                                               
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.fastinit.fastsdram.psa_c_95[2]                                                                                     ROM                NA                         Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                                               
DDR3_0_0.DDRCTRL_0.sdram_sys_top.sdram_lb.dfi_timing_gen.dfi_rddata_cs_n_1[15:0]                                                                             ROM                NA                         Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                                               
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_error_resp_1[1:0]                          RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                                               
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_error_resp[1:0]                            RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                                               
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_data_resp_1[31:0]                          RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                                               
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop\[0\]\.buff_entry_data_resp[15:0]                            RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                                               
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_lsu_0.lsu_emi_req_write_1                                                                                   ROM                NA                         Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                                               
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_req_fifo.fifoMem[40:0]                                                     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
                                                                                                                                                                                                                                                                                               
MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug\.u_opsrv_debug_unit_0.debug_resp_fifo.fifoMem[33:0]                                                    RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.        
===============================================================================================================================================================================================================================================================================================

#####  END OF RAM REPORT  #####

