Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Dec 10 14:26:28 2017
| Host         : Steven-Surface running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file cpu_top_timing_summary_routed.rpt -rpx cpu_top_timing_summary_routed.rpx
| Design       : cpu_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: sw[1] (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: MyCPU/CU/wr_m_reg/Q (HIGH)

 There are 412 register/latch pins with no clock driven by root clock pin: MyCPU/DIVIDER/clkout_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1780 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.588        0.000                      0                  128        0.107        0.000                      0                  128        4.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.588        0.000                      0                  128        0.107        0.000                      0                  128        4.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 MyCPU/DIVIDER/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyCPU/DIVIDER/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 1.076ns (22.372%)  route 3.734ns (77.628%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.633     5.236    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  MyCPU/DIVIDER/cnt_reg[16]/Q
                         net (fo=2, routed)           0.692     6.384    MyCPU/DIVIDER/cnt[16]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.508 f  MyCPU/DIVIDER/cnt[0]_i_9/O
                         net (fo=1, routed)           0.307     6.815    MyCPU/DIVIDER/cnt[0]_i_9_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  MyCPU/DIVIDER/cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.244    MyCPU/DIVIDER/cnt[0]_i_7_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.368 f  MyCPU/DIVIDER/cnt[0]_i_3/O
                         net (fo=1, routed)           0.947     8.314    MyCPU/DIVIDER/cnt[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.438 f  MyCPU/DIVIDER/cnt[0]_i_2/O
                         net (fo=3, routed)           0.662     9.100    MyCPU/DIVIDER/cnt[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.224 r  MyCPU/DIVIDER/cnt[31]_i_1__0/O
                         net (fo=31, routed)          0.821    10.045    MyCPU/DIVIDER/clkout
    SLICE_X51Y100        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.496    14.918    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[21]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    14.634    MyCPU/DIVIDER/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 MyCPU/DIVIDER/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyCPU/DIVIDER/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 1.076ns (22.372%)  route 3.734ns (77.628%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.633     5.236    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  MyCPU/DIVIDER/cnt_reg[16]/Q
                         net (fo=2, routed)           0.692     6.384    MyCPU/DIVIDER/cnt[16]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.508 f  MyCPU/DIVIDER/cnt[0]_i_9/O
                         net (fo=1, routed)           0.307     6.815    MyCPU/DIVIDER/cnt[0]_i_9_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  MyCPU/DIVIDER/cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.244    MyCPU/DIVIDER/cnt[0]_i_7_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.368 f  MyCPU/DIVIDER/cnt[0]_i_3/O
                         net (fo=1, routed)           0.947     8.314    MyCPU/DIVIDER/cnt[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.438 f  MyCPU/DIVIDER/cnt[0]_i_2/O
                         net (fo=3, routed)           0.662     9.100    MyCPU/DIVIDER/cnt[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.224 r  MyCPU/DIVIDER/cnt[31]_i_1__0/O
                         net (fo=31, routed)          0.821    10.045    MyCPU/DIVIDER/clkout
    SLICE_X51Y100        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.496    14.918    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[22]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    14.634    MyCPU/DIVIDER/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 MyCPU/DIVIDER/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyCPU/DIVIDER/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 1.076ns (22.372%)  route 3.734ns (77.628%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.633     5.236    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  MyCPU/DIVIDER/cnt_reg[16]/Q
                         net (fo=2, routed)           0.692     6.384    MyCPU/DIVIDER/cnt[16]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.508 f  MyCPU/DIVIDER/cnt[0]_i_9/O
                         net (fo=1, routed)           0.307     6.815    MyCPU/DIVIDER/cnt[0]_i_9_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  MyCPU/DIVIDER/cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.244    MyCPU/DIVIDER/cnt[0]_i_7_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.368 f  MyCPU/DIVIDER/cnt[0]_i_3/O
                         net (fo=1, routed)           0.947     8.314    MyCPU/DIVIDER/cnt[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.438 f  MyCPU/DIVIDER/cnt[0]_i_2/O
                         net (fo=3, routed)           0.662     9.100    MyCPU/DIVIDER/cnt[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.224 r  MyCPU/DIVIDER/cnt[31]_i_1__0/O
                         net (fo=31, routed)          0.821    10.045    MyCPU/DIVIDER/clkout
    SLICE_X51Y100        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.496    14.918    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[23]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    14.634    MyCPU/DIVIDER/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 MyCPU/DIVIDER/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyCPU/DIVIDER/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.810ns  (logic 1.076ns (22.372%)  route 3.734ns (77.628%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.633     5.236    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  MyCPU/DIVIDER/cnt_reg[16]/Q
                         net (fo=2, routed)           0.692     6.384    MyCPU/DIVIDER/cnt[16]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.508 f  MyCPU/DIVIDER/cnt[0]_i_9/O
                         net (fo=1, routed)           0.307     6.815    MyCPU/DIVIDER/cnt[0]_i_9_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  MyCPU/DIVIDER/cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.244    MyCPU/DIVIDER/cnt[0]_i_7_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.368 f  MyCPU/DIVIDER/cnt[0]_i_3/O
                         net (fo=1, routed)           0.947     8.314    MyCPU/DIVIDER/cnt[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.438 f  MyCPU/DIVIDER/cnt[0]_i_2/O
                         net (fo=3, routed)           0.662     9.100    MyCPU/DIVIDER/cnt[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.224 r  MyCPU/DIVIDER/cnt[31]_i_1__0/O
                         net (fo=31, routed)          0.821    10.045    MyCPU/DIVIDER/clkout
    SLICE_X51Y100        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.496    14.918    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[24]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y100        FDRE (Setup_fdre_C_R)       -0.429    14.634    MyCPU/DIVIDER/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -10.045    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 MyCPU/DIVIDER/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyCPU/DIVIDER/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 1.076ns (22.391%)  route 3.730ns (77.609%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.633     5.236    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  MyCPU/DIVIDER/cnt_reg[16]/Q
                         net (fo=2, routed)           0.692     6.384    MyCPU/DIVIDER/cnt[16]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.508 f  MyCPU/DIVIDER/cnt[0]_i_9/O
                         net (fo=1, routed)           0.307     6.815    MyCPU/DIVIDER/cnt[0]_i_9_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  MyCPU/DIVIDER/cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.244    MyCPU/DIVIDER/cnt[0]_i_7_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.368 f  MyCPU/DIVIDER/cnt[0]_i_3/O
                         net (fo=1, routed)           0.947     8.314    MyCPU/DIVIDER/cnt[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.438 f  MyCPU/DIVIDER/cnt[0]_i_2/O
                         net (fo=3, routed)           0.662     9.100    MyCPU/DIVIDER/cnt[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.224 r  MyCPU/DIVIDER/cnt[31]_i_1__0/O
                         net (fo=31, routed)          0.817    10.041    MyCPU/DIVIDER/clkout
    SLICE_X51Y101        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.496    14.918    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[25]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y101        FDRE (Setup_fdre_C_R)       -0.429    14.634    MyCPU/DIVIDER/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 MyCPU/DIVIDER/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyCPU/DIVIDER/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 1.076ns (22.391%)  route 3.730ns (77.609%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.633     5.236    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  MyCPU/DIVIDER/cnt_reg[16]/Q
                         net (fo=2, routed)           0.692     6.384    MyCPU/DIVIDER/cnt[16]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.508 f  MyCPU/DIVIDER/cnt[0]_i_9/O
                         net (fo=1, routed)           0.307     6.815    MyCPU/DIVIDER/cnt[0]_i_9_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  MyCPU/DIVIDER/cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.244    MyCPU/DIVIDER/cnt[0]_i_7_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.368 f  MyCPU/DIVIDER/cnt[0]_i_3/O
                         net (fo=1, routed)           0.947     8.314    MyCPU/DIVIDER/cnt[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.438 f  MyCPU/DIVIDER/cnt[0]_i_2/O
                         net (fo=3, routed)           0.662     9.100    MyCPU/DIVIDER/cnt[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.224 r  MyCPU/DIVIDER/cnt[31]_i_1__0/O
                         net (fo=31, routed)          0.817    10.041    MyCPU/DIVIDER/clkout
    SLICE_X51Y101        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.496    14.918    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[26]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y101        FDRE (Setup_fdre_C_R)       -0.429    14.634    MyCPU/DIVIDER/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 MyCPU/DIVIDER/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyCPU/DIVIDER/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 1.076ns (22.391%)  route 3.730ns (77.609%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.633     5.236    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  MyCPU/DIVIDER/cnt_reg[16]/Q
                         net (fo=2, routed)           0.692     6.384    MyCPU/DIVIDER/cnt[16]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.508 f  MyCPU/DIVIDER/cnt[0]_i_9/O
                         net (fo=1, routed)           0.307     6.815    MyCPU/DIVIDER/cnt[0]_i_9_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  MyCPU/DIVIDER/cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.244    MyCPU/DIVIDER/cnt[0]_i_7_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.368 f  MyCPU/DIVIDER/cnt[0]_i_3/O
                         net (fo=1, routed)           0.947     8.314    MyCPU/DIVIDER/cnt[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.438 f  MyCPU/DIVIDER/cnt[0]_i_2/O
                         net (fo=3, routed)           0.662     9.100    MyCPU/DIVIDER/cnt[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.224 r  MyCPU/DIVIDER/cnt[31]_i_1__0/O
                         net (fo=31, routed)          0.817    10.041    MyCPU/DIVIDER/clkout
    SLICE_X51Y101        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.496    14.918    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[27]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y101        FDRE (Setup_fdre_C_R)       -0.429    14.634    MyCPU/DIVIDER/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 MyCPU/DIVIDER/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyCPU/DIVIDER/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.806ns  (logic 1.076ns (22.391%)  route 3.730ns (77.609%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.633     5.236    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  MyCPU/DIVIDER/cnt_reg[16]/Q
                         net (fo=2, routed)           0.692     6.384    MyCPU/DIVIDER/cnt[16]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.508 f  MyCPU/DIVIDER/cnt[0]_i_9/O
                         net (fo=1, routed)           0.307     6.815    MyCPU/DIVIDER/cnt[0]_i_9_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  MyCPU/DIVIDER/cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.244    MyCPU/DIVIDER/cnt[0]_i_7_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.368 f  MyCPU/DIVIDER/cnt[0]_i_3/O
                         net (fo=1, routed)           0.947     8.314    MyCPU/DIVIDER/cnt[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.438 f  MyCPU/DIVIDER/cnt[0]_i_2/O
                         net (fo=3, routed)           0.662     9.100    MyCPU/DIVIDER/cnt[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.224 r  MyCPU/DIVIDER/cnt[31]_i_1__0/O
                         net (fo=31, routed)          0.817    10.041    MyCPU/DIVIDER/clkout
    SLICE_X51Y101        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.496    14.918    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[28]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y101        FDRE (Setup_fdre_C_R)       -0.429    14.634    MyCPU/DIVIDER/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -10.041    
  -------------------------------------------------------------------
                         slack                                  4.592    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 MyCPU/DIVIDER/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyCPU/DIVIDER/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 1.076ns (22.414%)  route 3.725ns (77.586%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.633     5.236    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  MyCPU/DIVIDER/cnt_reg[16]/Q
                         net (fo=2, routed)           0.692     6.384    MyCPU/DIVIDER/cnt[16]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.508 f  MyCPU/DIVIDER/cnt[0]_i_9/O
                         net (fo=1, routed)           0.307     6.815    MyCPU/DIVIDER/cnt[0]_i_9_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  MyCPU/DIVIDER/cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.244    MyCPU/DIVIDER/cnt[0]_i_7_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.368 f  MyCPU/DIVIDER/cnt[0]_i_3/O
                         net (fo=1, routed)           0.947     8.314    MyCPU/DIVIDER/cnt[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.438 f  MyCPU/DIVIDER/cnt[0]_i_2/O
                         net (fo=3, routed)           0.662     9.100    MyCPU/DIVIDER/cnt[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.224 r  MyCPU/DIVIDER/cnt[31]_i_1__0/O
                         net (fo=31, routed)          0.812    10.036    MyCPU/DIVIDER/clkout
    SLICE_X51Y102        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.496    14.918    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[29]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y102        FDRE (Setup_fdre_C_R)       -0.429    14.634    MyCPU/DIVIDER/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 MyCPU/DIVIDER/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyCPU/DIVIDER/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.801ns  (logic 1.076ns (22.414%)  route 3.725ns (77.586%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 14.918 - 10.000 ) 
    Source Clock Delay      (SCD):    5.236ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.633     5.236    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y98         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.456     5.692 f  MyCPU/DIVIDER/cnt_reg[16]/Q
                         net (fo=2, routed)           0.692     6.384    MyCPU/DIVIDER/cnt[16]
    SLICE_X50Y98         LUT4 (Prop_lut4_I3_O)        0.124     6.508 f  MyCPU/DIVIDER/cnt[0]_i_9/O
                         net (fo=1, routed)           0.307     6.815    MyCPU/DIVIDER/cnt[0]_i_9_n_0
    SLICE_X50Y97         LUT5 (Prop_lut5_I4_O)        0.124     6.939 f  MyCPU/DIVIDER/cnt[0]_i_7/O
                         net (fo=1, routed)           0.304     7.244    MyCPU/DIVIDER/cnt[0]_i_7_n_0
    SLICE_X50Y96         LUT6 (Prop_lut6_I5_O)        0.124     7.368 f  MyCPU/DIVIDER/cnt[0]_i_3/O
                         net (fo=1, routed)           0.947     8.314    MyCPU/DIVIDER/cnt[0]_i_3_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I0_O)        0.124     8.438 f  MyCPU/DIVIDER/cnt[0]_i_2/O
                         net (fo=3, routed)           0.662     9.100    MyCPU/DIVIDER/cnt[0]_i_2_n_0
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.124     9.224 r  MyCPU/DIVIDER/cnt[31]_i_1__0/O
                         net (fo=31, routed)          0.812    10.036    MyCPU/DIVIDER/clkout
    SLICE_X51Y102        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clkin (IN)
                         net (fo=0)                   0.000    10.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.496    14.918    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[30]/C
                         clock pessimism              0.180    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X51Y102        FDRE (Setup_fdre_C_R)       -0.429    14.634    MyCPU/DIVIDER/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.634    
                         arrival time                         -10.036    
  -------------------------------------------------------------------
                         slack                                  4.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MyCPU/DIVIDER/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyCPU/DIVIDER/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.566     1.485    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  MyCPU/DIVIDER/cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    MyCPU/DIVIDER/cnt[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  MyCPU/DIVIDER/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    MyCPU/DIVIDER/cnt0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  MyCPU/DIVIDER/cnt0_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.961    MyCPU/DIVIDER/cnt0_carry__4_n_7
    SLICE_X51Y100        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.830     1.995    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[21]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    MyCPU/DIVIDER/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 MyCPU/DIVIDER/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyCPU/DIVIDER/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.566     1.485    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  MyCPU/DIVIDER/cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    MyCPU/DIVIDER/cnt[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  MyCPU/DIVIDER/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    MyCPU/DIVIDER/cnt0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  MyCPU/DIVIDER/cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.972    MyCPU/DIVIDER/cnt0_carry__4_n_5
    SLICE_X51Y100        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.830     1.995    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[23]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    MyCPU/DIVIDER/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 MyCPU/DIVIDER/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyCPU/DIVIDER/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.566     1.485    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  MyCPU/DIVIDER/cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    MyCPU/DIVIDER/cnt[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  MyCPU/DIVIDER/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    MyCPU/DIVIDER/cnt0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  MyCPU/DIVIDER/cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.000     1.997    MyCPU/DIVIDER/cnt0_carry__4_n_6
    SLICE_X51Y100        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.830     1.995    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[22]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    MyCPU/DIVIDER/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 MyCPU/DIVIDER/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyCPU/DIVIDER/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.566     1.485    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  MyCPU/DIVIDER/cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    MyCPU/DIVIDER/cnt[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  MyCPU/DIVIDER/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    MyCPU/DIVIDER/cnt0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.997 r  MyCPU/DIVIDER/cnt0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.997    MyCPU/DIVIDER/cnt0_carry__4_n_4
    SLICE_X51Y100        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.830     1.995    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y100        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[24]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.854    MyCPU/DIVIDER/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 MyCPU/DIVIDER/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyCPU/DIVIDER/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.566     1.485    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  MyCPU/DIVIDER/cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    MyCPU/DIVIDER/cnt[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  MyCPU/DIVIDER/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    MyCPU/DIVIDER/cnt0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  MyCPU/DIVIDER/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.946    MyCPU/DIVIDER/cnt0_carry__4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  MyCPU/DIVIDER/cnt0_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.000    MyCPU/DIVIDER/cnt0_carry__5_n_7
    SLICE_X51Y101        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.830     1.995    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[25]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    MyCPU/DIVIDER/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 MyCPU/DIVIDER/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyCPU/DIVIDER/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.566     1.485    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  MyCPU/DIVIDER/cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    MyCPU/DIVIDER/cnt[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  MyCPU/DIVIDER/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    MyCPU/DIVIDER/cnt0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  MyCPU/DIVIDER/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.946    MyCPU/DIVIDER/cnt0_carry__4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.011 r  MyCPU/DIVIDER/cnt0_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.011    MyCPU/DIVIDER/cnt0_carry__5_n_5
    SLICE_X51Y101        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.830     1.995    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[27]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    MyCPU/DIVIDER/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 MyCPU/DIVIDER/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyCPU/DIVIDER/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.566     1.485    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  MyCPU/DIVIDER/cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    MyCPU/DIVIDER/cnt[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  MyCPU/DIVIDER/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    MyCPU/DIVIDER/cnt0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  MyCPU/DIVIDER/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.946    MyCPU/DIVIDER/cnt0_carry__4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.036 r  MyCPU/DIVIDER/cnt0_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.036    MyCPU/DIVIDER/cnt0_carry__5_n_6
    SLICE_X51Y101        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.830     1.995    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[26]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    MyCPU/DIVIDER/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 MyCPU/DIVIDER/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyCPU/DIVIDER/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.566     1.485    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  MyCPU/DIVIDER/cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    MyCPU/DIVIDER/cnt[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  MyCPU/DIVIDER/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    MyCPU/DIVIDER/cnt0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  MyCPU/DIVIDER/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.946    MyCPU/DIVIDER/cnt0_carry__4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.036 r  MyCPU/DIVIDER/cnt0_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.036    MyCPU/DIVIDER/cnt0_carry__5_n_4
    SLICE_X51Y101        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.830     1.995    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y101        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[28]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y101        FDRE (Hold_fdre_C_D)         0.105     1.854    MyCPU/DIVIDER/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 MyCPU/DIVIDER/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyCPU/DIVIDER/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.150%)  route 0.121ns (21.850%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.566     1.485    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  MyCPU/DIVIDER/cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    MyCPU/DIVIDER/cnt[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  MyCPU/DIVIDER/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    MyCPU/DIVIDER/cnt0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  MyCPU/DIVIDER/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.946    MyCPU/DIVIDER/cnt0_carry__4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  MyCPU/DIVIDER/cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.985    MyCPU/DIVIDER/cnt0_carry__5_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.039 r  MyCPU/DIVIDER/cnt0_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.039    MyCPU/DIVIDER/cnt0_carry__6_n_7
    SLICE_X51Y102        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.830     1.995    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[29]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         0.105     1.854    MyCPU/DIVIDER/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 MyCPU/DIVIDER/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MyCPU/DIVIDER/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.444ns (78.575%)  route 0.121ns (21.425%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.566     1.485    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y99         FDRE                                         r  MyCPU/DIVIDER/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  MyCPU/DIVIDER/cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.747    MyCPU/DIVIDER/cnt[20]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.907 r  MyCPU/DIVIDER/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.001     1.907    MyCPU/DIVIDER/cnt0_carry__3_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.946 r  MyCPU/DIVIDER/cnt0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     1.946    MyCPU/DIVIDER/cnt0_carry__4_n_0
    SLICE_X51Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  MyCPU/DIVIDER/cnt0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     1.985    MyCPU/DIVIDER/cnt0_carry__5_n_0
    SLICE_X51Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.050 r  MyCPU/DIVIDER/cnt0_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.050    MyCPU/DIVIDER/cnt0_carry__6_n_5
    SLICE_X51Y102        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    clkin
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clkin_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clkin_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.830     1.995    MyCPU/DIVIDER/clkin_IBUF_BUFG
    SLICE_X51Y102        FDRE                                         r  MyCPU/DIVIDER/cnt_reg[31]/C
                         clock pessimism             -0.245     1.749    
    SLICE_X51Y102        FDRE (Hold_fdre_C_D)         0.105     1.854    MyCPU/DIVIDER/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clkin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y62    DISCON/index_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y64    DISCON/index_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y64    DISCON/index_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y64    DISCON/index_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y65    DISCON/index_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y65    DISCON/index_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y65    DISCON/index_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y65    DISCON/index_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y66    DISCON/index_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    DISCON/index_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    DISCON/index_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    DISCON/index_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    DISCON/index_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    DISCON/index_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    DISCON/index_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y63    DISCON/index_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    DISCON/index_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y66    DISCON/index_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y66    DISCON/index_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    DISCON/index_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    DISCON/index_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    DISCON/index_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    DISCON/index_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    DISCON/index_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y62    DISCON/index_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    DISCON/index_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    DISCON/index_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    DISCON/index_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y65    DISCON/index_reg[13]/C



