0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab8/exp_4/exp_4.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab8/exp_4/exp_4.srcs/sim_1/new/fsm_shift_tb.v,1652195565,verilog,,,,fsm_shift_tb,,,,,,,,
D:/data/logic_design_lab/labs/lab8/exp_4/exp_4.srcs/sources_1/new/fsm.v,1651584637,verilog,,D:/data/logic_design_lab/labs/lab8/exp_4/exp_4.srcs/sources_1/new/shift.v,D:/data/logic_design_lab/labs/lab8/exp_4/exp_4.srcs/sources_1/new/global.v,fsm,,,,,,,,
D:/data/logic_design_lab/labs/lab8/exp_4/exp_4.srcs/sources_1/new/global.v,1651568466,verilog,,,,,,,,,,,,
D:/data/logic_design_lab/labs/lab8/exp_4/exp_4.srcs/sources_1/new/shift.v,1651584626,verilog,,D:/data/logic_design_lab/labs/lab8/exp_4/exp_4.srcs/sim_1/new/fsm_shift_tb.v,D:/data/logic_design_lab/labs/lab8/exp_4/exp_4.srcs/sources_1/new/global.v,shift,,,,,,,,
