SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/huffman_encoder.sv /code/rtl/single_port_ram.sv
TOPLEVEL        = huffman_encoder
MODULE          = test_huffman_encoder
PYTHONPATH      = /src
HASH            = efe74c0cdfc903f8d5868665ccf2dcd634713af1
