// Seed: 1516379615
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always wait ("") id_5 = 1'b0;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    output tri0 id_2,
    inout tri0 id_3,
    input wand id_4,
    output supply1 id_5,
    input tri id_6,
    input supply1 id_7,
    input tri0 id_8,
    output wor id_9,
    output tri1 id_10,
    input supply0 id_11,
    output tri0 void id_12,
    input wand id_13,
    input wire id_14,
    input wire id_15,
    input tri0 id_16,
    input supply1 id_17,
    output supply0 id_18,
    input tri id_19,
    input supply0 id_20,
    input uwire id_21,
    output uwire id_22,
    input supply0 id_23,
    input wor id_24,
    input wand id_25
    , id_55,
    input supply1 id_26,
    output uwire id_27,
    input wor id_28,
    output wire id_29,
    input uwire id_30,
    input supply0 id_31,
    output wire id_32,
    input wand id_33,
    input supply0 id_34,
    output tri0 id_35,
    input uwire id_36,
    output wor id_37,
    input tri id_38,
    output supply1 id_39,
    input tri1 id_40,
    output uwire id_41,
    output tri0 id_42,
    input tri1 id_43,
    input tri id_44,
    output tri0 id_45,
    output supply1 id_46,
    input tri0 id_47,
    input supply0 id_48,
    output supply1 id_49
    , id_56,
    input wor id_50,
    output tri1 id_51,
    input supply1 id_52,
    output wand id_53
);
  wire id_57;
  wire id_58, id_59, id_60, id_61, id_62;
  module_0 modCall_1 (
      id_57,
      id_60,
      id_59,
      id_61,
      id_55
  );
  wire id_63;
  tri1 id_64, id_65, id_66 = 1;
  assign id_0  = 1'b0;
  assign id_18 = 1;
endmodule
