
---------- Begin Simulation Statistics ----------
final_tick                               2541822195500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 211025                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744064                       # Number of bytes of host memory used
host_op_rate                                   211023                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.88                       # Real time elapsed on the host
host_tick_rate                              594323113                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194145                       # Number of instructions simulated
sim_ops                                       4194145                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011812                       # Number of seconds simulated
sim_ticks                                 11812350500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.574075                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377246                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               846335                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2429                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             75001                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            804726                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52663                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          279215                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226552                       # Number of indirect misses.
system.cpu.branchPred.lookups                  976638                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   63819                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26730                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194145                       # Number of instructions committed
system.cpu.committedOps                       4194145                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.629540                       # CPI: cycles per instruction
system.cpu.discardedOps                        189747                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606513                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1451043                       # DTB hits
system.cpu.dtb.data_misses                       7719                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405234                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848618                       # DTB read hits
system.cpu.dtb.read_misses                       6920                       # DTB read misses
system.cpu.dtb.write_accesses                  201279                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602425                       # DTB write hits
system.cpu.dtb.write_misses                       799                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18041                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3374910                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1027269                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           658298                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16718953                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177634                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  953246                       # ITB accesses
system.cpu.itb.fetch_acv                          524                       # ITB acv
system.cpu.itb.fetch_hits                      946633                       # ITB hits
system.cpu.itb.fetch_misses                      6613                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.46%      9.46% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.87% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4203     69.29%     79.16% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.95% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.02% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.07% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.77%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.71% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.29%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6066                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14409                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2427     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2672     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5116                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2414     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2414     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4845                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10907663500     92.31%     92.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8982500      0.08%     92.39% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17389000      0.15%     92.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               882420000      7.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11816455000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994644                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903443                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.947029                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 868                      
system.cpu.kern.mode_good::user                   868                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 868                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.590476                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.742515                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7987183500     67.59%     67.59% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3829271500     32.41%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23611105                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85394      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540399     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838916     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592329     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104779      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194145                       # Class of committed instruction
system.cpu.quiesceCycles                        13596                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6892152                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155585                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312773                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22834453                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22834453                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22834453                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22834453                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117099.758974                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117099.758974                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117099.758974                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117099.758974                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13074484                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13074484                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13074484                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13074484                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67048.635897                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67048.635897                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67048.635897                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67048.635897                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22484956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22484956                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117109.145833                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117109.145833                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12874987                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12874987                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67057.223958                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67057.223958                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.281408                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539398546000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.281408                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205088                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205088                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128112                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34841                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86512                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34209                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28996                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28996                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87102                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40906                       # Transaction distribution
system.membus.trans_dist::BadAddressError            4                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260654                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11107328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11107328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6691840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6692273                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17810865                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157418                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002776                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052615                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  156981     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     437      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157418                       # Request fanout histogram
system.membus.reqLayer0.occupancy              355500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820456534                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                6000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376057500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461750000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5570560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4473280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10043840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5570560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5570560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2229824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2229824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34841                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34841                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471587767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378695163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             850282931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471587767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471587767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188770558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188770558                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188770558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471587767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378695163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1039053489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118940.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000139670500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7319                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7319                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406527                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111723                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156935                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121135                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156935                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121135                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10368                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2195                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10043                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8540                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8664                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11760                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6910                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4538                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7702                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5442                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5810                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2006058250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4754189500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13686.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32436.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103919                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80279                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156935                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121135                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.031077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.552062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.743673                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34238     42.12%     42.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24360     29.97%     72.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9969     12.26%     84.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4551      5.60%     89.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2371      2.92%     92.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1442      1.77%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          942      1.16%     95.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          577      0.71%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2832      3.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81282                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7319                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.024457                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.416983                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.632607                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1288     17.60%     17.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5549     75.82%     93.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           291      3.98%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            89      1.22%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            42      0.57%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            18      0.25%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      0.23%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           12      0.16%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7319                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7319                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.247438                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.231235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.759641                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6528     89.19%     89.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               93      1.27%     90.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              456      6.23%     96.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              169      2.31%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               67      0.92%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7319                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9380288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  663552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7610560                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10043840                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7752640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       644.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    850.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    656.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11812345500                       # Total gap between requests
system.mem_ctrls.avgGap                      42479.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4937664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4442624                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7610560                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418008591.939428091049                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 376099913.391496419907                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 644288365.808312177658                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87040                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69895                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121135                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2502701000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2251488500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290287227750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28753.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32212.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2396394.33                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314852580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167340525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560561400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309530340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5161575150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        189353280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7635622155                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.410057                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    441444250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10976486250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            265515180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141124665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           485926980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311205960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     932408880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5118434700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        225682080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7480298445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.260793                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    532175750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10885754750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1007453                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              142000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11805150500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1627415                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1627415                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1627415                       # number of overall hits
system.cpu.icache.overall_hits::total         1627415                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87103                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87103                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87103                       # number of overall misses
system.cpu.icache.overall_misses::total         87103                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5352259000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5352259000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5352259000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5352259000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1714518                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1714518                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1714518                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1714518                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050803                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050803                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050803                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050803                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61447.470236                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61447.470236                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61447.470236                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61447.470236                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86512                       # number of writebacks
system.cpu.icache.writebacks::total             86512                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87103                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87103                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87103                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87103                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5265157000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5265157000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5265157000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5265157000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050803                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050803                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050803                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050803                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60447.481717                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60447.481717                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60447.481717                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60447.481717                       # average overall mshr miss latency
system.cpu.icache.replacements                  86512                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1627415                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1627415                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87103                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87103                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5352259000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5352259000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1714518                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1714518                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050803                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050803                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61447.470236                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61447.470236                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87103                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87103                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5265157000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5265157000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050803                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050803                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60447.481717                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60447.481717                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.802380                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1650462                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86590                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.060654                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.802380                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995708                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995708                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3516138                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3516138                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1311810                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1311810                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1311810                       # number of overall hits
system.cpu.dcache.overall_hits::total         1311810                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105718                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105718                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105718                       # number of overall misses
system.cpu.dcache.overall_misses::total        105718                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6783027500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6783027500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6783027500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6783027500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417528                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417528                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417528                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417528                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074579                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074579                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074579                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074579                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64161.519325                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64161.519325                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64161.519325                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64161.519325                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34665                       # number of writebacks
system.cpu.dcache.writebacks::total             34665                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36696                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36696                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36696                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69022                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69022                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69022                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69022                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4400728500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4400728500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4400728500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4400728500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21607500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048692                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048692                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048692                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048692                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63758.345165                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63758.345165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63758.345165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63758.345165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104384.057971                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68871                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781189                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781189                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49243                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49243                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3299111500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3299111500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059298                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059298                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66996.557886                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66996.557886                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9230                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40013                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40013                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2675993500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2675993500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21607500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048183                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048183                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66878.102117                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66878.102117                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200069.444444                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530621                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530621                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56475                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56475                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3483916000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3483916000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587096                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587096                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096194                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61689.526339                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61689.526339                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27466                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724735000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724735000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049411                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049411                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59455.169085                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59455.169085                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10296                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63611500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63611500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079728                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079728                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71313.340807                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71313.340807                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          892                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          892                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62719500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62719500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079728                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079728                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70313.340807                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70313.340807                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541822195500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.465090                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378735                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68871                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.019094                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.465090                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978970                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978970                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          729                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          248                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2949567                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2949567                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2601066040500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 269593                       # Simulator instruction rate (inst/s)
host_mem_usage                                 753280                       # Number of bytes of host memory used
host_op_rate                                   269592                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   141.63                       # Real time elapsed on the host
host_tick_rate                              402334028                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38183237                       # Number of instructions simulated
sim_ops                                      38183237                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.056984                       # Number of seconds simulated
sim_ticks                                 56983891000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.916706                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2739195                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4812638                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             110780                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            345173                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4429805                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             211754                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1014997                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           803243                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6245582                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1069051                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        65891                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33247687                       # Number of instructions committed
system.cpu.committedOps                      33247687                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.411188                       # CPI: cycles per instruction
system.cpu.discardedOps                       2610983                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6409299                       # DTB accesses
system.cpu.dtb.data_acv                            46                       # DTB access violations
system.cpu.dtb.data_hits                      9606872                       # DTB hits
system.cpu.dtb.data_misses                      14230                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3609208                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      5404166                       # DTB read hits
system.cpu.dtb.read_misses                      12902                       # DTB read misses
system.cpu.dtb.write_accesses                 2800091                       # DTB write accesses
system.cpu.dtb.write_acv                           33                       # DTB write access violations
system.cpu.dtb.write_hits                     4202706                       # DTB write hits
system.cpu.dtb.write_misses                      1328                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613395                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           25887380                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7539805                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4390950                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        61323260                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.293153                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10249286                       # ITB accesses
system.cpu.itb.fetch_acv                         1099                       # ITB acv
system.cpu.itb.fetch_hits                    10245326                       # ITB hits
system.cpu.itb.fetch_misses                      3960                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   319      0.57%      0.57% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.59% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15668     27.89%     28.48% # number of callpals executed
system.cpu.kern.callpal::rdps                     718      1.28%     29.76% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.76% # number of callpals executed
system.cpu.kern.callpal::rti                     1599      2.85%     32.61% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.87%     33.47% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.48% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.52%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56176                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63428                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6955     39.86%     39.86% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.72%     40.57% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      58      0.33%     40.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10312     59.09%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17450                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6584     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.94%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       58      0.43%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6584     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13351                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              48229365000     84.63%     84.63% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               228828000      0.40%     85.03% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                70729000      0.12%     85.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8457622000     14.84%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          56986544000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.638479                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.765100                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1097                      
system.cpu.kern.mode_good::user                  1076                      
system.cpu.kern.mode_good::idle                    21                      
system.cpu.kern.mode_switch::kernel              1875                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1076                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  43                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.585067                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.488372                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.732799                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32285897000     56.66%     56.66% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          23882236000     41.91%     98.56% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle            818411000      1.44%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      319                       # number of times the context was actually changed
system.cpu.numCycles                        113414114                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       361                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2327973      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18470787     55.56%     62.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533646      1.61%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282148      3.86%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.33% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.10% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.10% # Class of committed instruction
system.cpu.op_class_0::MemRead                4454329     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3427897     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771453      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771746      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184189      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33247687                       # Class of committed instruction
system.cpu.quiesceCycles                       553668                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        52090854                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          763                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       744340                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1487992                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15482674496                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15482674496                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15482674496                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15482674496                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118086.494062                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118086.494062                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118086.494062                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118086.494062                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1074                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   28                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    38.357143                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8919612627                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8919612627                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8919612627                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8919612627                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68029.963673                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68029.963673                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68029.963673                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68029.963673                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35021881                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35021881                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 117918.791246                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 117918.791246                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20171881                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20171881                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 67918.791246                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 67918.791246                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15447652615                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15447652615                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118086.874809                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118086.874809                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8899440746                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8899440746                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68030.216074                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68030.216074                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             504078                       # Transaction distribution
system.membus.trans_dist::WriteReq               2241                       # Transaction distribution
system.membus.trans_dist::WriteResp              2241                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       266456                       # Transaction distribution
system.membus.trans_dist::WritebackClean       353173                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124019                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               51                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110343                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110343                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         353174                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        149383                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           50                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1059505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1059505                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7526                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       778266                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       785794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2107531                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     45205184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     45205184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7641                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25284160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25291801                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                78869593                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              360                       # Total snoops (count)
system.membus.snoopTraffic                      19840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            747530                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001082                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032879                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  746721     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     809      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              747530                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7068000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4032275241                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1657879                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1393163000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1853488750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       22602112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16603200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39205696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     22602112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22602112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17053184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17053184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          353158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          259425                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              612589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       266456                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             266456                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         396640377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         291366555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           6739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             688013670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    396640377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        396640377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      299263243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            299263243                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      299263243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        396640377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        291366555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          6739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            987276913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    550655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    259830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    257319.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         6.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000272807250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33721                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33721                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1503285                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             520084                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      612589                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     619280                       # Number of write requests accepted
system.mem_ctrls.readBursts                    612589                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   619280                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95434                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68625                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             31864                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             39945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            35316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            39376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            45836                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            33147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             38891                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             41787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            35968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32671                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.40                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7218304750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2585775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16914961000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13957.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32707.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       577                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   375408                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  407521                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                612589                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               619280                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  481663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   34541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  25929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  25908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  31944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   6186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2035                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       284870                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.891600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.405160                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   273.077400                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       117769     41.34%     41.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        80577     28.29%     69.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        32971     11.57%     81.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14205      4.99%     86.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8813      3.09%     89.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4557      1.60%     90.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2847      1.00%     91.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2381      0.84%     92.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20750      7.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       284870                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.336022                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.059243                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8398     24.90%     24.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4133     12.26%     37.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         17852     52.94%     90.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1567      4.65%     94.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           664      1.97%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           364      1.08%     97.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           210      0.62%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           133      0.39%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            96      0.28%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            70      0.21%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            63      0.19%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            29      0.09%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           33      0.10%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           21      0.06%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           25      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            6      0.02%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           25      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           21      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            7      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33721                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.329528                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.296339                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.634067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33319     98.81%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           363      1.08%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            24      0.07%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::172-175            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33721                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33097920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6107776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35241472                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39205696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39633920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       580.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       618.45                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    688.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    695.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.37                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   56983891000                       # Total gap between requests
system.mem_ctrls.avgGap                      46258.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16629120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16468416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35241472                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 291821420.197508096695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 289001254.758121013641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 6738.746569622633                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 618446220.178260564804                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       353158                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       259425                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            6                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       619280                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8812880750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8101345250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       735000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1449748563750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24954.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31228.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    122500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2341022.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1117909800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            594156585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1967941080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1496746260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4497935520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23483810760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2106848160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35265348165                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        618.865219                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5251635750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1902680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49831852250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            916247640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            486970605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1724774100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1377803340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4497935520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23580187500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2025653280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        34609571985                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        607.357121                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5029514250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1902680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50053881750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133057                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133057                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          842                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7526                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269752                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7641                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382241                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               787500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5285000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683271496                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5576000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              524500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 722                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     810519.390582                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    317297.491692                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          361    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       161000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      2514500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     58951247500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    292597500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13706829                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13706829                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13706829                       # number of overall hits
system.cpu.icache.overall_hits::total        13706829                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       353174                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         353174                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       353174                       # number of overall misses
system.cpu.icache.overall_misses::total        353174                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  19835483000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  19835483000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  19835483000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  19835483000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14060003                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14060003                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14060003                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14060003                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025119                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025119                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025119                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025119                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56163.485987                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56163.485987                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56163.485987                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56163.485987                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       353173                       # number of writebacks
system.cpu.icache.writebacks::total            353173                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       353174                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       353174                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       353174                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       353174                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19482309000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19482309000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19482309000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19482309000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025119                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025119                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025119                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025119                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55163.485987                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55163.485987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55163.485987                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55163.485987                       # average overall mshr miss latency
system.cpu.icache.replacements                 353173                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13706829                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13706829                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       353174                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        353174                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  19835483000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  19835483000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14060003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14060003                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025119                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025119                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56163.485987                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56163.485987                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       353174                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       353174                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19482309000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19482309000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025119                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025119                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55163.485987                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55163.485987                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999800                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14076803                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            353173                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             39.858095                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999800                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           93                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28473180                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28473180                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9001880                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9001880                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9001880                       # number of overall hits
system.cpu.dcache.overall_hits::total         9001880                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       365312                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         365312                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       365312                       # number of overall misses
system.cpu.dcache.overall_misses::total        365312                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23148333500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23148333500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23148333500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23148333500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9367192                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9367192                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9367192                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9367192                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.038999                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038999                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.038999                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038999                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63365.926934                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63365.926934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63365.926934                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63365.926934                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       135640                       # number of writebacks
system.cpu.dcache.writebacks::total            135640                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       107727                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       107727                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       107727                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       107727                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       257585                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       257585                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       257585                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       257585                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3763                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3763                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16140503000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16140503000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16140503000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16140503000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256160500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256160500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027499                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027499                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027499                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027499                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62660.880874                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62660.880874                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62660.880874                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62660.880874                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68073.478607                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68073.478607                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 259362                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5133785                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5133785                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       150651                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        150651                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9992294500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9992294500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5284436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5284436                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028508                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028508                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66327.435596                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66327.435596                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3457                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3457                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       147194                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       147194                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9618625000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9618625000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256160500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256160500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.027854                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.027854                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65346.583421                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65346.583421                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168305.190539                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168305.190539                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868095                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868095                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       214661                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       214661                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13156039000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13156039000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4082756                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4082756                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052577                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61287.513801                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61287.513801                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104270                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104270                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110391                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110391                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2241                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2241                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6521878000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6521878000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027038                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027038                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59079.798172                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59079.798172                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106780                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106780                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1902                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    148932000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    148932000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017501                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017501                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 78302.839117                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78302.839117                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    146594000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    146594000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017436                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017436                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 77358.311346                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 77358.311346                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108542                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108542                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108542                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108542                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59243845000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.606000                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9237758                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            259428                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.608176                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.606000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999615                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999615                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          169                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          515                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19428260                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19428260                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3090484760000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 318138                       # Simulator instruction rate (inst/s)
host_mem_usage                                 761472                       # Number of bytes of host memory used
host_op_rate                                   318138                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1632.88                       # Real time elapsed on the host
host_tick_rate                              299727274                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   519481980                       # Number of instructions simulated
sim_ops                                     519481980                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.489419                       # Number of seconds simulated
sim_ticks                                489418719500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.045494                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                29192495                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             41676478                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              15719                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           3942996                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          48744532                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             774939                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3160979                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2386040                       # Number of indirect misses.
system.cpu.branchPred.lookups                56495795                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2602562                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       114075                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   481298743                       # Number of instructions committed
system.cpu.committedOps                     481298743                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.002306                       # CPI: cycles per instruction
system.cpu.discardedOps                      11053066                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                133002689                       # DTB accesses
system.cpu.dtb.data_acv                           102                       # DTB access violations
system.cpu.dtb.data_hits                    135347378                       # DTB hits
system.cpu.dtb.data_misses                     315773                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 94514365                       # DTB read accesses
system.cpu.dtb.read_acv                           100                       # DTB read access violations
system.cpu.dtb.read_hits                     95195758                       # DTB read hits
system.cpu.dtb.read_misses                     272375                       # DTB read misses
system.cpu.dtb.write_accesses                38488324                       # DTB write accesses
system.cpu.dtb.write_acv                            2                       # DTB write access violations
system.cpu.dtb.write_hits                    40151620                       # DTB write hits
system.cpu.dtb.write_misses                     43398                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            80629072                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          265392453                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         104821286                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         43079677                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       338657664                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.499424                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               117754341                       # ITB accesses
system.cpu.itb.fetch_acv                          618                       # ITB acv
system.cpu.itb.fetch_hits                   117742030                       # ITB hits
system.cpu.itb.fetch_misses                     12311                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   301      0.29%      0.29% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.29% # number of callpals executed
system.cpu.kern.callpal::swpipl                 18688     17.80%     18.09% # number of callpals executed
system.cpu.kern.callpal::rdps                    1207      1.15%     19.23% # number of callpals executed
system.cpu.kern.callpal::rti                     2246      2.14%     21.37% # number of callpals executed
system.cpu.kern.callpal::callsys                  516      0.49%     21.87% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     21.87% # number of callpals executed
system.cpu.kern.callpal::rdunique               82047     78.13%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 105008                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     223233                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       64                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     7792     36.31%     36.31% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      22      0.10%     36.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     501      2.33%     38.75% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   13142     61.25%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                21457                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      7791     48.38%     48.38% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       22      0.14%     48.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      501      3.11%     51.62% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     7791     48.38%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 16105                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             479621238500     98.12%     98.12% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                43758500      0.01%     98.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               626730000      0.13%     98.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8496237000      1.74%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         488787964000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999872                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.592832                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.750571                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2204                      
system.cpu.kern.mode_good::user                  2196                      
system.cpu.kern.mode_good::idle                     8                      
system.cpu.kern.mode_switch::kernel              2524                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2196                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  23                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.873217                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.347826                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.929370                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        25840101000      5.29%      5.29% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         455097293000     93.11%     98.39% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7850519000      1.61%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      301                       # number of times the context was actually changed
system.cpu.numCycles                        963707203                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        64                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            34015802      7.07%      7.07% # Class of committed instruction
system.cpu.op_class_0::IntAlu               236966480     49.23%     56.30% # Class of committed instruction
system.cpu.op_class_0::IntMult                1683984      0.35%     56.65% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.65% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              48791360     10.14%     66.79% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11004801      2.29%     69.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2056211      0.43%     69.50% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11160353      2.32%     71.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1044769      0.22%     72.04% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.04% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               266708      0.06%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.09% # Class of committed instruction
system.cpu.op_class_0::MemRead               61650655     12.81%     84.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              34390390      7.15%     92.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          31397416      6.52%     98.57% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5520692      1.15%     99.72% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1349122      0.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                481298743                       # Class of committed instruction
system.cpu.quiesceCycles                     15130236                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       625049539                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   790528                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        100                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          176                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3462258                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6924475                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12386                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12386                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12386                       # number of overall misses
system.iocache.overall_misses::total            12386                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1460477611                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1460477611                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1460477611                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1460477611                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12386                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12386                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12386                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12386                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117913.580736                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117913.580736                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117913.580736                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117913.580736                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            70                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           35                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12352                       # number of writebacks
system.iocache.writebacks::total                12352                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12386                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12386                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12386                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12386                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    840493244                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    840493244                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    840493244                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    840493244                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67858.327466                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67858.327466                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67858.327466                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67858.327466                       # average overall mshr miss latency
system.iocache.replacements                     12386                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      3920982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3920982                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       115323                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       115323                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2220982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2220982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        65323                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        65323                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1456556629                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1456556629                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117920.711545                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117920.711545                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    838272262                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    838272262                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67865.306185                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67865.306185                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12402                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12402                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               111474                       # Number of tag accesses
system.iocache.tags.data_accesses              111474                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 245                       # Transaction distribution
system.membus.trans_dist::ReadResp            2220999                       # Transaction distribution
system.membus.trans_dist::WriteReq                852                       # Transaction distribution
system.membus.trans_dist::WriteResp               852                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1759539                       # Transaction distribution
system.membus.trans_dist::WritebackClean       488293                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1214384                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1229110                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1229110                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         488293                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1732462                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12352                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1464821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1464821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8884585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8886781                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10376374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     62497792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     62497792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5246                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    301356672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    301361918                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               364650238                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              118                       # Total snoops (count)
system.membus.snoopTraffic                       7552                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3463314                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000051                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007129                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3463138     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     176      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3463314                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2362000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         16758241151                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             187982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        15730341750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2574250000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       31247040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      189536704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          220783744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     31247040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      31247040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    112610496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       112610496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          488235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2961511                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3449746                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1759539                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1759539                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          63845208                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         387269012                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             451114220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     63845208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         63845208                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      230090292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            230090292                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      230090292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         63845208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        387269012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            681204512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2103917.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    383828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2703979.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011721670500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       128590                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       128590                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8376293                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1977647                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3449746                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2247739                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3449746                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2247739                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 361939                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                143822                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218547                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            139823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            184963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            236520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            271446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            150432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            164435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            200654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            203801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            157197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           202705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           171617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           260678                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           156123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           167784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           201082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            171145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            101648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            144270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            191503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            175302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             93115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            104776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            144268                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            115093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           149221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            78200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           174488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            99775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           117331                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           150014                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.36                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  36736976250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15439035000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             94633357500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11897.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30647.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        42                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2286313                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1623356                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.16                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3449746                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2247739                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2969542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  114044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 115503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 128649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 131885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 129867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 129843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 130312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 128965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 129295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 129421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 129620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 129068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 129071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 129073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 128694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 128713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 128750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    148                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1282074                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    259.168266                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   159.710592                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.979021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       503813     39.30%     39.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       355335     27.72%     67.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       134967     10.53%     77.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        70237      5.48%     83.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        59831      4.67%     87.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        23364      1.82%     89.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15679      1.22%     90.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        12639      0.99%     91.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       106209      8.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1282074                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       128590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.012901                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.207640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        128335     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          184      0.14%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           50      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           10      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        128590                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       128590                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.361544                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.339747                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.973637                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17        108660     84.50%     84.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         18927     14.72%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           974      0.76%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            17      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::118-119            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-125            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        128590                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              197619648                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                23164096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               134651584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               220783744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            143855296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       403.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       275.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    451.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    293.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.15                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  489418502500                       # Total gap between requests
system.mem_ctrls.avgGap                      85900.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     24564992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    173054656                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    134651584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 50192179.050887323916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 353592229.117832124233                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 275125528.785582125187                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       488235                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2961511                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2247739                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  12736352000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  81897005500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 11910384211000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26086.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27653.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5298828.83                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4737118680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2517845880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         10859847180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5104658880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     38634426480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     169904270190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      44859507840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       276617675130                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        565.196353                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 114714793500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16342820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 358361106000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4416853980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2347624950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11187094800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5877860940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     38634426480.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     171542683890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      43479791040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       277486336080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        566.971236                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 111080356500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16342820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 361995543000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13204                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13204                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1118                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           32                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          136                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   26966                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4472                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5246                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   796046                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1354500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12420000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1342000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64530611                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              837500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy               99500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               32000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 128                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean        118233500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    314587306.990772                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           64    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974403500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              64                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    481851775500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7566944000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    119041383                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        119041383                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    119041383                       # number of overall hits
system.cpu.icache.overall_hits::total       119041383                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       488292                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         488292                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       488292                       # number of overall misses
system.cpu.icache.overall_misses::total        488292                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  28166814500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  28166814500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  28166814500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  28166814500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    119529675                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    119529675                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    119529675                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    119529675                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004085                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004085                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004085                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004085                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57684.366117                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57684.366117                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57684.366117                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57684.366117                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       488293                       # number of writebacks
system.cpu.icache.writebacks::total            488293                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       488292                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       488292                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       488292                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       488292                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  27678521500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  27678521500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  27678521500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  27678521500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004085                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004085                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004085                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004085                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56684.364069                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56684.364069                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56684.364069                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56684.364069                       # average overall mshr miss latency
system.cpu.icache.replacements                 488293                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    119041383                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       119041383                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       488292                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        488292                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  28166814500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  28166814500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    119529675                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    119529675                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004085                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57684.366117                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57684.366117                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       488292                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       488292                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  27678521500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  27678521500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004085                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56684.364069                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56684.364069                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           119541679                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            488805                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            244.559035                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          277                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         239547643                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        239547643                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    121634841                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        121634841                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    121634841                       # number of overall hits
system.cpu.dcache.overall_hits::total       121634841                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4072777                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4072777                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4072777                       # number of overall misses
system.cpu.dcache.overall_misses::total       4072777                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 245547030500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 245547030500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 245547030500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 245547030500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    125707618                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    125707618                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    125707618                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    125707618                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.032399                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.032399                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.032399                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.032399                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60289.829397                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60289.829397                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60289.829397                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60289.829397                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1747187                       # number of writebacks
system.cpu.dcache.writebacks::total           1747187                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1114549                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1114549                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1114549                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1114549                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2958228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2958228                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2958228                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2958228                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1097                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1097                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 173022812000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 173022812000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 173022812000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 173022812000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     42008000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     42008000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023533                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023533                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023533                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023533                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58488.666864                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58488.666864                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58488.666864                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58488.666864                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 38293.527803                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 38293.527803                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2961537                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     84086153                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        84086153                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1836051                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1836051                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 106792302500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 106792302500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     85922204                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     85922204                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.021369                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.021369                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58164.126432                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58164.126432                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       106818                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       106818                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1729233                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1729233                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          245                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          245                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  98834978000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  98834978000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     42008000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     42008000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020126                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020126                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57155.385075                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57155.385075                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 171461.224490                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 171461.224490                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     37548688                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       37548688                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2236726                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2236726                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 138754728000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 138754728000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     39785414                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     39785414                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.056220                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.056220                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62034.745427                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62034.745427                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1007731                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1007731                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1228995                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1228995                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          852                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          852                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  74187834000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  74187834000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030891                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030891                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60364.634518                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60364.634518                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        75939                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        75939                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         3311                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         3311                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    255598500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    255598500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        79250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        79250                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041779                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041779                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77196.768348                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77196.768348                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         3310                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         3310                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    252213000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    252213000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041767                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041767                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76197.280967                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76197.280967                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        79141                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        79141                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        79141                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        79141                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 489418719500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           125013311                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2962561                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             42.197717                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          521                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          426                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         254693555                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        254693555                       # Number of data accesses

---------- End Simulation Statistics   ----------
