<stg><name>main_Pipeline_VITIS_LOOP_105_9</name>


<trans_list>

<trans id="74" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %res = alloca i32 1

]]></Node>
<StgValue><ssdm name="res"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:2 %store_ln105 = store i9 0, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:3 %store_ln104 = store i9 0, i9 %res

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc144

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc144:0 %j_1 = load i9 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc144:1 %icmp_ln105 = icmp_eq  i9 %j_1, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc144:2 %add_ln105 = add i9 %j_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc144:3 %br_ln105 = br i1 %icmp_ln105, void %for.inc144.split, void %for.end146.exitStub

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="9">
<![CDATA[
for.inc144.split:1 %zext_ln105 = zext i9 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc144.split:5 %w_addr = getelementptr i32 %w, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="w_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="8">
<![CDATA[
for.inc144.split:6 %w_load = load i8 %w_addr

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc144.split:7 %w_addr_10 = getelementptr i32 %w_s, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="w_addr_10"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="8">
<![CDATA[
for.inc144.split:8 %w_load_11 = load i8 %w_addr_10

]]></Node>
<StgValue><ssdm name="w_load_11"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc144.split:26 %store_ln105 = store i9 %add_ln105, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="8">
<![CDATA[
for.inc144.split:6 %w_load = load i8 %w_addr

]]></Node>
<StgValue><ssdm name="w_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="8">
<![CDATA[
for.inc144.split:8 %w_load_11 = load i8 %w_addr_10

]]></Node>
<StgValue><ssdm name="w_load_11"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
for.inc144.split:9 %bitcast_ln106 = bitcast i32 %w_load

]]></Node>
<StgValue><ssdm name="bitcast_ln106"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc144.split:10 %tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln106, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="23" op_0_bw="32">
<![CDATA[
for.inc144.split:11 %trunc_ln106 = trunc i32 %bitcast_ln106

]]></Node>
<StgValue><ssdm name="trunc_ln106"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
for.inc144.split:12 %bitcast_ln106_1 = bitcast i32 %w_load_11

]]></Node>
<StgValue><ssdm name="bitcast_ln106_1"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc144.split:13 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln106_1, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="23" op_0_bw="32">
<![CDATA[
for.inc144.split:14 %trunc_ln106_1 = trunc i32 %bitcast_ln106_1

]]></Node>
<StgValue><ssdm name="trunc_ln106_1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc144.split:15 %icmp_ln106 = icmp_ne  i8 %tmp_s, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc144.split:16 %icmp_ln106_1 = icmp_eq  i23 %trunc_ln106, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc144.split:18 %icmp_ln106_2 = icmp_ne  i8 %tmp_1, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln106_2"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.inc144.split:19 %icmp_ln106_3 = icmp_eq  i23 %trunc_ln106_1, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln106_3"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="4" lat="4">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc144.split:22 %tmp_6 = fcmp_oeq  i32 %w_load, i32 %w_load_11

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="38" st_id="4" stage="3" lat="4">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc144.split:22 %tmp_6 = fcmp_oeq  i32 %w_load, i32 %w_load_11

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="39" st_id="5" stage="2" lat="4">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc144.split:22 %tmp_6 = fcmp_oeq  i32 %w_load, i32 %w_load_11

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="40" st_id="6" stage="1" lat="4">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc144.split:22 %tmp_6 = fcmp_oeq  i32 %w_load, i32 %w_load_11

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.end146.exitStub:0 %res_load_1 = load i9 %res

]]></Node>
<StgValue><ssdm name="res_load_1"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.end146.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i9P0A, i9 %res_out, i9 %res_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0">
<![CDATA[
for.end146.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="41" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc144.split:0 %res_load = load i9 %res

]]></Node>
<StgValue><ssdm name="res_load"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc144.split:2 %specpipeline_ln104 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty

]]></Node>
<StgValue><ssdm name="specpipeline_ln104"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc144.split:3 %speclooptripcount_ln104 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln104"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc144.split:4 %specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln105"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc144.split:17 %or_ln106 = or i1 %icmp_ln106_1, i1 %icmp_ln106

]]></Node>
<StgValue><ssdm name="or_ln106"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc144.split:20 %or_ln106_1 = or i1 %icmp_ln106_3, i1 %icmp_ln106_2

]]></Node>
<StgValue><ssdm name="or_ln106_1"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc144.split:21 %and_ln106 = and i1 %or_ln106, i1 %or_ln106_1

]]></Node>
<StgValue><ssdm name="and_ln106"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc144.split:23 %and_ln106_1 = and i1 %and_ln106, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="and_ln106_1"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="1">
<![CDATA[
for.inc144.split:24 %zext_ln106 = zext i1 %and_ln106_1

]]></Node>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc144.split:25 %res_1 = add i9 %zext_ln106, i9 %res_load

]]></Node>
<StgValue><ssdm name="res_1"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc144.split:27 %store_ln104 = store i9 %res_1, i9 %res

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
for.inc144.split:28 %br_ln105 = br void %for.inc144

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
