;redcode
;assert 1
	SPL 0, -205
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	SUB -1, 0
	SUB @126, @106
	SLT #270, <1
	SUB @126, @106
	JMN 12, #10
	SUB 30, <9
	SUB #0, 9
	SPL 0, #303
	ADD #270, <1
	JMN @-90, 9
	SUB 300, 6
	SPL 0, 10
	SUB #0, 9
	SUB 12, @10
	SUB 12, @10
	SLT 20, @12
	CMP #12, @200
	SUB #-90, 9
	MOV 230, 0
	JMN <-127, 100
	MOV -16, <-20
	ADD #270, <1
	SLT #270, <1
	MOV -16, <-20
	SUB -1, 0
	SUB #-90, 9
	ADD @126, @106
	ADD #270, <1
	ADD @126, @106
	SLT 20, @12
	ADD #270, <1
	ADD 261, 60
	CMP 0, 6
	SPL 0, #310
	SUB @126, @106
	SPL 0, #310
	SUB 31, 100
	SPL 0, #310
	MOV @0, 90
	SLT 20, @12
	MOV 230, 0
	SPL 0, -205
	MOV 230, 0
	SPL 0, -205
	SPL 0, -205
	SPL 0, #310
	MOV -16, <-20
