// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "03/12/2025 11:01:23"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module adderFinal (
	clk,
	rst_a_p,
	enable,
	count,
	unidades,
	decenas,
	centenas);
input 	clk;
input 	rst_a_p;
input 	enable;
input 	[3:0] count;
output 	[0:6] unidades;
output 	[0:6] decenas;
output 	[0:6] centenas;

// Design Ports Information
// unidades[6]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// unidades[5]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// unidades[4]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// unidades[3]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// unidades[2]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// unidades[1]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// unidades[0]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// decenas[6]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// decenas[5]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// decenas[4]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// decenas[3]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// decenas[2]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// decenas[1]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// decenas[0]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// centenas[6]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// centenas[5]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// centenas[4]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// centenas[3]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// centenas[2]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// centenas[1]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// centenas[0]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[1]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[2]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// count[3]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_P11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_a_p	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \unidades[6]~output_o ;
wire \unidades[5]~output_o ;
wire \unidades[4]~output_o ;
wire \unidades[3]~output_o ;
wire \unidades[2]~output_o ;
wire \unidades[1]~output_o ;
wire \unidades[0]~output_o ;
wire \decenas[6]~output_o ;
wire \decenas[5]~output_o ;
wire \decenas[4]~output_o ;
wire \decenas[3]~output_o ;
wire \decenas[2]~output_o ;
wire \decenas[1]~output_o ;
wire \decenas[0]~output_o ;
wire \centenas[6]~output_o ;
wire \centenas[5]~output_o ;
wire \centenas[4]~output_o ;
wire \centenas[3]~output_o ;
wire \centenas[2]~output_o ;
wire \centenas[1]~output_o ;
wire \centenas[0]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \divider|Add0~0_combout ;
wire \rst_a_p~input_o ;
wire \divider|Add0~1 ;
wire \divider|Add0~2_combout ;
wire \divider|Add0~3 ;
wire \divider|Add0~4_combout ;
wire \divider|Add0~5 ;
wire \divider|Add0~6_combout ;
wire \divider|Add0~7 ;
wire \divider|Add0~8_combout ;
wire \divider|Add0~9 ;
wire \divider|Add0~10_combout ;
wire \divider|Add0~11 ;
wire \divider|Add0~12_combout ;
wire \divider|count~11_combout ;
wire \divider|Add0~13 ;
wire \divider|Add0~14_combout ;
wire \divider|Add0~15 ;
wire \divider|Add0~16_combout ;
wire \divider|Equal0~5_combout ;
wire \divider|Equal0~6_combout ;
wire \divider|Add0~17 ;
wire \divider|Add0~18_combout ;
wire \divider|Add0~19 ;
wire \divider|Add0~20_combout ;
wire \divider|Add0~21 ;
wire \divider|Add0~22_combout ;
wire \divider|count~10_combout ;
wire \divider|Add0~23 ;
wire \divider|Add0~24_combout ;
wire \divider|count~9_combout ;
wire \divider|Add0~25 ;
wire \divider|Add0~26_combout ;
wire \divider|count~8_combout ;
wire \divider|Add0~27 ;
wire \divider|Add0~28_combout ;
wire \divider|count~7_combout ;
wire \divider|Add0~29 ;
wire \divider|Add0~30_combout ;
wire \divider|Add0~31 ;
wire \divider|Add0~32_combout ;
wire \divider|count~6_combout ;
wire \divider|Equal0~2_combout ;
wire \divider|Add0~33 ;
wire \divider|Add0~34_combout ;
wire \divider|Add0~35 ;
wire \divider|Add0~36_combout ;
wire \divider|count~5_combout ;
wire \divider|Add0~37 ;
wire \divider|Add0~38_combout ;
wire \divider|count~4_combout ;
wire \divider|Add0~39 ;
wire \divider|Add0~40_combout ;
wire \divider|count~3_combout ;
wire \divider|Add0~41 ;
wire \divider|Add0~42_combout ;
wire \divider|count~2_combout ;
wire \divider|Add0~43 ;
wire \divider|Add0~44_combout ;
wire \divider|count~1_combout ;
wire \divider|Add0~45 ;
wire \divider|Add0~46_combout ;
wire \divider|Add0~47 ;
wire \divider|Add0~48_combout ;
wire \divider|count~0_combout ;
wire \divider|Equal0~0_combout ;
wire \divider|Equal0~1_combout ;
wire \divider|Equal0~3_combout ;
wire \divider|Equal0~4_combout ;
wire \divider|Equal0~7_combout ;
wire \divider|clk_div~0_combout ;
wire \divider|clk_div~feeder_combout ;
wire \divider|clk_div~q ;
wire \divider|clk_div~clkctrl_outclk ;
wire \counter[0]~6_combout ;
wire \count[2]~input_o ;
wire \count[3]~input_o ;
wire \LessThan0~1_combout ;
wire \count[0]~input_o ;
wire \count[1]~input_o ;
wire \LessThan0~0_combout ;
wire \LessThan0~2_combout ;
wire \LessThan0~3_combout ;
wire \flag~1_combout ;
wire \flag~q ;
wire \enable~input_o ;
wire \Selector1~0_combout ;
wire \current_state.SUM~q ;
wire \Selector0~0_combout ;
wire \current_state.IDLE~q ;
wire \sum[6]~10_combout ;
wire \counter[0]~7 ;
wire \counter[1]~8_combout ;
wire \counter[1]~9 ;
wire \counter[2]~10_combout ;
wire \counter[2]~11 ;
wire \counter[3]~12_combout ;
wire \counter[3]~feeder_combout ;
wire \counter[3]~13 ;
wire \counter[4]~14_combout ;
wire \sum[0]~8_combout ;
wire \sum[0]~9 ;
wire \sum[1]~11_combout ;
wire \sum[1]~12 ;
wire \sum[2]~13_combout ;
wire \sum[2]~14 ;
wire \sum[3]~15_combout ;
wire \sum[3]~16 ;
wire \sum[4]~17_combout ;
wire \sum[4]~18 ;
wire \sum[5]~19_combout ;
wire \sum[5]~20 ;
wire \sum[6]~21_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \sum[6]~22 ;
wire \sum[7]~23_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[23]~67_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[28]~65_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[33]~66_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ;
wire \uni|WideOr6~0_combout ;
wire \uni|WideOr5~0_combout ;
wire \uni|WideOr4~0_combout ;
wire \uni|WideOr3~0_combout ;
wire \uni|WideOr2~0_combout ;
wire \uni|WideOr1~0_combout ;
wire \uni|WideOr0~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~37_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~36_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~39_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~38_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~40_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~41_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[15]~42_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[15]~43_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[23]~64_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[23]~44_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~65_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~45_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[21]~47_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[21]~46_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~49_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~48_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[28]~62_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[28]~50_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~51_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~66_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[26]~52_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[26]~53_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[25]~55_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[25]~54_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[33]~63_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[33]~56_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[32]~57_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[32]~67_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[31]~58_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[31]~59_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[30]~60_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[30]~61_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ;
wire \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ;
wire \dec|WideOr6~0_combout ;
wire \dec|WideOr5~0_combout ;
wire \dec|WideOr4~0_combout ;
wire \dec|WideOr3~0_combout ;
wire \dec|WideOr2~0_combout ;
wire \dec|WideOr1~0_combout ;
wire \dec|WideOr0~0_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[54]~1_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[54]~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[53]~2_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[53]~3_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[52]~5_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[52]~4_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[51]~7_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[51]~6_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[50]~9_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[49]~11_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[49]~10_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ;
wire \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ;
wire \cent|WideOr5~0_combout ;
wire \cent|WideOr3~0_combout ;
wire \cent|WideOr2~0_combout ;
wire [7:0] sum;
wire [4:0] counter;
wire [24:0] \divider|count ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y42_N12
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N23
fiftyfivenm_io_obuf \unidades[6]~output (
	.i(!\uni|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\unidades[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \unidades[6]~output .bus_hold = "false";
defparam \unidades[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \unidades[5]~output (
	.i(\uni|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\unidades[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \unidades[5]~output .bus_hold = "false";
defparam \unidades[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \unidades[4]~output (
	.i(\uni|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\unidades[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \unidades[4]~output .bus_hold = "false";
defparam \unidades[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y54_N30
fiftyfivenm_io_obuf \unidades[3]~output (
	.i(\uni|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\unidades[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \unidades[3]~output .bus_hold = "false";
defparam \unidades[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N2
fiftyfivenm_io_obuf \unidades[2]~output (
	.i(\uni|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\unidades[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \unidades[2]~output .bus_hold = "false";
defparam \unidades[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \unidades[1]~output (
	.i(\uni|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\unidades[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \unidades[1]~output .bus_hold = "false";
defparam \unidades[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \unidades[0]~output (
	.i(\uni|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\unidades[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \unidades[0]~output .bus_hold = "false";
defparam \unidades[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N30
fiftyfivenm_io_obuf \decenas[6]~output (
	.i(!\dec|WideOr6~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\decenas[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \decenas[6]~output .bus_hold = "false";
defparam \decenas[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N30
fiftyfivenm_io_obuf \decenas[5]~output (
	.i(\dec|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\decenas[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \decenas[5]~output .bus_hold = "false";
defparam \decenas[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y54_N2
fiftyfivenm_io_obuf \decenas[4]~output (
	.i(\dec|WideOr4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\decenas[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \decenas[4]~output .bus_hold = "false";
defparam \decenas[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N9
fiftyfivenm_io_obuf \decenas[3]~output (
	.i(\dec|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\decenas[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \decenas[3]~output .bus_hold = "false";
defparam \decenas[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N2
fiftyfivenm_io_obuf \decenas[2]~output (
	.i(\dec|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\decenas[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \decenas[2]~output .bus_hold = "false";
defparam \decenas[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y49_N9
fiftyfivenm_io_obuf \decenas[1]~output (
	.i(\dec|WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\decenas[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \decenas[1]~output .bus_hold = "false";
defparam \decenas[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N23
fiftyfivenm_io_obuf \decenas[0]~output (
	.i(\dec|WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\decenas[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \decenas[0]~output .bus_hold = "false";
defparam \decenas[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N9
fiftyfivenm_io_obuf \centenas[6]~output (
	.i(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\centenas[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \centenas[6]~output .bus_hold = "false";
defparam \centenas[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y35_N2
fiftyfivenm_io_obuf \centenas[5]~output (
	.i(\cent|WideOr5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\centenas[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \centenas[5]~output .bus_hold = "false";
defparam \centenas[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y43_N2
fiftyfivenm_io_obuf \centenas[4]~output (
	.i(!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\centenas[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \centenas[4]~output .bus_hold = "false";
defparam \centenas[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N2
fiftyfivenm_io_obuf \centenas[3]~output (
	.i(\cent|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\centenas[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \centenas[3]~output .bus_hold = "false";
defparam \centenas[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y54_N16
fiftyfivenm_io_obuf \centenas[2]~output (
	.i(\cent|WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\centenas[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \centenas[2]~output .bus_hold = "false";
defparam \centenas[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N2
fiftyfivenm_io_obuf \centenas[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\centenas[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \centenas[1]~output .bus_hold = "false";
defparam \centenas[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y44_N9
fiftyfivenm_io_obuf \centenas[0]~output (
	.i(\cent|WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\centenas[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \centenas[0]~output .bus_hold = "false";
defparam \centenas[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N29
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G19
fiftyfivenm_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N8
fiftyfivenm_lcell_comb \divider|Add0~0 (
// Equation(s):
// \divider|Add0~0_combout  = \divider|count [0] $ (VCC)
// \divider|Add0~1  = CARRY(\divider|count [0])

	.dataa(gnd),
	.datab(\divider|count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\divider|Add0~0_combout ),
	.cout(\divider|Add0~1 ));
// synopsys translate_off
defparam \divider|Add0~0 .lut_mask = 16'h33CC;
defparam \divider|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N22
fiftyfivenm_io_ibuf \rst_a_p~input (
	.i(rst_a_p),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rst_a_p~input_o ));
// synopsys translate_off
defparam \rst_a_p~input .bus_hold = "false";
defparam \rst_a_p~input .listen_to_nsleep_signal = "false";
defparam \rst_a_p~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X46_Y49_N9
dffeas \divider|count[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|Add0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[0] .is_wysiwyg = "true";
defparam \divider|count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N10
fiftyfivenm_lcell_comb \divider|Add0~2 (
// Equation(s):
// \divider|Add0~2_combout  = (\divider|count [1] & (!\divider|Add0~1 )) # (!\divider|count [1] & ((\divider|Add0~1 ) # (GND)))
// \divider|Add0~3  = CARRY((!\divider|Add0~1 ) # (!\divider|count [1]))

	.dataa(\divider|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~1 ),
	.combout(\divider|Add0~2_combout ),
	.cout(\divider|Add0~3 ));
// synopsys translate_off
defparam \divider|Add0~2 .lut_mask = 16'h5A5F;
defparam \divider|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y49_N11
dffeas \divider|count[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|Add0~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[1] .is_wysiwyg = "true";
defparam \divider|count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N12
fiftyfivenm_lcell_comb \divider|Add0~4 (
// Equation(s):
// \divider|Add0~4_combout  = (\divider|count [2] & (\divider|Add0~3  $ (GND))) # (!\divider|count [2] & (!\divider|Add0~3  & VCC))
// \divider|Add0~5  = CARRY((\divider|count [2] & !\divider|Add0~3 ))

	.dataa(\divider|count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~3 ),
	.combout(\divider|Add0~4_combout ),
	.cout(\divider|Add0~5 ));
// synopsys translate_off
defparam \divider|Add0~4 .lut_mask = 16'hA50A;
defparam \divider|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y49_N13
dffeas \divider|count[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|Add0~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[2] .is_wysiwyg = "true";
defparam \divider|count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N14
fiftyfivenm_lcell_comb \divider|Add0~6 (
// Equation(s):
// \divider|Add0~6_combout  = (\divider|count [3] & (!\divider|Add0~5 )) # (!\divider|count [3] & ((\divider|Add0~5 ) # (GND)))
// \divider|Add0~7  = CARRY((!\divider|Add0~5 ) # (!\divider|count [3]))

	.dataa(gnd),
	.datab(\divider|count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~5 ),
	.combout(\divider|Add0~6_combout ),
	.cout(\divider|Add0~7 ));
// synopsys translate_off
defparam \divider|Add0~6 .lut_mask = 16'h3C3F;
defparam \divider|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y49_N15
dffeas \divider|count[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|Add0~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[3] .is_wysiwyg = "true";
defparam \divider|count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N16
fiftyfivenm_lcell_comb \divider|Add0~8 (
// Equation(s):
// \divider|Add0~8_combout  = (\divider|count [4] & (\divider|Add0~7  $ (GND))) # (!\divider|count [4] & (!\divider|Add0~7  & VCC))
// \divider|Add0~9  = CARRY((\divider|count [4] & !\divider|Add0~7 ))

	.dataa(gnd),
	.datab(\divider|count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~7 ),
	.combout(\divider|Add0~8_combout ),
	.cout(\divider|Add0~9 ));
// synopsys translate_off
defparam \divider|Add0~8 .lut_mask = 16'hC30C;
defparam \divider|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y49_N17
dffeas \divider|count[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|Add0~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[4] .is_wysiwyg = "true";
defparam \divider|count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N18
fiftyfivenm_lcell_comb \divider|Add0~10 (
// Equation(s):
// \divider|Add0~10_combout  = (\divider|count [5] & (!\divider|Add0~9 )) # (!\divider|count [5] & ((\divider|Add0~9 ) # (GND)))
// \divider|Add0~11  = CARRY((!\divider|Add0~9 ) # (!\divider|count [5]))

	.dataa(gnd),
	.datab(\divider|count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~9 ),
	.combout(\divider|Add0~10_combout ),
	.cout(\divider|Add0~11 ));
// synopsys translate_off
defparam \divider|Add0~10 .lut_mask = 16'h3C3F;
defparam \divider|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y49_N19
dffeas \divider|count[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|Add0~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[5] .is_wysiwyg = "true";
defparam \divider|count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N20
fiftyfivenm_lcell_comb \divider|Add0~12 (
// Equation(s):
// \divider|Add0~12_combout  = (\divider|count [6] & (\divider|Add0~11  $ (GND))) # (!\divider|count [6] & (!\divider|Add0~11  & VCC))
// \divider|Add0~13  = CARRY((\divider|count [6] & !\divider|Add0~11 ))

	.dataa(gnd),
	.datab(\divider|count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~11 ),
	.combout(\divider|Add0~12_combout ),
	.cout(\divider|Add0~13 ));
// synopsys translate_off
defparam \divider|Add0~12 .lut_mask = 16'hC30C;
defparam \divider|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N4
fiftyfivenm_lcell_comb \divider|count~11 (
// Equation(s):
// \divider|count~11_combout  = (\divider|Add0~12_combout  & !\divider|Equal0~7_combout )

	.dataa(gnd),
	.datab(\divider|Add0~12_combout ),
	.datac(gnd),
	.datad(\divider|Equal0~7_combout ),
	.cin(gnd),
	.combout(\divider|count~11_combout ),
	.cout());
// synopsys translate_off
defparam \divider|count~11 .lut_mask = 16'h00CC;
defparam \divider|count~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y49_N5
dffeas \divider|count[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|count~11_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[6] .is_wysiwyg = "true";
defparam \divider|count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N22
fiftyfivenm_lcell_comb \divider|Add0~14 (
// Equation(s):
// \divider|Add0~14_combout  = (\divider|count [7] & (!\divider|Add0~13 )) # (!\divider|count [7] & ((\divider|Add0~13 ) # (GND)))
// \divider|Add0~15  = CARRY((!\divider|Add0~13 ) # (!\divider|count [7]))

	.dataa(\divider|count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~13 ),
	.combout(\divider|Add0~14_combout ),
	.cout(\divider|Add0~15 ));
// synopsys translate_off
defparam \divider|Add0~14 .lut_mask = 16'h5A5F;
defparam \divider|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y49_N23
dffeas \divider|count[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|Add0~14_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[7] .is_wysiwyg = "true";
defparam \divider|count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N24
fiftyfivenm_lcell_comb \divider|Add0~16 (
// Equation(s):
// \divider|Add0~16_combout  = (\divider|count [8] & (\divider|Add0~15  $ (GND))) # (!\divider|count [8] & (!\divider|Add0~15  & VCC))
// \divider|Add0~17  = CARRY((\divider|count [8] & !\divider|Add0~15 ))

	.dataa(gnd),
	.datab(\divider|count [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~15 ),
	.combout(\divider|Add0~16_combout ),
	.cout(\divider|Add0~17 ));
// synopsys translate_off
defparam \divider|Add0~16 .lut_mask = 16'hC30C;
defparam \divider|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y49_N25
dffeas \divider|count[8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|Add0~16_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[8] .is_wysiwyg = "true";
defparam \divider|count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N2
fiftyfivenm_lcell_comb \divider|Equal0~5 (
// Equation(s):
// \divider|Equal0~5_combout  = (!\divider|count [7] & (\divider|count [5] & (!\divider|count [6] & !\divider|count [8])))

	.dataa(\divider|count [7]),
	.datab(\divider|count [5]),
	.datac(\divider|count [6]),
	.datad(\divider|count [8]),
	.cin(gnd),
	.combout(\divider|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \divider|Equal0~5 .lut_mask = 16'h0004;
defparam \divider|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N0
fiftyfivenm_lcell_comb \divider|Equal0~6 (
// Equation(s):
// \divider|Equal0~6_combout  = (\divider|count [1] & (\divider|count [4] & (\divider|count [2] & \divider|count [3])))

	.dataa(\divider|count [1]),
	.datab(\divider|count [4]),
	.datac(\divider|count [2]),
	.datad(\divider|count [3]),
	.cin(gnd),
	.combout(\divider|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \divider|Equal0~6 .lut_mask = 16'h8000;
defparam \divider|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N26
fiftyfivenm_lcell_comb \divider|Add0~18 (
// Equation(s):
// \divider|Add0~18_combout  = (\divider|count [9] & (!\divider|Add0~17 )) # (!\divider|count [9] & ((\divider|Add0~17 ) # (GND)))
// \divider|Add0~19  = CARRY((!\divider|Add0~17 ) # (!\divider|count [9]))

	.dataa(\divider|count [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~17 ),
	.combout(\divider|Add0~18_combout ),
	.cout(\divider|Add0~19 ));
// synopsys translate_off
defparam \divider|Add0~18 .lut_mask = 16'h5A5F;
defparam \divider|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y49_N27
dffeas \divider|count[9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|Add0~18_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[9] .is_wysiwyg = "true";
defparam \divider|count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N28
fiftyfivenm_lcell_comb \divider|Add0~20 (
// Equation(s):
// \divider|Add0~20_combout  = (\divider|count [10] & (\divider|Add0~19  $ (GND))) # (!\divider|count [10] & (!\divider|Add0~19  & VCC))
// \divider|Add0~21  = CARRY((\divider|count [10] & !\divider|Add0~19 ))

	.dataa(gnd),
	.datab(\divider|count [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~19 ),
	.combout(\divider|Add0~20_combout ),
	.cout(\divider|Add0~21 ));
// synopsys translate_off
defparam \divider|Add0~20 .lut_mask = 16'hC30C;
defparam \divider|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y49_N29
dffeas \divider|count[10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|Add0~20_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[10] .is_wysiwyg = "true";
defparam \divider|count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y49_N30
fiftyfivenm_lcell_comb \divider|Add0~22 (
// Equation(s):
// \divider|Add0~22_combout  = (\divider|count [11] & (!\divider|Add0~21 )) # (!\divider|count [11] & ((\divider|Add0~21 ) # (GND)))
// \divider|Add0~23  = CARRY((!\divider|Add0~21 ) # (!\divider|count [11]))

	.dataa(\divider|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~21 ),
	.combout(\divider|Add0~22_combout ),
	.cout(\divider|Add0~23 ));
// synopsys translate_off
defparam \divider|Add0~22 .lut_mask = 16'h5A5F;
defparam \divider|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N0
fiftyfivenm_lcell_comb \divider|count~10 (
// Equation(s):
// \divider|count~10_combout  = (\divider|Add0~22_combout  & !\divider|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divider|Add0~22_combout ),
	.datad(\divider|Equal0~7_combout ),
	.cin(gnd),
	.combout(\divider|count~10_combout ),
	.cout());
// synopsys translate_off
defparam \divider|count~10 .lut_mask = 16'h00F0;
defparam \divider|count~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N1
dffeas \divider|count[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|count~10_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[11] .is_wysiwyg = "true";
defparam \divider|count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N0
fiftyfivenm_lcell_comb \divider|Add0~24 (
// Equation(s):
// \divider|Add0~24_combout  = (\divider|count [12] & (\divider|Add0~23  $ (GND))) # (!\divider|count [12] & (!\divider|Add0~23  & VCC))
// \divider|Add0~25  = CARRY((\divider|count [12] & !\divider|Add0~23 ))

	.dataa(\divider|count [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~23 ),
	.combout(\divider|Add0~24_combout ),
	.cout(\divider|Add0~25 ));
// synopsys translate_off
defparam \divider|Add0~24 .lut_mask = 16'hA50A;
defparam \divider|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N8
fiftyfivenm_lcell_comb \divider|count~9 (
// Equation(s):
// \divider|count~9_combout  = (!\divider|Equal0~7_combout  & \divider|Add0~24_combout )

	.dataa(gnd),
	.datab(\divider|Equal0~7_combout ),
	.datac(gnd),
	.datad(\divider|Add0~24_combout ),
	.cin(gnd),
	.combout(\divider|count~9_combout ),
	.cout());
// synopsys translate_off
defparam \divider|count~9 .lut_mask = 16'h3300;
defparam \divider|count~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N9
dffeas \divider|count[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|count~9_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[12] .is_wysiwyg = "true";
defparam \divider|count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N2
fiftyfivenm_lcell_comb \divider|Add0~26 (
// Equation(s):
// \divider|Add0~26_combout  = (\divider|count [13] & (!\divider|Add0~25 )) # (!\divider|count [13] & ((\divider|Add0~25 ) # (GND)))
// \divider|Add0~27  = CARRY((!\divider|Add0~25 ) # (!\divider|count [13]))

	.dataa(\divider|count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~25 ),
	.combout(\divider|Add0~26_combout ),
	.cout(\divider|Add0~27 ));
// synopsys translate_off
defparam \divider|Add0~26 .lut_mask = 16'h5A5F;
defparam \divider|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N26
fiftyfivenm_lcell_comb \divider|count~8 (
// Equation(s):
// \divider|count~8_combout  = (!\divider|Equal0~7_combout  & \divider|Add0~26_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divider|Equal0~7_combout ),
	.datad(\divider|Add0~26_combout ),
	.cin(gnd),
	.combout(\divider|count~8_combout ),
	.cout());
// synopsys translate_off
defparam \divider|count~8 .lut_mask = 16'h0F00;
defparam \divider|count~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y48_N27
dffeas \divider|count[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|count~8_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[13] .is_wysiwyg = "true";
defparam \divider|count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N4
fiftyfivenm_lcell_comb \divider|Add0~28 (
// Equation(s):
// \divider|Add0~28_combout  = (\divider|count [14] & (\divider|Add0~27  $ (GND))) # (!\divider|count [14] & (!\divider|Add0~27  & VCC))
// \divider|Add0~29  = CARRY((\divider|count [14] & !\divider|Add0~27 ))

	.dataa(\divider|count [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~27 ),
	.combout(\divider|Add0~28_combout ),
	.cout(\divider|Add0~29 ));
// synopsys translate_off
defparam \divider|Add0~28 .lut_mask = 16'hA50A;
defparam \divider|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N2
fiftyfivenm_lcell_comb \divider|count~7 (
// Equation(s):
// \divider|count~7_combout  = (!\divider|Equal0~7_combout  & \divider|Add0~28_combout )

	.dataa(gnd),
	.datab(\divider|Equal0~7_combout ),
	.datac(gnd),
	.datad(\divider|Add0~28_combout ),
	.cin(gnd),
	.combout(\divider|count~7_combout ),
	.cout());
// synopsys translate_off
defparam \divider|count~7 .lut_mask = 16'h3300;
defparam \divider|count~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N3
dffeas \divider|count[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|count~7_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[14] .is_wysiwyg = "true";
defparam \divider|count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N6
fiftyfivenm_lcell_comb \divider|Add0~30 (
// Equation(s):
// \divider|Add0~30_combout  = (\divider|count [15] & (!\divider|Add0~29 )) # (!\divider|count [15] & ((\divider|Add0~29 ) # (GND)))
// \divider|Add0~31  = CARRY((!\divider|Add0~29 ) # (!\divider|count [15]))

	.dataa(\divider|count [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~29 ),
	.combout(\divider|Add0~30_combout ),
	.cout(\divider|Add0~31 ));
// synopsys translate_off
defparam \divider|Add0~30 .lut_mask = 16'h5A5F;
defparam \divider|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y48_N7
dffeas \divider|count[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|Add0~30_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[15] .is_wysiwyg = "true";
defparam \divider|count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N8
fiftyfivenm_lcell_comb \divider|Add0~32 (
// Equation(s):
// \divider|Add0~32_combout  = (\divider|count [16] & (\divider|Add0~31  $ (GND))) # (!\divider|count [16] & (!\divider|Add0~31  & VCC))
// \divider|Add0~33  = CARRY((\divider|count [16] & !\divider|Add0~31 ))

	.dataa(gnd),
	.datab(\divider|count [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~31 ),
	.combout(\divider|Add0~32_combout ),
	.cout(\divider|Add0~33 ));
// synopsys translate_off
defparam \divider|Add0~32 .lut_mask = 16'hC30C;
defparam \divider|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N28
fiftyfivenm_lcell_comb \divider|count~6 (
// Equation(s):
// \divider|count~6_combout  = (!\divider|Equal0~7_combout  & \divider|Add0~32_combout )

	.dataa(\divider|Equal0~7_combout ),
	.datab(gnd),
	.datac(\divider|Add0~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\divider|count~6_combout ),
	.cout());
// synopsys translate_off
defparam \divider|count~6 .lut_mask = 16'h5050;
defparam \divider|count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y48_N29
dffeas \divider|count[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|count~6_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[16] .is_wysiwyg = "true";
defparam \divider|count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N10
fiftyfivenm_lcell_comb \divider|Equal0~2 (
// Equation(s):
// \divider|Equal0~2_combout  = (!\divider|count [15] & (\divider|count [16] & (\divider|count [14] & \divider|count [13])))

	.dataa(\divider|count [15]),
	.datab(\divider|count [16]),
	.datac(\divider|count [14]),
	.datad(\divider|count [13]),
	.cin(gnd),
	.combout(\divider|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \divider|Equal0~2 .lut_mask = 16'h4000;
defparam \divider|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N10
fiftyfivenm_lcell_comb \divider|Add0~34 (
// Equation(s):
// \divider|Add0~34_combout  = (\divider|count [17] & (!\divider|Add0~33 )) # (!\divider|count [17] & ((\divider|Add0~33 ) # (GND)))
// \divider|Add0~35  = CARRY((!\divider|Add0~33 ) # (!\divider|count [17]))

	.dataa(\divider|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~33 ),
	.combout(\divider|Add0~34_combout ),
	.cout(\divider|Add0~35 ));
// synopsys translate_off
defparam \divider|Add0~34 .lut_mask = 16'h5A5F;
defparam \divider|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y48_N11
dffeas \divider|count[17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|Add0~34_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[17] .is_wysiwyg = "true";
defparam \divider|count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N12
fiftyfivenm_lcell_comb \divider|Add0~36 (
// Equation(s):
// \divider|Add0~36_combout  = (\divider|count [18] & (\divider|Add0~35  $ (GND))) # (!\divider|count [18] & (!\divider|Add0~35  & VCC))
// \divider|Add0~37  = CARRY((\divider|count [18] & !\divider|Add0~35 ))

	.dataa(\divider|count [18]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~35 ),
	.combout(\divider|Add0~36_combout ),
	.cout(\divider|Add0~37 ));
// synopsys translate_off
defparam \divider|Add0~36 .lut_mask = 16'hA50A;
defparam \divider|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N30
fiftyfivenm_lcell_comb \divider|count~5 (
// Equation(s):
// \divider|count~5_combout  = (!\divider|Equal0~7_combout  & \divider|Add0~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divider|Equal0~7_combout ),
	.datad(\divider|Add0~36_combout ),
	.cin(gnd),
	.combout(\divider|count~5_combout ),
	.cout());
// synopsys translate_off
defparam \divider|count~5 .lut_mask = 16'h0F00;
defparam \divider|count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y48_N31
dffeas \divider|count[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|count~5_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[18] .is_wysiwyg = "true";
defparam \divider|count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N14
fiftyfivenm_lcell_comb \divider|Add0~38 (
// Equation(s):
// \divider|Add0~38_combout  = (\divider|count [19] & (!\divider|Add0~37 )) # (!\divider|count [19] & ((\divider|Add0~37 ) # (GND)))
// \divider|Add0~39  = CARRY((!\divider|Add0~37 ) # (!\divider|count [19]))

	.dataa(gnd),
	.datab(\divider|count [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~37 ),
	.combout(\divider|Add0~38_combout ),
	.cout(\divider|Add0~39 ));
// synopsys translate_off
defparam \divider|Add0~38 .lut_mask = 16'h3C3F;
defparam \divider|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N6
fiftyfivenm_lcell_comb \divider|count~4 (
// Equation(s):
// \divider|count~4_combout  = (\divider|Add0~38_combout  & !\divider|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divider|Add0~38_combout ),
	.datad(\divider|Equal0~7_combout ),
	.cin(gnd),
	.combout(\divider|count~4_combout ),
	.cout());
// synopsys translate_off
defparam \divider|count~4 .lut_mask = 16'h00F0;
defparam \divider|count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N7
dffeas \divider|count[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|count~4_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[19] .is_wysiwyg = "true";
defparam \divider|count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N16
fiftyfivenm_lcell_comb \divider|Add0~40 (
// Equation(s):
// \divider|Add0~40_combout  = (\divider|count [20] & (\divider|Add0~39  $ (GND))) # (!\divider|count [20] & (!\divider|Add0~39  & VCC))
// \divider|Add0~41  = CARRY((\divider|count [20] & !\divider|Add0~39 ))

	.dataa(\divider|count [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~39 ),
	.combout(\divider|Add0~40_combout ),
	.cout(\divider|Add0~41 ));
// synopsys translate_off
defparam \divider|Add0~40 .lut_mask = 16'hA50A;
defparam \divider|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N26
fiftyfivenm_lcell_comb \divider|count~3 (
// Equation(s):
// \divider|count~3_combout  = (!\divider|Equal0~7_combout  & \divider|Add0~40_combout )

	.dataa(gnd),
	.datab(\divider|Equal0~7_combout ),
	.datac(gnd),
	.datad(\divider|Add0~40_combout ),
	.cin(gnd),
	.combout(\divider|count~3_combout ),
	.cout());
// synopsys translate_off
defparam \divider|count~3 .lut_mask = 16'h3300;
defparam \divider|count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N27
dffeas \divider|count[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|count~3_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[20] .is_wysiwyg = "true";
defparam \divider|count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N18
fiftyfivenm_lcell_comb \divider|Add0~42 (
// Equation(s):
// \divider|Add0~42_combout  = (\divider|count [21] & (!\divider|Add0~41 )) # (!\divider|count [21] & ((\divider|Add0~41 ) # (GND)))
// \divider|Add0~43  = CARRY((!\divider|Add0~41 ) # (!\divider|count [21]))

	.dataa(gnd),
	.datab(\divider|count [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~41 ),
	.combout(\divider|Add0~42_combout ),
	.cout(\divider|Add0~43 ));
// synopsys translate_off
defparam \divider|Add0~42 .lut_mask = 16'h3C3F;
defparam \divider|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N22
fiftyfivenm_lcell_comb \divider|count~2 (
// Equation(s):
// \divider|count~2_combout  = (!\divider|Equal0~7_combout  & \divider|Add0~42_combout )

	.dataa(gnd),
	.datab(\divider|Equal0~7_combout ),
	.datac(gnd),
	.datad(\divider|Add0~42_combout ),
	.cin(gnd),
	.combout(\divider|count~2_combout ),
	.cout());
// synopsys translate_off
defparam \divider|count~2 .lut_mask = 16'h3300;
defparam \divider|count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N23
dffeas \divider|count[21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|count~2_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[21] .is_wysiwyg = "true";
defparam \divider|count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N20
fiftyfivenm_lcell_comb \divider|Add0~44 (
// Equation(s):
// \divider|Add0~44_combout  = (\divider|count [22] & (\divider|Add0~43  $ (GND))) # (!\divider|count [22] & (!\divider|Add0~43  & VCC))
// \divider|Add0~45  = CARRY((\divider|count [22] & !\divider|Add0~43 ))

	.dataa(gnd),
	.datab(\divider|count [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~43 ),
	.combout(\divider|Add0~44_combout ),
	.cout(\divider|Add0~45 ));
// synopsys translate_off
defparam \divider|Add0~44 .lut_mask = 16'hC30C;
defparam \divider|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N20
fiftyfivenm_lcell_comb \divider|count~1 (
// Equation(s):
// \divider|count~1_combout  = (\divider|Add0~44_combout  & !\divider|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\divider|Add0~44_combout ),
	.datad(\divider|Equal0~7_combout ),
	.cin(gnd),
	.combout(\divider|count~1_combout ),
	.cout());
// synopsys translate_off
defparam \divider|count~1 .lut_mask = 16'h00F0;
defparam \divider|count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N21
dffeas \divider|count[22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|count~1_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[22] .is_wysiwyg = "true";
defparam \divider|count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N22
fiftyfivenm_lcell_comb \divider|Add0~46 (
// Equation(s):
// \divider|Add0~46_combout  = (\divider|count [23] & (!\divider|Add0~45 )) # (!\divider|count [23] & ((\divider|Add0~45 ) # (GND)))
// \divider|Add0~47  = CARRY((!\divider|Add0~45 ) # (!\divider|count [23]))

	.dataa(\divider|count [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\divider|Add0~45 ),
	.combout(\divider|Add0~46_combout ),
	.cout(\divider|Add0~47 ));
// synopsys translate_off
defparam \divider|Add0~46 .lut_mask = 16'h5A5F;
defparam \divider|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y48_N23
dffeas \divider|count[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|Add0~46_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[23] .is_wysiwyg = "true";
defparam \divider|count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y48_N24
fiftyfivenm_lcell_comb \divider|Add0~48 (
// Equation(s):
// \divider|Add0~48_combout  = \divider|Add0~47  $ (!\divider|count [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\divider|count [24]),
	.cin(\divider|Add0~47 ),
	.combout(\divider|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \divider|Add0~48 .lut_mask = 16'hF00F;
defparam \divider|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N12
fiftyfivenm_lcell_comb \divider|count~0 (
// Equation(s):
// \divider|count~0_combout  = (!\divider|Equal0~7_combout  & \divider|Add0~48_combout )

	.dataa(gnd),
	.datab(\divider|Equal0~7_combout ),
	.datac(gnd),
	.datad(\divider|Add0~48_combout ),
	.cin(gnd),
	.combout(\divider|count~0_combout ),
	.cout());
// synopsys translate_off
defparam \divider|count~0 .lut_mask = 16'h3300;
defparam \divider|count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N13
dffeas \divider|count[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|count~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \divider|count[24] .is_wysiwyg = "true";
defparam \divider|count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N4
fiftyfivenm_lcell_comb \divider|Equal0~0 (
// Equation(s):
// \divider|Equal0~0_combout  = (\divider|count [24] & (\divider|count [22] & (\divider|count [21] & !\divider|count [23])))

	.dataa(\divider|count [24]),
	.datab(\divider|count [22]),
	.datac(\divider|count [21]),
	.datad(\divider|count [23]),
	.cin(gnd),
	.combout(\divider|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \divider|Equal0~0 .lut_mask = 16'h0080;
defparam \divider|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N30
fiftyfivenm_lcell_comb \divider|Equal0~1 (
// Equation(s):
// \divider|Equal0~1_combout  = (\divider|count [19] & (!\divider|count [17] & (\divider|count [20] & \divider|count [18])))

	.dataa(\divider|count [19]),
	.datab(\divider|count [17]),
	.datac(\divider|count [20]),
	.datad(\divider|count [18]),
	.cin(gnd),
	.combout(\divider|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \divider|Equal0~1 .lut_mask = 16'h2000;
defparam \divider|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N28
fiftyfivenm_lcell_comb \divider|Equal0~3 (
// Equation(s):
// \divider|Equal0~3_combout  = (!\divider|count [10] & (\divider|count [12] & (!\divider|count [9] & \divider|count [11])))

	.dataa(\divider|count [10]),
	.datab(\divider|count [12]),
	.datac(\divider|count [9]),
	.datad(\divider|count [11]),
	.cin(gnd),
	.combout(\divider|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \divider|Equal0~3 .lut_mask = 16'h0400;
defparam \divider|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N24
fiftyfivenm_lcell_comb \divider|Equal0~4 (
// Equation(s):
// \divider|Equal0~4_combout  = (\divider|Equal0~2_combout  & (\divider|Equal0~0_combout  & (\divider|Equal0~1_combout  & \divider|Equal0~3_combout )))

	.dataa(\divider|Equal0~2_combout ),
	.datab(\divider|Equal0~0_combout ),
	.datac(\divider|Equal0~1_combout ),
	.datad(\divider|Equal0~3_combout ),
	.cin(gnd),
	.combout(\divider|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \divider|Equal0~4 .lut_mask = 16'h8000;
defparam \divider|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N16
fiftyfivenm_lcell_comb \divider|Equal0~7 (
// Equation(s):
// \divider|Equal0~7_combout  = (\divider|Equal0~5_combout  & (\divider|count [0] & (\divider|Equal0~6_combout  & \divider|Equal0~4_combout )))

	.dataa(\divider|Equal0~5_combout ),
	.datab(\divider|count [0]),
	.datac(\divider|Equal0~6_combout ),
	.datad(\divider|Equal0~4_combout ),
	.cin(gnd),
	.combout(\divider|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \divider|Equal0~7 .lut_mask = 16'h8000;
defparam \divider|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N18
fiftyfivenm_lcell_comb \divider|clk_div~0 (
// Equation(s):
// \divider|clk_div~0_combout  = \divider|clk_div~q  $ (\divider|Equal0~7_combout )

	.dataa(\divider|clk_div~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\divider|Equal0~7_combout ),
	.cin(gnd),
	.combout(\divider|clk_div~0_combout ),
	.cout());
// synopsys translate_off
defparam \divider|clk_div~0 .lut_mask = 16'h55AA;
defparam \divider|clk_div~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y48_N14
fiftyfivenm_lcell_comb \divider|clk_div~feeder (
// Equation(s):
// \divider|clk_div~feeder_combout  = \divider|clk_div~0_combout 

	.dataa(gnd),
	.datab(\divider|clk_div~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\divider|clk_div~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \divider|clk_div~feeder .lut_mask = 16'hCCCC;
defparam \divider|clk_div~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y48_N15
dffeas \divider|clk_div (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\divider|clk_div~feeder_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\divider|clk_div~q ),
	.prn(vcc));
// synopsys translate_off
defparam \divider|clk_div .is_wysiwyg = "true";
defparam \divider|clk_div .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G13
fiftyfivenm_clkctrl \divider|clk_div~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\divider|clk_div~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\divider|clk_div~clkctrl_outclk ));
// synopsys translate_off
defparam \divider|clk_div~clkctrl .clock_type = "global clock";
defparam \divider|clk_div~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X64_Y53_N18
fiftyfivenm_lcell_comb \counter[0]~6 (
// Equation(s):
// \counter[0]~6_combout  = counter[0] $ (VCC)
// \counter[0]~7  = CARRY(counter[0])

	.dataa(gnd),
	.datab(counter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\counter[0]~6_combout ),
	.cout(\counter[0]~7 ));
// synopsys translate_off
defparam \counter[0]~6 .lut_mask = 16'h33CC;
defparam \counter[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y54_N1
fiftyfivenm_io_ibuf \count[2]~input (
	.i(count[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\count[2]~input_o ));
// synopsys translate_off
defparam \count[2]~input .bus_hold = "false";
defparam \count[2]~input .listen_to_nsleep_signal = "false";
defparam \count[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y54_N1
fiftyfivenm_io_ibuf \count[3]~input (
	.i(count[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\count[3]~input_o ));
// synopsys translate_off
defparam \count[3]~input .bus_hold = "false";
defparam \count[3]~input .listen_to_nsleep_signal = "false";
defparam \count[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N4
fiftyfivenm_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = \count[3]~input_o  $ (counter[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\count[3]~input_o ),
	.datad(counter[3]),
	.cin(gnd),
	.combout(\LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~1 .lut_mask = 16'h0FF0;
defparam \LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X54_Y54_N15
fiftyfivenm_io_ibuf \count[0]~input (
	.i(count[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\count[0]~input_o ));
// synopsys translate_off
defparam \count[0]~input .bus_hold = "false";
defparam \count[0]~input .listen_to_nsleep_signal = "false";
defparam \count[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y54_N29
fiftyfivenm_io_ibuf \count[1]~input (
	.i(count[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\count[1]~input_o ));
// synopsys translate_off
defparam \count[1]~input .bus_hold = "false";
defparam \count[1]~input .listen_to_nsleep_signal = "false";
defparam \count[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X64_Y53_N4
fiftyfivenm_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (\count[1]~input_o  & (!\count[0]~input_o  & (counter[0] & counter[1]))) # (!\count[1]~input_o  & ((counter[1]) # ((!\count[0]~input_o  & counter[0]))))

	.dataa(\count[0]~input_o ),
	.datab(counter[0]),
	.datac(\count[1]~input_o ),
	.datad(counter[1]),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h4F04;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N2
fiftyfivenm_lcell_comb \LessThan0~2 (
// Equation(s):
// \LessThan0~2_combout  = (!\LessThan0~1_combout  & ((\count[2]~input_o  & (counter[2] & \LessThan0~0_combout )) # (!\count[2]~input_o  & ((counter[2]) # (\LessThan0~0_combout )))))

	.dataa(\count[2]~input_o ),
	.datab(counter[2]),
	.datac(\LessThan0~1_combout ),
	.datad(\LessThan0~0_combout ),
	.cin(gnd),
	.combout(\LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~2 .lut_mask = 16'h0D04;
defparam \LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N24
fiftyfivenm_lcell_comb \LessThan0~3 (
// Equation(s):
// \LessThan0~3_combout  = (counter[4]) # ((!\count[3]~input_o  & counter[3]))

	.dataa(\count[3]~input_o ),
	.datab(gnd),
	.datac(counter[3]),
	.datad(counter[4]),
	.cin(gnd),
	.combout(\LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~3 .lut_mask = 16'hFF50;
defparam \LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N26
fiftyfivenm_lcell_comb \flag~1 (
// Equation(s):
// \flag~1_combout  = (\flag~q ) # ((\current_state.SUM~q  & ((\LessThan0~2_combout ) # (\LessThan0~3_combout ))))

	.dataa(\current_state.SUM~q ),
	.datab(\LessThan0~2_combout ),
	.datac(\flag~q ),
	.datad(\LessThan0~3_combout ),
	.cin(gnd),
	.combout(\flag~1_combout ),
	.cout());
// synopsys translate_off
defparam \flag~1 .lut_mask = 16'hFAF8;
defparam \flag~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N27
dffeas flag(
	.clk(\divider|clk_div~clkctrl_outclk ),
	.d(\flag~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\current_state.IDLE~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\flag~q ),
	.prn(vcc));
// synopsys translate_off
defparam flag.is_wysiwyg = "true";
defparam flag.power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X51_Y54_N29
fiftyfivenm_io_ibuf \enable~input (
	.i(enable),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\enable~input_o ));
// synopsys translate_off
defparam \enable~input .bus_hold = "false";
defparam \enable~input .listen_to_nsleep_signal = "false";
defparam \enable~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N30
fiftyfivenm_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\flag~q  & (\enable~input_o  & ((!\current_state.IDLE~q )))) # (!\flag~q  & ((\current_state.SUM~q ) # ((\enable~input_o  & !\current_state.IDLE~q ))))

	.dataa(\flag~q ),
	.datab(\enable~input_o ),
	.datac(\current_state.SUM~q ),
	.datad(\current_state.IDLE~q ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h50DC;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N31
dffeas \current_state.SUM (
	.clk(\divider|clk_div~clkctrl_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.SUM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.SUM .is_wysiwyg = "true";
defparam \current_state.SUM .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N28
fiftyfivenm_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\current_state.SUM~q ) # (\enable~input_o )

	.dataa(\current_state.SUM~q ),
	.datab(gnd),
	.datac(\enable~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hFAFA;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N29
dffeas \current_state.IDLE (
	.clk(\divider|clk_div~clkctrl_outclk ),
	.d(\Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\rst_a_p~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\current_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \current_state.IDLE .is_wysiwyg = "true";
defparam \current_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N6
fiftyfivenm_lcell_comb \sum[6]~10 (
// Equation(s):
// \sum[6]~10_combout  = ((\current_state.SUM~q  & (!\LessThan0~3_combout  & !\LessThan0~2_combout ))) # (!\current_state.IDLE~q )

	.dataa(\current_state.SUM~q ),
	.datab(\LessThan0~3_combout ),
	.datac(\current_state.IDLE~q ),
	.datad(\LessThan0~2_combout ),
	.cin(gnd),
	.combout(\sum[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \sum[6]~10 .lut_mask = 16'h0F2F;
defparam \sum[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X64_Y53_N19
dffeas \counter[0] (
	.clk(\divider|clk_div~clkctrl_outclk ),
	.d(\counter[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\current_state.IDLE~q ),
	.sload(gnd),
	.ena(\sum[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[0] .is_wysiwyg = "true";
defparam \counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y53_N20
fiftyfivenm_lcell_comb \counter[1]~8 (
// Equation(s):
// \counter[1]~8_combout  = (counter[1] & (!\counter[0]~7 )) # (!counter[1] & ((\counter[0]~7 ) # (GND)))
// \counter[1]~9  = CARRY((!\counter[0]~7 ) # (!counter[1]))

	.dataa(gnd),
	.datab(counter[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[0]~7 ),
	.combout(\counter[1]~8_combout ),
	.cout(\counter[1]~9 ));
// synopsys translate_off
defparam \counter[1]~8 .lut_mask = 16'h3C3F;
defparam \counter[1]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y53_N21
dffeas \counter[1] (
	.clk(\divider|clk_div~clkctrl_outclk ),
	.d(\counter[1]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\current_state.IDLE~q ),
	.sload(gnd),
	.ena(\sum[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[1] .is_wysiwyg = "true";
defparam \counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y53_N22
fiftyfivenm_lcell_comb \counter[2]~10 (
// Equation(s):
// \counter[2]~10_combout  = (counter[2] & (\counter[1]~9  $ (GND))) # (!counter[2] & (!\counter[1]~9  & VCC))
// \counter[2]~11  = CARRY((counter[2] & !\counter[1]~9 ))

	.dataa(counter[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[1]~9 ),
	.combout(\counter[2]~10_combout ),
	.cout(\counter[2]~11 ));
// synopsys translate_off
defparam \counter[2]~10 .lut_mask = 16'hA50A;
defparam \counter[2]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y53_N23
dffeas \counter[2] (
	.clk(\divider|clk_div~clkctrl_outclk ),
	.d(\counter[2]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\current_state.IDLE~q ),
	.sload(gnd),
	.ena(\sum[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[2] .is_wysiwyg = "true";
defparam \counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y53_N24
fiftyfivenm_lcell_comb \counter[3]~12 (
// Equation(s):
// \counter[3]~12_combout  = (counter[3] & (!\counter[2]~11 )) # (!counter[3] & ((\counter[2]~11 ) # (GND)))
// \counter[3]~13  = CARRY((!\counter[2]~11 ) # (!counter[3]))

	.dataa(counter[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter[2]~11 ),
	.combout(\counter[3]~12_combout ),
	.cout(\counter[3]~13 ));
// synopsys translate_off
defparam \counter[3]~12 .lut_mask = 16'h5A5F;
defparam \counter[3]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N0
fiftyfivenm_lcell_comb \counter[3]~feeder (
// Equation(s):
// \counter[3]~feeder_combout  = \counter[3]~12_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\counter[3]~12_combout ),
	.cin(gnd),
	.combout(\counter[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \counter[3]~feeder .lut_mask = 16'hFF00;
defparam \counter[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N1
dffeas \counter[3] (
	.clk(\divider|clk_div~clkctrl_outclk ),
	.d(\counter[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\current_state.IDLE~q ),
	.sload(gnd),
	.ena(\sum[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[3] .is_wysiwyg = "true";
defparam \counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y53_N26
fiftyfivenm_lcell_comb \counter[4]~14 (
// Equation(s):
// \counter[4]~14_combout  = counter[4] $ (!\counter[3]~13 )

	.dataa(counter[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\counter[3]~13 ),
	.combout(\counter[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \counter[4]~14 .lut_mask = 16'hA5A5;
defparam \counter[4]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X64_Y53_N27
dffeas \counter[4] (
	.clk(\divider|clk_div~clkctrl_outclk ),
	.d(\counter[4]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\current_state.IDLE~q ),
	.sload(gnd),
	.ena(\sum[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter[4] .is_wysiwyg = "true";
defparam \counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N8
fiftyfivenm_lcell_comb \sum[0]~8 (
// Equation(s):
// \sum[0]~8_combout  = (sum[0] & (counter[0] $ (VCC))) # (!sum[0] & (counter[0] & VCC))
// \sum[0]~9  = CARRY((sum[0] & counter[0]))

	.dataa(sum[0]),
	.datab(counter[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\sum[0]~8_combout ),
	.cout(\sum[0]~9 ));
// synopsys translate_off
defparam \sum[0]~8 .lut_mask = 16'h6688;
defparam \sum[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y53_N9
dffeas \sum[0] (
	.clk(\divider|clk_div~clkctrl_outclk ),
	.d(\sum[0]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\current_state.IDLE~q ),
	.sload(gnd),
	.ena(\sum[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[0]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[0] .is_wysiwyg = "true";
defparam \sum[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N10
fiftyfivenm_lcell_comb \sum[1]~11 (
// Equation(s):
// \sum[1]~11_combout  = (counter[1] & ((sum[1] & (\sum[0]~9  & VCC)) # (!sum[1] & (!\sum[0]~9 )))) # (!counter[1] & ((sum[1] & (!\sum[0]~9 )) # (!sum[1] & ((\sum[0]~9 ) # (GND)))))
// \sum[1]~12  = CARRY((counter[1] & (!sum[1] & !\sum[0]~9 )) # (!counter[1] & ((!\sum[0]~9 ) # (!sum[1]))))

	.dataa(counter[1]),
	.datab(sum[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[0]~9 ),
	.combout(\sum[1]~11_combout ),
	.cout(\sum[1]~12 ));
// synopsys translate_off
defparam \sum[1]~11 .lut_mask = 16'h9617;
defparam \sum[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y53_N11
dffeas \sum[1] (
	.clk(\divider|clk_div~clkctrl_outclk ),
	.d(\sum[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\current_state.IDLE~q ),
	.sload(gnd),
	.ena(\sum[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[1]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[1] .is_wysiwyg = "true";
defparam \sum[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N12
fiftyfivenm_lcell_comb \sum[2]~13 (
// Equation(s):
// \sum[2]~13_combout  = ((sum[2] $ (counter[2] $ (!\sum[1]~12 )))) # (GND)
// \sum[2]~14  = CARRY((sum[2] & ((counter[2]) # (!\sum[1]~12 ))) # (!sum[2] & (counter[2] & !\sum[1]~12 )))

	.dataa(sum[2]),
	.datab(counter[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[1]~12 ),
	.combout(\sum[2]~13_combout ),
	.cout(\sum[2]~14 ));
// synopsys translate_off
defparam \sum[2]~13 .lut_mask = 16'h698E;
defparam \sum[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y53_N13
dffeas \sum[2] (
	.clk(\divider|clk_div~clkctrl_outclk ),
	.d(\sum[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\current_state.IDLE~q ),
	.sload(gnd),
	.ena(\sum[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[2]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[2] .is_wysiwyg = "true";
defparam \sum[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N14
fiftyfivenm_lcell_comb \sum[3]~15 (
// Equation(s):
// \sum[3]~15_combout  = (counter[3] & ((sum[3] & (\sum[2]~14  & VCC)) # (!sum[3] & (!\sum[2]~14 )))) # (!counter[3] & ((sum[3] & (!\sum[2]~14 )) # (!sum[3] & ((\sum[2]~14 ) # (GND)))))
// \sum[3]~16  = CARRY((counter[3] & (!sum[3] & !\sum[2]~14 )) # (!counter[3] & ((!\sum[2]~14 ) # (!sum[3]))))

	.dataa(counter[3]),
	.datab(sum[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[2]~14 ),
	.combout(\sum[3]~15_combout ),
	.cout(\sum[3]~16 ));
// synopsys translate_off
defparam \sum[3]~15 .lut_mask = 16'h9617;
defparam \sum[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y53_N15
dffeas \sum[3] (
	.clk(\divider|clk_div~clkctrl_outclk ),
	.d(\sum[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\current_state.IDLE~q ),
	.sload(gnd),
	.ena(\sum[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[3]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[3] .is_wysiwyg = "true";
defparam \sum[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N16
fiftyfivenm_lcell_comb \sum[4]~17 (
// Equation(s):
// \sum[4]~17_combout  = ((sum[4] $ (counter[4] $ (!\sum[3]~16 )))) # (GND)
// \sum[4]~18  = CARRY((sum[4] & ((counter[4]) # (!\sum[3]~16 ))) # (!sum[4] & (counter[4] & !\sum[3]~16 )))

	.dataa(sum[4]),
	.datab(counter[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[3]~16 ),
	.combout(\sum[4]~17_combout ),
	.cout(\sum[4]~18 ));
// synopsys translate_off
defparam \sum[4]~17 .lut_mask = 16'h698E;
defparam \sum[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y53_N17
dffeas \sum[4] (
	.clk(\divider|clk_div~clkctrl_outclk ),
	.d(\sum[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\current_state.IDLE~q ),
	.sload(gnd),
	.ena(\sum[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[4]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[4] .is_wysiwyg = "true";
defparam \sum[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N18
fiftyfivenm_lcell_comb \sum[5]~19 (
// Equation(s):
// \sum[5]~19_combout  = (sum[5] & (!\sum[4]~18 )) # (!sum[5] & ((\sum[4]~18 ) # (GND)))
// \sum[5]~20  = CARRY((!\sum[4]~18 ) # (!sum[5]))

	.dataa(gnd),
	.datab(sum[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[4]~18 ),
	.combout(\sum[5]~19_combout ),
	.cout(\sum[5]~20 ));
// synopsys translate_off
defparam \sum[5]~19 .lut_mask = 16'h3C3F;
defparam \sum[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y53_N19
dffeas \sum[5] (
	.clk(\divider|clk_div~clkctrl_outclk ),
	.d(\sum[5]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\current_state.IDLE~q ),
	.sload(gnd),
	.ena(\sum[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[5]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[5] .is_wysiwyg = "true";
defparam \sum[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N20
fiftyfivenm_lcell_comb \sum[6]~21 (
// Equation(s):
// \sum[6]~21_combout  = (sum[6] & (\sum[5]~20  $ (GND))) # (!sum[6] & (!\sum[5]~20  & VCC))
// \sum[6]~22  = CARRY((sum[6] & !\sum[5]~20 ))

	.dataa(gnd),
	.datab(sum[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\sum[5]~20 ),
	.combout(\sum[6]~21_combout ),
	.cout(\sum[6]~22 ));
// synopsys translate_off
defparam \sum[6]~21 .lut_mask = 16'hC30C;
defparam \sum[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y53_N21
dffeas \sum[6] (
	.clk(\divider|clk_div~clkctrl_outclk ),
	.d(\sum[6]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\current_state.IDLE~q ),
	.sload(gnd),
	.ena(\sum[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[6]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[6] .is_wysiwyg = "true";
defparam \sum[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N0
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = sum[5] $ (VCC)
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(sum[5])

	.dataa(sum[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N2
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (sum[6] & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!sum[6] & (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!sum[6] & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(sum[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y53_N22
fiftyfivenm_lcell_comb \sum[7]~23 (
// Equation(s):
// \sum[7]~23_combout  = sum[7] $ (\sum[6]~22 )

	.dataa(sum[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\sum[6]~22 ),
	.combout(\sum[7]~23_combout ),
	.cout());
// synopsys translate_off
defparam \sum[7]~23 .lut_mask = 16'h5A5A;
defparam \sum[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y53_N23
dffeas \sum[7] (
	.clk(\divider|clk_div~clkctrl_outclk ),
	.d(\sum[7]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\current_state.IDLE~q ),
	.sload(gnd),
	.ena(\sum[6]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(sum[7]),
	.prn(vcc));
// synopsys translate_off
defparam \sum[7] .is_wysiwyg = "true";
defparam \sum[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N4
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (sum[7] & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!sum[7] & (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((sum[7] & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(gnd),
	.datab(sum[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N6
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N12
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~36_combout  = (sum[7] & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(sum[7]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N10
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~37_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N26
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~39_combout  = (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N28
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~38_combout  = (sum[6] & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(sum[6]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N30
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  = (sum[5] & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(sum[5]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N8
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h5500;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N16
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[15]~42_combout  = (sum[4] & \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(sum[4]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N14
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[15]~43_combout  = (sum[4] & !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(sum[4]),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N16
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[15]~43_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N18
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[16]~41_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[16]~41_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[16]~40_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N20
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[17]~38_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[17]~38_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N22
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[18]~36_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[18]~37_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y52_N24
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N30
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[23]~67 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[23]~67_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((sum[6]))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(sum[6]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~67 .lut_mask = 16'hC088;
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N2
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[23]~44_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N0
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[22]~45_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h3300;
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N28
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[22]~68 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[22]~68_combout  = (\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (sum[5])) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(sum[5]),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~68 .lut_mask = 16'hD800;
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N22
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h3300;
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N20
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  = (sum[4] & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(sum[4]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N26
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[20]~49_combout  = (sum[3] & !\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(sum[3]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h00F0;
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N24
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[20]~48_combout  = (sum[3] & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(sum[3]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N6
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[20]~48_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N8
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[21]~46_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[21]~46_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[21]~47_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N10
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[22]~68_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[22]~68_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N12
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[23]~67_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[23]~44_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[23]~67_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N14
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N22
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N24
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & sum[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(sum[3]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N26
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[25]~55_combout  = (sum[2] & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(sum[2]),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h0A0A;
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N4
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[25]~54_combout  = (sum[2] & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(sum[2]),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hA0A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N12
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[25]~54_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N14
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[26]~52_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[26]~52_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[26]~53_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N4
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[28]~65 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[28]~65_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ) # 
// ((!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[22]~68_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~65 .lut_mask = 16'hB0A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N8
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[28]~50_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h3030;
defparam \Mod0|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N10
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~51_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h0C0C;
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y52_N18
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[27]~69 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~69_combout  = (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (sum[4])) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout )))))

	.dataa(sum[4]),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~69 .lut_mask = 16'hB080;
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N16
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[27]~69_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[27]~69_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N18
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[28]~65_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[28]~50_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[28]~65_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N20
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N30
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[32]~59 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~59_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~59 .lut_mask = 16'h0C0C;
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N28
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[32]~70 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~70_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((sum[3]))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(sum[3]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~70 .lut_mask = 16'hC808;
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N12
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[31]~60 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & sum[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(sum[2]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~60 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N14
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[31]~61 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~61 .lut_mask = 16'h0C0C;
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N16
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[30]~56 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[30]~56_combout  = (sum[1] & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(sum[1]),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~56 .lut_mask = 16'hA0A0;
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N18
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[30]~57 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[30]~57_combout  = (sum[1] & !\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(sum[1]),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~57 .lut_mask = 16'h0A0A;
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N20
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[30]~57_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[30]~56_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[30]~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N22
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[31]~61_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[31]~61_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[31]~60_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[31]~61_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N24
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & (((\Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[32]~70_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[32]~70_combout )))))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y52_N30
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[33]~66 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[33]~66_combout  = (\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ) # 
// ((\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[27]~69_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~66 .lut_mask = 16'hAA08;
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N8
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[33]~58 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[33]~58_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~58 .lut_mask = 16'h0F00;
defparam \Mod0|auto_generated|divider|divider|StageOut[33]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N26
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[33]~66_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[33]~58_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[33]~66_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[33]~58_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N28
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N0
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[38]~64 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[32]~70_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[32]~59_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[32]~70_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~64 .lut_mask = 16'hEEE2;
defparam \Mod0|auto_generated|divider|divider|StageOut[38]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N10
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[37]~63 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[31]~60_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[31]~61_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[31]~60_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~63 .lut_mask = 16'hFCB8;
defparam \Mod0|auto_generated|divider|divider|StageOut[37]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y52_N4
fiftyfivenm_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[36]~62 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & (sum[1])) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & 
// ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout )))

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datac(sum[1]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~62 .lut_mask = 16'hF3C0;
defparam \Mod0|auto_generated|divider|divider|StageOut[36]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N24
fiftyfivenm_lcell_comb \uni|WideOr6~0 (
// Equation(s):
// \uni|WideOr6~0_combout  = (sum[0] & ((\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  $ (\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout )))) # (!sum[0] & 
// ((\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  $ (\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(sum[0]),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cin(gnd),
	.combout(\uni|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \uni|WideOr6~0 .lut_mask = 16'hBFE6;
defparam \uni|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N10
fiftyfivenm_lcell_comb \uni|WideOr5~0 (
// Equation(s):
// \uni|WideOr5~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (sum[0] & (\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  $ (\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & ((sum[0]) # (\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(sum[0]),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cin(gnd),
	.combout(\uni|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \uni|WideOr5~0 .lut_mask = 16'h5190;
defparam \uni|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N20
fiftyfivenm_lcell_comb \uni|WideOr4~0 (
// Equation(s):
// \uni|WideOr4~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & ((sum[0])))) # (!\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & 
// ((\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout )) # (!\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & ((sum[0])))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(sum[0]),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cin(gnd),
	.combout(\uni|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \uni|WideOr4~0 .lut_mask = 16'h5074;
defparam \uni|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N22
fiftyfivenm_lcell_comb \uni|WideOr3~0 (
// Equation(s):
// \uni|WideOr3~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & ((sum[0]))) # (!\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & !sum[0])))) # (!\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  $ (sum[0]))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(sum[0]),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cin(gnd),
	.combout(\uni|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \uni|WideOr3~0 .lut_mask = 16'hC214;
defparam \uni|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N12
fiftyfivenm_lcell_comb \uni|WideOr2~0 (
// Equation(s):
// \uni|WideOr2~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & (\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ) # (!sum[0])))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (!sum[0] & \Mod0|auto_generated|divider|divider|StageOut[36]~62_combout )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(sum[0]),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cin(gnd),
	.combout(\uni|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \uni|WideOr2~0 .lut_mask = 16'h8908;
defparam \uni|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N26
fiftyfivenm_lcell_comb \uni|WideOr1~0 (
// Equation(s):
// \uni|WideOr1~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & ((sum[0] & ((\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ))) # (!sum[0] & (\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & (\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  & (sum[0] $ (\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(sum[0]),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cin(gnd),
	.combout(\uni|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \uni|WideOr1~0 .lut_mask = 16'hAC48;
defparam \uni|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y53_N16
fiftyfivenm_lcell_comb \uni|WideOr0~0 (
// Equation(s):
// \uni|WideOr0~0_combout  = (\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & (sum[0] & (\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  $ (\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout  & (\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout  $ (sum[0]))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[38]~64_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[37]~63_combout ),
	.datac(sum[0]),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[36]~62_combout ),
	.cin(gnd),
	.combout(\uni|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uni|WideOr0~0 .lut_mask = 16'h2094;
defparam \uni|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N20
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout  = sum[5] $ (VCC)
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  = CARRY(sum[5])

	.dataa(sum[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .lut_mask = 16'h55AA;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N22
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  = (sum[6] & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1  & VCC)) # (!sum[6] & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  = CARRY((!sum[6] & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ))

	.dataa(sum[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .lut_mask = 16'hA505;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N24
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout  = (sum[7] & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  $ (GND))) # (!sum[7] & (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3  & VCC))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5  = CARRY((sum[7] & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ))

	.dataa(sum[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .lut_mask = 16'hA50A;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N26
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  = !\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .lut_mask = 16'h0F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N10
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~37 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~37_combout  = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~37 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y51_N20
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~36 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~36_combout  = (sum[7] & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(sum[7]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~36 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N30
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~39 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~39_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~39 .lut_mask = 16'h0A0A;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N28
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~38 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~38_combout  = (sum[6] & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(sum[6]),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~38 .lut_mask = 16'hA0A0;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N12
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~40 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~40_combout  = (sum[5] & \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(sum[5]),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~40 .lut_mask = 16'hA0A0;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N18
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~41 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~41_combout  = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~41 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y51_N20
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[15]~42 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[15]~42_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & sum[4])

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(sum[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[15]~42 .lut_mask = 16'hC0C0;
defparam \Div0|auto_generated|divider|divider|StageOut[15]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N24
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[15]~43 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[15]~43_combout  = (sum[4] & !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout )

	.dataa(sum[4]),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[15]~43 .lut_mask = 16'h0A0A;
defparam \Div0|auto_generated|divider|divider|StageOut[15]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N0
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  = (((\Div0|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\Div0|auto_generated|divider|divider|StageOut[15]~43_combout )))
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  = CARRY((\Div0|auto_generated|divider|divider|StageOut[15]~42_combout ) # (\Div0|auto_generated|divider|divider|StageOut[15]~43_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[15]~42_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[15]~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N2
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (((\Div0|auto_generated|divider|divider|StageOut[16]~40_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[16]~41_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1  & (!\Div0|auto_generated|divider|divider|StageOut[16]~40_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[16]~41_combout )))
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[16]~40_combout  & (!\Div0|auto_generated|divider|divider|StageOut[16]~41_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[16]~40_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[16]~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N4
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & (((\Div0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[17]~38_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((((\Div0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[17]~38_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3  & ((\Div0|auto_generated|divider|divider|StageOut[17]~39_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[17]~38_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[17]~39_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[17]~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N6
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[18]~37_combout  & (!\Div0|auto_generated|divider|divider|StageOut[18]~36_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[18]~37_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[18]~36_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N8
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_4_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N16
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[23]~64 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[23]~64_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((sum[6]))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~2_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datac(sum[6]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[23]~64 .lut_mask = 16'hE200;
defparam \Div0|auto_generated|divider|divider|StageOut[23]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N20
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[23]~44 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[23]~44_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout  & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[3]~4_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[23]~44 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[23]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y50_N14
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[22]~65 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~65_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & ((sum[5]))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~0_combout ),
	.datac(sum[5]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~65 .lut_mask = 16'hE400;
defparam \Div0|auto_generated|divider|divider|StageOut[22]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N30
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[22]~45 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~45_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~45 .lut_mask = 16'h00AA;
defparam \Div0|auto_generated|divider|divider|StageOut[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N26
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[21]~47 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[21]~47_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout  & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[21]~47 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[21]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N4
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[21]~46 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[21]~46_combout  = (sum[4] & \Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(sum[4]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[21]~46 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[21]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N24
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~49 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~49_combout  = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & sum[3])

	.dataa(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(sum[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~49 .lut_mask = 16'h5050;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N8
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~48 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~48_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & sum[3])

	.dataa(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(sum[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~48 .lut_mask = 16'hA0A0;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N10
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  = (((\Div0|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\Div0|auto_generated|divider|divider|StageOut[20]~48_combout )))
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  = CARRY((\Div0|auto_generated|divider|divider|StageOut[20]~49_combout ) # (\Div0|auto_generated|divider|divider|StageOut[20]~48_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[20]~49_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[20]~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N12
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (((\Div0|auto_generated|divider|divider|StageOut[21]~47_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[21]~46_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1  & (!\Div0|auto_generated|divider|divider|StageOut[21]~47_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[21]~46_combout )))
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[21]~47_combout  & (!\Div0|auto_generated|divider|divider|StageOut[21]~46_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[21]~47_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[21]~46_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N14
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & (((\Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[22]~45_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((((\Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[22]~45_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3  & ((\Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[22]~45_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[22]~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N16
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[23]~64_combout  & (!\Div0|auto_generated|divider|divider|StageOut[23]~44_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[23]~64_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[23]~44_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N18
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_5_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N2
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  $ (GND)
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY(!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'hCC33;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N4
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )) # 
// (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & VCC))
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'h5A0A;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N6
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & VCC)) # 
// (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3  $ (GND)))
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'h5A05;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N8
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h000F;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N10
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N28
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[28]~62 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[28]~62_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|StageOut[22]~65_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_4_result_int[2]~2_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|StageOut[22]~65_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[28]~62 .lut_mask = 16'hCC08;
defparam \Div0|auto_generated|divider|divider|StageOut[28]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N0
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[28]~50 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[28]~50_combout  = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[28]~50 .lut_mask = 16'h3300;
defparam \Div0|auto_generated|divider|divider|StageOut[28]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N26
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[27]~51 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~51_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~51 .lut_mask = 16'h00AA;
defparam \Div0|auto_generated|divider|divider|StageOut[27]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N0
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[27]~66 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~66_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & ((sum[4]))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & (\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_4_result_int[1]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(sum[4]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~66 .lut_mask = 16'hC088;
defparam \Div0|auto_generated|divider|divider|StageOut[27]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y51_N4
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[26]~52 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[26]~52_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & sum[3])

	.dataa(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(sum[3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[26]~52 .lut_mask = 16'hA0A0;
defparam \Div0|auto_generated|divider|divider|StageOut[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N6
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[26]~53 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[26]~53_combout  = (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout  & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[26]~53 .lut_mask = 16'h00AA;
defparam \Div0|auto_generated|divider|divider|StageOut[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y51_N28
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[25]~55 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[25]~55_combout  = (sum[2] & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(sum[2]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[25]~55 .lut_mask = 16'h00F0;
defparam \Div0|auto_generated|divider|divider|StageOut[25]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N28
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[25]~54 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[25]~54_combout  = (sum[2] & \Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(sum[2]),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[25]~54 .lut_mask = 16'hCC00;
defparam \Div0|auto_generated|divider|divider|StageOut[25]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N18
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  = (((\Div0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\Div0|auto_generated|divider|divider|StageOut[25]~54_combout )))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  = CARRY((\Div0|auto_generated|divider|divider|StageOut[25]~55_combout ) # (\Div0|auto_generated|divider|divider|StageOut[25]~54_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[25]~55_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[25]~54_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N20
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (((\Div0|auto_generated|divider|divider|StageOut[26]~52_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[26]~53_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1  & (!\Div0|auto_generated|divider|divider|StageOut[26]~52_combout  & 
// (!\Div0|auto_generated|divider|divider|StageOut[26]~53_combout )))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[26]~52_combout  & (!\Div0|auto_generated|divider|divider|StageOut[26]~53_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[26]~52_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[26]~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~1 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .lut_mask = 16'hE101;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N22
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & (((\Div0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[27]~66_combout )))) # (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((((\Div0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[27]~66_combout )))))
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3  & ((\Div0|auto_generated|divider|divider|StageOut[27]~51_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[27]~66_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[27]~51_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~3 ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N24
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[28]~62_combout  & (!\Div0|auto_generated|divider|divider|StageOut[28]~50_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[28]~62_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[28]~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~5 ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N26
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_6_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N8
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout  = !\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .lut_mask = 16'h0F0F;
defparam \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N26
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[30]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[30]~7_combout  = (!\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout )

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[0]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~7 .lut_mask = 16'h5050;
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N0
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[30]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[30]~6_combout  = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~6 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N10
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout  = (((\Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[30]~6_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .lut_mask = 16'h11EE;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N6
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[33]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[33]~0_combout  = (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout  & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~6_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~0 .lut_mask = 16'h0F00;
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N22
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[33]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[33]~1_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout  & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~1 .lut_mask = 16'h00AA;
defparam \Mod1|auto_generated|divider|divider|StageOut[33]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y50_N16
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[32]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~2_combout  = (!\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\Div0|auto_generated|divider|divider|add_sub_4_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~2 .lut_mask = 16'h5500;
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N24
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~3_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout  & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N30
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[31]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[31]~4_combout  = (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & \Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~4 .lut_mask = 16'h3300;
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N20
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[31]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  = (\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout  & !\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~5 .lut_mask = 16'h00AA;
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N12
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  & (((\Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3  & (!\Mod1|auto_generated|divider|divider|StageOut[31]~4_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[31]~4_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .lut_mask = 16'hE101;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N14
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & (((\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & ((((\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout )))))
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5  & ((\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~5 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .lut_mask = 16'hE10E;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N16
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[33]~0_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[33]~1_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[33]~0_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[33]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~7 ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 .lut_mask = 16'h0001;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N18
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~9_cout ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N28
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[36]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (((\Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[30]~7_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~2_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[30]~6_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[30]~7_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~9 .lut_mask = 16'hFCAA;
defparam \Mod1|auto_generated|divider|divider|StageOut[36]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N2
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[33]~63 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[33]~63_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|StageOut[27]~66_combout ) # 
// ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout  & !\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[27]~66_combout ),
	.datac(\Div0|auto_generated|divider|divider|add_sub_5_result_int[2]~2_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[33]~63 .lut_mask = 16'h88A8;
defparam \Div0|auto_generated|divider|divider|StageOut[33]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N4
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[33]~56 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[33]~56_combout  = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[33]~56 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[33]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N30
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[32]~57 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[32]~57_combout  = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[32]~57 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[32]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X64_Y50_N22
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[32]~67 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[32]~67_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & ((\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & ((sum[3]))) # 
// (!\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout  & (\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_5_result_int[1]~0_combout ),
	.datab(\Div0|auto_generated|divider|divider|add_sub_5_result_int[5]~8_combout ),
	.datac(sum[3]),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[32]~67 .lut_mask = 16'hE200;
defparam \Div0|auto_generated|divider|divider|StageOut[32]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N0
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[31]~58 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[31]~58_combout  = (sum[2] & \Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout )

	.dataa(gnd),
	.datab(sum[2]),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[31]~58 .lut_mask = 16'hC0C0;
defparam \Div0|auto_generated|divider|divider|StageOut[31]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N16
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[31]~59 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[31]~59_combout  = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & \Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(\Div0|auto_generated|divider|divider|add_sub_6_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[31]~59 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[31]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N28
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[30]~60 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[30]~60_combout  = (\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & sum[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(sum[1]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[30]~60 .lut_mask = 16'hF000;
defparam \Div0|auto_generated|divider|divider|StageOut[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N2
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|StageOut[30]~61 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[30]~61_combout  = (!\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout  & sum[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div0|auto_generated|divider|divider|add_sub_6_result_int[5]~8_combout ),
	.datad(sum[1]),
	.cin(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[30]~61 .lut_mask = 16'h0F00;
defparam \Div0|auto_generated|divider|divider|StageOut[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N6
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout  = CARRY((\Div0|auto_generated|divider|divider|StageOut[30]~60_combout ) # (\Div0|auto_generated|divider|divider|StageOut[30]~61_combout ))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[30]~60_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[30]~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N8
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[31]~58_combout  & (!\Div0|auto_generated|divider|divider|StageOut[31]~59_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[31]~58_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[31]~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[1]~1_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N10
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout  = CARRY((!\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout  & ((\Div0|auto_generated|divider|divider|StageOut[32]~57_combout ) # 
// (\Div0|auto_generated|divider|divider|StageOut[32]~67_combout ))))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[32]~57_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[32]~67_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[2]~3_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .lut_mask = 16'h000E;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N12
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout  = CARRY((!\Div0|auto_generated|divider|divider|StageOut[33]~63_combout  & (!\Div0|auto_generated|divider|divider|StageOut[33]~56_combout  & 
// !\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout )))

	.dataa(\Div0|auto_generated|divider|divider|StageOut[33]~63_combout ),
	.datab(\Div0|auto_generated|divider|divider|StageOut[33]~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[3]~5_cout ),
	.combout(),
	.cout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .lut_mask = 16'h0001;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y51_N14
fiftyfivenm_lcell_comb \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = \Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_7_result_int[4]~7_cout ),
	.combout(\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N12
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout  = !\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .lut_mask = 16'h00FF;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N18
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[35]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (!\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout )) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout )))

	.dataa(\Div0|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~0_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[35]~8 .lut_mask = 16'h5F50;
defparam \Mod1|auto_generated|divider|divider|StageOut[35]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N2
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[37]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ) # 
// ((\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[31]~4_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~4_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~10 .lut_mask = 16'hEEF0;
defparam \Mod1|auto_generated|divider|divider|StageOut[37]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y50_N4
fiftyfivenm_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[38]~11 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ) # 
// ((\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[32]~2_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~6_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~10_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[38]~11 .lut_mask = 16'hEEF0;
defparam \Mod1|auto_generated|divider|divider|StageOut[38]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N0
fiftyfivenm_lcell_comb \dec|WideOr6~0 (
// Equation(s):
// \dec|WideOr6~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  $ 
// (\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout )))) # (!\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  $ (\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.cin(gnd),
	.combout(\dec|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dec|WideOr6~0 .lut_mask = 16'hEF7A;
defparam \dec|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N10
fiftyfivenm_lcell_comb \dec|WideOr5~0 (
// Equation(s):
// \dec|WideOr5~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout )))) # (!\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & (\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  $ (!\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.cin(gnd),
	.combout(\dec|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dec|WideOr5~0 .lut_mask = 16'h408E;
defparam \dec|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N20
fiftyfivenm_lcell_comb \dec|WideOr4~0 (
// Equation(s):
// \dec|WideOr4~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & (\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & ((!\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout )))) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & ((!\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ))) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & (\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.cin(gnd),
	.combout(\dec|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dec|WideOr4~0 .lut_mask = 16'h04DC;
defparam \dec|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N2
fiftyfivenm_lcell_comb \dec|WideOr3~0 (
// Equation(s):
// \dec|WideOr3~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & (\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout )) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & \Mod1|auto_generated|divider|divider|StageOut[38]~11_combout )))) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & (\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  $ 
// (\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.cin(gnd),
	.combout(\dec|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dec|WideOr3~0 .lut_mask = 16'h8294;
defparam \dec|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N24
fiftyfivenm_lcell_comb \dec|WideOr2~0 (
// Equation(s):
// \dec|WideOr2~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & (\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout )))) # (!\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & (\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// (!\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & !\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.cin(gnd),
	.combout(\dec|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dec|WideOr2~0 .lut_mask = 16'hB002;
defparam \dec|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N22
fiftyfivenm_lcell_comb \dec|WideOr1~0 (
// Equation(s):
// \dec|WideOr1~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ))) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & (\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout )))) # (!\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & (\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  $ (\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.cin(gnd),
	.combout(\dec|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dec|WideOr1~0 .lut_mask = 16'hB860;
defparam \dec|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y53_N28
fiftyfivenm_lcell_comb \dec|WideOr0~0 (
// Equation(s):
// \dec|WideOr0~0_combout  = (\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  & (\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  $ 
// (!\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout )))) # (!\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout  & (\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout  $ (!\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[36]~9_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[35]~8_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[37]~10_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[38]~11_combout ),
	.cin(gnd),
	.combout(\dec|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dec|WideOr0~0 .lut_mask = 16'h4814;
defparam \dec|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N6
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  = sum[3] $ (VCC)
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1  = CARRY(sum[3])

	.dataa(sum[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .lut_mask = 16'h55AA;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N8
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  = (sum[4] & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1  & VCC)) # (!sum[4] & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3  = CARRY((!sum[4] & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ))

	.dataa(sum[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~1 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .lut_mask = 16'hA505;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N10
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout  = (sum[5] & ((GND) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))) # (!sum[5] & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3  $ (GND)))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5  = CARRY((sum[5]) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ))

	.dataa(sum[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~3 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .lut_mask = 16'h5AAF;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N12
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout  = (sum[6] & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 )) # (!sum[6] & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (GND)))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ) # (!sum[6]))

	.dataa(sum[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~5 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .lut_mask = 16'h5A5F;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N14
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  = (sum[7] & (\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  $ (GND))) # (!sum[7] & (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7  & VCC))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9  = CARRY((sum[7] & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ))

	.dataa(sum[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~7 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .lut_mask = 16'hA50A;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N16
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  = !\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~9 ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N26
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[54]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[54]~1_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout  & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~8_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[54]~1 .lut_mask = 16'h00F0;
defparam \Div1|auto_generated|divider|divider|StageOut[54]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N28
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[54]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[54]~0_combout  = (sum[7] & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(sum[7]),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[54]~0 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[54]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N0
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[53]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[53]~2_combout  = (sum[6] & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(sum[6]),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[53]~2 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[53]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N4
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[53]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[53]~3_combout  = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~6_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[53]~3 .lut_mask = 16'h0F00;
defparam \Div1|auto_generated|divider|divider|StageOut[53]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N30
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[52]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[52]~5_combout  = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~4_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[52]~5 .lut_mask = 16'h0F00;
defparam \Div1|auto_generated|divider|divider|StageOut[52]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N22
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[52]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[52]~4_combout  = (sum[5] & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(sum[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[52]~4 .lut_mask = 16'hAA00;
defparam \Div1|auto_generated|divider|divider|StageOut[52]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N2
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[51]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[51]~7_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout  & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~2_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[51]~7 .lut_mask = 16'h00F0;
defparam \Div1|auto_generated|divider|divider|StageOut[51]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N20
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[51]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[51]~6_combout  = (sum[4] & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(sum[4]),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[51]~6 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[51]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y49_N24
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[50]~8_combout  = (sum[3] & \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(sum[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = 16'hAA00;
defparam \Div1|auto_generated|divider|divider|StageOut[50]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N28
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[50]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[50]~9_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout  & !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~0_combout ),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[50]~9 .lut_mask = 16'h0C0C;
defparam \Div1|auto_generated|divider|divider|StageOut[50]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N12
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[49]~11 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[49]~11_combout  = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & sum[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(sum[2]),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[49]~11 .lut_mask = 16'h0F00;
defparam \Div1|auto_generated|divider|divider|StageOut[49]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N2
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|StageOut[49]~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[49]~10_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & sum[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(sum[2]),
	.cin(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[49]~10 .lut_mask = 16'hF000;
defparam \Div1|auto_generated|divider|divider|StageOut[49]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N14
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout  = CARRY((\Div1|auto_generated|divider|divider|StageOut[49]~11_combout ) # (\Div1|auto_generated|divider|divider|StageOut[49]~10_combout ))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 .lut_mask = 16'h00EE;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N16
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[50]~8_combout  & (!\Div1|auto_generated|divider|divider|StageOut[50]~9_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[50]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7_result_int[2]~1_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N18
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout  = CARRY((\Div1|auto_generated|divider|divider|StageOut[51]~7_combout ) # ((\Div1|auto_generated|divider|divider|StageOut[51]~6_combout ) # 
// (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[51]~7_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7_result_int[3]~3_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 .lut_mask = 16'h00EF;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N20
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout  = CARRY(((!\Div1|auto_generated|divider|divider|StageOut[52]~5_combout  & !\Div1|auto_generated|divider|divider|StageOut[52]~4_combout )) # 
// (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[52]~5_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[52]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7_result_int[4]~5_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 .lut_mask = 16'h001F;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N22
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout  = CARRY((!\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout  & ((\Div1|auto_generated|divider|divider|StageOut[53]~2_combout ) # 
// (\Div1|auto_generated|divider|divider|StageOut[53]~3_combout ))))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[53]~2_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[53]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7_result_int[5]~7_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .lut_mask = 16'h000E;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N24
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout  = CARRY((!\Div1|auto_generated|divider|divider|StageOut[54]~1_combout  & (!\Div1|auto_generated|divider|divider|StageOut[54]~0_combout  & 
// !\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout )))

	.dataa(\Div1|auto_generated|divider|divider|StageOut[54]~1_combout ),
	.datab(\Div1|auto_generated|divider|divider|StageOut[54]~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ),
	.combout(),
	.cout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .lut_mask = 16'h0001;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N26
fiftyfivenm_lcell_comb \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout  = \Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_7_result_int[7]~11_cout ),
	.combout(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .lut_mask = 16'hF0F0;
defparam \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N8
fiftyfivenm_lcell_comb \cent|WideOr5~0 (
// Equation(s):
// \cent|WideOr5~0_combout  = (!\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ) # (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\cent|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cent|WideOr5~0 .lut_mask = 16'h0FFF;
defparam \cent|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X75_Y43_N2
fiftyfivenm_lcell_comb \cent|WideOr3~0 (
// Equation(s):
// \cent|WideOr3~0_combout  = (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & !\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datad(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.cin(gnd),
	.combout(\cent|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cent|WideOr3~0 .lut_mask = 16'h00F0;
defparam \cent|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y49_N10
fiftyfivenm_lcell_comb \cent|WideOr2~0 (
// Equation(s):
// \cent|WideOr2~0_combout  = (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout  & \Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout )

	.dataa(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~10_combout ),
	.datab(gnd),
	.datac(\Div1|auto_generated|divider|divider|add_sub_7_result_int[8]~12_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\cent|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cent|WideOr2~0 .lut_mask = 16'h5050;
defparam \cent|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign unidades[6] = \unidades[6]~output_o ;

assign unidades[5] = \unidades[5]~output_o ;

assign unidades[4] = \unidades[4]~output_o ;

assign unidades[3] = \unidades[3]~output_o ;

assign unidades[2] = \unidades[2]~output_o ;

assign unidades[1] = \unidades[1]~output_o ;

assign unidades[0] = \unidades[0]~output_o ;

assign decenas[6] = \decenas[6]~output_o ;

assign decenas[5] = \decenas[5]~output_o ;

assign decenas[4] = \decenas[4]~output_o ;

assign decenas[3] = \decenas[3]~output_o ;

assign decenas[2] = \decenas[2]~output_o ;

assign decenas[1] = \decenas[1]~output_o ;

assign decenas[0] = \decenas[0]~output_o ;

assign centenas[6] = \centenas[6]~output_o ;

assign centenas[5] = \centenas[5]~output_o ;

assign centenas[4] = \centenas[4]~output_o ;

assign centenas[3] = \centenas[3]~output_o ;

assign centenas[2] = \centenas[2]~output_o ;

assign centenas[1] = \centenas[1]~output_o ;

assign centenas[0] = \centenas[0]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
