Classic Timing Analyzer report for model_computer
Fri Dec 31 12:32:35 2021
Quartus II Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From          ; To                                                                                                              ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 10.335 ns                        ; indata[2]     ; Register:inst4|b[2]                                                                                             ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 26.672 ns                        ; IR:inst|ir[7] ; dr_dbg[6]                                                                                                       ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 17.302 ns                        ; indata[6]     ; dr_dbg[6]                                                                                                       ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.269 ns                        ; indata[7]     ; Register:inst4|b[7]                                                                                             ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 28.20 MHz ( period = 35.462 ns ) ; IR:inst|ir[7] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;               ;                                                                                                                 ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------+-----------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                ; To                                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 28.20 MHz ( period = 35.462 ns )                    ; IR:inst|ir[7]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 17.481 ns               ;
; N/A                                     ; 28.42 MHz ( period = 35.184 ns )                    ; IR:inst|ir[7]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 17.342 ns               ;
; N/A                                     ; 28.44 MHz ( period = 35.160 ns )                    ; IR:inst|ir[7]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 17.330 ns               ;
; N/A                                     ; 28.58 MHz ( period = 34.988 ns )                    ; IR:inst|ir[7]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 17.244 ns               ;
; N/A                                     ; 28.64 MHz ( period = 34.914 ns )                    ; IR:inst|ir[4]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 17.207 ns               ;
; N/A                                     ; 28.82 MHz ( period = 34.698 ns )                    ; SM:inst10|z         ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 17.099 ns               ;
; N/A                                     ; 28.87 MHz ( period = 34.636 ns )                    ; IR:inst|ir[4]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 17.068 ns               ;
; N/A                                     ; 28.89 MHz ( period = 34.612 ns )                    ; IR:inst|ir[4]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 17.056 ns               ;
; N/A                                     ; 28.90 MHz ( period = 34.608 ns )                    ; IR:inst|ir[7]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 17.054 ns               ;
; N/A                                     ; 28.90 MHz ( period = 34.608 ns )                    ; IR:inst|ir[3]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 17.054 ns               ;
; N/A                                     ; 28.95 MHz ( period = 34.538 ns )                    ; IR:inst|ir[7]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 17.019 ns               ;
; N/A                                     ; 29.00 MHz ( period = 34.486 ns )                    ; IR:inst|ir[7]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 16.993 ns               ;
; N/A                                     ; 29.04 MHz ( period = 34.440 ns )                    ; IR:inst|ir[4]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 16.970 ns               ;
; N/A                                     ; 29.05 MHz ( period = 34.420 ns )                    ; SM:inst10|z         ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 16.960 ns               ;
; N/A                                     ; 29.07 MHz ( period = 34.396 ns )                    ; SM:inst10|z         ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 16.948 ns               ;
; N/A                                     ; 29.13 MHz ( period = 34.330 ns )                    ; IR:inst|ir[3]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 16.915 ns               ;
; N/A                                     ; 29.15 MHz ( period = 34.306 ns )                    ; IR:inst|ir[3]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 16.903 ns               ;
; N/A                                     ; 29.22 MHz ( period = 34.224 ns )                    ; SM:inst10|z         ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 16.862 ns               ;
; N/A                                     ; 29.30 MHz ( period = 34.134 ns )                    ; IR:inst|ir[3]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 16.817 ns               ;
; N/A                                     ; 29.31 MHz ( period = 34.116 ns )                    ; IR:inst|ir[5]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 16.808 ns               ;
; N/A                                     ; 29.32 MHz ( period = 34.108 ns )                    ; IR:inst|ir[7]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 16.804 ns               ;
; N/A                                     ; 29.36 MHz ( period = 34.060 ns )                    ; IR:inst|ir[4]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 16.780 ns               ;
; N/A                                     ; 29.42 MHz ( period = 33.990 ns )                    ; IR:inst|ir[4]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 16.745 ns               ;
; N/A                                     ; 29.47 MHz ( period = 33.938 ns )                    ; IR:inst|ir[4]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 16.719 ns               ;
; N/A                                     ; 29.54 MHz ( period = 33.848 ns )                    ; IR:inst|ir[6]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 16.673 ns               ;
; N/A                                     ; 29.55 MHz ( period = 33.844 ns )                    ; SM:inst10|z         ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 16.672 ns               ;
; N/A                                     ; 29.55 MHz ( period = 33.838 ns )                    ; IR:inst|ir[5]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 16.669 ns               ;
; N/A                                     ; 29.57 MHz ( period = 33.814 ns )                    ; IR:inst|ir[5]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 16.657 ns               ;
; N/A                                     ; 29.61 MHz ( period = 33.778 ns )                    ; IR:inst|ir[1]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 16.641 ns               ;
; N/A                                     ; 29.61 MHz ( period = 33.774 ns )                    ; SM:inst10|z         ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 16.637 ns               ;
; N/A                                     ; 29.63 MHz ( period = 33.754 ns )                    ; IR:inst|ir[3]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 16.627 ns               ;
; N/A                                     ; 29.65 MHz ( period = 33.722 ns )                    ; SM:inst10|z         ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 16.611 ns               ;
; N/A                                     ; 29.66 MHz ( period = 33.710 ns )                    ; IR:inst|ir[2]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 16.605 ns               ;
; N/A                                     ; 29.69 MHz ( period = 33.684 ns )                    ; IR:inst|ir[3]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 16.592 ns               ;
; N/A                                     ; 29.72 MHz ( period = 33.642 ns )                    ; IR:inst|ir[5]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 16.571 ns               ;
; N/A                                     ; 29.73 MHz ( period = 33.632 ns )                    ; IR:inst|ir[3]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 16.566 ns               ;
; N/A                                     ; 29.79 MHz ( period = 33.570 ns )                    ; IR:inst|ir[6]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 16.534 ns               ;
; N/A                                     ; 29.80 MHz ( period = 33.560 ns )                    ; IR:inst|ir[4]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 16.530 ns               ;
; N/A                                     ; 29.81 MHz ( period = 33.546 ns )                    ; IR:inst|ir[6]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 16.522 ns               ;
; N/A                                     ; 29.85 MHz ( period = 33.500 ns )                    ; IR:inst|ir[1]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 16.502 ns               ;
; N/A                                     ; 29.87 MHz ( period = 33.476 ns )                    ; IR:inst|ir[1]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 16.490 ns               ;
; N/A                                     ; 29.91 MHz ( period = 33.432 ns )                    ; IR:inst|ir[2]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 16.466 ns               ;
; N/A                                     ; 29.93 MHz ( period = 33.408 ns )                    ; IR:inst|ir[2]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 16.454 ns               ;
; N/A                                     ; 29.96 MHz ( period = 33.374 ns )                    ; IR:inst|ir[6]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 16.436 ns               ;
; N/A                                     ; 29.99 MHz ( period = 33.344 ns )                    ; SM:inst10|z         ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 16.422 ns               ;
; N/A                                     ; 30.03 MHz ( period = 33.304 ns )                    ; IR:inst|ir[1]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 16.404 ns               ;
; N/A                                     ; 30.06 MHz ( period = 33.262 ns )                    ; IR:inst|ir[5]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 16.381 ns               ;
; N/A                                     ; 30.07 MHz ( period = 33.254 ns )                    ; IR:inst|ir[3]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 16.377 ns               ;
; N/A                                     ; 30.09 MHz ( period = 33.236 ns )                    ; IR:inst|ir[2]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 16.368 ns               ;
; N/A                                     ; 30.13 MHz ( period = 33.192 ns )                    ; IR:inst|ir[5]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 16.346 ns               ;
; N/A                                     ; 30.18 MHz ( period = 33.140 ns )                    ; IR:inst|ir[5]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 16.320 ns               ;
; N/A                                     ; 30.31 MHz ( period = 32.994 ns )                    ; IR:inst|ir[6]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 16.246 ns               ;
; N/A                                     ; 30.34 MHz ( period = 32.958 ns )                    ; IR:inst|ir[0]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 16.231 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.924 ns )                    ; IR:inst|ir[6]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 16.211 ns               ;
; N/A                                     ; 30.37 MHz ( period = 32.924 ns )                    ; IR:inst|ir[1]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 16.214 ns               ;
; N/A                                     ; 30.42 MHz ( period = 32.872 ns )                    ; IR:inst|ir[6]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 16.185 ns               ;
; N/A                                     ; 30.44 MHz ( period = 32.856 ns )                    ; IR:inst|ir[2]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 16.178 ns               ;
; N/A                                     ; 30.44 MHz ( period = 32.854 ns )                    ; IR:inst|ir[1]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 16.179 ns               ;
; N/A                                     ; 30.49 MHz ( period = 32.802 ns )                    ; IR:inst|ir[1]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 16.153 ns               ;
; N/A                                     ; 30.50 MHz ( period = 32.786 ns )                    ; IR:inst|ir[2]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 16.143 ns               ;
; N/A                                     ; 30.52 MHz ( period = 32.762 ns )                    ; IR:inst|ir[5]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 16.131 ns               ;
; N/A                                     ; 30.55 MHz ( period = 32.734 ns )                    ; IR:inst|ir[2]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 16.117 ns               ;
; N/A                                     ; 30.60 MHz ( period = 32.680 ns )                    ; IR:inst|ir[0]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 16.092 ns               ;
; N/A                                     ; 30.62 MHz ( period = 32.656 ns )                    ; IR:inst|ir[0]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 16.080 ns               ;
; N/A                                     ; 30.77 MHz ( period = 32.494 ns )                    ; IR:inst|ir[6]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 15.996 ns               ;
; N/A                                     ; 30.78 MHz ( period = 32.484 ns )                    ; IR:inst|ir[0]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 15.994 ns               ;
; N/A                                     ; 30.84 MHz ( period = 32.424 ns )                    ; IR:inst|ir[1]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 15.964 ns               ;
; N/A                                     ; 30.91 MHz ( period = 32.356 ns )                    ; IR:inst|ir[2]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 15.928 ns               ;
; N/A                                     ; 31.15 MHz ( period = 32.104 ns )                    ; IR:inst|ir[0]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 15.804 ns               ;
; N/A                                     ; 31.22 MHz ( period = 32.034 ns )                    ; IR:inst|ir[0]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 15.769 ns               ;
; N/A                                     ; 31.27 MHz ( period = 31.982 ns )                    ; IR:inst|ir[0]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 15.743 ns               ;
; N/A                                     ; 31.64 MHz ( period = 31.604 ns )                    ; IR:inst|ir[0]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 15.554 ns               ;
; N/A                                     ; 34.57 MHz ( period = 28.928 ns )                    ; Register:inst4|b[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 14.208 ns               ;
; N/A                                     ; 34.78 MHz ( period = 28.752 ns )                    ; Register:inst4|b[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 14.120 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.474 ns )                    ; Register:inst4|b[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 13.981 ns               ;
; N/A                                     ; 35.12 MHz ( period = 28.474 ns )                    ; Register:inst4|a[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 13.998 ns               ;
; N/A                                     ; 35.15 MHz ( period = 28.450 ns )                    ; Register:inst4|b[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 13.969 ns               ;
; N/A                                     ; 35.29 MHz ( period = 28.334 ns )                    ; Register:inst4|b[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 13.929 ns               ;
; N/A                                     ; 35.36 MHz ( period = 28.278 ns )                    ; Register:inst4|b[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 13.883 ns               ;
; N/A                                     ; 35.46 MHz ( period = 28.200 ns )                    ; Register:inst4|b[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 13.844 ns               ;
; N/A                                     ; 35.47 MHz ( period = 28.196 ns )                    ; Register:inst4|a[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 13.859 ns               ;
; N/A                                     ; 35.50 MHz ( period = 28.172 ns )                    ; Register:inst4|a[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 13.847 ns               ;
; N/A                                     ; 35.56 MHz ( period = 28.122 ns )                    ; Register:inst4|b[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 13.805 ns               ;
; N/A                                     ; 35.64 MHz ( period = 28.056 ns )                    ; Register:inst4|b[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 13.790 ns               ;
; N/A                                     ; 35.67 MHz ( period = 28.032 ns )                    ; Register:inst4|b[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 13.778 ns               ;
; N/A                                     ; 35.71 MHz ( period = 28.000 ns )                    ; Register:inst4|a[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 13.761 ns               ;
; N/A                                     ; 35.72 MHz ( period = 27.998 ns )                    ; Register:inst4|c[2] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 13.751 ns               ;
; N/A                                     ; 35.89 MHz ( period = 27.860 ns )                    ; Register:inst4|b[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 13.692 ns               ;
; N/A                                     ; 35.91 MHz ( period = 27.844 ns )                    ; Register:inst4|a[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 13.683 ns               ;
; N/A                                     ; 36.00 MHz ( period = 27.776 ns )                    ; Register:inst4|b[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 13.632 ns               ;
; N/A                                     ; 36.08 MHz ( period = 27.720 ns )                    ; Register:inst4|c[2] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 13.612 ns               ;
; N/A                                     ; 36.10 MHz ( period = 27.704 ns )                    ; Register:inst4|b[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 13.614 ns               ;
; N/A                                     ; 36.11 MHz ( period = 27.696 ns )                    ; Register:inst4|c[2] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 13.600 ns               ;
; N/A                                     ; 36.30 MHz ( period = 27.550 ns )                    ; Register:inst4|a[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 13.536 ns               ;
; N/A                                     ; 36.32 MHz ( period = 27.536 ns )                    ; Register:inst4|a[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 13.534 ns               ;
; N/A                                     ; 36.33 MHz ( period = 27.524 ns )                    ; Register:inst4|c[2] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 13.514 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.498 ns )                    ; Register:inst4|a[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 13.510 ns               ;
; N/A                                     ; 36.48 MHz ( period = 27.410 ns )                    ; Register:inst4|b[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 13.467 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.360 ns )                    ; Register:inst4|a[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 13.446 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.358 ns )                    ; Register:inst4|b[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 13.441 ns               ;
; N/A                                     ; 36.92 MHz ( period = 27.082 ns )                    ; Register:inst4|a[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 13.307 ns               ;
; N/A                                     ; 36.94 MHz ( period = 27.074 ns )                    ; Register:inst4|c[2] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 13.289 ns               ;
; N/A                                     ; 36.96 MHz ( period = 27.058 ns )                    ; Register:inst4|a[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 13.295 ns               ;
; N/A                                     ; 37.01 MHz ( period = 27.022 ns )                    ; Register:inst4|c[2] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 13.263 ns               ;
; N/A                                     ; 37.05 MHz ( period = 26.994 ns )                    ; Register:inst4|a[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 13.258 ns               ;
; N/A                                     ; 37.19 MHz ( period = 26.886 ns )                    ; Register:inst4|a[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 13.209 ns               ;
; N/A                                     ; 37.20 MHz ( period = 26.882 ns )                    ; Register:inst4|b[5] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 13.205 ns               ;
; N/A                                     ; 37.24 MHz ( period = 26.854 ns )                    ; Register:inst4|b[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 13.189 ns               ;
; N/A                                     ; 37.30 MHz ( period = 26.808 ns )                    ; Register:inst4|a[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 13.170 ns               ;
; N/A                                     ; 37.41 MHz ( period = 26.730 ns )                    ; Register:inst4|a[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 13.131 ns               ;
; N/A                                     ; 37.63 MHz ( period = 26.578 ns )                    ; Register:inst4|c[2] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 13.041 ns               ;
; N/A                                     ; 37.70 MHz ( period = 26.526 ns )                    ; Register:inst4|b[7] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 13.007 ns               ;
; N/A                                     ; 37.87 MHz ( period = 26.408 ns )                    ; Register:inst4|b[5] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 12.968 ns               ;
; N/A                                     ; 37.90 MHz ( period = 26.384 ns )                    ; Register:inst4|a[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 12.958 ns               ;
; N/A                                     ; 38.17 MHz ( period = 26.202 ns )                    ; Register:inst4|b[2] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 12.846 ns               ;
; N/A                                     ; 38.52 MHz ( period = 25.958 ns )                    ; Register:inst4|b[5] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 12.743 ns               ;
; N/A                                     ; 38.55 MHz ( period = 25.942 ns )                    ; Register:inst4|a[5] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 12.720 ns               ;
; N/A                                     ; 38.57 MHz ( period = 25.924 ns )                    ; Register:inst4|b[2] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 12.707 ns               ;
; N/A                                     ; 38.60 MHz ( period = 25.906 ns )                    ; Register:inst4|b[5] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 12.717 ns               ;
; N/A                                     ; 38.61 MHz ( period = 25.900 ns )                    ; Register:inst4|b[2] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 12.695 ns               ;
; N/A                                     ; 38.62 MHz ( period = 25.890 ns )                    ; Register:inst4|c[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 12.711 ns               ;
; N/A                                     ; 38.66 MHz ( period = 25.864 ns )                    ; Register:inst4|b[7] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 12.676 ns               ;
; N/A                                     ; 38.72 MHz ( period = 25.828 ns )                    ; Register:inst4|c[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 12.666 ns               ;
; N/A                                     ; 38.75 MHz ( period = 25.804 ns )                    ; Register:inst4|c[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 12.654 ns               ;
; N/A                                     ; 38.87 MHz ( period = 25.728 ns )                    ; Register:inst4|c[2] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 12.616 ns               ;
; N/A                                     ; 38.87 MHz ( period = 25.728 ns )                    ; Register:inst4|b[2] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 12.609 ns               ;
; N/A                                     ; 38.89 MHz ( period = 25.714 ns )                    ; Register:inst4|c[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 12.623 ns               ;
; N/A                                     ; 39.06 MHz ( period = 25.602 ns )                    ; Register:inst4|b[7] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 12.545 ns               ;
; N/A                                     ; 39.10 MHz ( period = 25.576 ns )                    ; Register:inst4|c[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 12.540 ns               ;
; N/A                                     ; 39.11 MHz ( period = 25.570 ns )                    ; Register:inst4|a[5] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 12.534 ns               ;
; N/A                                     ; 39.23 MHz ( period = 25.492 ns )                    ; Register:inst4|c[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 12.498 ns               ;
; N/A                                     ; 39.23 MHz ( period = 25.490 ns )                    ; Register:inst4|b[3] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 12.509 ns               ;
; N/A                                     ; 39.31 MHz ( period = 25.436 ns )                    ; Register:inst4|c[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 12.484 ns               ;
; N/A                                     ; 39.35 MHz ( period = 25.412 ns )                    ; Register:inst4|c[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 12.472 ns               ;
; N/A                                     ; 39.53 MHz ( period = 25.296 ns )                    ; Register:inst4|c[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 12.400 ns               ;
; N/A                                     ; 39.56 MHz ( period = 25.278 ns )                    ; Register:inst4|b[2] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 12.384 ns               ;
; N/A                                     ; 39.62 MHz ( period = 25.240 ns )                    ; Register:inst4|c[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 12.386 ns               ;
; N/A                                     ; 39.64 MHz ( period = 25.226 ns )                    ; Register:inst4|b[2] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 12.358 ns               ;
; N/A                                     ; 39.74 MHz ( period = 25.162 ns )                    ; Register:inst4|c[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 12.347 ns               ;
; N/A                                     ; 39.75 MHz ( period = 25.156 ns )                    ; Register:inst4|c[6] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 12.342 ns               ;
; N/A                                     ; 39.85 MHz ( period = 25.092 ns )                    ; IR:inst|ir[7]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 12.297 ns               ;
; N/A                                     ; 39.87 MHz ( period = 25.084 ns )                    ; Register:inst4|c[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 12.308 ns               ;
; N/A                                     ; 39.89 MHz ( period = 25.068 ns )                    ; Register:inst4|a[5] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 12.283 ns               ;
; N/A                                     ; 39.95 MHz ( period = 25.030 ns )                    ; Register:inst4|c[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 12.267 ns               ;
; N/A                                     ; 39.97 MHz ( period = 25.018 ns )                    ; Register:inst4|a[5] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 12.258 ns               ;
; N/A                                     ; 39.97 MHz ( period = 25.016 ns )                    ; Register:inst4|b[5] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 12.272 ns               ;
; N/A                                     ; 39.97 MHz ( period = 25.016 ns )                    ; Register:inst4|b[3] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 12.272 ns               ;
; N/A                                     ; 40.20 MHz ( period = 24.878 ns )                    ; Register:inst4|a[3] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 12.197 ns               ;
; N/A                                     ; 40.33 MHz ( period = 24.794 ns )                    ; Register:inst4|c[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 12.149 ns               ;
; N/A                                     ; 40.34 MHz ( period = 24.790 ns )                    ; Register:inst4|b[4] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 12.153 ns               ;
; N/A                                     ; 40.35 MHz ( period = 24.782 ns )                    ; Register:inst4|b[2] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg2  ; clk        ; clk      ; None                        ; None                      ; 12.136 ns               ;
; N/A                                     ; 40.40 MHz ( period = 24.754 ns )                    ; Register:inst4|b[6] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 12.141 ns               ;
; N/A                                     ; 40.42 MHz ( period = 24.738 ns )                    ; Register:inst4|c[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 12.135 ns               ;
; N/A                                     ; 40.58 MHz ( period = 24.642 ns )                    ; Register:inst4|c[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 12.073 ns               ;
; N/A                                     ; 40.60 MHz ( period = 24.628 ns )                    ; Register:inst4|a[5] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 12.063 ns               ;
; N/A                                     ; 40.64 MHz ( period = 24.608 ns )                    ; Register:inst4|c[5] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 12.070 ns               ;
; N/A                                     ; 40.71 MHz ( period = 24.566 ns )                    ; Register:inst4|b[3] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 12.047 ns               ;
; N/A                                     ; 40.74 MHz ( period = 24.544 ns )                    ; IR:inst|ir[4]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 12.023 ns               ;
; N/A                                     ; 40.76 MHz ( period = 24.534 ns )                    ; Register:inst4|c[7] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 12.020 ns               ;
; N/A                                     ; 40.79 MHz ( period = 24.514 ns )                    ; Register:inst4|b[3] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 12.021 ns               ;
; N/A                                     ; 40.83 MHz ( period = 24.494 ns )                    ; Register:inst4|c[6] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 12.011 ns               ;
; N/A                                     ; 40.94 MHz ( period = 24.426 ns )                    ; Register:inst4|b[3] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 11.977 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.404 ns )                    ; Register:inst4|a[3] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 11.960 ns               ;
; N/A                                     ; 40.98 MHz ( period = 24.402 ns )                    ; Register:inst4|b[3] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 11.965 ns               ;
; N/A                                     ; 41.10 MHz ( period = 24.328 ns )                    ; SM:inst10|z         ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 11.915 ns               ;
; N/A                                     ; 41.13 MHz ( period = 24.316 ns )                    ; Register:inst4|b[4] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 11.916 ns               ;
; N/A                                     ; 41.15 MHz ( period = 24.302 ns )                    ; Register:inst4|c[5] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 11.917 ns               ;
; N/A                                     ; 41.18 MHz ( period = 24.286 ns )                    ; Register:inst4|c[4] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 11.902 ns               ;
; N/A                                     ; 41.26 MHz ( period = 24.238 ns )                    ; IR:inst|ir[3]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 11.870 ns               ;
; N/A                                     ; 41.27 MHz ( period = 24.232 ns )                    ; Register:inst4|c[6] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 11.880 ns               ;
; N/A                                     ; 41.44 MHz ( period = 24.134 ns )                    ; Register:inst4|a[6] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 11.826 ns               ;
; N/A                                     ; 41.51 MHz ( period = 24.092 ns )                    ; Register:inst4|b[6] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 11.810 ns               ;
; N/A                                     ; 41.63 MHz ( period = 24.024 ns )                    ; Register:inst4|a[7] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 11.765 ns               ;
; N/A                                     ; 41.63 MHz ( period = 24.022 ns )                    ; IR:inst|ir[4]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 11.762 ns               ;
; N/A                                     ; 41.75 MHz ( period = 23.954 ns )                    ; Register:inst4|a[3] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 11.735 ns               ;
; N/A                                     ; 41.79 MHz ( period = 23.932 ns )                    ; Register:inst4|b[2] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg1  ; clk        ; clk      ; None                        ; None                      ; 11.711 ns               ;
; N/A                                     ; 41.84 MHz ( period = 23.902 ns )                    ; Register:inst4|a[3] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 11.709 ns               ;
; N/A                                     ; 41.89 MHz ( period = 23.872 ns )                    ; Register:inst4|c[7] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 11.689 ns               ;
; N/A                                     ; 41.90 MHz ( period = 23.866 ns )                    ; Register:inst4|b[4] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 11.691 ns               ;
; N/A                                     ; 41.96 MHz ( period = 23.830 ns )                    ; Register:inst4|b[6] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 11.679 ns               ;
; N/A                                     ; 41.99 MHz ( period = 23.814 ns )                    ; Register:inst4|a[3] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 11.665 ns               ;
; N/A                                     ; 41.99 MHz ( period = 23.814 ns )                    ; Register:inst4|b[4] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 11.665 ns               ;
; N/A                                     ; 42.00 MHz ( period = 23.812 ns )                    ; Register:inst4|a[2] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 11.651 ns               ;
; N/A                                     ; 42.00 MHz ( period = 23.812 ns )                    ; Register:inst4|c[4] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 11.665 ns               ;
; N/A                                     ; 42.02 MHz ( period = 23.800 ns )                    ; Register:inst4|c[5] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 11.666 ns               ;
; N/A                                     ; 42.03 MHz ( period = 23.790 ns )                    ; Register:inst4|a[3] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 11.653 ns               ;
; N/A                                     ; 42.11 MHz ( period = 23.746 ns )                    ; IR:inst|ir[5]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 11.624 ns               ;
; N/A                                     ; 42.18 MHz ( period = 23.706 ns )                    ; Register:inst4|c[3] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6  ; clk        ; clk      ; None                        ; None                      ; 11.617 ns               ;
; N/A                                     ; 42.22 MHz ( period = 23.684 ns )                    ; Register:inst4|c[5] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 11.608 ns               ;
; N/A                                     ; 42.35 MHz ( period = 23.610 ns )                    ; Register:inst4|c[7] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 11.558 ns               ;
; N/A                                     ; 42.49 MHz ( period = 23.534 ns )                    ; Register:inst4|a[2] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg3  ; clk        ; clk      ; None                        ; None                      ; 11.512 ns               ;
; N/A                                     ; 42.51 MHz ( period = 23.522 ns )                    ; IR:inst|ir[7]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 11.512 ns               ;
; N/A                                     ; 42.54 MHz ( period = 23.510 ns )                    ; Register:inst4|a[2] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 11.500 ns               ;
; N/A                                     ; 42.59 MHz ( period = 23.478 ns )                    ; IR:inst|ir[6]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 11.489 ns               ;
; N/A                                     ; 42.60 MHz ( period = 23.472 ns )                    ; Register:inst4|a[6] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 11.495 ns               ;
; N/A                                     ; 42.72 MHz ( period = 23.408 ns )                    ; IR:inst|ir[1]       ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 11.457 ns               ;
; N/A                                     ; 42.75 MHz ( period = 23.394 ns )                    ; Register:inst4|c[6] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5  ; clk        ; clk      ; None                        ; None                      ; 11.461 ns               ;
; N/A                                     ; 42.80 MHz ( period = 23.362 ns )                    ; Register:inst4|c[4] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk        ; clk      ; None                        ; None                      ; 11.440 ns               ;
; N/A                                     ; 42.80 MHz ( period = 23.362 ns )                    ; Register:inst4|a[7] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7  ; clk        ; clk      ; None                        ; None                      ; 11.434 ns               ;
; N/A                                     ; 42.81 MHz ( period = 23.360 ns )                    ; Register:inst4|c[5] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4  ; clk        ; clk      ; None                        ; None                      ; 11.446 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                     ;                                                                                                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                        ;
+-------+--------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                                                                                                              ; To Clock ;
+-------+--------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A   ; None         ; 10.335 ns  ; indata[2] ; Register:inst4|a[2]                                                                                             ; clk      ;
; N/A   ; None         ; 10.335 ns  ; indata[2] ; Register:inst4|b[2]                                                                                             ; clk      ;
; N/A   ; None         ; 10.125 ns  ; indata[6] ; IR:inst|ir[6]                                                                                                   ; clk      ;
; N/A   ; None         ; 10.021 ns  ; indata[4] ; PC:inst1|c[4]                                                                                                   ; clk      ;
; N/A   ; None         ; 10.005 ns  ; indata[6] ; Register:inst4|a[6]                                                                                             ; clk      ;
; N/A   ; None         ; 9.972 ns   ; indata[2] ; Register:inst4|c[2]                                                                                             ; clk      ;
; N/A   ; None         ; 9.925 ns   ; indata[2] ; PC:inst1|c[2]                                                                                                   ; clk      ;
; N/A   ; None         ; 9.917 ns   ; indata[1] ; IR:inst|ir[1]                                                                                                   ; clk      ;
; N/A   ; None         ; 9.917 ns   ; indata[1] ; Register:inst4|c[1]                                                                                             ; clk      ;
; N/A   ; None         ; 9.902 ns   ; indata[1] ; PC:inst1|c[1]                                                                                                   ; clk      ;
; N/A   ; None         ; 9.880 ns   ; indata[0] ; IR:inst|ir[0]                                                                                                   ; clk      ;
; N/A   ; None         ; 9.877 ns   ; indata[0] ; Register:inst4|a[0]                                                                                             ; clk      ;
; N/A   ; None         ; 9.877 ns   ; indata[0] ; Register:inst4|c[0]                                                                                             ; clk      ;
; N/A   ; None         ; 9.872 ns   ; indata[0] ; PC:inst1|c[0]                                                                                                   ; clk      ;
; N/A   ; None         ; 9.670 ns   ; indata[4] ; IR:inst|ir[4]                                                                                                   ; clk      ;
; N/A   ; None         ; 9.372 ns   ; indata[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk      ;
; N/A   ; None         ; 9.326 ns   ; indata[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk      ;
; N/A   ; None         ; 9.269 ns   ; indata[6] ; Register:inst4|b[6]                                                                                             ; clk      ;
; N/A   ; None         ; 9.266 ns   ; indata[4] ; Register:inst4|a[4]                                                                                             ; clk      ;
; N/A   ; None         ; 9.266 ns   ; indata[6] ; Register:inst4|c[6]                                                                                             ; clk      ;
; N/A   ; None         ; 9.265 ns   ; indata[4] ; Register:inst4|c[4]                                                                                             ; clk      ;
; N/A   ; None         ; 9.255 ns   ; indata[6] ; PC:inst1|c[6]                                                                                                   ; clk      ;
; N/A   ; None         ; 9.222 ns   ; indata[1] ; Register:inst4|b[1]                                                                                             ; clk      ;
; N/A   ; None         ; 9.126 ns   ; indata[4] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk      ;
; N/A   ; None         ; 8.996 ns   ; indata[2] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk      ;
; N/A   ; None         ; 8.674 ns   ; indata[5] ; PC:inst1|c[5]                                                                                                   ; clk      ;
; N/A   ; None         ; 8.667 ns   ; indata[6] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk      ;
; N/A   ; None         ; 8.342 ns   ; indata[5] ; Register:inst4|c[5]                                                                                             ; clk      ;
; N/A   ; None         ; 8.330 ns   ; indata[5] ; Register:inst4|b[5]                                                                                             ; clk      ;
; N/A   ; None         ; 8.047 ns   ; indata[0] ; Register:inst4|b[0]                                                                                             ; clk      ;
; N/A   ; None         ; 7.901 ns   ; indata[5] ; IR:inst|ir[5]                                                                                                   ; clk      ;
; N/A   ; None         ; 7.856 ns   ; indata[4] ; Register:inst4|b[4]                                                                                             ; clk      ;
; N/A   ; None         ; 7.769 ns   ; indata[2] ; IR:inst|ir[2]                                                                                                   ; clk      ;
; N/A   ; None         ; 7.750 ns   ; indata[1] ; Register:inst4|a[1]                                                                                             ; clk      ;
; N/A   ; None         ; 7.341 ns   ; indata[5] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk      ;
; N/A   ; None         ; 6.495 ns   ; indata[5] ; Register:inst4|a[5]                                                                                             ; clk      ;
; N/A   ; None         ; 5.729 ns   ; indata[3] ; PC:inst1|c[3]                                                                                                   ; clk      ;
; N/A   ; None         ; 5.433 ns   ; indata[3] ; Register:inst4|b[3]                                                                                             ; clk      ;
; N/A   ; None         ; 5.431 ns   ; indata[3] ; Register:inst4|c[3]                                                                                             ; clk      ;
; N/A   ; None         ; 5.389 ns   ; indata[3] ; IR:inst|ir[3]                                                                                                   ; clk      ;
; N/A   ; None         ; 4.869 ns   ; indata[3] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk      ;
; N/A   ; None         ; 4.763 ns   ; indata[7] ; IR:inst|ir[7]                                                                                                   ; clk      ;
; N/A   ; None         ; 4.759 ns   ; indata[7] ; PC:inst1|c[7]                                                                                                   ; clk      ;
; N/A   ; None         ; 4.391 ns   ; indata[7] ; Register:inst4|c[7]                                                                                             ; clk      ;
; N/A   ; None         ; 4.374 ns   ; indata[7] ; Register:inst4|a[7]                                                                                             ; clk      ;
; N/A   ; None         ; 3.755 ns   ; indata[7] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk      ;
; N/A   ; None         ; 3.587 ns   ; indata[3] ; Register:inst4|a[3]                                                                                             ; clk      ;
; N/A   ; None         ; 2.655 ns   ; resume    ; SM:inst10|z                                                                                                     ; clk      ;
; N/A   ; None         ; 2.535 ns   ; indata[7] ; Register:inst4|b[7]                                                                                             ; clk      ;
+-------+--------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------+------------+------------+
; N/A                                     ; None                                                ; 26.672 ns  ; IR:inst|ir[7]       ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 26.594 ns  ; IR:inst|ir[7]       ; dr_dbg[5]  ; clk        ;
; N/A                                     ; None                                                ; 26.398 ns  ; IR:inst|ir[4]       ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 26.320 ns  ; IR:inst|ir[4]       ; dr_dbg[5]  ; clk        ;
; N/A                                     ; None                                                ; 26.290 ns  ; SM:inst10|z         ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 26.245 ns  ; IR:inst|ir[3]       ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 26.212 ns  ; SM:inst10|z         ; dr_dbg[5]  ; clk        ;
; N/A                                     ; None                                                ; 26.167 ns  ; IR:inst|ir[3]       ; dr_dbg[5]  ; clk        ;
; N/A                                     ; None                                                ; 25.999 ns  ; IR:inst|ir[5]       ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 25.921 ns  ; IR:inst|ir[5]       ; dr_dbg[5]  ; clk        ;
; N/A                                     ; None                                                ; 25.878 ns  ; IR:inst|ir[7]       ; outdata[5] ; clk        ;
; N/A                                     ; None                                                ; 25.865 ns  ; IR:inst|ir[6]       ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 25.830 ns  ; IR:inst|ir[1]       ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 25.796 ns  ; IR:inst|ir[2]       ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 25.787 ns  ; IR:inst|ir[6]       ; dr_dbg[5]  ; clk        ;
; N/A                                     ; None                                                ; 25.752 ns  ; IR:inst|ir[1]       ; dr_dbg[5]  ; clk        ;
; N/A                                     ; None                                                ; 25.718 ns  ; IR:inst|ir[2]       ; dr_dbg[5]  ; clk        ;
; N/A                                     ; None                                                ; 25.631 ns  ; IR:inst|ir[7]       ; outdata[6] ; clk        ;
; N/A                                     ; None                                                ; 25.604 ns  ; IR:inst|ir[4]       ; outdata[5] ; clk        ;
; N/A                                     ; None                                                ; 25.496 ns  ; SM:inst10|z         ; outdata[5] ; clk        ;
; N/A                                     ; None                                                ; 25.451 ns  ; IR:inst|ir[3]       ; outdata[5] ; clk        ;
; N/A                                     ; None                                                ; 25.420 ns  ; IR:inst|ir[0]       ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 25.357 ns  ; IR:inst|ir[4]       ; outdata[6] ; clk        ;
; N/A                                     ; None                                                ; 25.342 ns  ; IR:inst|ir[0]       ; dr_dbg[5]  ; clk        ;
; N/A                                     ; None                                                ; 25.249 ns  ; SM:inst10|z         ; outdata[6] ; clk        ;
; N/A                                     ; None                                                ; 25.217 ns  ; IR:inst|ir[7]       ; outdata[7] ; clk        ;
; N/A                                     ; None                                                ; 25.217 ns  ; IR:inst|ir[7]       ; dr_dbg[7]  ; clk        ;
; N/A                                     ; None                                                ; 25.205 ns  ; IR:inst|ir[5]       ; outdata[5] ; clk        ;
; N/A                                     ; None                                                ; 25.204 ns  ; IR:inst|ir[3]       ; outdata[6] ; clk        ;
; N/A                                     ; None                                                ; 25.193 ns  ; IR:inst|ir[7]       ; dr_dbg[0]  ; clk        ;
; N/A                                     ; None                                                ; 25.071 ns  ; IR:inst|ir[6]       ; outdata[5] ; clk        ;
; N/A                                     ; None                                                ; 25.036 ns  ; IR:inst|ir[1]       ; outdata[5] ; clk        ;
; N/A                                     ; None                                                ; 25.002 ns  ; IR:inst|ir[2]       ; outdata[5] ; clk        ;
; N/A                                     ; None                                                ; 24.958 ns  ; IR:inst|ir[5]       ; outdata[6] ; clk        ;
; N/A                                     ; None                                                ; 24.943 ns  ; IR:inst|ir[4]       ; outdata[7] ; clk        ;
; N/A                                     ; None                                                ; 24.943 ns  ; IR:inst|ir[4]       ; dr_dbg[7]  ; clk        ;
; N/A                                     ; None                                                ; 24.919 ns  ; IR:inst|ir[4]       ; dr_dbg[0]  ; clk        ;
; N/A                                     ; None                                                ; 24.855 ns  ; IR:inst|ir[7]       ; outdata[0] ; clk        ;
; N/A                                     ; None                                                ; 24.835 ns  ; SM:inst10|z         ; outdata[7] ; clk        ;
; N/A                                     ; None                                                ; 24.835 ns  ; SM:inst10|z         ; dr_dbg[7]  ; clk        ;
; N/A                                     ; None                                                ; 24.824 ns  ; IR:inst|ir[6]       ; outdata[6] ; clk        ;
; N/A                                     ; None                                                ; 24.811 ns  ; SM:inst10|z         ; dr_dbg[0]  ; clk        ;
; N/A                                     ; None                                                ; 24.806 ns  ; IR:inst|ir[7]       ; outdata[3] ; clk        ;
; N/A                                     ; None                                                ; 24.796 ns  ; IR:inst|ir[7]       ; dr_dbg[3]  ; clk        ;
; N/A                                     ; None                                                ; 24.790 ns  ; IR:inst|ir[3]       ; outdata[7] ; clk        ;
; N/A                                     ; None                                                ; 24.790 ns  ; IR:inst|ir[3]       ; dr_dbg[7]  ; clk        ;
; N/A                                     ; None                                                ; 24.789 ns  ; IR:inst|ir[1]       ; outdata[6] ; clk        ;
; N/A                                     ; None                                                ; 24.766 ns  ; IR:inst|ir[3]       ; dr_dbg[0]  ; clk        ;
; N/A                                     ; None                                                ; 24.755 ns  ; IR:inst|ir[2]       ; outdata[6] ; clk        ;
; N/A                                     ; None                                                ; 24.626 ns  ; IR:inst|ir[0]       ; outdata[5] ; clk        ;
; N/A                                     ; None                                                ; 24.581 ns  ; IR:inst|ir[4]       ; outdata[0] ; clk        ;
; N/A                                     ; None                                                ; 24.544 ns  ; IR:inst|ir[5]       ; outdata[7] ; clk        ;
; N/A                                     ; None                                                ; 24.544 ns  ; IR:inst|ir[5]       ; dr_dbg[7]  ; clk        ;
; N/A                                     ; None                                                ; 24.532 ns  ; IR:inst|ir[4]       ; outdata[3] ; clk        ;
; N/A                                     ; None                                                ; 24.522 ns  ; IR:inst|ir[4]       ; dr_dbg[3]  ; clk        ;
; N/A                                     ; None                                                ; 24.520 ns  ; IR:inst|ir[5]       ; dr_dbg[0]  ; clk        ;
; N/A                                     ; None                                                ; 24.473 ns  ; SM:inst10|z         ; outdata[0] ; clk        ;
; N/A                                     ; None                                                ; 24.428 ns  ; IR:inst|ir[3]       ; outdata[0] ; clk        ;
; N/A                                     ; None                                                ; 24.424 ns  ; SM:inst10|z         ; outdata[3] ; clk        ;
; N/A                                     ; None                                                ; 24.414 ns  ; SM:inst10|z         ; dr_dbg[3]  ; clk        ;
; N/A                                     ; None                                                ; 24.410 ns  ; IR:inst|ir[6]       ; outdata[7] ; clk        ;
; N/A                                     ; None                                                ; 24.410 ns  ; IR:inst|ir[6]       ; dr_dbg[7]  ; clk        ;
; N/A                                     ; None                                                ; 24.386 ns  ; IR:inst|ir[6]       ; dr_dbg[0]  ; clk        ;
; N/A                                     ; None                                                ; 24.379 ns  ; IR:inst|ir[3]       ; outdata[3] ; clk        ;
; N/A                                     ; None                                                ; 24.379 ns  ; IR:inst|ir[0]       ; outdata[6] ; clk        ;
; N/A                                     ; None                                                ; 24.375 ns  ; IR:inst|ir[1]       ; outdata[7] ; clk        ;
; N/A                                     ; None                                                ; 24.375 ns  ; IR:inst|ir[1]       ; dr_dbg[7]  ; clk        ;
; N/A                                     ; None                                                ; 24.369 ns  ; IR:inst|ir[3]       ; dr_dbg[3]  ; clk        ;
; N/A                                     ; None                                                ; 24.351 ns  ; IR:inst|ir[1]       ; dr_dbg[0]  ; clk        ;
; N/A                                     ; None                                                ; 24.341 ns  ; IR:inst|ir[2]       ; outdata[7] ; clk        ;
; N/A                                     ; None                                                ; 24.341 ns  ; IR:inst|ir[2]       ; dr_dbg[7]  ; clk        ;
; N/A                                     ; None                                                ; 24.317 ns  ; IR:inst|ir[2]       ; dr_dbg[0]  ; clk        ;
; N/A                                     ; None                                                ; 24.182 ns  ; IR:inst|ir[5]       ; outdata[0] ; clk        ;
; N/A                                     ; None                                                ; 24.133 ns  ; IR:inst|ir[5]       ; outdata[3] ; clk        ;
; N/A                                     ; None                                                ; 24.123 ns  ; IR:inst|ir[5]       ; dr_dbg[3]  ; clk        ;
; N/A                                     ; None                                                ; 24.048 ns  ; IR:inst|ir[6]       ; outdata[0] ; clk        ;
; N/A                                     ; None                                                ; 24.013 ns  ; IR:inst|ir[1]       ; outdata[0] ; clk        ;
; N/A                                     ; None                                                ; 23.999 ns  ; IR:inst|ir[6]       ; outdata[3] ; clk        ;
; N/A                                     ; None                                                ; 23.989 ns  ; IR:inst|ir[6]       ; dr_dbg[3]  ; clk        ;
; N/A                                     ; None                                                ; 23.979 ns  ; IR:inst|ir[2]       ; outdata[0] ; clk        ;
; N/A                                     ; None                                                ; 23.965 ns  ; IR:inst|ir[0]       ; outdata[7] ; clk        ;
; N/A                                     ; None                                                ; 23.965 ns  ; IR:inst|ir[0]       ; dr_dbg[7]  ; clk        ;
; N/A                                     ; None                                                ; 23.964 ns  ; IR:inst|ir[1]       ; outdata[3] ; clk        ;
; N/A                                     ; None                                                ; 23.962 ns  ; IR:inst|ir[7]       ; outdata[4] ; clk        ;
; N/A                                     ; None                                                ; 23.962 ns  ; IR:inst|ir[7]       ; dr_dbg[4]  ; clk        ;
; N/A                                     ; None                                                ; 23.954 ns  ; IR:inst|ir[1]       ; dr_dbg[3]  ; clk        ;
; N/A                                     ; None                                                ; 23.941 ns  ; IR:inst|ir[0]       ; dr_dbg[0]  ; clk        ;
; N/A                                     ; None                                                ; 23.930 ns  ; IR:inst|ir[2]       ; outdata[3] ; clk        ;
; N/A                                     ; None                                                ; 23.920 ns  ; IR:inst|ir[2]       ; dr_dbg[3]  ; clk        ;
; N/A                                     ; None                                                ; 23.760 ns  ; IR:inst|ir[7]       ; dr_dbg[2]  ; clk        ;
; N/A                                     ; None                                                ; 23.750 ns  ; IR:inst|ir[7]       ; outdata[2] ; clk        ;
; N/A                                     ; None                                                ; 23.688 ns  ; IR:inst|ir[4]       ; outdata[4] ; clk        ;
; N/A                                     ; None                                                ; 23.688 ns  ; IR:inst|ir[4]       ; dr_dbg[4]  ; clk        ;
; N/A                                     ; None                                                ; 23.603 ns  ; IR:inst|ir[0]       ; outdata[0] ; clk        ;
; N/A                                     ; None                                                ; 23.580 ns  ; SM:inst10|z         ; outdata[4] ; clk        ;
; N/A                                     ; None                                                ; 23.580 ns  ; SM:inst10|z         ; dr_dbg[4]  ; clk        ;
; N/A                                     ; None                                                ; 23.554 ns  ; IR:inst|ir[0]       ; outdata[3] ; clk        ;
; N/A                                     ; None                                                ; 23.544 ns  ; IR:inst|ir[0]       ; dr_dbg[3]  ; clk        ;
; N/A                                     ; None                                                ; 23.535 ns  ; IR:inst|ir[3]       ; outdata[4] ; clk        ;
; N/A                                     ; None                                                ; 23.535 ns  ; IR:inst|ir[3]       ; dr_dbg[4]  ; clk        ;
; N/A                                     ; None                                                ; 23.486 ns  ; IR:inst|ir[4]       ; dr_dbg[2]  ; clk        ;
; N/A                                     ; None                                                ; 23.476 ns  ; IR:inst|ir[4]       ; outdata[2] ; clk        ;
; N/A                                     ; None                                                ; 23.459 ns  ; IR:inst|ir[7]       ; outdata[1] ; clk        ;
; N/A                                     ; None                                                ; 23.459 ns  ; IR:inst|ir[7]       ; dr_dbg[1]  ; clk        ;
; N/A                                     ; None                                                ; 23.378 ns  ; SM:inst10|z         ; dr_dbg[2]  ; clk        ;
; N/A                                     ; None                                                ; 23.368 ns  ; SM:inst10|z         ; outdata[2] ; clk        ;
; N/A                                     ; None                                                ; 23.333 ns  ; IR:inst|ir[3]       ; dr_dbg[2]  ; clk        ;
; N/A                                     ; None                                                ; 23.323 ns  ; IR:inst|ir[3]       ; outdata[2] ; clk        ;
; N/A                                     ; None                                                ; 23.317 ns  ; Register:inst4|b[0] ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 23.289 ns  ; IR:inst|ir[5]       ; outdata[4] ; clk        ;
; N/A                                     ; None                                                ; 23.289 ns  ; IR:inst|ir[5]       ; dr_dbg[4]  ; clk        ;
; N/A                                     ; None                                                ; 23.239 ns  ; Register:inst4|b[0] ; dr_dbg[5]  ; clk        ;
; N/A                                     ; None                                                ; 23.185 ns  ; IR:inst|ir[4]       ; outdata[1] ; clk        ;
; N/A                                     ; None                                                ; 23.185 ns  ; IR:inst|ir[4]       ; dr_dbg[1]  ; clk        ;
; N/A                                     ; None                                                ; 23.178 ns  ; Register:inst4|a[1] ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 23.155 ns  ; IR:inst|ir[6]       ; outdata[4] ; clk        ;
; N/A                                     ; None                                                ; 23.155 ns  ; IR:inst|ir[6]       ; dr_dbg[4]  ; clk        ;
; N/A                                     ; None                                                ; 23.120 ns  ; IR:inst|ir[1]       ; outdata[4] ; clk        ;
; N/A                                     ; None                                                ; 23.120 ns  ; IR:inst|ir[1]       ; dr_dbg[4]  ; clk        ;
; N/A                                     ; None                                                ; 23.108 ns  ; Register:inst4|b[1] ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 23.100 ns  ; Register:inst4|a[1] ; dr_dbg[5]  ; clk        ;
; N/A                                     ; None                                                ; 23.087 ns  ; IR:inst|ir[5]       ; dr_dbg[2]  ; clk        ;
; N/A                                     ; None                                                ; 23.086 ns  ; IR:inst|ir[2]       ; outdata[4] ; clk        ;
; N/A                                     ; None                                                ; 23.086 ns  ; IR:inst|ir[2]       ; dr_dbg[4]  ; clk        ;
; N/A                                     ; None                                                ; 23.077 ns  ; SM:inst10|z         ; outdata[1] ; clk        ;
; N/A                                     ; None                                                ; 23.077 ns  ; IR:inst|ir[5]       ; outdata[2] ; clk        ;
; N/A                                     ; None                                                ; 23.077 ns  ; SM:inst10|z         ; dr_dbg[1]  ; clk        ;
; N/A                                     ; None                                                ; 23.032 ns  ; IR:inst|ir[3]       ; outdata[1] ; clk        ;
; N/A                                     ; None                                                ; 23.032 ns  ; IR:inst|ir[3]       ; dr_dbg[1]  ; clk        ;
; N/A                                     ; None                                                ; 23.030 ns  ; Register:inst4|b[1] ; dr_dbg[5]  ; clk        ;
; N/A                                     ; None                                                ; 22.953 ns  ; IR:inst|ir[6]       ; dr_dbg[2]  ; clk        ;
; N/A                                     ; None                                                ; 22.943 ns  ; IR:inst|ir[6]       ; outdata[2] ; clk        ;
; N/A                                     ; None                                                ; 22.940 ns  ; Register:inst4|c[2] ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 22.918 ns  ; IR:inst|ir[1]       ; dr_dbg[2]  ; clk        ;
; N/A                                     ; None                                                ; 22.908 ns  ; IR:inst|ir[1]       ; outdata[2] ; clk        ;
; N/A                                     ; None                                                ; 22.884 ns  ; IR:inst|ir[2]       ; dr_dbg[2]  ; clk        ;
; N/A                                     ; None                                                ; 22.874 ns  ; IR:inst|ir[2]       ; outdata[2] ; clk        ;
; N/A                                     ; None                                                ; 22.862 ns  ; Register:inst4|c[2] ; dr_dbg[5]  ; clk        ;
; N/A                                     ; None                                                ; 22.786 ns  ; IR:inst|ir[5]       ; outdata[1] ; clk        ;
; N/A                                     ; None                                                ; 22.786 ns  ; IR:inst|ir[5]       ; dr_dbg[1]  ; clk        ;
; N/A                                     ; None                                                ; 22.710 ns  ; IR:inst|ir[0]       ; outdata[4] ; clk        ;
; N/A                                     ; None                                                ; 22.710 ns  ; IR:inst|ir[0]       ; dr_dbg[4]  ; clk        ;
; N/A                                     ; None                                                ; 22.652 ns  ; IR:inst|ir[6]       ; outdata[1] ; clk        ;
; N/A                                     ; None                                                ; 22.652 ns  ; IR:inst|ir[6]       ; dr_dbg[1]  ; clk        ;
; N/A                                     ; None                                                ; 22.621 ns  ; Register:inst4|a[0] ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 22.617 ns  ; IR:inst|ir[1]       ; outdata[1] ; clk        ;
; N/A                                     ; None                                                ; 22.617 ns  ; IR:inst|ir[1]       ; dr_dbg[1]  ; clk        ;
; N/A                                     ; None                                                ; 22.583 ns  ; IR:inst|ir[2]       ; outdata[1] ; clk        ;
; N/A                                     ; None                                                ; 22.583 ns  ; IR:inst|ir[2]       ; dr_dbg[1]  ; clk        ;
; N/A                                     ; None                                                ; 22.543 ns  ; Register:inst4|a[0] ; dr_dbg[5]  ; clk        ;
; N/A                                     ; None                                                ; 22.523 ns  ; Register:inst4|b[0] ; outdata[5] ; clk        ;
; N/A                                     ; None                                                ; 22.508 ns  ; IR:inst|ir[0]       ; dr_dbg[2]  ; clk        ;
; N/A                                     ; None                                                ; 22.498 ns  ; IR:inst|ir[0]       ; outdata[2] ; clk        ;
; N/A                                     ; None                                                ; 22.384 ns  ; Register:inst4|a[1] ; outdata[5] ; clk        ;
; N/A                                     ; None                                                ; 22.382 ns  ; Register:inst4|b[5] ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 22.314 ns  ; Register:inst4|b[1] ; outdata[5] ; clk        ;
; N/A                                     ; None                                                ; 22.304 ns  ; Register:inst4|b[5] ; dr_dbg[5]  ; clk        ;
; N/A                                     ; None                                                ; 22.276 ns  ; Register:inst4|b[0] ; outdata[6] ; clk        ;
; N/A                                     ; None                                                ; 22.207 ns  ; IR:inst|ir[0]       ; outdata[1] ; clk        ;
; N/A                                     ; None                                                ; 22.207 ns  ; IR:inst|ir[0]       ; dr_dbg[1]  ; clk        ;
; N/A                                     ; None                                                ; 22.204 ns  ; Register:inst4|b[7] ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 22.146 ns  ; Register:inst4|c[2] ; outdata[5] ; clk        ;
; N/A                                     ; None                                                ; 22.137 ns  ; Register:inst4|a[1] ; outdata[6] ; clk        ;
; N/A                                     ; None                                                ; 22.067 ns  ; Register:inst4|b[1] ; outdata[6] ; clk        ;
; N/A                                     ; None                                                ; 22.042 ns  ; Register:inst4|b[2] ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 22.024 ns  ; Register:inst4|b[0] ; dr_dbg[0]  ; clk        ;
; N/A                                     ; None                                                ; 21.964 ns  ; Register:inst4|b[2] ; dr_dbg[5]  ; clk        ;
; N/A                                     ; None                                                ; 21.912 ns  ; Register:inst4|a[5] ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 21.899 ns  ; Register:inst4|c[2] ; outdata[6] ; clk        ;
; N/A                                     ; None                                                ; 21.885 ns  ; Register:inst4|a[5] ; dr_dbg[5]  ; clk        ;
; N/A                                     ; None                                                ; 21.862 ns  ; Register:inst4|b[0] ; outdata[7] ; clk        ;
; N/A                                     ; None                                                ; 21.862 ns  ; Register:inst4|b[0] ; dr_dbg[7]  ; clk        ;
; N/A                                     ; None                                                ; 21.827 ns  ; Register:inst4|a[0] ; outdata[5] ; clk        ;
; N/A                                     ; None                                                ; 21.798 ns  ; Register:inst4|c[0] ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 21.748 ns  ; Register:inst4|c[1] ; dr_dbg[5]  ; clk        ;
; N/A                                     ; None                                                ; 21.729 ns  ; Register:inst4|c[1] ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 21.723 ns  ; Register:inst4|a[1] ; outdata[7] ; clk        ;
; N/A                                     ; None                                                ; 21.723 ns  ; Register:inst4|a[1] ; dr_dbg[7]  ; clk        ;
; N/A                                     ; None                                                ; 21.720 ns  ; Register:inst4|c[0] ; dr_dbg[5]  ; clk        ;
; N/A                                     ; None                                                ; 21.699 ns  ; Register:inst4|a[1] ; dr_dbg[0]  ; clk        ;
; N/A                                     ; None                                                ; 21.686 ns  ; Register:inst4|b[0] ; outdata[0] ; clk        ;
; N/A                                     ; None                                                ; 21.686 ns  ; Register:inst4|b[3] ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 21.653 ns  ; Register:inst4|b[1] ; outdata[7] ; clk        ;
; N/A                                     ; None                                                ; 21.653 ns  ; Register:inst4|b[1] ; dr_dbg[7]  ; clk        ;
; N/A                                     ; None                                                ; 21.629 ns  ; Register:inst4|b[1] ; dr_dbg[0]  ; clk        ;
; N/A                                     ; None                                                ; 21.608 ns  ; Register:inst4|b[3] ; dr_dbg[5]  ; clk        ;
; N/A                                     ; None                                                ; 21.588 ns  ; Register:inst4|b[5] ; outdata[5] ; clk        ;
; N/A                                     ; None                                                ; 21.580 ns  ; Register:inst4|a[0] ; outdata[6] ; clk        ;
; N/A                                     ; None                                                ; 21.519 ns  ; Register:inst4|c[6] ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 21.485 ns  ; Register:inst4|c[2] ; outdata[7] ; clk        ;
; N/A                                     ; None                                                ; 21.485 ns  ; Register:inst4|c[2] ; dr_dbg[7]  ; clk        ;
; N/A                                     ; None                                                ; 21.461 ns  ; Register:inst4|c[2] ; dr_dbg[0]  ; clk        ;
; N/A                                     ; None                                                ; 21.451 ns  ; Register:inst4|b[0] ; outdata[3] ; clk        ;
; N/A                                     ; None                                                ; 21.441 ns  ; Register:inst4|b[0] ; dr_dbg[3]  ; clk        ;
; N/A                                     ; None                                                ; 21.380 ns  ; Register:inst4|a[3] ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 21.361 ns  ; Register:inst4|a[1] ; outdata[0] ; clk        ;
; N/A                                     ; None                                                ; 21.341 ns  ; Register:inst4|b[5] ; outdata[6] ; clk        ;
; N/A                                     ; None                                                ; 21.336 ns  ; Register:inst4|b[4] ; dr_dbg[6]  ; clk        ;
; N/A                                     ; None                                                ; 21.328 ns  ; Register:inst4|a[0] ; dr_dbg[0]  ; clk        ;
; N/A                                     ; None                                                ; 21.318 ns  ; Register:inst4|b[6] ; dr_dbg[6]  ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                     ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------+------------+------------+


+----------------------------------------------------------------------+
; tpd                                                                  ;
+-------+-------------------+-----------------+-----------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To         ;
+-------+-------------------+-----------------+-----------+------------+
; N/A   ; None              ; 17.302 ns       ; indata[6] ; dr_dbg[6]  ;
; N/A   ; None              ; 17.250 ns       ; indata[0] ; dr_dbg[0]  ;
; N/A   ; None              ; 16.912 ns       ; indata[0] ; outdata[0] ;
; N/A   ; None              ; 16.453 ns       ; indata[5] ; dr_dbg[5]  ;
; N/A   ; None              ; 16.261 ns       ; indata[6] ; outdata[6] ;
; N/A   ; None              ; 15.737 ns       ; indata[5] ; outdata[5] ;
; N/A   ; None              ; 15.702 ns       ; indata[2] ; dr_dbg[2]  ;
; N/A   ; None              ; 15.692 ns       ; indata[2] ; outdata[2] ;
; N/A   ; None              ; 15.527 ns       ; indata[1] ; outdata[1] ;
; N/A   ; None              ; 15.527 ns       ; indata[1] ; dr_dbg[1]  ;
; N/A   ; None              ; 15.508 ns       ; indata[4] ; outdata[4] ;
; N/A   ; None              ; 15.508 ns       ; indata[4] ; dr_dbg[4]  ;
; N/A   ; None              ; 12.083 ns       ; indata[3] ; outdata[3] ;
; N/A   ; None              ; 12.073 ns       ; indata[3] ; dr_dbg[3]  ;
; N/A   ; None              ; 11.478 ns       ; indata[7] ; outdata[7] ;
; N/A   ; None              ; 11.478 ns       ; indata[7] ; dr_dbg[7]  ;
+-------+-------------------+-----------------+-----------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                ;
+---------------+-------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th  ; From      ; To                                                                                                              ; To Clock ;
+---------------+-------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+
; N/A           ; None        ; -2.269 ns  ; indata[7] ; Register:inst4|b[7]                                                                                             ; clk      ;
; N/A           ; None        ; -2.389 ns  ; resume    ; SM:inst10|z                                                                                                     ; clk      ;
; N/A           ; None        ; -3.321 ns  ; indata[3] ; Register:inst4|a[3]                                                                                             ; clk      ;
; N/A           ; None        ; -3.442 ns  ; indata[7] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk      ;
; N/A           ; None        ; -4.108 ns  ; indata[7] ; Register:inst4|a[7]                                                                                             ; clk      ;
; N/A           ; None        ; -4.125 ns  ; indata[7] ; Register:inst4|c[7]                                                                                             ; clk      ;
; N/A           ; None        ; -4.493 ns  ; indata[7] ; PC:inst1|c[7]                                                                                                   ; clk      ;
; N/A           ; None        ; -4.497 ns  ; indata[7] ; IR:inst|ir[7]                                                                                                   ; clk      ;
; N/A           ; None        ; -4.556 ns  ; indata[3] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk      ;
; N/A           ; None        ; -5.123 ns  ; indata[3] ; IR:inst|ir[3]                                                                                                   ; clk      ;
; N/A           ; None        ; -5.165 ns  ; indata[3] ; Register:inst4|c[3]                                                                                             ; clk      ;
; N/A           ; None        ; -5.167 ns  ; indata[3] ; Register:inst4|b[3]                                                                                             ; clk      ;
; N/A           ; None        ; -5.463 ns  ; indata[3] ; PC:inst1|c[3]                                                                                                   ; clk      ;
; N/A           ; None        ; -5.992 ns  ; indata[5] ; Register:inst4|a[5]                                                                                             ; clk      ;
; N/A           ; None        ; -6.791 ns  ; indata[5] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk      ;
; N/A           ; None        ; -7.398 ns  ; indata[5] ; IR:inst|ir[5]                                                                                                   ; clk      ;
; N/A           ; None        ; -7.484 ns  ; indata[1] ; Register:inst4|a[1]                                                                                             ; clk      ;
; N/A           ; None        ; -7.503 ns  ; indata[2] ; IR:inst|ir[2]                                                                                                   ; clk      ;
; N/A           ; None        ; -7.590 ns  ; indata[4] ; Register:inst4|b[4]                                                                                             ; clk      ;
; N/A           ; None        ; -7.781 ns  ; indata[0] ; Register:inst4|b[0]                                                                                             ; clk      ;
; N/A           ; None        ; -7.827 ns  ; indata[5] ; Register:inst4|b[5]                                                                                             ; clk      ;
; N/A           ; None        ; -7.839 ns  ; indata[5] ; Register:inst4|c[5]                                                                                             ; clk      ;
; N/A           ; None        ; -8.171 ns  ; indata[5] ; PC:inst1|c[5]                                                                                                   ; clk      ;
; N/A           ; None        ; -8.354 ns  ; indata[6] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk      ;
; N/A           ; None        ; -8.683 ns  ; indata[2] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk      ;
; N/A           ; None        ; -8.813 ns  ; indata[4] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk      ;
; N/A           ; None        ; -8.956 ns  ; indata[1] ; Register:inst4|b[1]                                                                                             ; clk      ;
; N/A           ; None        ; -8.989 ns  ; indata[6] ; PC:inst1|c[6]                                                                                                   ; clk      ;
; N/A           ; None        ; -8.999 ns  ; indata[4] ; Register:inst4|c[4]                                                                                             ; clk      ;
; N/A           ; None        ; -9.000 ns  ; indata[4] ; Register:inst4|a[4]                                                                                             ; clk      ;
; N/A           ; None        ; -9.000 ns  ; indata[6] ; Register:inst4|c[6]                                                                                             ; clk      ;
; N/A           ; None        ; -9.003 ns  ; indata[6] ; Register:inst4|b[6]                                                                                             ; clk      ;
; N/A           ; None        ; -9.013 ns  ; indata[0] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk      ;
; N/A           ; None        ; -9.059 ns  ; indata[1] ; lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk      ;
; N/A           ; None        ; -9.404 ns  ; indata[4] ; IR:inst|ir[4]                                                                                                   ; clk      ;
; N/A           ; None        ; -9.606 ns  ; indata[0] ; PC:inst1|c[0]                                                                                                   ; clk      ;
; N/A           ; None        ; -9.611 ns  ; indata[0] ; Register:inst4|a[0]                                                                                             ; clk      ;
; N/A           ; None        ; -9.611 ns  ; indata[0] ; Register:inst4|c[0]                                                                                             ; clk      ;
; N/A           ; None        ; -9.614 ns  ; indata[0] ; IR:inst|ir[0]                                                                                                   ; clk      ;
; N/A           ; None        ; -9.636 ns  ; indata[1] ; PC:inst1|c[1]                                                                                                   ; clk      ;
; N/A           ; None        ; -9.651 ns  ; indata[1] ; IR:inst|ir[1]                                                                                                   ; clk      ;
; N/A           ; None        ; -9.651 ns  ; indata[1] ; Register:inst4|c[1]                                                                                             ; clk      ;
; N/A           ; None        ; -9.659 ns  ; indata[2] ; PC:inst1|c[2]                                                                                                   ; clk      ;
; N/A           ; None        ; -9.706 ns  ; indata[2] ; Register:inst4|c[2]                                                                                             ; clk      ;
; N/A           ; None        ; -9.739 ns  ; indata[6] ; Register:inst4|a[6]                                                                                             ; clk      ;
; N/A           ; None        ; -9.755 ns  ; indata[4] ; PC:inst1|c[4]                                                                                                   ; clk      ;
; N/A           ; None        ; -9.859 ns  ; indata[6] ; IR:inst|ir[6]                                                                                                   ; clk      ;
; N/A           ; None        ; -10.069 ns ; indata[2] ; Register:inst4|a[2]                                                                                             ; clk      ;
; N/A           ; None        ; -10.069 ns ; indata[2] ; Register:inst4|b[2]                                                                                             ; clk      ;
+---------------+-------------+------------+-----------+-----------------------------------------------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Dec 31 12:32:35 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off model_computer -c model_computer --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 28.2 MHz between source register "IR:inst|ir[7]" and destination memory "lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6" (period= 35.462 ns)
    Info: + Longest register to memory delay is 17.481 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y5_N15; Fanout = 21; REG Node = 'IR:inst|ir[7]'
        Info: 2: + IC(1.198 ns) + CELL(0.606 ns) = 1.804 ns; Loc. = LCCOMB_X21_Y5_N0; Fanout = 8; COMB Node = 'ALU2:inst5|t[7]~38'
        Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 2.395 ns; Loc. = LCCOMB_X21_Y5_N28; Fanout = 18; COMB Node = 'decoder:inst9|MOVB~4'
        Info: 4: + IC(1.465 ns) + CELL(0.206 ns) = 4.066 ns; Loc. = LCCOMB_X21_Y6_N28; Fanout = 2; COMB Node = 'control_signal:inst7|always3~12'
        Info: 5: + IC(0.715 ns) + CELL(0.651 ns) = 5.432 ns; Loc. = LCCOMB_X21_Y6_N24; Fanout = 19; COMB Node = 'control_signal:inst7|always3~7'
        Info: 6: + IC(1.129 ns) + CELL(0.206 ns) = 6.767 ns; Loc. = LCCOMB_X21_Y4_N2; Fanout = 1; COMB Node = 'Register:inst4|Selector13~0'
        Info: 7: + IC(0.357 ns) + CELL(0.206 ns) = 7.330 ns; Loc. = LCCOMB_X21_Y4_N24; Fanout = 10; COMB Node = 'Register:inst4|Selector13~1'
        Info: 8: + IC(1.129 ns) + CELL(0.596 ns) = 9.055 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 2; COMB Node = 'ALU2:inst5|Add1~5'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 9.141 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 2; COMB Node = 'ALU2:inst5|Add1~7'
        Info: 10: + IC(0.000 ns) + CELL(0.190 ns) = 9.331 ns; Loc. = LCCOMB_X21_Y6_N14; Fanout = 2; COMB Node = 'ALU2:inst5|Add1~9'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 9.417 ns; Loc. = LCCOMB_X21_Y6_N16; Fanout = 2; COMB Node = 'ALU2:inst5|Add1~11'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 9.503 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 2; COMB Node = 'ALU2:inst5|Add1~13'
        Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 10.009 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 2; COMB Node = 'ALU2:inst5|Add1~14'
        Info: 14: + IC(0.707 ns) + CELL(0.370 ns) = 11.086 ns; Loc. = LCCOMB_X22_Y6_N28; Fanout = 1; COMB Node = 'ALU2:inst5|t[7]~92'
        Info: 15: + IC(1.071 ns) + CELL(0.206 ns) = 12.363 ns; Loc. = LCCOMB_X21_Y4_N26; Fanout = 1; COMB Node = 'ALU2:inst5|t[7]~47'
        Info: 16: + IC(0.359 ns) + CELL(0.206 ns) = 12.928 ns; Loc. = LCCOMB_X21_Y4_N28; Fanout = 1; COMB Node = 'ALU2:inst5|t[7]~48'
        Info: 17: + IC(0.359 ns) + CELL(0.206 ns) = 13.493 ns; Loc. = LCCOMB_X21_Y4_N30; Fanout = 3; COMB Node = 'ALU2:inst5|t[7]~50'
        Info: 18: + IC(1.102 ns) + CELL(0.206 ns) = 14.801 ns; Loc. = LCCOMB_X22_Y5_N16; Fanout = 1; COMB Node = 'ALU2:inst5|t[7]~90'
        Info: 19: + IC(0.369 ns) + CELL(0.370 ns) = 15.540 ns; Loc. = LCCOMB_X22_Y5_N18; Fanout = 2; COMB Node = 'Shift_Register:inst6|W[6]~16'
        Info: 20: + IC(0.373 ns) + CELL(0.206 ns) = 16.119 ns; Loc. = LCCOMB_X22_Y5_N0; Fanout = 6; COMB Node = 'inst66[6]~36'
        Info: 21: + IC(1.234 ns) + CELL(0.128 ns) = 17.481 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6'
        Info: Total cell delay = 5.529 ns ( 31.63 % )
        Info: Total interconnect delay = 11.952 ns ( 68.37 % )
    Info: - Smallest clock skew is 0.100 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.843 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.766 ns) + CELL(0.834 ns) = 2.843 ns; Loc. = M4K_X23_Y5; Fanout = 1; MEM Node = 'lpm_ram_io:inst2|altram:sram|altsyncram:ram_block|altsyncram_3ha1:auto_generated|ram_block1a0~porta_datain_reg6'
            Info: Total cell delay = 1.934 ns ( 68.03 % )
            Info: Total interconnect delay = 0.909 ns ( 31.97 % )
        Info: - Longest clock path from clock "clk" to source register is 2.743 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.743 ns; Loc. = LCFF_X21_Y5_N15; Fanout = 21; REG Node = 'IR:inst|ir[7]'
            Info: Total cell delay = 1.766 ns ( 64.38 % )
            Info: Total interconnect delay = 0.977 ns ( 35.62 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is 0.046 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "Register:inst4|a[2]" (data pin = "indata[2]", clock pin = "clk") is 10.335 ns
    Info: + Longest pin to register delay is 13.123 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_72; Fanout = 1; PIN Node = 'indata[2]'
        Info: 2: + IC(6.565 ns) + CELL(0.651 ns) = 8.170 ns; Loc. = LCCOMB_X24_Y5_N14; Fanout = 1; COMB Node = 'inst66[2]~27'
        Info: 3: + IC(1.069 ns) + CELL(0.624 ns) = 9.863 ns; Loc. = LCCOMB_X21_Y5_N18; Fanout = 3; COMB Node = 'inst66[2]~28'
        Info: 4: + IC(0.375 ns) + CELL(0.206 ns) = 10.444 ns; Loc. = LCCOMB_X21_Y5_N10; Fanout = 6; COMB Node = 'inst66[2]~44'
        Info: 5: + IC(2.219 ns) + CELL(0.460 ns) = 13.123 ns; Loc. = LCFF_X21_Y4_N25; Fanout = 2; REG Node = 'Register:inst4|a[2]'
        Info: Total cell delay = 2.895 ns ( 22.06 % )
        Info: Total interconnect delay = 10.228 ns ( 77.94 % )
    Info: + Micro setup delay of destination is -0.040 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.748 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.839 ns) + CELL(0.666 ns) = 2.748 ns; Loc. = LCFF_X21_Y4_N25; Fanout = 2; REG Node = 'Register:inst4|a[2]'
        Info: Total cell delay = 1.766 ns ( 64.26 % )
        Info: Total interconnect delay = 0.982 ns ( 35.74 % )
Info: tco from clock "clk" to destination pin "dr_dbg[6]" through register "IR:inst|ir[7]" is 26.672 ns
    Info: + Longest clock path from clock "clk" to source register is 2.743 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.834 ns) + CELL(0.666 ns) = 2.743 ns; Loc. = LCFF_X21_Y5_N15; Fanout = 21; REG Node = 'IR:inst|ir[7]'
        Info: Total cell delay = 1.766 ns ( 64.38 % )
        Info: Total interconnect delay = 0.977 ns ( 35.62 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 23.625 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y5_N15; Fanout = 21; REG Node = 'IR:inst|ir[7]'
        Info: 2: + IC(1.198 ns) + CELL(0.606 ns) = 1.804 ns; Loc. = LCCOMB_X21_Y5_N0; Fanout = 8; COMB Node = 'ALU2:inst5|t[7]~38'
        Info: 3: + IC(0.385 ns) + CELL(0.206 ns) = 2.395 ns; Loc. = LCCOMB_X21_Y5_N28; Fanout = 18; COMB Node = 'decoder:inst9|MOVB~4'
        Info: 4: + IC(1.465 ns) + CELL(0.206 ns) = 4.066 ns; Loc. = LCCOMB_X21_Y6_N28; Fanout = 2; COMB Node = 'control_signal:inst7|always3~12'
        Info: 5: + IC(0.715 ns) + CELL(0.651 ns) = 5.432 ns; Loc. = LCCOMB_X21_Y6_N24; Fanout = 19; COMB Node = 'control_signal:inst7|always3~7'
        Info: 6: + IC(1.129 ns) + CELL(0.206 ns) = 6.767 ns; Loc. = LCCOMB_X21_Y4_N2; Fanout = 1; COMB Node = 'Register:inst4|Selector13~0'
        Info: 7: + IC(0.357 ns) + CELL(0.206 ns) = 7.330 ns; Loc. = LCCOMB_X21_Y4_N24; Fanout = 10; COMB Node = 'Register:inst4|Selector13~1'
        Info: 8: + IC(1.129 ns) + CELL(0.596 ns) = 9.055 ns; Loc. = LCCOMB_X21_Y6_N10; Fanout = 2; COMB Node = 'ALU2:inst5|Add1~5'
        Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 9.141 ns; Loc. = LCCOMB_X21_Y6_N12; Fanout = 2; COMB Node = 'ALU2:inst5|Add1~7'
        Info: 10: + IC(0.000 ns) + CELL(0.190 ns) = 9.331 ns; Loc. = LCCOMB_X21_Y6_N14; Fanout = 2; COMB Node = 'ALU2:inst5|Add1~9'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 9.417 ns; Loc. = LCCOMB_X21_Y6_N16; Fanout = 2; COMB Node = 'ALU2:inst5|Add1~11'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 9.503 ns; Loc. = LCCOMB_X21_Y6_N18; Fanout = 2; COMB Node = 'ALU2:inst5|Add1~13'
        Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 10.009 ns; Loc. = LCCOMB_X21_Y6_N20; Fanout = 2; COMB Node = 'ALU2:inst5|Add1~14'
        Info: 14: + IC(0.707 ns) + CELL(0.370 ns) = 11.086 ns; Loc. = LCCOMB_X22_Y6_N28; Fanout = 1; COMB Node = 'ALU2:inst5|t[7]~92'
        Info: 15: + IC(1.071 ns) + CELL(0.206 ns) = 12.363 ns; Loc. = LCCOMB_X21_Y4_N26; Fanout = 1; COMB Node = 'ALU2:inst5|t[7]~47'
        Info: 16: + IC(0.359 ns) + CELL(0.206 ns) = 12.928 ns; Loc. = LCCOMB_X21_Y4_N28; Fanout = 1; COMB Node = 'ALU2:inst5|t[7]~48'
        Info: 17: + IC(0.359 ns) + CELL(0.206 ns) = 13.493 ns; Loc. = LCCOMB_X21_Y4_N30; Fanout = 3; COMB Node = 'ALU2:inst5|t[7]~50'
        Info: 18: + IC(1.102 ns) + CELL(0.206 ns) = 14.801 ns; Loc. = LCCOMB_X22_Y5_N16; Fanout = 1; COMB Node = 'ALU2:inst5|t[7]~90'
        Info: 19: + IC(0.369 ns) + CELL(0.370 ns) = 15.540 ns; Loc. = LCCOMB_X22_Y5_N18; Fanout = 2; COMB Node = 'Shift_Register:inst6|W[6]~16'
        Info: 20: + IC(0.372 ns) + CELL(0.206 ns) = 16.118 ns; Loc. = LCCOMB_X22_Y5_N4; Fanout = 2; COMB Node = 'inst66[6]~39'
        Info: 21: + IC(4.271 ns) + CELL(3.236 ns) = 23.625 ns; Loc. = PIN_139; Fanout = 0; PIN Node = 'dr_dbg[6]'
        Info: Total cell delay = 8.637 ns ( 36.56 % )
        Info: Total interconnect delay = 14.988 ns ( 63.44 % )
Info: Longest tpd from source pin "indata[6]" to destination pin "dr_dbg[6]" is 17.302 ns
    Info: 1: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = PIN_113; Fanout = 1; PIN Node = 'indata[6]'
    Info: 2: + IC(6.760 ns) + CELL(0.651 ns) = 8.355 ns; Loc. = LCCOMB_X24_Y5_N28; Fanout = 2; COMB Node = 'inst66[6]~35'
    Info: 3: + IC(1.074 ns) + CELL(0.366 ns) = 9.795 ns; Loc. = LCCOMB_X22_Y5_N4; Fanout = 2; COMB Node = 'inst66[6]~39'
    Info: 4: + IC(4.271 ns) + CELL(3.236 ns) = 17.302 ns; Loc. = PIN_139; Fanout = 0; PIN Node = 'dr_dbg[6]'
    Info: Total cell delay = 5.197 ns ( 30.04 % )
    Info: Total interconnect delay = 12.105 ns ( 69.96 % )
Info: th for register "Register:inst4|b[7]" (data pin = "indata[7]", clock pin = "clk") is -2.269 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.749 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 67; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X22_Y4_N1; Fanout = 2; REG Node = 'Register:inst4|b[7]'
        Info: Total cell delay = 1.766 ns ( 64.24 % )
        Info: Total interconnect delay = 0.983 ns ( 35.76 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 5.324 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_21; Fanout = 1; PIN Node = 'indata[7]'
        Info: 2: + IC(2.336 ns) + CELL(0.206 ns) = 3.642 ns; Loc. = LCCOMB_X22_Y4_N4; Fanout = 1; COMB Node = 'inst66[7]~31'
        Info: 3: + IC(0.371 ns) + CELL(0.624 ns) = 4.637 ns; Loc. = LCCOMB_X22_Y4_N12; Fanout = 3; COMB Node = 'inst66[7]~32'
        Info: 4: + IC(0.373 ns) + CELL(0.206 ns) = 5.216 ns; Loc. = LCCOMB_X22_Y4_N0; Fanout = 6; COMB Node = 'inst66[7]~46'
        Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 5.324 ns; Loc. = LCFF_X22_Y4_N1; Fanout = 2; REG Node = 'Register:inst4|b[7]'
        Info: Total cell delay = 2.244 ns ( 42.15 % )
        Info: Total interconnect delay = 3.080 ns ( 57.85 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 183 megabytes
    Info: Processing ended: Fri Dec 31 12:32:35 2021
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


