// Seed: 3233939421
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input wor  id_2,
    input wire id_3,
    input tri  id_4,
    input wire id_5
);
  wire id_7;
  assign module_1._id_3 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd19,
    parameter id_4 = 32'd20,
    parameter id_6 = 32'd8
) (
    output wand id_0,
    input supply1 id_1,
    input tri0 id_2
    , _id_6,
    input tri1 _id_3,
    input wor _id_4
);
  assign id_0 = 1'b0;
  wire [id_6 : id_4] id_7;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1
  );
  logic [id_3] id_8 = id_2;
endmodule
