//
// File created by:  xrun
// Do not modify this file
//
-XLMODE
./xcelium.d/run.lnx86.20.09.d
-RUNMODE
-UVMNOSINGLESTEP
-define
UVM_PLI
-sv
-DEFINE
CV32E40P_APU_TRACE
-INCDIR
cv32e40p/rtl/include
-INCDIR
cv32e40p/rtl/../bhv
-INCDIR
cv32e40p/rtl/../bhv/include
-INCDIR
cv32e40p/rtl/../sva
cv32e40p/rtl/include/cv32e40p_apu_core_pkg.sv
cv32e40p/rtl/include/cv32e40p_fpu_pkg.sv
cv32e40p/rtl/include/cv32e40p_pkg.sv
cv32e40p/rtl/../bhv/include/cv32e40p_tracer_pkg.sv
cv32e40p/rtl/cv32e40p_if_stage.sv
cv32e40p/rtl/cv32e40p_cs_registers.sv
cv32e40p/rtl/cv32e40p_register_file_ff.sv
cv32e40p/rtl/cv32e40p_load_store_unit.sv
cv32e40p/rtl/cv32e40p_id_stage.sv
cv32e40p/rtl/cv32e40p_aligner.sv
cv32e40p/rtl/cv32e40p_decoder.sv
cv32e40p/rtl/cv32e40p_compressed_decoder.sv
cv32e40p/rtl/cv32e40p_fifo.sv
cv32e40p/rtl/cv32e40p_prefetch_buffer.sv
cv32e40p/rtl/cv32e40p_hwloop_regs.sv
cv32e40p/rtl/cv32e40p_mult.sv
cv32e40p/rtl/cv32e40p_int_controller.sv
cv32e40p/rtl/cv32e40p_ex_stage.sv
cv32e40p/rtl/cv32e40p_alu_div.sv
cv32e40p/rtl/cv32e40p_alu.sv
cv32e40p/rtl/cv32e40p_ff_one.sv
cv32e40p/rtl/cv32e40p_popcnt.sv
cv32e40p/rtl/cv32e40p_apu_disp.sv
cv32e40p/rtl/cv32e40p_controller.sv
cv32e40p/rtl/cv32e40p_obi_interface.sv
cv32e40p/rtl/cv32e40p_prefetch_controller.sv
cv32e40p/rtl/cv32e40p_sleep_unit.sv
cv32e40p/rtl/cv32e40p_core.sv
cv32e40p/rtl/../bhv/cv32e40p_sim_clock_gate.sv
cv32e40p/rtl/../bhv/cv32e40p_wrapper.sv
/home/kbkang/RISC-V_Testbench_CV32e40p/Original_CV32e40p_Testbench/cv32e40p/tb/core/tb_riscv/include/perturbation_defines.sv
/home/kbkang/RISC-V_Testbench_CV32e40p/Original_CV32e40p_Testbench/cv32e40p/tb/core/tb_top.sv
/home/kbkang/RISC-V_Testbench_CV32e40p/Original_CV32e40p_Testbench/cv32e40p/tb/core/cv32e40p_tb_wrapper.sv
/home/kbkang/RISC-V_Testbench_CV32e40p/Original_CV32e40p_Testbench/cv32e40p/tb/core/mm_ram.sv
/home/kbkang/RISC-V_Testbench_CV32e40p/Original_CV32e40p_Testbench/cv32e40p/tb/core/dp_ram.sv
/home/kbkang/RISC-V_Testbench_CV32e40p/Original_CV32e40p_Testbench/cv32e40p/tb/core/tb_riscv/riscv_random_stall.sv
/home/kbkang/RISC-V_Testbench_CV32e40p/Original_CV32e40p_Testbench/cv32e40p/tb/core/tb_riscv/riscv_random_interrupt_generator.sv
/home/kbkang/RISC-V_Testbench_CV32e40p/Original_CV32e40p_Testbench/cv32e40p/tb/core/tb_riscv/riscv_rvalid_stall.sv
/home/kbkang/RISC-V_Testbench_CV32e40p/Original_CV32e40p_Testbench/cv32e40p/tb/core/tb_riscv/riscv_gnt_stall.sv
-CDSLIB
./xcelium.d/run.lnx86.20.09.d/cdsrun.lib
-HDLVAR
./xcelium.d/run.lnx86.20.09.d/hdlrun.var
-I_INCDIR
/TOOLS/CADENCE/XCELIUMMAIN2009/tools/methodology/UVM/CDNS-1.2-ML/sv/src
-DEFINE
USE_PARAMETERIZED_WRAPPER
-I_INCDIR
/TOOLS/CADENCE/XCELIUMMAIN2009/tools/methodology/UVM/CDNS-1.2-ML/additions/sv
-MESSAGES
-UPDATE
-XLLIBSTORE
./xcelium.d/run.lnx86.20.09.d/xllibs
-ALLOWUNBOUND
-hastop
-ENABLEOIGW
