library IEEE;
use IEEE.STD_LOGIC_1164.all

entity ShiftRegister_Demo is
	port(CLOCK_50:	in	 std_logic;
		  KEY		 : in	 std_logic_vector(0 downto 0);
		  LEDR	 :	out std_logic_vector(3 downto 0));
end ShiftRegister_Demo;

architecture Shell of ShiftRegister_Demo is
	
	signal s_1Hz: std_logic;
	
begin

	fd: entity work.FreqDivider(Behavioral)
		generic map(N		 =>	50000000)
			port map(enable => '1',
						clkIn	 => CLOCK_50,
						clkOut => s_1Hz);
						
	sr: entity work.ShiftRegister4(Behavioral)
			port map(clk	 => s_1Hz,
						sin	 => KEY(0),
						dataOut=> LEDR(3 downto 0));
						
end Shell;
						