
---------- Begin Simulation Statistics ----------
host_inst_rate                                 173862                       # Simulator instruction rate (inst/s)
host_mem_usage                                 404820                       # Number of bytes of host memory used
host_seconds                                   115.03                       # Real time elapsed on the host
host_tick_rate                              448368860                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000008                       # Number of instructions simulated
sim_seconds                                  0.051578                       # Number of seconds simulated
sim_ticks                                 51577797500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7239400                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 53193.843953                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 50987.188685                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6153021                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    57788675000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.150065                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1086379                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            492567                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  30276753500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082025                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593811                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 67151.854246                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 65219.543614                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                837460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   27357598268                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.327265                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              407399                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           158995                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  16200795512                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 42837.534127                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.596971                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           91364                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   3913808468                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8484259                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 57000.620754                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 55184.898170                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6990481                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     85146273268                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.176065                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1493778                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             651562                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  46477549012                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099268                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842215                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997599                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.541178                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8484259                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 57000.620754                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 55184.898170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6990481                       # number of overall hits
system.cpu.dcache.overall_miss_latency    85146273268                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.176065                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1493778                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            651562                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  46477549012                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099268                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842215                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592799                       # number of replacements
system.cpu.dcache.sampled_refs                 593823                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.541178                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7480371                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501299398000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           12854838                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 62785.925926                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 60592.209857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               12854163                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       42380500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000053                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  675                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                44                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     38112500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             629                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        54800                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20371.098257                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       274000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            12854838                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 62785.925926                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 60592.209857                       # average overall mshr miss latency
system.cpu.icache.demand_hits                12854163                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        42380500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000053                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   675                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 44                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     38112500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000049                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              629                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.706646                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            361.802594                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           12854838                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 62785.925926                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 60592.209857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               12854163                       # number of overall hits
system.cpu.icache.overall_miss_latency       42380500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000053                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  675                       # number of overall misses
system.cpu.icache.overall_mshr_hits                44                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     38112500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000049                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    119                       # number of replacements
system.cpu.icache.sampled_refs                    631                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                361.802594                       # Cycle average of tags in use
system.cpu.icache.total_refs                 12854163                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           549548505000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 41602.635972                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     10722954614                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                257747                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency            74250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 58937.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                            3                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               594000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.727273                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                          8                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          471500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.727273                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                     8                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594443                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       72124.634003                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  59616.930506                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         215000                       # number of ReadReq hits
system.l2.ReadReq_miss_latency            27367187500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.638317                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                       379443                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                     31943                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency       20716704500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.584576                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                  347497                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    64184.451059                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 48603.700426                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         15942968352                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    12072818960                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.765635                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594454                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        72124.678812                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   59616.914865                       # average overall mshr miss latency
system.l2.demand_hits                          215003                       # number of demand (read+write) hits
system.l2.demand_miss_latency             27367781500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.638319                       # miss rate for demand accesses
system.l2.demand_misses                        379451                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      31943                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency        20717176000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.584578                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                   347505                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.363895                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.313808                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5962.053938                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5141.432606                       # Average occupied blocks per context
system.l2.overall_accesses                     594454                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       72124.678812                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  51945.521228                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         215003                       # number of overall hits
system.l2.overall_miss_latency            27367781500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.638319                       # miss rate for overall accesses
system.l2.overall_misses                       379451                       # number of overall misses
system.l2.overall_mshr_hits                     31943                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       31440130614                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.018165                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  605252                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.833371                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        214799                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        77867                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       645404                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           282122                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit       285414                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         588865                       # number of replacements
system.l2.sampled_refs                         605249                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11103.486544                       # Cycle average of tags in use
system.l2.total_refs                           463400                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   550596302500                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 82256689                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         110757                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       159557                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        14037                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       201865                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         214598                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              4                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       735665                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     17866520                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.561933                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.814578                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     15846047     88.69%     88.69% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       251753      1.41%     90.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       256972      1.44%     91.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       262688      1.47%     93.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       205235      1.15%     94.16% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       133069      0.74%     94.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       111207      0.62%     95.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        63884      0.36%     95.88% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       735665      4.12%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     17866520                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039796                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597948                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152951                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        14034                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039796                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      8155142                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000005                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000005                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     2.089889                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               2.089889                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      8308802                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12727                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     28669421                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5644823                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3848940                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1320426                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        63954                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        6510614                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            6478789                       # DTB hits
system.switch_cpus_1.dtb.data_misses            31825                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        5853287                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            5821486                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            31801                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        657327                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            657303                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              24                       # DTB write misses
system.switch_cpus_1.fetch.Branches            214598                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         2834707                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             6787110                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       283040                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             28976159                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        741709                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.010268                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      2834707                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       110761                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.386492                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     19186946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.510202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.053824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       15234552     79.40%     79.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          60337      0.31%     79.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          87954      0.46%     80.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          94935      0.49%     80.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         115821      0.60%     81.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          99531      0.52%     81.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         163730      0.85%     82.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         128898      0.67%     83.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3201188     16.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     19186946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               1711959                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         158822                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               43454                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.649911                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            6626159                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           657327                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6419380                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11323322                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.842346                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5407341                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.541814                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11358173                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18717                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       5047469                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7163970                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2435902                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       911820                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     18269066                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      5968832                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      1590004                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     13582426                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        62182                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         1614                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1320426                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles       132768                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2217346                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1969                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1756                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      3565998                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       356816                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1756                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8289                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        10428                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.478494                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.478494                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       842788      5.55%      5.55% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8171      0.05%      5.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.61% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4322936     28.49%     34.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     34.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     34.10% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3042286     20.05%     54.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     54.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     54.15% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      6260953     41.27%     95.42% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       695298      4.58%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     15172432                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       105624                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.006962                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           19      0.02%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.02% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1647      1.56%      1.58% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      1.58% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      1.58% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        48539     45.95%     47.53% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     47.53% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     47.53% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead        54259     51.37%     98.90% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         1160      1.10%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     19186946                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.790768                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.414498                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     12647725     65.92%     65.92% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2473564     12.89%     78.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1823719      9.50%     88.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1094868      5.71%     94.02% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       544448      2.84%     96.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       274206      1.43%     98.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       159927      0.83%     99.12% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7        89470      0.47%     99.59% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        79019      0.41%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     19186946                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.725992                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         18225612                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        15172432                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      8224754                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1466263                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7758321                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       2834718                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           2834707                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              11                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       342530                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       106465                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7163970                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       911820                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               20898905                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      7132128                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193394                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       110505                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6174261                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1087930                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        25987                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     40262498                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     25692638                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     24119951                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3370765                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1320426                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1189365                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     14926477                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      3056350                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 45677                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
