// Seed: 2919655004
module module_0 ();
  wire id_1 = id_1;
  assign module_1.id_1 = 0;
  always @(posedge id_1 or negedge id_1);
  wand id_2 = id_1;
  tri0 id_3;
  wire id_4;
endmodule
module module_1 (
    output logic id_0,
    output logic id_1,
    input  logic id_2
);
  always_ff @(id_2, id_2) begin : LABEL_0
    id_0 <= id_2 - id_2;
    id_0 <= (1);
    $display(id_2);
    id_1 <= 1;
    id_0 <= 1;
    id_1 <= id_2;
    disable id_4;
  end
  module_0 modCall_1 ();
endmodule
