HW_ATL_INTR_GLB_CTL_ADR,VAR_0
aq_hw_write_reg,FUNC_0
hw_atl_reg_irq_glb_ctl_set,FUNC_1
aq_hw,VAR_1
intr_glb_ctl,VAR_2
