INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alazca/Development/125/Lab 2 - Full Adder/Lab 2 - Full Adder.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-311] analyzing module two_BitAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alazca/Development/125/Lab 2 - Full Adder/Lab 2 - Full Adder.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_BitAdder_tb
