;redcode
;assert 1
	SPL 0, <807
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	SLT -17, <-20
	SUB @327, 106
	SUB 12, @-10
	SUB 300, 90
	ADD -1, <-20
	SUB #0, -80
	CMP #172, @200
	SLT -0, 8
	SUB #0, -80
	MOV -7, <-20
	SUB @327, 106
	SUB 100, 300
	SUB @121, 805
	SUB @127, 106
	CMP #172, @200
	CMP #172, @200
	CMP #102, -101
	JMP 30, 9
	SUB <121, 106
	SUB #0, -80
	MOV -7, <-20
	SUB #0, -80
	SPL <121, 103
	SUB -0, 8
	SPL <121, 103
	SLT -17, <-20
	SPL <121, 103
	JMZ <-127, 100
	ADD 210, 60
	ADD -1, <-20
	ADD -1, <-20
	SUB @2, @3
	SUB 300, 90
	SUB 100, 300
	SUB @327, 106
	SUB @0, @3
	JMZ <300, 97
	SUB @0, @3
	CMP #20, @101
	CMP #102, -101
	CMP -0, -0
	CMP -0, -0
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-120
	ADD 210, 60
	SUB #0, -80
