<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Gimbal - Info II: C:/Users/lucas/Desktop/Lucas/UTN/Informatica 2/TPO/workspace/Gimbal/inc/Drivers/LPC17xx/Regs_LPC176x.h Source File</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Gimbal - Info II
   &#160;<span id="projectnumber">v3.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="../../dir_a5be7bbed3ff2f129951759fe96bf5d5.html">workspace</a></li><li class="navelem"><a class="el" href="../../dir_c8f81578777995ccb53e355c6004c563.html">Gimbal</a></li><li class="navelem"><a class="el" href="../../dir_372792cebc8dfd65a7d0b41d3ad544a4.html">inc</a></li><li class="navelem"><a class="el" href="../../dir_58f07d8c5d05d4396da4d234d4b65c3b.html">Drivers</a></li><li class="navelem"><a class="el" href="../../dir_94d267f109849b9849a5e56b7a072b21.html">LPC17xx</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">Regs_LPC176x.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="../../dd/d92/_regs___l_p_c176x_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#ifndef REGS_LPC176X_H_</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#define REGS_LPC176X_H_</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;</div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aef00c279597b188e4cdd14d288ddf77a">   17</a></span>&#160;<span class="preprocessor">#define     __R         volatile const</span></div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ad8cfe7014044235a4c8d3239c2597f09">   18</a></span>&#160;<span class="preprocessor">#define     __W         volatile</span></div><div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a81f369079976a46554fd9798ab035697">   19</a></span>&#160;<span class="preprocessor">#define     __RW        volatile</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;</div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//typedef   unsigned int        uint32_t;</span></div><div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a66634143db08bebe9b46ab4cb1fc6fd3">   22</a></span>&#160;<span class="keyword">typedef</span>     <span class="keywordtype">short</span>   <span class="keywordtype">int</span>         <a class="code" href="../../dd/d92/_regs___l_p_c176x_8h.html#a66634143db08bebe9b46ab4cb1fc6fd3">int16_t</a>;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a273cf69d639a59973b6019625df33e30">   23</a></span>&#160;<span class="keyword">typedef</span>     <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span>      <a class="code" href="../../dd/d92/_regs___l_p_c176x_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a>;</div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aba7bc1797add20fe3efdf37ced1182c5">   24</a></span>&#160;<span class="keyword">typedef</span>     <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span>       <a class="code" href="../../dd/d92/_regs___l_p_c176x_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>;</div><div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a7834e059ad90540ce735ec41183ff05a">   25</a></span>&#160;<span class="keyword">typedef</span>     <a class="code" href="../../dd/d92/_regs___l_p_c176x_8h.html#a81f369079976a46554fd9798ab035697">__RW</a> uint32_t       <a class="code" href="../../dd/d92/_regs___l_p_c176x_8h.html#a7834e059ad90540ce735ec41183ff05a">registro</a>;  </div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#adcf85a8a6da60e211f5dd37abc27b999">   29</a></span>&#160;<span class="preprocessor">#define     PINSEL      ( ( registro  * ) 0x4002C000UL )</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aff215b5e0d11d5a47354ecfad12a8902">   31</a></span>&#160;<span class="preprocessor">#define     PINSEL0     PINSEL[0]   </span></div><div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a030997bacf62a695152879b6be44c84c">   32</a></span>&#160;<span class="preprocessor">#define     PINSEL1     PINSEL[1]   </span></div><div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ac43539e28c63bbab43998e0fde66a96f">   33</a></span>&#160;<span class="preprocessor">#define     PINSEL2     PINSEL[2]   </span></div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a4f3826d0ca626fa50121b165841ece9e">   34</a></span>&#160;<span class="preprocessor">#define     PINSEL3     PINSEL[3]   </span></div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a4f66e285e1b0ae7dbed4910861054c9e">   35</a></span>&#160;<span class="preprocessor">#define     PINSEL4     PINSEL[4]   </span></div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a18b6991e5ddafcacf3d1e1bcbae85376">   36</a></span>&#160;<span class="preprocessor">#define     PINSEL5     PINSEL[5]   </span></div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aa39cd7997821dceab9766644b7cea17d">   37</a></span>&#160;<span class="preprocessor">#define     PINSEL6     PINSEL[6]   </span></div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a3802e1e7e5b5f02dbdbe1a45024c9c4b">   38</a></span>&#160;<span class="preprocessor">#define     PINSEL7     PINSEL[7]   </span></div><div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ace0afbbeb6f1b02f248d18495c29f8e3">   39</a></span>&#160;<span class="preprocessor">#define     PINSEL8     PINSEL[8]   </span></div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a1b77a28a614a6cde822e2b44421d1e1d">   40</a></span>&#160;<span class="preprocessor">#define     PINSEL9     PINSEL[9]   </span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define     PINSEL_GPIO         0</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a6b63891e9e8b9e4656058a8ce54c6528">   44</a></span>&#160;<span class="preprocessor">#define     PINSEL_FUNC1        1</span></div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a5a1e703de54c04cebb5919481959cbc6">   45</a></span>&#160;<span class="preprocessor">#define     PINSEL_FUNC2        2</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#afbc91f2aa8500386374c89dfcd6b6c76">   46</a></span>&#160;<span class="preprocessor">#define     PINSEL_FUNC3        3</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ad18373cdc1a4bcdc5fc9f2828287742d">   50</a></span>&#160;<span class="preprocessor">#define PINMODE     ( ( registro  * ) 0x4002C040UL )</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a38059134b0adaf25bb64ab021edfd5f4">   52</a></span>&#160;<span class="preprocessor">#define     PINMODE0    PINMODE[0]      </span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a289acb166f43c92d5a506cd01ecdfbc7">   53</a></span>&#160;<span class="preprocessor">#define     PINMODE1    PINMODE[1]      </span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a1e102735ca34f2a7ad80d4057ca63e8f">   54</a></span>&#160;<span class="preprocessor">#define     PINMODE2    PINMODE[2]      </span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a69d534398605c600c32cda2def1a8f3a">   55</a></span>&#160;<span class="preprocessor">#define     PINMODE3    PINMODE[3]      </span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a8c91299d8c6d1fb5a20d2177ecfd710b">   56</a></span>&#160;<span class="preprocessor">#define     PINMODE4    PINMODE[4]      </span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a5b545bfce7db8fd8bff1c273fd7d600e">   57</a></span>&#160;<span class="preprocessor">#define     PINMODE5    PINMODE[5]      </span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a15392f94e9172cb6001a9b54daada614">   58</a></span>&#160;<span class="preprocessor">#define     PINMODE6    PINMODE[6]      </span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ad37cfb0eec829077f70eb760b3c6ccfd">   59</a></span>&#160;<span class="preprocessor">#define     PINMODE7    PINMODE[7]      </span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a0a3b528e1f404977b12768942447edd0">   60</a></span>&#160;<span class="preprocessor">#define     PINMODE9    PINMODE[9]      </span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define     PINMODE_PULLUP      0</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a6db207d2f16a98c8e9866c9797d1ea9e">   66</a></span>&#160;<span class="preprocessor">#define     PINMODE_REPEAT      1</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a48cc0ea11399364444fbe941599bb9f2">   67</a></span>&#160;<span class="preprocessor">#define     PINMODE_TRISTATE    2</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a0070151f6244e0aafc0dde7241e0dd7d">   68</a></span>&#160;<span class="preprocessor">#define     PINMODE_PULLDOWN    3</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a3c718f22cd87fac0661ad9882a65e434">   72</a></span>&#160;<span class="preprocessor">#define     PINMODE_OD      ( ( registro  * ) 0x4002C068UL )</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a7cf20ef49d5135affe914cdcc161d953">   74</a></span>&#160;<span class="preprocessor">#define     PINMODE_OD0     PINMODE_OD[0]</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aa3f6c6da221d942ac4c2fb18bcff353e">   75</a></span>&#160;<span class="preprocessor">#define     PINMODE_OD1     PINMODE_OD[1]</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a2edbd279e1d3cf9de2185aef8ec1cc68">   76</a></span>&#160;<span class="preprocessor">#define     PINMODE_OD2     PINMODE_OD[2]</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a7c209b63ecd7d4226b1c82307bf0ef29">   77</a></span>&#160;<span class="preprocessor">#define     PINMODE_OD3     PINMODE_OD[3]</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a413c105eaf861bc917bb7f61c3c453d6">   78</a></span>&#160;<span class="preprocessor">#define     PINMODE_OD4     PINMODE_OD[4]</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a358c8b96293d5a5b870abd8c0bca4915">   83</a></span>&#160;<span class="preprocessor">#define PINMODE_NORMAL      0</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a0cbff1a2943321fef59151127f8a760c">   84</a></span>&#160;<span class="preprocessor">#define PINMODE_OPENDRAIN   1</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a82a7037524c57a1807ace76a6d8a530e">   88</a></span>&#160;<span class="preprocessor">#define GPIOs       ( ( registro  * ) 0x2009C000UL )</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#af41b34488a518db05b413d3a370f871f">   90</a></span>&#160;<span class="preprocessor">#define     PORT0       0//(GPIOs+0)        </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a83b698b796fa8d1625536439f28ea575">   91</a></span>&#160;<span class="preprocessor">#define     PORT1       1//(GPIOs+8)        </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#acb270e4aec8a0ab123e6c24a5810150b">   92</a></span>&#160;<span class="preprocessor">#define     PORT2       2//(GPIOs+16)       </span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ad906b7f6a811f1f02b5eb04cbe1bc89b">   93</a></span>&#160;<span class="preprocessor">#define     PORT3       3//(GPIOs+24)       </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ad5a54f368997d8ae4f84a1e2fad533f4">   94</a></span>&#160;<span class="preprocessor">#define     PORT4       4//(GPIOs+32)       </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">/*  *           *</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">    *************************</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">    *   FIODIR      *   0x2009C000</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">    *************************</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">    *   RESERVED    *   0x2009C004</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">    *************************</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">    *   RESERVED    *   0x2009C008</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">    *************************</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">    *   RESERVED    *   0x2009C00C</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">    *************************</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">    *   FIOMASK     *   0x2009C010</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">    *************************</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">    *   FIOPIN      *   0x2009C014</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">    *************************</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">    *   FIOSET      *   0x2009C018</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">    *************************</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">    *   FIOCLR      *   0x2009C01C</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">    *************************</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">    *           *</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a5ecdb9b0bd11b7dfefb4decf8337ccbd">  116</a></span>&#160;<span class="preprocessor">#define     FIO0DIR     GPIOs[0]    </span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aae81a3484deff18fa81de0ac8de3ab40">  117</a></span>&#160;<span class="preprocessor">#define     FIO1DIR     GPIOs[8]    </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a75b59afafb28de1fa7107c3db1cbfc0a">  118</a></span>&#160;<span class="preprocessor">#define     FIO2DIR     GPIOs[16]   </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a1083e6b4f9db146360ddd0dcd0a9dd39">  119</a></span>&#160;<span class="preprocessor">#define     FIO3DIR     GPIOs[24]   </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#af2517ae60d5d5039a5218bcd6a4ca3d1">  120</a></span>&#160;<span class="preprocessor">#define     FIO4DIR     GPIOs[32]   </span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a0af2c8f6a95a766b32d8709fafac6baa">  122</a></span>&#160;<span class="preprocessor">#define     FIO0MASK    GPIOs[4]    </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a13f214cea0d3f874820bd4548c46a7f0">  123</a></span>&#160;<span class="preprocessor">#define     FIO1MASK    GPIOs[12]   </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ad27e95ce6805c27eef26ea73ceb023bd">  124</a></span>&#160;<span class="preprocessor">#define     FIO2MASK    GPIOs[20]   </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a9f4d031bd0cbecf049e020fbd3b85944">  125</a></span>&#160;<span class="preprocessor">#define     FIO3MASK    GPIOs[28]   </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a58bbc88f8e37e7c69525a3ed50b13647">  126</a></span>&#160;<span class="preprocessor">#define     FIO4MASK    GPIOs[36]   </span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aafe04ef1d09547bd16547b800b4df5a1">  128</a></span>&#160;<span class="preprocessor">#define     FIO0PIN     GPIOs[5]    </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ab97ddb2da2dd1db899d7b4750548f798">  129</a></span>&#160;<span class="preprocessor">#define     FIO1PIN     GPIOs[13]   </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a3231320a27b790a99f2d28fc5d32b33c">  130</a></span>&#160;<span class="preprocessor">#define     FIO2PIN     GPIOs[21]   </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a3656d6446be846bded1ddf3bbb1f069c">  131</a></span>&#160;<span class="preprocessor">#define     FIO3PIN     GPIOs[29]   </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aeaa168fd9ed723f7755daeb0ada32477">  132</a></span>&#160;<span class="preprocessor">#define     FIO4PIN     GPIOs[37]   </span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aeb77ecb736828882a0b80e33a7adf644">  134</a></span>&#160;<span class="preprocessor">#define     FIO0SET     GPIOs[6]    </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aa94d97e600385d0fde769e11f302cd1c">  135</a></span>&#160;<span class="preprocessor">#define     FIO1SET     GPIOs[14]   </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aeb2827cc8f7918902c58cdc9960e840d">  136</a></span>&#160;<span class="preprocessor">#define     FIO2SET     GPIOs[22]   </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a7b26871215344e5a9df44d7093240432">  137</a></span>&#160;<span class="preprocessor">#define     FIO3SET     GPIOs[30]   </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a3ea2ecaf667403aca71e0fee158e7e4a">  138</a></span>&#160;<span class="preprocessor">#define     FIO4SET     GPIOs[38]   </span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a32e958c8a285f756cd11f3f340f6494c">  140</a></span>&#160;<span class="preprocessor">#define     FIO0CLR     GPIOs[7]    </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#abcc77d889363cff115e5a530fa76625f">  141</a></span>&#160;<span class="preprocessor">#define     FIO1CLR     GPIOs[15]   </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a1195f7a120c7cb4f8fbb23b72e8ec037">  142</a></span>&#160;<span class="preprocessor">#define     FIO2CLR     GPIOs[23]   </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ab64a776a181a354a850222009357a294">  143</a></span>&#160;<span class="preprocessor">#define     FIO3CLR     GPIOs[31]   </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a6a284339302a53d41530effeafb6663d">  144</a></span>&#160;<span class="preprocessor">#define     FIO4CLR     GPIOs[39]   </span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">//0x400FC1A0UL: Registro de control de sistema y registro de status:</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aebbc7be6e222313d24d42da611a566fa">  148</a></span>&#160;<span class="preprocessor">#define     DIR_SCS         ( (uint32_t *) 0x400FC1A0UL)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">//0x400FC104UL: Registro de configuración del clock:</span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a4031d350e6ce2d7cdb3d6cf15b8c094d">  150</a></span>&#160;<span class="preprocessor">#define     DIR_CCLKCFG     ( (uint32_t *) 0x400FC104UL)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">//0x400FC10CUL: Registro de selección del clock:</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aa454ffa38b101464f468b237151281aa">  152</a></span>&#160;<span class="preprocessor">#define     DIR_CLKSRCSEL   ( (uint32_t *) 0x400FC10CUL)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">//0x400FC1C8UL: Clock Output Config register:</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ad43d5b506141972e517e191e84785505">  154</a></span>&#160;<span class="preprocessor">#define     DIR_CLKOUTCFG   ( (uint32_t *) 0x400FC1C8UL)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">//0x400FC000UL: Flash access configuration:</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a294bf3b4c442c6784aa841d807faabd0">  156</a></span>&#160;<span class="preprocessor">#define     DIR_FLASHCFG    ( (uint32_t *) 0x400FC000UL)</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment">//0x400FC080UL: Registro de control del PLL0:</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aefffb12c6fd31137de320f77a572c85c">  160</a></span>&#160;<span class="preprocessor">#define     DIR_PLL0CON     ( (uint32_t *) 0x400FC080UL)</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">//0x400FC084UL: Registro de configuración del PLL0:</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a11ec12846628ec899b1d5ae840e324c3">  162</a></span>&#160;<span class="preprocessor">#define     DIR_PLL0CFG     ( (uint32_t *) 0x400FC084UL)</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">//0x400FC088UL: Registro de estado del PLL0:</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#af6d24808c0bf6c97f1213f1439a380f8">  164</a></span>&#160;<span class="preprocessor">#define     DIR_PLL0STAT    ( (uint32_t *) 0x400FC088UL)</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">//0x400FC08CUL: Registro de control del PLL0:</span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ae42a60737126bdf8a951e9b8e6006742">  166</a></span>&#160;<span class="preprocessor">#define     DIR_PLL0FEED    ( (uint32_t *) 0x400FC08CUL)</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">//0x400FC0A0UL: Registro de control del PLL1:</span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aa8943b3faf735e22560d4df20702d585">  168</a></span>&#160;<span class="preprocessor">#define     DIR_PLL1CON     ( (uint32_t *) 0x400FC0A0UL)</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">//0x400FC0A4UL: Registro de configuración del PLL1:</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aaafd4286c7485a3f21a10260fe1b1b92">  170</a></span>&#160;<span class="preprocessor">#define     DIR_PLL1CFG     ( (uint32_t *) 0x400FC0A4UL)</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">//0x400FC0A8UL: Registro de estado del PLL1:</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a7fb0e341750d62fc145ccf1bbff6da7d">  172</a></span>&#160;<span class="preprocessor">#define     DIR_PLL1STAT    ( (uint32_t *) 0x400FC0A8UL)</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">//0x400FC0ACUL: Registro de control del PLL1:</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ac85a77f6918173b321ad29b89d943ab7">  174</a></span>&#160;<span class="preprocessor">#define     DIR_PLL1FEED    ( (uint32_t *) 0x400FC0ACUL)</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">//Valores para configuración del PLL:</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#abce52075dff789357df3aed14c60c18b">  177</a></span>&#160;<span class="preprocessor">#define CLOCK_SETUP_Value       1</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a4df2950de55388049cbb837e20e04c92">  178</a></span>&#160;<span class="preprocessor">#define SCS_Value               0x00000020</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a7d238c74befdb60e24bcb148a44b53ea">  179</a></span>&#160;<span class="preprocessor">#define CLKSRCSEL_Value         0x00000001</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aaa2114c2f43c85deec8cdafaedf3a339">  180</a></span>&#160;<span class="preprocessor">#define PLL0_SETUP_Value        1</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ab10b0e46613cd3ab45b4258f827882a2">  181</a></span>&#160;<span class="preprocessor">#define PLL0CFG_Value           0x00050063</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ab9a62c0cfe55b7b1dabe4c2d8fd5eff9">  182</a></span>&#160;<span class="preprocessor">#define PLL1_SETUP_Value        1</span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a91c37e32c045654c38e6444291d41414">  183</a></span>&#160;<span class="preprocessor">#define PLL1CFG_Value           0x00000023</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ad1cd3c3372d395b01cc9662d90a6f121">  184</a></span>&#160;<span class="preprocessor">#define CCLKCFG_Value           0x00000003</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#adb6c3171e1b0825ee87f6a4ffc1f505c">  185</a></span>&#160;<span class="preprocessor">#define USBCLKCFG_Value         0x00000000</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#abac644591c810f9e264d39baa02c6aa0">  186</a></span>&#160;<span class="preprocessor">#define PCLKSEL0_Value          0x00000000</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ad13f5029ab67faf3ac2bbad81cbee268">  187</a></span>&#160;<span class="preprocessor">#define PCLKSEL1_Value          0x00000000</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a0dd7eb1a3f2c91a6202aa53218651f07">  188</a></span>&#160;<span class="preprocessor">#define PCONP_Value             0x042887DE</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ad75325778591492e2aebea88c8ce5213">  189</a></span>&#160;<span class="preprocessor">#define CLKOUTCFG_Value         0x00000000</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a0569d8f8333b2afcd97703ab314deade">  190</a></span>&#160;<span class="preprocessor">#define FLASHCFG_Value          0x00004000</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment">//Registro de status y configuración del sistema:</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a57d06a9e6a8f5abc296f987d4552894c">  193</a></span>&#160;<span class="preprocessor">#define     SCS         DIR_SCS[0]</span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a04124548670aa00dd6c9ba87e267330f">  194</a></span>&#160;<span class="preprocessor">#define     FLASHCFG    DIR_FLASHCFG[0]</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">//Registros de control del CLOCK:</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aee8a2a7239bf63337907dc502353af1e">  197</a></span>&#160;<span class="preprocessor">#define     CCLKCFG     DIR_CCLKCFG[0]</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a18eab6dd489f80a89116833d4414dc48">  198</a></span>&#160;<span class="preprocessor">#define     CLKSRCSEL   DIR_CLKSRCSEL[0]</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#acaed43cb267deb1b24f6aa91ad537a86">  199</a></span>&#160;<span class="preprocessor">#define     CLKOUTCFG   DIR_CLKOUTCFG[0]</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">//PLL0:</span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a1eb7274e66236ffb2b516e3849c1d968">  202</a></span>&#160;<span class="preprocessor">#define     PLL0CON     DIR_PLL0CON[0]</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a47d412b520702ab516ad82820d43d6ec">  203</a></span>&#160;<span class="preprocessor">#define     PLL0CFG     DIR_PLL0CFG[0]</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a4483dee1e91228aa42e5c792d1dd719a">  204</a></span>&#160;<span class="preprocessor">#define     PLL0STAT    DIR_PLL0STAT[0]</span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#af85380973b4893079c1e9cb005dec2ca">  205</a></span>&#160;<span class="preprocessor">#define     PLL0FEED    DIR_PLL0FEED[0]</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">//PLL1:</span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#acde1520c46a3270d97bc9e447a09a547">  208</a></span>&#160;<span class="preprocessor">#define     PLL1CON     DIR_PLL1CON[0]</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a14eeb1429056416320e62d6f923cee2a">  209</a></span>&#160;<span class="preprocessor">#define     PLL1CFG     DIR_PLL1CFG[0]</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a78e58bd1107643b2d703bd7f629da442">  210</a></span>&#160;<span class="preprocessor">#define     PLL1STAT    DIR_PLL1STAT[0]</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a83d1355380063fb86591ced9c1986c1e">  211</a></span>&#160;<span class="preprocessor">#define     PLL1FEED    DIR_PLL1FEED[0]</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="../../d7/db8/structsystick__t.html">  215</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;{</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="keyword">union</span>{</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="../../d7/db8/structsystick__t.html#acdd477331bfd988d70f5d25006e76bb1">  218</a></span>&#160;        <a class="code" href="../../dd/d92/_regs___l_p_c176x_8h.html#a7834e059ad90540ce735ec41183ff05a">registro</a> <a class="code" href="../../d7/db8/structsystick__t.html#acdd477331bfd988d70f5d25006e76bb1">_STCTRL</a>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;        <span class="keyword">struct</span>{</div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="../../d7/db8/structsystick__t.html#a34579b54e26cee27fc08410abc1b2455">  220</a></span>&#160;            <a class="code" href="../../dd/d92/_regs___l_p_c176x_8h.html#a7834e059ad90540ce735ec41183ff05a">registro</a> <a class="code" href="../../d7/db8/structsystick__t.html#a34579b54e26cee27fc08410abc1b2455">_ENABLE</a>:1;</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="../../d7/db8/structsystick__t.html#af95dd18e82eea4994a1fcdfbed315e97">  221</a></span>&#160;            <a class="code" href="../../dd/d92/_regs___l_p_c176x_8h.html#a7834e059ad90540ce735ec41183ff05a">registro</a> <a class="code" href="../../d7/db8/structsystick__t.html#af95dd18e82eea4994a1fcdfbed315e97">_TICKINT</a>:1;</div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="../../d7/db8/structsystick__t.html#a88332e1fbc3462fcc10913ee99f128b9">  222</a></span>&#160;            <a class="code" href="../../dd/d92/_regs___l_p_c176x_8h.html#a7834e059ad90540ce735ec41183ff05a">registro</a> <a class="code" href="../../d7/db8/structsystick__t.html#a88332e1fbc3462fcc10913ee99f128b9">_CLKSOURCE</a>:1;</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="../../d7/db8/structsystick__t.html#a6f1ac6dd76a3ef6139b75fc349ad786c">  223</a></span>&#160;            <a class="code" href="../../dd/d92/_regs___l_p_c176x_8h.html#a7834e059ad90540ce735ec41183ff05a">registro</a> <a class="code" href="../../d7/db8/structsystick__t.html#a6f1ac6dd76a3ef6139b75fc349ad786c">_RESERVED0</a>:12;</div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="../../d7/db8/structsystick__t.html#a64f7505b22e668887fff49359f76721f">  224</a></span>&#160;            <a class="code" href="../../dd/d92/_regs___l_p_c176x_8h.html#a7834e059ad90540ce735ec41183ff05a">registro</a> <a class="code" href="../../d7/db8/structsystick__t.html#a64f7505b22e668887fff49359f76721f">_COUNTFLAG</a>:1;</div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="../../d7/db8/structsystick__t.html#a88bc97ea4e980ba2f30908023e5be4ff">  225</a></span>&#160;            <a class="code" href="../../dd/d92/_regs___l_p_c176x_8h.html#a7834e059ad90540ce735ec41183ff05a">registro</a> <a class="code" href="../../d7/db8/structsystick__t.html#a88bc97ea4e980ba2f30908023e5be4ff">_RESERVED1</a>:16;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        }bits;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    };</div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="../../d7/db8/structsystick__t.html#a279043cdd61dfe4d53d83afe4b7ec141">  228</a></span>&#160;    <a class="code" href="../../dd/d92/_regs___l_p_c176x_8h.html#a7834e059ad90540ce735ec41183ff05a">registro</a> <a class="code" href="../../d7/db8/structsystick__t.html#a279043cdd61dfe4d53d83afe4b7ec141">_STRELOAD</a>;</div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="../../d7/db8/structsystick__t.html#ac51b6f2e44bb5b23e87b49143082786c">  229</a></span>&#160;    <a class="code" href="../../dd/d92/_regs___l_p_c176x_8h.html#a7834e059ad90540ce735ec41183ff05a">registro</a> <a class="code" href="../../d7/db8/structsystick__t.html#ac51b6f2e44bb5b23e87b49143082786c">_STCURR</a>;</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="../../d7/db8/structsystick__t.html#a9b3ccdde1bd6c1c8cbc4ad946c5e76e6">  230</a></span>&#160;    <a class="code" href="../../dd/d92/_regs___l_p_c176x_8h.html#aef00c279597b188e4cdd14d288ddf77a">__R</a> uint32_t  <a class="code" href="../../d7/db8/structsystick__t.html#a9b3ccdde1bd6c1c8cbc4ad946c5e76e6">_STCALIB</a>;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;}<a class="code" href="../../d7/db8/structsystick__t.html">systick_t</a>;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aa8566559a901a30a9a10044806a335e4">  234</a></span>&#160;<span class="preprocessor">#define     DIR_SYSTICK     ( (systick_t *) 0xE000E010UL )</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a887bd04ac58d2a8b7659b4ab2dcff40e">  236</a></span>&#160;<span class="preprocessor">#define     STCTRL      DIR_SYSTICK-&gt;_STCTRL</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a514ad415fb6125ba296793df7d1a468a">  237</a></span>&#160;<span class="preprocessor">    #define ENABLE          DIR_SYSTICK-&gt;bits._ENABLE</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a85a15b5192e74e56ab2a437c5f8c6898">  238</a></span>&#160;<span class="preprocessor">    #define TICKINT         DIR_SYSTICK-&gt;bits._TICKINT</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a1c80d256b9c8188cb5aaf267b3303c92">  239</a></span>&#160;<span class="preprocessor">    #define CLKSOURCE       DIR_SYSTICK-&gt;bits._CLKSOURCE</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#af1ecc7ccf2930b69effd1a64a1058d7d">  240</a></span>&#160;<span class="preprocessor">    #define COUNTFLAG       DIR_SYSTICK-&gt;bits._COUNTFLAG</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a85462f1b8d2c2b8a18ca1531e3047e4d">  241</a></span>&#160;<span class="preprocessor">#define     STRELOAD    DIR_SYSTICK-&gt;_STRELOAD</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aa9474140ee4a4aa1b53af30b329aa728">  242</a></span>&#160;<span class="preprocessor">#define     STCURR      DIR_SYSTICK-&gt;_STCURR</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a60527eaf65f64c9aad2a9c0731ffe728">  243</a></span>&#160;<span class="preprocessor">#define     STCALIB     DIR_SYSTICK-&gt;_STCALIB</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#af1b746ba5ab7d0ab657156ebda0f290c">  247</a></span>&#160;<span class="preprocessor">#define     TIMER0      ( ( registro  * ) 0x40004000UL )</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define     TIMER1      ( ( registro  * ) 0x40008000UL )</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define     TIMER2      ( ( registro  * ) 0x40090000UL )</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define     TIMER3      ( ( registro  * ) 0x40094000UL )</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">//Registros de timers:</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ae669c80390f9475369f2c4f48f7630b3">  256</a></span>&#160;<span class="preprocessor">#define     T0IR        TIMER0[0]</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a0f7a4e745f989cba7121a2a089400243">  257</a></span>&#160;<span class="preprocessor">#define     T0TCR       TIMER0[1]</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#acc99e4d315de652060365cb4a634d071">  258</a></span>&#160;<span class="preprocessor">#define     T0TC        TIMER0[2]</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#af0820bf2601acb2528db5ca569a67baf">  259</a></span>&#160;<span class="preprocessor">#define     T0PR        TIMER0[3]</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a5f5b19ff825c0d2d71a088a5189a0db1">  260</a></span>&#160;<span class="preprocessor">#define     T0PC        TIMER0[4]</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a301ebbd28f97690cab064ef6ca985e01">  261</a></span>&#160;<span class="preprocessor">#define     T0MCR       TIMER0[5]</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a8bee2a36f8e241b9db3c9c7f87143a99">  262</a></span>&#160;<span class="preprocessor">#define     T0MR0       TIMER0[6]</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#afcda6dd57c1f5114f0574f9a8c668636">  263</a></span>&#160;<span class="preprocessor">#define     T0MR1       TIMER0[7]</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#af37e7fe881f158029616b5fe699dcd0b">  264</a></span>&#160;<span class="preprocessor">#define     T0MR2       TIMER0[8]</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a91b36df698ef061e7a6a21226a4903f4">  265</a></span>&#160;<span class="preprocessor">#define     T0MR3       TIMER0[9]</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a5a2498c5217384197c415a4f860d7b7d">  266</a></span>&#160;<span class="preprocessor">#define     T0CCR       TIMER0[10]</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a30e040cd93a01687d0444ebe8528cc96">  267</a></span>&#160;<span class="preprocessor">#define     T0CR0       TIMER0[11]</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a2b8c430359234e8f74d0ff7270a73d31">  268</a></span>&#160;<span class="preprocessor">#define     T0CR1       TIMER0[12]</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#adb98681e25a22c370f83fe86a093de94">  270</a></span>&#160;<span class="preprocessor">#define     T1IR        TIMER1[0]</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a10ed50586274919ac0318a280d09ab30">  271</a></span>&#160;<span class="preprocessor">#define     T1TCR       TIMER1[1]</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a17688b0757c26205ffffdd5549d9970f">  272</a></span>&#160;<span class="preprocessor">#define     T1TC        TIMER1[2]</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a8f87cbff71173b0b6fc0494bc7e4a019">  273</a></span>&#160;<span class="preprocessor">#define     T1PR        TIMER1[3]</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a9f3a3649d53d672c4345687f87167760">  274</a></span>&#160;<span class="preprocessor">#define     T1PC        TIMER1[4]</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a205889a7afd857ad3eb141308850f3f5">  275</a></span>&#160;<span class="preprocessor">#define     T1MCR       TIMER1[5]</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#af5ba753d0f5e3768bf5ffef897b9c409">  276</a></span>&#160;<span class="preprocessor">#define     T1MR0       TIMER1[6]</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a7edccdd1ca49c9cf4bdd1b2992ce1583">  277</a></span>&#160;<span class="preprocessor">#define     T1MR1       TIMER1[7]</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a8ea913f8ea4a5c82d24c9746ccb667bf">  278</a></span>&#160;<span class="preprocessor">#define     T1MR2       TIMER1[8]</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a7fea7562f22aa7455803cf9b33ecce5a">  279</a></span>&#160;<span class="preprocessor">#define     T1MR3       TIMER1[9]</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a737ee7b9cfbee8d3bbb0abf66a34b9b5">  280</a></span>&#160;<span class="preprocessor">#define     T1CCR       TIMER1[10]</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aada37f1a99a649cc0b1b7cba92119cec">  281</a></span>&#160;<span class="preprocessor">#define     T1CR0       TIMER1[11]</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ad8140e19bb354413b32f222d2d6ac6dd">  282</a></span>&#160;<span class="preprocessor">#define     T1CR1       TIMER1[12]</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aa11666ae9e802f9b9dd84518f52f7cfb">  284</a></span>&#160;<span class="preprocessor">#define     T2IR        TIMER2[0]</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a9eb3294a66cb96acaa94e5849576b20d">  285</a></span>&#160;<span class="preprocessor">#define     T2TCR       TIMER2[1]</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ad2968c558b55fa74142b31d9264fc7b6">  286</a></span>&#160;<span class="preprocessor">#define     T2TC        TIMER2[2]</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a2ce4e3cc8aa3ef6da5e0d5066153c81f">  287</a></span>&#160;<span class="preprocessor">#define     T2PR        TIMER2[3]</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ab0478579f7ce128c43a93b68a4974852">  288</a></span>&#160;<span class="preprocessor">#define     T2PC        TIMER2[4]</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a8e86cc7926b1a34ccf96183f272ec8fc">  289</a></span>&#160;<span class="preprocessor">#define     T2MCR       TIMER2[5]</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ae9af312f9edd6c3e609484f9f6019456">  290</a></span>&#160;<span class="preprocessor">#define     T2MR0       TIMER2[6]</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a94663f1f26d3d364e58e6d4908d4aa2c">  291</a></span>&#160;<span class="preprocessor">#define     T2MR1       TIMER2[7]</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a197b1f31bb466d13777cb3ec482420b8">  292</a></span>&#160;<span class="preprocessor">#define     T2MR2       TIMER2[8]</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#acce9129f30e5cef222f427e5b95caeb7">  293</a></span>&#160;<span class="preprocessor">#define     T2MR3       TIMER2[9]</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a286928a67dcaa1d1e63bd9e75e49c7a8">  294</a></span>&#160;<span class="preprocessor">#define     T2CCR       TIMER2[10]</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a8d54720a92350e4009551922372ccd4a">  295</a></span>&#160;<span class="preprocessor">#define     T2CR0       TIMER2[11]</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#abf86f1bc7710b60615b29e1fb8ea09e1">  296</a></span>&#160;<span class="preprocessor">#define     T2CR1       TIMER2[12]</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a51402235821cfc688c6288de994d041e">  298</a></span>&#160;<span class="preprocessor">#define     T3IR        TIMER3[0]</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a5b0db852baba1f4c6b0f0b7b0d8f1472">  299</a></span>&#160;<span class="preprocessor">#define     T3TCR       TIMER3[1]</span></div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a2503b3cb841e48de7d1b5aa3250d9734">  300</a></span>&#160;<span class="preprocessor">#define     T3TC        TIMER3[2]</span></div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a1a5224e7e44e661c88f54c0f0748a343">  301</a></span>&#160;<span class="preprocessor">#define     T3PR        TIMER3[3]</span></div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ae8ea56af6d9b5e20d9aea98dd89b36c0">  302</a></span>&#160;<span class="preprocessor">#define     T3PC        TIMER3[4]</span></div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a5ec450412c081623167f56ac65b5ae22">  303</a></span>&#160;<span class="preprocessor">#define     T3MCR       TIMER3[5]</span></div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a7c97ed581cb06e06f90da62ecc31c041">  304</a></span>&#160;<span class="preprocessor">#define     T3MR0       TIMER3[6]</span></div><div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a183ed578c64a75184d299d65f69946d5">  305</a></span>&#160;<span class="preprocessor">#define     T3MR1       TIMER3[7]</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a50e861e40701e3f61246b8d153d8032e">  306</a></span>&#160;<span class="preprocessor">#define     T3MR2       TIMER3[8]</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ad9af1b25701a333f7be063bbaea897fe">  307</a></span>&#160;<span class="preprocessor">#define     T3MR3       TIMER3[9]</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ab8a63499aacfc0b50be4d44f88d14176">  308</a></span>&#160;<span class="preprocessor">#define     T3CCR       TIMER3[10]</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aa4ecae7602d7383a802c419d824f1c44">  309</a></span>&#160;<span class="preprocessor">#define     T3CR0       TIMER3[11]</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a1f051c4cda65617798e6d9031f101aa5">  310</a></span>&#160;<span class="preprocessor">#define     T3CR1       TIMER3[12]</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aaff8f2953d6a9abf837bb03c2dd2ab26">  317</a></span>&#160;<span class="preprocessor">#define     ISER        ( ( registro  * ) 0xE000E100UL )</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define     ICER        ( ( registro  * ) 0xE000E180UL )</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a8c1775b57b6f869f4c1f6711a3f5c638">  322</a></span>&#160;<span class="preprocessor">#define     ISER0       ISER[0]</span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a6d615ae944aeabd6b6983a1d544ed1ee">  323</a></span>&#160;<span class="preprocessor">#define     ISER1       ISER[1]</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ad02de1c13a01567c55483b5e9f93b979">  326</a></span>&#160;<span class="preprocessor">#define     ICER0       ICER[0]</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a2a62bc91f44ad5f510192db467908f2a">  327</a></span>&#160;<span class="preprocessor">#define     ICER1       ICER[1]</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aca7c245b2477a5abdec386b73bda1d15">  332</a></span>&#160;<span class="preprocessor">#define     PCONP   (* ( ( registro  * ) 0x400FC0C4UL ))</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a0aac6c68a5a4eb4d5dbf7f94919de21c">  336</a></span>&#160;<span class="preprocessor">#define     EXT     ( ( registro  * ) 0x400FC140UL )</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a8cc44522d2f5b706b3af5b839c0ba3ff">  338</a></span>&#160;<span class="preprocessor">#define     EXTINT      EXT[0]</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a6b7d1399a94b686e878b95b16b46ff4a">  339</a></span>&#160;<span class="preprocessor">#define     EXTMODE     EXT[1]</span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ac9d407f43c17d5499f0d9ccd9acbf256">  340</a></span>&#160;<span class="preprocessor">#define     EXTPOLAR    EXT[2]</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#adee64da7c6934b98b5c565791a275128">  345</a></span>&#160;<span class="preprocessor">#define     PCLKSEL     ( ( registro  * ) 0x400FC1A8UL )</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a49def446e302ba44f9fa2af86e7e00f5">  348</a></span>&#160;<span class="preprocessor">#define     PCLKSEL0    PCLKSEL[0]</span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ae99d1dda9b3051054ac019a697495268">  349</a></span>&#160;<span class="preprocessor">#define     PCLKSEL1    PCLKSEL[1]</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a0508661f121639ffdee7de2353a0def2">  353</a></span>&#160;<span class="preprocessor">#define     UART0   ( ( registro  * ) 0x4000C000UL )</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aa521905280aa0a96627769b804b8c51a">  356</a></span>&#160;<span class="preprocessor">#define     U0THR       UART0[0]</span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a2551368ffe3c25f7f7e902296e9c92c9">  357</a></span>&#160;<span class="preprocessor">#define     U0RBR       UART0[0]</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a2cbc2d5592327ef6365580a4e3add7f4">  358</a></span>&#160;<span class="preprocessor">#define     U0DLL       UART0[0]</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;</div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a0c1e0ad22e8f1f03914b31d64a3fed7d">  360</a></span>&#160;<span class="preprocessor">#define     U0DLM       UART0[1]</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ad85c49db4d38e9a7a6ed2dc27ef57754">  361</a></span>&#160;<span class="preprocessor">#define     U0IER       UART0[1]</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;</div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a31ceeca933d9ad729ee9d2bbd511a15f">  363</a></span>&#160;<span class="preprocessor">#define     U0IIR       ((__R registro *)UART0)[2]</span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a865a057f689e5260dd49f983f2e6554d">  364</a></span>&#160;<span class="preprocessor">#define     U0FCR       ((__W registro *)UART0)[2]</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ac04af46e5aa3dc369e089dac159536d6">  366</a></span>&#160;<span class="preprocessor">#define     U0LCR       UART0[3]</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="preprocessor">#define     U0LSR       UART0[5]</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="preprocessor">#define     U0SCR       UART0[7]</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a8d69bf04d07af4fbbab5a8bd291f65ff">  374</a></span>&#160;<span class="preprocessor">#define     UART1   ( ( registro  * ) 0x40010000UL )</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a4a778151f5bc729297e22a04beaa2871">  377</a></span>&#160;<span class="preprocessor">#define     U1THR       UART1[0]</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a29687c0a6ff8551214281273c15171ca">  378</a></span>&#160;<span class="preprocessor">#define     U1RBR       UART1[0]</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aa17272c4fef5bc599e67cbff87278bb2">  379</a></span>&#160;<span class="preprocessor">#define     U1DLL       UART1[0]</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#abe4a266871f6a8000cf8596527411bc4">  381</a></span>&#160;<span class="preprocessor">#define     U1DLM       UART1[1]</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aa7aca02025c2f7989b49f00235a6f975">  382</a></span>&#160;<span class="preprocessor">#define     U1IER       UART1[1]</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a0a289e01382049b15e762fec3acd92a9">  384</a></span>&#160;<span class="preprocessor">#define     U1IIR       UART1[2]</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ae00eb09874ca2de7c69d6e68a1c39b78">  385</a></span>&#160;<span class="preprocessor">#define     U1FCR       UART1[2]</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ade2179d0137cbfe52c8195000c501b64">  387</a></span>&#160;<span class="preprocessor">#define     U1LCR       UART1[3]</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#acd62207fa924ac33cff783dc4795472f">  388</a></span>&#160;<span class="preprocessor">#define     U1MCR       UART1[4]</span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a2e8279488652c2ee02996bce1707a317">  389</a></span>&#160;<span class="preprocessor">#define     U1LSR       UART1[5]</span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a06b03163db31d7c0b561376d1ff2e0c1">  390</a></span>&#160;<span class="preprocessor">#define     U1MSR       UART1[6]</span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aab43408d276c938324f4bf6ebefc83d2">  391</a></span>&#160;<span class="preprocessor">#define     U1SCR       UART1[7]</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a6f8e43123ccd9f9be70e2e4e761fd8bf">  394</a></span>&#160;<span class="preprocessor">#define     IER_RBR     0x01</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a22682c3d4571d7a79ed0ca2bc88a15a6">  395</a></span>&#160;<span class="preprocessor">#define     IER_THRE    0x02</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aec947c63128590c8f615862ee9c2c953">  396</a></span>&#160;<span class="preprocessor">#define     IER_RLS     0x04</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aceec69c2af58ca0d5bc80828b2a58964">  398</a></span>&#160;<span class="preprocessor">#define     IIR_PEND    0x01</span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a03db7def835d2e60f1cc7470bdf35b08">  399</a></span>&#160;<span class="preprocessor">#define     IIR_RLS     0x06</span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a80925dd3aa4708e148a9d63088b4758d">  400</a></span>&#160;<span class="preprocessor">#define     IIR_RDA     0x04</span></div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a4842d23857b5599cf59365f23a46722f">  401</a></span>&#160;<span class="preprocessor">#define     IIR_CTI     0x0C</span></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#afbff8bd626a8fce1f6082d355000c2b2">  402</a></span>&#160;<span class="preprocessor">#define     IIR_THRE    0x02</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a9e3adac29ef2f5d2cf60c4cebe971de9">  404</a></span>&#160;<span class="preprocessor">#define     LSR_RDR     0x01</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ae844dd49bb0e0770bcf46ad5bfe20973">  405</a></span>&#160;<span class="preprocessor">#define     LSR_OE      0x02</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a0ee28cdbc0917173f06cc39527452a8f">  406</a></span>&#160;<span class="preprocessor">#define     LSR_PE      0x04</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ae3f9ccc88c615d1257ad400cf27af7eb">  407</a></span>&#160;<span class="preprocessor">#define     LSR_FE      0x08</span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a0fa2f414cac085b768774f2881321b60">  408</a></span>&#160;<span class="preprocessor">#define     LSR_BI      0x10</span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a8c1a828f5fe296a9c1668cf3e72c00c1">  409</a></span>&#160;<span class="preprocessor">#define     LSR_THRE    0x20</span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a7dfceb10f5c20011b9410e2efb39163d">  410</a></span>&#160;<span class="preprocessor">#define     LSR_TEMT    0x40</span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ad481ff8993ac05c71d4ca3b611833df0">  411</a></span>&#160;<span class="preprocessor">#define     LSR_RXFE    0x80</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a5157b47597b049fd1700dd223d773015">  414</a></span>&#160;<span class="preprocessor">#define     U0RDR       (U0LSR &amp; LSR_RDR)</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a98432a65f4e52d223dd0d5e68f0f1af0">  415</a></span>&#160;<span class="preprocessor">#define     U0THRE      ((U0LSR &amp; LSR_THRE) &gt;&gt;5)</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a538d816cfef1c28d7af3a70ba8c864ae">  416</a></span>&#160;<span class="preprocessor">#define     U1RDR       (U1LSR &amp; LSR_RDR)</span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a8e23414e73f116f0f8599f5dfed3454e">  417</a></span>&#160;<span class="preprocessor">#define     U1THRE      ((U1LSR &amp; LSR_THRE) &gt;&gt;5)</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#af8a4c578c83b8420c7ec010f84f3f0eb">  421</a></span>&#160;<span class="preprocessor">#define     DACR        (* ( ( registro  * ) 0x4008C000UL ))</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;<span class="preprocessor">#define     DACCTRL     (* ( ( registro  * ) 0x4008C004UL ))</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="preprocessor">#define     DACCNTVAL   (* ( ( registro  * ) 0x4008C008UL ))</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;</div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a1d72c55d1ed959fe28600b4a521cefbd">  429</a></span>&#160;<span class="preprocessor">#define     AD0CR       (* ( ( registro  * ) 0x40034000UL ))</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="preprocessor">#define     AD0GDR      (* ( ( registro  * ) 0x40034004UL ))</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define     AD0INTEN    (* ( ( registro  * ) 0x4003400CUL ))</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ae94e3cf26688778838ce18dad11e752f">  436</a></span>&#160;<span class="preprocessor">#define     AD0DR           ( ( registro  * ) 0x40034010UL )</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ab6342538ad695dc28352682dbb7bdd98">  439</a></span>&#160;<span class="preprocessor">#define     AD0DR0      AD0DR[0]</span></div><div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a45a02f068ff994318718348fe595e38a">  440</a></span>&#160;<span class="preprocessor">#define     AD0DR1      AD0DR[1]</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a81287109d3e46b7948070914506ae1ff">  441</a></span>&#160;<span class="preprocessor">#define     AD0DR2      AD0DR[2]</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ab3b6b3411fad87830caec8689ae890ba">  442</a></span>&#160;<span class="preprocessor">#define     AD0DR3      AD0DR[3]</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a2c3d9599d0d11579c7d4b02463757e61">  443</a></span>&#160;<span class="preprocessor">#define     AD0DR4      AD0DR[4]</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ac3ba1edf68765fb536e00f303e12a9a5">  444</a></span>&#160;<span class="preprocessor">#define     AD0DR5      AD0DR[5]</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a3509c30f0942504fe4c79c2bc8a4d3de">  445</a></span>&#160;<span class="preprocessor">#define     AD0DR6      AD0DR[6]</span></div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#afc45e343d5d496100a943d79d3a42249">  446</a></span>&#160;<span class="preprocessor">#define     AD0DR7      AD0DR[7]</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a5359a088f5d8b20ce74d920e46059304">  450</a></span>&#160;<span class="preprocessor">#define     RTC             ( ( registro  * ) 0x40024000UL )</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a8f976c1ce1f6717b63db96b83b3e6723">  453</a></span>&#160;<span class="preprocessor">#define     ILR         RTC[0]</span></div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ad4bf7893b2451e38ffd105d563b0a18d">  454</a></span>&#160;<span class="preprocessor">#define     CCR         RTC[2]</span></div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a16e12298489be1592145b1d43f30164c">  455</a></span>&#160;<span class="preprocessor">#define     CIIR        RTC[3]</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a59715546091bcb2fd828ba5c87a07ef8">  456</a></span>&#160;<span class="preprocessor">#define     AMR         RTC[4]</span></div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a1d91e81b656f888a318c8258df11475d">  457</a></span>&#160;<span class="preprocessor">#define     RTC_AUX     RTC[23]</span></div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a8c1c3cf9a3a552448fca2407be2aa52a">  458</a></span>&#160;<span class="preprocessor">#define     RTC_AUXEN   RTC[22]</span></div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a38d345c78b97a613d10f446903af5315">  459</a></span>&#160;<span class="preprocessor">#define     CTIME0      RTC[5]</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a1d8c71cab09d7bb2d008b67c7a35a7ec">  460</a></span>&#160;<span class="preprocessor">#define     CTIME1      RTC[6]</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a53f6c97d21146ea6b0cb8fbc970225df">  461</a></span>&#160;<span class="preprocessor">#define     CTIME2      RTC[7]</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">//#define       SEC         RTC[8]</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">//#define       MIN         RTC[9]</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">//#define       HOUR        RTC[10]</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">//#define       DOM         RTC[11]</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">//#define       DOW         RTC[12]</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">//#define       DOY         RTC[13]</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">//#define       MONTH       RTC[14]</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment">//#define       YEAR        RTC[15]</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment">//#define       CALIBRATION RTC[16]</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a67a30c0c517109fed4eb05403733268a">  475</a></span>&#160;<span class="preprocessor">#define     GPREG0      RTC[17]</span></div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a552ebd2be2471a746ef2c9f2e3250527">  476</a></span>&#160;<span class="preprocessor">#define     GPREG1      RTC[18]</span></div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#abff74689fa7853e39a23ff4ee1fdf7a6">  477</a></span>&#160;<span class="preprocessor">#define     GPREG2      RTC[19]</span></div><div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a5fab893b4ad8d337ccc734e32a4171d0">  478</a></span>&#160;<span class="preprocessor">#define     GPREG3      RTC[20]</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#aa426e56b6f43fada21dc391fa0aa09a4">  479</a></span>&#160;<span class="preprocessor">#define     GPREG4      RTC[21]</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a9e7995e452c042f1b2056d571c325ed8">  482</a></span>&#160;<span class="preprocessor">#define     ALSEC       RTC[24]</span></div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a7c39b7f1776335c6bb48996c19fdf1a0">  483</a></span>&#160;<span class="preprocessor">#define     ALMIN       RTC[25]</span></div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a0feb11dc7bfdec38d8247e787b48d8a0">  484</a></span>&#160;<span class="preprocessor">#define     ALHOUR      RTC[26]</span></div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a2fab5f90f35737aeba6622db459d1933">  485</a></span>&#160;<span class="preprocessor">#define     ALDOM       RTC[27]</span></div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#ab161e09cad33f2032c40dd27f87f5b37">  486</a></span>&#160;<span class="preprocessor">#define     ALDOW       RTC[28]</span></div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a588d8b6d3e77709d22d3c4593bf8b028">  487</a></span>&#160;<span class="preprocessor">#define     ALDOY       RTC[29]</span></div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#a411714a93e819de3dfbe48ac671b0019">  488</a></span>&#160;<span class="preprocessor">#define     ALMON       RTC[30]</span></div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="../../dd/d92/_regs___l_p_c176x_8h.html#af03438394b85c33cada9bfbcd922f6c0">  489</a></span>&#160;<span class="preprocessor">#define     ALYEAR      RTC[31]</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;}</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* REGS_H_ */</span><span class="preprocessor"></span></div><div class="ttc" id="structsystick__t_html_a6f1ac6dd76a3ef6139b75fc349ad786c"><div class="ttname"><a href="../../d7/db8/structsystick__t.html#a6f1ac6dd76a3ef6139b75fc349ad786c">systick_t::_RESERVED0</a></div><div class="ttdeci">registro _RESERVED0</div><div class="ttdef"><b>Definition:</b> Regs_LPC176x.h:223</div></div>
<div class="ttc" id="_regs___l_p_c176x_8h_html_aef00c279597b188e4cdd14d288ddf77a"><div class="ttname"><a href="../../dd/d92/_regs___l_p_c176x_8h.html#aef00c279597b188e4cdd14d288ddf77a">__R</a></div><div class="ttdeci">#define __R</div><div class="ttdef"><b>Definition:</b> Regs_LPC176x.h:17</div></div>
<div class="ttc" id="structsystick__t_html_a64f7505b22e668887fff49359f76721f"><div class="ttname"><a href="../../d7/db8/structsystick__t.html#a64f7505b22e668887fff49359f76721f">systick_t::_COUNTFLAG</a></div><div class="ttdeci">registro _COUNTFLAG</div><div class="ttdef"><b>Definition:</b> Regs_LPC176x.h:224</div></div>
<div class="ttc" id="structsystick__t_html_acdd477331bfd988d70f5d25006e76bb1"><div class="ttname"><a href="../../d7/db8/structsystick__t.html#acdd477331bfd988d70f5d25006e76bb1">systick_t::_STCTRL</a></div><div class="ttdeci">registro _STCTRL</div><div class="ttdef"><b>Definition:</b> Regs_LPC176x.h:218</div></div>
<div class="ttc" id="structsystick__t_html_a279043cdd61dfe4d53d83afe4b7ec141"><div class="ttname"><a href="../../d7/db8/structsystick__t.html#a279043cdd61dfe4d53d83afe4b7ec141">systick_t::_STRELOAD</a></div><div class="ttdeci">registro _STRELOAD</div><div class="ttdef"><b>Definition:</b> Regs_LPC176x.h:228</div></div>
<div class="ttc" id="_regs___l_p_c176x_8h_html_a273cf69d639a59973b6019625df33e30"><div class="ttname"><a href="../../dd/d92/_regs___l_p_c176x_8h.html#a273cf69d639a59973b6019625df33e30">uint16_t</a></div><div class="ttdeci">unsigned short uint16_t</div><div class="ttdef"><b>Definition:</b> Regs_LPC176x.h:23</div></div>
<div class="ttc" id="structsystick__t_html_a88bc97ea4e980ba2f30908023e5be4ff"><div class="ttname"><a href="../../d7/db8/structsystick__t.html#a88bc97ea4e980ba2f30908023e5be4ff">systick_t::_RESERVED1</a></div><div class="ttdeci">registro _RESERVED1</div><div class="ttdef"><b>Definition:</b> Regs_LPC176x.h:225</div></div>
<div class="ttc" id="structsystick__t_html_a34579b54e26cee27fc08410abc1b2455"><div class="ttname"><a href="../../d7/db8/structsystick__t.html#a34579b54e26cee27fc08410abc1b2455">systick_t::_ENABLE</a></div><div class="ttdeci">registro _ENABLE</div><div class="ttdef"><b>Definition:</b> Regs_LPC176x.h:220</div></div>
<div class="ttc" id="_regs___l_p_c176x_8h_html_a7834e059ad90540ce735ec41183ff05a"><div class="ttname"><a href="../../dd/d92/_regs___l_p_c176x_8h.html#a7834e059ad90540ce735ec41183ff05a">registro</a></div><div class="ttdeci">__RW uint32_t registro</div><div class="ttdoc">defino un tipo 'registro' uint32_t volatile.</div><div class="ttdef"><b>Definition:</b> Regs_LPC176x.h:25</div></div>
<div class="ttc" id="structsystick__t_html_ac51b6f2e44bb5b23e87b49143082786c"><div class="ttname"><a href="../../d7/db8/structsystick__t.html#ac51b6f2e44bb5b23e87b49143082786c">systick_t::_STCURR</a></div><div class="ttdeci">registro _STCURR</div><div class="ttdef"><b>Definition:</b> Regs_LPC176x.h:229</div></div>
<div class="ttc" id="structsystick__t_html_a9b3ccdde1bd6c1c8cbc4ad946c5e76e6"><div class="ttname"><a href="../../d7/db8/structsystick__t.html#a9b3ccdde1bd6c1c8cbc4ad946c5e76e6">systick_t::_STCALIB</a></div><div class="ttdeci">__R uint32_t _STCALIB</div><div class="ttdef"><b>Definition:</b> Regs_LPC176x.h:230</div></div>
<div class="ttc" id="_regs___l_p_c176x_8h_html_a81f369079976a46554fd9798ab035697"><div class="ttname"><a href="../../dd/d92/_regs___l_p_c176x_8h.html#a81f369079976a46554fd9798ab035697">__RW</a></div><div class="ttdeci">#define __RW</div><div class="ttdef"><b>Definition:</b> Regs_LPC176x.h:19</div></div>
<div class="ttc" id="structsystick__t_html"><div class="ttname"><a href="../../d7/db8/structsystick__t.html">systick_t</a></div><div class="ttdef"><b>Definition:</b> Regs_LPC176x.h:215</div></div>
<div class="ttc" id="_regs___l_p_c176x_8h_html_a66634143db08bebe9b46ab4cb1fc6fd3"><div class="ttname"><a href="../../dd/d92/_regs___l_p_c176x_8h.html#a66634143db08bebe9b46ab4cb1fc6fd3">int16_t</a></div><div class="ttdeci">short int int16_t</div><div class="ttdef"><b>Definition:</b> Regs_LPC176x.h:22</div></div>
<div class="ttc" id="structsystick__t_html_a88332e1fbc3462fcc10913ee99f128b9"><div class="ttname"><a href="../../d7/db8/structsystick__t.html#a88332e1fbc3462fcc10913ee99f128b9">systick_t::_CLKSOURCE</a></div><div class="ttdeci">registro _CLKSOURCE</div><div class="ttdef"><b>Definition:</b> Regs_LPC176x.h:222</div></div>
<div class="ttc" id="_regs___l_p_c176x_8h_html_aba7bc1797add20fe3efdf37ced1182c5"><div class="ttname"><a href="../../dd/d92/_regs___l_p_c176x_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a></div><div class="ttdeci">unsigned char uint8_t</div><div class="ttdef"><b>Definition:</b> Regs_LPC176x.h:24</div></div>
<div class="ttc" id="structsystick__t_html_af95dd18e82eea4994a1fcdfbed315e97"><div class="ttname"><a href="../../d7/db8/structsystick__t.html#af95dd18e82eea4994a1fcdfbed315e97">systick_t::_TICKINT</a></div><div class="ttdeci">registro _TICKINT</div><div class="ttdef"><b>Definition:</b> Regs_LPC176x.h:221</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
