Info: constrained 'rgb0' to bel 'X4/Y31/io0'
Info: constrained 'rgb1' to bel 'X5/Y31/io0'
Info: constrained 'rgb2' to bel 'X6/Y31/io0'
Warning: unmatched constraint 'pmod_1' (on line 4)
Warning: unmatched constraint 'pmod_2' (on line 5)
Warning: unmatched constraint 'pmod_3' (on line 6)
Warning: unmatched constraint 'pmod_4' (on line 7)
Warning: unmatched constraint 'pmoda_1' (on line 8)
Warning: unmatched constraint 'pmoda_2' (on line 9)
Warning: unmatched constraint 'pmoda_3' (on line 10)
Warning: unmatched constraint 'pmoda_4' (on line 11)
Info: constrained 'clki' to bel 'X12/Y0/io1'
Warning: unmatched constraint 'user_1' (on line 13)
Warning: unmatched constraint 'user_2' (on line 14)
Warning: unmatched constraint 'user_3' (on line 15)
Warning: unmatched constraint 'user_4' (on line 16)
Warning: unmatched constraint 'touch_1' (on line 17)
Warning: unmatched constraint 'touch_2' (on line 18)
Warning: unmatched constraint 'touch_3' (on line 19)
Warning: unmatched constraint 'touch_4' (on line 20)
Warning: unmatched constraint 'spi_mosi' (on line 21)
Warning: unmatched constraint 'spi_miso' (on line 22)
Warning: unmatched constraint 'spi_clk' (on line 23)
Warning: unmatched constraint 'spi_io2' (on line 24)
Warning: unmatched constraint 'spi_io3' (on line 25)
Warning: unmatched constraint 'spi_cs' (on line 26)
Info: constrained 'usb_dn' to bel 'X19/Y31/io0'
Info: constrained 'usb_dp' to bel 'X19/Y31/io1'
Info: constrained 'usb_dp_pu' to bel 'X12/Y31/io0'
Info: constraining clock net 'clki' to 48.00 MHz
Info: constraining clock net 'clk' to 48.00 MHz
Warning: net 'clk_3mhz' does not exist in design, ignoring clock constraint
Info: constraining clock net 'clk_12mhz' to 12.00 MHz

Info: Packing constants..
Info: Packing IOs..
Info: rgb1 use by SB_RGBA_DRV/SB_RGB_DRV RGBA_DRIVER, not creating SB_IO
Info: rgb0 use by SB_RGBA_DRV/SB_RGB_DRV RGBA_DRIVER, not creating SB_IO
Info: usb_dp feeds SB_IO u_usb_dp, removing $nextpnr_iobuf usb_dp.
Info: usb_dn feeds SB_IO u_usb_dn, removing $nextpnr_iobuf usb_dn.
Info: usb_dp_pu feeds SB_IO u_usb_pu, removing $nextpnr_obuf usb_dp_pu.
Info: rgb2 use by SB_RGBA_DRV/SB_RGB_DRV RGBA_DRIVER, not creating SB_IO
Info: Packing LUT-FFs..
Info:     1030 LCs used as LUT4 only
Info:      446 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       90 LCs used as DFF only
Info: Packing carries..
Info:       16 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained SB_RGBA_DRV 'RGBA_DRIVER' to X0/Y30/rgba_drv_0
Info: Packing PLLs..
Info: Promoting globals..
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_O [reset] (fanout 332)
Info: promoting clk_12mhz (fanout 152)
Info: promoting u_app.rstn_SB_LUT4_I3_O [reset] (fanout 128)
Info: promoting u_usb_cdc.rstn_SB_LUT4_I3_1_O [reset] (fanout 54)
Info: promoting u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_E_SB_LUT4_I2_O [cen] (fanout 76)
Info: promoting u_usb_cdc.u_bulk_endp.out_full_q_SB_LUT4_I0_O [cen] (fanout 72)
Info: promoting u_app.mem_valid_q_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_I2_O [cen] (fanout 32)
Info: Constraining chains...
Info:       20 LCs used to legalise carry chains.
Info: Checksum: 0xbf3bf6dc

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x8c5ae3b6

Info: Device utilisation:
Info: 	         ICESTORM_LC:  1604/ 5280    30%
Info: 	        ICESTORM_RAM:     4/   30    13%
Info: 	               SB_IO:     4/   96     4%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     1/    1   100%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 5 cells based on constraints.
Info: Creating initial analytic placement for 1507 cells, random placement wirelen = 41752.
Info:     at initial placer iter 0, wirelen = 127
Info:     at initial placer iter 1, wirelen = 152
Info:     at initial placer iter 2, wirelen = 198
Info:     at initial placer iter 3, wirelen = 202
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 171, spread = 8916, legal = 9474; time = 0.04s
Info:     at iteration #2, type ALL: wirelen solved = 449, spread = 6760, legal = 7749; time = 0.05s
Info:     at iteration #3, type ALL: wirelen solved = 775, spread = 7242, legal = 7727; time = 0.04s
Info:     at iteration #4, type ALL: wirelen solved = 1054, spread = 5694, legal = 6353; time = 0.04s
Info:     at iteration #5, type ALL: wirelen solved = 1367, spread = 5739, legal = 6617; time = 0.05s
Info:     at iteration #6, type ALL: wirelen solved = 1493, spread = 5326, legal = 6198; time = 0.04s
Info:     at iteration #7, type ALL: wirelen solved = 1648, spread = 5477, legal = 6386; time = 0.04s
Info:     at iteration #8, type ALL: wirelen solved = 1926, spread = 5179, legal = 6334; time = 0.04s
Info:     at iteration #9, type ALL: wirelen solved = 2059, spread = 5385, legal = 6311; time = 0.04s
Info:     at iteration #10, type ALL: wirelen solved = 2277, spread = 5462, legal = 5921; time = 0.03s
Info:     at iteration #11, type ALL: wirelen solved = 2322, spread = 5393, legal = 6077; time = 0.03s
Info:     at iteration #12, type ALL: wirelen solved = 2580, spread = 5401, legal = 6024; time = 0.03s
Info:     at iteration #13, type ALL: wirelen solved = 2621, spread = 5464, legal = 6120; time = 0.03s
Info:     at iteration #14, type ALL: wirelen solved = 2637, spread = 5646, legal = 6271; time = 0.03s
Info:     at iteration #15, type ALL: wirelen solved = 2896, spread = 5362, legal = 5856; time = 0.03s
Info:     at iteration #16, type ALL: wirelen solved = 2870, spread = 5263, legal = 5831; time = 0.03s
Info:     at iteration #17, type ALL: wirelen solved = 2924, spread = 5253, legal = 5784; time = 0.03s
Info:     at iteration #18, type ALL: wirelen solved = 3035, spread = 5347, legal = 6482; time = 0.03s
Info:     at iteration #19, type ALL: wirelen solved = 3178, spread = 5344, legal = 6328; time = 0.03s
Info:     at iteration #20, type ALL: wirelen solved = 3246, spread = 5583, legal = 6057; time = 0.02s
Info:     at iteration #21, type ALL: wirelen solved = 3381, spread = 5433, legal = 5950; time = 0.03s
Info:     at iteration #22, type ALL: wirelen solved = 3381, spread = 5383, legal = 6125; time = 0.03s
Info: HeAP Placer Time: 1.03s
Info:   of which solving equations: 0.58s
Info:   of which spreading cells: 0.10s
Info:   of which strict legalisation: 0.17s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 705, wirelen = 5784
Info:   at iteration #5: temp = 0.000000, timing cost = 727, wirelen = 5003
Info:   at iteration #10: temp = 0.000000, timing cost = 775, wirelen = 4719
Info:   at iteration #15: temp = 0.000000, timing cost = 727, wirelen = 4555
Info:   at iteration #20: temp = 0.000000, timing cost = 713, wirelen = 4367
Info:   at iteration #22: temp = 0.000000, timing cost = 720, wirelen = 4333 
Info: SA placement time 1.43s

Info: Max frequency for clock 'clk_12mhz_$glb_clk': 30.16 MHz (PASS at 12.00 MHz)
Info: Max frequency for clock                'clk': 27.75 MHz (FAIL at 48.00 MHz)

Info: Max delay <async>                    -> posedge clk               : 4.67 ns
Info: Max delay posedge clk                -> <async>                   : 10.14 ns
Info: Max delay posedge clk                -> posedge clk_12mhz_$glb_clk: 25.71 ns
Info: Max delay posedge clk_12mhz_$glb_clk -> posedge clk               : 15.06 ns

Info: Slack histogram:
Info:  legend: * represents 10 endpoint(s)
Info:          + represents [1,10) endpoint(s)
Info: [-15199, -10471) |****************+
Info: [-10471,  -5743) |******+
Info: [ -5743,  -1015) |*******+
Info: [ -1015,   3713) |***********************************+
Info: [  3713,   8441) |******************+
Info: [  8441,  13169) |**************************************+
Info: [ 13169,  17897) |************************************************************ 
Info: [ 17897,  22625) | 
Info: [ 22625,  27353) | 
Info: [ 27353,  32081) | 
Info: [ 32081,  36809) | 
Info: [ 36809,  41537) | 
Info: [ 41537,  46265) | 
Info: [ 46265,  50993) |**+
Info: [ 50993,  55721) |*+
Info: [ 55721,  60449) |********+
Info: [ 60449,  65177) |***********+
Info: [ 65177,  69905) |*********+
Info: [ 69905,  74633) |***************************+
Info: [ 74633,  79361) |*****************************+
Info: Checksum: 0x5562f2f7

Info: Routing..
Info: Setting up routing queue.
Info: Routing 5800 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       61        852 |   61   852 |      4878|       0.11       0.11|
Info:       2000 |      176       1737 |  115   885 |      4021|       0.11       0.21|
Info:       3000 |      374       2539 |  198   802 |      3297|       0.11       0.32|
Info:       4000 |      491       3422 |  117   883 |      2479|       0.10       0.42|
Info:       5000 |      619       4294 |  128   872 |      1664|       0.09       0.50|
Info:       6000 |      737       5176 |  118   882 |       826|       0.09       0.59|
Info:       7000 |     1045       5868 |  308   692 |       275|       0.15       0.74|
Info:       7274 |     1045       6143 |    0   275 |         0|       0.13       0.88|
Info: Routing complete.
Info: Router1 time 0.88s
Info: Checksum: 0x3b5270ff

Info: Critical path report for clock 'clk_12mhz_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source u_app.cmd_q_SB_DFFER_Q_3_DFFLC.O
Info:  1.8  3.2    Net u_app.cmd_q[4] budget 6.336000 ns (2,21) -> (2,21)
Info:                Sink u_app.state_d_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:91.8-98.37
Info:                  ../hdl/demo/app.v:119.21-119.26
Info:  1.3  4.4  Source u_app.state_d_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  6.2    Net u_app.state_d_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[1] budget 6.336000 ns (2,21) -> (2,20)
Info:                Sink u_app.state_d_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  7.1  Source u_app.state_d_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8  8.8    Net u_app.state_d_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3] budget 6.336000 ns (2,20) -> (2,19)
Info:                Sink u_app.state_d_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  9.7  Source u_app.state_d_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  1.8 11.5    Net u_app.mem_addr_d_SB_LUT4_O_I1[2] budget 6.336000 ns (2,19) -> (1,19)
Info:                Sink u_app.state_d_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 12.7  Source u_app.state_d_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_LC.O
Info:  1.8 14.5    Net u_app.state_d_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2[3] budget 6.336000 ns (1,19) -> (1,19)
Info:                Sink u_app.state_d_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 15.3  Source u_app.state_d_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I0_LC.O
Info:  1.8 17.1    Net u_app.state_d_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2] budget 6.336000 ns (1,19) -> (1,18)
Info:                Sink u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 18.3  Source u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 20.1    Net u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I0[1] budget 6.336000 ns (1,18) -> (2,18)
Info:                Sink u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 21.3  Source u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_LC.O
Info:  1.8 23.1    Net u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_O[0] budget 6.336000 ns (2,18) -> (2,18)
Info:                Sink u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 24.4  Source u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 26.1    Net u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I0[3] budget 6.336000 ns (2,18) -> (2,18)
Info:                Sink u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 27.0  Source u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 28.8    Net u_app.out_valid_q_SB_DFFER_Q_E_SB_LUT4_O_I3[1] budget 6.335000 ns (2,18) -> (3,18)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q_SB_LUT4_I3_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 30.0  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q_SB_LUT4_I3_LC.O
Info:  3.1 33.1    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_valid_q_SB_LUT4_I3_O budget 6.438000 ns (3,18) -> (4,22)
Info:                Sink u_app.out_data_i_SB_LUT4_O_LC.CEN
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:91.8-98.37
Info:                  ../hdl/demo/app.v:136.4-168.7
Info:  0.1 33.2  Setup u_app.out_data_i_SB_LUT4_O_LC.CEN
Info: 12.5 ns logic, 20.7 ns routing

Info: Critical path report for clock 'clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_sie.rx_err_SB_DFFR_Q_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net u_usb_cdc.u_ctrl_endp.in_endp_q_SB_LUT4_I1_1_O_SB_LUT4_O_I3[0] budget 0.700000 ns (10,20) -> (9,19)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq_SB_LUT4_I2_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3  4.4  Source u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq_SB_LUT4_I2_LC.O
Info:  3.6  8.0    Net u_usb_cdc.u_bulk_endp.out_last_q_SB_DFFER_Q_2_D[0] budget 0.700000 ns (9,19) -> (8,12)
Info:                Sink u_usb_cdc.u_ctrl_endp.state_q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  9.3  Source u_usb_cdc.u_ctrl_endp.state_q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 11.0    Net u_usb_cdc.u_ctrl_endp.state_q_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3] budget 0.700000 ns (8,12) -> (8,12)
Info:                Sink u_usb_cdc.u_sie.data_d_SB_LUT4_O_15_I0_SB_LUT4_O_I3_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 11.9  Source u_usb_cdc.u_sie.data_d_SB_LUT4_O_15_I0_SB_LUT4_O_I3_SB_LUT4_O_1_LC.O
Info:  1.8 13.7    Net u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O[1] budget 0.700000 ns (8,12) -> (8,13)
Info:                Sink u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_I0_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 14.9  Source u_usb_cdc.u_bulk_endp.in_valid_q_SB_LUT4_I1_O_SB_LUT4_I0_LC.O
Info:  1.8 16.7    Net u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1] budget 0.700000 ns (8,13) -> (9,13)
Info:                Sink u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_O_1_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 17.9  Source u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_O_1_LC.O
Info:  1.8 19.6    Net u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O[0] budget 0.700000 ns (9,13) -> (10,12)
Info:                Sink u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I0_LC.I0
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3 20.9  Source u_usb_cdc.u_sie.out_eop_q_SB_LUT4_I1_O_SB_LUT4_I0_LC.O
Info:  3.7 24.6    Net u_usb_cdc.ctrl_stall_SB_DFFR_Q_D_SB_LUT4_O_I0[0] budget 0.699000 ns (10,12) -> (11,4)
Info:                Sink u_usb_cdc.u_ctrl_endp.in_endp_q_SB_DFFER_Q_E_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 25.9  Source u_usb_cdc.u_ctrl_endp.in_endp_q_SB_DFFER_Q_E_SB_LUT4_O_LC.O
Info:  2.4 28.3    Net u_usb_cdc.u_ctrl_endp.in_endp_q_SB_DFFER_Q_E[3] budget 0.707000 ns (11,4) -> (11,5)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 29.5  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_LC.O
Info:  1.8 31.3    Net u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_I0[2] budget 0.707000 ns (11,5) -> (11,6)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 32.5  Source u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_1_LC.O
Info:  1.8 34.2    Net u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_I1[0] budget 0.707000 ns (11,6) -> (10,6)
Info:                Sink u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 35.4  Setup u_usb_cdc.u_ctrl_endp.req_q_SB_DFFR_Q_5_D_SB_LUT4_O_LC.I1
Info: 13.4 ns logic, 22.0 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge clk':
Info: curr total
Info:  0.0  0.0  Source u_usb_dn.D_IN_0
Info:  3.8  3.8    Net rx_dn budget 19.599001 ns (19,31) -> (14,28)
Info:                Sink u_usb_cdc.u_sie.u_phy_rx.dn_q_SB_DFFR_Q_DFFLC.I0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:107.4-121.31
Info:                  ../../../usb_cdc/sie.v:533.4-543.32
Info:                  ../../../usb_cdc/phy_rx.v:44.18-44.25
Info:                  ../../../usb_cdc/usb_cdc.v:99.4-125.49
Info:  1.2  5.0  Setup u_usb_cdc.u_sie.u_phy_rx.dn_q_SB_DFFR_Q_DFFLC.I0
Info: 1.2 ns logic, 3.8 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_sie.u_phy_rx.rx_valid_fq_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_6_LC.O
Info:  3.1  4.4    Net u_usb_cdc.u_sie.u_phy_tx.data_q[0] budget 40.355999 ns (11,18) -> (11,23)
Info:                Sink tx_dp_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  5.7  Source tx_dp_SB_LUT4_O_LC.O
Info:  4.1  9.8    Net tx_dp budget 40.355999 ns (11,23) -> (19,31)
Info:                Sink u_usb_dp.D_OUT_0
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:107.4-121.31
Info:                  ../../../usb_cdc/sie.v:546.4-553.34
Info:                  ../../../usb_cdc/phy_tx.v:18.17-18.24
Info:                  ../../../usb_cdc/usb_cdc.v:99.4-125.49
Info: 2.6 ns logic, 7.2 ns routing

Info: Critical path report for cross-domain path 'posedge clk' -> 'posedge clk_12mhz_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_DFFER_Q_D_SB_LUT4_O_LC.O
Info:  1.8  3.2    Net in_ready budget 12.545000 ns (4,16) -> (3,17)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  ../hdl/demo/demo.v:107.4-121.31
Info:                  ../../../usb_cdc/bulk_endp.v:349.20-349.30
Info:                  ../../../usb_cdc/usb_cdc.v:158.4-176.47
Info:  0.9  4.0  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.in_ready_q_SB_LUT4_I3_LC.O
Info:  1.8  5.8    Net u_app.mem_valid_q_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1] budget 9.160000 ns (3,17) -> (2,17)
Info:                Sink u_app.lfsr_q_SB_DFFER_Q_9_E_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  7.0  Source u_app.lfsr_q_SB_DFFER_Q_9_E_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8  8.8    Net u_app.lfsr_q_SB_DFFER_Q_9_E_SB_LUT4_O_I1[2] budget 9.159000 ns (2,17) -> (2,17)
Info:                Sink u_app.mem_valid_q_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  9.6  Source u_app.mem_valid_q_SB_LUT4_I1_O_SB_LUT4_I1_I3_SB_LUT4_O_LC.O
Info:  1.8 11.4    Net u_app.mem_valid_q_SB_LUT4_I1_O_SB_LUT4_I1_I3[3] budget 9.245000 ns (2,17) -> (2,17)
Info:                Sink u_app.mem_valid_q_SB_LUT4_I1_O_SB_LUT4_I1_LC.I3
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 12.3  Source u_app.mem_valid_q_SB_LUT4_I1_O_SB_LUT4_I1_LC.O
Info:  3.0 15.3    Net u_app.mem_valid_q_SB_LUT4_I1_O_SB_LUT4_I1_O[3] budget 9.245000 ns (2,17) -> (2,23)
Info:                Sink u_app.byte_cnt_q_SB_DFFER_Q_23_E_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 16.5  Source u_app.byte_cnt_q_SB_DFFER_Q_23_E_SB_LUT4_O_LC.O
Info:  3.1 19.6    Net u_app.byte_cnt_q_SB_DFFER_Q_23_E budget 9.245000 ns (2,23) -> (1,24)
Info:                Sink u_app.byte_cnt_d_SB_LUT4_O_LC.CEN
Info:  0.1 19.7  Setup u_app.byte_cnt_d_SB_LUT4_O_LC.CEN
Info: 6.5 ns logic, 13.1 ns routing

Info: Critical path report for cross-domain path 'posedge clk_12mhz_$glb_clk' -> 'posedge clk':
Info: curr total
Info:  1.4  1.4  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_consumed_q_SB_DFFR_Q_D_SB_LUT4_O_LC.O
Info:  2.4  3.8    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_consumed_q budget 5.645000 ns (3,17) -> (3,15)
Info:                Sink u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_consumed_q_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  5.0  Source u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_consumed_q_SB_LUT4_I2_LC.O
Info:  1.8  6.8    Net u_usb_cdc.u_bulk_endp.genblk1.u_gtex4_async_data.out_consumed_q_SB_LUT4_I2_O[0] budget 2.873000 ns (3,15) -> (3,15)
Info:                Sink u_usb_cdc.u_bulk_endp.delay_out_cnt_q_SB_DFFER_Q_E_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /home/santo/rep/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  8.0  Source u_usb_cdc.u_bulk_endp.delay_out_cnt_q_SB_DFFER_Q_E_SB_LUT4_O_LC.O
Info:  3.4 11.4    Net u_usb_cdc.u_bulk_endp.delay_out_cnt_q_SB_DFFER_Q_E budget 2.873000 ns (3,15) -> (3,15)
Info:                Sink u_usb_cdc.u_bulk_endp.delay_out_cnt_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info:  0.1 11.5  Setup u_usb_cdc.u_bulk_endp.delay_out_cnt_q_SB_DFFER_Q_D_SB_LUT4_O_LC.CEN
Info: 3.9 ns logic, 7.6 ns routing

Info: Max frequency for clock 'clk_12mhz_$glb_clk': 30.11 MHz (PASS at 12.00 MHz)
Warning: Max frequency for clock                'clk': 28.24 MHz (FAIL at 48.00 MHz)

Info: Max delay <async>                    -> posedge clk               : 5.03 ns
Info: Max delay posedge clk                -> <async>                   : 9.82 ns
Info: Max delay posedge clk                -> posedge clk_12mhz_$glb_clk: 19.68 ns
Info: Max delay posedge clk_12mhz_$glb_clk -> posedge clk               : 11.50 ns

Info: Slack histogram:
Info:  legend: * represents 10 endpoint(s)
Info:          + represents [1,10) endpoint(s)
Info: [-14581,  -9884) |***********+
Info: [ -9884,  -5187) |**************+
Info: [ -5187,   -490) |*******+
Info: [  -490,   4207) |******+
Info: [  4207,   8904) |***************************************+
Info: [  8904,  13601) |**********************************************************+
Info: [ 13601,  18298) |************************************************************ 
Info: [ 18298,  22995) | 
Info: [ 22995,  27692) | 
Info: [ 27692,  32389) | 
Info: [ 32389,  37086) | 
Info: [ 37086,  41783) | 
Info: [ 41783,  46480) | 
Info: [ 46480,  51177) |+
Info: [ 51177,  55874) |+
Info: [ 55874,  60571) |********+
Info: [ 60571,  65268) |****************+
Info: [ 65268,  69965) |*********+
Info: [ 69965,  74662) |******************+
Info: [ 74662,  79359) |*******************************************+
24 warnings, 0 errors

Info: Program finished normally.
