# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab0_real.srcs/sources_1/new/ShiftRegister_v0.vhd" \
"../../../../../../tb_ShiftRegister_v0.vhd" \

# Do not sort compile order
nosort
