#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Oct 28 16:07:38 2025
# Process ID: 22888
# Current directory: E:/fpga_class/vivado/logic_analyzer/logic_analyzer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5052 E:\fpga_class\vivado\logic_analyzer\logic_analyzer\logic_analyzer.xpr
# Log file: E:/fpga_class/vivado/logic_analyzer/logic_analyzer/vivado.log
# Journal file: E:/fpga_class/vivado/logic_analyzer/logic_analyzer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/fpga_class/vivado/logic_analyzer/logic_analyzer/logic_analyzer.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1080.508 ; gain = 0.000
update_compile_order -fileset sources_1
close_project
create_project Oscilloscope E:/fpga_class/vivado/Oscilloscope/Oscilloscope -part xc7z010clg400-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2020.2/data/ip'.
add_files -norecurse {E:/fpga_class/vivado/Oscilloscope/src/capture_cache.v E:/fpga_class/vivado/Oscilloscope/src/xadc_frontend.v E:/fpga_class/vivado/Oscilloscope/src/clk_rst_mgr.v E:/fpga_class/vivado/Oscilloscope/src/trigger_core.v E:/fpga_class/vivado/Oscilloscope/src/pattern_src.v E:/fpga_class/vivado/Oscilloscope/src/top_scope.v E:/fpga_class/vivado/Oscilloscope/src/decim_pack.v E:/fpga_class/vivado/Oscilloscope/src/refresh_ctrl.v E:/fpga_class/vivado/Oscilloscope/src/probe_router.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {E:/fpga_class/vivado/Oscilloscope/sim/clk_rst_mgr_tb.v E:/fpga_class/vivado/Oscilloscope/sim/pattern_src_tb.v E:/fpga_class/vivado/Oscilloscope/sim/trigger_core_tb.v E:/fpga_class/vivado/Oscilloscope/sim/xadc_frontend_tb.v E:/fpga_class/vivado/Oscilloscope/sim/probe_router_tb.v E:/fpga_class/vivado/Oscilloscope/sim/decim_pack_tb.v E:/fpga_class/vivado/Oscilloscope/sim/capture_cache_tb.v E:/fpga_class/vivado/Oscilloscope/sim/top_scope_tb.v E:/fpga_class/vivado/Oscilloscope/sim/refresh_ctrl_tb.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 28 17:20:47 2025...
