0.6
2018.3
Dec  7 2018
00:33:28
D:/competition/competition.sim/sim_1/synth/func/xsim/picture_fangz_func_synth.v,1572070240,verilog,,D:/competition/competition.srcs/sim_1/new/picture_fangz.v,,Img_Processor;Mean_Filter;RGB_YCBCR;Shift_RAM_3X3;Shift_RAM_3X3_8bit;Shift_RAM_3X3_8bit_c_shift_ram_v12_0_12;Shift_RAM_3X3_8bit_c_shift_ram_v12_0_12_legacy;Shift_RAM_3X3_8bit_c_shift_ram_v12_0_12_viv;glbl;picture_show;vga_rom;vga_rom_bindec;vga_rom_blk_mem_gen_generic_cstr;vga_rom_blk_mem_gen_mux;vga_rom_blk_mem_gen_prim_width;vga_rom_blk_mem_gen_prim_width__parameterized0;vga_rom_blk_mem_gen_prim_width__parameterized1;vga_rom_blk_mem_gen_prim_width__parameterized10;vga_rom_blk_mem_gen_prim_width__parameterized11;vga_rom_blk_mem_gen_prim_width__parameterized12;vga_rom_blk_mem_gen_prim_width__parameterized13;vga_rom_blk_mem_gen_prim_width__parameterized14;vga_rom_blk_mem_gen_prim_width__parameterized15;vga_rom_blk_mem_gen_prim_width__parameterized16;vga_rom_blk_mem_gen_prim_width__parameterized17;vga_rom_blk_mem_gen_prim_width__parameterized18;vga_rom_blk_mem_gen_prim_width__parameterized2;vga_rom_blk_mem_gen_prim_width__parameterized3;vga_rom_blk_mem_gen_prim_width__parameterized4;vga_rom_blk_mem_gen_prim_width__parameterized5;vga_rom_blk_mem_gen_prim_width__parameterized6;vga_rom_blk_mem_gen_prim_width__parameterized7;vga_rom_blk_mem_gen_prim_width__parameterized8;vga_rom_blk_mem_gen_prim_width__parameterized9;vga_rom_blk_mem_gen_prim_wrapper_init;vga_rom_blk_mem_gen_prim_wrapper_init__parameterized0;vga_rom_blk_mem_gen_prim_wrapper_init__parameterized1;vga_rom_blk_mem_gen_prim_wrapper_init__parameterized10;vga_rom_blk_mem_gen_prim_wrapper_init__parameterized11;vga_rom_blk_mem_gen_prim_wrapper_init__parameterized12;vga_rom_blk_mem_gen_prim_wrapper_init__parameterized13;vga_rom_blk_mem_gen_prim_wrapper_init__parameterized14;vga_rom_blk_mem_gen_prim_wrapper_init__parameterized15;vga_rom_blk_mem_gen_prim_wrapper_init__parameterized16;vga_rom_blk_mem_gen_prim_wrapper_init__parameterized17;vga_rom_blk_mem_gen_prim_wrapper_init__parameterized18;vga_rom_blk_mem_gen_prim_wrapper_init__parameterized2;vga_rom_blk_mem_gen_prim_wrapper_init__parameterized3;vga_rom_blk_mem_gen_prim_wrapper_init__parameterized4;vga_rom_blk_mem_gen_prim_wrapper_init__parameterized5;vga_rom_blk_mem_gen_prim_wrapper_init__parameterized6;vga_rom_blk_mem_gen_prim_wrapper_init__parameterized7;vga_rom_blk_mem_gen_prim_wrapper_init__parameterized8;vga_rom_blk_mem_gen_prim_wrapper_init__parameterized9;vga_rom_blk_mem_gen_top;vga_rom_blk_mem_gen_v8_4_2;vga_rom_blk_mem_gen_v8_4_2_synth,,,,,,,,
D:/competition/competition.srcs/sim_1/new/picture_fangz.v,1572068073,verilog,,,,picture_fangz,,,,,,,,
