$date
	Tue Nov 30 19:57:04 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module CPU_testbench $end
$var wire 32 ! writedata [31:0] $end
$var wire 1 " write $end
$var wire 3 # state [2:0] $end
$var wire 32 $ register_v0 [31:0] $end
$var wire 32 % readdata [31:0] $end
$var wire 1 & read $end
$var wire 4 ' byteenable [3:0] $end
$var wire 32 ( address [31:0] $end
$var wire 1 ) active $end
$var reg 1 * clk $end
$var reg 1 + reset $end
$var reg 1 , waitrequest $end
$scope module datapath $end
$var wire 1 * clk $end
$var wire 1 - pc_ctl $end
$var wire 32 . register_v0 [31:0] $end
$var wire 1 + reset $end
$var wire 1 , waitrequest $end
$var wire 32 / writedata [31:0] $end
$var wire 1 0 zero $end
$var wire 1 " write $end
$var wire 1 1 unsign $end
$var wire 3 2 state [2:0] $end
$var wire 32 3 readdata2 [31:0] $end
$var wire 32 4 readdata1 [31:0] $end
$var wire 32 5 readdata [31:0] $end
$var wire 5 6 readR2 [4:0] $end
$var wire 5 7 readR1 [4:0] $end
$var wire 1 & read $end
$var wire 32 8 pc_in [31:0] $end
$var wire 6 9 instr31_26 [5:0] $end
$var wire 5 : instr25_21 [4:0] $end
$var wire 5 ; instr20_16 [4:0] $end
$var wire 5 < instr15_11 [4:0] $end
$var wire 16 = instr15_0 [15:0] $end
$var wire 5 > instr10_6 [4:0] $end
$var wire 32 ? full_instr [31:0] $end
$var wire 1 @ fixed_shift $end
$var wire 32 A address [31:0] $end
$var wire 5 B Regmux2to1 [4:0] $end
$var wire 32 C RegWritemux2to1 [31:0] $end
$var wire 1 D RegWrite $end
$var wire 1 E RegDst $end
$var wire 1 F PCWriteCond $end
$var wire 1 G PCWrite $end
$var wire 2 H PCSource [1:0] $end
$var wire 32 I PC [31:0] $end
$var wire 1 J MemtoReg $end
$var wire 32 K LO [31:0] $end
$var wire 1 L IorD $end
$var wire 1 M IRWrite $end
$var wire 32 N HI [31:0] $end
$var wire 32 O Decodemux2to1 [31:0] $end
$var wire 4 P ALUctl [3:0] $end
$var wire 32 Q ALU_result [31:0] $end
$var wire 64 R ALU_MULTorDIV_result [63:0] $end
$var wire 2 S ALUSrcB [1:0] $end
$var wire 1 T ALUSrcA $end
$var wire 32 U ALUB [31:0] $end
$var wire 32 V ALUAmux2to1 [31:0] $end
$var reg 32 W ALUOut [31:0] $end
$var reg 1 ) active $end
$var reg 4 X byteenable [3:0] $end
$var reg 32 Y regA [31:0] $end
$var reg 32 Z regB [31:0] $end
$var reg 1 [ stall $end
$scope module ALU $end
$var wire 32 \ a [31:0] $end
$var wire 5 ] instr10_6 [4:0] $end
$var wire 1 0 zero $end
$var wire 1 1 unsign $end
$var wire 1 @ fixed_shift $end
$var wire 32 ^ b [31:0] $end
$var wire 33 _ B_unsign [32:0] $end
$var wire 33 ` A_unsign [32:0] $end
$var wire 4 a ALUOperation [3:0] $end
$var reg 64 b ALU_MULTorDIV_result [63:0] $end
$var reg 32 c ALU_result [31:0] $end
$var reg 66 d ALU_temp_MULTorDIV_result [65:0] $end
$var reg 33 e ALU_temp_result [32:0] $end
$var reg 64 f A_extend [63:0] $end
$var reg 64 g B_extend [63:0] $end
$var reg 32 h quotient [31:0] $end
$var reg 33 i quotient_unsign [32:0] $end
$var reg 32 j remainder [31:0] $end
$var reg 33 k remainder_unsign [32:0] $end
$upscope $end
$scope module ALUmux4to1 $end
$var wire 6 l opcode [5:0] $end
$var wire 32 m register_b [31:0] $end
$var wire 16 n immediate [15:0] $end
$var wire 2 o ALUSrcB [1:0] $end
$var reg 32 p ALUB [31:0] $end
$var reg 32 q shift_2 [31:0] $end
$var reg 32 r sign_extended [31:0] $end
$upscope $end
$scope module HI_LO_Control $end
$var wire 64 s ALU_MULTorDIV_result [63:0] $end
$var wire 1 * clk $end
$var wire 6 t func_code [5:0] $end
$var wire 6 u opcode [5:0] $end
$var wire 32 v regA [31:0] $end
$var wire 1 + reset $end
$var wire 3 w state [2:0] $end
$var wire 6 x final_code [5:0] $end
$var reg 32 y HI [31:0] $end
$var reg 32 z LO [31:0] $end
$upscope $end
$scope module IR $end
$var wire 1 * clk $end
$var wire 1 + reset $end
$var wire 32 { memdata [31:0] $end
$var wire 1 M IRWrite $end
$var reg 16 | instr15_0 [15:0] $end
$var reg 5 } instr20_16 [4:0] $end
$var reg 5 ~ instr25_21 [4:0] $end
$var reg 6 !" instr31_26 [5:0] $end
$upscope $end
$scope module control $end
$var wire 6 "" func_code [5:0] $end
$var wire 6 #" opcode [5:0] $end
$var wire 3 $" state [2:0] $end
$var reg 1 T ALUSrcA $end
$var reg 2 %" ALUSrcB [1:0] $end
$var reg 4 &" ALUctl [3:0] $end
$var reg 1 M IRWrite $end
$var reg 1 L IorD $end
$var reg 1 & MemRead $end
$var reg 1 " MemWrite $end
$var reg 1 J MemtoReg $end
$var reg 2 '" PCSource [1:0] $end
$var reg 1 G PCWrite $end
$var reg 1 F PCWriteCond $end
$var reg 1 E RegDst $end
$var reg 1 D RegWrite $end
$var reg 4 (" byteenable [3:0] $end
$var reg 1 @ fixed_shift $end
$var reg 1 1 unsign $end
$upscope $end
$scope module pc1 $end
$var wire 1 * clk $end
$var wire 1 - pcctl $end
$var wire 1 + reset $end
$var wire 32 )" pc_prev [31:0] $end
$var reg 32 *" pc_new [31:0] $end
$upscope $end
$scope module pcmux $end
$var wire 32 +" ALUOut [31:0] $end
$var wire 32 ," ALU_result [31:0] $end
$var wire 2 -" PCSource [1:0] $end
$var wire 32 ." PC_in [31:0] $end
$var wire 16 /" instr15_0 [15:0] $end
$var wire 5 0" instr20_16 [4:0] $end
$var wire 5 1" instr25_21 [4:0] $end
$var reg 32 2" Jump_address [31:0] $end
$var reg 32 3" PC_out [31:0] $end
$upscope $end
$scope module regfile $end
$var wire 1 D RegWrite $end
$var wire 1 * clk $end
$var wire 5 4" readR1 [4:0] $end
$var wire 5 5" readR2 [4:0] $end
$var wire 32 6" readdata1 [31:0] $end
$var wire 32 7" readdata2 [31:0] $end
$var wire 1 + reset $end
$var wire 5 8" writeR [4:0] $end
$var wire 32 9" writedata [31:0] $end
$scope begin $unm_blk_88 $end
$var integer 32 :" i [31:0] $end
$upscope $end
$upscope $end
$scope module stm $end
$var wire 1 * clk $end
$var wire 1 + reset $end
$var wire 1 [ stall $end
$var reg 3 ;" state [2:0] $end
$upscope $end
$upscope $end
$scope module ram $end
$var wire 32 <" address [31:0] $end
$var wire 4 =" byteenable [3:0] $end
$var wire 1 * clk $end
$var wire 1 & read $end
$var wire 1 " write $end
$var wire 32 >" writedata [31:0] $end
$var reg 32 ?" readdata [31:0] $end
$scope begin $unm_blk_92 $end
$var integer 32 @" i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000000000 @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx00 2"
bx 1"
bx 0"
bx /"
bx ."
b0 -"
bx ,"
bx +"
bx *"
bx )"
bx ("
b0 '"
b0 &"
b0 %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx00 q
bx p
b0 o
bx n
bx m
bx l
bx k
bx j
bx i
bx h
bx g
bx f
bx e
bx d
bx c
bx b
b0 a
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx `
b0xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx _
bx ^
bx ]
bx \
x[
bx Z
bx Y
bx X
bx W
bx V
bx U
1T
b0 S
bx R
bx Q
b0 P
bx O
bx N
0M
0L
bx K
0J
bx I
b0 H
0G
0F
0E
0D
bx C
bx B
bx A
0@
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
01
x0
bx /
bx .
0-
x,
0+
0*
x)
bx (
bx '
0&
bx %
bx $
bx #
0"
bx !
$end
#10
1*
#20
1+
0*
#30
b0 B
b0 8"
b0 x
b100 8
b100 )"
b100 3"
b100 Q
b100 c
b100 ,"
b0 #"
b0 ""
b0 l
b0 4
b0 6"
b0 7
b0 4"
b0 3
b0 m
b0 7"
b0 6
b0 5"
b0 u
b0 t
b0 1"
b0 0"
b0 /"
1-
b0 C
b0 9"
b0 `
b0 V
b0 \
b100 _
b100 U
b100 ^
b100 p
b0 q
b0 r
b0 2"
b0 (
b0 A
b0 <"
b0 O
1&
1G
b1 S
b1 o
b1 %"
0T
b0 $
b0 .
b0 W
b0 +"
b0 !
b0 /
b0 >"
b0 Z
b0 Y
b0 v
b0 N
b0 y
b0 K
b0 z
b0 =
b0 n
b0 |
b0 ;
b0 }
b0 :
b0 ~
b0 ?
b0 9
b0 !"
b0 I
b0 *"
b0 ."
b0 #
b0 2
b0 w
b0 $"
b0 ;"
b100000 :"
1*
#40
0+
0*
#50
b1 B
b1 8"
b100011 x
b100 8
b100 )"
b100 3"
b1000000000000100000 2"
b100011 #"
b1000 ""
b100011 l
b1 6
b1 5"
b100011 u
b1000 t
b1 0"
b1000 /"
0-
b0 _
b0 U
b0 ^
b0 p
b100 Q
b100 c
b100 ,"
b10001100000000010000000000001000 O
1M
0&
0G
b10 S
b10 o
b10 %"
0T
b100 `
b100 V
b100 \
b100 (
b100 A
b100 <"
b100 C
b100 9"
b0 >
b0 ]
b0 <
b1 #
b1 2
b1 w
b1 $"
b1 ;"
b100 I
b100 *"
b100 ."
b100 $
b100 .
b100 W
b100 +"
b10001100000000010000000000001000 %
b10001100000000010000000000001000 5
b10001100000000010000000000001000 {
b10001100000000010000000000001000 ?"
1*
#60
0*
#70
b100000 8
b100000 )"
b100000 3"
b100000 Q
b100000 c
b100000 ,"
b0 `
b0 V
b0 \
b100000 _
b100000 U
b100000 ^
b100000 p
b100000 q
b1000 r
0M
b11 S
b11 o
b11 %"
1T
b1000 =
b1000 n
b1000 |
b1 ;
b1 }
b10001100000000010000000000001000 ?
b100011 9
b100011 !"
b10 #
b10 2
b10 w
b10 $"
b10 ;"
1*
#80
0*
#90
b0 8
b0 )"
b0 3"
b0 Q
b0 c
b0 ,"
b100000 (
b100000 A
b100000 <"
b0 _
b0 U
b0 ^
b0 p
1&
1L
b0 S
b0 o
b0 %"
b100000 C
b100000 9"
b11 #
b11 2
b11 w
b11 $"
b11 ;"
b100000 $
b100000 .
b100000 W
b100000 +"
1*
#100
0*
#110
b10 >
b10 ]
b100 (
b100 A
b100 <"
b10010001 C
b10010001 9"
1J
1D
0&
0L
b10010001 %
b10010001 5
b10010001 {
b10010001 ?"
b0 $
b0 .
b0 W
b0 +"
b100 #
b100 2
b100 w
b100 $"
b100 ;"
1*
#120
0*
#130
b1000 8
b1000 )"
b1000 3"
b1000 Q
b1000 c
b1000 ,"
1-
b100 `
b100 V
b100 \
b0 C
b0 9"
b100 _
b100 U
b100 ^
b100 p
1&
1G
b1 S
b1 o
b1 %"
0T
0J
0D
b10010001 3
b10010001 m
b10010001 7"
b0 #
b0 2
b0 w
b0 $"
b0 ;"
1*
#140
0*
#150
b10 B
b10 8"
b10000 8
b10000 )"
b10000 3"
b10000000000000100100 2"
b10000 Q
b10000 c
b10000 ,"
b1001 ""
b0 3
b0 m
b0 7"
b10 6
b10 5"
b1001 t
b10 0"
b1001 /"
0-
b1000 _
b1000 U
b1000 ^
b1000 p
b0 >
b0 ]
b1000 C
b1000 9"
b1000 `
b1000 V
b1000 \
b1000 (
b1000 A
b1000 <"
b10001100000000100000000000001001 O
1M
0&
0G
b10 S
b10 o
b10 %"
0T
b10001100000000100000000000001001 %
b10001100000000100000000000001001 5
b10001100000000100000000000001001 {
b10001100000000100000000000001001 ?"
b1000 $
b1000 .
b1000 W
b1000 +"
b10010001 !
b10010001 /
b10010001 >"
b10010001 Z
b1000 I
b1000 *"
b1000 ."
b1 #
b1 2
b1 w
b1 $"
b1 ;"
1*
#160
0*
#170
b100100 8
b100100 )"
b100100 3"
b0 `
b0 V
b0 \
b100100 Q
b100100 c
b100100 ,"
0M
b11 S
b11 o
b11 %"
1T
b100100 _
b100100 U
b100100 ^
b100100 p
b100100 q
b1001 r
b10000 C
b10000 9"
b10 #
b10 2
b10 w
b10 $"
b10 ;"
b1001 =
b1001 n
b1001 |
b10001100000000100000000000001001 ?
b10 ;
b10 }
b10000 $
b10000 .
b10000 W
b10000 +"
b0 !
b0 /
b0 >"
b0 Z
1*
#180
0*
#190
b0 8
b0 )"
b0 3"
b0 Q
b0 c
b0 ,"
b100100 (
b100100 A
b100100 <"
b0 _
b0 U
b0 ^
b0 p
b100100 C
b100100 9"
1&
1L
b0 S
b0 o
b0 %"
b100100 $
b100100 .
b100100 W
b100100 +"
b11 #
b11 2
b11 w
b11 $"
b11 ;"
1*
#200
0*
#210
1J
1D
0&
0L
b1000 (
b1000 A
b1000 <"
b10100101 C
b10100101 9"
b10 >
b10 ]
b100 #
b100 2
b100 w
b100 $"
b100 ;"
b0 $
b0 .
b0 W
b0 +"
b10100101 %
b10100101 5
b10100101 {
b10100101 ?"
1*
#220
0*
#230
b1100 8
b1100 )"
b1100 3"
b1100 Q
b1100 c
b1100 ,"
1-
b1000 `
b1000 V
b1000 \
b0 C
b0 9"
b100 _
b100 U
b100 ^
b100 p
1&
1G
b1 S
b1 o
b1 %"
0T
0J
0D
b10100101 3
b10100101 m
b10100101 7"
b0 #
b0 2
b0 w
b0 $"
b0 ;"
1*
#240
0*
#250
b100100 x
b10101 8
b10101 )"
b10101 3"
b100010000110000010010000 2"
b0 #"
b100100 ""
b0 l
b10010001 4
b10010001 6"
b1 7
b1 4"
b0 u
b100100 t
b1 1"
b1100000100100 /"
0-
b1001 _
b1001 U
b1001 ^
b1001 p
b10101 Q
b10101 c
b10101 ,"
b1000100001100000100100 O
1M
0&
0G
b10 S
b10 o
b10 %"
0T
b1100 `
b1100 V
b1100 \
b1100 (
b1100 A
b1100 <"
b1100 C
b1100 9"
b0 >
b0 ]
b11 <
b1 #
b1 2
b1 w
b1 $"
b1 ;"
b1100 I
b1100 *"
b1100 ."
b1100 $
b1100 .
b1100 W
b1100 +"
b10100101 !
b10100101 /
b10100101 >"
b10100101 Z
b1000100001100000100100 %
b1000100001100000100100 5
b1000100001100000100100 {
b1000100001100000100100 ?"
1*
#260
0*
#270
b10000001 8
b10000001 )"
b10000001 3"
b10000001 Q
b10000001 c
b10000001 ,"
b10010001 `
b10010001 V
b10010001 \
b10101 C
b10101 9"
b10100101 _
b10100101 U
b10100101 ^
b10100101 p
b110000010010000 q
b1100000100100 r
b1 P
b1 a
b1 &"
0M
b0 S
b0 o
b0 %"
1T
b10101 $
b10101 .
b10101 W
b10101 +"
b10010001 Y
b10010001 v
b1100000100100 =
b1100000100100 n
b1100000100100 |
b1 :
b1 ~
b1000100001100000100100 ?
b0 9
b0 !"
b10 #
b10 2
b10 w
b10 $"
b10 ;"
1*
#280
0*
#290
b100110110 8
b100110110 )"
b100110110 3"
b11 B
b11 8"
b100110110 Q
b100110110 c
b100110110 ,"
1E
1D
b0 P
b0 a
b0 &"
b10000001 C
b10000001 9"
b11 #
b11 2
b11 w
b11 $"
b11 ;"
b10000001 $
b10000001 .
b10000001 W
b10000001 +"
1*
#300
0*
#310
b10 B
b10 8"
b100110110 C
b100110110 9"
0D
0E
b100110110 $
b100110110 .
b100110110 W
b100110110 +"
b100 #
b100 2
b100 w
b100 $"
b100 ;"
1*
#320
0*
#330
b10000 8
b10000 )"
b10000 3"
b10000 Q
b10000 c
b10000 ,"
1-
b100 _
b100 U
b100 ^
b100 p
b1100 `
b1100 V
b1100 \
1&
1G
b1 S
b1 o
b1 %"
0T
b0 #
b0 2
b0 w
b0 $"
b0 ;"
1*
#340
0*
#350
b100101 x
b1100000110100 8
b1100000110100 )"
b1100000110100 3"
b100010000110000010010100 2"
b1100000110100 Q
b1100000110100 c
b1100000110100 ,"
b100101 ""
b100101 t
b1100000100101 /"
0-
b1100000100100 _
b1100000100100 U
b1100000100100 ^
b1100000100100 p
b10000 C
b10000 9"
b10000 `
b10000 V
b10000 \
b10000 (
b10000 A
b10000 <"
b1000100001100000100101 O
1M
0&
0G
b10 S
b10 o
b10 %"
0T
b1000100001100000100101 %
b1000100001100000100101 5
b1000100001100000100101 {
b1000100001100000100101 ?"
b10000 $
b10000 .
b10000 W
b10000 +"
b10000 I
b10000 *"
b10000 ."
b1 #
b1 2
b1 w
b1 $"
b1 ;"
1*
#360
0*
#370
b10110101 8
b10110101 )"
b10110101 3"
b10010001 `
b10010001 V
b10010001 \
b10110101 Q
b10110101 c
b10110101 ,"
b1001 P
b1001 a
b1001 &"
0M
b0 S
b0 o
b0 %"
1T
b10100101 _
b10100101 U
b10100101 ^
b10100101 p
b110000010010100 q
b1100000100101 r
b1100000110100 C
b1100000110100 9"
b10 #
b10 2
b10 w
b10 $"
b10 ;"
b1000100001100000100101 ?
b1100000100101 =
b1100000100101 n
b1100000100101 |
b1100000110100 $
b1100000110100 .
b1100000110100 W
b1100000110100 +"
1*
#380
0*
#390
b100110110 8
b100110110 )"
b100110110 3"
b11 B
b11 8"
b100110110 Q
b100110110 c
b100110110 ,"
b10110101 C
b10110101 9"
1E
1D
b0 P
b0 a
b0 &"
b10110101 $
b10110101 .
b10110101 W
b10110101 +"
b11 #
b11 2
b11 w
b11 $"
b11 ;"
1*
#400
0*
#410
b10 B
b10 8"
0D
0E
b100110110 C
b100110110 9"
b100 #
b100 2
b100 w
b100 $"
b100 ;"
b100110110 $
b100110110 .
b100110110 W
b100110110 +"
1*
#420
0*
#430
b10100 8
b10100 )"
b10100 3"
b10100 Q
b10100 c
b10100 ,"
1-
b100 _
b100 U
b100 ^
b100 p
b10000 `
b10000 V
b10000 \
1&
1G
b1 S
b1 o
b1 %"
0T
b0 #
b0 2
b0 w
b0 $"
b0 ;"
1*
#440
0*
#450
b100110 x
b1100000111001 8
b1100000111001 )"
b1100000111001 3"
b100010000110000010011000 2"
b100110 ""
b100110 t
b1100000100110 /"
0-
b1100000100101 _
b1100000100101 U
b1100000100101 ^
b1100000100101 p
b1100000111001 Q
b1100000111001 c
b1100000111001 ,"
b1000100001100000100110 O
1M
0&
0G
b10 S
b10 o
b10 %"
0T
b10100 `
b10100 V
b10100 \
b10100 (
b10100 A
b10100 <"
b10100 C
b10100 9"
b1 #
b1 2
b1 w
b1 $"
b1 ;"
b10100 I
b10100 *"
b10100 ."
b10100 $
b10100 .
b10100 W
b10100 +"
b1000100001100000100110 %
b1000100001100000100110 5
b1000100001100000100110 {
b1000100001100000100110 ?"
1*
#460
0*
#470
b110100 8
b110100 )"
b110100 3"
b110100 Q
b110100 c
b110100 ,"
b10010001 `
b10010001 V
b10010001 \
b1100000111001 C
b1100000111001 9"
b10100101 _
b10100101 U
b10100101 ^
b10100101 p
b110000010011000 q
b1100000100110 r
b1010 P
b1010 a
b1010 &"
0M
b0 S
b0 o
b0 %"
1T
b1100000111001 $
b1100000111001 .
b1100000111001 W
b1100000111001 +"
b1000100001100000100110 ?
b1100000100110 =
b1100000100110 n
b1100000100110 |
b10 #
b10 2
b10 w
b10 $"
b10 ;"
1*
#480
0*
#490
b100110110 8
b100110110 )"
b100110110 3"
b11 B
b11 8"
b100110110 Q
b100110110 c
b100110110 ,"
1E
1D
b0 P
b0 a
b0 &"
b110100 C
b110100 9"
b11 #
b11 2
b11 w
b11 $"
b11 ;"
b110100 $
b110100 .
b110100 W
b110100 +"
1*
#500
0*
#510
b10 B
b10 8"
b100110110 C
b100110110 9"
0D
0E
b100110110 $
b100110110 .
b100110110 W
b100110110 +"
b100 #
b100 2
b100 w
b100 $"
b100 ;"
1*
#520
0*
#530
b11000 8
b11000 )"
b11000 3"
b11000 Q
b11000 c
b11000 ,"
1-
b100 _
b100 U
b100 ^
b100 p
b10100 `
b10100 V
b10100 \
1&
1G
b1 S
b1 o
b1 %"
0T
b0 #
b0 2
b0 w
b0 $"
b0 ;"
1*
#540
0*
#550
b11 B
b11 8"
b1100 x
b1100000111110 8
b1100000111110 )"
b1100000111110 3"
b100011000000001010010100 2"
b1100000111110 Q
b1100000111110 c
b1100000111110 ,"
b1100 #"
b100101 ""
b1100 l
b110100 3
b110100 m
b110100 7"
b11 6
b11 5"
b1100 u
b100101 t
b11 0"
b10100101 /"
0-
b1100000100110 _
b1100000100110 U
b1100000100110 ^
b1100000100110 p
b10 >
b10 ]
b0 <
b11000 C
b11000 9"
b11000 `
b11000 V
b11000 \
b11000 (
b11000 A
b11000 <"
b110000001000110000000010100101 O
1M
0&
0G
b10 S
b10 o
b10 %"
0T
b110000001000110000000010100101 %
b110000001000110000000010100101 5
b110000001000110000000010100101 {
b110000001000110000000010100101 ?"
b11000 $
b11000 .
b11000 W
b11000 +"
b11000 I
b11000 *"
b11000 ."
b1 #
b1 2
b1 w
b1 $"
b1 ;"
1*
#560
0*
#570
b10000001 8
b10000001 )"
b10000001 3"
b10010001 `
b10010001 V
b10010001 \
b10000001 Q
b10000001 c
b10000001 ,"
b1 P
b1 a
b1 &"
0M
b10 S
b10 o
b10 %"
1T
b10100101 _
b10100101 U
b10100101 ^
b10100101 p
b1010010100 q
b10100101 r
b1100000111110 C
b1100000111110 9"
b10 #
b10 2
b10 w
b10 $"
b10 ;"
b10100101 =
b10100101 n
b10100101 |
b11 ;
b11 }
b110000001000110000000010100101 ?
b1100 9
b1100 !"
b1100000111110 $
b1100000111110 .
b1100000111110 W
b1100000111110 +"
b110100 !
b110100 /
b110100 >"
b110100 Z
1*
#580
0*
#590
b11000101 8
b11000101 )"
b11000101 3"
b11000101 Q
b11000101 c
b11000101 ,"
b110100 _
b110100 U
b110100 ^
b110100 p
b10000001 C
b10000001 9"
1D
b0 P
b0 a
b0 &"
b0 S
b0 o
b0 %"
b10000001 $
b10000001 .
b10000001 W
b10000001 +"
b11 #
b11 2
b11 w
b11 $"
b11 ;"
1*
#600
0*
#610
b100010010 8
b100010010 )"
b100010010 3"
b100010010 Q
b100010010 c
b100010010 ,"
b10000001 _
b10000001 U
b10000001 ^
b10000001 p
0D
b11000101 C
b11000101 9"
b10000001 3
b10000001 m
b10000001 7"
b100 #
b100 2
b100 w
b100 $"
b100 ;"
b11000101 $
b11000101 .
b11000101 W
b11000101 +"
1*
#620
0*
#630
b11100 8
b11100 )"
b11100 3"
b11100 Q
b11100 c
b11100 ,"
1-
b100 _
b100 U
b100 ^
b100 p
b11000 `
b11000 V
b11000 \
b100010010 C
b100010010 9"
1&
1G
b1 S
b1 o
b1 %"
0T
b100010010 $
b100010010 .
b100010010 W
b100010010 +"
b10000001 !
b10000001 /
b10000001 >"
b10000001 Z
b0 #
b0 2
b0 w
b0 $"
b0 ;"
1*
#640
0*
#650
b1101 x
b11000001 8
b11000001 )"
b11000001 3"
b1101 #"
b1101 l
b1101 u
0-
b10100101 _
b10100101 U
b10100101 ^
b10100101 p
b11000001 Q
b11000001 c
b11000001 ,"
b110100001000110000000010100101 O
1M
0&
0G
b10 S
b10 o
b10 %"
0T
b11100 `
b11100 V
b11100 \
b11100 (
b11100 A
b11100 <"
b11100 C
b11100 9"
b1 #
b1 2
b1 w
b1 $"
b1 ;"
b11100 I
b11100 *"
b11100 ."
b11100 $
b11100 .
b11100 W
b11100 +"
b110100001000110000000010100101 %
b110100001000110000000010100101 5
b110100001000110000000010100101 {
b110100001000110000000010100101 ?"
1*
#660
0*
#670
b10110101 8
b10110101 )"
b10110101 3"
b10110101 Q
b10110101 c
b10110101 ,"
b10010001 `
b10010001 V
b10010001 \
b11000001 C
b11000001 9"
b1001 P
b1001 a
b1001 &"
0M
b10 S
b10 o
b10 %"
1T
b11000001 $
b11000001 .
b11000001 W
b11000001 +"
b110100001000110000000010100101 ?
b1101 9
b1101 !"
b10 #
b10 2
b10 w
b10 $"
b10 ;"
1*
#680
0*
#690
b100010010 8
b100010010 )"
b100010010 3"
b100010010 Q
b100010010 c
b100010010 ,"
b10000001 _
b10000001 U
b10000001 ^
b10000001 p
1D
b0 P
b0 a
b0 &"
b0 S
b0 o
b0 %"
b10110101 C
b10110101 9"
b11 #
b11 2
b11 w
b11 $"
b11 ;"
b10110101 $
b10110101 .
b10110101 W
b10110101 +"
1*
#700
0*
#710
b101000110 8
b101000110 )"
b101000110 3"
b101000110 Q
b101000110 c
b101000110 ,"
b10110101 _
b10110101 U
b10110101 ^
b10110101 p
b100010010 C
b100010010 9"
0D
b10110101 3
b10110101 m
b10110101 7"
b100010010 $
b100010010 .
b100010010 W
b100010010 +"
b100 #
b100 2
b100 w
b100 $"
b100 ;"
1*
#720
0*
#730
b100000 8
b100000 )"
b100000 3"
b100000 Q
b100000 c
b100000 ,"
1-
b100 _
b100 U
b100 ^
b100 p
b11100 `
b11100 V
b11100 \
1&
1G
b1 S
b1 o
b1 %"
0T
b101000110 C
b101000110 9"
b0 #
b0 2
b0 w
b0 $"
b0 ;"
b101000110 $
b101000110 .
b101000110 W
b101000110 +"
b10110101 !
b10110101 /
b10110101 >"
b10110101 Z
1*
#740
0*
#750
b11000101 8
b11000101 )"
b11000101 3"
b1110 x
b11000101 Q
b11000101 c
b11000101 ,"
b1110 #"
b1110 l
b1110 u
0-
b10100101 _
b10100101 U
b10100101 ^
b10100101 p
b100000 C
b100000 9"
b100000 `
b100000 V
b100000 \
b100000 (
b100000 A
b100000 <"
b111000001000110000000010100101 O
1M
0&
0G
b10 S
b10 o
b10 %"
0T
b111000001000110000000010100101 %
b111000001000110000000010100101 5
b111000001000110000000010100101 {
b111000001000110000000010100101 ?"
b100000 $
b100000 .
b100000 W
b100000 +"
b100000 I
b100000 *"
b100000 ."
b1 #
b1 2
b1 w
b1 $"
b1 ;"
1*
#760
0*
#770
b110100 8
b110100 )"
b110100 3"
b110100 Q
b110100 c
b110100 ,"
b10010001 `
b10010001 V
b10010001 \
b1010 P
b1010 a
b1010 &"
0M
b10 S
b10 o
b10 %"
1T
b11000101 C
b11000101 9"
b10 #
b10 2
b10 w
b10 $"
b10 ;"
b111000001000110000000010100101 ?
b1110 9
b1110 !"
b11000101 $
b11000101 .
b11000101 W
b11000101 +"
1*
#780
0*
#790
b101000110 8
b101000110 )"
b101000110 3"
b101000110 Q
b101000110 c
b101000110 ,"
b10110101 _
b10110101 U
b10110101 ^
b10110101 p
b110100 C
b110100 9"
1D
b0 P
b0 a
b0 &"
b0 S
b0 o
b0 %"
b110100 $
b110100 .
b110100 W
b110100 +"
b11 #
b11 2
b11 w
b11 $"
b11 ;"
1*
#800
0*
#810
b11000101 8
b11000101 )"
b11000101 3"
b11000101 Q
b11000101 c
b11000101 ,"
b110100 _
b110100 U
b110100 ^
b110100 p
0D
b101000110 C
b101000110 9"
b110100 3
b110100 m
b110100 7"
b100 #
b100 2
b100 w
b100 $"
b100 ;"
b101000110 $
b101000110 .
b101000110 W
b101000110 +"
1*
#820
0*
