{"vcs1":{"timestamp_begin":1682019106.787897065, "rt":0.16, "ut":0.08, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682019106.405668321}
{"VCS_COMP_START_TIME": 1682019106.405668321}
{"VCS_COMP_END_TIME": 1682019107.017569150}
{"VCS_USER_OPTIONS": "+lint=all -sverilog top.sv datapath.sv FSM.sv library.sv IO.sv chip.sv I2C.sv"}
{"vcs1": {"peak_mem": 321848}}
