INFO: [VRFC 10-163] Analyzing VHDL file "/home/marko/vivadoProjekti/RTL1/RTL1.srcs/sources_1/new/rtlsab1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rtlsab1'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/marko/vivadoProjekti/RTL1/RTL1.srcs/sim_1/new/rtlsab1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rtlsab1_tb'
