// Seed: 377367605
module module_0 (
    output wor id_0,
    output wire id_1,
    input tri id_2,
    output supply0 id_3,
    output tri id_4,
    output tri1 id_5,
    input supply0 id_6,
    input tri0 id_7,
    input tri id_8,
    output tri1 id_9,
    input tri1 id_10,
    input wand id_11,
    input tri id_12,
    input wand id_13,
    input uwire id_14,
    output wor id_15,
    input supply0 id_16
);
  assign id_5 = 1'd0;
  wire id_18;
  id_19 :
  assert property (@(posedge 1 % 1) 1)
  else $display;
  wire id_20;
endmodule
module module_0 (
    input tri id_0,
    output tri1 id_1,
    output supply0 id_2,
    input wire id_3,
    inout tri0 module_1
);
  wire id_6;
  assign id_4 = 1;
  module_0(
      id_2,
      id_4,
      id_0,
      id_1,
      id_2,
      id_2,
      id_4,
      id_4,
      id_3,
      id_1,
      id_4,
      id_0,
      id_3,
      id_3,
      id_3,
      id_4,
      id_0
  );
  wire id_7;
endmodule
