#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x12470eda0 .scope module, "mux_4_1_tb" "mux_4_1_tb" 2 22;
 .timescale 0 0;
v0x124723570_0 .var "data", 3 0;
v0x124723600_0 .net "out", 0 0, L_0x124724670;  1 drivers
v0x1247236d0_0 .var "sel", 1 0;
S_0x124707990 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 2 40, 2 40 0, S_0x12470eda0;
 .timescale 0 0;
v0x12470ffb0_0 .var/i "i", 31 0;
S_0x124721940 .scope module, "mux_tb" "mux_4_1" 2 28, 2 1 0, S_0x12470eda0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "data";
    .port_info 1 /INPUT 2 "sel";
    .port_info 2 /OUTPUT 1 "out";
v0x124723180_0 .net "data", 3 0, v0x124723570_0;  1 drivers
v0x124723240_0 .net "out", 0 0, L_0x124724670;  alias, 1 drivers
v0x1247232e0_0 .net "out1", 0 0, L_0x124723a30;  1 drivers
v0x1247233d0_0 .net "out2", 0 0, L_0x124724030;  1 drivers
v0x1247234a0_0 .net "sel", 1 0, v0x1247236d0_0;  1 drivers
L_0x124723b40 .part v0x124723570_0, 0, 1;
L_0x124723c60 .part v0x124723570_0, 1, 1;
L_0x124723d00 .part v0x1247236d0_0, 0, 1;
L_0x124724140 .part v0x124723570_0, 2, 1;
L_0x1247242a0 .part v0x124723570_0, 3, 1;
L_0x124724340 .part v0x1247236d0_0, 0, 1;
L_0x124724780 .part v0x1247236d0_0, 1, 1;
S_0x124721b60 .scope module, "i1" "mux_2_1" 2 9, 2 15 0, S_0x124721940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x124723780 .functor NOT 1, L_0x124723d00, C4<0>, C4<0>, C4<0>;
L_0x124723830 .functor AND 1, L_0x124723b40, L_0x124723780, C4<1>, C4<1>;
L_0x124723940 .functor AND 1, L_0x124723c60, L_0x124723d00, C4<1>, C4<1>;
L_0x124723a30 .functor OR 1, L_0x124723830, L_0x124723940, C4<0>, C4<0>;
v0x124721da0_0 .net *"_ivl_0", 0 0, L_0x124723780;  1 drivers
v0x124721e60_0 .net *"_ivl_2", 0 0, L_0x124723830;  1 drivers
v0x124721f10_0 .net *"_ivl_4", 0 0, L_0x124723940;  1 drivers
v0x124721fd0_0 .net "a", 0 0, L_0x124723b40;  1 drivers
v0x124722070_0 .net "b", 0 0, L_0x124723c60;  1 drivers
v0x124722150_0 .net "out", 0 0, L_0x124723a30;  alias, 1 drivers
v0x1247221f0_0 .net "sel", 0 0, L_0x124723d00;  1 drivers
S_0x1247222d0 .scope module, "i2" "mux_2_1" 2 10, 2 15 0, S_0x124721940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x124723de0 .functor NOT 1, L_0x124724340, C4<0>, C4<0>, C4<0>;
L_0x124723e50 .functor AND 1, L_0x124724140, L_0x124723de0, C4<1>, C4<1>;
L_0x124723f40 .functor AND 1, L_0x1247242a0, L_0x124724340, C4<1>, C4<1>;
L_0x124724030 .functor OR 1, L_0x124723e50, L_0x124723f40, C4<0>, C4<0>;
v0x124722500_0 .net *"_ivl_0", 0 0, L_0x124723de0;  1 drivers
v0x1247225b0_0 .net *"_ivl_2", 0 0, L_0x124723e50;  1 drivers
v0x124722660_0 .net *"_ivl_4", 0 0, L_0x124723f40;  1 drivers
v0x124722720_0 .net "a", 0 0, L_0x124724140;  1 drivers
v0x1247227c0_0 .net "b", 0 0, L_0x1247242a0;  1 drivers
v0x1247228a0_0 .net "out", 0 0, L_0x124724030;  alias, 1 drivers
v0x124722940_0 .net "sel", 0 0, L_0x124724340;  1 drivers
S_0x124722a20 .scope module, "i3" "mux_2_1" 2 11, 2 15 0, S_0x124721940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 1 "out";
L_0x1247243e0 .functor NOT 1, L_0x124724780, C4<0>, C4<0>, C4<0>;
L_0x124724450 .functor AND 1, L_0x124723a30, L_0x1247243e0, C4<1>, C4<1>;
L_0x124724560 .functor AND 1, L_0x124724030, L_0x124724780, C4<1>, C4<1>;
L_0x124724670 .functor OR 1, L_0x124724450, L_0x124724560, C4<0>, C4<0>;
v0x124722c60_0 .net *"_ivl_0", 0 0, L_0x1247243e0;  1 drivers
v0x124722d10_0 .net *"_ivl_2", 0 0, L_0x124724450;  1 drivers
v0x124722dc0_0 .net *"_ivl_4", 0 0, L_0x124724560;  1 drivers
v0x124722e80_0 .net "a", 0 0, L_0x124723a30;  alias, 1 drivers
v0x124722f30_0 .net "b", 0 0, L_0x124724030;  alias, 1 drivers
v0x124723000_0 .net "out", 0 0, L_0x124724670;  alias, 1 drivers
v0x124723090_0 .net "sel", 0 0, L_0x124724780;  1 drivers
    .scope S_0x12470eda0;
T_0 ;
    %pushi/vec4 0, 0, 6;
    %split/vec4 2;
    %store/vec4 v0x1247236d0_0, 0, 2;
    %store/vec4 v0x124723570_0, 0, 4;
    %vpi_call 2 37 "$display", "a | b | c | d | sel | out" {0 0 0};
    %vpi_call 2 38 "$monitor", "%b | %b | %b | %b | %b  | %b", &PV<v0x124723570_0, 3, 1>, &PV<v0x124723570_0, 2, 1>, &PV<v0x124723570_0, 1, 1>, &PV<v0x124723570_0, 0, 1>, v0x1247236d0_0, v0x124723600_0 {0 0 0};
    %fork t_1, S_0x124707990;
    %jmp t_0;
    .scope S_0x124707990;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x12470ffb0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x12470ffb0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.1, 5;
    %delay 10, 0;
    %load/vec4 v0x12470ffb0_0;
    %pad/s 6;
    %split/vec4 2;
    %store/vec4 v0x1247236d0_0, 0, 2;
    %store/vec4 v0x124723570_0, 0, 4;
    %load/vec4 v0x12470ffb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x12470ffb0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x12470eda0;
t_0 %join;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "mux_4_1.v";
