PPA Report for clk_gate_addr.v (Module: clk_gate_addr)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 3
FF Count: 13
IO Count: 12
Cell Count: 51

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1103.75 MHz
Reg-to-Reg Critical Path Delay: 0.773 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
