 
****************************************
Report : timing
        -path full
        -delay min
        -nworst 10
        -input_pins
        -nets
        -group REGIN
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Thu Mar 12 14:00:13 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 31.13%

  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 r
  core/fe_queue_fifo/wptr/reset_i (net)               322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/U7/IN1 (NOR2X0)                         0.3143    0.1020 @   0.2020 r
  core/fe_queue_fifo/wptr/U7/QN (NOR2X0)                          0.0435    0.0567     0.2587 f
  core/fe_queue_fifo/wptr/n12 (net)             1       2.2052              0.0000     0.2587 f
  core/fe_queue_fifo/wptr/ptr_r_reg_0_/D (DFFX1)                  0.0435    0.0000 &   0.2587 f
  data arrival time                                                                    0.2587

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  clock reconvergence pessimism                                             0.0000     0.4118
  core/fe_queue_fifo/wptr/ptr_r_reg_0_/CLK (DFFX1)                          0.0000     0.4118 r
  library hold time                                                         0.0200     0.4318
  data required time                                                                   0.4318
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4318
  data arrival time                                                                   -0.2587
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1731


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 r
  core/fe_queue_fifo/wptr/reset_i (net)               322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/U9/IN1 (NOR2X0)                         0.3140    0.1034 @   0.2034 r
  core/fe_queue_fifo/wptr/U9/QN (NOR2X0)                          0.0426    0.0567     0.2601 f
  core/fe_queue_fifo/wptr/n10 (net)             1       2.2169              0.0000     0.2601 f
  core/fe_queue_fifo/wptr/ptr_r_reg_1_/D (DFFX1)                  0.0426    0.0000 &   0.2601 f
  data arrival time                                                                    0.2601

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4121     0.4121
  clock reconvergence pessimism                                             0.0000     0.4121
  core/fe_queue_fifo/wptr/ptr_r_reg_1_/CLK (DFFX1)                          0.0000     0.4121 r
  library hold time                                                         0.0202     0.4323
  data required time                                                                   0.4323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4323
  data arrival time                                                                   -0.2601
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1722


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/U7/IN1 (NOR2X0)                0.3143    0.1023 @   0.2023 r
  core/fe_queue_fifo/rptr_circ_ptr/U7/QN (NOR2X0)                 0.0436    0.0575     0.2598 f
  core/fe_queue_fifo/rptr_circ_ptr/n13 (net)     1      2.3242              0.0000     0.2598 f
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_/D (DFFX1)         0.0436    0.0000 &   0.2598 f
  data arrival time                                                                    0.2598

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  clock reconvergence pessimism                                             0.0000     0.4117
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_/CLK (DFFX1)                 0.0000     0.4117 r
  library hold time                                                         0.0200     0.4318
  data required time                                                                   0.4318
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4318
  data arrival time                                                                   -0.2598
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1720


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/U12/IN1 (NOR2X0)               0.3140    0.1033 @   0.2033 r
  core/fe_queue_fifo/rptr_circ_ptr/U12/QN (NOR2X0)                0.0431    0.0572     0.2605 f
  core/fe_queue_fifo/rptr_circ_ptr/n15 (net)     1      2.2854              0.0000     0.2605 f
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_/D (DFFX1)         0.0431    0.0000 &   0.2605 f
  data arrival time                                                                    0.2605

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4121     0.4121
  clock reconvergence pessimism                                             0.0000     0.4121
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_/CLK (DFFX1)                 0.0000     0.4121 r
  library hold time                                                         0.0201     0.4323
  data required time                                                                   0.4323
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4323
  data arrival time                                                                   -0.2605
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1718


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/cptr/reset_i (net)               322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/U18/IN1 (NOR2X0)                        0.3140    0.1033 @   0.2033 r
  core/fe_queue_fifo/cptr/U18/QN (NOR2X0)                         0.0463    0.0578     0.2611 f
  core/fe_queue_fifo/cptr/n7 (net)              1       2.3768              0.0000     0.2611 f
  core/fe_queue_fifo/cptr/ptr_r_reg_3_/D (DFFX1)                  0.0463    0.0000 &   0.2611 f
  data arrival time                                                                    0.2611

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4134     0.4134
  clock reconvergence pessimism                                             0.0000     0.4134
  core/fe_queue_fifo/cptr/ptr_r_reg_3_/CLK (DFFX1)                          0.0000     0.4134 r
  library hold time                                                         0.0194     0.4328
  data required time                                                                   0.4328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4328
  data arrival time                                                                   -0.2611
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1717


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/cptr/reset_i (net)               322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/U6/IN1 (NOR2X0)                         0.3142    0.1029 @   0.2029 r
  core/fe_queue_fifo/cptr/U6/QN (NOR2X0)                          0.0437    0.0578     0.2607 f
  core/fe_queue_fifo/cptr/n13 (net)             1       2.3748              0.0000     0.2607 f
  core/fe_queue_fifo/cptr/ptr_r_reg_0_/D (DFFX1)                  0.0437    0.0000 &   0.2607 f
  data arrival time                                                                    0.2607

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4120     0.4120
  clock reconvergence pessimism                                             0.0000     0.4120
  core/fe_queue_fifo/cptr/ptr_r_reg_0_/CLK (DFFX1)                          0.0000     0.4120 r
  library hold time                                                         0.0200     0.4320
  data required time                                                                   0.4320
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4320
  data arrival time                                                                   -0.2607
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1713


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/cptr/reset_i (net)               322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/U11/IN1 (NOR2X0)                        0.3141    0.1032 @   0.2032 r
  core/fe_queue_fifo/cptr/U11/QN (NOR2X0)                         0.0441    0.0587     0.2619 f
  core/fe_queue_fifo/cptr/n11 (net)             1       2.4963              0.0000     0.2619 f
  core/fe_queue_fifo/cptr/ptr_r_reg_1_/D (DFFX1)                  0.0441    0.0000 &   0.2619 f
  data arrival time                                                                    0.2619

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4128     0.4128
  clock reconvergence pessimism                                             0.0000     0.4128
  core/fe_queue_fifo/cptr/ptr_r_reg_1_/CLK (DFFX1)                          0.0000     0.4128 r
  library hold time                                                         0.0199     0.4327
  data required time                                                                   0.4327
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4327
  data arrival time                                                                   -0.2619
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1708


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 r
  core/fe_queue_fifo/wptr/reset_i (net)               322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/U16/IN1 (NOR2X0)                        0.3141    0.1032 @   0.2032 r
  core/fe_queue_fifo/wptr/U16/QN (NOR2X0)                         0.0453    0.0585     0.2617 f
  core/fe_queue_fifo/wptr/n6 (net)              1       2.4649              0.0000     0.2617 f
  core/fe_queue_fifo/wptr/ptr_r_reg_3_/D (DFFX1)                  0.0453    0.0000 &   0.2617 f
  data arrival time                                                                    0.2617

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4120     0.4120
  clock reconvergence pessimism                                             0.0000     0.4120
  core/fe_queue_fifo/wptr/ptr_r_reg_3_/CLK (DFFX1)                          0.0000     0.4120 r
  library hold time                                                         0.0196     0.4316
  data required time                                                                   0.4316
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4316
  data arrival time                                                                   -0.2617
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1699


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/U16/IN1 (NOR2X0)               0.3140    0.1033 @   0.2033 r
  core/fe_queue_fifo/rptr_circ_ptr/U16/QN (NOR2X0)                0.0464    0.0606     0.2639 f
  core/fe_queue_fifo/rptr_circ_ptr/n16 (net)     1      2.7762              0.0000     0.2639 f
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_/D (DFFX1)         0.0464    0.0000 &   0.2639 f
  data arrival time                                                                    0.2639

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4135     0.4135
  clock reconvergence pessimism                                             0.0000     0.4135
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_/CLK (DFFX1)                 0.0000     0.4135 r
  library hold time                                                         0.0194     0.4330
  data required time                                                                   0.4330
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4330
  data arrival time                                                                   -0.2639
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1691


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/cptr/reset_i (net)               322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/cptr/U16/IN1 (NOR2X0)                        0.3140    0.1033 @   0.2033 r
  core/fe_queue_fifo/cptr/U16/QN (NOR2X0)                         0.0468    0.0619     0.2651 f
  core/fe_queue_fifo/cptr/n9 (net)              1       2.9555              0.0000     0.2651 f
  core/fe_queue_fifo/cptr/ptr_r_reg_2_/D (DFFX1)                  0.0468    0.0000 &   0.2652 f
  data arrival time                                                                    0.2652

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4135     0.4135
  clock reconvergence pessimism                                             0.0000     0.4135
  core/fe_queue_fifo/cptr/ptr_r_reg_2_/CLK (DFFX1)                          0.0000     0.4135 r
  library hold time                                                         0.0193     0.4328
  data required time                                                                   0.4328
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4328
  data arrival time                                                                   -0.2652
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1677


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/rptr_circ_ptr/U9/IN1 (NOR2X0)                0.3142    0.1030 @   0.2030 r
  core/fe_queue_fifo/rptr_circ_ptr/U9/QN (NOR2X0)                 0.0473    0.0621     0.2651 f
  core/fe_queue_fifo/rptr_circ_ptr/n14 (net)     1      2.9824              0.0000     0.2651 f
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_/D (DFFX1)         0.0473    0.0000 &   0.2651 f
  data arrival time                                                                    0.2651

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4121     0.4121
  clock reconvergence pessimism                                             0.0000     0.4121
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_/CLK (DFFX1)                 0.0000     0.4121 r
  library hold time                                                         0.0192     0.4313
  data required time                                                                   0.4313
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4313
  data arrival time                                                                   -0.2651
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1662


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 r
  core/fe_queue_fifo/reset_i (net)                    322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 r
  core/fe_queue_fifo/wptr/reset_i (net)               322.7070              0.0000     0.1000 r
  core/fe_queue_fifo/wptr/U12/IN1 (NOR2X0)                        0.3140    0.1033 @   0.2033 r
  core/fe_queue_fifo/wptr/U12/QN (NOR2X0)                         0.0477    0.0629     0.2662 f
  core/fe_queue_fifo/wptr/n8 (net)              1       3.0987              0.0000     0.2662 f
  core/fe_queue_fifo/wptr/ptr_r_reg_2_/D (DFFX1)                  0.0477    0.0000 &   0.2662 f
  data arrival time                                                                    0.2662

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4121     0.4121
  clock reconvergence pessimism                                             0.0000     0.4121
  core/fe_queue_fifo/wptr/ptr_r_reg_2_/CLK (DFFX1)                          0.0000     0.4121 r
  library hold time                                                         0.0191     0.4313
  data required time                                                                   0.4313
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4313
  data arrival time                                                                   -0.2662
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1650


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 f
  core/fe_queue_fifo/wptr/reset_i (net)               312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/U7/IN1 (NOR2X0)                         0.3014    0.0980 @   0.1980 f
  core/fe_queue_fifo/wptr/U7/QN (NOR2X0)                          0.0487    0.0484     0.2464 r
  core/fe_queue_fifo/wptr/n12 (net)             1       2.3776              0.0000     0.2464 r
  core/fe_queue_fifo/wptr/ptr_r_reg_0_/D (DFFX1)                  0.0487    0.0000 &   0.2464 r
  data arrival time                                                                    0.2464

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4118     0.4118
  clock reconvergence pessimism                                             0.0000     0.4118
  core/fe_queue_fifo/wptr/ptr_r_reg_0_/CLK (DFFX1)                          0.0000     0.4118 r
  library hold time                                                        -0.0303     0.3814
  data required time                                                                   0.3814
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3814
  data arrival time                                                                   -0.2464
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1350


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 f
  core/fe_queue_fifo/wptr/reset_i (net)               312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/U9/IN1 (NOR2X0)                         0.3011    0.0993 @   0.1993 f
  core/fe_queue_fifo/wptr/U9/QN (NOR2X0)                          0.0476    0.0484     0.2477 r
  core/fe_queue_fifo/wptr/n10 (net)             1       2.3893              0.0000     0.2477 r
  core/fe_queue_fifo/wptr/ptr_r_reg_1_/D (DFFX1)                  0.0476    0.0000 &   0.2477 r
  data arrival time                                                                    0.2477

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4121     0.4121
  clock reconvergence pessimism                                             0.0000     0.4121
  core/fe_queue_fifo/wptr/ptr_r_reg_1_/CLK (DFFX1)                          0.0000     0.4121 r
  library hold time                                                        -0.0301     0.3820
  data required time                                                                   0.3820
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3820
  data arrival time                                                                   -0.2477
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1343


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/U7/IN1 (NOR2X0)                0.3013    0.0982 @   0.1982 f
  core/fe_queue_fifo/rptr_circ_ptr/U7/QN (NOR2X0)                 0.0491    0.0492     0.2474 r
  core/fe_queue_fifo/rptr_circ_ptr/n13 (net)     1      2.4966              0.0000     0.2474 r
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_/D (DFFX1)         0.0491    0.0000 &   0.2475 r
  data arrival time                                                                    0.2475

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4117     0.4117
  clock reconvergence pessimism                                             0.0000     0.4117
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_0_/CLK (DFFX1)                 0.0000     0.4117 r
  library hold time                                                        -0.0304     0.3813
  data required time                                                                   0.3813
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3813
  data arrival time                                                                   -0.2475
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1339


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/U12/IN1 (NOR2X0)               0.3011    0.0992 @   0.1992 f
  core/fe_queue_fifo/rptr_circ_ptr/U12/QN (NOR2X0)                0.0481    0.0489     0.2481 r
  core/fe_queue_fifo/rptr_circ_ptr/n15 (net)     1      2.4578              0.0000     0.2481 r
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_/D (DFFX1)         0.0481    0.0000 &   0.2481 r
  data arrival time                                                                    0.2481

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4121     0.4121
  clock reconvergence pessimism                                             0.0000     0.4121
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_2_/CLK (DFFX1)                 0.0000     0.4121 r
  library hold time                                                        -0.0302     0.3819
  data required time                                                                   0.3819
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3819
  data arrival time                                                                   -0.2481
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1338


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/cptr/reset_i (net)               312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/U18/IN1 (NOR2X0)                        0.3011    0.0992 @   0.1992 f
  core/fe_queue_fifo/cptr/U18/QN (NOR2X0)                         0.0514    0.0496     0.2487 r
  core/fe_queue_fifo/cptr/n7 (net)              1       2.5492              0.0000     0.2487 r
  core/fe_queue_fifo/cptr/ptr_r_reg_3_/D (DFFX1)                  0.0514    0.0000 &   0.2488 r
  data arrival time                                                                    0.2488

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4134     0.4134
  clock reconvergence pessimism                                             0.0000     0.4134
  core/fe_queue_fifo/cptr/ptr_r_reg_3_/CLK (DFFX1)                          0.0000     0.4134 r
  library hold time                                                        -0.0310     0.3824
  data required time                                                                   0.3824
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3824
  data arrival time                                                                   -0.2488
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1336


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/cptr/reset_i (net)               312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/U6/IN1 (NOR2X0)                         0.3013    0.0988 @   0.1988 f
  core/fe_queue_fifo/cptr/U6/QN (NOR2X0)                          0.0489    0.0496     0.2484 r
  core/fe_queue_fifo/cptr/n13 (net)             1       2.5472              0.0000     0.2484 r
  core/fe_queue_fifo/cptr/ptr_r_reg_0_/D (DFFX1)                  0.0489    0.0000 &   0.2484 r
  data arrival time                                                                    0.2484

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4120     0.4120
  clock reconvergence pessimism                                             0.0000     0.4120
  core/fe_queue_fifo/cptr/ptr_r_reg_0_/CLK (DFFX1)                          0.0000     0.4120 r
  library hold time                                                        -0.0304     0.3816
  data required time                                                                   0.3816
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3816
  data arrival time                                                                   -0.2484
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1333


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/cptr/reset_i (net)               312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/U11/IN1 (NOR2X0)                        0.3011    0.0991 @   0.1991 f
  core/fe_queue_fifo/cptr/U11/QN (NOR2X0)                         0.0498    0.0504     0.2496 r
  core/fe_queue_fifo/cptr/n11 (net)             1       2.6687              0.0000     0.2496 r
  core/fe_queue_fifo/cptr/ptr_r_reg_1_/D (DFFX1)                  0.0498    0.0000 &   0.2496 r
  data arrival time                                                                    0.2496

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4128     0.4128
  clock reconvergence pessimism                                             0.0000     0.4128
  core/fe_queue_fifo/cptr/ptr_r_reg_1_/CLK (DFFX1)                          0.0000     0.4128 r
  library hold time                                                        -0.0306     0.3822
  data required time                                                                   0.3822
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3822
  data arrival time                                                                   -0.2496
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1326


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 f
  core/fe_queue_fifo/wptr/reset_i (net)               312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/U16/IN1 (NOR2X0)                        0.3011    0.0991 @   0.1991 f
  core/fe_queue_fifo/wptr/U16/QN (NOR2X0)                         0.0501    0.0502     0.2493 r
  core/fe_queue_fifo/wptr/n6 (net)              1       2.6373              0.0000     0.2493 r
  core/fe_queue_fifo/wptr/ptr_r_reg_3_/D (DFFX1)                  0.0501    0.0000 &   0.2493 r
  data arrival time                                                                    0.2493

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4120     0.4120
  clock reconvergence pessimism                                             0.0000     0.4120
  core/fe_queue_fifo/wptr/ptr_r_reg_3_/CLK (DFFX1)                          0.0000     0.4120 r
  library hold time                                                        -0.0307     0.3813
  data required time                                                                   0.3813
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3813
  data arrival time                                                                   -0.2493
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1320


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/U16/IN1 (NOR2X0)               0.3011    0.0992 @   0.1992 f
  core/fe_queue_fifo/rptr_circ_ptr/U16/QN (NOR2X0)                0.0520    0.0524     0.2516 r
  core/fe_queue_fifo/rptr_circ_ptr/n16 (net)     1      2.9486              0.0000     0.2516 r
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_/D (DFFX1)         0.0520    0.0000 &   0.2516 r
  data arrival time                                                                    0.2516

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4135     0.4135
  clock reconvergence pessimism                                             0.0000     0.4135
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_3_/CLK (DFFX1)                 0.0000     0.4135 r
  library hold time                                                        -0.0312     0.3824
  data required time                                                                   0.3824
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3824
  data arrival time                                                                   -0.2516
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1308


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/cptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/cptr/reset_i (net)               312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/cptr/U16/IN1 (NOR2X0)                        0.3011    0.0992 @   0.1992 f
  core/fe_queue_fifo/cptr/U16/QN (NOR2X0)                         0.0532    0.0537     0.2529 r
  core/fe_queue_fifo/cptr/n9 (net)              1       3.1279              0.0000     0.2529 r
  core/fe_queue_fifo/cptr/ptr_r_reg_2_/D (DFFX1)                  0.0532    0.0000 &   0.2529 r
  data arrival time                                                                    0.2529

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4135     0.4135
  clock reconvergence pessimism                                             0.0000     0.4135
  core/fe_queue_fifo/cptr/ptr_r_reg_2_/CLK (DFFX1)                          0.0000     0.4135 r
  library hold time                                                        -0.0315     0.3820
  data required time                                                                   0.3820
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3820
  data arrival time                                                                   -0.2529
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1292


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_3)   0.0000   0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/reset_i (net)      312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/rptr_circ_ptr/U9/IN1 (NOR2X0)                0.3012    0.0990 @   0.1990 f
  core/fe_queue_fifo/rptr_circ_ptr/U9/QN (NOR2X0)                 0.0535    0.0539     0.2528 r
  core/fe_queue_fifo/rptr_circ_ptr/n14 (net)     1      3.1548              0.0000     0.2528 r
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_/D (DFFX1)         0.0535    0.0000 &   0.2529 r
  data arrival time                                                                    0.2529

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4121     0.4121
  clock reconvergence pessimism                                             0.0000     0.4121
  core/fe_queue_fifo/rptr_circ_ptr/ptr_r_reg_1_/CLK (DFFX1)                 0.0000     0.4121 r
  library hold time                                                        -0.0315     0.3805
  data required time                                                                   0.3805
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3805
  data arrival time                                                                   -0.2529
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1277


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/fe_queue_fifo/wptr/ptr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/reset_i (bsg_fifo_1r1w_rolly_width_p101_els_p8_ready_THEN_valid_p1_0)   0.0000   0.1000 f
  core/fe_queue_fifo/reset_i (net)                    312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/reset_i (bsg_circular_ptr_slots_p16_max_add_p15_2)   0.0000   0.1000 f
  core/fe_queue_fifo/wptr/reset_i (net)               312.4746              0.0000     0.1000 f
  core/fe_queue_fifo/wptr/U12/IN1 (NOR2X0)                        0.3011    0.0992 @   0.1992 f
  core/fe_queue_fifo/wptr/U12/QN (NOR2X0)                         0.0542    0.0547     0.2539 r
  core/fe_queue_fifo/wptr/n8 (net)              1       3.2711              0.0000     0.2539 r
  core/fe_queue_fifo/wptr/ptr_r_reg_2_/D (DFFX1)                  0.0542    0.0000 &   0.2540 r
  data arrival time                                                                    0.2540

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4121     0.4121
  clock reconvergence pessimism                                             0.0000     0.4121
  core/fe_queue_fifo/wptr/ptr_r_reg_2_/CLK (DFFX1)                          0.0000     0.4121 r
  library hold time                                                        -0.0317     0.3804
  data required time                                                                   0.3804
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3804
  data arrival time                                                                   -0.2540
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1264


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/stat_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/dcache/reset_i_hfs_netlink_84 (bp_be_dcache_02_0_0)        0.0000     0.1000 f
  core/be/be_mem/dcache/reset_i_hfs_netlink_84 (net)  312.4746              0.0000     0.1000 f
  core/be/be_mem/dcache/U1188/IN1 (NOR2X0)                        0.3053    0.1171 @   0.2171 f
  core/be/be_mem/dcache/U1188/QN (NOR2X0)                         0.0761    0.0529     0.2700 r
  core/be/be_mem/dcache/n_10_net_ (net)         1       2.9913              0.0000     0.2700 r
  core/be/be_mem/dcache/stat_mem/v_i (bsg_mem_1rw_sync_mask_write_bit_width_p15_els_p64_0)   0.0000   0.2700 r
  core/be/be_mem/dcache/stat_mem/v_i (net)              2.9913              0.0000     0.2700 r
  core/be/be_mem/dcache/stat_mem/icc_place9/INP (IBUFFX4)         0.0761    0.0000 &   0.2700 r
  core/be/be_mem/dcache/stat_mem/icc_place9/ZN (IBUFFX4)          0.0464    0.0942 @   0.3642 f
  core/be/be_mem/dcache/stat_mem/n11 (net)      1      36.3656              0.0000     0.3642 f
  core/be/be_mem/dcache/stat_mem/macro_mem/CSB1 (saed90_16x64_1P_bit)   0.0464   0.0029 @   0.3671 f d 
  data arrival time                                                                    0.3671

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4345     0.4345
  clock reconvergence pessimism                                             0.0000     0.4345
  core/be/be_mem/dcache/stat_mem/macro_mem/CE1 (saed90_16x64_1P_bit)        0.0000     0.4345 r
  library hold time                                                         0.0500     0.4845
  data required time                                                                   0.4845
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4845
  data arrival time                                                                   -0.3671
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1174


  Startpoint: io_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[116] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[116] (net)                          2      20.7344              0.0000     0.1000 f
  U3266/IN5 (AO222X1)                                             0.0022    0.0003 @   0.1003 f
  U3266/Q (AO222X1)                                               0.0684    0.0810     0.1812 f
  mem_resp_li[686] (net)                        1      14.5158              0.0000     0.1812 f
  uce_1__uce/mem_resp_i[116] (bp_uce_02_3)                                  0.0000     0.1812 f
  uce_1__uce/mem_resp_i[116] (net)                     14.5158              0.0000     0.1812 f
  uce_1__uce/U164/IN2 (AND2X1)                                    0.0684   -0.0127 &   0.1685 f
  uce_1__uce/U164/Q (AND2X1)                                      0.0827    0.0960     0.2646 f
  uce_1__uce/data_mem_pkt_o[60] (net)           3      21.4930              0.0000     0.2646 f
  uce_1__uce/data_mem_pkt_o[60] (bp_uce_02_3)                               0.0000     0.2646 f
  data_mem_pkt_li[582] (net)                           21.4930              0.0000     0.2646 f
  core/data_mem_pkt_i[583] (bp_core_minimal_02_0)                           0.0000     0.2646 f
  core/data_mem_pkt_i[583] (net)                       21.4930              0.0000     0.2646 f
  core/be/data_mem_pkt_i[60] (bp_be_top_02_0)                               0.0000     0.2646 f
  core/be/data_mem_pkt_i[60] (net)                     21.4930              0.0000     0.2646 f
  core/be/be_mem/data_mem_pkt_i[60] (bp_be_mem_top_02_0)                    0.0000     0.2646 f
  core/be/be_mem/data_mem_pkt_i[60] (net)              21.4930              0.0000     0.2646 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (bp_be_dcache_02_0_0)            0.0000     0.2646 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (net)       21.4930              0.0000     0.2646 f
  core/be/be_mem/dcache/U2199/IN1 (MUX21X1)                       0.0827   -0.0146 &   0.2499 f
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                         0.0358    0.0723     0.3223 f
  core/be/be_mem/dcache/n2259 (net)             1       2.0741              0.0000     0.3223 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)    0.0358    0.0000 &   0.3223 f
  data arrival time                                                                    0.3223

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                         0.0204     0.4286
  data required time                                                                   0.4286
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4286
  data arrival time                                                                   -0.3223
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1064


  Startpoint: io_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[113] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[113] (net)                          2      20.2109              0.0000     0.1000 f
  U3263/IN5 (AO222X1)                                             0.0023    0.0009 @   0.1009 f
  U3263/Q (AO222X1)                                               0.0761    0.0860     0.1869 f
  mem_resp_li[683] (net)                        1      17.3328              0.0000     0.1869 f
  uce_1__uce/mem_resp_i[113] (bp_uce_02_3)                                  0.0000     0.1869 f
  uce_1__uce/mem_resp_i[113] (net)                     17.3328              0.0000     0.1869 f
  uce_1__uce/U161/IN2 (AND2X1)                                    0.0761   -0.0183 &   0.1685 f
  uce_1__uce/U161/Q (AND2X1)                                      0.0703    0.0903     0.2588 f
  uce_1__uce/data_mem_pkt_o[57] (net)           3      17.1360              0.0000     0.2588 f
  uce_1__uce/data_mem_pkt_o[57] (bp_uce_02_3)                               0.0000     0.2588 f
  data_mem_pkt_li[579] (net)                           17.1360              0.0000     0.2588 f
  core/data_mem_pkt_i[580] (bp_core_minimal_02_0)                           0.0000     0.2588 f
  core/data_mem_pkt_i[580] (net)                       17.1360              0.0000     0.2588 f
  core/be/data_mem_pkt_i[57] (bp_be_top_02_0)                               0.0000     0.2588 f
  core/be/data_mem_pkt_i[57] (net)                     17.1360              0.0000     0.2588 f
  core/be/be_mem/data_mem_pkt_i[57] (bp_be_mem_top_02_0)                    0.0000     0.2588 f
  core/be/be_mem/data_mem_pkt_i[57] (net)              17.1360              0.0000     0.2588 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (bp_be_dcache_02_0_0)            0.0000     0.2588 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (net)       17.1360              0.0000     0.2588 f
  core/be/be_mem/dcache/U2196/IN1 (MUX21X1)                       0.0703   -0.0083 &   0.2505 f
  core/be/be_mem/dcache/U2196/Q (MUX21X1)                         0.0379    0.0728     0.3233 f
  core/be/be_mem/dcache/n2262 (net)             1       3.0891              0.0000     0.3233 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D (DFFX1)    0.0379    0.0000 &   0.3234 f
  data arrival time                                                                    0.3234

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4081     0.4081
  clock reconvergence pessimism                                             0.0000     0.4081
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/CLK (DFFX1)            0.0000     0.4081 r
  library hold time                                                         0.0200     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.3234
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1047


  Startpoint: io_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[62] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[62] (net)                           2      20.7001              0.0000     0.1000 f
  U3206/IN6 (AO222X1)                                             0.0020    0.0004 @   0.1004 f
  U3206/Q (AO222X1)                                               0.0557    0.0746     0.1750 f
  mem_resp_li[632] (net)                        1       9.5831              0.0000     0.1750 f
  uce_1__uce/mem_resp_i[62] (bp_uce_02_3)                                   0.0000     0.1750 f
  uce_1__uce/mem_resp_i[62] (net)                       9.5831              0.0000     0.1750 f
  uce_1__uce/U106/IN2 (AND2X1)                                    0.0557   -0.0045 &   0.1705 f
  uce_1__uce/U106/Q (AND2X1)                                      0.0768    0.0901     0.2606 f
  uce_1__uce/data_mem_pkt_o[6] (net)            3      19.5812              0.0000     0.2606 f
  uce_1__uce/data_mem_pkt_o[6] (bp_uce_02_3)                                0.0000     0.2606 f
  data_mem_pkt_li[528] (net)                           19.5812              0.0000     0.2606 f
  core/data_mem_pkt_i[529] (bp_core_minimal_02_0)                           0.0000     0.2606 f
  core/data_mem_pkt_i[529] (net)                       19.5812              0.0000     0.2606 f
  core/be/data_mem_pkt_i[6] (bp_be_top_02_0)                                0.0000     0.2606 f
  core/be/data_mem_pkt_i[6] (net)                      19.5812              0.0000     0.2606 f
  core/be/be_mem/data_mem_pkt_i[6] (bp_be_mem_top_02_0)                     0.0000     0.2606 f
  core/be/be_mem/data_mem_pkt_i[6] (net)               19.5812              0.0000     0.2606 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (bp_be_dcache_02_0_0)             0.0000     0.2606 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (net)        19.5812              0.0000     0.2606 f
  core/be/be_mem/dcache/U2142/IN1 (MUX21X1)                       0.0768   -0.0111 &   0.2495 f
  core/be/be_mem/dcache/U2142/Q (MUX21X1)                         0.0373    0.0730     0.3225 f
  core/be/be_mem/dcache/n2313 (net)             1       2.7557              0.0000     0.3225 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D (DFFX1)     0.0373    0.0000 &   0.3225 f
  data arrival time                                                                    0.3225

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  clock reconvergence pessimism                                             0.0000     0.4068
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/CLK (DFFX1)             0.0000     0.4068 r
  library hold time                                                         0.0201     0.4269
  data required time                                                                   0.4269
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4269
  data arrival time                                                                   -0.3225
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1044


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/stat_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_84 (bp_be_dcache_02_0_0)        0.0000     0.1000 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_84 (net)  322.7070              0.0000     0.1000 r
  core/be/be_mem/dcache/U1188/IN1 (NOR2X0)                        0.3183    0.1216 @   0.2216 r
  core/be/be_mem/dcache/U1188/QN (NOR2X0)                         0.0874    0.0620     0.2836 f
  core/be/be_mem/dcache/n_10_net_ (net)         1       2.9359              0.0000     0.2836 f
  core/be/be_mem/dcache/stat_mem/v_i (bsg_mem_1rw_sync_mask_write_bit_width_p15_els_p64_0)   0.0000   0.2836 f
  core/be/be_mem/dcache/stat_mem/v_i (net)              2.9359              0.0000     0.2836 f
  core/be/be_mem/dcache/stat_mem/icc_place9/INP (IBUFFX4)         0.0874    0.0000 &   0.2836 f
  core/be/be_mem/dcache/stat_mem/icc_place9/ZN (IBUFFX4)          0.0490    0.0938 @   0.3774 r
  core/be/be_mem/dcache/stat_mem/n11 (net)      1      36.3656              0.0000     0.3774 r
  core/be/be_mem/dcache/stat_mem/macro_mem/CSB1 (saed90_16x64_1P_bit)   0.0490   0.0029 @   0.3803 r d 
  data arrival time                                                                    0.3803

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4345     0.4345
  clock reconvergence pessimism                                             0.0000     0.4345
  core/be/be_mem/dcache/stat_mem/macro_mem/CE1 (saed90_16x64_1P_bit)        0.0000     0.4345 r
  library hold time                                                         0.0500     0.4845
  data required time                                                                   0.4845
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4845
  data arrival time                                                                   -0.3803
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.1042


  Startpoint: io_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[68] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[68] (net)                           2      25.6262              0.0000     0.1000 f
  U3213/IN6 (AO222X1)                                             0.0027    0.0004 @   0.1004 f
  U3213/Q (AO222X1)                                               0.0607    0.0782     0.1786 f
  mem_resp_li[638] (net)                        1      11.3797              0.0000     0.1786 f
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.1786 f
  uce_1__uce/mem_resp_i[68] (net)                      11.3797              0.0000     0.1786 f
  uce_1__uce/U112/IN2 (AND2X1)                                    0.0607   -0.0077 &   0.1709 f
  uce_1__uce/U112/Q (AND2X1)                                      0.0735    0.0894     0.2603 f
  uce_1__uce/data_mem_pkt_o[12] (net)           3      18.4074              0.0000     0.2603 f
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.2603 f
  data_mem_pkt_li[534] (net)                           18.4074              0.0000     0.2603 f
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.2603 f
  core/data_mem_pkt_i[535] (net)                       18.4074              0.0000     0.2603 f
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.2603 f
  core/be/data_mem_pkt_i[12] (net)                     18.4074              0.0000     0.2603 f
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.2603 f
  core/be/be_mem/data_mem_pkt_i[12] (net)              18.4074              0.0000     0.2603 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.2603 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       18.4074              0.0000     0.2603 f
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.0735   -0.0050 &   0.2553 f
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0377    0.0730     0.3282 f
  core/be/be_mem/dcache/n2307 (net)             1       2.9590              0.0000     0.3282 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0377    0.0000 &   0.3283 f
  data arrival time                                                                    0.3283

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                             0.0000     0.4067
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.4067 r
  library hold time                                                         0.0200     0.4267
  data required time                                                                   0.4267
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4267
  data arrival time                                                                   -0.3283
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0984


  Startpoint: io_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[76] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[76] (net)                           2      19.2589              0.0000     0.1000 f
  U3222/IN5 (AO222X1)                                             0.0019    0.0003 @   0.1003 f
  U3222/Q (AO222X1)                                               0.0614    0.0761     0.1764 f
  mem_resp_li[646] (net)                        1      11.9831              0.0000     0.1764 f
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.1764 f
  uce_1__uce/mem_resp_i[76] (net)                      11.9831              0.0000     0.1764 f
  uce_1__uce/U121/IN2 (AND2X1)                                    0.0614   -0.0061 &   0.1702 f
  uce_1__uce/U121/Q (AND2X1)                                      0.0793    0.0929     0.2631 f
  uce_1__uce/data_mem_pkt_o[20] (net)           3      20.4224              0.0000     0.2631 f
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.2631 f
  data_mem_pkt_li[542] (net)                           20.4224              0.0000     0.2631 f
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.2631 f
  core/data_mem_pkt_i[543] (net)                       20.4224              0.0000     0.2631 f
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.2631 f
  core/be/data_mem_pkt_i[20] (net)                     20.4224              0.0000     0.2631 f
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.2631 f
  core/be/be_mem/data_mem_pkt_i[20] (net)              20.4224              0.0000     0.2631 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.2631 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       20.4224              0.0000     0.2631 f
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.0793   -0.0088 &   0.2543 f
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0383    0.0740     0.3283 f
  core/be/be_mem/dcache/n2299 (net)             1       3.0281              0.0000     0.3283 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0383    0.0000 &   0.3284 f
  data arrival time                                                                    0.3284

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                             0.0000     0.4066
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.4066 r
  library hold time                                                         0.0199     0.4265
  data required time                                                                   0.4265
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4265
  data arrival time                                                                   -0.3284
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0981


  Startpoint: io_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[65] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[65] (net)                           2      19.7491              0.0000     0.1000 f
  U3209/IN5 (AO222X1)                                             0.0019    0.0003 @   0.1003 f
  U3209/Q (AO222X1)                                               0.0616    0.0763     0.1766 f
  mem_resp_li[635] (net)                        1      12.0665              0.0000     0.1766 f
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                                   0.0000     0.1766 f
  uce_1__uce/mem_resp_i[65] (net)                      12.0665              0.0000     0.1766 f
  uce_1__uce/U109/IN2 (AND2X1)                                    0.0616   -0.0023 &   0.1743 f
  uce_1__uce/U109/Q (AND2X1)                                      0.0811    0.0939     0.2682 f
  uce_1__uce/data_mem_pkt_o[9] (net)            3      21.0417              0.0000     0.2682 f
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                                0.0000     0.2682 f
  data_mem_pkt_li[531] (net)                           21.0417              0.0000     0.2682 f
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                           0.0000     0.2682 f
  core/data_mem_pkt_i[532] (net)                       21.0417              0.0000     0.2682 f
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                                0.0000     0.2682 f
  core/be/data_mem_pkt_i[9] (net)                      21.0417              0.0000     0.2682 f
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)                     0.0000     0.2682 f
  core/be/be_mem/data_mem_pkt_i[9] (net)               21.0417              0.0000     0.2682 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)             0.0000     0.2682 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)        21.0417              0.0000     0.2682 f
  core/be/be_mem/dcache/U2145/IN1 (MUX21X1)                       0.0811   -0.0098 &   0.2584 f
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                         0.0366    0.0732     0.3316 f
  core/be/be_mem/dcache/n2310 (net)             1       2.5507              0.0000     0.3316 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.0366   -0.0010 &   0.3306 f
  data arrival time                                                                    0.3306

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                             0.0000     0.4067
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)             0.0000     0.4067 r
  library hold time                                                         0.0202     0.4269
  data required time                                                                   0.4269
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4269
  data arrival time                                                                   -0.3306
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0964


  Startpoint: io_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[98] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[98] (net)                           2      17.0677              0.0000     0.1000 f
  U3247/IN5 (AO222X1)                                             0.0014    0.0003 @   0.1003 f
  U3247/Q (AO222X1)                                               0.0755    0.0853     0.1856 f
  mem_resp_li[668] (net)                        1      17.0906              0.0000     0.1856 f
  uce_1__uce/mem_resp_i[98] (bp_uce_02_3)                                   0.0000     0.1856 f
  uce_1__uce/mem_resp_i[98] (net)                      17.0906              0.0000     0.1856 f
  uce_1__uce/U145/IN2 (AND2X1)                                    0.0755   -0.0118 &   0.1739 f
  uce_1__uce/U145/Q (AND2X1)                                      0.0854    0.0987     0.2726 f
  uce_1__uce/data_mem_pkt_o[42] (net)           3      22.3568              0.0000     0.2726 f
  uce_1__uce/data_mem_pkt_o[42] (bp_uce_02_3)                               0.0000     0.2726 f
  data_mem_pkt_li[564] (net)                           22.3568              0.0000     0.2726 f
  core/data_mem_pkt_i[565] (bp_core_minimal_02_0)                           0.0000     0.2726 f
  core/data_mem_pkt_i[565] (net)                       22.3568              0.0000     0.2726 f
  core/be/data_mem_pkt_i[42] (bp_be_top_02_0)                               0.0000     0.2726 f
  core/be/data_mem_pkt_i[42] (net)                     22.3568              0.0000     0.2726 f
  core/be/be_mem/data_mem_pkt_i[42] (bp_be_mem_top_02_0)                    0.0000     0.2726 f
  core/be/be_mem/data_mem_pkt_i[42] (net)              22.3568              0.0000     0.2726 f
  core/be/be_mem/dcache/data_mem_pkt_i[42] (bp_be_dcache_02_0_0)            0.0000     0.2726 f
  core/be/be_mem/dcache/data_mem_pkt_i[42] (net)       22.3568              0.0000     0.2726 f
  core/be/be_mem/dcache/U2180/IN1 (MUX21X1)                       0.0854   -0.0136 &   0.2589 f
  core/be/be_mem/dcache/U2180/Q (MUX21X1)                         0.0383    0.0747     0.3336 f
  core/be/be_mem/dcache/n2277 (net)             1       2.9091              0.0000     0.3336 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D (DFFX1)    0.0383    0.0000 &   0.3337 f
  data arrival time                                                                    0.3337

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                         0.0199     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.3337
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0944


  Startpoint: io_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[120] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[120] (net)                          2      25.0610              0.0000     0.1000 f
  U3270/IN6 (AO222X1)                                             0.0022    0.0003 @   0.1003 f
  U3270/Q (AO222X1)                                               0.0679    0.0831     0.1834 f
  mem_resp_li[690] (net)                        1      13.9894              0.0000     0.1834 f
  uce_1__uce/mem_resp_i[120] (bp_uce_02_3)                                  0.0000     0.1834 f
  uce_1__uce/mem_resp_i[120] (net)                     13.9894              0.0000     0.1834 f
  uce_1__uce/U169/IN2 (AND2X1)                                    0.0679   -0.0021 &   0.1813 f
  uce_1__uce/U169/Q (AND2X1)                                      0.0734    0.0907     0.2720 f
  uce_1__uce/data_mem_pkt_o[64] (net)           3      18.3044              0.0000     0.2720 f
  uce_1__uce/data_mem_pkt_o[64] (bp_uce_02_3)                               0.0000     0.2720 f
  data_mem_pkt_li[586] (net)                           18.3044              0.0000     0.2720 f
  core/data_mem_pkt_i[587] (bp_core_minimal_02_0)                           0.0000     0.2720 f
  core/data_mem_pkt_i[587] (net)                       18.3044              0.0000     0.2720 f
  core/be/data_mem_pkt_i[64] (bp_be_top_02_0)                               0.0000     0.2720 f
  core/be/data_mem_pkt_i[64] (net)                     18.3044              0.0000     0.2720 f
  core/be/be_mem/data_mem_pkt_i[64] (bp_be_mem_top_02_0)                    0.0000     0.2720 f
  core/be/be_mem/data_mem_pkt_i[64] (net)              18.3044              0.0000     0.2720 f
  core/be/be_mem/dcache/data_mem_pkt_i[64] (bp_be_dcache_02_0_0)            0.0000     0.2720 f
  core/be/be_mem/dcache/data_mem_pkt_i[64] (net)       18.3044              0.0000     0.2720 f
  core/be/be_mem/dcache/U2203/IN1 (MUX21X1)                       0.0734   -0.0081 &   0.2638 f
  core/be/be_mem/dcache/U2203/Q (MUX21X1)                         0.0353    0.0709     0.3348 f
  core/be/be_mem/dcache/n2255 (net)             1       2.0895              0.0000     0.3348 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D (DFFX1)    0.0353    0.0000 &   0.3348 f
  data arrival time                                                                    0.3348

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                         0.0205     0.4275
  data required time                                                                   0.4275
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4275
  data arrival time                                                                   -0.3348
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0927


  Startpoint: io_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[61] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[61] (net)                           2      12.1063              0.0000     0.1000 f
  U3205/IN5 (AO222X1)                                             0.0008    0.0001 @   0.1001 f
  U3205/Q (AO222X1)                                               0.0844    0.0909     0.1909 f
  mem_resp_li[631] (net)                        1      20.3454              0.0000     0.1909 f
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.1909 f
  uce_1__uce/mem_resp_i[61] (net)                      20.3454              0.0000     0.1909 f
  uce_1__uce/U105/IN2 (AND2X1)                                    0.0844   -0.0177 &   0.1732 f
  uce_1__uce/U105/Q (AND2X1)                                      0.0776    0.0957     0.2689 f
  uce_1__uce/data_mem_pkt_o[5] (net)            3      19.5461              0.0000     0.2689 f
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.2689 f
  data_mem_pkt_li[527] (net)                           19.5461              0.0000     0.2689 f
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.2689 f
  core/data_mem_pkt_i[528] (net)                       19.5461              0.0000     0.2689 f
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.2689 f
  core/be/data_mem_pkt_i[5] (net)                      19.5461              0.0000     0.2689 f
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.2689 f
  core/be/be_mem/data_mem_pkt_i[5] (net)               19.5461              0.0000     0.2689 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.2689 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        19.5461              0.0000     0.2689 f
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.0776   -0.0090 &   0.2599 f
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0392    0.0746     0.3346 f
  core/be/be_mem/dcache/n2314 (net)             1       3.3994              0.0000     0.3346 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0392   -0.0008 &   0.3338 f
  data arrival time                                                                    0.3338

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  clock reconvergence pessimism                                             0.0000     0.4068
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.4068 r
  library hold time                                                         0.0197     0.4265
  data required time                                                                   0.4265
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4265
  data arrival time                                                                   -0.3338
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0927


  Startpoint: io_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[86] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[86] (net)                           2      12.2854              0.0000     0.1000 f
  U3233/IN5 (AO222X1)                                             0.0008    0.0003 @   0.1003 f
  U3233/Q (AO222X1)                                               0.0848    0.0911     0.1914 f
  mem_resp_li[656] (net)                        1      20.4987              0.0000     0.1914 f
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                                   0.0000     0.1914 f
  uce_1__uce/mem_resp_i[86] (net)                      20.4987              0.0000     0.1914 f
  uce_1__uce/U132/IN2 (AND2X1)                                    0.0848   -0.0161 &   0.1753 f
  uce_1__uce/U132/Q (AND2X1)                                      0.0766    0.0952     0.2705 f
  uce_1__uce/data_mem_pkt_o[30] (net)           3      19.1789              0.0000     0.2705 f
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                               0.0000     0.2705 f
  data_mem_pkt_li[552] (net)                           19.1789              0.0000     0.2705 f
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                           0.0000     0.2705 f
  core/data_mem_pkt_i[553] (net)                       19.1789              0.0000     0.2705 f
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                               0.0000     0.2705 f
  core/be/data_mem_pkt_i[30] (net)                     19.1789              0.0000     0.2705 f
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)                    0.0000     0.2705 f
  core/be/be_mem/data_mem_pkt_i[30] (net)              19.1789              0.0000     0.2705 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)            0.0000     0.2705 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)       19.1789              0.0000     0.2705 f
  core/be/be_mem/dcache/U2167/IN1 (MUX21X1)                       0.0766   -0.0060 &   0.2645 f
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                         0.0365    0.0723     0.3368 f
  core/be/be_mem/dcache/n2289 (net)             1       2.4497              0.0000     0.3368 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)    0.0365    0.0000 &   0.3368 f
  data arrival time                                                                    0.3368

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                         0.0203     0.4285
  data required time                                                                   0.4285
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4285
  data arrival time                                                                   -0.3368
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0916


  Startpoint: io_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[60] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[60] (net)                           2      20.2941              0.0000     0.1000 f
  U3204/IN6 (AO222X1)                                             0.0019    0.0003 @   0.1003 f
  U3204/Q (AO222X1)                                               0.0642    0.0805     0.1808 f
  mem_resp_li[630] (net)                        1      12.6595              0.0000     0.1808 f
  uce_1__uce/mem_resp_i[60] (bp_uce_02_3)                                   0.0000     0.1808 f
  uce_1__uce/mem_resp_i[60] (net)                      12.6595              0.0000     0.1808 f
  uce_1__uce/U104/IN2 (AND2X1)                                    0.0642   -0.0026 &   0.1781 f
  uce_1__uce/U104/Q (AND2X1)                                      0.0825    0.0953     0.2734 f
  uce_1__uce/data_mem_pkt_o[4] (net)            3      21.4982              0.0000     0.2734 f
  uce_1__uce/data_mem_pkt_o[4] (bp_uce_02_3)                                0.0000     0.2734 f
  data_mem_pkt_li[526] (net)                           21.4982              0.0000     0.2734 f
  core/data_mem_pkt_i[527] (bp_core_minimal_02_0)                           0.0000     0.2734 f
  core/data_mem_pkt_i[527] (net)                       21.4982              0.0000     0.2734 f
  core/be/data_mem_pkt_i[4] (bp_be_top_02_0)                                0.0000     0.2734 f
  core/be/data_mem_pkt_i[4] (net)                      21.4982              0.0000     0.2734 f
  core/be/be_mem/data_mem_pkt_i[4] (bp_be_mem_top_02_0)                     0.0000     0.2734 f
  core/be/be_mem/data_mem_pkt_i[4] (net)               21.4982              0.0000     0.2734 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (bp_be_dcache_02_0_0)             0.0000     0.2734 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (net)        21.4982              0.0000     0.2734 f
  core/be/be_mem/dcache/U2140/IN1 (MUX21X1)                       0.0825   -0.0099 &   0.2635 f
  core/be/be_mem/dcache/U2140/Q (MUX21X1)                         0.0366    0.0734     0.3369 f
  core/be/be_mem/dcache/n2315 (net)             1       2.5467              0.0000     0.3369 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D (DFFX1)     0.0366    0.0000 &   0.3369 f
  data arrival time                                                                    0.3369

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                             0.0000     0.4066
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/CLK (DFFX1)             0.0000     0.4066 r
  library hold time                                                         0.0202     0.4268
  data required time                                                                   0.4268
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4268
  data arrival time                                                                   -0.3369
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0899


  Startpoint: io_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[83] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[83] (net)                           2      20.0122              0.0000     0.1000 f
  U3229/IN5 (AO222X1)                                             0.0018    0.0003 @   0.1003 f
  U3229/Q (AO222X1)                                               0.0823    0.0897     0.1900 f
  mem_resp_li[653] (net)                        1      19.5777              0.0000     0.1900 f
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                                   0.0000     0.1900 f
  uce_1__uce/mem_resp_i[83] (net)                      19.5777              0.0000     0.1900 f
  uce_1__uce/U129/IN2 (AND2X1)                                    0.0823   -0.0158 &   0.1743 f
  uce_1__uce/U129/Q (AND2X1)                                      0.0687    0.0903     0.2646 f
  uce_1__uce/data_mem_pkt_o[27] (net)           3      16.4778              0.0000     0.2646 f
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                               0.0000     0.2646 f
  data_mem_pkt_li[549] (net)                           16.4778              0.0000     0.2646 f
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                           0.0000     0.2646 f
  core/data_mem_pkt_i[550] (net)                       16.4778              0.0000     0.2646 f
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                               0.0000     0.2646 f
  core/be/data_mem_pkt_i[27] (net)                     16.4778              0.0000     0.2646 f
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)                    0.0000     0.2646 f
  core/be/be_mem/data_mem_pkt_i[27] (net)              16.4778              0.0000     0.2646 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)            0.0000     0.2646 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)       16.4778              0.0000     0.2646 f
  core/be/be_mem/dcache/U2164/IN1 (MUX21X1)                       0.0687    0.0008 &   0.2654 f
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                         0.0381    0.0728     0.3381 f
  core/be/be_mem/dcache/n2292 (net)             1       3.1931              0.0000     0.3381 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)    0.0381    0.0000 &   0.3382 f
  data arrival time                                                                    0.3382

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                         0.0199     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.3382
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0899


  Startpoint: io_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[117] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[117] (net)                          2      20.4106              0.0000     0.1000 f
  U3267/IN6 (AO222X1)                                             0.0020    0.0005 @   0.1005 f
  U3267/Q (AO222X1)                                               0.0665    0.0820     0.1825 f
  mem_resp_li[687] (net)                        1      13.4737              0.0000     0.1825 f
  uce_1__uce/mem_resp_i[117] (bp_uce_02_3)                                  0.0000     0.1825 f
  uce_1__uce/mem_resp_i[117] (net)                     13.4737              0.0000     0.1825 f
  uce_1__uce/U165/IN2 (AND2X1)                                    0.0665    0.0006 &   0.1831 f
  uce_1__uce/U165/Q (AND2X1)                                      0.0638    0.0850     0.2682 f
  uce_1__uce/data_mem_pkt_o[61] (net)           3      15.0254              0.0000     0.2682 f
  uce_1__uce/data_mem_pkt_o[61] (bp_uce_02_3)                               0.0000     0.2682 f
  data_mem_pkt_li[583] (net)                           15.0254              0.0000     0.2682 f
  core/data_mem_pkt_i[584] (bp_core_minimal_02_0)                           0.0000     0.2682 f
  core/data_mem_pkt_i[584] (net)                       15.0254              0.0000     0.2682 f
  core/be/data_mem_pkt_i[61] (bp_be_top_02_0)                               0.0000     0.2682 f
  core/be/data_mem_pkt_i[61] (net)                     15.0254              0.0000     0.2682 f
  core/be/be_mem/data_mem_pkt_i[61] (bp_be_mem_top_02_0)                    0.0000     0.2682 f
  core/be/be_mem/data_mem_pkt_i[61] (net)              15.0254              0.0000     0.2682 f
  core/be/be_mem/dcache/data_mem_pkt_i[61] (bp_be_dcache_02_0_0)            0.0000     0.2682 f
  core/be/be_mem/dcache/data_mem_pkt_i[61] (net)       15.0254              0.0000     0.2682 f
  core/be/be_mem/dcache/U2200/IN1 (MUX21X1)                       0.0638    0.0005 &   0.2687 f
  core/be/be_mem/dcache/U2200/Q (MUX21X1)                         0.0358    0.0704     0.3391 f
  core/be/be_mem/dcache/n2258 (net)             1       2.4956              0.0000     0.3391 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D (DFFX1)    0.0358    0.0000 &   0.3391 f
  data arrival time                                                                    0.3391

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                         0.0204     0.4273
  data required time                                                                   0.4273
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4273
  data arrival time                                                                   -0.3391
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0883


  Startpoint: io_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[105] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[105] (net)                          2      16.2717              0.0000     0.1000 f
  U3254/IN5 (AO222X1)                                             0.0012    0.0002 @   0.1002 f
  U3254/Q (AO222X1)                                               0.0809    0.0888     0.1890 f
  mem_resp_li[675] (net)                        1      19.0870              0.0000     0.1890 f
  uce_1__uce/mem_resp_i[105] (bp_uce_02_3)                                  0.0000     0.1890 f
  uce_1__uce/mem_resp_i[105] (net)                     19.0870              0.0000     0.1890 f
  uce_1__uce/U152/IN2 (AND2X1)                                    0.0809   -0.0062 &   0.1827 f
  uce_1__uce/U152/Q (AND2X1)                                      0.0795    0.0962     0.2789 f
  uce_1__uce/data_mem_pkt_o[49] (net)           3      20.2253              0.0000     0.2789 f
  uce_1__uce/data_mem_pkt_o[49] (bp_uce_02_3)                               0.0000     0.2789 f
  data_mem_pkt_li[571] (net)                           20.2253              0.0000     0.2789 f
  core/data_mem_pkt_i[572] (bp_core_minimal_02_0)                           0.0000     0.2789 f
  core/data_mem_pkt_i[572] (net)                       20.2253              0.0000     0.2789 f
  core/be/data_mem_pkt_i[49] (bp_be_top_02_0)                               0.0000     0.2789 f
  core/be/data_mem_pkt_i[49] (net)                     20.2253              0.0000     0.2789 f
  core/be/be_mem/data_mem_pkt_i[49] (bp_be_mem_top_02_0)                    0.0000     0.2789 f
  core/be/be_mem/data_mem_pkt_i[49] (net)              20.2253              0.0000     0.2789 f
  core/be/be_mem/dcache/data_mem_pkt_i[49] (bp_be_dcache_02_0_0)            0.0000     0.2789 f
  core/be/be_mem/dcache/data_mem_pkt_i[49] (net)       20.2253              0.0000     0.2789 f
  core/be/be_mem/dcache/U2187/IN1 (MUX21X1)                       0.0795   -0.0121 &   0.2668 f
  core/be/be_mem/dcache/U2187/Q (MUX21X1)                         0.0379    0.0737     0.3406 f
  core/be/be_mem/dcache/n2270 (net)             1       2.8923              0.0000     0.3406 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D (DFFX1)    0.0379    0.0000 &   0.3406 f
  data arrival time                                                                    0.3406

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4087     0.4087
  clock reconvergence pessimism                                             0.0000     0.4087
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/CLK (DFFX1)            0.0000     0.4087 r
  library hold time                                                         0.0200     0.4287
  data required time                                                                   0.4287
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4287
  data arrival time                                                                   -0.3406
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0880


  Startpoint: io_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[58] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[58] (net)                           2      13.2886              0.0000     0.1000 f
  U3202/IN5 (AO222X1)                                             0.0009    0.0001 @   0.1001 f
  U3202/Q (AO222X1)                                               0.0800    0.0881     0.1881 f
  mem_resp_li[628] (net)                        1      18.7295              0.0000     0.1881 f
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.1881 f
  uce_1__uce/mem_resp_i[58] (net)                      18.7295              0.0000     0.1881 f
  uce_1__uce/U102/IN2 (AND2X1)                                    0.0800   -0.0096 &   0.1785 f
  uce_1__uce/U102/Q (AND2X1)                                      0.0769    0.0946     0.2731 f
  uce_1__uce/data_mem_pkt_o[2] (net)            3      19.3680              0.0000     0.2731 f
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.2731 f
  data_mem_pkt_li[524] (net)                           19.3680              0.0000     0.2731 f
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.2731 f
  core/data_mem_pkt_i[525] (net)                       19.3680              0.0000     0.2731 f
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.2731 f
  core/be/data_mem_pkt_i[2] (net)                      19.3680              0.0000     0.2731 f
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.2731 f
  core/be/be_mem/data_mem_pkt_i[2] (net)               19.3680              0.0000     0.2731 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.2731 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        19.3680              0.0000     0.2731 f
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.0769   -0.0066 &   0.2666 f
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0365    0.0725     0.3390 f
  core/be/be_mem/dcache/n2317 (net)             1       2.5208              0.0000     0.3390 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0365    0.0000 &   0.3391 f
  data arrival time                                                                    0.3391

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                             0.0000     0.4066
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.4066 r
  library hold time                                                         0.0203     0.4268
  data required time                                                                   0.4268
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4268
  data arrival time                                                                   -0.3391
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0878


  Startpoint: io_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[79] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[79] (net)                           2      10.4211              0.0000     0.1000 f
  U3225/IN5 (AO222X1)                                             0.0006    0.0001 @   0.1001 f
  U3225/Q (AO222X1)                                               0.0907    0.0948     0.1950 f
  mem_resp_li[649] (net)                        1      22.6566              0.0000     0.1950 f
  uce_1__uce/mem_resp_i[79] (bp_uce_02_3)                                   0.0000     0.1950 f
  uce_1__uce/mem_resp_i[79] (net)                      22.6566              0.0000     0.1950 f
  uce_1__uce/U124/IN2 (AND2X1)                                    0.0907   -0.0075 &   0.1875 f
  uce_1__uce/U124/Q (AND2X1)                                      0.0749    0.0952     0.2827 f
  uce_1__uce/data_mem_pkt_o[23] (net)           3      18.5200              0.0000     0.2827 f
  uce_1__uce/data_mem_pkt_o[23] (bp_uce_02_3)                               0.0000     0.2827 f
  data_mem_pkt_li[545] (net)                           18.5200              0.0000     0.2827 f
  core/data_mem_pkt_i[546] (bp_core_minimal_02_0)                           0.0000     0.2827 f
  core/data_mem_pkt_i[546] (net)                       18.5200              0.0000     0.2827 f
  core/be/data_mem_pkt_i[23] (bp_be_top_02_0)                               0.0000     0.2827 f
  core/be/data_mem_pkt_i[23] (net)                     18.5200              0.0000     0.2827 f
  core/be/be_mem/data_mem_pkt_i[23] (bp_be_mem_top_02_0)                    0.0000     0.2827 f
  core/be/be_mem/data_mem_pkt_i[23] (net)              18.5200              0.0000     0.2827 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (bp_be_dcache_02_0_0)            0.0000     0.2827 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (net)       18.5200              0.0000     0.2827 f
  core/be/be_mem/dcache/U2160/IN1 (MUX21X1)                       0.0749   -0.0138 &   0.2689 f
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                         0.0359    0.0716     0.3405 f
  core/be/be_mem/dcache/n2296 (net)             1       2.2731              0.0000     0.3405 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)    0.0359    0.0000 &   0.3405 f
  data arrival time                                                                    0.3405

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4077     0.4077
  clock reconvergence pessimism                                             0.0000     0.4077
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)            0.0000     0.4077 r
  library hold time                                                         0.0204     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.3405
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0876


  Startpoint: io_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[111] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[111] (net)                          2      18.4750              0.0000     0.1000 f
  U3261/IN5 (AO222X1)                                             0.0015    0.0004 @   0.1004 f
  U3261/Q (AO222X1)                                               0.0689    0.0811     0.1815 f
  mem_resp_li[681] (net)                        1      14.6859              0.0000     0.1815 f
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                                  0.0000     0.1815 f
  uce_1__uce/mem_resp_i[111] (net)                     14.6859              0.0000     0.1815 f
  uce_1__uce/U159/IN2 (AND2X1)                                    0.0689   -0.0030 &   0.1785 f
  uce_1__uce/U159/Q (AND2X1)                                      0.0850    0.0974     0.2760 f
  uce_1__uce/data_mem_pkt_o[55] (net)           3      22.2943              0.0000     0.2760 f
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                               0.0000     0.2760 f
  data_mem_pkt_li[577] (net)                           22.2943              0.0000     0.2760 f
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                           0.0000     0.2760 f
  core/data_mem_pkt_i[578] (net)                       22.2943              0.0000     0.2760 f
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                               0.0000     0.2760 f
  core/be/data_mem_pkt_i[55] (net)                     22.2943              0.0000     0.2760 f
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)                    0.0000     0.2760 f
  core/be/be_mem/data_mem_pkt_i[55] (net)              22.2943              0.0000     0.2760 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)            0.0000     0.2760 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)       22.2943              0.0000     0.2760 f
  core/be/be_mem/dcache/U2194/IN1 (MUX21X1)                       0.0850   -0.0068 &   0.2692 f
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                         0.0382    0.0745     0.3437 f
  core/be/be_mem/dcache/n2264 (net)             1       2.8712              0.0000     0.3437 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)    0.0382    0.0000 &   0.3438 f
  data arrival time                                                                    0.3438

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                             0.0000     0.4084
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)            0.0000     0.4084 r
  library hold time                                                         0.0199     0.4283
  data required time                                                                   0.4283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4283
  data arrival time                                                                   -0.3438
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0846


  Startpoint: io_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[85] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[85] (net)                           2      14.6458              0.0000     0.1000 f
  U3232/IN5 (AO222X1)                                             0.0010    0.0001 @   0.1001 f
  U3232/Q (AO222X1)                                               0.0892    0.0939     0.1941 f
  mem_resp_li[655] (net)                        1      22.0942              0.0000     0.1941 f
  uce_1__uce/mem_resp_i[85] (bp_uce_02_3)                                   0.0000     0.1941 f
  uce_1__uce/mem_resp_i[85] (net)                      22.0942              0.0000     0.1941 f
  uce_1__uce/U131/IN2 (AND2X1)                                    0.0892   -0.0106 &   0.1835 f
  uce_1__uce/U131/Q (AND2X1)                                      0.0635    0.0883     0.2718 f
  uce_1__uce/data_mem_pkt_o[29] (net)           3      14.5701              0.0000     0.2718 f
  uce_1__uce/data_mem_pkt_o[29] (bp_uce_02_3)                               0.0000     0.2718 f
  data_mem_pkt_li[551] (net)                           14.5701              0.0000     0.2718 f
  core/data_mem_pkt_i[552] (bp_core_minimal_02_0)                           0.0000     0.2718 f
  core/data_mem_pkt_i[552] (net)                       14.5701              0.0000     0.2718 f
  core/be/data_mem_pkt_i[29] (bp_be_top_02_0)                               0.0000     0.2718 f
  core/be/data_mem_pkt_i[29] (net)                     14.5701              0.0000     0.2718 f
  core/be/be_mem/data_mem_pkt_i[29] (bp_be_mem_top_02_0)                    0.0000     0.2718 f
  core/be/be_mem/data_mem_pkt_i[29] (net)              14.5701              0.0000     0.2718 f
  core/be/be_mem/dcache/data_mem_pkt_i[29] (bp_be_dcache_02_0_0)            0.0000     0.2718 f
  core/be/be_mem/dcache/data_mem_pkt_i[29] (net)       14.5701              0.0000     0.2718 f
  core/be/be_mem/dcache/U2166/IN1 (MUX21X1)                       0.0635   -0.0013 &   0.2705 f
  core/be/be_mem/dcache/U2166/Q (MUX21X1)                         0.0393    0.0731     0.3436 f
  core/be/be_mem/dcache/n2290 (net)             1       3.6986              0.0000     0.3436 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D (DFFX1)    0.0393    0.0000 &   0.3436 f
  data arrival time                                                                    0.3436

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4080     0.4080
  clock reconvergence pessimism                                             0.0000     0.4080
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/CLK (DFFX1)            0.0000     0.4080 r
  library hold time                                                         0.0197     0.4276
  data required time                                                                   0.4276
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4276
  data arrival time                                                                   -0.3436
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0840


  Startpoint: io_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[88] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[88] (net)                           2      14.2592              0.0000     0.1000 f
  U3236/IN5 (AO222X1)                                             0.0010    0.0001 @   0.1001 f
  U3236/Q (AO222X1)                                               0.1490    0.1252 @   0.2253 f
  mem_resp_li[658] (net)                        1      42.0637              0.0000     0.2253 f
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                                   0.0000     0.2253 f
  uce_1__uce/mem_resp_i[88] (net)                      42.0637              0.0000     0.2253 f
  uce_1__uce/U134/IN2 (AND2X1)                                    0.1490   -0.0437 @   0.1816 f
  uce_1__uce/U134/Q (AND2X1)                                      0.0779    0.1059     0.2875 f
  uce_1__uce/data_mem_pkt_o[32] (net)           3      19.4146              0.0000     0.2875 f
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                               0.0000     0.2875 f
  data_mem_pkt_li[554] (net)                           19.4146              0.0000     0.2875 f
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                           0.0000     0.2875 f
  core/data_mem_pkt_i[555] (net)                       19.4146              0.0000     0.2875 f
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                               0.0000     0.2875 f
  core/be/data_mem_pkt_i[32] (net)                     19.4146              0.0000     0.2875 f
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)                    0.0000     0.2875 f
  core/be/be_mem/data_mem_pkt_i[32] (net)              19.4146              0.0000     0.2875 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)            0.0000     0.2875 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)       19.4146              0.0000     0.2875 f
  core/be/be_mem/dcache/U2169/IN1 (MUX21X1)                       0.0779   -0.0126 &   0.2749 f
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                         0.0412    0.0765     0.3514 f
  core/be/be_mem/dcache/n2287 (net)             1       4.1818              0.0000     0.3514 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)    0.0412   -0.0039 &   0.3475 f
  data arrival time                                                                    0.3475

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4081     0.4081
  clock reconvergence pessimism                                             0.0000     0.4081
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)            0.0000     0.4081 r
  library hold time                                                         0.0193     0.4273
  data required time                                                                   0.4273
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4273
  data arrival time                                                                   -0.3475
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0798


  Startpoint: io_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[63] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[63] (net)                           2       9.6337              0.0000     0.1000 f
  U3207/IN5 (AO222X1)                                             0.0005   -0.0001 @   0.0999 f
  U3207/Q (AO222X1)                                               0.0981    0.0995     0.1993 f
  mem_resp_li[633] (net)                        1      25.3521              0.0000     0.1993 f
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.1993 f
  uce_1__uce/mem_resp_i[63] (net)                      25.3521              0.0000     0.1993 f
  uce_1__uce/U107/IN2 (AND2X1)                                    0.0981   -0.0196 &   0.1797 f
  uce_1__uce/U107/Q (AND2X1)                                      0.0726    0.0950     0.2748 f
  uce_1__uce/data_mem_pkt_o[7] (net)            3      17.6208              0.0000     0.2748 f
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.2748 f
  data_mem_pkt_li[529] (net)                           17.6208              0.0000     0.2748 f
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.2748 f
  core/data_mem_pkt_i[530] (net)                       17.6208              0.0000     0.2748 f
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.2748 f
  core/be/data_mem_pkt_i[7] (net)                      17.6208              0.0000     0.2748 f
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.2748 f
  core/be/be_mem/data_mem_pkt_i[7] (net)               17.6208              0.0000     0.2748 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.2748 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        17.6208              0.0000     0.2748 f
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.0726   -0.0007 &   0.2740 f
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0376    0.0727     0.3468 f
  core/be/be_mem/dcache/n2312 (net)             1       2.9174              0.0000     0.3468 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0376    0.0000 &   0.3468 f
  data arrival time                                                                    0.3468

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                             0.0000     0.4060
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.4060 r
  library hold time                                                         0.0200     0.4260
  data required time                                                                   0.4260
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4260
  data arrival time                                                                   -0.3468
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0792


  Startpoint: io_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[67] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[67] (net)                           2      11.3088              0.0000     0.1000 f
  U3211/IN5 (AO222X1)                                             0.0007    0.0002 @   0.1002 f
  U3211/Q (AO222X1)                                               0.1257    0.1129 @   0.2132 f
  mem_resp_li[637] (net)                        1      34.1515              0.0000     0.2132 f
  uce_1__uce/mem_resp_i[67] (bp_uce_02_3)                                   0.0000     0.2132 f
  uce_1__uce/mem_resp_i[67] (net)                      34.1515              0.0000     0.2132 f
  uce_1__uce/U111/IN2 (AND2X1)                                    0.1257   -0.0362 @   0.1769 f
  uce_1__uce/U111/Q (AND2X1)                                      0.0757    0.1013     0.2783 f
  uce_1__uce/data_mem_pkt_o[11] (net)           3      18.4197              0.0000     0.2783 f
  uce_1__uce/data_mem_pkt_o[11] (bp_uce_02_3)                               0.0000     0.2783 f
  data_mem_pkt_li[533] (net)                           18.4197              0.0000     0.2783 f
  core/data_mem_pkt_i[534] (bp_core_minimal_02_0)                           0.0000     0.2783 f
  core/data_mem_pkt_i[534] (net)                       18.4197              0.0000     0.2783 f
  core/be/data_mem_pkt_i[11] (bp_be_top_02_0)                               0.0000     0.2783 f
  core/be/data_mem_pkt_i[11] (net)                     18.4197              0.0000     0.2783 f
  core/be/be_mem/data_mem_pkt_i[11] (bp_be_mem_top_02_0)                    0.0000     0.2783 f
  core/be/be_mem/data_mem_pkt_i[11] (net)              18.4197              0.0000     0.2783 f
  core/be/be_mem/dcache/data_mem_pkt_i[11] (bp_be_dcache_02_0_0)            0.0000     0.2783 f
  core/be/be_mem/dcache/data_mem_pkt_i[11] (net)       18.4197              0.0000     0.2783 f
  core/be/be_mem/dcache/U2147/IN1 (MUX21X1)                       0.0757   -0.0019 &   0.2764 f
  core/be/be_mem/dcache/U2147/Q (MUX21X1)                         0.0365    0.0724     0.3488 f
  core/be/be_mem/dcache/n2308 (net)             1       2.5660              0.0000     0.3488 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D (DFFX1)     0.0365    0.0000 &   0.3488 f
  data arrival time                                                                    0.3488

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4077     0.4077
  clock reconvergence pessimism                                             0.0000     0.4077
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/CLK (DFFX1)             0.0000     0.4077 r
  library hold time                                                         0.0203     0.4279
  data required time                                                                   0.4279
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4279
  data arrival time                                                                   -0.3488
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0791


  Startpoint: io_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[96] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[96] (net)                           2      10.1789              0.0000     0.1000 f
  U3245/IN5 (AO222X1)                                             0.0005   -0.0001 @   0.0999 f
  U3245/Q (AO222X1)                                               0.1063    0.1043     0.2042 f
  mem_resp_li[666] (net)                        1      28.3555              0.0000     0.2042 f
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.2042 f
  uce_1__uce/mem_resp_i[96] (net)                      28.3555              0.0000     0.2042 f
  uce_1__uce/U143/IN2 (AND2X1)                                    0.1063   -0.0190 &   0.1852 f
  uce_1__uce/U143/Q (AND2X1)                                      0.0863    0.1042     0.2894 f
  uce_1__uce/data_mem_pkt_o[40] (net)           3      22.2753              0.0000     0.2894 f
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.2894 f
  data_mem_pkt_li[562] (net)                           22.2753              0.0000     0.2894 f
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.2894 f
  core/data_mem_pkt_i[563] (net)                       22.2753              0.0000     0.2894 f
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.2894 f
  core/be/data_mem_pkt_i[40] (net)                     22.2753              0.0000     0.2894 f
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.2894 f
  core/be/be_mem/data_mem_pkt_i[40] (net)              22.2753              0.0000     0.2894 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.2894 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       22.2753              0.0000     0.2894 f
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.0863   -0.0141 &   0.2753 f
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0375    0.0741     0.3494 f
  core/be/be_mem/dcache/n2279 (net)             1       2.6075              0.0000     0.3494 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0375    0.0000 &   0.3495 f
  data arrival time                                                                    0.3495

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4085     0.4085
  clock reconvergence pessimism                                             0.0000     0.4085
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.4085 r
  library hold time                                                         0.0200     0.4285
  data required time                                                                   0.4285
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4285
  data arrival time                                                                   -0.3495
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0791


  Startpoint: io_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[74] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[74] (net)                           2      13.5599              0.0000     0.1000 f
  U3220/IN6 (AO222X1)                                             0.0011    0.0004 @   0.1004 f
  U3220/Q (AO222X1)                                               0.1427    0.1245 @   0.2249 f
  mem_resp_li[644] (net)                        1      39.6536              0.0000     0.2249 f
  uce_1__uce/mem_resp_i[74] (bp_uce_02_3)                                   0.0000     0.2249 f
  uce_1__uce/mem_resp_i[74] (net)                      39.6536              0.0000     0.2249 f
  uce_1__uce/U119/IN2 (AND2X1)                                    0.1427   -0.0390 @   0.1859 f
  uce_1__uce/U119/Q (AND2X1)                                      0.0680    0.0994     0.2853 f
  uce_1__uce/data_mem_pkt_o[18] (net)           3      15.9617              0.0000     0.2853 f
  uce_1__uce/data_mem_pkt_o[18] (bp_uce_02_3)                               0.0000     0.2853 f
  data_mem_pkt_li[540] (net)                           15.9617              0.0000     0.2853 f
  core/data_mem_pkt_i[541] (bp_core_minimal_02_0)                           0.0000     0.2853 f
  core/data_mem_pkt_i[541] (net)                       15.9617              0.0000     0.2853 f
  core/be/data_mem_pkt_i[18] (bp_be_top_02_0)                               0.0000     0.2853 f
  core/be/data_mem_pkt_i[18] (net)                     15.9617              0.0000     0.2853 f
  core/be/be_mem/data_mem_pkt_i[18] (bp_be_mem_top_02_0)                    0.0000     0.2853 f
  core/be/be_mem/data_mem_pkt_i[18] (net)              15.9617              0.0000     0.2853 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (bp_be_dcache_02_0_0)            0.0000     0.2853 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (net)       15.9617              0.0000     0.2853 f
  core/be/be_mem/dcache/U2155/IN1 (MUX21X1)                       0.0680   -0.0075 &   0.2778 f
  core/be/be_mem/dcache/U2155/Q (MUX21X1)                         0.0360    0.0710     0.3488 f
  core/be/be_mem/dcache/n2301 (net)             1       2.4718              0.0000     0.3488 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D (DFFX1)    0.0360    0.0000 &   0.3488 f
  data arrival time                                                                    0.3488

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4070     0.4070
  clock reconvergence pessimism                                             0.0000     0.4070
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/CLK (DFFX1)            0.0000     0.4070 r
  library hold time                                                         0.0204     0.4274
  data required time                                                                   0.4274
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4274
  data arrival time                                                                   -0.3488
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0786


  Startpoint: io_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[75] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[75] (net)                           2       8.3383              0.0000     0.1000 f
  U3221/IN5 (AO222X1)                                             0.0004   -0.0001 @   0.0999 f
  U3221/Q (AO222X1)                                               0.1206    0.1102 @   0.2101 f
  mem_resp_li[645] (net)                        1      32.4266              0.0000     0.2101 f
  uce_1__uce/mem_resp_i[75] (bp_uce_02_3)                                   0.0000     0.2101 f
  uce_1__uce/mem_resp_i[75] (net)                      32.4266              0.0000     0.2101 f
  uce_1__uce/U120/IN2 (AND2X1)                                    0.1206   -0.0224 @   0.1877 f
  uce_1__uce/U120/Q (AND2X1)                                      0.0743    0.1000     0.2877 f
  uce_1__uce/data_mem_pkt_o[19] (net)           3      18.1569              0.0000     0.2877 f
  uce_1__uce/data_mem_pkt_o[19] (bp_uce_02_3)                               0.0000     0.2877 f
  data_mem_pkt_li[541] (net)                           18.1569              0.0000     0.2877 f
  core/data_mem_pkt_i[542] (bp_core_minimal_02_0)                           0.0000     0.2877 f
  core/data_mem_pkt_i[542] (net)                       18.1569              0.0000     0.2877 f
  core/be/data_mem_pkt_i[19] (bp_be_top_02_0)                               0.0000     0.2877 f
  core/be/data_mem_pkt_i[19] (net)                     18.1569              0.0000     0.2877 f
  core/be/be_mem/data_mem_pkt_i[19] (bp_be_mem_top_02_0)                    0.0000     0.2877 f
  core/be/be_mem/data_mem_pkt_i[19] (net)              18.1569              0.0000     0.2877 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (bp_be_dcache_02_0_0)            0.0000     0.2877 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (net)       18.1569              0.0000     0.2877 f
  core/be/be_mem/dcache/U2156/IN1 (MUX21X1)                       0.0743   -0.0112 &   0.2765 f
  core/be/be_mem/dcache/U2156/Q (MUX21X1)                         0.0374    0.0728     0.3493 f
  core/be/be_mem/dcache/n2300 (net)             1       2.8374              0.0000     0.3493 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D (DFFX1)    0.0374    0.0000 &   0.3494 f
  data arrival time                                                                    0.3494

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4078     0.4078
  clock reconvergence pessimism                                             0.0000     0.4078
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/CLK (DFFX1)            0.0000     0.4078 r
  library hold time                                                         0.0201     0.4279
  data required time                                                                   0.4279
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4279
  data arrival time                                                                   -0.3494
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0785


  Startpoint: io_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[97] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[97] (net)                           2       9.8909              0.0000     0.1000 f
  U3246/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3246/Q (AO222X1)                                               0.0988    0.1000     0.1999 f
  mem_resp_li[667] (net)                        1      25.6245              0.0000     0.1999 f
  uce_1__uce/mem_resp_i[97] (bp_uce_02_3)                                   0.0000     0.1999 f
  uce_1__uce/mem_resp_i[97] (net)                      25.6245              0.0000     0.1999 f
  uce_1__uce/U144/IN2 (AND2X1)                                    0.0988   -0.0186 &   0.1813 f
  uce_1__uce/U144/Q (AND2X1)                                      0.0867    0.1032     0.2845 f
  uce_1__uce/data_mem_pkt_o[41] (net)           3      22.4988              0.0000     0.2845 f
  uce_1__uce/data_mem_pkt_o[41] (bp_uce_02_3)                               0.0000     0.2845 f
  data_mem_pkt_li[563] (net)                           22.4988              0.0000     0.2845 f
  core/data_mem_pkt_i[564] (bp_core_minimal_02_0)                           0.0000     0.2845 f
  core/data_mem_pkt_i[564] (net)                       22.4988              0.0000     0.2845 f
  core/be/data_mem_pkt_i[41] (bp_be_top_02_0)                               0.0000     0.2845 f
  core/be/data_mem_pkt_i[41] (net)                     22.4988              0.0000     0.2845 f
  core/be/be_mem/data_mem_pkt_i[41] (bp_be_mem_top_02_0)                    0.0000     0.2845 f
  core/be/be_mem/data_mem_pkt_i[41] (net)              22.4988              0.0000     0.2845 f
  core/be/be_mem/dcache/data_mem_pkt_i[41] (bp_be_dcache_02_0_0)            0.0000     0.2845 f
  core/be/be_mem/dcache/data_mem_pkt_i[41] (net)       22.4988              0.0000     0.2845 f
  core/be/be_mem/dcache/U2179/IN1 (MUX21X1)                       0.0867   -0.0100 &   0.2745 f
  core/be/be_mem/dcache/U2179/Q (MUX21X1)                         0.0390    0.0754     0.3498 f
  core/be/be_mem/dcache/n2278 (net)             1       3.1062              0.0000     0.3498 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D (DFFX1)    0.0390    0.0000 &   0.3499 f
  data arrival time                                                                    0.3499

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                         0.0197     0.4279
  data required time                                                                   0.4279
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4279
  data arrival time                                                                   -0.3499
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0780


  Startpoint: mem_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[62] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[62] (net)                          2      19.6910              0.0000     0.1000 f
  U3206/IN4 (AO222X1)                                             0.0019    0.0003 @   0.1003 f
  U3206/Q (AO222X1)                                               0.0557    0.1017     0.2019 f
  mem_resp_li[632] (net)                        1       9.5831              0.0000     0.2019 f
  uce_1__uce/mem_resp_i[62] (bp_uce_02_3)                                   0.0000     0.2019 f
  uce_1__uce/mem_resp_i[62] (net)                       9.5831              0.0000     0.2019 f
  uce_1__uce/U106/IN2 (AND2X1)                                    0.0557   -0.0045 &   0.1975 f
  uce_1__uce/U106/Q (AND2X1)                                      0.0768    0.0901     0.2876 f
  uce_1__uce/data_mem_pkt_o[6] (net)            3      19.5812              0.0000     0.2876 f
  uce_1__uce/data_mem_pkt_o[6] (bp_uce_02_3)                                0.0000     0.2876 f
  data_mem_pkt_li[528] (net)                           19.5812              0.0000     0.2876 f
  core/data_mem_pkt_i[529] (bp_core_minimal_02_0)                           0.0000     0.2876 f
  core/data_mem_pkt_i[529] (net)                       19.5812              0.0000     0.2876 f
  core/be/data_mem_pkt_i[6] (bp_be_top_02_0)                                0.0000     0.2876 f
  core/be/data_mem_pkt_i[6] (net)                      19.5812              0.0000     0.2876 f
  core/be/be_mem/data_mem_pkt_i[6] (bp_be_mem_top_02_0)                     0.0000     0.2876 f
  core/be/be_mem/data_mem_pkt_i[6] (net)               19.5812              0.0000     0.2876 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (bp_be_dcache_02_0_0)             0.0000     0.2876 f
  core/be/be_mem/dcache/data_mem_pkt_i[6] (net)        19.5812              0.0000     0.2876 f
  core/be/be_mem/dcache/U2142/IN1 (MUX21X1)                       0.0768   -0.0111 &   0.2765 f
  core/be/be_mem/dcache/U2142/Q (MUX21X1)                         0.0373    0.0730     0.3495 f
  core/be/be_mem/dcache/n2313 (net)             1       2.7557              0.0000     0.3495 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D (DFFX1)     0.0373    0.0000 &   0.3495 f
  data arrival time                                                                    0.3495

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  clock reconvergence pessimism                                             0.0000     0.4068
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/CLK (DFFX1)             0.0000     0.4068 r
  library hold time                                                         0.0201     0.4269
  data required time                                                                   0.4269
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4269
  data arrival time                                                                   -0.3495
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0774


  Startpoint: io_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[92] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[92] (net)                           2      13.6543              0.0000     0.1000 f
  U3240/IN6 (AO222X1)                                             0.0008    0.0000 @   0.1000 f
  U3240/Q (AO222X1)                                               0.1607    0.1339 @   0.2340 f
  mem_resp_li[662] (net)                        1      45.7924              0.0000     0.2340 f
  uce_1__uce/mem_resp_i[92] (bp_uce_02_3)                                   0.0000     0.2340 f
  uce_1__uce/mem_resp_i[92] (net)                      45.7924              0.0000     0.2340 f
  uce_1__uce/U138/IN2 (AND2X1)                                    0.1607   -0.0525 @   0.1815 f
  uce_1__uce/U138/Q (AND2X1)                                      0.0716    0.1032     0.2847 f
  uce_1__uce/data_mem_pkt_o[36] (net)           3      16.9662              0.0000     0.2847 f
  uce_1__uce/data_mem_pkt_o[36] (bp_uce_02_3)                               0.0000     0.2847 f
  data_mem_pkt_li[558] (net)                           16.9662              0.0000     0.2847 f
  core/data_mem_pkt_i[559] (bp_core_minimal_02_0)                           0.0000     0.2847 f
  core/data_mem_pkt_i[559] (net)                       16.9662              0.0000     0.2847 f
  core/be/data_mem_pkt_i[36] (bp_be_top_02_0)                               0.0000     0.2847 f
  core/be/data_mem_pkt_i[36] (net)                     16.9662              0.0000     0.2847 f
  core/be/be_mem/data_mem_pkt_i[36] (bp_be_mem_top_02_0)                    0.0000     0.2847 f
  core/be/be_mem/data_mem_pkt_i[36] (net)              16.9662              0.0000     0.2847 f
  core/be/be_mem/dcache/data_mem_pkt_i[36] (bp_be_dcache_02_0_0)            0.0000     0.2847 f
  core/be/be_mem/dcache/data_mem_pkt_i[36] (net)       16.9662              0.0000     0.2847 f
  core/be/be_mem/dcache/U2174/IN1 (MUX21X1)                       0.0716   -0.0049 &   0.2798 f
  core/be/be_mem/dcache/U2174/Q (MUX21X1)                         0.0376    0.0727     0.3525 f
  core/be/be_mem/dcache/n2283 (net)             1       2.9616              0.0000     0.3525 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/D (DFFX1)    0.0376    0.0000 &   0.3526 f
  data arrival time                                                                    0.3526

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                         0.0200     0.4282
  data required time                                                                   0.4282
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4282
  data arrival time                                                                   -0.3526
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0757


  Startpoint: mem_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[116] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[116] (net)                         2      23.4899              0.0000     0.1000 f
  U3266/IN4 (AO222X1)                                             0.0024    0.0003 @   0.1003 f
  U3266/Q (AO222X1)                                               0.0684    0.1117     0.2120 f
  mem_resp_li[686] (net)                        1      14.5158              0.0000     0.2120 f
  uce_1__uce/mem_resp_i[116] (bp_uce_02_3)                                  0.0000     0.2120 f
  uce_1__uce/mem_resp_i[116] (net)                     14.5158              0.0000     0.2120 f
  uce_1__uce/U164/IN2 (AND2X1)                                    0.0684   -0.0127 &   0.1993 f
  uce_1__uce/U164/Q (AND2X1)                                      0.0827    0.0960     0.2953 f
  uce_1__uce/data_mem_pkt_o[60] (net)           3      21.4930              0.0000     0.2953 f
  uce_1__uce/data_mem_pkt_o[60] (bp_uce_02_3)                               0.0000     0.2953 f
  data_mem_pkt_li[582] (net)                           21.4930              0.0000     0.2953 f
  core/data_mem_pkt_i[583] (bp_core_minimal_02_0)                           0.0000     0.2953 f
  core/data_mem_pkt_i[583] (net)                       21.4930              0.0000     0.2953 f
  core/be/data_mem_pkt_i[60] (bp_be_top_02_0)                               0.0000     0.2953 f
  core/be/data_mem_pkt_i[60] (net)                     21.4930              0.0000     0.2953 f
  core/be/be_mem/data_mem_pkt_i[60] (bp_be_mem_top_02_0)                    0.0000     0.2953 f
  core/be/be_mem/data_mem_pkt_i[60] (net)              21.4930              0.0000     0.2953 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (bp_be_dcache_02_0_0)            0.0000     0.2953 f
  core/be/be_mem/dcache/data_mem_pkt_i[60] (net)       21.4930              0.0000     0.2953 f
  core/be/be_mem/dcache/U2199/IN1 (MUX21X1)                       0.0827   -0.0146 &   0.2807 f
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                         0.0358    0.0723     0.3530 f
  core/be/be_mem/dcache/n2259 (net)             1       2.0741              0.0000     0.3530 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)    0.0358    0.0000 &   0.3530 f
  data arrival time                                                                    0.3530

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                         0.0204     0.4286
  data required time                                                                   0.4286
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4286
  data arrival time                                                                   -0.3530
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0756


  Startpoint: io_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[82] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[82] (net)                           2       9.1453              0.0000     0.1000 f
  U3228/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3228/Q (AO222X1)                                               0.1593    0.1302 @   0.2302 f
  mem_resp_li[652] (net)                        1      45.4258              0.0000     0.2302 f
  uce_1__uce/mem_resp_i[82] (bp_uce_02_3)                                   0.0000     0.2302 f
  uce_1__uce/mem_resp_i[82] (net)                      45.4258              0.0000     0.2302 f
  uce_1__uce/U128/IN2 (AND2X1)                                    0.1593   -0.0517 @   0.1785 f
  uce_1__uce/U128/Q (AND2X1)                                      0.0752    0.1052     0.2837 f
  uce_1__uce/data_mem_pkt_o[26] (net)           3      18.2339              0.0000     0.2837 f
  uce_1__uce/data_mem_pkt_o[26] (bp_uce_02_3)                               0.0000     0.2837 f
  data_mem_pkt_li[548] (net)                           18.2339              0.0000     0.2837 f
  core/data_mem_pkt_i[549] (bp_core_minimal_02_0)                           0.0000     0.2837 f
  core/data_mem_pkt_i[549] (net)                       18.2339              0.0000     0.2837 f
  core/be/data_mem_pkt_i[26] (bp_be_top_02_0)                               0.0000     0.2837 f
  core/be/data_mem_pkt_i[26] (net)                     18.2339              0.0000     0.2837 f
  core/be/be_mem/data_mem_pkt_i[26] (bp_be_mem_top_02_0)                    0.0000     0.2837 f
  core/be/be_mem/data_mem_pkt_i[26] (net)              18.2339              0.0000     0.2837 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (bp_be_dcache_02_0_0)            0.0000     0.2837 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (net)       18.2339              0.0000     0.2837 f
  core/be/be_mem/dcache/U2163/IN1 (MUX21X1)                       0.0752   -0.0032 &   0.2805 f
  core/be/be_mem/dcache/U2163/Q (MUX21X1)                         0.0367    0.0723     0.3528 f
  core/be/be_mem/dcache/n2293 (net)             1       2.5424              0.0000     0.3528 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D (DFFX1)    0.0367    0.0000 &   0.3528 f
  data arrival time                                                                    0.3528

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4081     0.4081
  clock reconvergence pessimism                                             0.0000     0.4081
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/CLK (DFFX1)            0.0000     0.4081 r
  library hold time                                                         0.0202     0.4283
  data required time                                                                   0.4283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4283
  data arrival time                                                                   -0.3528
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0756


  Startpoint: io_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[80] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[80] (net)                           2       9.4826              0.0000     0.1000 f
  U3226/IN5 (AO222X1)                                             0.0005    0.0002 @   0.1002 f
  U3226/Q (AO222X1)                                               0.1012    0.1014     0.2016 f
  mem_resp_li[650] (net)                        1      26.5089              0.0000     0.2016 f
  uce_1__uce/mem_resp_i[80] (bp_uce_02_3)                                   0.0000     0.2016 f
  uce_1__uce/mem_resp_i[80] (net)                      26.5089              0.0000     0.2016 f
  uce_1__uce/U125/IN2 (AND2X1)                                    0.1012   -0.0225 &   0.1791 f
  uce_1__uce/U125/Q (AND2X1)                                      0.0850    0.1026     0.2817 f
  uce_1__uce/data_mem_pkt_o[24] (net)           3      21.9007              0.0000     0.2817 f
  uce_1__uce/data_mem_pkt_o[24] (bp_uce_02_3)                               0.0000     0.2817 f
  data_mem_pkt_li[546] (net)                           21.9007              0.0000     0.2817 f
  core/data_mem_pkt_i[547] (bp_core_minimal_02_0)                           0.0000     0.2817 f
  core/data_mem_pkt_i[547] (net)                       21.9007              0.0000     0.2817 f
  core/be/data_mem_pkt_i[24] (bp_be_top_02_0)                               0.0000     0.2817 f
  core/be/data_mem_pkt_i[24] (net)                     21.9007              0.0000     0.2817 f
  core/be/be_mem/data_mem_pkt_i[24] (bp_be_mem_top_02_0)                    0.0000     0.2817 f
  core/be/be_mem/data_mem_pkt_i[24] (net)              21.9007              0.0000     0.2817 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (bp_be_dcache_02_0_0)            0.0000     0.2817 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (net)       21.9007              0.0000     0.2817 f
  core/be/be_mem/dcache/U2161/IN1 (MUX21X1)                       0.0850   -0.0039 &   0.2779 f
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                         0.0375    0.0742     0.3521 f
  core/be/be_mem/dcache/n2295 (net)             1       2.7374              0.0000     0.3521 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)    0.0375    0.0000 &   0.3521 f
  data arrival time                                                                    0.3521

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4073     0.4073
  clock reconvergence pessimism                                             0.0000     0.4073
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)            0.0000     0.4073 r
  library hold time                                                         0.0201     0.4274
  data required time                                                                   0.4274
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4274
  data arrival time                                                                   -0.3521
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0753


  Startpoint: io_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[121] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[121] (net)                          2       9.6593              0.0000     0.1000 f
  U3271/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3271/Q (AO222X1)                                               0.0992    0.1002     0.2002 f
  mem_resp_li[691] (net)                        1      25.7456              0.0000     0.2002 f
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.2002 f
  uce_1__uce/mem_resp_i[121] (net)                     25.7456              0.0000     0.2002 f
  uce_1__uce/U170/IN2 (AND2X1)                                    0.0992   -0.0069 &   0.1933 f
  uce_1__uce/U170/Q (AND2X1)                                      0.0751    0.0966     0.2899 f
  uce_1__uce/data_mem_pkt_o[65] (net)           3      18.4703              0.0000     0.2899 f
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.2899 f
  data_mem_pkt_li[587] (net)                           18.4703              0.0000     0.2899 f
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.2899 f
  core/data_mem_pkt_i[588] (net)                       18.4703              0.0000     0.2899 f
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.2899 f
  core/be/data_mem_pkt_i[65] (net)                     18.4703              0.0000     0.2899 f
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.2899 f
  core/be/be_mem/data_mem_pkt_i[65] (net)              18.4703              0.0000     0.2899 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.2899 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       18.4703              0.0000     0.2899 f
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.0751   -0.0107 &   0.2792 f
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0373    0.0728     0.3520 f
  core/be/be_mem/dcache/n2254 (net)             1       2.7631              0.0000     0.3520 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0373    0.0000 &   0.3520 f
  data arrival time                                                                    0.3520

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                         0.0201     0.4270
  data required time                                                                   0.4270
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4270
  data arrival time                                                                   -0.3520
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0750


  Startpoint: mem_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[113] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[113] (net)                         2      19.4839              0.0000     0.1000 f
  U3263/IN4 (AO222X1)                                             0.0018    0.0004 @   0.1004 f
  U3263/Q (AO222X1)                                               0.0761    0.1168     0.2172 f
  mem_resp_li[683] (net)                        1      17.3328              0.0000     0.2172 f
  uce_1__uce/mem_resp_i[113] (bp_uce_02_3)                                  0.0000     0.2172 f
  uce_1__uce/mem_resp_i[113] (net)                     17.3328              0.0000     0.2172 f
  uce_1__uce/U161/IN2 (AND2X1)                                    0.0761   -0.0183 &   0.1988 f
  uce_1__uce/U161/Q (AND2X1)                                      0.0703    0.0903     0.2891 f
  uce_1__uce/data_mem_pkt_o[57] (net)           3      17.1360              0.0000     0.2891 f
  uce_1__uce/data_mem_pkt_o[57] (bp_uce_02_3)                               0.0000     0.2891 f
  data_mem_pkt_li[579] (net)                           17.1360              0.0000     0.2891 f
  core/data_mem_pkt_i[580] (bp_core_minimal_02_0)                           0.0000     0.2891 f
  core/data_mem_pkt_i[580] (net)                       17.1360              0.0000     0.2891 f
  core/be/data_mem_pkt_i[57] (bp_be_top_02_0)                               0.0000     0.2891 f
  core/be/data_mem_pkt_i[57] (net)                     17.1360              0.0000     0.2891 f
  core/be/be_mem/data_mem_pkt_i[57] (bp_be_mem_top_02_0)                    0.0000     0.2891 f
  core/be/be_mem/data_mem_pkt_i[57] (net)              17.1360              0.0000     0.2891 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (bp_be_dcache_02_0_0)            0.0000     0.2891 f
  core/be/be_mem/dcache/data_mem_pkt_i[57] (net)       17.1360              0.0000     0.2891 f
  core/be/be_mem/dcache/U2196/IN1 (MUX21X1)                       0.0703   -0.0083 &   0.2808 f
  core/be/be_mem/dcache/U2196/Q (MUX21X1)                         0.0379    0.0728     0.3536 f
  core/be/be_mem/dcache/n2262 (net)             1       3.0891              0.0000     0.3536 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D (DFFX1)    0.0379    0.0000 &   0.3537 f
  data arrival time                                                                    0.3537

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4081     0.4081
  clock reconvergence pessimism                                             0.0000     0.4081
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/CLK (DFFX1)            0.0000     0.4081 r
  library hold time                                                         0.0200     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.3537
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0744


  Startpoint: io_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[90] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[90] (net)                           2      14.0483              0.0000     0.1000 f
  U3238/IN5 (AO222X1)                                             0.0011    0.0003 @   0.1003 f
  U3238/Q (AO222X1)                                               0.1354    0.1179 @   0.2182 f
  mem_resp_li[660] (net)                        1      37.3574              0.0000     0.2182 f
  uce_1__uce/mem_resp_i[90] (bp_uce_02_3)                                   0.0000     0.2182 f
  uce_1__uce/mem_resp_i[90] (net)                      37.3574              0.0000     0.2182 f
  uce_1__uce/U136/IN2 (AND2X1)                                    0.1354   -0.0305 @   0.1877 f
  uce_1__uce/U136/Q (AND2X1)                                      0.0613    0.0940     0.2817 f
  uce_1__uce/data_mem_pkt_o[34] (net)           3      13.2872              0.0000     0.2817 f
  uce_1__uce/data_mem_pkt_o[34] (bp_uce_02_3)                               0.0000     0.2817 f
  data_mem_pkt_li[556] (net)                           13.2872              0.0000     0.2817 f
  core/data_mem_pkt_i[557] (bp_core_minimal_02_0)                           0.0000     0.2817 f
  core/data_mem_pkt_i[557] (net)                       13.2872              0.0000     0.2817 f
  core/be/data_mem_pkt_i[34] (bp_be_top_02_0)                               0.0000     0.2817 f
  core/be/data_mem_pkt_i[34] (net)                     13.2872              0.0000     0.2817 f
  core/be/be_mem/data_mem_pkt_i[34] (bp_be_mem_top_02_0)                    0.0000     0.2817 f
  core/be/be_mem/data_mem_pkt_i[34] (net)              13.2872              0.0000     0.2817 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (bp_be_dcache_02_0_0)            0.0000     0.2817 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (net)       13.2872              0.0000     0.2817 f
  core/be/be_mem/dcache/U2171/IN1 (MUX21X1)                       0.0613    0.0004 &   0.2822 f
  core/be/be_mem/dcache/U2171/Q (MUX21X1)                         0.0377    0.0714     0.3536 f
  core/be/be_mem/dcache/n2285 (net)             1       3.1837              0.0000     0.3536 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D (DFFX1)    0.0377    0.0000 &   0.3536 f
  data arrival time                                                                    0.3536

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                         0.0200     0.4269
  data required time                                                                   0.4269
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4269
  data arrival time                                                                   -0.3536
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0733


  Startpoint: io_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[94] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[94] (net)                           2       9.9849              0.0000     0.1000 f
  U3242/IN5 (AO222X1)                                             0.0005    0.0002 @   0.1002 f
  U3242/Q (AO222X1)                                               0.1090    0.1059     0.2060 f
  mem_resp_li[664] (net)                        1      29.3442              0.0000     0.2060 f
  uce_1__uce/mem_resp_i[94] (bp_uce_02_3)                                   0.0000     0.2060 f
  uce_1__uce/mem_resp_i[94] (net)                      29.3442              0.0000     0.2060 f
  uce_1__uce/U141/IN2 (AND2X1)                                    0.1090   -0.0149 &   0.1911 f
  uce_1__uce/U141/Q (AND2X1)                                      0.0800    0.1011     0.2922 f
  uce_1__uce/data_mem_pkt_o[38] (net)           3      20.1371              0.0000     0.2922 f
  uce_1__uce/data_mem_pkt_o[38] (bp_uce_02_3)                               0.0000     0.2922 f
  data_mem_pkt_li[560] (net)                           20.1371              0.0000     0.2922 f
  core/data_mem_pkt_i[561] (bp_core_minimal_02_0)                           0.0000     0.2922 f
  core/data_mem_pkt_i[561] (net)                       20.1371              0.0000     0.2922 f
  core/be/data_mem_pkt_i[38] (bp_be_top_02_0)                               0.0000     0.2922 f
  core/be/data_mem_pkt_i[38] (net)                     20.1371              0.0000     0.2922 f
  core/be/be_mem/data_mem_pkt_i[38] (bp_be_mem_top_02_0)                    0.0000     0.2922 f
  core/be/be_mem/data_mem_pkt_i[38] (net)              20.1371              0.0000     0.2922 f
  core/be/be_mem/dcache/data_mem_pkt_i[38] (bp_be_dcache_02_0_0)            0.0000     0.2922 f
  core/be/be_mem/dcache/data_mem_pkt_i[38] (net)       20.1371              0.0000     0.2922 f
  core/be/be_mem/dcache/U2176/IN1 (MUX21X1)                       0.0800   -0.0103 &   0.2820 f
  core/be/be_mem/dcache/U2176/Q (MUX21X1)                         0.0374    0.0736     0.3555 f
  core/be/be_mem/dcache/n2281 (net)             1       2.7766              0.0000     0.3555 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D (DFFX1)    0.0374    0.0000 &   0.3555 f
  data arrival time                                                                    0.3555

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4085     0.4085
  clock reconvergence pessimism                                             0.0000     0.4085
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/CLK (DFFX1)            0.0000     0.4085 r
  library hold time                                                         0.0201     0.4286
  data required time                                                                   0.4286
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4286
  data arrival time                                                                   -0.3555
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0730


  Startpoint: io_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[69] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[69] (net)                           2      10.4602              0.0000     0.1000 f
  U3214/IN5 (AO222X1)                                             0.0006    0.0001 @   0.1001 f
  U3214/Q (AO222X1)                                               0.1003    0.1009     0.2010 f
  mem_resp_li[639] (net)                        1      26.1692              0.0000     0.2010 f
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                                   0.0000     0.2010 f
  uce_1__uce/mem_resp_i[69] (net)                      26.1692              0.0000     0.2010 f
  uce_1__uce/U113/IN2 (AND2X1)                                    0.1003   -0.0099 &   0.1911 f
  uce_1__uce/U113/Q (AND2X1)                                      0.0783    0.0986     0.2898 f
  uce_1__uce/data_mem_pkt_o[13] (net)           3      19.5698              0.0000     0.2898 f
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                               0.0000     0.2898 f
  data_mem_pkt_li[535] (net)                           19.5698              0.0000     0.2898 f
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                           0.0000     0.2898 f
  core/data_mem_pkt_i[536] (net)                       19.5698              0.0000     0.2898 f
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                               0.0000     0.2898 f
  core/be/data_mem_pkt_i[13] (net)                     19.5698              0.0000     0.2898 f
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)                    0.0000     0.2898 f
  core/be/be_mem/data_mem_pkt_i[13] (net)              19.5698              0.0000     0.2898 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)            0.0000     0.2898 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)       19.5698              0.0000     0.2898 f
  core/be/be_mem/dcache/U2149/IN1 (MUX21X1)                       0.0783   -0.0083 &   0.2814 f
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                         0.0368    0.0728     0.3542 f
  core/be/be_mem/dcache/n2306 (net)             1       2.5604              0.0000     0.3542 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)    0.0368    0.0000 &   0.3543 f
  data arrival time                                                                    0.3543

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                         0.0202     0.4271
  data required time                                                                   0.4271
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4271
  data arrival time                                                                   -0.3543
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0728


  Startpoint: io_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[87] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[87] (net)                           2       9.8849              0.0000     0.1000 f
  U3235/IN5 (AO222X1)                                             0.0005   -0.0001 @   0.0999 f
  U3235/Q (AO222X1)                                               0.1280    0.1143 @   0.2142 f
  mem_resp_li[657] (net)                        1      35.0404              0.0000     0.2142 f
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                                   0.0000     0.2142 f
  uce_1__uce/mem_resp_i[87] (net)                      35.0404              0.0000     0.2142 f
  uce_1__uce/U133/IN2 (AND2X1)                                    0.1280   -0.0278 @   0.1864 f
  uce_1__uce/U133/Q (AND2X1)                                      0.0764    0.1025     0.2889 f
  uce_1__uce/data_mem_pkt_o[31] (net)           3      18.8817              0.0000     0.2889 f
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                               0.0000     0.2889 f
  data_mem_pkt_li[553] (net)                           18.8817              0.0000     0.2889 f
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                           0.0000     0.2889 f
  core/data_mem_pkt_i[554] (net)                       18.8817              0.0000     0.2889 f
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                               0.0000     0.2889 f
  core/be/data_mem_pkt_i[31] (net)                     18.8817              0.0000     0.2889 f
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)                    0.0000     0.2889 f
  core/be/be_mem/data_mem_pkt_i[31] (net)              18.8817              0.0000     0.2889 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)            0.0000     0.2889 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)       18.8817              0.0000     0.2889 f
  core/be/be_mem/dcache/U2168/IN1 (MUX21X1)                       0.0764   -0.0069 &   0.2820 f
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                         0.0382    0.0737     0.3557 f
  core/be/be_mem/dcache/n2288 (net)             1       3.0729              0.0000     0.3557 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)    0.0382    0.0000 &   0.3557 f
  data arrival time                                                                    0.3557

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                             0.0000     0.4084
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)            0.0000     0.4084 r
  library hold time                                                         0.0199     0.4283
  data required time                                                                   0.4283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4283
  data arrival time                                                                   -0.3557
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0726


  Startpoint: io_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[66] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[66] (net)                           2      14.2050              0.0000     0.1000 f
  U3210/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3210/Q (AO222X1)                                               0.1431    0.1219 @   0.2221 f
  mem_resp_li[636] (net)                        1      39.9519              0.0000     0.2221 f
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.2221 f
  uce_1__uce/mem_resp_i[66] (net)                      39.9519              0.0000     0.2221 f
  uce_1__uce/U110/IN2 (AND2X1)                                    0.1431   -0.0284 @   0.1937 f
  uce_1__uce/U110/Q (AND2X1)                                      0.0571    0.0927     0.2864 f
  uce_1__uce/data_mem_pkt_o[10] (net)           3      12.0538              0.0000     0.2864 f
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.2864 f
  data_mem_pkt_li[532] (net)                           12.0538              0.0000     0.2864 f
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.2864 f
  core/data_mem_pkt_i[533] (net)                       12.0538              0.0000     0.2864 f
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.2864 f
  core/be/data_mem_pkt_i[10] (net)                     12.0538              0.0000     0.2864 f
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.2864 f
  core/be/be_mem/data_mem_pkt_i[10] (net)              12.0538              0.0000     0.2864 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.2864 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       12.0538              0.0000     0.2864 f
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.0571   -0.0009 &   0.2855 f
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0368    0.0699     0.3554 f
  core/be/be_mem/dcache/n2309 (net)             1       2.9011              0.0000     0.3554 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0368    0.0000 &   0.3554 f
  data arrival time                                                                    0.3554

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  clock reconvergence pessimism                                             0.0000     0.4068
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.4068 r
  library hold time                                                         0.0202     0.4270
  data required time                                                                   0.4270
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4270
  data arrival time                                                                   -0.3554
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0716


  Startpoint: mem_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[68] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[68] (net)                          2      22.1987              0.0000     0.1000 f
  U3213/IN4 (AO222X1)                                             0.0026    0.0006 @   0.1006 f
  U3213/Q (AO222X1)                                               0.0607    0.1054     0.2060 f
  mem_resp_li[638] (net)                        1      11.3797              0.0000     0.2060 f
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.2060 f
  uce_1__uce/mem_resp_i[68] (net)                      11.3797              0.0000     0.2060 f
  uce_1__uce/U112/IN2 (AND2X1)                                    0.0607   -0.0077 &   0.1983 f
  uce_1__uce/U112/Q (AND2X1)                                      0.0735    0.0894     0.2877 f
  uce_1__uce/data_mem_pkt_o[12] (net)           3      18.4074              0.0000     0.2877 f
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.2877 f
  data_mem_pkt_li[534] (net)                           18.4074              0.0000     0.2877 f
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.2877 f
  core/data_mem_pkt_i[535] (net)                       18.4074              0.0000     0.2877 f
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.2877 f
  core/be/data_mem_pkt_i[12] (net)                     18.4074              0.0000     0.2877 f
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.2877 f
  core/be/be_mem/data_mem_pkt_i[12] (net)              18.4074              0.0000     0.2877 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.2877 f
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       18.4074              0.0000     0.2877 f
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.0735   -0.0050 &   0.2827 f
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0377    0.0730     0.3557 f
  core/be/be_mem/dcache/n2307 (net)             1       2.9590              0.0000     0.3557 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0377    0.0000 &   0.3557 f
  data arrival time                                                                    0.3557

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                             0.0000     0.4067
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.4067 r
  library hold time                                                         0.0200     0.4267
  data required time                                                                   0.4267
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4267
  data arrival time                                                                   -0.3557
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0710


  Startpoint: io_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[118] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[118] (net)                          2      13.6254              0.0000     0.1000 f
  U3268/IN5 (AO222X1)                                             0.0010    0.0001 @   0.1001 f
  U3268/Q (AO222X1)                                               0.1508    0.1264 @   0.2265 f
  mem_resp_li[688] (net)                        1      42.7771              0.0000     0.2265 f
  uce_1__uce/mem_resp_i[118] (bp_uce_02_3)                                  0.0000     0.2265 f
  uce_1__uce/mem_resp_i[118] (net)                     42.7771              0.0000     0.2265 f
  uce_1__uce/U167/IN2 (AND2X1)                                    0.1508   -0.0377 @   0.1888 f
  uce_1__uce/U167/Q (AND2X1)                                      0.0648    0.0981     0.2868 f
  uce_1__uce/data_mem_pkt_o[62] (net)           3      14.5741              0.0000     0.2868 f
  uce_1__uce/data_mem_pkt_o[62] (bp_uce_02_3)                               0.0000     0.2868 f
  data_mem_pkt_li[584] (net)                           14.5741              0.0000     0.2868 f
  core/data_mem_pkt_i[585] (bp_core_minimal_02_0)                           0.0000     0.2868 f
  core/data_mem_pkt_i[585] (net)                       14.5741              0.0000     0.2868 f
  core/be/data_mem_pkt_i[62] (bp_be_top_02_0)                               0.0000     0.2868 f
  core/be/data_mem_pkt_i[62] (net)                     14.5741              0.0000     0.2868 f
  core/be/be_mem/data_mem_pkt_i[62] (bp_be_mem_top_02_0)                    0.0000     0.2868 f
  core/be/be_mem/data_mem_pkt_i[62] (net)              14.5741              0.0000     0.2868 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (bp_be_dcache_02_0_0)            0.0000     0.2868 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (net)       14.5741              0.0000     0.2868 f
  core/be/be_mem/dcache/U2201/IN1 (MUX21X1)                       0.0648   -0.0018 &   0.2850 f
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                         0.0367    0.0712     0.3562 f
  core/be/be_mem/dcache/n2257 (net)             1       2.7731              0.0000     0.3562 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)    0.0367    0.0000 &   0.3563 f
  data arrival time                                                                    0.3563

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  clock reconvergence pessimism                                             0.0000     0.4068
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)            0.0000     0.4068 r
  library hold time                                                         0.0202     0.4271
  data required time                                                                   0.4271
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4271
  data arrival time                                                                   -0.3563
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0708


  Startpoint: io_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[114] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[114] (net)                          2      12.5012              0.0000     0.1000 f
  U3264/IN5 (AO222X1)                                             0.0008    0.0002 @   0.1002 f
  U3264/Q (AO222X1)                                               0.1423    0.1215 @   0.2218 f
  mem_resp_li[684] (net)                        1      39.7292              0.0000     0.2218 f
  uce_1__uce/mem_resp_i[114] (bp_uce_02_3)                                  0.0000     0.2218 f
  uce_1__uce/mem_resp_i[114] (net)                     39.7292              0.0000     0.2218 f
  uce_1__uce/U162/IN2 (AND2X1)                                    0.1423   -0.0300 @   0.1917 f
  uce_1__uce/U162/Q (AND2X1)                                      0.0705    0.1008     0.2925 f
  uce_1__uce/data_mem_pkt_o[58] (net)           3      16.8181              0.0000     0.2925 f
  uce_1__uce/data_mem_pkt_o[58] (bp_uce_02_3)                               0.0000     0.2925 f
  data_mem_pkt_li[580] (net)                           16.8181              0.0000     0.2925 f
  core/data_mem_pkt_i[581] (bp_core_minimal_02_0)                           0.0000     0.2925 f
  core/data_mem_pkt_i[581] (net)                       16.8181              0.0000     0.2925 f
  core/be/data_mem_pkt_i[58] (bp_be_top_02_0)                               0.0000     0.2925 f
  core/be/data_mem_pkt_i[58] (net)                     16.8181              0.0000     0.2925 f
  core/be/be_mem/data_mem_pkt_i[58] (bp_be_mem_top_02_0)                    0.0000     0.2925 f
  core/be/be_mem/data_mem_pkt_i[58] (net)              16.8181              0.0000     0.2925 f
  core/be/be_mem/dcache/data_mem_pkt_i[58] (bp_be_dcache_02_0_0)            0.0000     0.2925 f
  core/be/be_mem/dcache/data_mem_pkt_i[58] (net)       16.8181              0.0000     0.2925 f
  core/be/be_mem/dcache/U2197/IN1 (MUX21X1)                       0.0705   -0.0069 &   0.2856 f
  core/be/be_mem/dcache/U2197/Q (MUX21X1)                         0.0359    0.0712     0.3567 f
  core/be/be_mem/dcache/n2261 (net)             1       2.3742              0.0000     0.3567 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D (DFFX1)    0.0359    0.0000 &   0.3567 f
  data arrival time                                                                    0.3567

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                         0.0204     0.4273
  data required time                                                                   0.4273
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4273
  data arrival time                                                                   -0.3567
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0705


  Startpoint: io_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[104] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[104] (net)                          2       9.1805              0.0000     0.1000 f
  U3253/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3253/Q (AO222X1)                                               0.1053    0.1037     0.2037 f
  mem_resp_li[674] (net)                        1      27.9796              0.0000     0.2037 f
  uce_1__uce/mem_resp_i[104] (bp_uce_02_3)                                  0.0000     0.2037 f
  uce_1__uce/mem_resp_i[104] (net)                     27.9796              0.0000     0.2037 f
  uce_1__uce/U151/IN2 (AND2X1)                                    0.1053   -0.0132 &   0.1905 f
  uce_1__uce/U151/Q (AND2X1)                                      0.0936    0.1082     0.2987 f
  uce_1__uce/data_mem_pkt_o[48] (net)           3      24.8329              0.0000     0.2987 f
  uce_1__uce/data_mem_pkt_o[48] (bp_uce_02_3)                               0.0000     0.2987 f
  data_mem_pkt_li[570] (net)                           24.8329              0.0000     0.2987 f
  core/data_mem_pkt_i[571] (bp_core_minimal_02_0)                           0.0000     0.2987 f
  core/data_mem_pkt_i[571] (net)                       24.8329              0.0000     0.2987 f
  core/be/data_mem_pkt_i[48] (bp_be_top_02_0)                               0.0000     0.2987 f
  core/be/data_mem_pkt_i[48] (net)                     24.8329              0.0000     0.2987 f
  core/be/be_mem/data_mem_pkt_i[48] (bp_be_mem_top_02_0)                    0.0000     0.2987 f
  core/be/be_mem/data_mem_pkt_i[48] (net)              24.8329              0.0000     0.2987 f
  core/be/be_mem/dcache/data_mem_pkt_i[48] (bp_be_dcache_02_0_0)            0.0000     0.2987 f
  core/be/be_mem/dcache/data_mem_pkt_i[48] (net)       24.8329              0.0000     0.2987 f
  core/be/be_mem/dcache/U2186/IN1 (MUX21X1)                       0.0936   -0.0112 &   0.2875 f
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                         0.0361    0.0746     0.3621 f
  core/be/be_mem/dcache/n2271 (net)             1       2.3174              0.0000     0.3621 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)    0.0361    0.0000 &   0.3621 f
  data arrival time                                                                    0.3621

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  clock reconvergence pessimism                                             0.0000     0.4112
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)            0.0000     0.4112 r
  library hold time                                                         0.0204     0.4316
  data required time                                                                   0.4316
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4316
  data arrival time                                                                   -0.3621
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0695


  Startpoint: io_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[91] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[91] (net)                           2      10.1030              0.0000     0.1000 f
  U3239/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3239/Q (AO222X1)                                               0.1214    0.1097 @   0.2097 f
  mem_resp_li[661] (net)                        1      32.1721              0.0000     0.2097 f
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.2097 f
  uce_1__uce/mem_resp_i[91] (net)                      32.1721              0.0000     0.2097 f
  uce_1__uce/U137/IN2 (AND2X1)                                    0.1216   -0.0153 @   0.1944 f
  uce_1__uce/U137/Q (AND2X1)                                      0.0825    0.1049     0.2993 f
  uce_1__uce/data_mem_pkt_o[35] (net)           3      21.0224              0.0000     0.2993 f
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.2993 f
  data_mem_pkt_li[557] (net)                           21.0224              0.0000     0.2993 f
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.2993 f
  core/data_mem_pkt_i[558] (net)                       21.0224              0.0000     0.2993 f
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.2993 f
  core/be/data_mem_pkt_i[35] (net)                     21.0224              0.0000     0.2993 f
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.2993 f
  core/be/be_mem/data_mem_pkt_i[35] (net)              21.0224              0.0000     0.2993 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.2993 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       21.0224              0.0000     0.2993 f
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.0825   -0.0111 &   0.2883 f
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0368    0.0734     0.3617 f
  core/be/be_mem/dcache/n2284 (net)             1       2.5620              0.0000     0.3617 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0368    0.0000 &   0.3617 f
  data arrival time                                                                    0.3617

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                         0.0202     0.4309
  data required time                                                                   0.4309
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4309
  data arrival time                                                                   -0.3617
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0692


  Startpoint: io_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[102] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[102] (net)                          2       9.2958              0.0000     0.1000 f
  U3251/IN6 (AO222X1)                                             0.0005   -0.0001 @   0.0999 f
  U3251/Q (AO222X1)                                               0.1019    0.1043     0.2042 f
  mem_resp_li[672] (net)                        1      26.4448              0.0000     0.2042 f
  uce_1__uce/mem_resp_i[102] (bp_uce_02_3)                                  0.0000     0.2042 f
  uce_1__uce/mem_resp_i[102] (net)                     26.4448              0.0000     0.2042 f
  uce_1__uce/U149/IN2 (AND2X1)                                    0.1019   -0.0180 &   0.1862 f
  uce_1__uce/U149/Q (AND2X1)                                      0.0915    0.1065     0.2927 f
  uce_1__uce/data_mem_pkt_o[46] (net)           3      24.1492              0.0000     0.2927 f
  uce_1__uce/data_mem_pkt_o[46] (bp_uce_02_3)                               0.0000     0.2927 f
  data_mem_pkt_li[568] (net)                           24.1492              0.0000     0.2927 f
  core/data_mem_pkt_i[569] (bp_core_minimal_02_0)                           0.0000     0.2927 f
  core/data_mem_pkt_i[569] (net)                       24.1492              0.0000     0.2927 f
  core/be/data_mem_pkt_i[46] (bp_be_top_02_0)                               0.0000     0.2927 f
  core/be/data_mem_pkt_i[46] (net)                     24.1492              0.0000     0.2927 f
  core/be/be_mem/data_mem_pkt_i[46] (bp_be_mem_top_02_0)                    0.0000     0.2927 f
  core/be/be_mem/data_mem_pkt_i[46] (net)              24.1492              0.0000     0.2927 f
  core/be/be_mem/dcache/data_mem_pkt_i[46] (bp_be_dcache_02_0_0)            0.0000     0.2927 f
  core/be/be_mem/dcache/data_mem_pkt_i[46] (net)       24.1492              0.0000     0.2927 f
  core/be/be_mem/dcache/U2184/IN1 (MUX21X1)                       0.0915   -0.0074 &   0.2852 f
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                         0.0370    0.0742     0.3594 f
  core/be/be_mem/dcache/n2273 (net)             1       2.2847              0.0000     0.3594 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)    0.0370    0.0000 &   0.3594 f
  data arrival time                                                                    0.3594

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                         0.0202     0.4284
  data required time                                                                   0.4284
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4284
  data arrival time                                                                   -0.3594
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0690


  Startpoint: io_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[99] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[99] (net)                           2      11.6434              0.0000     0.1000 f
  U3248/IN5 (AO222X1)                                             0.0007    0.0000 @   0.1000 f
  U3248/Q (AO222X1)                                               0.1518    0.1266 @   0.2266 f
  mem_resp_li[669] (net)                        1      43.0237              0.0000     0.2266 f
  uce_1__uce/mem_resp_i[99] (bp_uce_02_3)                                   0.0000     0.2266 f
  uce_1__uce/mem_resp_i[99] (net)                      43.0237              0.0000     0.2266 f
  uce_1__uce/U146/IN2 (AND2X1)                                    0.1518   -0.0383 @   0.1882 f
  uce_1__uce/U146/Q (AND2X1)                                      0.0971    0.1173     0.3055 f
  uce_1__uce/data_mem_pkt_o[43] (net)           3      26.1180              0.0000     0.3055 f
  uce_1__uce/data_mem_pkt_o[43] (bp_uce_02_3)                               0.0000     0.3055 f
  data_mem_pkt_li[565] (net)                           26.1180              0.0000     0.3055 f
  core/data_mem_pkt_i[566] (bp_core_minimal_02_0)                           0.0000     0.3055 f
  core/data_mem_pkt_i[566] (net)                       26.1180              0.0000     0.3055 f
  core/be/data_mem_pkt_i[43] (bp_be_top_02_0)                               0.0000     0.3055 f
  core/be/data_mem_pkt_i[43] (net)                     26.1180              0.0000     0.3055 f
  core/be/be_mem/data_mem_pkt_i[43] (bp_be_mem_top_02_0)                    0.0000     0.3055 f
  core/be/be_mem/data_mem_pkt_i[43] (net)              26.1180              0.0000     0.3055 f
  core/be/be_mem/dcache/data_mem_pkt_i[43] (bp_be_dcache_02_0_0)            0.0000     0.3055 f
  core/be/be_mem/dcache/data_mem_pkt_i[43] (net)       26.1180              0.0000     0.3055 f
  core/be/be_mem/dcache/U2181/IN1 (MUX21X1)                       0.0971   -0.0184 &   0.2872 f
  core/be/be_mem/dcache/U2181/Q (MUX21X1)                         0.0374    0.0762     0.3634 f
  core/be/be_mem/dcache/n2276 (net)             1       2.7725              0.0000     0.3634 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D (DFFX1)    0.0374   -0.0007 &   0.3627 f
  data arrival time                                                                    0.3627

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  clock reconvergence pessimism                                             0.0000     0.4111
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/CLK (DFFX1)            0.0000     0.4111 r
  library hold time                                                         0.0201     0.4312
  data required time                                                                   0.4312
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4312
  data arrival time                                                                   -0.3627
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0685


  Startpoint: io_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[89] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[89] (net)                           2      13.5198              0.0000     0.1000 f
  U3237/IN6 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3237/Q (AO222X1)                                               0.1562    0.1315 @   0.2317 f
  mem_resp_li[659] (net)                        1      44.2068              0.0000     0.2317 f
  uce_1__uce/mem_resp_i[89] (bp_uce_02_3)                                   0.0000     0.2317 f
  uce_1__uce/mem_resp_i[89] (net)                      44.2068              0.0000     0.2317 f
  uce_1__uce/U135/IN2 (AND2X1)                                    0.1562   -0.0501 @   0.1816 f
  uce_1__uce/U135/Q (AND2X1)                                      0.0765    0.1060     0.2875 f
  uce_1__uce/data_mem_pkt_o[33] (net)           3      18.9355              0.0000     0.2875 f
  uce_1__uce/data_mem_pkt_o[33] (bp_uce_02_3)                               0.0000     0.2875 f
  data_mem_pkt_li[555] (net)                           18.9355              0.0000     0.2875 f
  core/data_mem_pkt_i[556] (bp_core_minimal_02_0)                           0.0000     0.2875 f
  core/data_mem_pkt_i[556] (net)                       18.9355              0.0000     0.2875 f
  core/be/data_mem_pkt_i[33] (bp_be_top_02_0)                               0.0000     0.2875 f
  core/be/data_mem_pkt_i[33] (net)                     18.9355              0.0000     0.2875 f
  core/be/be_mem/data_mem_pkt_i[33] (bp_be_mem_top_02_0)                    0.0000     0.2875 f
  core/be/be_mem/data_mem_pkt_i[33] (net)              18.9355              0.0000     0.2875 f
  core/be/be_mem/dcache/data_mem_pkt_i[33] (bp_be_dcache_02_0_0)            0.0000     0.2875 f
  core/be/be_mem/dcache/data_mem_pkt_i[33] (net)       18.9355              0.0000     0.2875 f
  core/be/be_mem/dcache/U2170/IN1 (MUX21X1)                       0.0765   -0.0047 &   0.2828 f
  core/be/be_mem/dcache/U2170/Q (MUX21X1)                         0.0428    0.0777     0.3605 f
  core/be/be_mem/dcache/n2286 (net)             1       4.7885              0.0000     0.3605 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D (DFFX1)    0.0428   -0.0017 &   0.3587 f
  data arrival time                                                                    0.3587

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4078     0.4078
  clock reconvergence pessimism                                             0.0000     0.4078
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/CLK (DFFX1)            0.0000     0.4078 r
  library hold time                                                         0.0189     0.4267
  data required time                                                                   0.4267
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4267
  data arrival time                                                                   -0.3587
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0680


  Startpoint: mem_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[76] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[76] (net)                          2      20.6141              0.0000     0.1000 f
  U3222/IN4 (AO222X1)                                             0.0020    0.0004 @   0.1004 f
  U3222/Q (AO222X1)                                               0.0614    0.1065     0.2070 f
  mem_resp_li[646] (net)                        1      11.9831              0.0000     0.2070 f
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.2070 f
  uce_1__uce/mem_resp_i[76] (net)                      11.9831              0.0000     0.2070 f
  uce_1__uce/U121/IN2 (AND2X1)                                    0.0614   -0.0061 &   0.2008 f
  uce_1__uce/U121/Q (AND2X1)                                      0.0793    0.0929     0.2937 f
  uce_1__uce/data_mem_pkt_o[20] (net)           3      20.4224              0.0000     0.2937 f
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.2937 f
  data_mem_pkt_li[542] (net)                           20.4224              0.0000     0.2937 f
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.2937 f
  core/data_mem_pkt_i[543] (net)                       20.4224              0.0000     0.2937 f
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.2937 f
  core/be/data_mem_pkt_i[20] (net)                     20.4224              0.0000     0.2937 f
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.2937 f
  core/be/be_mem/data_mem_pkt_i[20] (net)              20.4224              0.0000     0.2937 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.2937 f
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       20.4224              0.0000     0.2937 f
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.0793   -0.0088 &   0.2849 f
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0383    0.0740     0.3589 f
  core/be/be_mem/dcache/n2299 (net)             1       3.0281              0.0000     0.3589 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0383    0.0000 &   0.3589 f
  data arrival time                                                                    0.3589

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                             0.0000     0.4066
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.4066 r
  library hold time                                                         0.0199     0.4265
  data required time                                                                   0.4265
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4265
  data arrival time                                                                   -0.3589
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0675


  Startpoint: io_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[73] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[73] (net)                           2       7.7747              0.0000     0.1000 f
  U3219/IN5 (AO222X1)                                             0.0003    0.0000 @   0.1000 f
  U3219/Q (AO222X1)                                               0.1159    0.1067 @   0.2066 f
  mem_resp_li[643] (net)                        1      30.2529              0.0000     0.2066 f
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.2066 f
  uce_1__uce/mem_resp_i[73] (net)                      30.2529              0.0000     0.2066 f
  uce_1__uce/U118/IN2 (AND2X1)                                    0.1160   -0.0156 @   0.1910 f
  uce_1__uce/U118/Q (AND2X1)                                      0.0772    0.1005     0.2915 f
  uce_1__uce/data_mem_pkt_o[17] (net)           3      18.9703              0.0000     0.2915 f
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.2915 f
  data_mem_pkt_li[539] (net)                           18.9703              0.0000     0.2915 f
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.2915 f
  core/data_mem_pkt_i[540] (net)                       18.9703              0.0000     0.2915 f
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.2915 f
  core/be/data_mem_pkt_i[17] (net)                     18.9703              0.0000     0.2915 f
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.2915 f
  core/be/be_mem/data_mem_pkt_i[17] (net)              18.9703              0.0000     0.2915 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.2915 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       18.9703              0.0000     0.2915 f
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.0772   -0.0044 &   0.2871 f
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0369    0.0727     0.3598 f
  core/be/be_mem/dcache/n2302 (net)             1       2.5744              0.0000     0.3598 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0369    0.0000 &   0.3598 f
  data arrival time                                                                    0.3598

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  clock reconvergence pessimism                                             0.0000     0.4068
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.4068 r
  library hold time                                                         0.0202     0.4270
  data required time                                                                   0.4270
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4270
  data arrival time                                                                   -0.3598
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0672


  Startpoint: mem_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[65] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[65] (net)                          2      20.4621              0.0000     0.1000 f
  U3209/IN4 (AO222X1)                                             0.0022    0.0002 @   0.1002 f
  U3209/Q (AO222X1)                                               0.0616    0.1067     0.2070 f
  mem_resp_li[635] (net)                        1      12.0665              0.0000     0.2070 f
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                                   0.0000     0.2070 f
  uce_1__uce/mem_resp_i[65] (net)                      12.0665              0.0000     0.2070 f
  uce_1__uce/U109/IN2 (AND2X1)                                    0.0616   -0.0023 &   0.2047 f
  uce_1__uce/U109/Q (AND2X1)                                      0.0811    0.0939     0.2986 f
  uce_1__uce/data_mem_pkt_o[9] (net)            3      21.0417              0.0000     0.2986 f
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                                0.0000     0.2986 f
  data_mem_pkt_li[531] (net)                           21.0417              0.0000     0.2986 f
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                           0.0000     0.2986 f
  core/data_mem_pkt_i[532] (net)                       21.0417              0.0000     0.2986 f
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                                0.0000     0.2986 f
  core/be/data_mem_pkt_i[9] (net)                      21.0417              0.0000     0.2986 f
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)                     0.0000     0.2986 f
  core/be/be_mem/data_mem_pkt_i[9] (net)               21.0417              0.0000     0.2986 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)             0.0000     0.2986 f
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)        21.0417              0.0000     0.2986 f
  core/be/be_mem/dcache/U2145/IN1 (MUX21X1)                       0.0811   -0.0098 &   0.2888 f
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                         0.0366    0.0732     0.3620 f
  core/be/be_mem/dcache/n2310 (net)             1       2.5507              0.0000     0.3620 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.0366   -0.0010 &   0.3610 f
  data arrival time                                                                    0.3610

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                             0.0000     0.4067
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)             0.0000     0.4067 r
  library hold time                                                         0.0202     0.4269
  data required time                                                                   0.4269
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4269
  data arrival time                                                                   -0.3610
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0660


  Startpoint: mem_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[120] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[120] (net)                         2      19.0965              0.0000     0.1000 f
  U3270/IN4 (AO222X1)                                             0.0017    0.0001 @   0.1001 f
  U3270/Q (AO222X1)                                               0.0679    0.1105     0.2107 f
  mem_resp_li[690] (net)                        1      13.9894              0.0000     0.2107 f
  uce_1__uce/mem_resp_i[120] (bp_uce_02_3)                                  0.0000     0.2107 f
  uce_1__uce/mem_resp_i[120] (net)                     13.9894              0.0000     0.2107 f
  uce_1__uce/U169/IN2 (AND2X1)                                    0.0679   -0.0021 &   0.2086 f
  uce_1__uce/U169/Q (AND2X1)                                      0.0734    0.0907     0.2993 f
  uce_1__uce/data_mem_pkt_o[64] (net)           3      18.3044              0.0000     0.2993 f
  uce_1__uce/data_mem_pkt_o[64] (bp_uce_02_3)                               0.0000     0.2993 f
  data_mem_pkt_li[586] (net)                           18.3044              0.0000     0.2993 f
  core/data_mem_pkt_i[587] (bp_core_minimal_02_0)                           0.0000     0.2993 f
  core/data_mem_pkt_i[587] (net)                       18.3044              0.0000     0.2993 f
  core/be/data_mem_pkt_i[64] (bp_be_top_02_0)                               0.0000     0.2993 f
  core/be/data_mem_pkt_i[64] (net)                     18.3044              0.0000     0.2993 f
  core/be/be_mem/data_mem_pkt_i[64] (bp_be_mem_top_02_0)                    0.0000     0.2993 f
  core/be/be_mem/data_mem_pkt_i[64] (net)              18.3044              0.0000     0.2993 f
  core/be/be_mem/dcache/data_mem_pkt_i[64] (bp_be_dcache_02_0_0)            0.0000     0.2993 f
  core/be/be_mem/dcache/data_mem_pkt_i[64] (net)       18.3044              0.0000     0.2993 f
  core/be/be_mem/dcache/U2203/IN1 (MUX21X1)                       0.0734   -0.0081 &   0.2911 f
  core/be/be_mem/dcache/U2203/Q (MUX21X1)                         0.0353    0.0709     0.3620 f
  core/be/be_mem/dcache/n2255 (net)             1       2.0895              0.0000     0.3620 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D (DFFX1)    0.0353    0.0000 &   0.3621 f
  data arrival time                                                                    0.3621

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                         0.0205     0.4275
  data required time                                                                   0.4275
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4275
  data arrival time                                                                   -0.3621
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0654


  Startpoint: io_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[84] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[84] (net)                           2      11.6354              0.0000     0.1000 f
  U3230/IN5 (AO222X1)                                             0.0007    0.0001 @   0.1001 f
  U3230/Q (AO222X1)                                               0.0915    0.0954     0.1955 f
  mem_resp_li[654] (net)                        1      22.9490              0.0000     0.1955 f
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                                   0.0000     0.1955 f
  uce_1__uce/mem_resp_i[84] (net)                      22.9490              0.0000     0.1955 f
  uce_1__uce/U130/IN2 (AND2X1)                                    0.0915   -0.0097 &   0.1857 f
  uce_1__uce/U130/Q (AND2X1)                                      0.0813    0.0989     0.2847 f
  uce_1__uce/data_mem_pkt_o[28] (net)           3      20.7162              0.0000     0.2847 f
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                               0.0000     0.2847 f
  data_mem_pkt_li[550] (net)                           20.7162              0.0000     0.2847 f
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                           0.0000     0.2847 f
  core/data_mem_pkt_i[551] (net)                       20.7162              0.0000     0.2847 f
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                               0.0000     0.2847 f
  core/be/data_mem_pkt_i[28] (net)                     20.7162              0.0000     0.2847 f
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)                    0.0000     0.2847 f
  core/be/be_mem/data_mem_pkt_i[28] (net)              20.7162              0.0000     0.2847 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)            0.0000     0.2847 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)       20.7162              0.0000     0.2847 f
  core/be/be_mem/dcache/U2165/IN1 (MUX21X1)                       0.0813   -0.0005 &   0.2842 f
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                         0.0410    0.0764     0.3606 f
  core/be/be_mem/dcache/n2291 (net)             1       3.9222              0.0000     0.3606 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)    0.0410    0.0001 &   0.3606 f
  data arrival time                                                                    0.3606

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                             0.0000     0.4067
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)            0.0000     0.4067 r
  library hold time                                                         0.0193     0.4260
  data required time                                                                   0.4260
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4260
  data arrival time                                                                   -0.3606
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0653


  Startpoint: io_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[71] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[71] (net)                           2      13.9971              0.0000     0.1000 f
  U3216/IN5 (AO222X1)                                             0.0009    0.0001 @   0.1001 f
  U3216/Q (AO222X1)                                               0.1550    0.1284 @   0.2284 f
  mem_resp_li[641] (net)                        1      44.1181              0.0000     0.2284 f
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.2284 f
  uce_1__uce/mem_resp_i[71] (net)                      44.1181              0.0000     0.2284 f
  uce_1__uce/U116/IN2 (AND2X1)                                    0.1550   -0.0406 @   0.1878 f
  uce_1__uce/U116/Q (AND2X1)                                      0.0672    0.1004     0.2883 f
  uce_1__uce/data_mem_pkt_o[15] (net)           3      15.6771              0.0000     0.2883 f
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.2883 f
  data_mem_pkt_li[537] (net)                           15.6771              0.0000     0.2883 f
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.2883 f
  core/data_mem_pkt_i[538] (net)                       15.6771              0.0000     0.2883 f
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.2883 f
  core/be/data_mem_pkt_i[15] (net)                     15.6771              0.0000     0.2883 f
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.2883 f
  core/be/be_mem/data_mem_pkt_i[15] (net)              15.6771              0.0000     0.2883 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.2883 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       15.6771              0.0000     0.2883 f
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.0672   -0.0012 &   0.2870 f
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0409    0.0749     0.3619 f
  core/be/be_mem/dcache/n2304 (net)             1       4.2097              0.0000     0.3619 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0409   -0.0009 &   0.3610 f
  data arrival time                                                                    0.3610

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                             0.0000     0.4067
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.4067 r
  library hold time                                                         0.0193     0.4260
  data required time                                                                   0.4260
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4260
  data arrival time                                                                   -0.3610
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0650


  Startpoint: io_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[106] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[106] (net)                          2       8.6642              0.0000     0.1000 f
  U3255/IN6 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3255/Q (AO222X1)                                               0.1124    0.1104     0.2104 f
  mem_resp_li[676] (net)                        1      30.3120              0.0000     0.2104 f
  uce_1__uce/mem_resp_i[106] (bp_uce_02_3)                                  0.0000     0.2104 f
  uce_1__uce/mem_resp_i[106] (net)                     30.3120              0.0000     0.2104 f
  uce_1__uce/U154/IN2 (AND2X1)                                    0.1124   -0.0222 &   0.1882 f
  uce_1__uce/U154/Q (AND2X1)                                      0.0910    0.1078     0.2960 f
  uce_1__uce/data_mem_pkt_o[50] (net)           3      23.8187              0.0000     0.2960 f
  uce_1__uce/data_mem_pkt_o[50] (bp_uce_02_3)                               0.0000     0.2960 f
  data_mem_pkt_li[572] (net)                           23.8187              0.0000     0.2960 f
  core/data_mem_pkt_i[573] (bp_core_minimal_02_0)                           0.0000     0.2960 f
  core/data_mem_pkt_i[573] (net)                       23.8187              0.0000     0.2960 f
  core/be/data_mem_pkt_i[50] (bp_be_top_02_0)                               0.0000     0.2960 f
  core/be/data_mem_pkt_i[50] (net)                     23.8187              0.0000     0.2960 f
  core/be/be_mem/data_mem_pkt_i[50] (bp_be_mem_top_02_0)                    0.0000     0.2960 f
  core/be/be_mem/data_mem_pkt_i[50] (net)              23.8187              0.0000     0.2960 f
  core/be/be_mem/dcache/data_mem_pkt_i[50] (bp_be_dcache_02_0_0)            0.0000     0.2960 f
  core/be/be_mem/dcache/data_mem_pkt_i[50] (net)       23.8187              0.0000     0.2960 f
  core/be/be_mem/dcache/U2188/IN1 (MUX21X1)                       0.0910   -0.0048 &   0.2912 f
  core/be/be_mem/dcache/U2188/Q (MUX21X1)                         0.0378    0.0756     0.3668 f
  core/be/be_mem/dcache/n2269 (net)             1       2.9241              0.0000     0.3668 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D (DFFX1)    0.0378    0.0000 &   0.3669 f
  data arrival time                                                                    0.3669

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  clock reconvergence pessimism                                             0.0000     0.4111
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/CLK (DFFX1)            0.0000     0.4111 r
  library hold time                                                         0.0200     0.4312
  data required time                                                                   0.4312
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4312
  data arrival time                                                                   -0.3669
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0643


  Startpoint: io_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[100] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[100] (net)                          2      10.8767              0.0000     0.1000 f
  U3249/IN5 (AO222X1)                                             0.0007    0.0001 @   0.1001 f
  U3249/Q (AO222X1)                                               0.1379    0.1193 @   0.2194 f
  mem_resp_li[670] (net)                        1      38.2635              0.0000     0.2194 f
  uce_1__uce/mem_resp_i[100] (bp_uce_02_3)                                  0.0000     0.2194 f
  uce_1__uce/mem_resp_i[100] (net)                     38.2635              0.0000     0.2194 f
  uce_1__uce/U147/IN2 (AND2X1)                                    0.1379   -0.0309 @   0.1884 f
  uce_1__uce/U147/Q (AND2X1)                                      0.0831    0.1072     0.2956 f
  uce_1__uce/data_mem_pkt_o[44] (net)           3      21.0153              0.0000     0.2956 f
  uce_1__uce/data_mem_pkt_o[44] (bp_uce_02_3)                               0.0000     0.2956 f
  data_mem_pkt_li[566] (net)                           21.0153              0.0000     0.2956 f
  core/data_mem_pkt_i[567] (bp_core_minimal_02_0)                           0.0000     0.2956 f
  core/data_mem_pkt_i[567] (net)                       21.0153              0.0000     0.2956 f
  core/be/data_mem_pkt_i[44] (bp_be_top_02_0)                               0.0000     0.2956 f
  core/be/data_mem_pkt_i[44] (net)                     21.0153              0.0000     0.2956 f
  core/be/be_mem/data_mem_pkt_i[44] (bp_be_mem_top_02_0)                    0.0000     0.2956 f
  core/be/be_mem/data_mem_pkt_i[44] (net)              21.0153              0.0000     0.2956 f
  core/be/be_mem/dcache/data_mem_pkt_i[44] (bp_be_dcache_02_0_0)            0.0000     0.2956 f
  core/be/be_mem/dcache/data_mem_pkt_i[44] (net)       21.0153              0.0000     0.2956 f
  core/be/be_mem/dcache/U2182/IN1 (MUX21X1)                       0.0831   -0.0067 &   0.2889 f
  core/be/be_mem/dcache/U2182/Q (MUX21X1)                         0.0393    0.0752     0.3642 f
  core/be/be_mem/dcache/n2275 (net)             1       3.2970              0.0000     0.3642 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D (DFFX1)    0.0393    0.0000 &   0.3642 f
  data arrival time                                                                    0.3642

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4087     0.4087
  clock reconvergence pessimism                                             0.0000     0.4087
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/CLK (DFFX1)            0.0000     0.4087 r
  library hold time                                                         0.0197     0.4284
  data required time                                                                   0.4284
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4284
  data arrival time                                                                   -0.3642
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0642


  Startpoint: io_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[108] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[108] (net)                          2      13.9953              0.0000     0.1000 f
  U3258/IN5 (AO222X1)                                             0.0009    0.0001 @   0.1001 f
  U3258/Q (AO222X1)                                               0.1282    0.1144 @   0.2145 f
  mem_resp_li[678] (net)                        1      35.0472              0.0000     0.2145 f
  uce_1__uce/mem_resp_i[108] (bp_uce_02_3)                                  0.0000     0.2145 f
  uce_1__uce/mem_resp_i[108] (net)                     35.0472              0.0000     0.2145 f
  uce_1__uce/U156/IN2 (AND2X1)                                    0.1282   -0.0310 @   0.1835 f
  uce_1__uce/U156/Q (AND2X1)                                      0.1087    0.1206 @   0.3041 f
  uce_1__uce/data_mem_pkt_o[52] (net)           3      30.1357              0.0000     0.3041 f
  uce_1__uce/data_mem_pkt_o[52] (bp_uce_02_3)                               0.0000     0.3041 f
  data_mem_pkt_li[574] (net)                           30.1357              0.0000     0.3041 f
  core/data_mem_pkt_i[575] (bp_core_minimal_02_0)                           0.0000     0.3041 f
  core/data_mem_pkt_i[575] (net)                       30.1357              0.0000     0.3041 f
  core/be/data_mem_pkt_i[52] (bp_be_top_02_0)                               0.0000     0.3041 f
  core/be/data_mem_pkt_i[52] (net)                     30.1357              0.0000     0.3041 f
  core/be/be_mem/data_mem_pkt_i[52] (bp_be_mem_top_02_0)                    0.0000     0.3041 f
  core/be/be_mem/data_mem_pkt_i[52] (net)              30.1357              0.0000     0.3041 f
  core/be/be_mem/dcache/data_mem_pkt_i[52] (bp_be_dcache_02_0_0)            0.0000     0.3041 f
  core/be/be_mem/dcache/data_mem_pkt_i[52] (net)       30.1357              0.0000     0.3041 f
  core/be/be_mem/dcache/U2190/IN1 (MUX21X1)                       0.1087   -0.0141 @   0.2899 f
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                         0.0370    0.0776     0.3676 f
  core/be/be_mem/dcache/n2267 (net)             1       2.6265              0.0000     0.3676 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)    0.0370    0.0000 &   0.3676 f
  data arrival time                                                                    0.3676

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                             0.0000     0.4108
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)            0.0000     0.4108 r
  library hold time                                                         0.0202     0.4310
  data required time                                                                   0.4310
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4310
  data arrival time                                                                   -0.3676
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0634


  Startpoint: mem_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[98] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[98] (net)                          2      19.7698              0.0000     0.1000 f
  U3247/IN4 (AO222X1)                                             0.0019    0.0004 @   0.1004 f
  U3247/Q (AO222X1)                                               0.0755    0.1164     0.2168 f
  mem_resp_li[668] (net)                        1      17.0906              0.0000     0.2168 f
  uce_1__uce/mem_resp_i[98] (bp_uce_02_3)                                   0.0000     0.2168 f
  uce_1__uce/mem_resp_i[98] (net)                      17.0906              0.0000     0.2168 f
  uce_1__uce/U145/IN2 (AND2X1)                                    0.0755   -0.0118 &   0.2050 f
  uce_1__uce/U145/Q (AND2X1)                                      0.0854    0.0987     0.3037 f
  uce_1__uce/data_mem_pkt_o[42] (net)           3      22.3568              0.0000     0.3037 f
  uce_1__uce/data_mem_pkt_o[42] (bp_uce_02_3)                               0.0000     0.3037 f
  data_mem_pkt_li[564] (net)                           22.3568              0.0000     0.3037 f
  core/data_mem_pkt_i[565] (bp_core_minimal_02_0)                           0.0000     0.3037 f
  core/data_mem_pkt_i[565] (net)                       22.3568              0.0000     0.3037 f
  core/be/data_mem_pkt_i[42] (bp_be_top_02_0)                               0.0000     0.3037 f
  core/be/data_mem_pkt_i[42] (net)                     22.3568              0.0000     0.3037 f
  core/be/be_mem/data_mem_pkt_i[42] (bp_be_mem_top_02_0)                    0.0000     0.3037 f
  core/be/be_mem/data_mem_pkt_i[42] (net)              22.3568              0.0000     0.3037 f
  core/be/be_mem/dcache/data_mem_pkt_i[42] (bp_be_dcache_02_0_0)            0.0000     0.3037 f
  core/be/be_mem/dcache/data_mem_pkt_i[42] (net)       22.3568              0.0000     0.3037 f
  core/be/be_mem/dcache/U2180/IN1 (MUX21X1)                       0.0854   -0.0136 &   0.2901 f
  core/be/be_mem/dcache/U2180/Q (MUX21X1)                         0.0383    0.0747     0.3648 f
  core/be/be_mem/dcache/n2277 (net)             1       2.9091              0.0000     0.3648 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D (DFFX1)    0.0383    0.0000 &   0.3648 f
  data arrival time                                                                    0.3648

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                         0.0199     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.3648
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0633


  Startpoint: mem_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[60] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[60] (net)                          2      20.4246              0.0000     0.1000 f
  U3204/IN4 (AO222X1)                                             0.0019    0.0004 @   0.1004 f
  U3204/Q (AO222X1)                                               0.0642    0.1079     0.2082 f
  mem_resp_li[630] (net)                        1      12.6595              0.0000     0.2082 f
  uce_1__uce/mem_resp_i[60] (bp_uce_02_3)                                   0.0000     0.2082 f
  uce_1__uce/mem_resp_i[60] (net)                      12.6595              0.0000     0.2082 f
  uce_1__uce/U104/IN2 (AND2X1)                                    0.0642   -0.0026 &   0.2056 f
  uce_1__uce/U104/Q (AND2X1)                                      0.0825    0.0953     0.3009 f
  uce_1__uce/data_mem_pkt_o[4] (net)            3      21.4982              0.0000     0.3009 f
  uce_1__uce/data_mem_pkt_o[4] (bp_uce_02_3)                                0.0000     0.3009 f
  data_mem_pkt_li[526] (net)                           21.4982              0.0000     0.3009 f
  core/data_mem_pkt_i[527] (bp_core_minimal_02_0)                           0.0000     0.3009 f
  core/data_mem_pkt_i[527] (net)                       21.4982              0.0000     0.3009 f
  core/be/data_mem_pkt_i[4] (bp_be_top_02_0)                                0.0000     0.3009 f
  core/be/data_mem_pkt_i[4] (net)                      21.4982              0.0000     0.3009 f
  core/be/be_mem/data_mem_pkt_i[4] (bp_be_mem_top_02_0)                     0.0000     0.3009 f
  core/be/be_mem/data_mem_pkt_i[4] (net)               21.4982              0.0000     0.3009 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (bp_be_dcache_02_0_0)             0.0000     0.3009 f
  core/be/be_mem/dcache/data_mem_pkt_i[4] (net)        21.4982              0.0000     0.3009 f
  core/be/be_mem/dcache/U2140/IN1 (MUX21X1)                       0.0825   -0.0099 &   0.2910 f
  core/be/be_mem/dcache/U2140/Q (MUX21X1)                         0.0366    0.0734     0.3644 f
  core/be/be_mem/dcache/n2315 (net)             1       2.5467              0.0000     0.3644 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D (DFFX1)     0.0366    0.0000 &   0.3644 f
  data arrival time                                                                    0.3644

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                             0.0000     0.4066
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/CLK (DFFX1)             0.0000     0.4066 r
  library hold time                                                         0.0202     0.4268
  data required time                                                                   0.4268
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4268
  data arrival time                                                                   -0.3644
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0624


  Startpoint: io_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[95] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[95] (net)                           2       8.6979              0.0000     0.1000 f
  U3243/IN5 (AO222X1)                                             0.0003   -0.0002 @   0.0998 f
  U3243/Q (AO222X1)                                               0.1538    0.1276 @   0.2275 f
  mem_resp_li[665] (net)                        1      43.7265              0.0000     0.2275 f
  uce_1__uce/mem_resp_i[95] (bp_uce_02_3)                                   0.0000     0.2275 f
  uce_1__uce/mem_resp_i[95] (net)                      43.7265              0.0000     0.2275 f
  uce_1__uce/U142/IN2 (AND2X1)                                    0.1538   -0.0428 @   0.1847 f
  uce_1__uce/U142/Q (AND2X1)                                      0.0932    0.1149     0.2996 f
  uce_1__uce/data_mem_pkt_o[39] (net)           3      24.5464              0.0000     0.2996 f
  uce_1__uce/data_mem_pkt_o[39] (bp_uce_02_3)                               0.0000     0.2996 f
  data_mem_pkt_li[561] (net)                           24.5464              0.0000     0.2996 f
  core/data_mem_pkt_i[562] (bp_core_minimal_02_0)                           0.0000     0.2996 f
  core/data_mem_pkt_i[562] (net)                       24.5464              0.0000     0.2996 f
  core/be/data_mem_pkt_i[39] (bp_be_top_02_0)                               0.0000     0.2996 f
  core/be/data_mem_pkt_i[39] (net)                     24.5464              0.0000     0.2996 f
  core/be/be_mem/data_mem_pkt_i[39] (bp_be_mem_top_02_0)                    0.0000     0.2996 f
  core/be/be_mem/data_mem_pkt_i[39] (net)              24.5464              0.0000     0.2996 f
  core/be/be_mem/dcache/data_mem_pkt_i[39] (bp_be_dcache_02_0_0)            0.0000     0.2996 f
  core/be/be_mem/dcache/data_mem_pkt_i[39] (net)       24.5464              0.0000     0.2996 f
  core/be/be_mem/dcache/U2177/IN1 (MUX21X1)                       0.0932   -0.0065 &   0.2931 f
  core/be/be_mem/dcache/U2177/Q (MUX21X1)                         0.0378    0.0760     0.3691 f
  core/be/be_mem/dcache/n2280 (net)             1       2.9389              0.0000     0.3691 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D (DFFX1)    0.0378    0.0000 &   0.3691 f
  data arrival time                                                                    0.3691

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4110     0.4110
  clock reconvergence pessimism                                             0.0000     0.4110
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/CLK (DFFX1)            0.0000     0.4110 r
  library hold time                                                         0.0200     0.4310
  data required time                                                                   0.4310
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4310
  data arrival time                                                                   -0.3691
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0619


  Startpoint: io_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[77] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[77] (net)                           2      13.9382              0.0000     0.1000 f
  U3223/IN6 (AO222X1)                                             0.0008    0.0000 @   0.1000 f
  U3223/Q (AO222X1)                                               0.1538    0.1303 @   0.2303 f
  mem_resp_li[647] (net)                        1      43.4340              0.0000     0.2303 f
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                                   0.0000     0.2303 f
  uce_1__uce/mem_resp_i[77] (net)                      43.4340              0.0000     0.2303 f
  uce_1__uce/U122/IN2 (AND2X1)                                    0.1538   -0.0338 @   0.1965 f
  uce_1__uce/U122/Q (AND2X1)                                      0.0661    0.0996     0.2962 f
  uce_1__uce/data_mem_pkt_o[21] (net)           3      15.2799              0.0000     0.2962 f
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                               0.0000     0.2962 f
  data_mem_pkt_li[543] (net)                           15.2799              0.0000     0.2962 f
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                           0.0000     0.2962 f
  core/data_mem_pkt_i[544] (net)                       15.2799              0.0000     0.2962 f
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                               0.0000     0.2962 f
  core/be/data_mem_pkt_i[21] (net)                     15.2799              0.0000     0.2962 f
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)                    0.0000     0.2962 f
  core/be/be_mem/data_mem_pkt_i[21] (net)              15.2799              0.0000     0.2962 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)            0.0000     0.2962 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)       15.2799              0.0000     0.2962 f
  core/be/be_mem/dcache/U2158/IN1 (MUX21X1)                       0.0661   -0.0017 &   0.2945 f
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                         0.0370    0.0716     0.3661 f
  core/be/be_mem/dcache/n2298 (net)             1       2.8687              0.0000     0.3661 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)    0.0370    0.0000 &   0.3661 f
  data arrival time                                                                    0.3661

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4075     0.4075
  clock reconvergence pessimism                                             0.0000     0.4075
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)            0.0000     0.4075 r
  library hold time                                                         0.0202     0.4277
  data required time                                                                   0.4277
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4277
  data arrival time                                                                   -0.3661
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0615


  Startpoint: mem_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[61] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[61] (net)                          2      13.1298              0.0000     0.1000 f
  U3205/IN4 (AO222X1)                                             0.0008    0.0000 @   0.1000 f
  U3205/Q (AO222X1)                                               0.0844    0.1221     0.2221 f
  mem_resp_li[631] (net)                        1      20.3454              0.0000     0.2221 f
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.2221 f
  uce_1__uce/mem_resp_i[61] (net)                      20.3454              0.0000     0.2221 f
  uce_1__uce/U105/IN2 (AND2X1)                                    0.0844   -0.0177 &   0.2044 f
  uce_1__uce/U105/Q (AND2X1)                                      0.0776    0.0957     0.3001 f
  uce_1__uce/data_mem_pkt_o[5] (net)            3      19.5461              0.0000     0.3001 f
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.3001 f
  data_mem_pkt_li[527] (net)                           19.5461              0.0000     0.3001 f
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.3001 f
  core/data_mem_pkt_i[528] (net)                       19.5461              0.0000     0.3001 f
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.3001 f
  core/be/data_mem_pkt_i[5] (net)                      19.5461              0.0000     0.3001 f
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.3001 f
  core/be/be_mem/data_mem_pkt_i[5] (net)               19.5461              0.0000     0.3001 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.3001 f
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        19.5461              0.0000     0.3001 f
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.0776   -0.0090 &   0.2911 f
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0392    0.0746     0.3658 f
  core/be/be_mem/dcache/n2314 (net)             1       3.3994              0.0000     0.3658 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0392   -0.0008 &   0.3650 f
  data arrival time                                                                    0.3650

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  clock reconvergence pessimism                                             0.0000     0.4068
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.4068 r
  library hold time                                                         0.0197     0.4265
  data required time                                                                   0.4265
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4265
  data arrival time                                                                   -0.3650
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0615


  Startpoint: mem_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[117] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[117] (net)                         2      21.5888              0.0000     0.1000 f
  U3267/IN4 (AO222X1)                                             0.0024    0.0003 @   0.1003 f
  U3267/Q (AO222X1)                                               0.0665    0.1096     0.2099 f
  mem_resp_li[687] (net)                        1      13.4737              0.0000     0.2099 f
  uce_1__uce/mem_resp_i[117] (bp_uce_02_3)                                  0.0000     0.2099 f
  uce_1__uce/mem_resp_i[117] (net)                     13.4737              0.0000     0.2099 f
  uce_1__uce/U165/IN2 (AND2X1)                                    0.0665    0.0006 &   0.2105 f
  uce_1__uce/U165/Q (AND2X1)                                      0.0638    0.0850     0.2955 f
  uce_1__uce/data_mem_pkt_o[61] (net)           3      15.0254              0.0000     0.2955 f
  uce_1__uce/data_mem_pkt_o[61] (bp_uce_02_3)                               0.0000     0.2955 f
  data_mem_pkt_li[583] (net)                           15.0254              0.0000     0.2955 f
  core/data_mem_pkt_i[584] (bp_core_minimal_02_0)                           0.0000     0.2955 f
  core/data_mem_pkt_i[584] (net)                       15.0254              0.0000     0.2955 f
  core/be/data_mem_pkt_i[61] (bp_be_top_02_0)                               0.0000     0.2955 f
  core/be/data_mem_pkt_i[61] (net)                     15.0254              0.0000     0.2955 f
  core/be/be_mem/data_mem_pkt_i[61] (bp_be_mem_top_02_0)                    0.0000     0.2955 f
  core/be/be_mem/data_mem_pkt_i[61] (net)              15.0254              0.0000     0.2955 f
  core/be/be_mem/dcache/data_mem_pkt_i[61] (bp_be_dcache_02_0_0)            0.0000     0.2955 f
  core/be/be_mem/dcache/data_mem_pkt_i[61] (net)       15.0254              0.0000     0.2955 f
  core/be/be_mem/dcache/U2200/IN1 (MUX21X1)                       0.0638    0.0005 &   0.2960 f
  core/be/be_mem/dcache/U2200/Q (MUX21X1)                         0.0358    0.0704     0.3664 f
  core/be/be_mem/dcache/n2258 (net)             1       2.4956              0.0000     0.3664 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D (DFFX1)    0.0358    0.0000 &   0.3664 f
  data arrival time                                                                    0.3664

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                         0.0204     0.4273
  data required time                                                                   0.4273
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4273
  data arrival time                                                                   -0.3664
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0609


  Startpoint: mem_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[86] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[86] (net)                          2      12.8022              0.0000     0.1000 f
  U3233/IN4 (AO222X1)                                             0.0008    0.0002 @   0.1002 f
  U3233/Q (AO222X1)                                               0.0848    0.1224     0.2226 f
  mem_resp_li[656] (net)                        1      20.4987              0.0000     0.2226 f
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                                   0.0000     0.2226 f
  uce_1__uce/mem_resp_i[86] (net)                      20.4987              0.0000     0.2226 f
  uce_1__uce/U132/IN2 (AND2X1)                                    0.0848   -0.0161 &   0.2065 f
  uce_1__uce/U132/Q (AND2X1)                                      0.0766    0.0952     0.3017 f
  uce_1__uce/data_mem_pkt_o[30] (net)           3      19.1789              0.0000     0.3017 f
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                               0.0000     0.3017 f
  data_mem_pkt_li[552] (net)                           19.1789              0.0000     0.3017 f
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                           0.0000     0.3017 f
  core/data_mem_pkt_i[553] (net)                       19.1789              0.0000     0.3017 f
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                               0.0000     0.3017 f
  core/be/data_mem_pkt_i[30] (net)                     19.1789              0.0000     0.3017 f
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)                    0.0000     0.3017 f
  core/be/be_mem/data_mem_pkt_i[30] (net)              19.1789              0.0000     0.3017 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)            0.0000     0.3017 f
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)       19.1789              0.0000     0.3017 f
  core/be/be_mem/dcache/U2167/IN1 (MUX21X1)                       0.0766   -0.0060 &   0.2957 f
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                         0.0365    0.0723     0.3680 f
  core/be/be_mem/dcache/n2289 (net)             1       2.4497              0.0000     0.3680 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)    0.0365    0.0000 &   0.3680 f
  data arrival time                                                                    0.3680

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                         0.0203     0.4285
  data required time                                                                   0.4285
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4285
  data arrival time                                                                   -0.3680
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0605


  Startpoint: io_resp_i[107]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[107] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[107] (net)                          2      11.5180              0.0000     0.1000 f
  U3256/IN6 (AO222X1)                                             0.0007    0.0001 @   0.1001 f
  U3256/Q (AO222X1)                                               0.1550    0.1309 @   0.2310 f
  mem_resp_li[677] (net)                        1      43.8228              0.0000     0.2310 f
  uce_1__uce/mem_resp_i[107] (bp_uce_02_3)                                  0.0000     0.2310 f
  uce_1__uce/mem_resp_i[107] (net)                     43.8228              0.0000     0.2310 f
  uce_1__uce/U155/IN2 (AND2X1)                                    0.1550   -0.0335 @   0.1975 f
  uce_1__uce/U155/Q (AND2X1)                                      0.0740    0.1044     0.3019 f
  uce_1__uce/data_mem_pkt_o[51] (net)           3      18.0580              0.0000     0.3019 f
  uce_1__uce/data_mem_pkt_o[51] (bp_uce_02_3)                               0.0000     0.3019 f
  data_mem_pkt_li[573] (net)                           18.0580              0.0000     0.3019 f
  core/data_mem_pkt_i[574] (bp_core_minimal_02_0)                           0.0000     0.3019 f
  core/data_mem_pkt_i[574] (net)                       18.0580              0.0000     0.3019 f
  core/be/data_mem_pkt_i[51] (bp_be_top_02_0)                               0.0000     0.3019 f
  core/be/data_mem_pkt_i[51] (net)                     18.0580              0.0000     0.3019 f
  core/be/be_mem/data_mem_pkt_i[51] (bp_be_mem_top_02_0)                    0.0000     0.3019 f
  core/be/be_mem/data_mem_pkt_i[51] (net)              18.0580              0.0000     0.3019 f
  core/be/be_mem/dcache/data_mem_pkt_i[51] (bp_be_dcache_02_0_0)            0.0000     0.3019 f
  core/be/be_mem/dcache/data_mem_pkt_i[51] (net)       18.0580              0.0000     0.3019 f
  core/be/be_mem/dcache/U2189/IN1 (MUX21X1)                       0.0740   -0.0062 &   0.2957 f
  core/be/be_mem/dcache/U2189/Q (MUX21X1)                         0.0373    0.0727     0.3684 f
  core/be/be_mem/dcache/n2268 (net)             1       2.7926              0.0000     0.3684 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/D (DFFX1)    0.0373    0.0000 &   0.3684 f
  data arrival time                                                                    0.3684

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4085     0.4085
  clock reconvergence pessimism                                             0.0000     0.4085
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/CLK (DFFX1)            0.0000     0.4085 r
  library hold time                                                         0.0201     0.4286
  data required time                                                                   0.4286
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4286
  data arrival time                                                                   -0.3684
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0602


  Startpoint: io_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[81] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[81] (net)                           2      14.0971              0.0000     0.1000 f
  U3227/IN6 (AO222X1)                                             0.0008    0.0002 @   0.1002 f
  U3227/Q (AO222X1)                                               0.1433    0.1247 @   0.2249 f
  mem_resp_li[651] (net)                        1      39.8099              0.0000     0.2249 f
  uce_1__uce/mem_resp_i[81] (bp_uce_02_3)                                   0.0000     0.2249 f
  uce_1__uce/mem_resp_i[81] (net)                      39.8099              0.0000     0.2249 f
  uce_1__uce/U126/IN2 (AND2X1)                                    0.1433   -0.0269 @   0.1980 f
  uce_1__uce/U126/Q (AND2X1)                                      0.0738    0.1024     0.3004 f
  uce_1__uce/data_mem_pkt_o[25] (net)           3      17.7347              0.0000     0.3004 f
  uce_1__uce/data_mem_pkt_o[25] (bp_uce_02_3)                               0.0000     0.3004 f
  data_mem_pkt_li[547] (net)                           17.7347              0.0000     0.3004 f
  core/data_mem_pkt_i[548] (bp_core_minimal_02_0)                           0.0000     0.3004 f
  core/data_mem_pkt_i[548] (net)                       17.7347              0.0000     0.3004 f
  core/be/data_mem_pkt_i[25] (bp_be_top_02_0)                               0.0000     0.3004 f
  core/be/data_mem_pkt_i[25] (net)                     17.7347              0.0000     0.3004 f
  core/be/be_mem/data_mem_pkt_i[25] (bp_be_mem_top_02_0)                    0.0000     0.3004 f
  core/be/be_mem/data_mem_pkt_i[25] (net)              17.7347              0.0000     0.3004 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (bp_be_dcache_02_0_0)            0.0000     0.3004 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (net)       17.7347              0.0000     0.3004 f
  core/be/be_mem/dcache/U2162/IN1 (MUX21X1)                       0.0738   -0.0086 &   0.2918 f
  core/be/be_mem/dcache/U2162/Q (MUX21X1)                         0.0396    0.0745     0.3663 f
  core/be/be_mem/dcache/n2294 (net)             1       3.6019              0.0000     0.3663 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D (DFFX1)    0.0396    0.0000 &   0.3664 f
  data arrival time                                                                    0.3664

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                             0.0000     0.4066
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/CLK (DFFX1)            0.0000     0.4066 r
  library hold time                                                         0.0196     0.4262
  data required time                                                                   0.4262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4262
  data arrival time                                                                   -0.3664
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0599


  Startpoint: io_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[78] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[78] (net)                           2      11.9192              0.0000     0.1000 f
  U3224/IN5 (AO222X1)                                             0.0007    0.0000 @   0.1000 f
  U3224/Q (AO222X1)                                               0.1441    0.1225 @   0.2225 f
  mem_resp_li[648] (net)                        1      40.3676              0.0000     0.2225 f
  uce_1__uce/mem_resp_i[78] (bp_uce_02_3)                                   0.0000     0.2225 f
  uce_1__uce/mem_resp_i[78] (net)                      40.3676              0.0000     0.2225 f
  uce_1__uce/U123/IN2 (AND2X1)                                    0.1441   -0.0246 @   0.1979 f
  uce_1__uce/U123/Q (AND2X1)                                      0.0665    0.0987     0.2966 f
  uce_1__uce/data_mem_pkt_o[22] (net)           3      15.4213              0.0000     0.2966 f
  uce_1__uce/data_mem_pkt_o[22] (bp_uce_02_3)                               0.0000     0.2966 f
  data_mem_pkt_li[544] (net)                           15.4213              0.0000     0.2966 f
  core/data_mem_pkt_i[545] (bp_core_minimal_02_0)                           0.0000     0.2966 f
  core/data_mem_pkt_i[545] (net)                       15.4213              0.0000     0.2966 f
  core/be/data_mem_pkt_i[22] (bp_be_top_02_0)                               0.0000     0.2966 f
  core/be/data_mem_pkt_i[22] (net)                     15.4213              0.0000     0.2966 f
  core/be/be_mem/data_mem_pkt_i[22] (bp_be_mem_top_02_0)                    0.0000     0.2966 f
  core/be/be_mem/data_mem_pkt_i[22] (net)              15.4213              0.0000     0.2966 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (bp_be_dcache_02_0_0)            0.0000     0.2966 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (net)       15.4213              0.0000     0.2966 f
  core/be/be_mem/dcache/U2159/IN1 (MUX21X1)                       0.0665    0.0005 &   0.2972 f
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                         0.0372    0.0718     0.3690 f
  core/be/be_mem/dcache/n2297 (net)             1       2.9222              0.0000     0.3690 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)    0.0372    0.0000 &   0.3690 f
  data arrival time                                                                    0.3690

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4081     0.4081
  clock reconvergence pessimism                                             0.0000     0.4081
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)            0.0000     0.4081 r
  library hold time                                                         0.0201     0.4282
  data required time                                                                   0.4282
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4282
  data arrival time                                                                   -0.3690
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0592


  Startpoint: io_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[116] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[116] (net)                          2      21.0144              0.0000     0.1000 r
  U3266/IN5 (AO222X1)                                             0.0022    0.0003 @   0.1003 r
  U3266/Q (AO222X1)                                               0.0676    0.0772     0.1775 r
  mem_resp_li[686] (net)                        1      14.5207              0.0000     0.1775 r
  uce_1__uce/mem_resp_i[116] (bp_uce_02_3)                                  0.0000     0.1775 r
  uce_1__uce/mem_resp_i[116] (net)                     14.5207              0.0000     0.1775 r
  uce_1__uce/U164/IN2 (AND2X1)                                    0.0676   -0.0118 &   0.1658 r
  uce_1__uce/U164/Q (AND2X1)                                      0.0863    0.0895     0.2553 r
  uce_1__uce/data_mem_pkt_o[60] (net)           3      22.3945              0.0000     0.2553 r
  uce_1__uce/data_mem_pkt_o[60] (bp_uce_02_3)                               0.0000     0.2553 r
  data_mem_pkt_li[582] (net)                           22.3945              0.0000     0.2553 r
  core/data_mem_pkt_i[583] (bp_core_minimal_02_0)                           0.0000     0.2553 r
  core/data_mem_pkt_i[583] (net)                       22.3945              0.0000     0.2553 r
  core/be/data_mem_pkt_i[60] (bp_be_top_02_0)                               0.0000     0.2553 r
  core/be/data_mem_pkt_i[60] (net)                     22.3945              0.0000     0.2553 r
  core/be/be_mem/data_mem_pkt_i[60] (bp_be_mem_top_02_0)                    0.0000     0.2553 r
  core/be/be_mem/data_mem_pkt_i[60] (net)              22.3945              0.0000     0.2553 r
  core/be/be_mem/dcache/data_mem_pkt_i[60] (bp_be_dcache_02_0_0)            0.0000     0.2553 r
  core/be/be_mem/dcache/data_mem_pkt_i[60] (net)       22.3945              0.0000     0.2553 r
  core/be/be_mem/dcache/U2199/IN1 (MUX21X1)                       0.0863   -0.0140 &   0.2413 r
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                         0.0344    0.0818     0.3231 r
  core/be/be_mem/dcache/n2259 (net)             1       2.2465              0.0000     0.3231 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)    0.0344    0.0000 &   0.3231 r
  data arrival time                                                                    0.3231

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                        -0.0265     0.3817
  data required time                                                                   0.3817
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3817
  data arrival time                                                                   -0.3231
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0585


  Startpoint: mem_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[83] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[83] (net)                          2      19.4351              0.0000     0.1000 f
  U3229/IN4 (AO222X1)                                             0.0019    0.0006 @   0.1006 f
  U3229/Q (AO222X1)                                               0.0823    0.1209     0.2215 f
  mem_resp_li[653] (net)                        1      19.5777              0.0000     0.2215 f
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                                   0.0000     0.2215 f
  uce_1__uce/mem_resp_i[83] (net)                      19.5777              0.0000     0.2215 f
  uce_1__uce/U129/IN2 (AND2X1)                                    0.0823   -0.0158 &   0.2057 f
  uce_1__uce/U129/Q (AND2X1)                                      0.0687    0.0903     0.2960 f
  uce_1__uce/data_mem_pkt_o[27] (net)           3      16.4778              0.0000     0.2960 f
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                               0.0000     0.2960 f
  data_mem_pkt_li[549] (net)                           16.4778              0.0000     0.2960 f
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                           0.0000     0.2960 f
  core/data_mem_pkt_i[550] (net)                       16.4778              0.0000     0.2960 f
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                               0.0000     0.2960 f
  core/be/data_mem_pkt_i[27] (net)                     16.4778              0.0000     0.2960 f
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)                    0.0000     0.2960 f
  core/be/be_mem/data_mem_pkt_i[27] (net)              16.4778              0.0000     0.2960 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)            0.0000     0.2960 f
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)       16.4778              0.0000     0.2960 f
  core/be/be_mem/dcache/U2164/IN1 (MUX21X1)                       0.0687    0.0008 &   0.2969 f
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                         0.0381    0.0728     0.3696 f
  core/be/be_mem/dcache/n2292 (net)             1       3.1931              0.0000     0.3696 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)    0.0381    0.0000 &   0.3697 f
  data arrival time                                                                    0.3697

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                         0.0199     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.3697
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0584


  Startpoint: io_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[113] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[113] (net)                          2      20.4909              0.0000     0.1000 r
  U3263/IN5 (AO222X1)                                             0.0024    0.0009 @   0.1009 r
  U3263/Q (AO222X1)                                               0.0752    0.0815     0.1824 r
  mem_resp_li[683] (net)                        1      17.3376              0.0000     0.1824 r
  uce_1__uce/mem_resp_i[113] (bp_uce_02_3)                                  0.0000     0.1824 r
  uce_1__uce/mem_resp_i[113] (net)                     17.3376              0.0000     0.1824 r
  uce_1__uce/U161/IN2 (AND2X1)                                    0.0752   -0.0165 &   0.1659 r
  uce_1__uce/U161/Q (AND2X1)                                      0.0746    0.0843     0.2503 r
  uce_1__uce/data_mem_pkt_o[57] (net)           3      18.0375              0.0000     0.2503 r
  uce_1__uce/data_mem_pkt_o[57] (bp_uce_02_3)                               0.0000     0.2503 r
  data_mem_pkt_li[579] (net)                           18.0375              0.0000     0.2503 r
  core/data_mem_pkt_i[580] (bp_core_minimal_02_0)                           0.0000     0.2503 r
  core/data_mem_pkt_i[580] (net)                       18.0375              0.0000     0.2503 r
  core/be/data_mem_pkt_i[57] (bp_be_top_02_0)                               0.0000     0.2503 r
  core/be/data_mem_pkt_i[57] (net)                     18.0375              0.0000     0.2503 r
  core/be/be_mem/data_mem_pkt_i[57] (bp_be_mem_top_02_0)                    0.0000     0.2503 r
  core/be/be_mem/data_mem_pkt_i[57] (net)              18.0375              0.0000     0.2503 r
  core/be/be_mem/dcache/data_mem_pkt_i[57] (bp_be_dcache_02_0_0)            0.0000     0.2503 r
  core/be/be_mem/dcache/data_mem_pkt_i[57] (net)       18.0375              0.0000     0.2503 r
  core/be/be_mem/dcache/U2196/IN1 (MUX21X1)                       0.0746   -0.0079 &   0.2424 r
  core/be/be_mem/dcache/U2196/Q (MUX21X1)                         0.0368    0.0812     0.3236 r
  core/be/be_mem/dcache/n2262 (net)             1       3.2615              0.0000     0.3236 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D (DFFX1)    0.0368    0.0000 &   0.3237 r
  data arrival time                                                                    0.3237

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4081     0.4081
  clock reconvergence pessimism                                             0.0000     0.4081
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/CLK (DFFX1)            0.0000     0.4081 r
  library hold time                                                        -0.0271     0.3810
  data required time                                                                   0.3810
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3810
  data arrival time                                                                   -0.3237
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0573


  Startpoint: mem_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[105] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[105] (net)                         2      15.7321              0.0000     0.1000 f
  U3254/IN4 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3254/Q (AO222X1)                                               0.0809    0.1199     0.2201 f
  mem_resp_li[675] (net)                        1      19.0870              0.0000     0.2201 f
  uce_1__uce/mem_resp_i[105] (bp_uce_02_3)                                  0.0000     0.2201 f
  uce_1__uce/mem_resp_i[105] (net)                     19.0870              0.0000     0.2201 f
  uce_1__uce/U152/IN2 (AND2X1)                                    0.0809   -0.0062 &   0.2139 f
  uce_1__uce/U152/Q (AND2X1)                                      0.0795    0.0962     0.3101 f
  uce_1__uce/data_mem_pkt_o[49] (net)           3      20.2253              0.0000     0.3101 f
  uce_1__uce/data_mem_pkt_o[49] (bp_uce_02_3)                               0.0000     0.3101 f
  data_mem_pkt_li[571] (net)                           20.2253              0.0000     0.3101 f
  core/data_mem_pkt_i[572] (bp_core_minimal_02_0)                           0.0000     0.3101 f
  core/data_mem_pkt_i[572] (net)                       20.2253              0.0000     0.3101 f
  core/be/data_mem_pkt_i[49] (bp_be_top_02_0)                               0.0000     0.3101 f
  core/be/data_mem_pkt_i[49] (net)                     20.2253              0.0000     0.3101 f
  core/be/be_mem/data_mem_pkt_i[49] (bp_be_mem_top_02_0)                    0.0000     0.3101 f
  core/be/be_mem/data_mem_pkt_i[49] (net)              20.2253              0.0000     0.3101 f
  core/be/be_mem/dcache/data_mem_pkt_i[49] (bp_be_dcache_02_0_0)            0.0000     0.3101 f
  core/be/be_mem/dcache/data_mem_pkt_i[49] (net)       20.2253              0.0000     0.3101 f
  core/be/be_mem/dcache/U2187/IN1 (MUX21X1)                       0.0795   -0.0121 &   0.2980 f
  core/be/be_mem/dcache/U2187/Q (MUX21X1)                         0.0379    0.0737     0.3717 f
  core/be/be_mem/dcache/n2270 (net)             1       2.8923              0.0000     0.3717 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D (DFFX1)    0.0379    0.0000 &   0.3717 f
  data arrival time                                                                    0.3717

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4087     0.4087
  clock reconvergence pessimism                                             0.0000     0.4087
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/CLK (DFFX1)            0.0000     0.4087 r
  library hold time                                                         0.0200     0.4287
  data required time                                                                   0.4287
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4287
  data arrival time                                                                   -0.3717
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0569


  Startpoint: io_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[64] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[64] (net)                           2      11.9892              0.0000     0.1000 f
  U3208/IN6 (AO222X1)                                             0.0009    0.0003 @   0.1003 f
  U3208/Q (AO222X1)                                               0.1539    0.1301 @   0.2304 f
  mem_resp_li[634] (net)                        1      43.3455              0.0000     0.2304 f
  uce_1__uce/mem_resp_i[64] (bp_uce_02_3)                                   0.0000     0.2304 f
  uce_1__uce/mem_resp_i[64] (net)                      43.3455              0.0000     0.2304 f
  uce_1__uce/U108/IN2 (AND2X1)                                    0.1539   -0.0315 @   0.1990 f
  uce_1__uce/U108/Q (AND2X1)                                      0.0650    0.0990     0.2980 f
  uce_1__uce/data_mem_pkt_o[8] (net)            3      14.8930              0.0000     0.2980 f
  uce_1__uce/data_mem_pkt_o[8] (bp_uce_02_3)                                0.0000     0.2980 f
  data_mem_pkt_li[530] (net)                           14.8930              0.0000     0.2980 f
  core/data_mem_pkt_i[531] (bp_core_minimal_02_0)                           0.0000     0.2980 f
  core/data_mem_pkt_i[531] (net)                       14.8930              0.0000     0.2980 f
  core/be/data_mem_pkt_i[8] (bp_be_top_02_0)                                0.0000     0.2980 f
  core/be/data_mem_pkt_i[8] (net)                      14.8930              0.0000     0.2980 f
  core/be/be_mem/data_mem_pkt_i[8] (bp_be_mem_top_02_0)                     0.0000     0.2980 f
  core/be/be_mem/data_mem_pkt_i[8] (net)               14.8930              0.0000     0.2980 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (bp_be_dcache_02_0_0)             0.0000     0.2980 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (net)        14.8930              0.0000     0.2980 f
  core/be/be_mem/dcache/U2144/IN1 (MUX21X1)                       0.0650    0.0002 &   0.2982 f
  core/be/be_mem/dcache/U2144/Q (MUX21X1)                         0.0366    0.0711     0.3693 f
  core/be/be_mem/dcache/n2311 (net)             1       2.7376              0.0000     0.3693 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D (DFFX1)     0.0366    0.0000 &   0.3693 f
  data arrival time                                                                    0.3693

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4059     0.4059
  clock reconvergence pessimism                                             0.0000     0.4059
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/CLK (DFFX1)             0.0000     0.4059 r
  library hold time                                                         0.0203     0.4262
  data required time                                                                   0.4262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4262
  data arrival time                                                                   -0.3693
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0569


  Startpoint: mem_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[58] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[58] (net)                          2      14.5560              0.0000     0.1000 f
  U3202/IN4 (AO222X1)                                             0.0010    0.0001 @   0.1001 f
  U3202/Q (AO222X1)                                               0.0800    0.1192     0.2193 f
  mem_resp_li[628] (net)                        1      18.7295              0.0000     0.2193 f
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.2193 f
  uce_1__uce/mem_resp_i[58] (net)                      18.7295              0.0000     0.2193 f
  uce_1__uce/U102/IN2 (AND2X1)                                    0.0800   -0.0096 &   0.2096 f
  uce_1__uce/U102/Q (AND2X1)                                      0.0769    0.0946     0.3043 f
  uce_1__uce/data_mem_pkt_o[2] (net)            3      19.3680              0.0000     0.3043 f
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.3043 f
  data_mem_pkt_li[524] (net)                           19.3680              0.0000     0.3043 f
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.3043 f
  core/data_mem_pkt_i[525] (net)                       19.3680              0.0000     0.3043 f
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.3043 f
  core/be/data_mem_pkt_i[2] (net)                      19.3680              0.0000     0.3043 f
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.3043 f
  core/be/be_mem/data_mem_pkt_i[2] (net)               19.3680              0.0000     0.3043 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.3043 f
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        19.3680              0.0000     0.3043 f
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.0769   -0.0066 &   0.2977 f
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0365    0.0725     0.3702 f
  core/be/be_mem/dcache/n2317 (net)             1       2.5208              0.0000     0.3702 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0365    0.0000 &   0.3702 f
  data arrival time                                                                    0.3702

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                             0.0000     0.4066
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.4066 r
  library hold time                                                         0.0203     0.4268
  data required time                                                                   0.4268
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4268
  data arrival time                                                                   -0.3702
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0567


  Startpoint: mem_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[79] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[79] (net)                          2      11.0523              0.0000     0.1000 f
  U3225/IN4 (AO222X1)                                             0.0006    0.0000 @   0.1000 f
  U3225/Q (AO222X1)                                               0.0907    0.1263     0.2263 f
  mem_resp_li[649] (net)                        1      22.6566              0.0000     0.2263 f
  uce_1__uce/mem_resp_i[79] (bp_uce_02_3)                                   0.0000     0.2263 f
  uce_1__uce/mem_resp_i[79] (net)                      22.6566              0.0000     0.2263 f
  uce_1__uce/U124/IN2 (AND2X1)                                    0.0907   -0.0075 &   0.2188 f
  uce_1__uce/U124/Q (AND2X1)                                      0.0749    0.0952     0.3140 f
  uce_1__uce/data_mem_pkt_o[23] (net)           3      18.5200              0.0000     0.3140 f
  uce_1__uce/data_mem_pkt_o[23] (bp_uce_02_3)                               0.0000     0.3140 f
  data_mem_pkt_li[545] (net)                           18.5200              0.0000     0.3140 f
  core/data_mem_pkt_i[546] (bp_core_minimal_02_0)                           0.0000     0.3140 f
  core/data_mem_pkt_i[546] (net)                       18.5200              0.0000     0.3140 f
  core/be/data_mem_pkt_i[23] (bp_be_top_02_0)                               0.0000     0.3140 f
  core/be/data_mem_pkt_i[23] (net)                     18.5200              0.0000     0.3140 f
  core/be/be_mem/data_mem_pkt_i[23] (bp_be_mem_top_02_0)                    0.0000     0.3140 f
  core/be/be_mem/data_mem_pkt_i[23] (net)              18.5200              0.0000     0.3140 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (bp_be_dcache_02_0_0)            0.0000     0.3140 f
  core/be/be_mem/dcache/data_mem_pkt_i[23] (net)       18.5200              0.0000     0.3140 f
  core/be/be_mem/dcache/U2160/IN1 (MUX21X1)                       0.0749   -0.0138 &   0.3003 f
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                         0.0359    0.0716     0.3719 f
  core/be/be_mem/dcache/n2296 (net)             1       2.2731              0.0000     0.3719 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)    0.0359    0.0000 &   0.3719 f
  data arrival time                                                                    0.3719

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4077     0.4077
  clock reconvergence pessimism                                             0.0000     0.4077
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)            0.0000     0.4077 r
  library hold time                                                         0.0204     0.4281
  data required time                                                                   0.4281
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4281
  data arrival time                                                                   -0.3719
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0562


  Startpoint: io_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[59] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[59] (net)                           2      14.6334              0.0000     0.1000 f
  U3203/IN5 (AO222X1)                                             0.0010    0.0003 @   0.1003 f
  U3203/Q (AO222X1)                                               0.1262    0.1130 @   0.2132 f
  mem_resp_li[629] (net)                        1      34.1912              0.0000     0.2132 f
  uce_1__uce/mem_resp_i[59] (bp_uce_02_3)                                   0.0000     0.2132 f
  uce_1__uce/mem_resp_i[59] (net)                      34.1912              0.0000     0.2132 f
  uce_1__uce/U103/IN2 (AND2X1)                                    0.1262   -0.0162 @   0.1971 f
  uce_1__uce/U103/Q (AND2X1)                                      0.0886    0.1089     0.3059 f
  uce_1__uce/data_mem_pkt_o[3] (net)            3      22.9309              0.0000     0.3059 f
  uce_1__uce/data_mem_pkt_o[3] (bp_uce_02_3)                                0.0000     0.3059 f
  data_mem_pkt_li[525] (net)                           22.9309              0.0000     0.3059 f
  core/data_mem_pkt_i[526] (bp_core_minimal_02_0)                           0.0000     0.3059 f
  core/data_mem_pkt_i[526] (net)                       22.9309              0.0000     0.3059 f
  core/be/data_mem_pkt_i[3] (bp_be_top_02_0)                                0.0000     0.3059 f
  core/be/data_mem_pkt_i[3] (net)                      22.9309              0.0000     0.3059 f
  core/be/be_mem/data_mem_pkt_i[3] (bp_be_mem_top_02_0)                     0.0000     0.3059 f
  core/be/be_mem/data_mem_pkt_i[3] (net)               22.9309              0.0000     0.3059 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (bp_be_dcache_02_0_0)             0.0000     0.3059 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (net)        22.9309              0.0000     0.3059 f
  core/be/be_mem/dcache/U2139/IN1 (MUX21X1)                       0.0886   -0.0096 &   0.2963 f
  core/be/be_mem/dcache/U2139/Q (MUX21X1)                         0.0373    0.0749     0.3712 f
  core/be/be_mem/dcache/n2316 (net)             1       2.7637              0.0000     0.3712 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D (DFFX1)     0.0373    0.0000 &   0.3712 f
  data arrival time                                                                    0.3712

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                             0.0000     0.4060
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/CLK (DFFX1)             0.0000     0.4060 r
  library hold time                                                         0.0201     0.4261
  data required time                                                                   0.4261
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4261
  data arrival time                                                                   -0.3712
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0548


  Startpoint: io_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[72] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[72] (net)                           2      14.1524              0.0000     0.1000 f
  U3217/IN6 (AO222X1)                                             0.0010    0.0003 @   0.1003 f
  U3217/Q (AO222X1)                                               0.1557    0.1311 @   0.2313 f
  mem_resp_li[642] (net)                        1      43.9436              0.0000     0.2313 f
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                                   0.0000     0.2313 f
  uce_1__uce/mem_resp_i[72] (net)                      43.9436              0.0000     0.2313 f
  uce_1__uce/U117/IN2 (AND2X1)                                    0.1557   -0.0280 @   0.2033 f
  uce_1__uce/U117/Q (AND2X1)                                      0.0665    0.1001     0.3034 f
  uce_1__uce/data_mem_pkt_o[16] (net)           3      15.4256              0.0000     0.3034 f
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                               0.0000     0.3034 f
  data_mem_pkt_li[538] (net)                           15.4256              0.0000     0.3034 f
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                           0.0000     0.3034 f
  core/data_mem_pkt_i[539] (net)                       15.4256              0.0000     0.3034 f
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                               0.0000     0.3034 f
  core/be/data_mem_pkt_i[16] (net)                     15.4256              0.0000     0.3034 f
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)                    0.0000     0.3034 f
  core/be/be_mem/data_mem_pkt_i[16] (net)              15.4256              0.0000     0.3034 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)            0.0000     0.3034 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)       15.4256              0.0000     0.3034 f
  core/be/be_mem/dcache/U2152/IN1 (MUX21X1)                       0.0665   -0.0012 &   0.3022 f
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                         0.0358    0.0707     0.3729 f
  core/be/be_mem/dcache/n2303 (net)             1       2.4345              0.0000     0.3729 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)    0.0358    0.0000 &   0.3729 f
  data arrival time                                                                    0.3729

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                             0.0000     0.4066
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)            0.0000     0.4066 r
  library hold time                                                         0.0204     0.4271
  data required time                                                                   0.4271
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4271
  data arrival time                                                                   -0.3729
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0542


  Startpoint: mem_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[111] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[111] (net)                         2      15.9081              0.0000     0.1000 f
  U3261/IN4 (AO222X1)                                             0.0014    0.0001 @   0.1001 f
  U3261/Q (AO222X1)                                               0.0689    0.1118     0.2120 f
  mem_resp_li[681] (net)                        1      14.6859              0.0000     0.2120 f
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                                  0.0000     0.2120 f
  uce_1__uce/mem_resp_i[111] (net)                     14.6859              0.0000     0.2120 f
  uce_1__uce/U159/IN2 (AND2X1)                                    0.0689   -0.0030 &   0.2090 f
  uce_1__uce/U159/Q (AND2X1)                                      0.0850    0.0974     0.3064 f
  uce_1__uce/data_mem_pkt_o[55] (net)           3      22.2943              0.0000     0.3064 f
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                               0.0000     0.3064 f
  data_mem_pkt_li[577] (net)                           22.2943              0.0000     0.3064 f
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                           0.0000     0.3064 f
  core/data_mem_pkt_i[578] (net)                       22.2943              0.0000     0.3064 f
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                               0.0000     0.3064 f
  core/be/data_mem_pkt_i[55] (net)                     22.2943              0.0000     0.3064 f
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)                    0.0000     0.3064 f
  core/be/be_mem/data_mem_pkt_i[55] (net)              22.2943              0.0000     0.3064 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)            0.0000     0.3064 f
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)       22.2943              0.0000     0.3064 f
  core/be/be_mem/dcache/U2194/IN1 (MUX21X1)                       0.0850   -0.0068 &   0.2996 f
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                         0.0382    0.0745     0.3742 f
  core/be/be_mem/dcache/n2264 (net)             1       2.8712              0.0000     0.3742 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)    0.0382    0.0000 &   0.3742 f
  data arrival time                                                                    0.3742

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                             0.0000     0.4084
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)            0.0000     0.4084 r
  library hold time                                                         0.0199     0.4283
  data required time                                                                   0.4283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4283
  data arrival time                                                                   -0.3742
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0541


  Startpoint: io_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[62] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[62] (net)                           2      20.9632              0.0000     0.1000 r
  U3206/IN6 (AO222X1)                                             0.0021    0.0004 @   0.1004 r
  U3206/Q (AO222X1)                                               0.0539    0.0718     0.1722 r
  mem_resp_li[632] (net)                        1       9.5880              0.0000     0.1722 r
  uce_1__uce/mem_resp_i[62] (bp_uce_02_3)                                   0.0000     0.1722 r
  uce_1__uce/mem_resp_i[62] (net)                       9.5880              0.0000     0.1722 r
  uce_1__uce/U106/IN2 (AND2X1)                                    0.0539   -0.0026 &   0.1696 r
  uce_1__uce/U106/Q (AND2X1)                                      0.0808    0.0851     0.2546 r
  uce_1__uce/data_mem_pkt_o[6] (net)            3      20.4826              0.0000     0.2546 r
  uce_1__uce/data_mem_pkt_o[6] (bp_uce_02_3)                                0.0000     0.2546 r
  data_mem_pkt_li[528] (net)                           20.4826              0.0000     0.2546 r
  core/data_mem_pkt_i[529] (bp_core_minimal_02_0)                           0.0000     0.2546 r
  core/data_mem_pkt_i[529] (net)                       20.4826              0.0000     0.2546 r
  core/be/data_mem_pkt_i[6] (bp_be_top_02_0)                                0.0000     0.2546 r
  core/be/data_mem_pkt_i[6] (net)                      20.4826              0.0000     0.2546 r
  core/be/be_mem/data_mem_pkt_i[6] (bp_be_mem_top_02_0)                     0.0000     0.2546 r
  core/be/be_mem/data_mem_pkt_i[6] (net)               20.4826              0.0000     0.2546 r
  core/be/be_mem/dcache/data_mem_pkt_i[6] (bp_be_dcache_02_0_0)             0.0000     0.2546 r
  core/be/be_mem/dcache/data_mem_pkt_i[6] (net)        20.4826              0.0000     0.2546 r
  core/be/be_mem/dcache/U2142/IN1 (MUX21X1)                       0.0808   -0.0100 &   0.2447 r
  core/be/be_mem/dcache/U2142/Q (MUX21X1)                         0.0358    0.0819     0.3266 r
  core/be/be_mem/dcache/n2313 (net)             1       2.9281              0.0000     0.3266 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D (DFFX1)     0.0358    0.0000 &   0.3266 r
  data arrival time                                                                    0.3266

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  clock reconvergence pessimism                                             0.0000     0.4068
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/CLK (DFFX1)             0.0000     0.4068 r
  library hold time                                                        -0.0269     0.3800
  data required time                                                                   0.3800
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3800
  data arrival time                                                                   -0.3266
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0533


  Startpoint: mem_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[85] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[85] (net)                          2      14.3731              0.0000     0.1000 f
  U3232/IN4 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3232/Q (AO222X1)                                               0.0892    0.1254     0.2256 f
  mem_resp_li[655] (net)                        1      22.0942              0.0000     0.2256 f
  uce_1__uce/mem_resp_i[85] (bp_uce_02_3)                                   0.0000     0.2256 f
  uce_1__uce/mem_resp_i[85] (net)                      22.0942              0.0000     0.2256 f
  uce_1__uce/U131/IN2 (AND2X1)                                    0.0892   -0.0106 &   0.2150 f
  uce_1__uce/U131/Q (AND2X1)                                      0.0635    0.0883     0.3034 f
  uce_1__uce/data_mem_pkt_o[29] (net)           3      14.5701              0.0000     0.3034 f
  uce_1__uce/data_mem_pkt_o[29] (bp_uce_02_3)                               0.0000     0.3034 f
  data_mem_pkt_li[551] (net)                           14.5701              0.0000     0.3034 f
  core/data_mem_pkt_i[552] (bp_core_minimal_02_0)                           0.0000     0.3034 f
  core/data_mem_pkt_i[552] (net)                       14.5701              0.0000     0.3034 f
  core/be/data_mem_pkt_i[29] (bp_be_top_02_0)                               0.0000     0.3034 f
  core/be/data_mem_pkt_i[29] (net)                     14.5701              0.0000     0.3034 f
  core/be/be_mem/data_mem_pkt_i[29] (bp_be_mem_top_02_0)                    0.0000     0.3034 f
  core/be/be_mem/data_mem_pkt_i[29] (net)              14.5701              0.0000     0.3034 f
  core/be/be_mem/dcache/data_mem_pkt_i[29] (bp_be_dcache_02_0_0)            0.0000     0.3034 f
  core/be/be_mem/dcache/data_mem_pkt_i[29] (net)       14.5701              0.0000     0.3034 f
  core/be/be_mem/dcache/U2166/IN1 (MUX21X1)                       0.0635   -0.0013 &   0.3020 f
  core/be/be_mem/dcache/U2166/Q (MUX21X1)                         0.0393    0.0731     0.3752 f
  core/be/be_mem/dcache/n2290 (net)             1       3.6986              0.0000     0.3752 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D (DFFX1)    0.0393    0.0000 &   0.3752 f
  data arrival time                                                                    0.3752

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4080     0.4080
  clock reconvergence pessimism                                             0.0000     0.4080
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/CLK (DFFX1)            0.0000     0.4080 r
  library hold time                                                         0.0197     0.4276
  data required time                                                                   0.4276
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4276
  data arrival time                                                                   -0.3752
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0524


  Startpoint: io_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[68] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[68] (net)                           2      25.8893              0.0000     0.1000 r
  U3213/IN6 (AO222X1)                                             0.0028    0.0004 @   0.1004 r
  U3213/Q (AO222X1)                                               0.0588    0.0748     0.1752 r
  mem_resp_li[638] (net)                        1      11.3846              0.0000     0.1752 r
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.1752 r
  uce_1__uce/mem_resp_i[68] (net)                      11.3846              0.0000     0.1752 r
  uce_1__uce/U112/IN2 (AND2X1)                                    0.0588   -0.0070 &   0.1682 r
  uce_1__uce/U112/Q (AND2X1)                                      0.0776    0.0840     0.2522 r
  uce_1__uce/data_mem_pkt_o[12] (net)           3      19.3089              0.0000     0.2522 r
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.2522 r
  data_mem_pkt_li[534] (net)                           19.3089              0.0000     0.2522 r
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.2522 r
  core/data_mem_pkt_i[535] (net)                       19.3089              0.0000     0.2522 r
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.2522 r
  core/be/data_mem_pkt_i[12] (net)                     19.3089              0.0000     0.2522 r
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.2522 r
  core/be/be_mem/data_mem_pkt_i[12] (net)              19.3089              0.0000     0.2522 r
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.2522 r
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       19.3089              0.0000     0.2522 r
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.0776   -0.0046 &   0.2476 r
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0364    0.0816     0.3292 r
  core/be/be_mem/dcache/n2307 (net)             1       3.1314              0.0000     0.3292 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0364    0.0000 &   0.3293 r
  data arrival time                                                                    0.3293

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                             0.0000     0.4067
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.4067 r
  library hold time                                                        -0.0270     0.3797
  data required time                                                                   0.3797
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3797
  data arrival time                                                                   -0.3293
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0504


  Startpoint: io_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[76] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[76] (net)                           2      19.5389              0.0000     0.1000 r
  U3222/IN5 (AO222X1)                                             0.0019    0.0003 @   0.1003 r
  U3222/Q (AO222X1)                                               0.0605    0.0731     0.1733 r
  mem_resp_li[646] (net)                        1      11.9880              0.0000     0.1733 r
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.1733 r
  uce_1__uce/mem_resp_i[76] (net)                      11.9880              0.0000     0.1733 r
  uce_1__uce/U121/IN2 (AND2X1)                                    0.0605   -0.0057 &   0.1677 r
  uce_1__uce/U121/Q (AND2X1)                                      0.0832    0.0871     0.2548 r
  uce_1__uce/data_mem_pkt_o[20] (net)           3      21.3239              0.0000     0.2548 r
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.2548 r
  data_mem_pkt_li[542] (net)                           21.3239              0.0000     0.2548 r
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.2548 r
  core/data_mem_pkt_i[543] (net)                       21.3239              0.0000     0.2548 r
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.2548 r
  core/be/data_mem_pkt_i[20] (net)                     21.3239              0.0000     0.2548 r
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.2548 r
  core/be/be_mem/data_mem_pkt_i[20] (net)              21.3239              0.0000     0.2548 r
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.2548 r
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       21.3239              0.0000     0.2548 r
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.0832   -0.0083 &   0.2465 r
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0370    0.0830     0.3295 r
  core/be/be_mem/dcache/n2299 (net)             1       3.2006              0.0000     0.3295 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0370    0.0000 &   0.3295 r
  data arrival time                                                                    0.3295

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                             0.0000     0.4066
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.4066 r
  library hold time                                                        -0.0272     0.3794
  data required time                                                                   0.3794
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3794
  data arrival time                                                                   -0.3295
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0499


  Startpoint: io_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[70] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[70] (net)                           2      14.8682              0.0000     0.1000 f
  U3215/IN5 (AO222X1)                                             0.0011    0.0001 @   0.1001 f
  U3215/Q (AO222X1)                                               0.1455    0.1232 @   0.2234 f
  mem_resp_li[640] (net)                        1      40.7976              0.0000     0.2234 f
  uce_1__uce/mem_resp_i[70] (bp_uce_02_3)                                   0.0000     0.2234 f
  uce_1__uce/mem_resp_i[70] (net)                      40.7976              0.0000     0.2234 f
  uce_1__uce/U115/IN2 (AND2X1)                                    0.1455   -0.0189 @   0.2044 f
  uce_1__uce/U115/Q (AND2X1)                                      0.0735    0.1029     0.3073 f
  uce_1__uce/data_mem_pkt_o[14] (net)           3      17.8700              0.0000     0.3073 f
  uce_1__uce/data_mem_pkt_o[14] (bp_uce_02_3)                               0.0000     0.3073 f
  data_mem_pkt_li[536] (net)                           17.8700              0.0000     0.3073 f
  core/data_mem_pkt_i[537] (bp_core_minimal_02_0)                           0.0000     0.3073 f
  core/data_mem_pkt_i[537] (net)                       17.8700              0.0000     0.3073 f
  core/be/data_mem_pkt_i[14] (bp_be_top_02_0)                               0.0000     0.3073 f
  core/be/data_mem_pkt_i[14] (net)                     17.8700              0.0000     0.3073 f
  core/be/be_mem/data_mem_pkt_i[14] (bp_be_mem_top_02_0)                    0.0000     0.3073 f
  core/be/be_mem/data_mem_pkt_i[14] (net)              17.8700              0.0000     0.3073 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (bp_be_dcache_02_0_0)            0.0000     0.3073 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (net)       17.8700              0.0000     0.3073 f
  core/be/be_mem/dcache/U2150/IN1 (MUX21X1)                       0.0735   -0.0042 &   0.3032 f
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                         0.0395    0.0744     0.3776 f
  core/be/be_mem/dcache/n2305 (net)             1       3.5749              0.0000     0.3776 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)    0.0395    0.0000 &   0.3776 f
  data arrival time                                                                    0.3776

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4077     0.4077
  clock reconvergence pessimism                                             0.0000     0.4077
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)            0.0000     0.4077 r
  library hold time                                                         0.0196     0.4273
  data required time                                                                   0.4273
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4273
  data arrival time                                                                   -0.3776
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0497


  Startpoint: mem_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[74] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[74] (net)                          2      14.3419              0.0000     0.1000 f
  U3220/IN4 (AO222X1)                                             0.0012    0.0005 @   0.1005 f
  U3220/Q (AO222X1)                                               0.1427    0.1540 @   0.2544 f
  mem_resp_li[644] (net)                        1      39.6536              0.0000     0.2544 f
  uce_1__uce/mem_resp_i[74] (bp_uce_02_3)                                   0.0000     0.2544 f
  uce_1__uce/mem_resp_i[74] (net)                      39.6536              0.0000     0.2544 f
  uce_1__uce/U119/IN2 (AND2X1)                                    0.1427   -0.0390 @   0.2154 f
  uce_1__uce/U119/Q (AND2X1)                                      0.0680    0.0994     0.3149 f
  uce_1__uce/data_mem_pkt_o[18] (net)           3      15.9617              0.0000     0.3149 f
  uce_1__uce/data_mem_pkt_o[18] (bp_uce_02_3)                               0.0000     0.3149 f
  data_mem_pkt_li[540] (net)                           15.9617              0.0000     0.3149 f
  core/data_mem_pkt_i[541] (bp_core_minimal_02_0)                           0.0000     0.3149 f
  core/data_mem_pkt_i[541] (net)                       15.9617              0.0000     0.3149 f
  core/be/data_mem_pkt_i[18] (bp_be_top_02_0)                               0.0000     0.3149 f
  core/be/data_mem_pkt_i[18] (net)                     15.9617              0.0000     0.3149 f
  core/be/be_mem/data_mem_pkt_i[18] (bp_be_mem_top_02_0)                    0.0000     0.3149 f
  core/be/be_mem/data_mem_pkt_i[18] (net)              15.9617              0.0000     0.3149 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (bp_be_dcache_02_0_0)            0.0000     0.3149 f
  core/be/be_mem/dcache/data_mem_pkt_i[18] (net)       15.9617              0.0000     0.3149 f
  core/be/be_mem/dcache/U2155/IN1 (MUX21X1)                       0.0680   -0.0075 &   0.3073 f
  core/be/be_mem/dcache/U2155/Q (MUX21X1)                         0.0360    0.0710     0.3783 f
  core/be/be_mem/dcache/n2301 (net)             1       2.4718              0.0000     0.3783 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D (DFFX1)    0.0360    0.0000 &   0.3783 f
  data arrival time                                                                    0.3783

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4070     0.4070
  clock reconvergence pessimism                                             0.0000     0.4070
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/CLK (DFFX1)            0.0000     0.4070 r
  library hold time                                                         0.0204     0.4274
  data required time                                                                   0.4274
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4274
  data arrival time                                                                   -0.3783
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0490


  Startpoint: io_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[65] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[65] (net)                           2      20.0292              0.0000     0.1000 r
  U3209/IN5 (AO222X1)                                             0.0020    0.0003 @   0.1003 r
  U3209/Q (AO222X1)                                               0.0607    0.0732     0.1735 r
  mem_resp_li[635] (net)                        1      12.0714              0.0000     0.1735 r
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                                   0.0000     0.1735 r
  uce_1__uce/mem_resp_i[65] (net)                      12.0714              0.0000     0.1735 r
  uce_1__uce/U109/IN2 (AND2X1)                                    0.0607   -0.0021 &   0.1713 r
  uce_1__uce/U109/Q (AND2X1)                                      0.0849    0.0880     0.2594 r
  uce_1__uce/data_mem_pkt_o[9] (net)            3      21.9431              0.0000     0.2594 r
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                                0.0000     0.2594 r
  data_mem_pkt_li[531] (net)                           21.9431              0.0000     0.2594 r
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                           0.0000     0.2594 r
  core/data_mem_pkt_i[532] (net)                       21.9431              0.0000     0.2594 r
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                                0.0000     0.2594 r
  core/be/data_mem_pkt_i[9] (net)                      21.9431              0.0000     0.2594 r
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)                     0.0000     0.2594 r
  core/be/be_mem/data_mem_pkt_i[9] (net)               21.9431              0.0000     0.2594 r
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)             0.0000     0.2594 r
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)        21.9431              0.0000     0.2594 r
  core/be/be_mem/dcache/U2145/IN1 (MUX21X1)                       0.0849   -0.0093 &   0.2501 r
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                         0.0352    0.0824     0.3325 r
  core/be/be_mem/dcache/n2310 (net)             1       2.7231              0.0000     0.3325 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.0352   -0.0009 &   0.3316 r
  data arrival time                                                                    0.3316

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                             0.0000     0.4067
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)             0.0000     0.4067 r
  library hold time                                                        -0.0267     0.3800
  data required time                                                                   0.3800
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3800
  data arrival time                                                                   -0.3316
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0484


  Startpoint: io_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[98] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[98] (net)                           2      17.3477              0.0000     0.1000 r
  U3247/IN5 (AO222X1)                                             0.0014    0.0003 @   0.1003 r
  U3247/Q (AO222X1)                                               0.0745    0.0809     0.1812 r
  mem_resp_li[668] (net)                        1      17.0955              0.0000     0.1812 r
  uce_1__uce/mem_resp_i[98] (bp_uce_02_3)                                   0.0000     0.1812 r
  uce_1__uce/mem_resp_i[98] (net)                      17.0955              0.0000     0.1812 r
  uce_1__uce/U145/IN2 (AND2X1)                                    0.0745   -0.0111 &   0.1701 r
  uce_1__uce/U145/Q (AND2X1)                                      0.0889    0.0917     0.2617 r
  uce_1__uce/data_mem_pkt_o[42] (net)           3      23.2582              0.0000     0.2617 r
  uce_1__uce/data_mem_pkt_o[42] (bp_uce_02_3)                               0.0000     0.2617 r
  data_mem_pkt_li[564] (net)                           23.2582              0.0000     0.2617 r
  core/data_mem_pkt_i[565] (bp_core_minimal_02_0)                           0.0000     0.2617 r
  core/data_mem_pkt_i[565] (net)                       23.2582              0.0000     0.2617 r
  core/be/data_mem_pkt_i[42] (bp_be_top_02_0)                               0.0000     0.2617 r
  core/be/data_mem_pkt_i[42] (net)                     23.2582              0.0000     0.2617 r
  core/be/be_mem/data_mem_pkt_i[42] (bp_be_mem_top_02_0)                    0.0000     0.2617 r
  core/be/be_mem/data_mem_pkt_i[42] (net)              23.2582              0.0000     0.2617 r
  core/be/be_mem/dcache/data_mem_pkt_i[42] (bp_be_dcache_02_0_0)            0.0000     0.2617 r
  core/be/be_mem/dcache/data_mem_pkt_i[42] (net)       23.2582              0.0000     0.2617 r
  core/be/be_mem/dcache/U2180/IN1 (MUX21X1)                       0.0889   -0.0129 &   0.2489 r
  core/be/be_mem/dcache/U2180/Q (MUX21X1)                         0.0370    0.0841     0.3329 r
  core/be/be_mem/dcache/n2277 (net)             1       3.0815              0.0000     0.3329 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D (DFFX1)    0.0370    0.0000 &   0.3329 r
  data arrival time                                                                    0.3329

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                        -0.0272     0.3811
  data required time                                                                   0.3811
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3811
  data arrival time                                                                   -0.3329
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0481


  Startpoint: io_resp_i[112]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[112] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[112] (net)                          2      17.2077              0.0000     0.1000 f
  U3262/IN6 (AO222X1)                                             0.0015    0.0002 @   0.1002 f
  U3262/Q (AO222X1)                                               0.0779    0.0894     0.1896 f
  mem_resp_li[682] (net)                        1      17.6441              0.0000     0.1896 f
  uce_1__uce/mem_resp_i[112] (bp_uce_02_3)                                  0.0000     0.1896 f
  uce_1__uce/mem_resp_i[112] (net)                     17.6441              0.0000     0.1896 f
  uce_1__uce/U160/IN2 (AND2X1)                                    0.0779   -0.0128 &   0.1768 f
  uce_1__uce/U160/Q (AND2X1)                                      0.1208    0.1187 @   0.2955 f
  uce_1__uce/data_mem_pkt_o[56] (net)           3      34.6151              0.0000     0.2955 f
  uce_1__uce/data_mem_pkt_o[56] (bp_uce_02_3)                               0.0000     0.2955 f
  data_mem_pkt_li[578] (net)                           34.6151              0.0000     0.2955 f
  core/data_mem_pkt_i[579] (bp_core_minimal_02_0)                           0.0000     0.2955 f
  core/data_mem_pkt_i[579] (net)                       34.6151              0.0000     0.2955 f
  core/be/data_mem_pkt_i[56] (bp_be_top_02_0)                               0.0000     0.2955 f
  core/be/data_mem_pkt_i[56] (net)                     34.6151              0.0000     0.2955 f
  core/be/be_mem/data_mem_pkt_i[56] (bp_be_mem_top_02_0)                    0.0000     0.2955 f
  core/be/be_mem/data_mem_pkt_i[56] (net)              34.6151              0.0000     0.2955 f
  core/be/be_mem/dcache/data_mem_pkt_i[56] (bp_be_dcache_02_0_0)            0.0000     0.2955 f
  core/be/be_mem/dcache/data_mem_pkt_i[56] (net)       34.6151              0.0000     0.2955 f
  core/be/be_mem/dcache/U2195/IN1 (MUX21X1)                       0.1209   -0.0282 @   0.2673 f
  core/be/be_mem/dcache/U2195/Q (MUX21X1)                         0.0370    0.0797     0.3470 f
  core/be/be_mem/dcache/n2263 (net)             1       2.7018              0.0000     0.3470 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D (DFFX1)    0.0370    0.0000 &   0.3470 f
  data arrival time                                                                    0.3470

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3803     0.3803
  clock reconvergence pessimism                                             0.0000     0.3803
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/CLK (DFFX1)            0.0000     0.3803 r
  library hold time                                                         0.0143     0.3946
  data required time                                                                   0.3946
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3946
  data arrival time                                                                   -0.3470
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0475


  Startpoint: mem_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[63] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[63] (net)                          2      10.3776              0.0000     0.1000 f
  U3207/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3207/Q (AO222X1)                                               0.0981    0.1312     0.2313 f
  mem_resp_li[633] (net)                        1      25.3521              0.0000     0.2313 f
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.2313 f
  uce_1__uce/mem_resp_i[63] (net)                      25.3521              0.0000     0.2313 f
  uce_1__uce/U107/IN2 (AND2X1)                                    0.0981   -0.0196 &   0.2117 f
  uce_1__uce/U107/Q (AND2X1)                                      0.0726    0.0950     0.3067 f
  uce_1__uce/data_mem_pkt_o[7] (net)            3      17.6208              0.0000     0.3067 f
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.3067 f
  data_mem_pkt_li[529] (net)                           17.6208              0.0000     0.3067 f
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.3067 f
  core/data_mem_pkt_i[530] (net)                       17.6208              0.0000     0.3067 f
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.3067 f
  core/be/data_mem_pkt_i[7] (net)                      17.6208              0.0000     0.3067 f
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.3067 f
  core/be/be_mem/data_mem_pkt_i[7] (net)               17.6208              0.0000     0.3067 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.3067 f
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        17.6208              0.0000     0.3067 f
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.0726   -0.0007 &   0.3060 f
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0376    0.0727     0.3787 f
  core/be/be_mem/dcache/n2312 (net)             1       2.9174              0.0000     0.3787 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0376    0.0000 &   0.3787 f
  data arrival time                                                                    0.3787

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                             0.0000     0.4060
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.4060 r
  library hold time                                                         0.0200     0.4260
  data required time                                                                   0.4260
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4260
  data arrival time                                                                   -0.3787
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0473


  Startpoint: mem_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[67] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[67] (net)                          2      11.8428              0.0000     0.1000 f
  U3211/IN4 (AO222X1)                                             0.0007    0.0001 @   0.1001 f
  U3211/Q (AO222X1)                                               0.1257    0.1450 @   0.2451 f
  mem_resp_li[637] (net)                        1      34.1515              0.0000     0.2451 f
  uce_1__uce/mem_resp_i[67] (bp_uce_02_3)                                   0.0000     0.2451 f
  uce_1__uce/mem_resp_i[67] (net)                      34.1515              0.0000     0.2451 f
  uce_1__uce/U111/IN2 (AND2X1)                                    0.1257   -0.0362 @   0.2089 f
  uce_1__uce/U111/Q (AND2X1)                                      0.0757    0.1013     0.3102 f
  uce_1__uce/data_mem_pkt_o[11] (net)           3      18.4197              0.0000     0.3102 f
  uce_1__uce/data_mem_pkt_o[11] (bp_uce_02_3)                               0.0000     0.3102 f
  data_mem_pkt_li[533] (net)                           18.4197              0.0000     0.3102 f
  core/data_mem_pkt_i[534] (bp_core_minimal_02_0)                           0.0000     0.3102 f
  core/data_mem_pkt_i[534] (net)                       18.4197              0.0000     0.3102 f
  core/be/data_mem_pkt_i[11] (bp_be_top_02_0)                               0.0000     0.3102 f
  core/be/data_mem_pkt_i[11] (net)                     18.4197              0.0000     0.3102 f
  core/be/be_mem/data_mem_pkt_i[11] (bp_be_mem_top_02_0)                    0.0000     0.3102 f
  core/be/be_mem/data_mem_pkt_i[11] (net)              18.4197              0.0000     0.3102 f
  core/be/be_mem/dcache/data_mem_pkt_i[11] (bp_be_dcache_02_0_0)            0.0000     0.3102 f
  core/be/be_mem/dcache/data_mem_pkt_i[11] (net)       18.4197              0.0000     0.3102 f
  core/be/be_mem/dcache/U2147/IN1 (MUX21X1)                       0.0757   -0.0019 &   0.3083 f
  core/be/be_mem/dcache/U2147/Q (MUX21X1)                         0.0365    0.0724     0.3808 f
  core/be/be_mem/dcache/n2308 (net)             1       2.5660              0.0000     0.3808 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D (DFFX1)     0.0365    0.0000 &   0.3808 f
  data arrival time                                                                    0.3808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4077     0.4077
  clock reconvergence pessimism                                             0.0000     0.4077
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/CLK (DFFX1)             0.0000     0.4077 r
  library hold time                                                         0.0203     0.4279
  data required time                                                                   0.4279
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4279
  data arrival time                                                                   -0.3808
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0472


  Startpoint: mem_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[96] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[96] (net)                          2      10.3027              0.0000     0.1000 f
  U3245/IN4 (AO222X1)                                             0.0005   -0.0001 @   0.0999 f
  U3245/Q (AO222X1)                                               0.1063    0.1362     0.2362 f
  mem_resp_li[666] (net)                        1      28.3555              0.0000     0.2362 f
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.2362 f
  uce_1__uce/mem_resp_i[96] (net)                      28.3555              0.0000     0.2362 f
  uce_1__uce/U143/IN2 (AND2X1)                                    0.1063   -0.0190 &   0.2172 f
  uce_1__uce/U143/Q (AND2X1)                                      0.0863    0.1042     0.3214 f
  uce_1__uce/data_mem_pkt_o[40] (net)           3      22.2753              0.0000     0.3214 f
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.3214 f
  data_mem_pkt_li[562] (net)                           22.2753              0.0000     0.3214 f
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.3214 f
  core/data_mem_pkt_i[563] (net)                       22.2753              0.0000     0.3214 f
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.3214 f
  core/be/data_mem_pkt_i[40] (net)                     22.2753              0.0000     0.3214 f
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.3214 f
  core/be/be_mem/data_mem_pkt_i[40] (net)              22.2753              0.0000     0.3214 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.3214 f
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       22.2753              0.0000     0.3214 f
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.0863   -0.0141 &   0.3073 f
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0375    0.0741     0.3814 f
  core/be/be_mem/dcache/n2279 (net)             1       2.6075              0.0000     0.3814 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0375    0.0000 &   0.3814 f
  data arrival time                                                                    0.3814

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4085     0.4085
  clock reconvergence pessimism                                             0.0000     0.4085
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.4085 r
  library hold time                                                         0.0200     0.4285
  data required time                                                                   0.4285
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4285
  data arrival time                                                                   -0.3814
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0471


  Startpoint: mem_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[88] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[88] (net)                          2      13.9099              0.0000     0.1000 f
  U3236/IN4 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3236/Q (AO222X1)                                               0.1490    0.1578 @   0.2580 f
  mem_resp_li[658] (net)                        1      42.0637              0.0000     0.2580 f
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                                   0.0000     0.2580 f
  uce_1__uce/mem_resp_i[88] (net)                      42.0637              0.0000     0.2580 f
  uce_1__uce/U134/IN2 (AND2X1)                                    0.1490   -0.0437 @   0.2143 f
  uce_1__uce/U134/Q (AND2X1)                                      0.0779    0.1059     0.3202 f
  uce_1__uce/data_mem_pkt_o[32] (net)           3      19.4146              0.0000     0.3202 f
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                               0.0000     0.3202 f
  data_mem_pkt_li[554] (net)                           19.4146              0.0000     0.3202 f
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                           0.0000     0.3202 f
  core/data_mem_pkt_i[555] (net)                       19.4146              0.0000     0.3202 f
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                               0.0000     0.3202 f
  core/be/data_mem_pkt_i[32] (net)                     19.4146              0.0000     0.3202 f
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)                    0.0000     0.3202 f
  core/be/be_mem/data_mem_pkt_i[32] (net)              19.4146              0.0000     0.3202 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)            0.0000     0.3202 f
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)       19.4146              0.0000     0.3202 f
  core/be/be_mem/dcache/U2169/IN1 (MUX21X1)                       0.0779   -0.0126 &   0.3076 f
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                         0.0412    0.0765     0.3841 f
  core/be/be_mem/dcache/n2287 (net)             1       4.1818              0.0000     0.3841 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)    0.0412   -0.0039 &   0.3802 f
  data arrival time                                                                    0.3802

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4081     0.4081
  clock reconvergence pessimism                                             0.0000     0.4081
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)            0.0000     0.4081 r
  library hold time                                                         0.0193     0.4273
  data required time                                                                   0.4273
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4273
  data arrival time                                                                   -0.3802
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0471


  Startpoint: io_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[61] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[61] (net)                           2      12.3863              0.0000     0.1000 r
  U3205/IN5 (AO222X1)                                             0.0008    0.0001 @   0.1001 r
  U3205/Q (AO222X1)                                               0.0833    0.0855     0.1856 r
  mem_resp_li[631] (net)                        1      20.3502              0.0000     0.1856 r
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.1856 r
  uce_1__uce/mem_resp_i[61] (net)                      20.3502              0.0000     0.1856 r
  uce_1__uce/U105/IN2 (AND2X1)                                    0.0833   -0.0166 &   0.1690 r
  uce_1__uce/U105/Q (AND2X1)                                      0.0815    0.0888     0.2577 r
  uce_1__uce/data_mem_pkt_o[5] (net)            3      20.4475              0.0000     0.2577 r
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.2577 r
  data_mem_pkt_li[527] (net)                           20.4475              0.0000     0.2577 r
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.2577 r
  core/data_mem_pkt_i[528] (net)                       20.4475              0.0000     0.2577 r
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.2577 r
  core/be/data_mem_pkt_i[5] (net)                      20.4475              0.0000     0.2577 r
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.2577 r
  core/be/be_mem/data_mem_pkt_i[5] (net)               20.4475              0.0000     0.2577 r
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.2577 r
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        20.4475              0.0000     0.2577 r
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.0815   -0.0085 &   0.2493 r
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0377    0.0834     0.3327 r
  core/be/be_mem/dcache/n2314 (net)             1       3.5718              0.0000     0.3327 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0377    0.0000 &   0.3327 r
  data arrival time                                                                    0.3327

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  clock reconvergence pessimism                                             0.0000     0.4068
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.4068 r
  library hold time                                                        -0.0274     0.3794
  data required time                                                                   0.3794
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3794
  data arrival time                                                                   -0.3327
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0467


  Startpoint: mem_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[75] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[75] (net)                          2      10.8707              0.0000     0.1000 f
  U3221/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3221/Q (AO222X1)                                               0.1206    0.1422 @   0.2422 f
  mem_resp_li[645] (net)                        1      32.4266              0.0000     0.2422 f
  uce_1__uce/mem_resp_i[75] (bp_uce_02_3)                                   0.0000     0.2422 f
  uce_1__uce/mem_resp_i[75] (net)                      32.4266              0.0000     0.2422 f
  uce_1__uce/U120/IN2 (AND2X1)                                    0.1206   -0.0224 @   0.2198 f
  uce_1__uce/U120/Q (AND2X1)                                      0.0743    0.1000     0.3198 f
  uce_1__uce/data_mem_pkt_o[19] (net)           3      18.1569              0.0000     0.3198 f
  uce_1__uce/data_mem_pkt_o[19] (bp_uce_02_3)                               0.0000     0.3198 f
  data_mem_pkt_li[541] (net)                           18.1569              0.0000     0.3198 f
  core/data_mem_pkt_i[542] (bp_core_minimal_02_0)                           0.0000     0.3198 f
  core/data_mem_pkt_i[542] (net)                       18.1569              0.0000     0.3198 f
  core/be/data_mem_pkt_i[19] (bp_be_top_02_0)                               0.0000     0.3198 f
  core/be/data_mem_pkt_i[19] (net)                     18.1569              0.0000     0.3198 f
  core/be/be_mem/data_mem_pkt_i[19] (bp_be_mem_top_02_0)                    0.0000     0.3198 f
  core/be/be_mem/data_mem_pkt_i[19] (net)              18.1569              0.0000     0.3198 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (bp_be_dcache_02_0_0)            0.0000     0.3198 f
  core/be/be_mem/dcache/data_mem_pkt_i[19] (net)       18.1569              0.0000     0.3198 f
  core/be/be_mem/dcache/U2156/IN1 (MUX21X1)                       0.0743   -0.0112 &   0.3086 f
  core/be/be_mem/dcache/U2156/Q (MUX21X1)                         0.0374    0.0728     0.3814 f
  core/be/be_mem/dcache/n2300 (net)             1       2.8374              0.0000     0.3814 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D (DFFX1)    0.0374    0.0000 &   0.3815 f
  data arrival time                                                                    0.3815

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4078     0.4078
  clock reconvergence pessimism                                             0.0000     0.4078
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/CLK (DFFX1)            0.0000     0.4078 r
  library hold time                                                         0.0201     0.4279
  data required time                                                                   0.4279
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4279
  data arrival time                                                                   -0.3815
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0464


  Startpoint: io_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[120] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[120] (net)                          2      25.3241              0.0000     0.1000 r
  U3270/IN6 (AO222X1)                                             0.0022    0.0003 @   0.1003 r
  U3270/Q (AO222X1)                                               0.0659    0.0789     0.1793 r
  mem_resp_li[690] (net)                        1      13.9943              0.0000     0.1793 r
  uce_1__uce/mem_resp_i[120] (bp_uce_02_3)                                  0.0000     0.1793 r
  uce_1__uce/mem_resp_i[120] (net)                     13.9943              0.0000     0.1793 r
  uce_1__uce/U169/IN2 (AND2X1)                                    0.0659   -0.0019 &   0.1773 r
  uce_1__uce/U169/Q (AND2X1)                                      0.0775    0.0848     0.2622 r
  uce_1__uce/data_mem_pkt_o[64] (net)           3      19.2059              0.0000     0.2622 r
  uce_1__uce/data_mem_pkt_o[64] (bp_uce_02_3)                               0.0000     0.2622 r
  data_mem_pkt_li[586] (net)                           19.2059              0.0000     0.2622 r
  core/data_mem_pkt_i[587] (bp_core_minimal_02_0)                           0.0000     0.2622 r
  core/data_mem_pkt_i[587] (net)                       19.2059              0.0000     0.2622 r
  core/be/data_mem_pkt_i[64] (bp_be_top_02_0)                               0.0000     0.2622 r
  core/be/data_mem_pkt_i[64] (net)                     19.2059              0.0000     0.2622 r
  core/be/be_mem/data_mem_pkt_i[64] (bp_be_mem_top_02_0)                    0.0000     0.2622 r
  core/be/be_mem/data_mem_pkt_i[64] (net)              19.2059              0.0000     0.2622 r
  core/be/be_mem/dcache/data_mem_pkt_i[64] (bp_be_dcache_02_0_0)            0.0000     0.2622 r
  core/be/be_mem/dcache/data_mem_pkt_i[64] (net)       19.2059              0.0000     0.2622 r
  core/be/be_mem/dcache/U2203/IN1 (MUX21X1)                       0.0775   -0.0078 &   0.2543 r
  core/be/be_mem/dcache/U2203/Q (MUX21X1)                         0.0340    0.0799     0.3342 r
  core/be/be_mem/dcache/n2255 (net)             1       2.2619              0.0000     0.3342 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D (DFFX1)    0.0340    0.0000 &   0.3342 r
  data arrival time                                                                    0.3342

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                        -0.0264     0.3805
  data required time                                                                   0.3805
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3805
  data arrival time                                                                   -0.3342
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0463


  Startpoint: io_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[86] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[86] (net)                           2      12.5654              0.0000     0.1000 r
  U3233/IN5 (AO222X1)                                             0.0008    0.0003 @   0.1003 r
  U3233/Q (AO222X1)                                               0.0837    0.0857     0.1860 r
  mem_resp_li[656] (net)                        1      20.5035              0.0000     0.1860 r
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                                   0.0000     0.1860 r
  uce_1__uce/mem_resp_i[86] (net)                      20.5035              0.0000     0.1860 r
  uce_1__uce/U132/IN2 (AND2X1)                                    0.0837   -0.0148 &   0.1712 r
  uce_1__uce/U132/Q (AND2X1)                                      0.0805    0.0883     0.2595 r
  uce_1__uce/data_mem_pkt_o[30] (net)           3      20.0804              0.0000     0.2595 r
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                               0.0000     0.2595 r
  data_mem_pkt_li[552] (net)                           20.0804              0.0000     0.2595 r
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                           0.0000     0.2595 r
  core/data_mem_pkt_i[553] (net)                       20.0804              0.0000     0.2595 r
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                               0.0000     0.2595 r
  core/be/data_mem_pkt_i[30] (net)                     20.0804              0.0000     0.2595 r
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)                    0.0000     0.2595 r
  core/be/be_mem/data_mem_pkt_i[30] (net)              20.0804              0.0000     0.2595 r
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)            0.0000     0.2595 r
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)       20.0804              0.0000     0.2595 r
  core/be/be_mem/dcache/U2167/IN1 (MUX21X1)                       0.0805   -0.0057 &   0.2539 r
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                         0.0352    0.0813     0.3351 r
  core/be/be_mem/dcache/n2289 (net)             1       2.6221              0.0000     0.3351 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)    0.0352    0.0000 &   0.3352 r
  data arrival time                                                                    0.3352

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                        -0.0267     0.3814
  data required time                                                                   0.3814
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3814
  data arrival time                                                                   -0.3352
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0463


  Startpoint: mem_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[97] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[97] (net)                          2      10.0592              0.0000     0.1000 f
  U3246/IN4 (AO222X1)                                             0.0006    0.0002 @   0.1002 f
  U3246/Q (AO222X1)                                               0.0988    0.1317     0.2319 f
  mem_resp_li[667] (net)                        1      25.6245              0.0000     0.2319 f
  uce_1__uce/mem_resp_i[97] (bp_uce_02_3)                                   0.0000     0.2319 f
  uce_1__uce/mem_resp_i[97] (net)                      25.6245              0.0000     0.2319 f
  uce_1__uce/U144/IN2 (AND2X1)                                    0.0988   -0.0186 &   0.2133 f
  uce_1__uce/U144/Q (AND2X1)                                      0.0867    0.1032     0.3165 f
  uce_1__uce/data_mem_pkt_o[41] (net)           3      22.4988              0.0000     0.3165 f
  uce_1__uce/data_mem_pkt_o[41] (bp_uce_02_3)                               0.0000     0.3165 f
  data_mem_pkt_li[563] (net)                           22.4988              0.0000     0.3165 f
  core/data_mem_pkt_i[564] (bp_core_minimal_02_0)                           0.0000     0.3165 f
  core/data_mem_pkt_i[564] (net)                       22.4988              0.0000     0.3165 f
  core/be/data_mem_pkt_i[41] (bp_be_top_02_0)                               0.0000     0.3165 f
  core/be/data_mem_pkt_i[41] (net)                     22.4988              0.0000     0.3165 f
  core/be/be_mem/data_mem_pkt_i[41] (bp_be_mem_top_02_0)                    0.0000     0.3165 f
  core/be/be_mem/data_mem_pkt_i[41] (net)              22.4988              0.0000     0.3165 f
  core/be/be_mem/dcache/data_mem_pkt_i[41] (bp_be_dcache_02_0_0)            0.0000     0.3165 f
  core/be/be_mem/dcache/data_mem_pkt_i[41] (net)       22.4988              0.0000     0.3165 f
  core/be/be_mem/dcache/U2179/IN1 (MUX21X1)                       0.0867   -0.0100 &   0.3064 f
  core/be/be_mem/dcache/U2179/Q (MUX21X1)                         0.0390    0.0754     0.3818 f
  core/be/be_mem/dcache/n2278 (net)             1       3.1062              0.0000     0.3818 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D (DFFX1)    0.0390    0.0000 &   0.3818 f
  data arrival time                                                                    0.3818

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                         0.0197     0.4279
  data required time                                                                   0.4279
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4279
  data arrival time                                                                   -0.3818
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0461


  Startpoint: mem_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[92] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[92] (net)                          2      14.1459              0.0000     0.1000 f
  U3240/IN4 (AO222X1)                                             0.0009    0.0001 @   0.1001 f
  U3240/Q (AO222X1)                                               0.1607    0.1637 @   0.2637 f
  mem_resp_li[662] (net)                        1      45.7924              0.0000     0.2637 f
  uce_1__uce/mem_resp_i[92] (bp_uce_02_3)                                   0.0000     0.2637 f
  uce_1__uce/mem_resp_i[92] (net)                      45.7924              0.0000     0.2637 f
  uce_1__uce/U138/IN2 (AND2X1)                                    0.1607   -0.0525 @   0.2113 f
  uce_1__uce/U138/Q (AND2X1)                                      0.0716    0.1032     0.3145 f
  uce_1__uce/data_mem_pkt_o[36] (net)           3      16.9662              0.0000     0.3145 f
  uce_1__uce/data_mem_pkt_o[36] (bp_uce_02_3)                               0.0000     0.3145 f
  data_mem_pkt_li[558] (net)                           16.9662              0.0000     0.3145 f
  core/data_mem_pkt_i[559] (bp_core_minimal_02_0)                           0.0000     0.3145 f
  core/data_mem_pkt_i[559] (net)                       16.9662              0.0000     0.3145 f
  core/be/data_mem_pkt_i[36] (bp_be_top_02_0)                               0.0000     0.3145 f
  core/be/data_mem_pkt_i[36] (net)                     16.9662              0.0000     0.3145 f
  core/be/be_mem/data_mem_pkt_i[36] (bp_be_mem_top_02_0)                    0.0000     0.3145 f
  core/be/be_mem/data_mem_pkt_i[36] (net)              16.9662              0.0000     0.3145 f
  core/be/be_mem/dcache/data_mem_pkt_i[36] (bp_be_dcache_02_0_0)            0.0000     0.3145 f
  core/be/be_mem/dcache/data_mem_pkt_i[36] (net)       16.9662              0.0000     0.3145 f
  core/be/be_mem/dcache/U2174/IN1 (MUX21X1)                       0.0716   -0.0049 &   0.3096 f
  core/be/be_mem/dcache/U2174/Q (MUX21X1)                         0.0376    0.0727     0.3823 f
  core/be/be_mem/dcache/n2283 (net)             1       2.9616              0.0000     0.3823 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/D (DFFX1)    0.0376    0.0000 &   0.3823 f
  data arrival time                                                                    0.3823

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                         0.0200     0.4282
  data required time                                                                   0.4282
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4282
  data arrival time                                                                   -0.3823
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0459


  Startpoint: io_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[83] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[83] (net)                           2      20.2922              0.0000     0.1000 r
  U3229/IN5 (AO222X1)                                             0.0018    0.0003 @   0.1003 r
  U3229/Q (AO222X1)                                               0.0812    0.0846     0.1849 r
  mem_resp_li[653] (net)                        1      19.5825              0.0000     0.1849 r
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                                   0.0000     0.1849 r
  uce_1__uce/mem_resp_i[83] (net)                      19.5825              0.0000     0.1849 r
  uce_1__uce/U129/IN2 (AND2X1)                                    0.0812   -0.0147 &   0.1703 r
  uce_1__uce/U129/Q (AND2X1)                                      0.0730    0.0842     0.2544 r
  uce_1__uce/data_mem_pkt_o[27] (net)           3      17.3793              0.0000     0.2544 r
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                               0.0000     0.2544 r
  data_mem_pkt_li[549] (net)                           17.3793              0.0000     0.2544 r
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                           0.0000     0.2544 r
  core/data_mem_pkt_i[550] (net)                       17.3793              0.0000     0.2544 r
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                               0.0000     0.2544 r
  core/be/data_mem_pkt_i[27] (net)                     17.3793              0.0000     0.2544 r
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)                    0.0000     0.2544 r
  core/be/be_mem/data_mem_pkt_i[27] (net)              17.3793              0.0000     0.2544 r
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)            0.0000     0.2544 r
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)       17.3793              0.0000     0.2544 r
  core/be/be_mem/dcache/U2164/IN1 (MUX21X1)                       0.0730    0.0008 &   0.2553 r
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                         0.0370    0.0811     0.3363 r
  core/be/be_mem/dcache/n2292 (net)             1       3.3655              0.0000     0.3363 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)    0.0370    0.0000 &   0.3364 r
  data arrival time                                                                    0.3364

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                        -0.0272     0.3810
  data required time                                                                   0.3810
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3810
  data arrival time                                                                   -0.3364
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0446


  Startpoint: mem_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[80] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[80] (net)                          2      10.8171              0.0000     0.1000 f
  U3226/IN4 (AO222X1)                                             0.0006    0.0000 @   0.1000 f
  U3226/Q (AO222X1)                                               0.1012    0.1332     0.2332 f
  mem_resp_li[650] (net)                        1      26.5089              0.0000     0.2332 f
  uce_1__uce/mem_resp_i[80] (bp_uce_02_3)                                   0.0000     0.2332 f
  uce_1__uce/mem_resp_i[80] (net)                      26.5089              0.0000     0.2332 f
  uce_1__uce/U125/IN2 (AND2X1)                                    0.1012   -0.0225 &   0.2107 f
  uce_1__uce/U125/Q (AND2X1)                                      0.0850    0.1026     0.3133 f
  uce_1__uce/data_mem_pkt_o[24] (net)           3      21.9007              0.0000     0.3133 f
  uce_1__uce/data_mem_pkt_o[24] (bp_uce_02_3)                               0.0000     0.3133 f
  data_mem_pkt_li[546] (net)                           21.9007              0.0000     0.3133 f
  core/data_mem_pkt_i[547] (bp_core_minimal_02_0)                           0.0000     0.3133 f
  core/data_mem_pkt_i[547] (net)                       21.9007              0.0000     0.3133 f
  core/be/data_mem_pkt_i[24] (bp_be_top_02_0)                               0.0000     0.3133 f
  core/be/data_mem_pkt_i[24] (net)                     21.9007              0.0000     0.3133 f
  core/be/be_mem/data_mem_pkt_i[24] (bp_be_mem_top_02_0)                    0.0000     0.3133 f
  core/be/be_mem/data_mem_pkt_i[24] (net)              21.9007              0.0000     0.3133 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (bp_be_dcache_02_0_0)            0.0000     0.3133 f
  core/be/be_mem/dcache/data_mem_pkt_i[24] (net)       21.9007              0.0000     0.3133 f
  core/be/be_mem/dcache/U2161/IN1 (MUX21X1)                       0.0850   -0.0039 &   0.3095 f
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                         0.0375    0.0742     0.3837 f
  core/be/be_mem/dcache/n2295 (net)             1       2.7374              0.0000     0.3837 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)    0.0375    0.0000 &   0.3837 f
  data arrival time                                                                    0.3837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4073     0.4073
  clock reconvergence pessimism                                             0.0000     0.4073
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)            0.0000     0.4073 r
  library hold time                                                         0.0201     0.4274
  data required time                                                                   0.4274
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4274
  data arrival time                                                                   -0.3837
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0437


  Startpoint: mem_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[121] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[121] (net)                         2      10.6688              0.0000     0.1000 f
  U3271/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3271/Q (AO222X1)                                               0.0992    0.1319     0.2319 f
  mem_resp_li[691] (net)                        1      25.7456              0.0000     0.2319 f
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.2319 f
  uce_1__uce/mem_resp_i[121] (net)                     25.7456              0.0000     0.2319 f
  uce_1__uce/U170/IN2 (AND2X1)                                    0.0992   -0.0069 &   0.2250 f
  uce_1__uce/U170/Q (AND2X1)                                      0.0751    0.0966     0.3216 f
  uce_1__uce/data_mem_pkt_o[65] (net)           3      18.4703              0.0000     0.3216 f
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.3216 f
  data_mem_pkt_li[587] (net)                           18.4703              0.0000     0.3216 f
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.3216 f
  core/data_mem_pkt_i[588] (net)                       18.4703              0.0000     0.3216 f
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.3216 f
  core/be/data_mem_pkt_i[65] (net)                     18.4703              0.0000     0.3216 f
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.3216 f
  core/be/be_mem/data_mem_pkt_i[65] (net)              18.4703              0.0000     0.3216 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.3216 f
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       18.4703              0.0000     0.3216 f
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.0751   -0.0107 &   0.3109 f
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0373    0.0728     0.3837 f
  core/be/be_mem/dcache/n2254 (net)             1       2.7631              0.0000     0.3837 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0373    0.0000 &   0.3837 f
  data arrival time                                                                    0.3837

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                         0.0201     0.4270
  data required time                                                                   0.4270
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4270
  data arrival time                                                                   -0.3837
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0433


  Startpoint: io_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[79] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[79] (net)                           2      10.7011              0.0000     0.1000 r
  U3225/IN5 (AO222X1)                                             0.0006    0.0002 @   0.1002 r
  U3225/Q (AO222X1)                                               0.0894    0.0888     0.1890 r
  mem_resp_li[649] (net)                        1      22.6615              0.0000     0.1890 r
  uce_1__uce/mem_resp_i[79] (bp_uce_02_3)                                   0.0000     0.1890 r
  uce_1__uce/mem_resp_i[79] (net)                      22.6615              0.0000     0.1890 r
  uce_1__uce/U124/IN2 (AND2X1)                                    0.0894   -0.0070 &   0.1820 r
  uce_1__uce/U124/Q (AND2X1)                                      0.0789    0.0881     0.2701 r
  uce_1__uce/data_mem_pkt_o[23] (net)           3      19.4215              0.0000     0.2701 r
  uce_1__uce/data_mem_pkt_o[23] (bp_uce_02_3)                               0.0000     0.2701 r
  data_mem_pkt_li[545] (net)                           19.4215              0.0000     0.2701 r
  core/data_mem_pkt_i[546] (bp_core_minimal_02_0)                           0.0000     0.2701 r
  core/data_mem_pkt_i[546] (net)                       19.4215              0.0000     0.2701 r
  core/be/data_mem_pkt_i[23] (bp_be_top_02_0)                               0.0000     0.2701 r
  core/be/data_mem_pkt_i[23] (net)                     19.4215              0.0000     0.2701 r
  core/be/be_mem/data_mem_pkt_i[23] (bp_be_mem_top_02_0)                    0.0000     0.2701 r
  core/be/be_mem/data_mem_pkt_i[23] (net)              19.4215              0.0000     0.2701 r
  core/be/be_mem/dcache/data_mem_pkt_i[23] (bp_be_dcache_02_0_0)            0.0000     0.2701 r
  core/be/be_mem/dcache/data_mem_pkt_i[23] (net)       19.4215              0.0000     0.2701 r
  core/be/be_mem/dcache/U2160/IN1 (MUX21X1)                       0.0789   -0.0128 &   0.2573 r
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                         0.0346    0.0806     0.3378 r
  core/be/be_mem/dcache/n2296 (net)             1       2.4455              0.0000     0.3378 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)    0.0346    0.0000 &   0.3378 r
  data arrival time                                                                    0.3378

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4077     0.4077
  clock reconvergence pessimism                                             0.0000     0.4077
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)            0.0000     0.4077 r
  library hold time                                                        -0.0266     0.3811
  data required time                                                                   0.3811
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3811
  data arrival time                                                                   -0.3378
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0432


  Startpoint: io_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[105] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[105] (net)                          2      16.5517              0.0000     0.1000 r
  U3254/IN5 (AO222X1)                                             0.0012    0.0002 @   0.1002 r
  U3254/Q (AO222X1)                                               0.0799    0.0838     0.1840 r
  mem_resp_li[675] (net)                        1      19.0918              0.0000     0.1840 r
  uce_1__uce/mem_resp_i[105] (bp_uce_02_3)                                  0.0000     0.1840 r
  uce_1__uce/mem_resp_i[105] (net)                     19.0918              0.0000     0.1840 r
  uce_1__uce/U152/IN2 (AND2X1)                                    0.0799   -0.0058 &   0.1782 r
  uce_1__uce/U152/Q (AND2X1)                                      0.0833    0.0893     0.2675 r
  uce_1__uce/data_mem_pkt_o[49] (net)           3      21.1268              0.0000     0.2675 r
  uce_1__uce/data_mem_pkt_o[49] (bp_uce_02_3)                               0.0000     0.2675 r
  data_mem_pkt_li[571] (net)                           21.1268              0.0000     0.2675 r
  core/data_mem_pkt_i[572] (bp_core_minimal_02_0)                           0.0000     0.2675 r
  core/data_mem_pkt_i[572] (net)                       21.1268              0.0000     0.2675 r
  core/be/data_mem_pkt_i[49] (bp_be_top_02_0)                               0.0000     0.2675 r
  core/be/data_mem_pkt_i[49] (net)                     21.1268              0.0000     0.2675 r
  core/be/be_mem/data_mem_pkt_i[49] (bp_be_mem_top_02_0)                    0.0000     0.2675 r
  core/be/be_mem/data_mem_pkt_i[49] (net)              21.1268              0.0000     0.2675 r
  core/be/be_mem/dcache/data_mem_pkt_i[49] (bp_be_dcache_02_0_0)            0.0000     0.2675 r
  core/be/be_mem/dcache/data_mem_pkt_i[49] (net)       21.1268              0.0000     0.2675 r
  core/be/be_mem/dcache/U2187/IN1 (MUX21X1)                       0.0833   -0.0116 &   0.2559 r
  core/be/be_mem/dcache/U2187/Q (MUX21X1)                         0.0366    0.0828     0.3386 r
  core/be/be_mem/dcache/n2270 (net)             1       3.0647              0.0000     0.3386 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D (DFFX1)    0.0366    0.0000 &   0.3386 r
  data arrival time                                                                    0.3386

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4087     0.4087
  clock reconvergence pessimism                                             0.0000     0.4087
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/CLK (DFFX1)            0.0000     0.4087 r
  library hold time                                                        -0.0271     0.3816
  data required time                                                                   0.3816
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3816
  data arrival time                                                                   -0.3386
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0429


  Startpoint: io_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[60] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[60] (net)                           2      20.5571              0.0000     0.1000 r
  U3204/IN6 (AO222X1)                                             0.0020    0.0003 @   0.1003 r
  U3204/Q (AO222X1)                                               0.0623    0.0768     0.1771 r
  mem_resp_li[630] (net)                        1      12.6643              0.0000     0.1771 r
  uce_1__uce/mem_resp_i[60] (bp_uce_02_3)                                   0.0000     0.1771 r
  uce_1__uce/mem_resp_i[60] (net)                      12.6643              0.0000     0.1771 r
  uce_1__uce/U104/IN2 (AND2X1)                                    0.0623   -0.0024 &   0.1747 r
  uce_1__uce/U104/Q (AND2X1)                                      0.0862    0.0889     0.2636 r
  uce_1__uce/data_mem_pkt_o[4] (net)            3      22.3997              0.0000     0.2636 r
  uce_1__uce/data_mem_pkt_o[4] (bp_uce_02_3)                                0.0000     0.2636 r
  data_mem_pkt_li[526] (net)                           22.3997              0.0000     0.2636 r
  core/data_mem_pkt_i[527] (bp_core_minimal_02_0)                           0.0000     0.2636 r
  core/data_mem_pkt_i[527] (net)                       22.3997              0.0000     0.2636 r
  core/be/data_mem_pkt_i[4] (bp_be_top_02_0)                                0.0000     0.2636 r
  core/be/data_mem_pkt_i[4] (net)                      22.3997              0.0000     0.2636 r
  core/be/be_mem/data_mem_pkt_i[4] (bp_be_mem_top_02_0)                     0.0000     0.2636 r
  core/be/be_mem/data_mem_pkt_i[4] (net)               22.3997              0.0000     0.2636 r
  core/be/be_mem/dcache/data_mem_pkt_i[4] (bp_be_dcache_02_0_0)             0.0000     0.2636 r
  core/be/be_mem/dcache/data_mem_pkt_i[4] (net)        22.3997              0.0000     0.2636 r
  core/be/be_mem/dcache/U2140/IN1 (MUX21X1)                       0.0862   -0.0093 &   0.2542 r
  core/be/be_mem/dcache/U2140/Q (MUX21X1)                         0.0352    0.0827     0.3369 r
  core/be/be_mem/dcache/n2315 (net)             1       2.7191              0.0000     0.3369 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D (DFFX1)     0.0352    0.0000 &   0.3369 r
  data arrival time                                                                    0.3369

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                             0.0000     0.4066
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/CLK (DFFX1)             0.0000     0.4066 r
  library hold time                                                        -0.0267     0.3799
  data required time                                                                   0.3799
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3799
  data arrival time                                                                   -0.3369
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0429


  Startpoint: mem_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[82] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[82] (net)                          2       9.5408              0.0000     0.1000 f
  U3228/IN4 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3228/Q (AO222X1)                                               0.1593    0.1629 @   0.2629 f
  mem_resp_li[652] (net)                        1      45.4258              0.0000     0.2629 f
  uce_1__uce/mem_resp_i[82] (bp_uce_02_3)                                   0.0000     0.2629 f
  uce_1__uce/mem_resp_i[82] (net)                      45.4258              0.0000     0.2629 f
  uce_1__uce/U128/IN2 (AND2X1)                                    0.1593   -0.0517 @   0.2112 f
  uce_1__uce/U128/Q (AND2X1)                                      0.0752    0.1052     0.3164 f
  uce_1__uce/data_mem_pkt_o[26] (net)           3      18.2339              0.0000     0.3164 f
  uce_1__uce/data_mem_pkt_o[26] (bp_uce_02_3)                               0.0000     0.3164 f
  data_mem_pkt_li[548] (net)                           18.2339              0.0000     0.3164 f
  core/data_mem_pkt_i[549] (bp_core_minimal_02_0)                           0.0000     0.3164 f
  core/data_mem_pkt_i[549] (net)                       18.2339              0.0000     0.3164 f
  core/be/data_mem_pkt_i[26] (bp_be_top_02_0)                               0.0000     0.3164 f
  core/be/data_mem_pkt_i[26] (net)                     18.2339              0.0000     0.3164 f
  core/be/be_mem/data_mem_pkt_i[26] (bp_be_mem_top_02_0)                    0.0000     0.3164 f
  core/be/be_mem/data_mem_pkt_i[26] (net)              18.2339              0.0000     0.3164 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (bp_be_dcache_02_0_0)            0.0000     0.3164 f
  core/be/be_mem/dcache/data_mem_pkt_i[26] (net)       18.2339              0.0000     0.3164 f
  core/be/be_mem/dcache/U2163/IN1 (MUX21X1)                       0.0752   -0.0032 &   0.3132 f
  core/be/be_mem/dcache/U2163/Q (MUX21X1)                         0.0367    0.0723     0.3855 f
  core/be/be_mem/dcache/n2293 (net)             1       2.5424              0.0000     0.3855 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D (DFFX1)    0.0367    0.0000 &   0.3855 f
  data arrival time                                                                    0.3855

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4081     0.4081
  clock reconvergence pessimism                                             0.0000     0.4081
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/CLK (DFFX1)            0.0000     0.4081 r
  library hold time                                                         0.0202     0.4283
  data required time                                                                   0.4283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4283
  data arrival time                                                                   -0.3855
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0429


  Startpoint: io_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[58] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[58] (net)                           2      13.5686              0.0000     0.1000 r
  U3202/IN5 (AO222X1)                                             0.0009    0.0001 @   0.1001 r
  U3202/Q (AO222X1)                                               0.0789    0.0832     0.1833 r
  mem_resp_li[628] (net)                        1      18.7344              0.0000     0.1833 r
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.1833 r
  uce_1__uce/mem_resp_i[58] (net)                      18.7344              0.0000     0.1833 r
  uce_1__uce/U102/IN2 (AND2X1)                                    0.0789   -0.0091 &   0.1742 r
  uce_1__uce/U102/Q (AND2X1)                                      0.0809    0.0880     0.2622 r
  uce_1__uce/data_mem_pkt_o[2] (net)            3      20.2695              0.0000     0.2622 r
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.2622 r
  data_mem_pkt_li[524] (net)                           20.2695              0.0000     0.2622 r
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.2622 r
  core/data_mem_pkt_i[525] (net)                       20.2695              0.0000     0.2622 r
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.2622 r
  core/be/data_mem_pkt_i[2] (net)                      20.2695              0.0000     0.2622 r
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.2622 r
  core/be/be_mem/data_mem_pkt_i[2] (net)               20.2695              0.0000     0.2622 r
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.2622 r
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        20.2695              0.0000     0.2622 r
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.0809   -0.0062 &   0.2560 r
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0351    0.0815     0.3375 r
  core/be/be_mem/dcache/n2317 (net)             1       2.6932              0.0000     0.3375 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0351    0.0000 &   0.3375 r
  data arrival time                                                                    0.3375

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                             0.0000     0.4066
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.4066 r
  library hold time                                                        -0.0267     0.3799
  data required time                                                                   0.3799
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3799
  data arrival time                                                                   -0.3375
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0424


  Startpoint: io_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[117] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[117] (net)                          2      20.6736              0.0000     0.1000 r
  U3267/IN6 (AO222X1)                                             0.0020    0.0005 @   0.1005 r
  U3267/Q (AO222X1)                                               0.0645    0.0781     0.1786 r
  mem_resp_li[687] (net)                        1      13.4786              0.0000     0.1786 r
  uce_1__uce/mem_resp_i[117] (bp_uce_02_3)                                  0.0000     0.1786 r
  uce_1__uce/mem_resp_i[117] (net)                     13.4786              0.0000     0.1786 r
  uce_1__uce/U165/IN2 (AND2X1)                                    0.0645    0.0006 &   0.1792 r
  uce_1__uce/U165/Q (AND2X1)                                      0.0684    0.0800     0.2592 r
  uce_1__uce/data_mem_pkt_o[61] (net)           3      15.9268              0.0000     0.2592 r
  uce_1__uce/data_mem_pkt_o[61] (bp_uce_02_3)                               0.0000     0.2592 r
  data_mem_pkt_li[583] (net)                           15.9268              0.0000     0.2592 r
  core/data_mem_pkt_i[584] (bp_core_minimal_02_0)                           0.0000     0.2592 r
  core/data_mem_pkt_i[584] (net)                       15.9268              0.0000     0.2592 r
  core/be/data_mem_pkt_i[61] (bp_be_top_02_0)                               0.0000     0.2592 r
  core/be/data_mem_pkt_i[61] (net)                     15.9268              0.0000     0.2592 r
  core/be/be_mem/data_mem_pkt_i[61] (bp_be_mem_top_02_0)                    0.0000     0.2592 r
  core/be/be_mem/data_mem_pkt_i[61] (net)              15.9268              0.0000     0.2592 r
  core/be/be_mem/dcache/data_mem_pkt_i[61] (bp_be_dcache_02_0_0)            0.0000     0.2592 r
  core/be/be_mem/dcache/data_mem_pkt_i[61] (net)       15.9268              0.0000     0.2592 r
  core/be/be_mem/dcache/U2200/IN1 (MUX21X1)                       0.0684    0.0005 &   0.2597 r
  core/be/be_mem/dcache/U2200/Q (MUX21X1)                         0.0347    0.0787     0.3384 r
  core/be/be_mem/dcache/n2258 (net)             1       2.6681              0.0000     0.3384 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D (DFFX1)    0.0347    0.0000 &   0.3384 r
  data arrival time                                                                    0.3384

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                        -0.0266     0.3803
  data required time                                                                   0.3803
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3803
  data arrival time                                                                   -0.3384
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0419


  Startpoint: io_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[88] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[88] (net)                           2      14.5392              0.0000     0.1000 r
  U3236/IN5 (AO222X1)                                             0.0010    0.0001 @   0.1001 r
  U3236/Q (AO222X1)                                               0.1503    0.1131 @   0.2132 r
  mem_resp_li[658] (net)                        1      42.0685              0.0000     0.2132 r
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                                   0.0000     0.2132 r
  uce_1__uce/mem_resp_i[88] (net)                      42.0685              0.0000     0.2132 r
  uce_1__uce/U134/IN2 (AND2X1)                                    0.1507   -0.0413 @   0.1718 r
  uce_1__uce/U134/Q (AND2X1)                                      0.0836    0.0966     0.2684 r
  uce_1__uce/data_mem_pkt_o[32] (net)           3      20.3160              0.0000     0.2684 r
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                               0.0000     0.2684 r
  data_mem_pkt_li[554] (net)                           20.3160              0.0000     0.2684 r
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                           0.0000     0.2684 r
  core/data_mem_pkt_i[555] (net)                       20.3160              0.0000     0.2684 r
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                               0.0000     0.2684 r
  core/be/data_mem_pkt_i[32] (net)                     20.3160              0.0000     0.2684 r
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)                    0.0000     0.2684 r
  core/be/be_mem/data_mem_pkt_i[32] (net)              20.3160              0.0000     0.2684 r
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)            0.0000     0.2684 r
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)       20.3160              0.0000     0.2684 r
  core/be/be_mem/dcache/U2169/IN1 (MUX21X1)                       0.0836   -0.0122 &   0.2562 r
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                         0.0404    0.0854     0.3416 r
  core/be/be_mem/dcache/n2287 (net)             1       4.3542              0.0000     0.3416 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)    0.0404   -0.0035 &   0.3381 r
  data arrival time                                                                    0.3381

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4081     0.4081
  clock reconvergence pessimism                                             0.0000     0.4081
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)            0.0000     0.4081 r
  library hold time                                                        -0.0281     0.3800
  data required time                                                                   0.3800
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3800
  data arrival time                                                                   -0.3381
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0418


  Startpoint: io_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[119] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[119] (net)                          2      24.9735              0.0000     0.1000 f
  U3269/IN5 (AO222X1)                                             0.0026    0.0005 @   0.1005 f
  U3269/Q (AO222X1)                                               0.0601    0.0754     0.1760 f
  mem_resp_li[689] (net)                        1      11.5339              0.0000     0.1760 f
  uce_1__uce/mem_resp_i[119] (bp_uce_02_3)                                  0.0000     0.1760 f
  uce_1__uce/mem_resp_i[119] (net)                     11.5339              0.0000     0.1760 f
  uce_1__uce/U168/IN2 (AND2X1)                                    0.0601   -0.0074 &   0.1686 f
  uce_1__uce/U168/Q (AND2X1)                                      0.1331    0.1188 @   0.2874 f
  uce_1__uce/data_mem_pkt_o[63] (net)           3      37.0165              0.0000     0.2874 f
  uce_1__uce/data_mem_pkt_o[63] (bp_uce_02_3)                               0.0000     0.2874 f
  data_mem_pkt_li[585] (net)                           37.0165              0.0000     0.2874 f
  core/data_mem_pkt_i[586] (bp_core_minimal_02_0)                           0.0000     0.2874 f
  core/data_mem_pkt_i[586] (net)                       37.0165              0.0000     0.2874 f
  core/be/data_mem_pkt_i[63] (bp_be_top_02_0)                               0.0000     0.2874 f
  core/be/data_mem_pkt_i[63] (net)                     37.0165              0.0000     0.2874 f
  core/be/be_mem/data_mem_pkt_i[63] (bp_be_mem_top_02_0)                    0.0000     0.2874 f
  core/be/be_mem/data_mem_pkt_i[63] (net)              37.0165              0.0000     0.2874 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (bp_be_dcache_02_0_0)            0.0000     0.2874 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (net)       37.0165              0.0000     0.2874 f
  core/be/be_mem/dcache/U2202/IN1 (MUX21X1)                       0.1331   -0.0158 @   0.2716 f
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                         0.0367    0.0813     0.3529 f
  core/be/be_mem/dcache/n2256 (net)             1       2.6648              0.0000     0.3529 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)    0.0367    0.0000 &   0.3529 f
  data arrival time                                                                    0.3529

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  clock reconvergence pessimism                                             0.0000     0.3801
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)            0.0000     0.3801 r
  library hold time                                                         0.0144     0.3945
  data required time                                                                   0.3945
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3945
  data arrival time                                                                   -0.3529
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0416


  Startpoint: mem_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[94] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[94] (net)                          2      11.1671              0.0000     0.1000 f
  U3242/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3242/Q (AO222X1)                                               0.1090    0.1378     0.2379 f
  mem_resp_li[664] (net)                        1      29.3442              0.0000     0.2379 f
  uce_1__uce/mem_resp_i[94] (bp_uce_02_3)                                   0.0000     0.2379 f
  uce_1__uce/mem_resp_i[94] (net)                      29.3442              0.0000     0.2379 f
  uce_1__uce/U141/IN2 (AND2X1)                                    0.1090   -0.0149 &   0.2230 f
  uce_1__uce/U141/Q (AND2X1)                                      0.0800    0.1011     0.3241 f
  uce_1__uce/data_mem_pkt_o[38] (net)           3      20.1371              0.0000     0.3241 f
  uce_1__uce/data_mem_pkt_o[38] (bp_uce_02_3)                               0.0000     0.3241 f
  data_mem_pkt_li[560] (net)                           20.1371              0.0000     0.3241 f
  core/data_mem_pkt_i[561] (bp_core_minimal_02_0)                           0.0000     0.3241 f
  core/data_mem_pkt_i[561] (net)                       20.1371              0.0000     0.3241 f
  core/be/data_mem_pkt_i[38] (bp_be_top_02_0)                               0.0000     0.3241 f
  core/be/data_mem_pkt_i[38] (net)                     20.1371              0.0000     0.3241 f
  core/be/be_mem/data_mem_pkt_i[38] (bp_be_mem_top_02_0)                    0.0000     0.3241 f
  core/be/be_mem/data_mem_pkt_i[38] (net)              20.1371              0.0000     0.3241 f
  core/be/be_mem/dcache/data_mem_pkt_i[38] (bp_be_dcache_02_0_0)            0.0000     0.3241 f
  core/be/be_mem/dcache/data_mem_pkt_i[38] (net)       20.1371              0.0000     0.3241 f
  core/be/be_mem/dcache/U2176/IN1 (MUX21X1)                       0.0800   -0.0103 &   0.3138 f
  core/be/be_mem/dcache/U2176/Q (MUX21X1)                         0.0374    0.0736     0.3874 f
  core/be/be_mem/dcache/n2281 (net)             1       2.7766              0.0000     0.3874 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D (DFFX1)    0.0374    0.0000 &   0.3874 f
  data arrival time                                                                    0.3874

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4085     0.4085
  clock reconvergence pessimism                                             0.0000     0.4085
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/CLK (DFFX1)            0.0000     0.4085 r
  library hold time                                                         0.0201     0.4286
  data required time                                                                   0.4286
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4286
  data arrival time                                                                   -0.3874
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0412


  Startpoint: mem_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[69] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[69] (net)                          2      11.2076              0.0000     0.1000 f
  U3214/IN4 (AO222X1)                                             0.0007    0.0001 @   0.1001 f
  U3214/Q (AO222X1)                                               0.1003    0.1327     0.2328 f
  mem_resp_li[639] (net)                        1      26.1692              0.0000     0.2328 f
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                                   0.0000     0.2328 f
  uce_1__uce/mem_resp_i[69] (net)                      26.1692              0.0000     0.2328 f
  uce_1__uce/U113/IN2 (AND2X1)                                    0.1003   -0.0099 &   0.2229 f
  uce_1__uce/U113/Q (AND2X1)                                      0.0783    0.0986     0.3215 f
  uce_1__uce/data_mem_pkt_o[13] (net)           3      19.5698              0.0000     0.3215 f
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                               0.0000     0.3215 f
  data_mem_pkt_li[535] (net)                           19.5698              0.0000     0.3215 f
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                           0.0000     0.3215 f
  core/data_mem_pkt_i[536] (net)                       19.5698              0.0000     0.3215 f
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                               0.0000     0.3215 f
  core/be/data_mem_pkt_i[13] (net)                     19.5698              0.0000     0.3215 f
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)                    0.0000     0.3215 f
  core/be/be_mem/data_mem_pkt_i[13] (net)              19.5698              0.0000     0.3215 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)            0.0000     0.3215 f
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)       19.5698              0.0000     0.3215 f
  core/be/be_mem/dcache/U2149/IN1 (MUX21X1)                       0.0783   -0.0083 &   0.3132 f
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                         0.0368    0.0728     0.3860 f
  core/be/be_mem/dcache/n2306 (net)             1       2.5604              0.0000     0.3860 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)    0.0368    0.0000 &   0.3860 f
  data arrival time                                                                    0.3860

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                         0.0202     0.4271
  data required time                                                                   0.4271
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4271
  data arrival time                                                                   -0.3860
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0411


  Startpoint: mem_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[90] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[90] (net)                          2      15.6608              0.0000     0.1000 f
  U3238/IN4 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3238/Q (AO222X1)                                               0.1354    0.1502 @   0.2505 f
  mem_resp_li[660] (net)                        1      37.3574              0.0000     0.2505 f
  uce_1__uce/mem_resp_i[90] (bp_uce_02_3)                                   0.0000     0.2505 f
  uce_1__uce/mem_resp_i[90] (net)                      37.3574              0.0000     0.2505 f
  uce_1__uce/U136/IN2 (AND2X1)                                    0.1354   -0.0305 @   0.2200 f
  uce_1__uce/U136/Q (AND2X1)                                      0.0613    0.0940     0.3140 f
  uce_1__uce/data_mem_pkt_o[34] (net)           3      13.2872              0.0000     0.3140 f
  uce_1__uce/data_mem_pkt_o[34] (bp_uce_02_3)                               0.0000     0.3140 f
  data_mem_pkt_li[556] (net)                           13.2872              0.0000     0.3140 f
  core/data_mem_pkt_i[557] (bp_core_minimal_02_0)                           0.0000     0.3140 f
  core/data_mem_pkt_i[557] (net)                       13.2872              0.0000     0.3140 f
  core/be/data_mem_pkt_i[34] (bp_be_top_02_0)                               0.0000     0.3140 f
  core/be/data_mem_pkt_i[34] (net)                     13.2872              0.0000     0.3140 f
  core/be/be_mem/data_mem_pkt_i[34] (bp_be_mem_top_02_0)                    0.0000     0.3140 f
  core/be/be_mem/data_mem_pkt_i[34] (net)              13.2872              0.0000     0.3140 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (bp_be_dcache_02_0_0)            0.0000     0.3140 f
  core/be/be_mem/dcache/data_mem_pkt_i[34] (net)       13.2872              0.0000     0.3140 f
  core/be/be_mem/dcache/U2171/IN1 (MUX21X1)                       0.0613    0.0004 &   0.3144 f
  core/be/be_mem/dcache/U2171/Q (MUX21X1)                         0.0377    0.0714     0.3859 f
  core/be/be_mem/dcache/n2285 (net)             1       3.1837              0.0000     0.3859 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D (DFFX1)    0.0377    0.0000 &   0.3859 f
  data arrival time                                                                    0.3859

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                         0.0200     0.4269
  data required time                                                                   0.4269
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4269
  data arrival time                                                                   -0.3859
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0410


  Startpoint: io_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[74] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[74] (net)                           2      13.8230              0.0000     0.1000 r
  U3220/IN6 (AO222X1)                                             0.0011    0.0004 @   0.1004 r
  U3220/Q (AO222X1)                                               0.1430    0.1128 @   0.2132 r
  mem_resp_li[644] (net)                        1      39.6585              0.0000     0.2132 r
  uce_1__uce/mem_resp_i[74] (bp_uce_02_3)                                   0.0000     0.2132 r
  uce_1__uce/mem_resp_i[74] (net)                      39.6585              0.0000     0.2132 r
  uce_1__uce/U119/IN2 (AND2X1)                                    0.1434   -0.0368 @   0.1763 r
  uce_1__uce/U119/Q (AND2X1)                                      0.0738    0.0909     0.2673 r
  uce_1__uce/data_mem_pkt_o[18] (net)           3      16.8632              0.0000     0.2673 r
  uce_1__uce/data_mem_pkt_o[18] (bp_uce_02_3)                               0.0000     0.2673 r
  data_mem_pkt_li[540] (net)                           16.8632              0.0000     0.2673 r
  core/data_mem_pkt_i[541] (bp_core_minimal_02_0)                           0.0000     0.2673 r
  core/data_mem_pkt_i[541] (net)                       16.8632              0.0000     0.2673 r
  core/be/data_mem_pkt_i[18] (bp_be_top_02_0)                               0.0000     0.2673 r
  core/be/data_mem_pkt_i[18] (net)                     16.8632              0.0000     0.2673 r
  core/be/be_mem/data_mem_pkt_i[18] (bp_be_mem_top_02_0)                    0.0000     0.2673 r
  core/be/be_mem/data_mem_pkt_i[18] (net)              16.8632              0.0000     0.2673 r
  core/be/be_mem/dcache/data_mem_pkt_i[18] (bp_be_dcache_02_0_0)            0.0000     0.2673 r
  core/be/be_mem/dcache/data_mem_pkt_i[18] (net)       16.8632              0.0000     0.2673 r
  core/be/be_mem/dcache/U2155/IN1 (MUX21X1)                       0.0738   -0.0074 &   0.2599 r
  core/be/be_mem/dcache/U2155/Q (MUX21X1)                         0.0349    0.0798     0.3397 r
  core/be/be_mem/dcache/n2301 (net)             1       2.6442              0.0000     0.3397 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D (DFFX1)    0.0349    0.0000 &   0.3397 r
  data arrival time                                                                    0.3397

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4070     0.4070
  clock reconvergence pessimism                                             0.0000     0.4070
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/CLK (DFFX1)            0.0000     0.4070 r
  library hold time                                                        -0.0267     0.3803
  data required time                                                                   0.3803
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3803
  data arrival time                                                                   -0.3397
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0406


  Startpoint: mem_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[87] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[87] (net)                          2      10.6705              0.0000     0.1000 f
  U3235/IN4 (AO222X1)                                             0.0006    0.0000 @   0.1000 f
  U3235/Q (AO222X1)                                               0.1280    0.1466 @   0.2466 f
  mem_resp_li[657] (net)                        1      35.0404              0.0000     0.2466 f
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                                   0.0000     0.2466 f
  uce_1__uce/mem_resp_i[87] (net)                      35.0404              0.0000     0.2466 f
  uce_1__uce/U133/IN2 (AND2X1)                                    0.1280   -0.0278 @   0.2188 f
  uce_1__uce/U133/Q (AND2X1)                                      0.0764    0.1025     0.3213 f
  uce_1__uce/data_mem_pkt_o[31] (net)           3      18.8817              0.0000     0.3213 f
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                               0.0000     0.3213 f
  data_mem_pkt_li[553] (net)                           18.8817              0.0000     0.3213 f
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                           0.0000     0.3213 f
  core/data_mem_pkt_i[554] (net)                       18.8817              0.0000     0.3213 f
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                               0.0000     0.3213 f
  core/be/data_mem_pkt_i[31] (net)                     18.8817              0.0000     0.3213 f
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)                    0.0000     0.3213 f
  core/be/be_mem/data_mem_pkt_i[31] (net)              18.8817              0.0000     0.3213 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)            0.0000     0.3213 f
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)       18.8817              0.0000     0.3213 f
  core/be/be_mem/dcache/U2168/IN1 (MUX21X1)                       0.0764   -0.0069 &   0.3144 f
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                         0.0382    0.0737     0.3880 f
  core/be/be_mem/dcache/n2288 (net)             1       3.0729              0.0000     0.3880 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)    0.0382    0.0000 &   0.3881 f
  data arrival time                                                                    0.3881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                             0.0000     0.4084
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)            0.0000     0.4084 r
  library hold time                                                         0.0199     0.4283
  data required time                                                                   0.4283
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4283
  data arrival time                                                                   -0.3881
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0402


  Startpoint: mem_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[102] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[102] (net)                         2       9.8612              0.0000     0.1000 f
  U3251/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3251/Q (AO222X1)                                               0.1019    0.1331     0.2331 f
  mem_resp_li[672] (net)                        1      26.4448              0.0000     0.2331 f
  uce_1__uce/mem_resp_i[102] (bp_uce_02_3)                                  0.0000     0.2331 f
  uce_1__uce/mem_resp_i[102] (net)                     26.4448              0.0000     0.2331 f
  uce_1__uce/U149/IN2 (AND2X1)                                    0.1019   -0.0180 &   0.2151 f
  uce_1__uce/U149/Q (AND2X1)                                      0.0915    0.1065     0.3215 f
  uce_1__uce/data_mem_pkt_o[46] (net)           3      24.1492              0.0000     0.3215 f
  uce_1__uce/data_mem_pkt_o[46] (bp_uce_02_3)                               0.0000     0.3215 f
  data_mem_pkt_li[568] (net)                           24.1492              0.0000     0.3215 f
  core/data_mem_pkt_i[569] (bp_core_minimal_02_0)                           0.0000     0.3215 f
  core/data_mem_pkt_i[569] (net)                       24.1492              0.0000     0.3215 f
  core/be/data_mem_pkt_i[46] (bp_be_top_02_0)                               0.0000     0.3215 f
  core/be/data_mem_pkt_i[46] (net)                     24.1492              0.0000     0.3215 f
  core/be/be_mem/data_mem_pkt_i[46] (bp_be_mem_top_02_0)                    0.0000     0.3215 f
  core/be/be_mem/data_mem_pkt_i[46] (net)              24.1492              0.0000     0.3215 f
  core/be/be_mem/dcache/data_mem_pkt_i[46] (bp_be_dcache_02_0_0)            0.0000     0.3215 f
  core/be/be_mem/dcache/data_mem_pkt_i[46] (net)       24.1492              0.0000     0.3215 f
  core/be/be_mem/dcache/U2184/IN1 (MUX21X1)                       0.0915   -0.0074 &   0.3141 f
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                         0.0370    0.0742     0.3883 f
  core/be/be_mem/dcache/n2273 (net)             1       2.2847              0.0000     0.3883 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)    0.0370    0.0000 &   0.3883 f
  data arrival time                                                                    0.3883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                         0.0202     0.4284
  data required time                                                                   0.4284
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4284
  data arrival time                                                                   -0.3883
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0401


  Startpoint: io_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[85] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[85] (net)                           2      14.9258              0.0000     0.1000 r
  U3232/IN5 (AO222X1)                                             0.0011    0.0001 @   0.1001 r
  U3232/Q (AO222X1)                                               0.0879    0.0881     0.1882 r
  mem_resp_li[655] (net)                        1      22.0990              0.0000     0.1882 r
  uce_1__uce/mem_resp_i[85] (bp_uce_02_3)                                   0.0000     0.1882 r
  uce_1__uce/mem_resp_i[85] (net)                      22.0990              0.0000     0.1882 r
  uce_1__uce/U131/IN2 (AND2X1)                                    0.0879   -0.0099 &   0.1784 r
  uce_1__uce/U131/Q (AND2X1)                                      0.0679    0.0823     0.2607 r
  uce_1__uce/data_mem_pkt_o[29] (net)           3      15.4715              0.0000     0.2607 r
  uce_1__uce/data_mem_pkt_o[29] (bp_uce_02_3)                               0.0000     0.2607 r
  data_mem_pkt_li[551] (net)                           15.4715              0.0000     0.2607 r
  core/data_mem_pkt_i[552] (bp_core_minimal_02_0)                           0.0000     0.2607 r
  core/data_mem_pkt_i[552] (net)                       15.4715              0.0000     0.2607 r
  core/be/data_mem_pkt_i[29] (bp_be_top_02_0)                               0.0000     0.2607 r
  core/be/data_mem_pkt_i[29] (net)                     15.4715              0.0000     0.2607 r
  core/be/be_mem/data_mem_pkt_i[29] (bp_be_mem_top_02_0)                    0.0000     0.2607 r
  core/be/be_mem/data_mem_pkt_i[29] (net)              15.4715              0.0000     0.2607 r
  core/be/be_mem/dcache/data_mem_pkt_i[29] (bp_be_dcache_02_0_0)            0.0000     0.2607 r
  core/be/be_mem/dcache/data_mem_pkt_i[29] (net)       15.4715              0.0000     0.2607 r
  core/be/be_mem/dcache/U2166/IN1 (MUX21X1)                       0.0679   -0.0014 &   0.2593 r
  core/be/be_mem/dcache/U2166/Q (MUX21X1)                         0.0382    0.0810     0.3403 r
  core/be/be_mem/dcache/n2290 (net)             1       3.8710              0.0000     0.3403 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D (DFFX1)    0.0382    0.0000 &   0.3403 r
  data arrival time                                                                    0.3403

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4080     0.4080
  clock reconvergence pessimism                                             0.0000     0.4080
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/CLK (DFFX1)            0.0000     0.4080 r
  library hold time                                                        -0.0275     0.3804
  data required time                                                                   0.3804
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3804
  data arrival time                                                                   -0.3403
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0401


  Startpoint: io_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[67] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[67] (net)                           2      11.5888              0.0000     0.1000 r
  U3211/IN5 (AO222X1)                                             0.0007    0.0002 @   0.1002 r
  U3211/Q (AO222X1)                                               0.1264    0.1039 @   0.2041 r
  mem_resp_li[637] (net)                        1      34.1564              0.0000     0.2041 r
  uce_1__uce/mem_resp_i[67] (bp_uce_02_3)                                   0.0000     0.2041 r
  uce_1__uce/mem_resp_i[67] (net)                      34.1564              0.0000     0.2041 r
  uce_1__uce/U111/IN2 (AND2X1)                                    0.1266   -0.0345 @   0.1696 r
  uce_1__uce/U111/Q (AND2X1)                                      0.0800    0.0927     0.2623 r
  uce_1__uce/data_mem_pkt_o[11] (net)           3      19.3212              0.0000     0.2623 r
  uce_1__uce/data_mem_pkt_o[11] (bp_uce_02_3)                               0.0000     0.2623 r
  data_mem_pkt_li[533] (net)                           19.3212              0.0000     0.2623 r
  core/data_mem_pkt_i[534] (bp_core_minimal_02_0)                           0.0000     0.2623 r
  core/data_mem_pkt_i[534] (net)                       19.3212              0.0000     0.2623 r
  core/be/data_mem_pkt_i[11] (bp_be_top_02_0)                               0.0000     0.2623 r
  core/be/data_mem_pkt_i[11] (net)                     19.3212              0.0000     0.2623 r
  core/be/be_mem/data_mem_pkt_i[11] (bp_be_mem_top_02_0)                    0.0000     0.2623 r
  core/be/be_mem/data_mem_pkt_i[11] (net)              19.3212              0.0000     0.2623 r
  core/be/be_mem/dcache/data_mem_pkt_i[11] (bp_be_dcache_02_0_0)            0.0000     0.2623 r
  core/be/be_mem/dcache/data_mem_pkt_i[11] (net)       19.3212              0.0000     0.2623 r
  core/be/be_mem/dcache/U2147/IN1 (MUX21X1)                       0.0800   -0.0019 &   0.2604 r
  core/be/be_mem/dcache/U2147/Q (MUX21X1)                         0.0353    0.0814     0.3417 r
  core/be/be_mem/dcache/n2308 (net)             1       2.7384              0.0000     0.3417 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D (DFFX1)     0.0353    0.0000 &   0.3418 r
  data arrival time                                                                    0.3418

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4077     0.4077
  clock reconvergence pessimism                                             0.0000     0.4077
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/CLK (DFFX1)             0.0000     0.4077 r
  library hold time                                                        -0.0267     0.3809
  data required time                                                                   0.3809
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3809
  data arrival time                                                                   -0.3418
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0392


  Startpoint: io_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[82] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[82] (net)                           2       9.4253              0.0000     0.1000 r
  U3228/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3228/Q (AO222X1)                                               0.1611    0.1172 @   0.2172 r
  mem_resp_li[652] (net)                        1      45.4306              0.0000     0.2172 r
  uce_1__uce/mem_resp_i[82] (bp_uce_02_3)                                   0.0000     0.2172 r
  uce_1__uce/mem_resp_i[82] (net)                      45.4306              0.0000     0.2172 r
  uce_1__uce/U128/IN2 (AND2X1)                                    0.1617   -0.0491 @   0.1681 r
  uce_1__uce/U128/Q (AND2X1)                                      0.0808    0.0960     0.2641 r
  uce_1__uce/data_mem_pkt_o[26] (net)           3      19.1354              0.0000     0.2641 r
  uce_1__uce/data_mem_pkt_o[26] (bp_uce_02_3)                               0.0000     0.2641 r
  data_mem_pkt_li[548] (net)                           19.1354              0.0000     0.2641 r
  core/data_mem_pkt_i[549] (bp_core_minimal_02_0)                           0.0000     0.2641 r
  core/data_mem_pkt_i[549] (net)                       19.1354              0.0000     0.2641 r
  core/be/data_mem_pkt_i[26] (bp_be_top_02_0)                               0.0000     0.2641 r
  core/be/data_mem_pkt_i[26] (net)                     19.1354              0.0000     0.2641 r
  core/be/be_mem/data_mem_pkt_i[26] (bp_be_mem_top_02_0)                    0.0000     0.2641 r
  core/be/be_mem/data_mem_pkt_i[26] (net)              19.1354              0.0000     0.2641 r
  core/be/be_mem/dcache/data_mem_pkt_i[26] (bp_be_dcache_02_0_0)            0.0000     0.2641 r
  core/be/be_mem/dcache/data_mem_pkt_i[26] (net)       19.1354              0.0000     0.2641 r
  core/be/be_mem/dcache/U2163/IN1 (MUX21X1)                       0.0808   -0.0032 &   0.2609 r
  core/be/be_mem/dcache/U2163/Q (MUX21X1)                         0.0355    0.0815     0.3424 r
  core/be/be_mem/dcache/n2293 (net)             1       2.7148              0.0000     0.3424 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D (DFFX1)    0.0355    0.0000 &   0.3424 r
  data arrival time                                                                    0.3424

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4081     0.4081
  clock reconvergence pessimism                                             0.0000     0.4081
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/CLK (DFFX1)            0.0000     0.4081 r
  library hold time                                                        -0.0268     0.3813
  data required time                                                                   0.3813
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3813
  data arrival time                                                                   -0.3424
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0388


  Startpoint: mem_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[66] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[66] (net)                          2      16.4538              0.0000     0.1000 f
  U3210/IN4 (AO222X1)                                             0.0013    0.0004 @   0.1004 f
  U3210/Q (AO222X1)                                               0.1431    0.1544 @   0.2548 f
  mem_resp_li[636] (net)                        1      39.9519              0.0000     0.2548 f
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.2548 f
  uce_1__uce/mem_resp_i[66] (net)                      39.9519              0.0000     0.2548 f
  uce_1__uce/U110/IN2 (AND2X1)                                    0.1431   -0.0284 @   0.2264 f
  uce_1__uce/U110/Q (AND2X1)                                      0.0571    0.0927     0.3191 f
  uce_1__uce/data_mem_pkt_o[10] (net)           3      12.0538              0.0000     0.3191 f
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.3191 f
  data_mem_pkt_li[532] (net)                           12.0538              0.0000     0.3191 f
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.3191 f
  core/data_mem_pkt_i[533] (net)                       12.0538              0.0000     0.3191 f
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.3191 f
  core/be/data_mem_pkt_i[10] (net)                     12.0538              0.0000     0.3191 f
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.3191 f
  core/be/be_mem/data_mem_pkt_i[10] (net)              12.0538              0.0000     0.3191 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.3191 f
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       12.0538              0.0000     0.3191 f
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.0571   -0.0009 &   0.3182 f
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0368    0.0699     0.3881 f
  core/be/be_mem/dcache/n2309 (net)             1       2.9011              0.0000     0.3881 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0368    0.0000 &   0.3881 f
  data arrival time                                                                    0.3881

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  clock reconvergence pessimism                                             0.0000     0.4068
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.4068 r
  library hold time                                                         0.0202     0.4270
  data required time                                                                   0.4270
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4270
  data arrival time                                                                   -0.3881
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0388


  Startpoint: mem_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[89] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[89] (net)                          2      14.5801              0.0000     0.1000 f
  U3237/IN4 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3237/Q (AO222X1)                                               0.1562    0.1612 @   0.2613 f
  mem_resp_li[659] (net)                        1      44.2068              0.0000     0.2613 f
  uce_1__uce/mem_resp_i[89] (bp_uce_02_3)                                   0.0000     0.2613 f
  uce_1__uce/mem_resp_i[89] (net)                      44.2068              0.0000     0.2613 f
  uce_1__uce/U135/IN2 (AND2X1)                                    0.1562   -0.0501 @   0.2112 f
  uce_1__uce/U135/Q (AND2X1)                                      0.0765    0.1060     0.3172 f
  uce_1__uce/data_mem_pkt_o[33] (net)           3      18.9355              0.0000     0.3172 f
  uce_1__uce/data_mem_pkt_o[33] (bp_uce_02_3)                               0.0000     0.3172 f
  data_mem_pkt_li[555] (net)                           18.9355              0.0000     0.3172 f
  core/data_mem_pkt_i[556] (bp_core_minimal_02_0)                           0.0000     0.3172 f
  core/data_mem_pkt_i[556] (net)                       18.9355              0.0000     0.3172 f
  core/be/data_mem_pkt_i[33] (bp_be_top_02_0)                               0.0000     0.3172 f
  core/be/data_mem_pkt_i[33] (net)                     18.9355              0.0000     0.3172 f
  core/be/be_mem/data_mem_pkt_i[33] (bp_be_mem_top_02_0)                    0.0000     0.3172 f
  core/be/be_mem/data_mem_pkt_i[33] (net)              18.9355              0.0000     0.3172 f
  core/be/be_mem/dcache/data_mem_pkt_i[33] (bp_be_dcache_02_0_0)            0.0000     0.3172 f
  core/be/be_mem/dcache/data_mem_pkt_i[33] (net)       18.9355              0.0000     0.3172 f
  core/be/be_mem/dcache/U2170/IN1 (MUX21X1)                       0.0765   -0.0047 &   0.3124 f
  core/be/be_mem/dcache/U2170/Q (MUX21X1)                         0.0428    0.0777     0.3901 f
  core/be/be_mem/dcache/n2286 (net)             1       4.7885              0.0000     0.3901 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D (DFFX1)    0.0428   -0.0017 &   0.3884 f
  data arrival time                                                                    0.3884

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4078     0.4078
  clock reconvergence pessimism                                             0.0000     0.4078
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/CLK (DFFX1)            0.0000     0.4078 r
  library hold time                                                         0.0189     0.4267
  data required time                                                                   0.4267
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4267
  data arrival time                                                                   -0.3884
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0384


  Startpoint: mem_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[118] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[118] (net)                         2      14.2315              0.0000     0.1000 f
  U3268/IN4 (AO222X1)                                             0.0010    0.0001 @   0.1001 f
  U3268/Q (AO222X1)                                               0.1508    0.1589 @   0.2591 f
  mem_resp_li[688] (net)                        1      42.7771              0.0000     0.2591 f
  uce_1__uce/mem_resp_i[118] (bp_uce_02_3)                                  0.0000     0.2591 f
  uce_1__uce/mem_resp_i[118] (net)                     42.7771              0.0000     0.2591 f
  uce_1__uce/U167/IN2 (AND2X1)                                    0.1508   -0.0377 @   0.2214 f
  uce_1__uce/U167/Q (AND2X1)                                      0.0648    0.0981     0.3194 f
  uce_1__uce/data_mem_pkt_o[62] (net)           3      14.5741              0.0000     0.3194 f
  uce_1__uce/data_mem_pkt_o[62] (bp_uce_02_3)                               0.0000     0.3194 f
  data_mem_pkt_li[584] (net)                           14.5741              0.0000     0.3194 f
  core/data_mem_pkt_i[585] (bp_core_minimal_02_0)                           0.0000     0.3194 f
  core/data_mem_pkt_i[585] (net)                       14.5741              0.0000     0.3194 f
  core/be/data_mem_pkt_i[62] (bp_be_top_02_0)                               0.0000     0.3194 f
  core/be/data_mem_pkt_i[62] (net)                     14.5741              0.0000     0.3194 f
  core/be/be_mem/data_mem_pkt_i[62] (bp_be_mem_top_02_0)                    0.0000     0.3194 f
  core/be/be_mem/data_mem_pkt_i[62] (net)              14.5741              0.0000     0.3194 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (bp_be_dcache_02_0_0)            0.0000     0.3194 f
  core/be/be_mem/dcache/data_mem_pkt_i[62] (net)       14.5741              0.0000     0.3194 f
  core/be/be_mem/dcache/U2201/IN1 (MUX21X1)                       0.0648   -0.0018 &   0.3176 f
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                         0.0367    0.0712     0.3888 f
  core/be/be_mem/dcache/n2257 (net)             1       2.7731              0.0000     0.3888 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)    0.0367    0.0000 &   0.3889 f
  data arrival time                                                                    0.3889

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  clock reconvergence pessimism                                             0.0000     0.4068
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)            0.0000     0.4068 r
  library hold time                                                         0.0202     0.4271
  data required time                                                                   0.4271
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4271
  data arrival time                                                                   -0.3889
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0382


  Startpoint: mem_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[114] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[114] (net)                         2      13.5646              0.0000     0.1000 f
  U3264/IN4 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3264/Q (AO222X1)                                               0.1423    0.1540 @   0.2542 f
  mem_resp_li[684] (net)                        1      39.7292              0.0000     0.2542 f
  uce_1__uce/mem_resp_i[114] (bp_uce_02_3)                                  0.0000     0.2542 f
  uce_1__uce/mem_resp_i[114] (net)                     39.7292              0.0000     0.2542 f
  uce_1__uce/U162/IN2 (AND2X1)                                    0.1423   -0.0300 @   0.2241 f
  uce_1__uce/U162/Q (AND2X1)                                      0.0705    0.1008     0.3249 f
  uce_1__uce/data_mem_pkt_o[58] (net)           3      16.8181              0.0000     0.3249 f
  uce_1__uce/data_mem_pkt_o[58] (bp_uce_02_3)                               0.0000     0.3249 f
  data_mem_pkt_li[580] (net)                           16.8181              0.0000     0.3249 f
  core/data_mem_pkt_i[581] (bp_core_minimal_02_0)                           0.0000     0.3249 f
  core/data_mem_pkt_i[581] (net)                       16.8181              0.0000     0.3249 f
  core/be/data_mem_pkt_i[58] (bp_be_top_02_0)                               0.0000     0.3249 f
  core/be/data_mem_pkt_i[58] (net)                     16.8181              0.0000     0.3249 f
  core/be/be_mem/data_mem_pkt_i[58] (bp_be_mem_top_02_0)                    0.0000     0.3249 f
  core/be/be_mem/data_mem_pkt_i[58] (net)              16.8181              0.0000     0.3249 f
  core/be/be_mem/dcache/data_mem_pkt_i[58] (bp_be_dcache_02_0_0)            0.0000     0.3249 f
  core/be/be_mem/dcache/data_mem_pkt_i[58] (net)       16.8181              0.0000     0.3249 f
  core/be/be_mem/dcache/U2197/IN1 (MUX21X1)                       0.0705   -0.0069 &   0.3180 f
  core/be/be_mem/dcache/U2197/Q (MUX21X1)                         0.0359    0.0712     0.3891 f
  core/be/be_mem/dcache/n2261 (net)             1       2.3742              0.0000     0.3891 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D (DFFX1)    0.0359    0.0000 &   0.3892 f
  data arrival time                                                                    0.3892

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                         0.0204     0.4273
  data required time                                                                   0.4273
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4273
  data arrival time                                                                   -0.3892
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0381


  Startpoint: io_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[111] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[111] (net)                          2      18.7550              0.0000     0.1000 r
  U3261/IN5 (AO222X1)                                             0.0015    0.0004 @   0.1004 r
  U3261/Q (AO222X1)                                               0.0681    0.0774     0.1778 r
  mem_resp_li[681] (net)                        1      14.6907              0.0000     0.1778 r
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                                  0.0000     0.1778 r
  uce_1__uce/mem_resp_i[111] (net)                     14.6907              0.0000     0.1778 r
  uce_1__uce/U159/IN2 (AND2X1)                                    0.0681   -0.0028 &   0.1750 r
  uce_1__uce/U159/Q (AND2X1)                                      0.0885    0.0907     0.2657 r
  uce_1__uce/data_mem_pkt_o[55] (net)           3      23.1958              0.0000     0.2657 r
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                               0.0000     0.2657 r
  data_mem_pkt_li[577] (net)                           23.1958              0.0000     0.2657 r
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                           0.0000     0.2657 r
  core/data_mem_pkt_i[578] (net)                       23.1958              0.0000     0.2657 r
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                               0.0000     0.2657 r
  core/be/data_mem_pkt_i[55] (net)                     23.1958              0.0000     0.2657 r
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)                    0.0000     0.2657 r
  core/be/be_mem/data_mem_pkt_i[55] (net)              23.1958              0.0000     0.2657 r
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)            0.0000     0.2657 r
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)       23.1958              0.0000     0.2657 r
  core/be/be_mem/dcache/U2194/IN1 (MUX21X1)                       0.0885   -0.0062 &   0.2595 r
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                         0.0369    0.0839     0.3434 r
  core/be/be_mem/dcache/n2264 (net)             1       3.0436              0.0000     0.3434 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)    0.0369    0.0000 &   0.3434 r
  data arrival time                                                                    0.3434

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                             0.0000     0.4084
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)            0.0000     0.4084 r
  library hold time                                                        -0.0272     0.3813
  data required time                                                                   0.3813
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3813
  data arrival time                                                                   -0.3434
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0379


  Startpoint: io_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[75] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[75] (net)                           2       8.6183              0.0000     0.1000 r
  U3221/IN5 (AO222X1)                                             0.0004   -0.0001 @   0.0999 r
  U3221/Q (AO222X1)                                               0.1210    0.1016 @   0.2015 r
  mem_resp_li[645] (net)                        1      32.4314              0.0000     0.2015 r
  uce_1__uce/mem_resp_i[75] (bp_uce_02_3)                                   0.0000     0.2015 r
  uce_1__uce/mem_resp_i[75] (net)                      32.4314              0.0000     0.2015 r
  uce_1__uce/U120/IN2 (AND2X1)                                    0.1211   -0.0212 @   0.1803 r
  uce_1__uce/U120/Q (AND2X1)                                      0.0790    0.0916     0.2719 r
  uce_1__uce/data_mem_pkt_o[19] (net)           3      19.0583              0.0000     0.2719 r
  uce_1__uce/data_mem_pkt_o[19] (bp_uce_02_3)                               0.0000     0.2719 r
  data_mem_pkt_li[541] (net)                           19.0583              0.0000     0.2719 r
  core/data_mem_pkt_i[542] (bp_core_minimal_02_0)                           0.0000     0.2719 r
  core/data_mem_pkt_i[542] (net)                       19.0583              0.0000     0.2719 r
  core/be/data_mem_pkt_i[19] (bp_be_top_02_0)                               0.0000     0.2719 r
  core/be/data_mem_pkt_i[19] (net)                     19.0583              0.0000     0.2719 r
  core/be/be_mem/data_mem_pkt_i[19] (bp_be_mem_top_02_0)                    0.0000     0.2719 r
  core/be/be_mem/data_mem_pkt_i[19] (net)              19.0583              0.0000     0.2719 r
  core/be/be_mem/dcache/data_mem_pkt_i[19] (bp_be_dcache_02_0_0)            0.0000     0.2719 r
  core/be/be_mem/dcache/data_mem_pkt_i[19] (net)       19.0583              0.0000     0.2719 r
  core/be/be_mem/dcache/U2156/IN1 (MUX21X1)                       0.0790   -0.0106 &   0.2613 r
  core/be/be_mem/dcache/U2156/Q (MUX21X1)                         0.0360    0.0817     0.3430 r
  core/be/be_mem/dcache/n2300 (net)             1       3.0098              0.0000     0.3430 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D (DFFX1)    0.0360    0.0000 &   0.3431 r
  data arrival time                                                                    0.3431

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4078     0.4078
  clock reconvergence pessimism                                             0.0000     0.4078
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/CLK (DFFX1)            0.0000     0.4078 r
  library hold time                                                        -0.0269     0.3809
  data required time                                                                   0.3809
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3809
  data arrival time                                                                   -0.3431
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0378


  Startpoint: mem_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[104] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[104] (net)                         2      10.1434              0.0000     0.1000 f
  U3253/IN4 (AO222X1)                                             0.0006    0.0001 @   0.1001 f
  U3253/Q (AO222X1)                                               0.1053    0.1356     0.2357 f
  mem_resp_li[674] (net)                        1      27.9796              0.0000     0.2357 f
  uce_1__uce/mem_resp_i[104] (bp_uce_02_3)                                  0.0000     0.2357 f
  uce_1__uce/mem_resp_i[104] (net)                     27.9796              0.0000     0.2357 f
  uce_1__uce/U151/IN2 (AND2X1)                                    0.1053   -0.0132 &   0.2225 f
  uce_1__uce/U151/Q (AND2X1)                                      0.0936    0.1082     0.3307 f
  uce_1__uce/data_mem_pkt_o[48] (net)           3      24.8329              0.0000     0.3307 f
  uce_1__uce/data_mem_pkt_o[48] (bp_uce_02_3)                               0.0000     0.3307 f
  data_mem_pkt_li[570] (net)                           24.8329              0.0000     0.3307 f
  core/data_mem_pkt_i[571] (bp_core_minimal_02_0)                           0.0000     0.3307 f
  core/data_mem_pkt_i[571] (net)                       24.8329              0.0000     0.3307 f
  core/be/data_mem_pkt_i[48] (bp_be_top_02_0)                               0.0000     0.3307 f
  core/be/data_mem_pkt_i[48] (net)                     24.8329              0.0000     0.3307 f
  core/be/be_mem/data_mem_pkt_i[48] (bp_be_mem_top_02_0)                    0.0000     0.3307 f
  core/be/be_mem/data_mem_pkt_i[48] (net)              24.8329              0.0000     0.3307 f
  core/be/be_mem/dcache/data_mem_pkt_i[48] (bp_be_dcache_02_0_0)            0.0000     0.3307 f
  core/be/be_mem/dcache/data_mem_pkt_i[48] (net)       24.8329              0.0000     0.3307 f
  core/be/be_mem/dcache/U2186/IN1 (MUX21X1)                       0.0936   -0.0112 &   0.3194 f
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                         0.0361    0.0746     0.3940 f
  core/be/be_mem/dcache/n2271 (net)             1       2.3174              0.0000     0.3940 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)    0.0361    0.0000 &   0.3940 f
  data arrival time                                                                    0.3940

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  clock reconvergence pessimism                                             0.0000     0.4112
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)            0.0000     0.4112 r
  library hold time                                                         0.0204     0.4316
  data required time                                                                   0.4316
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4316
  data arrival time                                                                   -0.3940
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0376


  Startpoint: io_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[92] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[92] (net)                           2      13.9174              0.0000     0.1000 r
  U3240/IN6 (AO222X1)                                             0.0008    0.0000 @   0.1000 r
  U3240/Q (AO222X1)                                               0.1619    0.1203 @   0.2203 r
  mem_resp_li[662] (net)                        1      45.7973              0.0000     0.2203 r
  uce_1__uce/mem_resp_i[92] (bp_uce_02_3)                                   0.0000     0.2203 r
  uce_1__uce/mem_resp_i[92] (net)                      45.7973              0.0000     0.2203 r
  uce_1__uce/U138/IN2 (AND2X1)                                    0.1624   -0.0499 @   0.1704 r
  uce_1__uce/U138/Q (AND2X1)                                      0.0773    0.0943     0.2647 r
  uce_1__uce/data_mem_pkt_o[36] (net)           3      17.8676              0.0000     0.2647 r
  uce_1__uce/data_mem_pkt_o[36] (bp_uce_02_3)                               0.0000     0.2647 r
  data_mem_pkt_li[558] (net)                           17.8676              0.0000     0.2647 r
  core/data_mem_pkt_i[559] (bp_core_minimal_02_0)                           0.0000     0.2647 r
  core/data_mem_pkt_i[559] (net)                       17.8676              0.0000     0.2647 r
  core/be/data_mem_pkt_i[36] (bp_be_top_02_0)                               0.0000     0.2647 r
  core/be/data_mem_pkt_i[36] (net)                     17.8676              0.0000     0.2647 r
  core/be/be_mem/data_mem_pkt_i[36] (bp_be_mem_top_02_0)                    0.0000     0.2647 r
  core/be/be_mem/data_mem_pkt_i[36] (net)              17.8676              0.0000     0.2647 r
  core/be/be_mem/dcache/data_mem_pkt_i[36] (bp_be_dcache_02_0_0)            0.0000     0.2647 r
  core/be/be_mem/dcache/data_mem_pkt_i[36] (net)       17.8676              0.0000     0.2647 r
  core/be/be_mem/dcache/U2174/IN1 (MUX21X1)                       0.0773   -0.0026 &   0.2621 r
  core/be/be_mem/dcache/U2174/Q (MUX21X1)                         0.0365    0.0816     0.3437 r
  core/be/be_mem/dcache/n2283 (net)             1       3.1340              0.0000     0.3437 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/D (DFFX1)    0.0365    0.0000 &   0.3437 r
  data arrival time                                                                    0.3437

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                        -0.0271     0.3811
  data required time                                                                   0.3811
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3811
  data arrival time                                                                   -0.3437
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0374


  Startpoint: mem_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[91] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[91] (net)                          2      10.8708              0.0000     0.1000 f
  U3239/IN4 (AO222X1)                                             0.0006    0.0001 @   0.1001 f
  U3239/Q (AO222X1)                                               0.1214    0.1418 @   0.2419 f
  mem_resp_li[661] (net)                        1      32.1721              0.0000     0.2419 f
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.2419 f
  uce_1__uce/mem_resp_i[91] (net)                      32.1721              0.0000     0.2419 f
  uce_1__uce/U137/IN2 (AND2X1)                                    0.1216   -0.0153 @   0.2266 f
  uce_1__uce/U137/Q (AND2X1)                                      0.0825    0.1049     0.3315 f
  uce_1__uce/data_mem_pkt_o[35] (net)           3      21.0224              0.0000     0.3315 f
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.3315 f
  data_mem_pkt_li[557] (net)                           21.0224              0.0000     0.3315 f
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.3315 f
  core/data_mem_pkt_i[558] (net)                       21.0224              0.0000     0.3315 f
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.3315 f
  core/be/data_mem_pkt_i[35] (net)                     21.0224              0.0000     0.3315 f
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.3315 f
  core/be/be_mem/data_mem_pkt_i[35] (net)              21.0224              0.0000     0.3315 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.3315 f
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       21.0224              0.0000     0.3315 f
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.0825   -0.0111 &   0.3205 f
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0368    0.0734     0.3939 f
  core/be/be_mem/dcache/n2284 (net)             1       2.5620              0.0000     0.3939 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0368    0.0000 &   0.3939 f
  data arrival time                                                                    0.3939

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                         0.0202     0.4309
  data required time                                                                   0.4309
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4309
  data arrival time                                                                   -0.3939
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0370


  Startpoint: io_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[96] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[96] (net)                           2      10.4589              0.0000     0.1000 r
  U3245/IN5 (AO222X1)                                             0.0005   -0.0001 @   0.0999 r
  U3245/Q (AO222X1)                                               0.1050    0.0968     0.1968 r
  mem_resp_li[666] (net)                        1      28.3603              0.0000     0.1968 r
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.1968 r
  uce_1__uce/mem_resp_i[96] (net)                      28.3603              0.0000     0.1968 r
  uce_1__uce/U143/IN2 (AND2X1)                                    0.1050   -0.0177 &   0.1790 r
  uce_1__uce/U143/Q (AND2X1)                                      0.0899    0.0954     0.2745 r
  uce_1__uce/data_mem_pkt_o[40] (net)           3      23.1768              0.0000     0.2745 r
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.2745 r
  data_mem_pkt_li[562] (net)                           23.1768              0.0000     0.2745 r
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.2745 r
  core/data_mem_pkt_i[563] (net)                       23.1768              0.0000     0.2745 r
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.2745 r
  core/be/data_mem_pkt_i[40] (net)                     23.1768              0.0000     0.2745 r
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.2745 r
  core/be/be_mem/data_mem_pkt_i[40] (net)              23.1768              0.0000     0.2745 r
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.2745 r
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       23.1768              0.0000     0.2745 r
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.0899   -0.0134 &   0.2611 r
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0362    0.0836     0.3447 r
  core/be/be_mem/dcache/n2279 (net)             1       2.7799              0.0000     0.3447 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0362    0.0000 &   0.3447 r
  data arrival time                                                                    0.3447

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4085     0.4085
  clock reconvergence pessimism                                             0.0000     0.4085
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.4085 r
  library hold time                                                        -0.0270     0.3815
  data required time                                                                   0.3815
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3815
  data arrival time                                                                   -0.3447
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0368


  Startpoint: io_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[63] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[63] (net)                           2       9.9137              0.0000     0.1000 r
  U3207/IN5 (AO222X1)                                             0.0005   -0.0001 @   0.0999 r
  U3207/Q (AO222X1)                                               0.0966    0.0927     0.1926 r
  mem_resp_li[633] (net)                        1      25.3570              0.0000     0.1926 r
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.1926 r
  uce_1__uce/mem_resp_i[63] (net)                      25.3570              0.0000     0.1926 r
  uce_1__uce/U107/IN2 (AND2X1)                                    0.0966   -0.0182 &   0.1744 r
  uce_1__uce/U107/Q (AND2X1)                                      0.0767    0.0877     0.2622 r
  uce_1__uce/data_mem_pkt_o[7] (net)            3      18.5223              0.0000     0.2622 r
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.2622 r
  data_mem_pkt_li[529] (net)                           18.5223              0.0000     0.2622 r
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.2622 r
  core/data_mem_pkt_i[530] (net)                       18.5223              0.0000     0.2622 r
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.2622 r
  core/be/data_mem_pkt_i[7] (net)                      18.5223              0.0000     0.2622 r
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.2622 r
  core/be/be_mem/data_mem_pkt_i[7] (net)               18.5223              0.0000     0.2622 r
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.2622 r
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        18.5223              0.0000     0.2622 r
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.0767   -0.0007 &   0.2615 r
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0363    0.0814     0.3429 r
  core/be/be_mem/dcache/n2312 (net)             1       3.0898              0.0000     0.3429 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0363    0.0000 &   0.3429 r
  data arrival time                                                                    0.3429

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                             0.0000     0.4060
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.4060 r
  library hold time                                                        -0.0270     0.3789
  data required time                                                                   0.3789
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3789
  data arrival time                                                                   -0.3429
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0361


  Startpoint: mem_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[99] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[99] (net)                          2      11.9422              0.0000     0.1000 f
  U3248/IN4 (AO222X1)                                             0.0008    0.0003 @   0.1003 f
  U3248/Q (AO222X1)                                               0.1518    0.1592 @   0.2595 f
  mem_resp_li[669] (net)                        1      43.0237              0.0000     0.2595 f
  uce_1__uce/mem_resp_i[99] (bp_uce_02_3)                                   0.0000     0.2595 f
  uce_1__uce/mem_resp_i[99] (net)                      43.0237              0.0000     0.2595 f
  uce_1__uce/U146/IN2 (AND2X1)                                    0.1518   -0.0383 @   0.2212 f
  uce_1__uce/U146/Q (AND2X1)                                      0.0971    0.1173     0.3385 f
  uce_1__uce/data_mem_pkt_o[43] (net)           3      26.1180              0.0000     0.3385 f
  uce_1__uce/data_mem_pkt_o[43] (bp_uce_02_3)                               0.0000     0.3385 f
  data_mem_pkt_li[565] (net)                           26.1180              0.0000     0.3385 f
  core/data_mem_pkt_i[566] (bp_core_minimal_02_0)                           0.0000     0.3385 f
  core/data_mem_pkt_i[566] (net)                       26.1180              0.0000     0.3385 f
  core/be/data_mem_pkt_i[43] (bp_be_top_02_0)                               0.0000     0.3385 f
  core/be/data_mem_pkt_i[43] (net)                     26.1180              0.0000     0.3385 f
  core/be/be_mem/data_mem_pkt_i[43] (bp_be_mem_top_02_0)                    0.0000     0.3385 f
  core/be/be_mem/data_mem_pkt_i[43] (net)              26.1180              0.0000     0.3385 f
  core/be/be_mem/dcache/data_mem_pkt_i[43] (bp_be_dcache_02_0_0)            0.0000     0.3385 f
  core/be/be_mem/dcache/data_mem_pkt_i[43] (net)       26.1180              0.0000     0.3385 f
  core/be/be_mem/dcache/U2181/IN1 (MUX21X1)                       0.0971   -0.0184 &   0.3201 f
  core/be/be_mem/dcache/U2181/Q (MUX21X1)                         0.0374    0.0762     0.3963 f
  core/be/be_mem/dcache/n2276 (net)             1       2.7725              0.0000     0.3963 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D (DFFX1)    0.0374   -0.0007 &   0.3956 f
  data arrival time                                                                    0.3956

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  clock reconvergence pessimism                                             0.0000     0.4111
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/CLK (DFFX1)            0.0000     0.4111 r
  library hold time                                                         0.0201     0.4312
  data required time                                                                   0.4312
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4312
  data arrival time                                                                   -0.3956
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0356


  Startpoint: mem_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[106] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[106] (net)                         2       9.2380              0.0000     0.1000 f
  U3255/IN4 (AO222X1)                                             0.0004    0.0001 @   0.1001 f
  U3255/Q (AO222X1)                                               0.1124    0.1394     0.2395 f
  mem_resp_li[676] (net)                        1      30.3120              0.0000     0.2395 f
  uce_1__uce/mem_resp_i[106] (bp_uce_02_3)                                  0.0000     0.2395 f
  uce_1__uce/mem_resp_i[106] (net)                     30.3120              0.0000     0.2395 f
  uce_1__uce/U154/IN2 (AND2X1)                                    0.1124   -0.0222 &   0.2172 f
  uce_1__uce/U154/Q (AND2X1)                                      0.0910    0.1078     0.3251 f
  uce_1__uce/data_mem_pkt_o[50] (net)           3      23.8187              0.0000     0.3251 f
  uce_1__uce/data_mem_pkt_o[50] (bp_uce_02_3)                               0.0000     0.3251 f
  data_mem_pkt_li[572] (net)                           23.8187              0.0000     0.3251 f
  core/data_mem_pkt_i[573] (bp_core_minimal_02_0)                           0.0000     0.3251 f
  core/data_mem_pkt_i[573] (net)                       23.8187              0.0000     0.3251 f
  core/be/data_mem_pkt_i[50] (bp_be_top_02_0)                               0.0000     0.3251 f
  core/be/data_mem_pkt_i[50] (net)                     23.8187              0.0000     0.3251 f
  core/be/be_mem/data_mem_pkt_i[50] (bp_be_mem_top_02_0)                    0.0000     0.3251 f
  core/be/be_mem/data_mem_pkt_i[50] (net)              23.8187              0.0000     0.3251 f
  core/be/be_mem/dcache/data_mem_pkt_i[50] (bp_be_dcache_02_0_0)            0.0000     0.3251 f
  core/be/be_mem/dcache/data_mem_pkt_i[50] (net)       23.8187              0.0000     0.3251 f
  core/be/be_mem/dcache/U2188/IN1 (MUX21X1)                       0.0910   -0.0048 &   0.3203 f
  core/be/be_mem/dcache/U2188/Q (MUX21X1)                         0.0378    0.0756     0.3959 f
  core/be/be_mem/dcache/n2269 (net)             1       2.9241              0.0000     0.3959 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D (DFFX1)    0.0378    0.0000 &   0.3959 f
  data arrival time                                                                    0.3959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  clock reconvergence pessimism                                             0.0000     0.4111
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/CLK (DFFX1)            0.0000     0.4111 r
  library hold time                                                         0.0200     0.4312
  data required time                                                                   0.4312
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4312
  data arrival time                                                                   -0.3959
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0353


  Startpoint: mem_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[73] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[73] (net)                          2       9.3907              0.0000     0.1000 f
  U3219/IN4 (AO222X1)                                             0.0004   -0.0001 @   0.0999 f
  U3219/Q (AO222X1)                                               0.1159    0.1387 @   0.2386 f
  mem_resp_li[643] (net)                        1      30.2529              0.0000     0.2386 f
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.2386 f
  uce_1__uce/mem_resp_i[73] (net)                      30.2529              0.0000     0.2386 f
  uce_1__uce/U118/IN2 (AND2X1)                                    0.1160   -0.0156 @   0.2229 f
  uce_1__uce/U118/Q (AND2X1)                                      0.0772    0.1005     0.3234 f
  uce_1__uce/data_mem_pkt_o[17] (net)           3      18.9703              0.0000     0.3234 f
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.3234 f
  data_mem_pkt_li[539] (net)                           18.9703              0.0000     0.3234 f
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.3234 f
  core/data_mem_pkt_i[540] (net)                       18.9703              0.0000     0.3234 f
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.3234 f
  core/be/data_mem_pkt_i[17] (net)                     18.9703              0.0000     0.3234 f
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.3234 f
  core/be/be_mem/data_mem_pkt_i[17] (net)              18.9703              0.0000     0.3234 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.3234 f
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       18.9703              0.0000     0.3234 f
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.0772   -0.0044 &   0.3191 f
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0369    0.0727     0.3917 f
  core/be/be_mem/dcache/n2302 (net)             1       2.5744              0.0000     0.3917 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0369    0.0000 &   0.3917 f
  data arrival time                                                                    0.3917

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  clock reconvergence pessimism                                             0.0000     0.4068
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.4068 r
  library hold time                                                         0.0202     0.4270
  data required time                                                                   0.4270
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4270
  data arrival time                                                                   -0.3917
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0352


  Startpoint: io_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[90] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[90] (net)                           2      14.3283              0.0000     0.1000 r
  U3238/IN5 (AO222X1)                                             0.0011    0.0003 @   0.1003 r
  U3238/Q (AO222X1)                                               0.1360    0.1072 @   0.2074 r
  mem_resp_li[660] (net)                        1      37.3623              0.0000     0.2074 r
  uce_1__uce/mem_resp_i[90] (bp_uce_02_3)                                   0.0000     0.2074 r
  uce_1__uce/mem_resp_i[90] (net)                      37.3623              0.0000     0.2074 r
  uce_1__uce/U136/IN2 (AND2X1)                                    0.1364   -0.0287 @   0.1787 r
  uce_1__uce/U136/Q (AND2X1)                                      0.0661    0.0863     0.2650 r
  uce_1__uce/data_mem_pkt_o[34] (net)           3      14.1887              0.0000     0.2650 r
  uce_1__uce/data_mem_pkt_o[34] (bp_uce_02_3)                               0.0000     0.2650 r
  data_mem_pkt_li[556] (net)                           14.1887              0.0000     0.2650 r
  core/data_mem_pkt_i[557] (bp_core_minimal_02_0)                           0.0000     0.2650 r
  core/data_mem_pkt_i[557] (net)                       14.1887              0.0000     0.2650 r
  core/be/data_mem_pkt_i[34] (bp_be_top_02_0)                               0.0000     0.2650 r
  core/be/data_mem_pkt_i[34] (net)                     14.1887              0.0000     0.2650 r
  core/be/be_mem/data_mem_pkt_i[34] (bp_be_mem_top_02_0)                    0.0000     0.2650 r
  core/be/be_mem/data_mem_pkt_i[34] (net)              14.1887              0.0000     0.2650 r
  core/be/be_mem/dcache/data_mem_pkt_i[34] (bp_be_dcache_02_0_0)            0.0000     0.2650 r
  core/be/be_mem/dcache/data_mem_pkt_i[34] (net)       14.1887              0.0000     0.2650 r
  core/be/be_mem/dcache/U2171/IN1 (MUX21X1)                       0.0661    0.0004 &   0.2655 r
  core/be/be_mem/dcache/U2171/Q (MUX21X1)                         0.0366    0.0796     0.3450 r
  core/be/be_mem/dcache/n2285 (net)             1       3.3561              0.0000     0.3450 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D (DFFX1)    0.0366    0.0000 &   0.3450 r
  data arrival time                                                                    0.3450

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                        -0.0271     0.3798
  data required time                                                                   0.3798
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3798
  data arrival time                                                                   -0.3450
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0348


  Startpoint: io_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[97] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[97] (net)                           2      10.1709              0.0000     0.1000 r
  U3246/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3246/Q (AO222X1)                                               0.0974    0.0931     0.1931 r
  mem_resp_li[667] (net)                        1      25.6293              0.0000     0.1931 r
  uce_1__uce/mem_resp_i[97] (bp_uce_02_3)                                   0.0000     0.1931 r
  uce_1__uce/mem_resp_i[97] (net)                      25.6293              0.0000     0.1931 r
  uce_1__uce/U144/IN2 (AND2X1)                                    0.0974   -0.0170 &   0.1761 r
  uce_1__uce/U144/Q (AND2X1)                                      0.0902    0.0948     0.2708 r
  uce_1__uce/data_mem_pkt_o[41] (net)           3      23.4003              0.0000     0.2708 r
  uce_1__uce/data_mem_pkt_o[41] (bp_uce_02_3)                               0.0000     0.2708 r
  data_mem_pkt_li[563] (net)                           23.4003              0.0000     0.2708 r
  core/data_mem_pkt_i[564] (bp_core_minimal_02_0)                           0.0000     0.2708 r
  core/data_mem_pkt_i[564] (net)                       23.4003              0.0000     0.2708 r
  core/be/data_mem_pkt_i[41] (bp_be_top_02_0)                               0.0000     0.2708 r
  core/be/data_mem_pkt_i[41] (net)                     23.4003              0.0000     0.2708 r
  core/be/be_mem/data_mem_pkt_i[41] (bp_be_mem_top_02_0)                    0.0000     0.2708 r
  core/be/be_mem/data_mem_pkt_i[41] (net)              23.4003              0.0000     0.2708 r
  core/be/be_mem/dcache/data_mem_pkt_i[41] (bp_be_dcache_02_0_0)            0.0000     0.2708 r
  core/be/be_mem/dcache/data_mem_pkt_i[41] (net)       23.4003              0.0000     0.2708 r
  core/be/be_mem/dcache/U2179/IN1 (MUX21X1)                       0.0902   -0.0094 &   0.2614 r
  core/be/be_mem/dcache/U2179/Q (MUX21X1)                         0.0376    0.0847     0.3461 r
  core/be/be_mem/dcache/n2278 (net)             1       3.2786              0.0000     0.3461 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D (DFFX1)    0.0376    0.0000 &   0.3461 r
  data arrival time                                                                    0.3461

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                        -0.0274     0.3808
  data required time                                                                   0.3808
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3808
  data arrival time                                                                   -0.3461
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0347


  Startpoint: io_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[66] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[66] (net)                           2      14.4850              0.0000     0.1000 r
  U3210/IN5 (AO222X1)                                             0.0011    0.0002 @   0.1002 r
  U3210/Q (AO222X1)                                               0.1441    0.1103 @   0.2105 r
  mem_resp_li[636] (net)                        1      39.9567              0.0000     0.2105 r
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.2105 r
  uce_1__uce/mem_resp_i[66] (net)                      39.9567              0.0000     0.2105 r
  uce_1__uce/U110/IN2 (AND2X1)                                    0.1445   -0.0269 @   0.1835 r
  uce_1__uce/U110/Q (AND2X1)                                      0.0631    0.0852     0.2687 r
  uce_1__uce/data_mem_pkt_o[10] (net)           3      12.9552              0.0000     0.2687 r
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.2687 r
  data_mem_pkt_li[532] (net)                           12.9552              0.0000     0.2687 r
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.2687 r
  core/data_mem_pkt_i[533] (net)                       12.9552              0.0000     0.2687 r
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.2687 r
  core/be/data_mem_pkt_i[10] (net)                     12.9552              0.0000     0.2687 r
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.2687 r
  core/be/be_mem/data_mem_pkt_i[10] (net)              12.9552              0.0000     0.2687 r
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.2687 r
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       12.9552              0.0000     0.2687 r
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.0631   -0.0010 &   0.2677 r
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0357    0.0783     0.3460 r
  core/be/be_mem/dcache/n2309 (net)             1       3.0735              0.0000     0.3460 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0357    0.0000 &   0.3460 r
  data arrival time                                                                    0.3460

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  clock reconvergence pessimism                                             0.0000     0.4068
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.4068 r
  library hold time                                                        -0.0269     0.3799
  data required time                                                                   0.3799
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3799
  data arrival time                                                                   -0.3460
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0339


  Startpoint: mem_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[84] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[84] (net)                          2      12.3239              0.0000     0.1000 f
  U3230/IN4 (AO222X1)                                             0.0008    0.0001 @   0.1001 f
  U3230/Q (AO222X1)                                               0.0915    0.1269     0.2270 f
  mem_resp_li[654] (net)                        1      22.9490              0.0000     0.2270 f
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                                   0.0000     0.2270 f
  uce_1__uce/mem_resp_i[84] (net)                      22.9490              0.0000     0.2270 f
  uce_1__uce/U130/IN2 (AND2X1)                                    0.0915   -0.0097 &   0.2172 f
  uce_1__uce/U130/Q (AND2X1)                                      0.0813    0.0989     0.3162 f
  uce_1__uce/data_mem_pkt_o[28] (net)           3      20.7162              0.0000     0.3162 f
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                               0.0000     0.3162 f
  data_mem_pkt_li[550] (net)                           20.7162              0.0000     0.3162 f
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                           0.0000     0.3162 f
  core/data_mem_pkt_i[551] (net)                       20.7162              0.0000     0.3162 f
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                               0.0000     0.3162 f
  core/be/data_mem_pkt_i[28] (net)                     20.7162              0.0000     0.3162 f
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)                    0.0000     0.3162 f
  core/be/be_mem/data_mem_pkt_i[28] (net)              20.7162              0.0000     0.3162 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)            0.0000     0.3162 f
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)       20.7162              0.0000     0.3162 f
  core/be/be_mem/dcache/U2165/IN1 (MUX21X1)                       0.0813   -0.0005 &   0.3157 f
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                         0.0410    0.0764     0.3921 f
  core/be/be_mem/dcache/n2291 (net)             1       3.9222              0.0000     0.3921 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)    0.0410    0.0001 &   0.3921 f
  data arrival time                                                                    0.3921

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                             0.0000     0.4067
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)            0.0000     0.4067 r
  library hold time                                                         0.0193     0.4260
  data required time                                                                   0.4260
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4260
  data arrival time                                                                   -0.3921
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0338


  Startpoint: io_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[118] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[118] (net)                          2      13.9054              0.0000     0.1000 r
  U3268/IN5 (AO222X1)                                             0.0010    0.0001 @   0.1001 r
  U3268/Q (AO222X1)                                               0.1521    0.1142 @   0.2143 r
  mem_resp_li[688] (net)                        1      42.7819              0.0000     0.2143 r
  uce_1__uce/mem_resp_i[118] (bp_uce_02_3)                                  0.0000     0.2143 r
  uce_1__uce/mem_resp_i[118] (net)                     42.7819              0.0000     0.2143 r
  uce_1__uce/U167/IN2 (AND2X1)                                    0.1525   -0.0355 @   0.1788 r
  uce_1__uce/U167/Q (AND2X1)                                      0.0703    0.0899     0.2687 r
  uce_1__uce/data_mem_pkt_o[62] (net)           3      15.4756              0.0000     0.2687 r
  uce_1__uce/data_mem_pkt_o[62] (bp_uce_02_3)                               0.0000     0.2687 r
  data_mem_pkt_li[584] (net)                           15.4756              0.0000     0.2687 r
  core/data_mem_pkt_i[585] (bp_core_minimal_02_0)                           0.0000     0.2687 r
  core/data_mem_pkt_i[585] (net)                       15.4756              0.0000     0.2687 r
  core/be/data_mem_pkt_i[62] (bp_be_top_02_0)                               0.0000     0.2687 r
  core/be/data_mem_pkt_i[62] (net)                     15.4756              0.0000     0.2687 r
  core/be/be_mem/data_mem_pkt_i[62] (bp_be_mem_top_02_0)                    0.0000     0.2687 r
  core/be/be_mem/data_mem_pkt_i[62] (net)              15.4756              0.0000     0.2687 r
  core/be/be_mem/dcache/data_mem_pkt_i[62] (bp_be_dcache_02_0_0)            0.0000     0.2687 r
  core/be/be_mem/dcache/data_mem_pkt_i[62] (net)       15.4756              0.0000     0.2687 r
  core/be/be_mem/dcache/U2201/IN1 (MUX21X1)                       0.0703   -0.0019 &   0.2668 r
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                         0.0356    0.0797     0.3465 r
  core/be/be_mem/dcache/n2257 (net)             1       2.9455              0.0000     0.3465 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)    0.0356    0.0000 &   0.3465 r
  data arrival time                                                                    0.3465

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  clock reconvergence pessimism                                             0.0000     0.4068
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)            0.0000     0.4068 r
  library hold time                                                        -0.0268     0.3800
  data required time                                                                   0.3800
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3800
  data arrival time                                                                   -0.3465
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0335


  Startpoint: io_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[87] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[87] (net)                           2      10.1649              0.0000     0.1000 r
  U3235/IN5 (AO222X1)                                             0.0005   -0.0001 @   0.0999 r
  U3235/Q (AO222X1)                                               0.1289    0.1051 @   0.2050 r
  mem_resp_li[657] (net)                        1      35.0452              0.0000     0.2050 r
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                                   0.0000     0.2050 r
  uce_1__uce/mem_resp_i[87] (net)                      35.0452              0.0000     0.2050 r
  uce_1__uce/U133/IN2 (AND2X1)                                    0.1291   -0.0263 @   0.1787 r
  uce_1__uce/U133/Q (AND2X1)                                      0.0813    0.0936     0.2723 r
  uce_1__uce/data_mem_pkt_o[31] (net)           3      19.7832              0.0000     0.2723 r
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                               0.0000     0.2723 r
  data_mem_pkt_li[553] (net)                           19.7832              0.0000     0.2723 r
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                           0.0000     0.2723 r
  core/data_mem_pkt_i[554] (net)                       19.7832              0.0000     0.2723 r
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                               0.0000     0.2723 r
  core/be/data_mem_pkt_i[31] (net)                     19.7832              0.0000     0.2723 r
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)                    0.0000     0.2723 r
  core/be/be_mem/data_mem_pkt_i[31] (net)              19.7832              0.0000     0.2723 r
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)            0.0000     0.2723 r
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)       19.7832              0.0000     0.2723 r
  core/be/be_mem/dcache/U2168/IN1 (MUX21X1)                       0.0813   -0.0067 &   0.2656 r
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                         0.0371    0.0827     0.3483 r
  core/be/be_mem/dcache/n2288 (net)             1       3.2453              0.0000     0.3483 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)    0.0371    0.0000 &   0.3484 r
  data arrival time                                                                    0.3484

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                             0.0000     0.4084
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)            0.0000     0.4084 r
  library hold time                                                        -0.0272     0.3812
  data required time                                                                   0.3812
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3812
  data arrival time                                                                   -0.3484
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0328


  Startpoint: io_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[114] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[114] (net)                          2      12.7812              0.0000     0.1000 r
  U3264/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 r
  U3264/Q (AO222X1)                                               0.1432    0.1101 @   0.2103 r
  mem_resp_li[684] (net)                        1      39.7341              0.0000     0.2103 r
  uce_1__uce/mem_resp_i[114] (bp_uce_02_3)                                  0.0000     0.2103 r
  uce_1__uce/mem_resp_i[114] (net)                     39.7341              0.0000     0.2103 r
  uce_1__uce/U162/IN2 (AND2X1)                                    0.1436   -0.0284 @   0.1819 r
  uce_1__uce/U162/Q (AND2X1)                                      0.0762    0.0922     0.2741 r
  uce_1__uce/data_mem_pkt_o[58] (net)           3      17.7196              0.0000     0.2741 r
  uce_1__uce/data_mem_pkt_o[58] (bp_uce_02_3)                               0.0000     0.2741 r
  data_mem_pkt_li[580] (net)                           17.7196              0.0000     0.2741 r
  core/data_mem_pkt_i[581] (bp_core_minimal_02_0)                           0.0000     0.2741 r
  core/data_mem_pkt_i[581] (net)                       17.7196              0.0000     0.2741 r
  core/be/data_mem_pkt_i[58] (bp_be_top_02_0)                               0.0000     0.2741 r
  core/be/data_mem_pkt_i[58] (net)                     17.7196              0.0000     0.2741 r
  core/be/be_mem/data_mem_pkt_i[58] (bp_be_mem_top_02_0)                    0.0000     0.2741 r
  core/be/be_mem/data_mem_pkt_i[58] (net)              17.7196              0.0000     0.2741 r
  core/be/be_mem/dcache/data_mem_pkt_i[58] (bp_be_dcache_02_0_0)            0.0000     0.2741 r
  core/be/be_mem/dcache/data_mem_pkt_i[58] (net)       17.7196              0.0000     0.2741 r
  core/be/be_mem/dcache/U2197/IN1 (MUX21X1)                       0.0762   -0.0067 &   0.2673 r
  core/be/be_mem/dcache/U2197/Q (MUX21X1)                         0.0348    0.0802     0.3475 r
  core/be/be_mem/dcache/n2261 (net)             1       2.5466              0.0000     0.3475 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D (DFFX1)    0.0348    0.0000 &   0.3475 r
  data arrival time                                                                    0.3475

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                        -0.0266     0.3802
  data required time                                                                   0.3802
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3802
  data arrival time                                                                   -0.3475
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0328


  Startpoint: io_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[80] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[80] (net)                           2       9.7626              0.0000     0.1000 r
  U3226/IN5 (AO222X1)                                             0.0006    0.0002 @   0.1002 r
  U3226/Q (AO222X1)                                               0.0998    0.0944     0.1946 r
  mem_resp_li[650] (net)                        1      26.5137              0.0000     0.1946 r
  uce_1__uce/mem_resp_i[80] (bp_uce_02_3)                                   0.0000     0.1946 r
  uce_1__uce/mem_resp_i[80] (net)                      26.5137              0.0000     0.1946 r
  uce_1__uce/U125/IN2 (AND2X1)                                    0.0998   -0.0209 &   0.1737 r
  uce_1__uce/U125/Q (AND2X1)                                      0.0886    0.0942     0.2679 r
  uce_1__uce/data_mem_pkt_o[24] (net)           3      22.8022              0.0000     0.2679 r
  uce_1__uce/data_mem_pkt_o[24] (bp_uce_02_3)                               0.0000     0.2679 r
  data_mem_pkt_li[546] (net)                           22.8022              0.0000     0.2679 r
  core/data_mem_pkt_i[547] (bp_core_minimal_02_0)                           0.0000     0.2679 r
  core/data_mem_pkt_i[547] (net)                       22.8022              0.0000     0.2679 r
  core/be/data_mem_pkt_i[24] (bp_be_top_02_0)                               0.0000     0.2679 r
  core/be/data_mem_pkt_i[24] (net)                     22.8022              0.0000     0.2679 r
  core/be/be_mem/data_mem_pkt_i[24] (bp_be_mem_top_02_0)                    0.0000     0.2679 r
  core/be/be_mem/data_mem_pkt_i[24] (net)              22.8022              0.0000     0.2679 r
  core/be/be_mem/dcache/data_mem_pkt_i[24] (bp_be_dcache_02_0_0)            0.0000     0.2679 r
  core/be/be_mem/dcache/data_mem_pkt_i[24] (net)       22.8022              0.0000     0.2679 r
  core/be/be_mem/dcache/U2161/IN1 (MUX21X1)                       0.0886   -0.0035 &   0.2644 r
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                         0.0362    0.0836     0.3480 r
  core/be/be_mem/dcache/n2295 (net)             1       2.9098              0.0000     0.3480 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)    0.0362    0.0000 &   0.3480 r
  data arrival time                                                                    0.3480

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4073     0.4073
  clock reconvergence pessimism                                             0.0000     0.4073
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)            0.0000     0.4073 r
  library hold time                                                        -0.0270     0.3804
  data required time                                                                   0.3804
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3804
  data arrival time                                                                   -0.3480
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0324


  Startpoint: io_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[121] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[121] (net)                          2       9.9393              0.0000     0.1000 r
  U3271/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3271/Q (AO222X1)                                               0.0977    0.0933     0.1934 r
  mem_resp_li[691] (net)                        1      25.7504              0.0000     0.1934 r
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.1934 r
  uce_1__uce/mem_resp_i[121] (net)                     25.7504              0.0000     0.1934 r
  uce_1__uce/U170/IN2 (AND2X1)                                    0.0977   -0.0061 &   0.1873 r
  uce_1__uce/U170/Q (AND2X1)                                      0.0791    0.0891     0.2763 r
  uce_1__uce/data_mem_pkt_o[65] (net)           3      19.3718              0.0000     0.2763 r
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.2763 r
  data_mem_pkt_li[587] (net)                           19.3718              0.0000     0.2763 r
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.2763 r
  core/data_mem_pkt_i[588] (net)                       19.3718              0.0000     0.2763 r
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.2763 r
  core/be/data_mem_pkt_i[65] (net)                     19.3718              0.0000     0.2763 r
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.2763 r
  core/be/be_mem/data_mem_pkt_i[65] (net)              19.3718              0.0000     0.2763 r
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.2763 r
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       19.3718              0.0000     0.2763 r
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.0791   -0.0103 &   0.2661 r
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0361    0.0816     0.3476 r
  core/be/be_mem/dcache/n2254 (net)             1       2.9355              0.0000     0.3476 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0361    0.0000 &   0.3477 r
  data arrival time                                                                    0.3477

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                        -0.0270     0.3799
  data required time                                                                   0.3799
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3799
  data arrival time                                                                   -0.3477
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0322


  Startpoint: mem_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[71] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[71] (net)                          2      17.7395              0.0000     0.1000 f
  U3216/IN4 (AO222X1)                                             0.0014    0.0002 @   0.1002 f
  U3216/Q (AO222X1)                                               0.1550    0.1611 @   0.2613 f
  mem_resp_li[641] (net)                        1      44.1181              0.0000     0.2613 f
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.2613 f
  uce_1__uce/mem_resp_i[71] (net)                      44.1181              0.0000     0.2613 f
  uce_1__uce/U116/IN2 (AND2X1)                                    0.1550   -0.0406 @   0.2207 f
  uce_1__uce/U116/Q (AND2X1)                                      0.0672    0.1004     0.3211 f
  uce_1__uce/data_mem_pkt_o[15] (net)           3      15.6771              0.0000     0.3211 f
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.3211 f
  data_mem_pkt_li[537] (net)                           15.6771              0.0000     0.3211 f
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.3211 f
  core/data_mem_pkt_i[538] (net)                       15.6771              0.0000     0.3211 f
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.3211 f
  core/be/data_mem_pkt_i[15] (net)                     15.6771              0.0000     0.3211 f
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.3211 f
  core/be/be_mem/data_mem_pkt_i[15] (net)              15.6771              0.0000     0.3211 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.3211 f
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       15.6771              0.0000     0.3211 f
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.0672   -0.0012 &   0.3199 f
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0409    0.0749     0.3948 f
  core/be/be_mem/dcache/n2304 (net)             1       4.2097              0.0000     0.3948 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0409   -0.0009 &   0.3938 f
  data arrival time                                                                    0.3938

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                             0.0000     0.4067
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.4067 r
  library hold time                                                         0.0193     0.4260
  data required time                                                                   0.4260
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4260
  data arrival time                                                                   -0.3938
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0321


  Startpoint: mem_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[100] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[100] (net)                         2      11.7582              0.0000     0.1000 f
  U3249/IN4 (AO222X1)                                             0.0007    0.0001 @   0.1001 f
  U3249/Q (AO222X1)                                               0.1379    0.1517 @   0.2518 f
  mem_resp_li[670] (net)                        1      38.2635              0.0000     0.2518 f
  uce_1__uce/mem_resp_i[100] (bp_uce_02_3)                                  0.0000     0.2518 f
  uce_1__uce/mem_resp_i[100] (net)                     38.2635              0.0000     0.2518 f
  uce_1__uce/U147/IN2 (AND2X1)                                    0.1379   -0.0309 @   0.2209 f
  uce_1__uce/U147/Q (AND2X1)                                      0.0831    0.1072     0.3281 f
  uce_1__uce/data_mem_pkt_o[44] (net)           3      21.0153              0.0000     0.3281 f
  uce_1__uce/data_mem_pkt_o[44] (bp_uce_02_3)                               0.0000     0.3281 f
  data_mem_pkt_li[566] (net)                           21.0153              0.0000     0.3281 f
  core/data_mem_pkt_i[567] (bp_core_minimal_02_0)                           0.0000     0.3281 f
  core/data_mem_pkt_i[567] (net)                       21.0153              0.0000     0.3281 f
  core/be/data_mem_pkt_i[44] (bp_be_top_02_0)                               0.0000     0.3281 f
  core/be/data_mem_pkt_i[44] (net)                     21.0153              0.0000     0.3281 f
  core/be/be_mem/data_mem_pkt_i[44] (bp_be_mem_top_02_0)                    0.0000     0.3281 f
  core/be/be_mem/data_mem_pkt_i[44] (net)              21.0153              0.0000     0.3281 f
  core/be/be_mem/dcache/data_mem_pkt_i[44] (bp_be_dcache_02_0_0)            0.0000     0.3281 f
  core/be/be_mem/dcache/data_mem_pkt_i[44] (net)       21.0153              0.0000     0.3281 f
  core/be/be_mem/dcache/U2182/IN1 (MUX21X1)                       0.0831   -0.0067 &   0.3214 f
  core/be/be_mem/dcache/U2182/Q (MUX21X1)                         0.0393    0.0752     0.3966 f
  core/be/be_mem/dcache/n2275 (net)             1       3.2970              0.0000     0.3966 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D (DFFX1)    0.0393    0.0000 &   0.3966 f
  data arrival time                                                                    0.3966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4087     0.4087
  clock reconvergence pessimism                                             0.0000     0.4087
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/CLK (DFFX1)            0.0000     0.4087 r
  library hold time                                                         0.0197     0.4284
  data required time                                                                   0.4284
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4284
  data arrival time                                                                   -0.3966
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0317


  Startpoint: mem_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[77] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[77] (net)                          2      16.9705              0.0000     0.1000 f
  U3223/IN4 (AO222X1)                                             0.0012    0.0002 @   0.1002 f
  U3223/Q (AO222X1)                                               0.1538    0.1600 @   0.2601 f
  mem_resp_li[647] (net)                        1      43.4340              0.0000     0.2601 f
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                                   0.0000     0.2601 f
  uce_1__uce/mem_resp_i[77] (net)                      43.4340              0.0000     0.2601 f
  uce_1__uce/U122/IN2 (AND2X1)                                    0.1538   -0.0338 @   0.2264 f
  uce_1__uce/U122/Q (AND2X1)                                      0.0661    0.0996     0.3260 f
  uce_1__uce/data_mem_pkt_o[21] (net)           3      15.2799              0.0000     0.3260 f
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                               0.0000     0.3260 f
  data_mem_pkt_li[543] (net)                           15.2799              0.0000     0.3260 f
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                           0.0000     0.3260 f
  core/data_mem_pkt_i[544] (net)                       15.2799              0.0000     0.3260 f
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                               0.0000     0.3260 f
  core/be/data_mem_pkt_i[21] (net)                     15.2799              0.0000     0.3260 f
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)                    0.0000     0.3260 f
  core/be/be_mem/data_mem_pkt_i[21] (net)              15.2799              0.0000     0.3260 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)            0.0000     0.3260 f
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)       15.2799              0.0000     0.3260 f
  core/be/be_mem/dcache/U2158/IN1 (MUX21X1)                       0.0661   -0.0017 &   0.3243 f
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                         0.0370    0.0716     0.3960 f
  core/be/be_mem/dcache/n2298 (net)             1       2.8687              0.0000     0.3960 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)    0.0370    0.0000 &   0.3960 f
  data arrival time                                                                    0.3960

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4075     0.4075
  clock reconvergence pessimism                                             0.0000     0.4075
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)            0.0000     0.4075 r
  library hold time                                                         0.0202     0.4277
  data required time                                                                   0.4277
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4277
  data arrival time                                                                   -0.3960
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0317


  Startpoint: io_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[99] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[99] (net)                           2      11.9234              0.0000     0.1000 r
  U3248/IN5 (AO222X1)                                             0.0007    0.0000 @   0.1000 r
  U3248/Q (AO222X1)                                               0.1532    0.1142 @   0.2142 r
  mem_resp_li[669] (net)                        1      43.0286              0.0000     0.2142 r
  uce_1__uce/mem_resp_i[99] (bp_uce_02_3)                                   0.0000     0.2142 r
  uce_1__uce/mem_resp_i[99] (net)                      43.0286              0.0000     0.2142 r
  uce_1__uce/U146/IN2 (AND2X1)                                    0.1537   -0.0363 @   0.1779 r
  uce_1__uce/U146/Q (AND2X1)                                      0.1021    0.1064     0.2842 r
  uce_1__uce/data_mem_pkt_o[43] (net)           3      27.0195              0.0000     0.2842 r
  uce_1__uce/data_mem_pkt_o[43] (bp_uce_02_3)                               0.0000     0.2842 r
  data_mem_pkt_li[565] (net)                           27.0195              0.0000     0.2842 r
  core/data_mem_pkt_i[566] (bp_core_minimal_02_0)                           0.0000     0.2842 r
  core/data_mem_pkt_i[566] (net)                       27.0195              0.0000     0.2842 r
  core/be/data_mem_pkt_i[43] (bp_be_top_02_0)                               0.0000     0.2842 r
  core/be/data_mem_pkt_i[43] (net)                     27.0195              0.0000     0.2842 r
  core/be/be_mem/data_mem_pkt_i[43] (bp_be_mem_top_02_0)                    0.0000     0.2842 r
  core/be/be_mem/data_mem_pkt_i[43] (net)              27.0195              0.0000     0.2842 r
  core/be/be_mem/dcache/data_mem_pkt_i[43] (bp_be_dcache_02_0_0)            0.0000     0.2842 r
  core/be/be_mem/dcache/data_mem_pkt_i[43] (net)       27.0195              0.0000     0.2842 r
  core/be/be_mem/dcache/U2181/IN1 (MUX21X1)                       0.1021   -0.0175 &   0.2667 r
  core/be/be_mem/dcache/U2181/Q (MUX21X1)                         0.0364    0.0867     0.3534 r
  core/be/be_mem/dcache/n2276 (net)             1       2.9449              0.0000     0.3534 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D (DFFX1)    0.0364   -0.0007 &   0.3527 r
  data arrival time                                                                    0.3527

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  clock reconvergence pessimism                                             0.0000     0.4111
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/CLK (DFFX1)            0.0000     0.4111 r
  library hold time                                                        -0.0270     0.3840
  data required time                                                                   0.3840
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3840
  data arrival time                                                                   -0.3527
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0313


  Startpoint: mem_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[108] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[108] (net)                         2      12.8296              0.0000     0.1000 f
  U3258/IN4 (AO222X1)                                             0.0008    0.0000 @   0.1000 f
  U3258/Q (AO222X1)                                               0.1282    0.1466 @   0.2466 f
  mem_resp_li[678] (net)                        1      35.0472              0.0000     0.2466 f
  uce_1__uce/mem_resp_i[108] (bp_uce_02_3)                                  0.0000     0.2466 f
  uce_1__uce/mem_resp_i[108] (net)                     35.0472              0.0000     0.2466 f
  uce_1__uce/U156/IN2 (AND2X1)                                    0.1282   -0.0310 @   0.2156 f
  uce_1__uce/U156/Q (AND2X1)                                      0.1087    0.1206 @   0.3362 f
  uce_1__uce/data_mem_pkt_o[52] (net)           3      30.1357              0.0000     0.3362 f
  uce_1__uce/data_mem_pkt_o[52] (bp_uce_02_3)                               0.0000     0.3362 f
  data_mem_pkt_li[574] (net)                           30.1357              0.0000     0.3362 f
  core/data_mem_pkt_i[575] (bp_core_minimal_02_0)                           0.0000     0.3362 f
  core/data_mem_pkt_i[575] (net)                       30.1357              0.0000     0.3362 f
  core/be/data_mem_pkt_i[52] (bp_be_top_02_0)                               0.0000     0.3362 f
  core/be/data_mem_pkt_i[52] (net)                     30.1357              0.0000     0.3362 f
  core/be/be_mem/data_mem_pkt_i[52] (bp_be_mem_top_02_0)                    0.0000     0.3362 f
  core/be/be_mem/data_mem_pkt_i[52] (net)              30.1357              0.0000     0.3362 f
  core/be/be_mem/dcache/data_mem_pkt_i[52] (bp_be_dcache_02_0_0)            0.0000     0.3362 f
  core/be/be_mem/dcache/data_mem_pkt_i[52] (net)       30.1357              0.0000     0.3362 f
  core/be/be_mem/dcache/U2190/IN1 (MUX21X1)                       0.1087   -0.0141 @   0.3221 f
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                         0.0370    0.0776     0.3998 f
  core/be/be_mem/dcache/n2267 (net)             1       2.6265              0.0000     0.3998 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)    0.0370    0.0000 &   0.3998 f
  data arrival time                                                                    0.3998

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                             0.0000     0.4108
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)            0.0000     0.4108 r
  library hold time                                                         0.0202     0.4310
  data required time                                                                   0.4310
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4310
  data arrival time                                                                   -0.3998
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0313


  Startpoint: io_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[94] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[94] (net)                           2      10.2649              0.0000     0.1000 r
  U3242/IN5 (AO222X1)                                             0.0006    0.0002 @   0.1002 r
  U3242/Q (AO222X1)                                               0.1079    0.0982     0.1984 r
  mem_resp_li[664] (net)                        1      29.3490              0.0000     0.1984 r
  uce_1__uce/mem_resp_i[94] (bp_uce_02_3)                                   0.0000     0.1984 r
  uce_1__uce/mem_resp_i[94] (net)                      29.3490              0.0000     0.1984 r
  uce_1__uce/U141/IN2 (AND2X1)                                    0.1079   -0.0138 &   0.1846 r
  uce_1__uce/U141/Q (AND2X1)                                      0.0840    0.0927     0.2773 r
  uce_1__uce/data_mem_pkt_o[38] (net)           3      21.0386              0.0000     0.2773 r
  uce_1__uce/data_mem_pkt_o[38] (bp_uce_02_3)                               0.0000     0.2773 r
  data_mem_pkt_li[560] (net)                           21.0386              0.0000     0.2773 r
  core/data_mem_pkt_i[561] (bp_core_minimal_02_0)                           0.0000     0.2773 r
  core/data_mem_pkt_i[561] (net)                       21.0386              0.0000     0.2773 r
  core/be/data_mem_pkt_i[38] (bp_be_top_02_0)                               0.0000     0.2773 r
  core/be/data_mem_pkt_i[38] (net)                     21.0386              0.0000     0.2773 r
  core/be/be_mem/data_mem_pkt_i[38] (bp_be_mem_top_02_0)                    0.0000     0.2773 r
  core/be/be_mem/data_mem_pkt_i[38] (net)              21.0386              0.0000     0.2773 r
  core/be/be_mem/dcache/data_mem_pkt_i[38] (bp_be_dcache_02_0_0)            0.0000     0.2773 r
  core/be/be_mem/dcache/data_mem_pkt_i[38] (net)       21.0386              0.0000     0.2773 r
  core/be/be_mem/dcache/U2176/IN1 (MUX21X1)                       0.0840   -0.0098 &   0.2676 r
  core/be/be_mem/dcache/U2176/Q (MUX21X1)                         0.0363    0.0827     0.3503 r
  core/be/be_mem/dcache/n2281 (net)             1       2.9490              0.0000     0.3503 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D (DFFX1)    0.0363    0.0000 &   0.3503 r
  data arrival time                                                                    0.3503

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4085     0.4085
  clock reconvergence pessimism                                             0.0000     0.4085
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/CLK (DFFX1)            0.0000     0.4085 r
  library hold time                                                        -0.0270     0.3815
  data required time                                                                   0.3815
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3815
  data arrival time                                                                   -0.3503
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0312


  Startpoint: io_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[89] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[89] (net)                           2      13.7828              0.0000     0.1000 r
  U3237/IN6 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3237/Q (AO222X1)                                               0.1571    0.1183 @   0.2185 r
  mem_resp_li[659] (net)                        1      44.2116              0.0000     0.2185 r
  uce_1__uce/mem_resp_i[89] (bp_uce_02_3)                                   0.0000     0.2185 r
  uce_1__uce/mem_resp_i[89] (net)                      44.2116              0.0000     0.2185 r
  uce_1__uce/U135/IN2 (AND2X1)                                    0.1576   -0.0476 @   0.1710 r
  uce_1__uce/U135/Q (AND2X1)                                      0.0824    0.0966     0.2676 r
  uce_1__uce/data_mem_pkt_o[33] (net)           3      19.8370              0.0000     0.2676 r
  uce_1__uce/data_mem_pkt_o[33] (bp_uce_02_3)                               0.0000     0.2676 r
  data_mem_pkt_li[555] (net)                           19.8370              0.0000     0.2676 r
  core/data_mem_pkt_i[556] (bp_core_minimal_02_0)                           0.0000     0.2676 r
  core/data_mem_pkt_i[556] (net)                       19.8370              0.0000     0.2676 r
  core/be/data_mem_pkt_i[33] (bp_be_top_02_0)                               0.0000     0.2676 r
  core/be/data_mem_pkt_i[33] (net)                     19.8370              0.0000     0.2676 r
  core/be/be_mem/data_mem_pkt_i[33] (bp_be_mem_top_02_0)                    0.0000     0.2676 r
  core/be/be_mem/data_mem_pkt_i[33] (net)              19.8370              0.0000     0.2676 r
  core/be/be_mem/dcache/data_mem_pkt_i[33] (bp_be_dcache_02_0_0)            0.0000     0.2676 r
  core/be/be_mem/dcache/data_mem_pkt_i[33] (net)       19.8370              0.0000     0.2676 r
  core/be/be_mem/dcache/U2170/IN1 (MUX21X1)                       0.0824   -0.0044 &   0.2632 r
  core/be/be_mem/dcache/U2170/Q (MUX21X1)                         0.0421    0.0864     0.3496 r
  core/be/be_mem/dcache/n2286 (net)             1       4.9609              0.0000     0.3496 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D (DFFX1)    0.0421   -0.0014 &   0.3482 r
  data arrival time                                                                    0.3482

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4078     0.4078
  clock reconvergence pessimism                                             0.0000     0.4078
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/CLK (DFFX1)            0.0000     0.4078 r
  library hold time                                                        -0.0285     0.3793
  data required time                                                                   0.3793
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3793
  data arrival time                                                                   -0.3482
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0311


  Startpoint: mem_resp_i[107]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[107] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[107] (net)                         2      12.6862              0.0000     0.1000 f
  U3256/IN4 (AO222X1)                                             0.0008    0.0001 @   0.1001 f
  U3256/Q (AO222X1)                                               0.1550    0.1605 @   0.2606 f
  mem_resp_li[677] (net)                        1      43.8228              0.0000     0.2606 f
  uce_1__uce/mem_resp_i[107] (bp_uce_02_3)                                  0.0000     0.2606 f
  uce_1__uce/mem_resp_i[107] (net)                     43.8228              0.0000     0.2606 f
  uce_1__uce/U155/IN2 (AND2X1)                                    0.1550   -0.0335 @   0.2272 f
  uce_1__uce/U155/Q (AND2X1)                                      0.0740    0.1044     0.3315 f
  uce_1__uce/data_mem_pkt_o[51] (net)           3      18.0580              0.0000     0.3315 f
  uce_1__uce/data_mem_pkt_o[51] (bp_uce_02_3)                               0.0000     0.3315 f
  data_mem_pkt_li[573] (net)                           18.0580              0.0000     0.3315 f
  core/data_mem_pkt_i[574] (bp_core_minimal_02_0)                           0.0000     0.3315 f
  core/data_mem_pkt_i[574] (net)                       18.0580              0.0000     0.3315 f
  core/be/data_mem_pkt_i[51] (bp_be_top_02_0)                               0.0000     0.3315 f
  core/be/data_mem_pkt_i[51] (net)                     18.0580              0.0000     0.3315 f
  core/be/be_mem/data_mem_pkt_i[51] (bp_be_mem_top_02_0)                    0.0000     0.3315 f
  core/be/be_mem/data_mem_pkt_i[51] (net)              18.0580              0.0000     0.3315 f
  core/be/be_mem/dcache/data_mem_pkt_i[51] (bp_be_dcache_02_0_0)            0.0000     0.3315 f
  core/be/be_mem/dcache/data_mem_pkt_i[51] (net)       18.0580              0.0000     0.3315 f
  core/be/be_mem/dcache/U2189/IN1 (MUX21X1)                       0.0740   -0.0062 &   0.3253 f
  core/be/be_mem/dcache/U2189/Q (MUX21X1)                         0.0373    0.0727     0.3980 f
  core/be/be_mem/dcache/n2268 (net)             1       2.7926              0.0000     0.3980 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/D (DFFX1)    0.0373    0.0000 &   0.3980 f
  data arrival time                                                                    0.3980

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4085     0.4085
  clock reconvergence pessimism                                             0.0000     0.4085
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/CLK (DFFX1)            0.0000     0.4085 r
  library hold time                                                         0.0201     0.4286
  data required time                                                                   0.4286
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4286
  data arrival time                                                                   -0.3980
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0306


  Startpoint: io_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[69] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[69] (net)                           2      10.7402              0.0000     0.1000 r
  U3214/IN5 (AO222X1)                                             0.0007    0.0001 @   0.1001 r
  U3214/Q (AO222X1)                                               0.0989    0.0939     0.1941 r
  mem_resp_li[639] (net)                        1      26.1741              0.0000     0.1941 r
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                                   0.0000     0.1941 r
  uce_1__uce/mem_resp_i[69] (net)                      26.1741              0.0000     0.1941 r
  uce_1__uce/U113/IN2 (AND2X1)                                    0.0989   -0.0090 &   0.1850 r
  uce_1__uce/U113/Q (AND2X1)                                      0.0821    0.0908     0.2758 r
  uce_1__uce/data_mem_pkt_o[13] (net)           3      20.4713              0.0000     0.2758 r
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                               0.0000     0.2758 r
  data_mem_pkt_li[535] (net)                           20.4713              0.0000     0.2758 r
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                           0.0000     0.2758 r
  core/data_mem_pkt_i[536] (net)                       20.4713              0.0000     0.2758 r
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                               0.0000     0.2758 r
  core/be/data_mem_pkt_i[13] (net)                     20.4713              0.0000     0.2758 r
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)                    0.0000     0.2758 r
  core/be/be_mem/data_mem_pkt_i[13] (net)              20.4713              0.0000     0.2758 r
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)            0.0000     0.2758 r
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)       20.4713              0.0000     0.2758 r
  core/be/be_mem/dcache/U2149/IN1 (MUX21X1)                       0.0821   -0.0079 &   0.2680 r
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                         0.0352    0.0818     0.3498 r
  core/be/be_mem/dcache/n2306 (net)             1       2.7328              0.0000     0.3498 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)    0.0352    0.0000 &   0.3498 r
  data arrival time                                                                    0.3498

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                        -0.0267     0.3801
  data required time                                                                   0.3801
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3801
  data arrival time                                                                   -0.3498
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0303


  Startpoint: mem_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[81] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[81] (net)                          2      12.9110              0.0000     0.1000 f
  U3227/IN4 (AO222X1)                                             0.0009    0.0003 @   0.1003 f
  U3227/Q (AO222X1)                                               0.1433    0.1541 @   0.2544 f
  mem_resp_li[651] (net)                        1      39.8099              0.0000     0.2544 f
  uce_1__uce/mem_resp_i[81] (bp_uce_02_3)                                   0.0000     0.2544 f
  uce_1__uce/mem_resp_i[81] (net)                      39.8099              0.0000     0.2544 f
  uce_1__uce/U126/IN2 (AND2X1)                                    0.1433   -0.0269 @   0.2275 f
  uce_1__uce/U126/Q (AND2X1)                                      0.0738    0.1024     0.3300 f
  uce_1__uce/data_mem_pkt_o[25] (net)           3      17.7347              0.0000     0.3300 f
  uce_1__uce/data_mem_pkt_o[25] (bp_uce_02_3)                               0.0000     0.3300 f
  data_mem_pkt_li[547] (net)                           17.7347              0.0000     0.3300 f
  core/data_mem_pkt_i[548] (bp_core_minimal_02_0)                           0.0000     0.3300 f
  core/data_mem_pkt_i[548] (net)                       17.7347              0.0000     0.3300 f
  core/be/data_mem_pkt_i[25] (bp_be_top_02_0)                               0.0000     0.3300 f
  core/be/data_mem_pkt_i[25] (net)                     17.7347              0.0000     0.3300 f
  core/be/be_mem/data_mem_pkt_i[25] (bp_be_mem_top_02_0)                    0.0000     0.3300 f
  core/be/be_mem/data_mem_pkt_i[25] (net)              17.7347              0.0000     0.3300 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (bp_be_dcache_02_0_0)            0.0000     0.3300 f
  core/be/be_mem/dcache/data_mem_pkt_i[25] (net)       17.7347              0.0000     0.3300 f
  core/be/be_mem/dcache/U2162/IN1 (MUX21X1)                       0.0738   -0.0086 &   0.3214 f
  core/be/be_mem/dcache/U2162/Q (MUX21X1)                         0.0396    0.0745     0.3959 f
  core/be/be_mem/dcache/n2294 (net)             1       3.6019              0.0000     0.3959 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D (DFFX1)    0.0396    0.0000 &   0.3959 f
  data arrival time                                                                    0.3959

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                             0.0000     0.4066
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/CLK (DFFX1)            0.0000     0.4066 r
  library hold time                                                         0.0196     0.4262
  data required time                                                                   0.4262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4262
  data arrival time                                                                   -0.3959
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0303


  Startpoint: mem_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[95] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[95] (net)                          2      10.0506              0.0000     0.1000 f
  U3243/IN4 (AO222X1)                                             0.0005    0.0001 @   0.1001 f
  U3243/Q (AO222X1)                                               0.1538    0.1603 @   0.2604 f
  mem_resp_li[665] (net)                        1      43.7265              0.0000     0.2604 f
  uce_1__uce/mem_resp_i[95] (bp_uce_02_3)                                   0.0000     0.2604 f
  uce_1__uce/mem_resp_i[95] (net)                      43.7265              0.0000     0.2604 f
  uce_1__uce/U142/IN2 (AND2X1)                                    0.1538   -0.0428 @   0.2176 f
  uce_1__uce/U142/Q (AND2X1)                                      0.0932    0.1149     0.3326 f
  uce_1__uce/data_mem_pkt_o[39] (net)           3      24.5464              0.0000     0.3326 f
  uce_1__uce/data_mem_pkt_o[39] (bp_uce_02_3)                               0.0000     0.3326 f
  data_mem_pkt_li[561] (net)                           24.5464              0.0000     0.3326 f
  core/data_mem_pkt_i[562] (bp_core_minimal_02_0)                           0.0000     0.3326 f
  core/data_mem_pkt_i[562] (net)                       24.5464              0.0000     0.3326 f
  core/be/data_mem_pkt_i[39] (bp_be_top_02_0)                               0.0000     0.3326 f
  core/be/data_mem_pkt_i[39] (net)                     24.5464              0.0000     0.3326 f
  core/be/be_mem/data_mem_pkt_i[39] (bp_be_mem_top_02_0)                    0.0000     0.3326 f
  core/be/be_mem/data_mem_pkt_i[39] (net)              24.5464              0.0000     0.3326 f
  core/be/be_mem/dcache/data_mem_pkt_i[39] (bp_be_dcache_02_0_0)            0.0000     0.3326 f
  core/be/be_mem/dcache/data_mem_pkt_i[39] (net)       24.5464              0.0000     0.3326 f
  core/be/be_mem/dcache/U2177/IN1 (MUX21X1)                       0.0932   -0.0065 &   0.3260 f
  core/be/be_mem/dcache/U2177/Q (MUX21X1)                         0.0378    0.0760     0.4020 f
  core/be/be_mem/dcache/n2280 (net)             1       2.9389              0.0000     0.4020 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D (DFFX1)    0.0378    0.0000 &   0.4020 f
  data arrival time                                                                    0.4020

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4110     0.4110
  clock reconvergence pessimism                                             0.0000     0.4110
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/CLK (DFFX1)            0.0000     0.4110 r
  library hold time                                                         0.0200     0.4310
  data required time                                                                   0.4310
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4310
  data arrival time                                                                   -0.4020
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0290


  Startpoint: io_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[71] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[71] (net)                           2      14.2771              0.0000     0.1000 r
  U3216/IN5 (AO222X1)                                             0.0009    0.0001 @   0.1001 r
  U3216/Q (AO222X1)                                               0.1565    0.1156 @   0.2157 r
  mem_resp_li[641] (net)                        1      44.1230              0.0000     0.2157 r
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.2157 r
  uce_1__uce/mem_resp_i[71] (net)                      44.1230              0.0000     0.2157 r
  uce_1__uce/U116/IN2 (AND2X1)                                    0.1570   -0.0388 @   0.1770 r
  uce_1__uce/U116/Q (AND2X1)                                      0.0735    0.0919     0.2689 r
  uce_1__uce/data_mem_pkt_o[15] (net)           3      16.5785              0.0000     0.2689 r
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.2689 r
  data_mem_pkt_li[537] (net)                           16.5785              0.0000     0.2689 r
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.2689 r
  core/data_mem_pkt_i[538] (net)                       16.5785              0.0000     0.2689 r
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.2689 r
  core/be/data_mem_pkt_i[15] (net)                     16.5785              0.0000     0.2689 r
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.2689 r
  core/be/be_mem/data_mem_pkt_i[15] (net)              16.5785              0.0000     0.2689 r
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.2689 r
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       16.5785              0.0000     0.2689 r
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.0735   -0.0013 &   0.2675 r
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0400    0.0832     0.3508 r
  core/be/be_mem/dcache/n2304 (net)             1       4.3821              0.0000     0.3508 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0400   -0.0008 &   0.3500 r
  data arrival time                                                                    0.3500

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                             0.0000     0.4067
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.4067 r
  library hold time                                                        -0.0280     0.3787
  data required time                                                                   0.3787
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3787
  data arrival time                                                                   -0.3500
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0287


  Startpoint: io_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[91] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[91] (net)                           2      10.3831              0.0000     0.1000 r
  U3239/IN5 (AO222X1)                                             0.0006    0.0001 @   0.1001 r
  U3239/Q (AO222X1)                                               0.1204    0.1013 @   0.2013 r
  mem_resp_li[661] (net)                        1      32.1770              0.0000     0.2013 r
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.2013 r
  uce_1__uce/mem_resp_i[91] (net)                      32.1770              0.0000     0.2013 r
  uce_1__uce/U137/IN2 (AND2X1)                                    0.1206   -0.0143 @   0.1870 r
  uce_1__uce/U137/Q (AND2X1)                                      0.0870    0.0956     0.2826 r
  uce_1__uce/data_mem_pkt_o[35] (net)           3      21.9239              0.0000     0.2826 r
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.2826 r
  data_mem_pkt_li[557] (net)                           21.9239              0.0000     0.2826 r
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.2826 r
  core/data_mem_pkt_i[558] (net)                       21.9239              0.0000     0.2826 r
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.2826 r
  core/be/data_mem_pkt_i[35] (net)                     21.9239              0.0000     0.2826 r
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.2826 r
  core/be/be_mem/data_mem_pkt_i[35] (net)              21.9239              0.0000     0.2826 r
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.2826 r
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       21.9239              0.0000     0.2826 r
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.0870   -0.0103 &   0.2723 r
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0359    0.0829     0.3552 r
  core/be/be_mem/dcache/n2284 (net)             1       2.7344              0.0000     0.3552 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0359    0.0000 &   0.3552 r
  data arrival time                                                                    0.3552

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                        -0.0269     0.3838
  data required time                                                                   0.3838
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3838
  data arrival time                                                                   -0.3552
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0286


  Startpoint: mem_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[64] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[64] (net)                          2      12.2117              0.0000     0.1000 f
  U3208/IN4 (AO222X1)                                             0.0008    0.0001 @   0.1001 f
  U3208/Q (AO222X1)                                               0.1539    0.1597 @   0.2598 f
  mem_resp_li[634] (net)                        1      43.3455              0.0000     0.2598 f
  uce_1__uce/mem_resp_i[64] (bp_uce_02_3)                                   0.0000     0.2598 f
  uce_1__uce/mem_resp_i[64] (net)                      43.3455              0.0000     0.2598 f
  uce_1__uce/U108/IN2 (AND2X1)                                    0.1539   -0.0315 @   0.2283 f
  uce_1__uce/U108/Q (AND2X1)                                      0.0650    0.0990     0.3273 f
  uce_1__uce/data_mem_pkt_o[8] (net)            3      14.8930              0.0000     0.3273 f
  uce_1__uce/data_mem_pkt_o[8] (bp_uce_02_3)                                0.0000     0.3273 f
  data_mem_pkt_li[530] (net)                           14.8930              0.0000     0.3273 f
  core/data_mem_pkt_i[531] (bp_core_minimal_02_0)                           0.0000     0.3273 f
  core/data_mem_pkt_i[531] (net)                       14.8930              0.0000     0.3273 f
  core/be/data_mem_pkt_i[8] (bp_be_top_02_0)                                0.0000     0.3273 f
  core/be/data_mem_pkt_i[8] (net)                      14.8930              0.0000     0.3273 f
  core/be/be_mem/data_mem_pkt_i[8] (bp_be_mem_top_02_0)                     0.0000     0.3273 f
  core/be/be_mem/data_mem_pkt_i[8] (net)               14.8930              0.0000     0.3273 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (bp_be_dcache_02_0_0)             0.0000     0.3273 f
  core/be/be_mem/dcache/data_mem_pkt_i[8] (net)        14.8930              0.0000     0.3273 f
  core/be/be_mem/dcache/U2144/IN1 (MUX21X1)                       0.0650    0.0002 &   0.3275 f
  core/be/be_mem/dcache/U2144/Q (MUX21X1)                         0.0366    0.0711     0.3987 f
  core/be/be_mem/dcache/n2311 (net)             1       2.7376              0.0000     0.3987 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D (DFFX1)     0.0366    0.0000 &   0.3987 f
  data arrival time                                                                    0.3987

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4059     0.4059
  clock reconvergence pessimism                                             0.0000     0.4059
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/CLK (DFFX1)             0.0000     0.4059 r
  library hold time                                                         0.0203     0.4262
  data required time                                                                   0.4262
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4262
  data arrival time                                                                   -0.3987
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0275


  Startpoint: io_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[104] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[104] (net)                          2       9.4605              0.0000     0.1000 r
  U3253/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3253/Q (AO222X1)                                               0.1040    0.0963     0.1964 r
  mem_resp_li[674] (net)                        1      27.9845              0.0000     0.1964 r
  uce_1__uce/mem_resp_i[104] (bp_uce_02_3)                                  0.0000     0.1964 r
  uce_1__uce/mem_resp_i[104] (net)                     27.9845              0.0000     0.1964 r
  uce_1__uce/U151/IN2 (AND2X1)                                    0.1040   -0.0122 &   0.1841 r
  uce_1__uce/U151/Q (AND2X1)                                      0.0969    0.0989     0.2830 r
  uce_1__uce/data_mem_pkt_o[48] (net)           3      25.7343              0.0000     0.2830 r
  uce_1__uce/data_mem_pkt_o[48] (bp_uce_02_3)                               0.0000     0.2830 r
  data_mem_pkt_li[570] (net)                           25.7343              0.0000     0.2830 r
  core/data_mem_pkt_i[571] (bp_core_minimal_02_0)                           0.0000     0.2830 r
  core/data_mem_pkt_i[571] (net)                       25.7343              0.0000     0.2830 r
  core/be/data_mem_pkt_i[48] (bp_be_top_02_0)                               0.0000     0.2830 r
  core/be/data_mem_pkt_i[48] (net)                     25.7343              0.0000     0.2830 r
  core/be/be_mem/data_mem_pkt_i[48] (bp_be_mem_top_02_0)                    0.0000     0.2830 r
  core/be/be_mem/data_mem_pkt_i[48] (net)              25.7343              0.0000     0.2830 r
  core/be/be_mem/dcache/data_mem_pkt_i[48] (bp_be_dcache_02_0_0)            0.0000     0.2830 r
  core/be/be_mem/dcache/data_mem_pkt_i[48] (net)       25.7343              0.0000     0.2830 r
  core/be/be_mem/dcache/U2186/IN1 (MUX21X1)                       0.0969   -0.0106 &   0.2724 r
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                         0.0355    0.0846     0.3570 r
  core/be/be_mem/dcache/n2271 (net)             1       2.4898              0.0000     0.3570 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)    0.0355    0.0000 &   0.3570 r
  data arrival time                                                                    0.3570

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  clock reconvergence pessimism                                             0.0000     0.4112
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)            0.0000     0.4112 r
  library hold time                                                        -0.0268     0.3844
  data required time                                                                   0.3844
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3844
  data arrival time                                                                   -0.3570
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0274


  Startpoint: mem_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[78] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[78] (net)                          2      12.9898              0.0000     0.1000 f
  U3224/IN4 (AO222X1)                                             0.0008    0.0002 @   0.1002 f
  U3224/Q (AO222X1)                                               0.1441    0.1547 @   0.2549 f
  mem_resp_li[648] (net)                        1      40.3676              0.0000     0.2549 f
  uce_1__uce/mem_resp_i[78] (bp_uce_02_3)                                   0.0000     0.2549 f
  uce_1__uce/mem_resp_i[78] (net)                      40.3676              0.0000     0.2549 f
  uce_1__uce/U123/IN2 (AND2X1)                                    0.1441   -0.0246 @   0.2303 f
  uce_1__uce/U123/Q (AND2X1)                                      0.0665    0.0987     0.3290 f
  uce_1__uce/data_mem_pkt_o[22] (net)           3      15.4213              0.0000     0.3290 f
  uce_1__uce/data_mem_pkt_o[22] (bp_uce_02_3)                               0.0000     0.3290 f
  data_mem_pkt_li[544] (net)                           15.4213              0.0000     0.3290 f
  core/data_mem_pkt_i[545] (bp_core_minimal_02_0)                           0.0000     0.3290 f
  core/data_mem_pkt_i[545] (net)                       15.4213              0.0000     0.3290 f
  core/be/data_mem_pkt_i[22] (bp_be_top_02_0)                               0.0000     0.3290 f
  core/be/data_mem_pkt_i[22] (net)                     15.4213              0.0000     0.3290 f
  core/be/be_mem/data_mem_pkt_i[22] (bp_be_mem_top_02_0)                    0.0000     0.3290 f
  core/be/be_mem/data_mem_pkt_i[22] (net)              15.4213              0.0000     0.3290 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (bp_be_dcache_02_0_0)            0.0000     0.3290 f
  core/be/be_mem/dcache/data_mem_pkt_i[22] (net)       15.4213              0.0000     0.3290 f
  core/be/be_mem/dcache/U2159/IN1 (MUX21X1)                       0.0665    0.0005 &   0.3296 f
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                         0.0372    0.0718     0.4014 f
  core/be/be_mem/dcache/n2297 (net)             1       2.9222              0.0000     0.4014 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)    0.0372    0.0000 &   0.4014 f
  data arrival time                                                                    0.4014

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4081     0.4081
  clock reconvergence pessimism                                             0.0000     0.4081
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)            0.0000     0.4081 r
  library hold time                                                         0.0201     0.4282
  data required time                                                                   0.4282
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4282
  data arrival time                                                                   -0.4014
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0268


  Startpoint: io_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[102] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[102] (net)                          2       9.5589              0.0000     0.1000 r
  U3251/IN6 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3251/Q (AO222X1)                                               0.1000    0.0970     0.1969 r
  mem_resp_li[672] (net)                        1      26.4496              0.0000     0.1969 r
  uce_1__uce/mem_resp_i[102] (bp_uce_02_3)                                  0.0000     0.1969 r
  uce_1__uce/mem_resp_i[102] (net)                     26.4496              0.0000     0.1969 r
  uce_1__uce/U149/IN2 (AND2X1)                                    0.1000   -0.0166 &   0.1803 r
  uce_1__uce/U149/Q (AND2X1)                                      0.0948    0.0974     0.2777 r
  uce_1__uce/data_mem_pkt_o[46] (net)           3      25.0507              0.0000     0.2777 r
  uce_1__uce/data_mem_pkt_o[46] (bp_uce_02_3)                               0.0000     0.2777 r
  data_mem_pkt_li[568] (net)                           25.0507              0.0000     0.2777 r
  core/data_mem_pkt_i[569] (bp_core_minimal_02_0)                           0.0000     0.2777 r
  core/data_mem_pkt_i[569] (net)                       25.0507              0.0000     0.2777 r
  core/be/data_mem_pkt_i[46] (bp_be_top_02_0)                               0.0000     0.2777 r
  core/be/data_mem_pkt_i[46] (net)                     25.0507              0.0000     0.2777 r
  core/be/be_mem/data_mem_pkt_i[46] (bp_be_mem_top_02_0)                    0.0000     0.2777 r
  core/be/be_mem/data_mem_pkt_i[46] (net)              25.0507              0.0000     0.2777 r
  core/be/be_mem/dcache/data_mem_pkt_i[46] (bp_be_dcache_02_0_0)            0.0000     0.2777 r
  core/be/be_mem/dcache/data_mem_pkt_i[46] (net)       25.0507              0.0000     0.2777 r
  core/be/be_mem/dcache/U2184/IN1 (MUX21X1)                       0.0948   -0.0069 &   0.2708 r
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                         0.0355    0.0841     0.3549 r
  core/be/be_mem/dcache/n2273 (net)             1       2.4571              0.0000     0.3549 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)    0.0355    0.0000 &   0.3549 r
  data arrival time                                                                    0.3549

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                        -0.0268     0.3814
  data required time                                                                   0.3814
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3814
  data arrival time                                                                   -0.3549
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0265


  Startpoint: io_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[73] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[73] (net)                           2       8.0547              0.0000     0.1000 r
  U3219/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3219/Q (AO222X1)                                               0.1147    0.0987 @   0.1987 r
  mem_resp_li[643] (net)                        1      30.2577              0.0000     0.1987 r
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.1987 r
  uce_1__uce/mem_resp_i[73] (net)                      30.2577              0.0000     0.1987 r
  uce_1__uce/U118/IN2 (AND2X1)                                    0.1148   -0.0148 @   0.1838 r
  uce_1__uce/U118/Q (AND2X1)                                      0.0811    0.0920     0.2758 r
  uce_1__uce/data_mem_pkt_o[17] (net)           3      19.8718              0.0000     0.2758 r
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.2758 r
  data_mem_pkt_li[539] (net)                           19.8718              0.0000     0.2758 r
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.2758 r
  core/data_mem_pkt_i[540] (net)                       19.8718              0.0000     0.2758 r
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.2758 r
  core/be/data_mem_pkt_i[17] (net)                     19.8718              0.0000     0.2758 r
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.2758 r
  core/be/be_mem/data_mem_pkt_i[17] (net)              19.8718              0.0000     0.2758 r
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.2758 r
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       19.8718              0.0000     0.2758 r
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.0811   -0.0040 &   0.2718 r
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0356    0.0816     0.3535 r
  core/be/be_mem/dcache/n2302 (net)             1       2.7469              0.0000     0.3535 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0356    0.0000 &   0.3535 r
  data arrival time                                                                    0.3535

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  clock reconvergence pessimism                                             0.0000     0.4068
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.4068 r
  library hold time                                                        -0.0268     0.3799
  data required time                                                                   0.3799
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3799
  data arrival time                                                                   -0.3535
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0265


  Startpoint: io_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[100] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[100] (net)                          2      11.1567              0.0000     0.1000 r
  U3249/IN5 (AO222X1)                                             0.0007    0.0001 @   0.1001 r
  U3249/Q (AO222X1)                                               0.1393    0.1092 @   0.2093 r
  mem_resp_li[670] (net)                        1      38.2684              0.0000     0.2093 r
  uce_1__uce/mem_resp_i[100] (bp_uce_02_3)                                  0.0000     0.2093 r
  uce_1__uce/mem_resp_i[100] (net)                     38.2684              0.0000     0.2093 r
  uce_1__uce/U147/IN2 (AND2X1)                                    0.1396   -0.0297 @   0.1796 r
  uce_1__uce/U147/Q (AND2X1)                                      0.0876    0.0977     0.2773 r
  uce_1__uce/data_mem_pkt_o[44] (net)           3      21.9168              0.0000     0.2773 r
  uce_1__uce/data_mem_pkt_o[44] (bp_uce_02_3)                               0.0000     0.2773 r
  data_mem_pkt_li[566] (net)                           21.9168              0.0000     0.2773 r
  core/data_mem_pkt_i[567] (bp_core_minimal_02_0)                           0.0000     0.2773 r
  core/data_mem_pkt_i[567] (net)                       21.9168              0.0000     0.2773 r
  core/be/data_mem_pkt_i[44] (bp_be_top_02_0)                               0.0000     0.2773 r
  core/be/data_mem_pkt_i[44] (net)                     21.9168              0.0000     0.2773 r
  core/be/be_mem/data_mem_pkt_i[44] (bp_be_mem_top_02_0)                    0.0000     0.2773 r
  core/be/be_mem/data_mem_pkt_i[44] (net)              21.9168              0.0000     0.2773 r
  core/be/be_mem/dcache/data_mem_pkt_i[44] (bp_be_dcache_02_0_0)            0.0000     0.2773 r
  core/be/be_mem/dcache/data_mem_pkt_i[44] (net)       21.9168              0.0000     0.2773 r
  core/be/be_mem/dcache/U2182/IN1 (MUX21X1)                       0.0876   -0.0063 &   0.2710 r
  core/be/be_mem/dcache/U2182/Q (MUX21X1)                         0.0380    0.0845     0.3555 r
  core/be/be_mem/dcache/n2275 (net)             1       3.4694              0.0000     0.3555 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D (DFFX1)    0.0380    0.0000 &   0.3556 r
  data arrival time                                                                    0.3556

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4087     0.4087
  clock reconvergence pessimism                                             0.0000     0.4087
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/CLK (DFFX1)            0.0000     0.4087 r
  library hold time                                                        -0.0275     0.3813
  data required time                                                                   0.3813
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3813
  data arrival time                                                                   -0.3556
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0257


  Startpoint: io_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[77] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[77] (net)                           2      14.2012              0.0000     0.1000 r
  U3223/IN6 (AO222X1)                                             0.0009    0.0000 @   0.1000 r
  U3223/Q (AO222X1)                                               0.1546    0.1174 @   0.2174 r
  mem_resp_li[647] (net)                        1      43.4388              0.0000     0.2174 r
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                                   0.0000     0.2174 r
  uce_1__uce/mem_resp_i[77] (net)                      43.4388              0.0000     0.2174 r
  uce_1__uce/U122/IN2 (AND2X1)                                    0.1551   -0.0317 @   0.1857 r
  uce_1__uce/U122/Q (AND2X1)                                      0.0724    0.0911     0.2769 r
  uce_1__uce/data_mem_pkt_o[21] (net)           3      16.1813              0.0000     0.2769 r
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                               0.0000     0.2769 r
  data_mem_pkt_li[543] (net)                           16.1813              0.0000     0.2769 r
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                           0.0000     0.2769 r
  core/data_mem_pkt_i[544] (net)                       16.1813              0.0000     0.2769 r
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                               0.0000     0.2769 r
  core/be/data_mem_pkt_i[21] (net)                     16.1813              0.0000     0.2769 r
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)                    0.0000     0.2769 r
  core/be/be_mem/data_mem_pkt_i[21] (net)              16.1813              0.0000     0.2769 r
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)            0.0000     0.2769 r
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)       16.1813              0.0000     0.2769 r
  core/be/be_mem/dcache/U2158/IN1 (MUX21X1)                       0.0724   -0.0018 &   0.2751 r
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                         0.0360    0.0803     0.3554 r
  core/be/be_mem/dcache/n2298 (net)             1       3.0411              0.0000     0.3554 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)    0.0360    0.0000 &   0.3554 r
  data arrival time                                                                    0.3554

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4075     0.4075
  clock reconvergence pessimism                                             0.0000     0.4075
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)            0.0000     0.4075 r
  library hold time                                                        -0.0269     0.3806
  data required time                                                                   0.3806
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3806
  data arrival time                                                                   -0.3554
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0251


  Startpoint: io_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[95] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[95] (net)                           2       8.9779              0.0000     0.1000 r
  U3243/IN5 (AO222X1)                                             0.0004   -0.0002 @   0.0998 r
  U3243/Q (AO222X1)                                               0.1553    0.1150 @   0.2149 r
  mem_resp_li[665] (net)                        1      43.7314              0.0000     0.2149 r
  uce_1__uce/mem_resp_i[95] (bp_uce_02_3)                                   0.0000     0.2149 r
  uce_1__uce/mem_resp_i[95] (net)                      43.7314              0.0000     0.2149 r
  uce_1__uce/U142/IN2 (AND2X1)                                    0.1557   -0.0406 @   0.1743 r
  uce_1__uce/U142/Q (AND2X1)                                      0.0979    0.1044     0.2787 r
  uce_1__uce/data_mem_pkt_o[39] (net)           3      25.4479              0.0000     0.2787 r
  uce_1__uce/data_mem_pkt_o[39] (bp_uce_02_3)                               0.0000     0.2787 r
  data_mem_pkt_li[561] (net)                           25.4479              0.0000     0.2787 r
  core/data_mem_pkt_i[562] (bp_core_minimal_02_0)                           0.0000     0.2787 r
  core/data_mem_pkt_i[562] (net)                       25.4479              0.0000     0.2787 r
  core/be/data_mem_pkt_i[39] (bp_be_top_02_0)                               0.0000     0.2787 r
  core/be/data_mem_pkt_i[39] (net)                     25.4479              0.0000     0.2787 r
  core/be/be_mem/data_mem_pkt_i[39] (bp_be_mem_top_02_0)                    0.0000     0.2787 r
  core/be/be_mem/data_mem_pkt_i[39] (net)              25.4479              0.0000     0.2787 r
  core/be/be_mem/dcache/data_mem_pkt_i[39] (bp_be_dcache_02_0_0)            0.0000     0.2787 r
  core/be/be_mem/dcache/data_mem_pkt_i[39] (net)       25.4479              0.0000     0.2787 r
  core/be/be_mem/dcache/U2177/IN1 (MUX21X1)                       0.0979   -0.0061 &   0.2726 r
  core/be/be_mem/dcache/U2177/Q (MUX21X1)                         0.0369    0.0861     0.3587 r
  core/be/be_mem/dcache/n2280 (net)             1       3.1113              0.0000     0.3587 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D (DFFX1)    0.0369    0.0000 &   0.3588 r
  data arrival time                                                                    0.3588

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4110     0.4110
  clock reconvergence pessimism                                             0.0000     0.4110
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/CLK (DFFX1)            0.0000     0.4110 r
  library hold time                                                        -0.0272     0.3838
  data required time                                                                   0.3838
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3838
  data arrival time                                                                   -0.3588
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0251


  Startpoint: io_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[101] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[101] (net)                          2       8.8995              0.0000     0.1000 f
  U3250/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3250/Q (AO222X1)                                               0.1204    0.1101 @   0.2102 f
  mem_resp_li[671] (net)                        1      32.3708              0.0000     0.2102 f
  uce_1__uce/mem_resp_i[101] (bp_uce_02_3)                                  0.0000     0.2102 f
  uce_1__uce/mem_resp_i[101] (net)                     32.3708              0.0000     0.2102 f
  uce_1__uce/U148/IN2 (AND2X1)                                    0.1204   -0.0255 @   0.1847 f
  uce_1__uce/U148/Q (AND2X1)                                      0.1164    0.1236 @   0.3083 f
  uce_1__uce/data_mem_pkt_o[45] (net)           3      32.8885              0.0000     0.3083 f
  uce_1__uce/data_mem_pkt_o[45] (bp_uce_02_3)                               0.0000     0.3083 f
  data_mem_pkt_li[567] (net)                           32.8885              0.0000     0.3083 f
  core/data_mem_pkt_i[568] (bp_core_minimal_02_0)                           0.0000     0.3083 f
  core/data_mem_pkt_i[568] (net)                       32.8885              0.0000     0.3083 f
  core/be/data_mem_pkt_i[45] (bp_be_top_02_0)                               0.0000     0.3083 f
  core/be/data_mem_pkt_i[45] (net)                     32.8885              0.0000     0.3083 f
  core/be/be_mem/data_mem_pkt_i[45] (bp_be_mem_top_02_0)                    0.0000     0.3083 f
  core/be/be_mem/data_mem_pkt_i[45] (net)              32.8885              0.0000     0.3083 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (bp_be_dcache_02_0_0)            0.0000     0.3083 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (net)       32.8885              0.0000     0.3083 f
  core/be/be_mem/dcache/U2183/IN1 (MUX21X1)                       0.1164   -0.0222 @   0.2861 f
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                         0.0366    0.0786     0.3647 f
  core/be/be_mem/dcache/n2274 (net)             1       2.5174              0.0000     0.3647 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)    0.0366    0.0000 &   0.3647 f
  data arrival time                                                                    0.3647

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3741     0.3741
  clock reconvergence pessimism                                             0.0000     0.3741
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)            0.0000     0.3741 r
  library hold time                                                         0.0153     0.3894
  data required time                                                                   0.3894
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3894
  data arrival time                                                                   -0.3647
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0247


  Startpoint: mem_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[72] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[72] (net)                          2      14.8956              0.0000     0.1000 f
  U3217/IN4 (AO222X1)                                             0.0013    0.0005 @   0.1005 f
  U3217/Q (AO222X1)                                               0.1557    0.1607 @   0.2612 f
  mem_resp_li[642] (net)                        1      43.9436              0.0000     0.2612 f
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                                   0.0000     0.2612 f
  uce_1__uce/mem_resp_i[72] (net)                      43.9436              0.0000     0.2612 f
  uce_1__uce/U117/IN2 (AND2X1)                                    0.1557   -0.0280 @   0.2332 f
  uce_1__uce/U117/Q (AND2X1)                                      0.0665    0.1001     0.3333 f
  uce_1__uce/data_mem_pkt_o[16] (net)           3      15.4256              0.0000     0.3333 f
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                               0.0000     0.3333 f
  data_mem_pkt_li[538] (net)                           15.4256              0.0000     0.3333 f
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                           0.0000     0.3333 f
  core/data_mem_pkt_i[539] (net)                       15.4256              0.0000     0.3333 f
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                               0.0000     0.3333 f
  core/be/data_mem_pkt_i[16] (net)                     15.4256              0.0000     0.3333 f
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)                    0.0000     0.3333 f
  core/be/be_mem/data_mem_pkt_i[16] (net)              15.4256              0.0000     0.3333 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)            0.0000     0.3333 f
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)       15.4256              0.0000     0.3333 f
  core/be/be_mem/dcache/U2152/IN1 (MUX21X1)                       0.0665   -0.0012 &   0.3321 f
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                         0.0358    0.0707     0.4028 f
  core/be/be_mem/dcache/n2303 (net)             1       2.4345              0.0000     0.4028 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)    0.0358    0.0000 &   0.4028 f
  data arrival time                                                                    0.4028

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                             0.0000     0.4066
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)            0.0000     0.4066 r
  library hold time                                                         0.0204     0.4271
  data required time                                                                   0.4271
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4271
  data arrival time                                                                   -0.4028
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0243


  Startpoint: io_resp_i[107]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[107] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[107] (net)                          2      11.7811              0.0000     0.1000 r
  U3256/IN6 (AO222X1)                                             0.0007    0.0000 @   0.1000 r
  U3256/Q (AO222X1)                                               0.1559    0.1178 @   0.2179 r
  mem_resp_li[677] (net)                        1      43.8276              0.0000     0.2179 r
  uce_1__uce/mem_resp_i[107] (bp_uce_02_3)                                  0.0000     0.2179 r
  uce_1__uce/mem_resp_i[107] (net)                     43.8276              0.0000     0.2179 r
  uce_1__uce/U155/IN2 (AND2X1)                                    0.1563   -0.0316 @   0.1862 r
  uce_1__uce/U155/Q (AND2X1)                                      0.0800    0.0952     0.2815 r
  uce_1__uce/data_mem_pkt_o[51] (net)           3      18.9595              0.0000     0.2815 r
  uce_1__uce/data_mem_pkt_o[51] (bp_uce_02_3)                               0.0000     0.2815 r
  data_mem_pkt_li[573] (net)                           18.9595              0.0000     0.2815 r
  core/data_mem_pkt_i[574] (bp_core_minimal_02_0)                           0.0000     0.2815 r
  core/data_mem_pkt_i[574] (net)                       18.9595              0.0000     0.2815 r
  core/be/data_mem_pkt_i[51] (bp_be_top_02_0)                               0.0000     0.2815 r
  core/be/data_mem_pkt_i[51] (net)                     18.9595              0.0000     0.2815 r
  core/be/be_mem/data_mem_pkt_i[51] (bp_be_mem_top_02_0)                    0.0000     0.2815 r
  core/be/be_mem/data_mem_pkt_i[51] (net)              18.9595              0.0000     0.2815 r
  core/be/be_mem/dcache/data_mem_pkt_i[51] (bp_be_dcache_02_0_0)            0.0000     0.2815 r
  core/be/be_mem/dcache/data_mem_pkt_i[51] (net)       18.9595              0.0000     0.2815 r
  core/be/be_mem/dcache/U2189/IN1 (MUX21X1)                       0.0800   -0.0061 &   0.2754 r
  core/be/be_mem/dcache/U2189/Q (MUX21X1)                         0.0362    0.0818     0.3573 r
  core/be/be_mem/dcache/n2268 (net)             1       2.9650              0.0000     0.3573 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/D (DFFX1)    0.0362    0.0000 &   0.3573 r
  data arrival time                                                                    0.3573

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4085     0.4085
  clock reconvergence pessimism                                             0.0000     0.4085
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/CLK (DFFX1)            0.0000     0.4085 r
  library hold time                                                        -0.0270     0.3815
  data required time                                                                   0.3815
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3815
  data arrival time                                                                   -0.3573
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0243


  Startpoint: io_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[108] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[108] (net)                          2      14.2753              0.0000     0.1000 r
  U3258/IN5 (AO222X1)                                             0.0010    0.0001 @   0.1001 r
  U3258/Q (AO222X1)                                               0.1290    0.1052 @   0.2052 r
  mem_resp_li[678] (net)                        1      35.0521              0.0000     0.2052 r
  uce_1__uce/mem_resp_i[108] (bp_uce_02_3)                                  0.0000     0.2052 r
  uce_1__uce/mem_resp_i[108] (net)                     35.0521              0.0000     0.2052 r
  uce_1__uce/U156/IN2 (AND2X1)                                    0.1292   -0.0294 @   0.1758 r
  uce_1__uce/U156/Q (AND2X1)                                      0.1119    0.1089 @   0.2848 r
  uce_1__uce/data_mem_pkt_o[52] (net)           3      31.0372              0.0000     0.2848 r
  uce_1__uce/data_mem_pkt_o[52] (bp_uce_02_3)                               0.0000     0.2848 r
  data_mem_pkt_li[574] (net)                           31.0372              0.0000     0.2848 r
  core/data_mem_pkt_i[575] (bp_core_minimal_02_0)                           0.0000     0.2848 r
  core/data_mem_pkt_i[575] (net)                       31.0372              0.0000     0.2848 r
  core/be/data_mem_pkt_i[52] (bp_be_top_02_0)                               0.0000     0.2848 r
  core/be/data_mem_pkt_i[52] (net)                     31.0372              0.0000     0.2848 r
  core/be/be_mem/data_mem_pkt_i[52] (bp_be_mem_top_02_0)                    0.0000     0.2848 r
  core/be/be_mem/data_mem_pkt_i[52] (net)              31.0372              0.0000     0.2848 r
  core/be/be_mem/dcache/data_mem_pkt_i[52] (bp_be_dcache_02_0_0)            0.0000     0.2848 r
  core/be/be_mem/dcache/data_mem_pkt_i[52] (net)       31.0372              0.0000     0.2848 r
  core/be/be_mem/dcache/U2190/IN1 (MUX21X1)                       0.1119   -0.0132 @   0.2715 r
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                         0.0362    0.0886     0.3601 r
  core/be/be_mem/dcache/n2267 (net)             1       2.7989              0.0000     0.3601 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)    0.0362    0.0000 &   0.3601 r
  data arrival time                                                                    0.3601

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                             0.0000     0.4108
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)            0.0000     0.4108 r
  library hold time                                                        -0.0270     0.3838
  data required time                                                                   0.3838
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3838
  data arrival time                                                                   -0.3601
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0237


  Startpoint: mem_resp_i[116]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_58_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[116] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[116] (net)                         2      23.7496              0.0000     0.1000 r
  U3266/IN4 (AO222X1)                                             0.0024    0.0003 @   0.1003 r
  U3266/Q (AO222X1)                                               0.0676    0.1126     0.2129 r
  mem_resp_li[686] (net)                        1      14.5207              0.0000     0.2129 r
  uce_1__uce/mem_resp_i[116] (bp_uce_02_3)                                  0.0000     0.2129 r
  uce_1__uce/mem_resp_i[116] (net)                     14.5207              0.0000     0.2129 r
  uce_1__uce/U164/IN2 (AND2X1)                                    0.0676   -0.0118 &   0.2011 r
  uce_1__uce/U164/Q (AND2X1)                                      0.0863    0.0895     0.2906 r
  uce_1__uce/data_mem_pkt_o[60] (net)           3      22.3945              0.0000     0.2906 r
  uce_1__uce/data_mem_pkt_o[60] (bp_uce_02_3)                               0.0000     0.2906 r
  data_mem_pkt_li[582] (net)                           22.3945              0.0000     0.2906 r
  core/data_mem_pkt_i[583] (bp_core_minimal_02_0)                           0.0000     0.2906 r
  core/data_mem_pkt_i[583] (net)                       22.3945              0.0000     0.2906 r
  core/be/data_mem_pkt_i[60] (bp_be_top_02_0)                               0.0000     0.2906 r
  core/be/data_mem_pkt_i[60] (net)                     22.3945              0.0000     0.2906 r
  core/be/be_mem/data_mem_pkt_i[60] (bp_be_mem_top_02_0)                    0.0000     0.2906 r
  core/be/be_mem/data_mem_pkt_i[60] (net)              22.3945              0.0000     0.2906 r
  core/be/be_mem/dcache/data_mem_pkt_i[60] (bp_be_dcache_02_0_0)            0.0000     0.2906 r
  core/be/be_mem/dcache/data_mem_pkt_i[60] (net)       22.3945              0.0000     0.2906 r
  core/be/be_mem/dcache/U2199/IN1 (MUX21X1)                       0.0863   -0.0140 &   0.2767 r
  core/be/be_mem/dcache/U2199/Q (MUX21X1)                         0.0344    0.0818     0.3585 r
  core/be/be_mem/dcache/n2259 (net)             1       2.2465              0.0000     0.3585 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/D (DFFX1)    0.0344    0.0000 &   0.3585 r
  data arrival time                                                                    0.3585

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_58_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                        -0.0265     0.3817
  data required time                                                                   0.3817
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3817
  data arrival time                                                                   -0.3585
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0232


  Startpoint: io_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[106] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[106] (net)                          2       8.9273              0.0000     0.1000 r
  U3255/IN6 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3255/Q (AO222X1)                                               0.1109    0.1022     0.2022 r
  mem_resp_li[676] (net)                        1      30.3168              0.0000     0.2022 r
  uce_1__uce/mem_resp_i[106] (bp_uce_02_3)                                  0.0000     0.2022 r
  uce_1__uce/mem_resp_i[106] (net)                     30.3168              0.0000     0.2022 r
  uce_1__uce/U154/IN2 (AND2X1)                                    0.1109   -0.0207 &   0.1815 r
  uce_1__uce/U154/Q (AND2X1)                                      0.0943    0.0983     0.2799 r
  uce_1__uce/data_mem_pkt_o[50] (net)           3      24.7202              0.0000     0.2799 r
  uce_1__uce/data_mem_pkt_o[50] (bp_uce_02_3)                               0.0000     0.2799 r
  data_mem_pkt_li[572] (net)                           24.7202              0.0000     0.2799 r
  core/data_mem_pkt_i[573] (bp_core_minimal_02_0)                           0.0000     0.2799 r
  core/data_mem_pkt_i[573] (net)                       24.7202              0.0000     0.2799 r
  core/be/data_mem_pkt_i[50] (bp_be_top_02_0)                               0.0000     0.2799 r
  core/be/data_mem_pkt_i[50] (net)                     24.7202              0.0000     0.2799 r
  core/be/be_mem/data_mem_pkt_i[50] (bp_be_mem_top_02_0)                    0.0000     0.2799 r
  core/be/be_mem/data_mem_pkt_i[50] (net)              24.7202              0.0000     0.2799 r
  core/be/be_mem/dcache/data_mem_pkt_i[50] (bp_be_dcache_02_0_0)            0.0000     0.2799 r
  core/be/be_mem/dcache/data_mem_pkt_i[50] (net)       24.7202              0.0000     0.2799 r
  core/be/be_mem/dcache/U2188/IN1 (MUX21X1)                       0.0943   -0.0044 &   0.2755 r
  core/be/be_mem/dcache/U2188/Q (MUX21X1)                         0.0372    0.0853     0.3607 r
  core/be/be_mem/dcache/n2269 (net)             1       3.0965              0.0000     0.3607 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D (DFFX1)    0.0372    0.0000 &   0.3608 r
  data arrival time                                                                    0.3608

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  clock reconvergence pessimism                                             0.0000     0.4111
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/CLK (DFFX1)            0.0000     0.4111 r
  library hold time                                                        -0.0272     0.3839
  data required time                                                                   0.3839
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3839
  data arrival time                                                                   -0.3608
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0231


  Startpoint: mem_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[59] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[59] (net)                          2      13.9698              0.0000     0.1000 f
  U3203/IN4 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3203/Q (AO222X1)                                               0.1262    0.1449 @   0.2451 f
  mem_resp_li[629] (net)                        1      34.1912              0.0000     0.2451 f
  uce_1__uce/mem_resp_i[59] (bp_uce_02_3)                                   0.0000     0.2451 f
  uce_1__uce/mem_resp_i[59] (net)                      34.1912              0.0000     0.2451 f
  uce_1__uce/U103/IN2 (AND2X1)                                    0.1262   -0.0162 @   0.2290 f
  uce_1__uce/U103/Q (AND2X1)                                      0.0886    0.1089     0.3378 f
  uce_1__uce/data_mem_pkt_o[3] (net)            3      22.9309              0.0000     0.3378 f
  uce_1__uce/data_mem_pkt_o[3] (bp_uce_02_3)                                0.0000     0.3378 f
  data_mem_pkt_li[525] (net)                           22.9309              0.0000     0.3378 f
  core/data_mem_pkt_i[526] (bp_core_minimal_02_0)                           0.0000     0.3378 f
  core/data_mem_pkt_i[526] (net)                       22.9309              0.0000     0.3378 f
  core/be/data_mem_pkt_i[3] (bp_be_top_02_0)                                0.0000     0.3378 f
  core/be/data_mem_pkt_i[3] (net)                      22.9309              0.0000     0.3378 f
  core/be/be_mem/data_mem_pkt_i[3] (bp_be_mem_top_02_0)                     0.0000     0.3378 f
  core/be/be_mem/data_mem_pkt_i[3] (net)               22.9309              0.0000     0.3378 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (bp_be_dcache_02_0_0)             0.0000     0.3378 f
  core/be/be_mem/dcache/data_mem_pkt_i[3] (net)        22.9309              0.0000     0.3378 f
  core/be/be_mem/dcache/U2139/IN1 (MUX21X1)                       0.0886   -0.0096 &   0.3282 f
  core/be/be_mem/dcache/U2139/Q (MUX21X1)                         0.0373    0.0749     0.4031 f
  core/be/be_mem/dcache/n2316 (net)             1       2.7637              0.0000     0.4031 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D (DFFX1)     0.0373    0.0000 &   0.4031 f
  data arrival time                                                                    0.4031

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                             0.0000     0.4060
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/CLK (DFFX1)             0.0000     0.4060 r
  library hold time                                                         0.0201     0.4261
  data required time                                                                   0.4261
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4261
  data arrival time                                                                   -0.4031
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0229


  Startpoint: io_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[81] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[81] (net)                           2      14.3602              0.0000     0.1000 r
  U3227/IN6 (AO222X1)                                             0.0008    0.0002 @   0.1002 r
  U3227/Q (AO222X1)                                               0.1438    0.1128 @   0.2130 r
  mem_resp_li[651] (net)                        1      39.8148              0.0000     0.2130 r
  uce_1__uce/mem_resp_i[81] (bp_uce_02_3)                                   0.0000     0.2130 r
  uce_1__uce/mem_resp_i[81] (net)                      39.8148              0.0000     0.2130 r
  uce_1__uce/U126/IN2 (AND2X1)                                    0.1441   -0.0252 @   0.1878 r
  uce_1__uce/U126/Q (AND2X1)                                      0.0787    0.0935     0.2813 r
  uce_1__uce/data_mem_pkt_o[25] (net)           3      18.6362              0.0000     0.2813 r
  uce_1__uce/data_mem_pkt_o[25] (bp_uce_02_3)                               0.0000     0.2813 r
  data_mem_pkt_li[547] (net)                           18.6362              0.0000     0.2813 r
  core/data_mem_pkt_i[548] (bp_core_minimal_02_0)                           0.0000     0.2813 r
  core/data_mem_pkt_i[548] (net)                       18.6362              0.0000     0.2813 r
  core/be/data_mem_pkt_i[25] (bp_be_top_02_0)                               0.0000     0.2813 r
  core/be/data_mem_pkt_i[25] (net)                     18.6362              0.0000     0.2813 r
  core/be/be_mem/data_mem_pkt_i[25] (bp_be_mem_top_02_0)                    0.0000     0.2813 r
  core/be/be_mem/data_mem_pkt_i[25] (net)              18.6362              0.0000     0.2813 r
  core/be/be_mem/dcache/data_mem_pkt_i[25] (bp_be_dcache_02_0_0)            0.0000     0.2813 r
  core/be/be_mem/dcache/data_mem_pkt_i[25] (net)       18.6362              0.0000     0.2813 r
  core/be/be_mem/dcache/U2162/IN1 (MUX21X1)                       0.0787   -0.0082 &   0.2731 r
  core/be/be_mem/dcache/U2162/Q (MUX21X1)                         0.0385    0.0832     0.3563 r
  core/be/be_mem/dcache/n2294 (net)             1       3.7743              0.0000     0.3563 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D (DFFX1)    0.0385    0.0000 &   0.3563 r
  data arrival time                                                                    0.3563

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                             0.0000     0.4066
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/CLK (DFFX1)            0.0000     0.4066 r
  library hold time                                                        -0.0276     0.3790
  data required time                                                                   0.3790
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3790
  data arrival time                                                                   -0.3563
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0227


  Startpoint: mem_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[79] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[79] (net)                          2      11.0523              0.0000     0.1000 f
  U3376/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 f
  U3376/Q (AO222X1)                                               0.1774    0.1397 @   0.2397 f
  mem_resp_li[79] (net)                         1      51.5529              0.0000     0.2397 f
  uce_0__uce/mem_resp_i[79] (bp_uce_02_2)                                   0.0000     0.2397 f
  uce_0__uce/mem_resp_i[79] (net)                      51.5529              0.0000     0.2397 f
  uce_0__uce/U177/IN2 (AND2X1)                                    0.1774   -0.0630 @   0.1767 f
  uce_0__uce/U177/Q (AND2X1)                                      0.3378    0.2321 @   0.4088 f
  uce_0__uce/data_mem_pkt_o[23] (net)           3     100.8289              0.0000     0.4088 f
  uce_0__uce/data_mem_pkt_o[23] (bp_uce_02_2)                               0.0000     0.4088 f
  data_mem_pkt_li[22] (net)                           100.8289              0.0000     0.4088 f
  core/data_mem_pkt_i[23] (bp_core_minimal_02_0)                            0.0000     0.4088 f
  core/data_mem_pkt_i[23] (net)                       100.8289              0.0000     0.4088 f
  core/fe/data_mem_pkt_i[23] (bp_fe_top_02_0)                               0.0000     0.4088 f
  core/fe/data_mem_pkt_i[23] (net)                    100.8289              0.0000     0.4088 f
  core/fe/mem/data_mem_pkt_i[23] (bp_fe_mem_02_0)                           0.0000     0.4088 f
  core/fe/mem/data_mem_pkt_i[23] (net)                100.8289              0.0000     0.4088 f
  core/fe/mem/icache/data_mem_pkt_i[23] (bp_fe_icache_02_0)                 0.0000     0.4088 f
  core/fe/mem/icache/data_mem_pkt_i[23] (net)         100.8289              0.0000     0.4088 f
  core/fe/mem/icache/U1532/IN1 (MUX21X1)                          0.3378   -0.0905 @   0.3183 f
  core/fe/mem/icache/U1532/Q (MUX21X1)                            0.0377    0.1001     0.4185 f
  core/fe/mem/icache/n515 (net)                 1       2.5909              0.0000     0.4185 f
  core/fe/mem/icache/uncached_load_data_r_reg_21_/D (DFFX1)       0.0377    0.0000 &   0.4185 f
  data arrival time                                                                    0.4185

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4268     0.4268
  clock reconvergence pessimism                                             0.0000     0.4268
  core/fe/mem/icache/uncached_load_data_r_reg_21_/CLK (DFFX1)               0.0000     0.4268 r
  library hold time                                                         0.0142     0.4410
  data required time                                                                   0.4410
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4410
  data arrival time                                                                   -0.4185
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0225


  Startpoint: mem_resp_i[113]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_55_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[113] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[113] (net)                         2      19.7436              0.0000     0.1000 r
  U3263/IN4 (AO222X1)                                             0.0018    0.0004 @   0.1004 r
  U3263/Q (AO222X1)                                               0.0752    0.1170     0.2173 r
  mem_resp_li[683] (net)                        1      17.3376              0.0000     0.2173 r
  uce_1__uce/mem_resp_i[113] (bp_uce_02_3)                                  0.0000     0.2173 r
  uce_1__uce/mem_resp_i[113] (net)                     17.3376              0.0000     0.2173 r
  uce_1__uce/U161/IN2 (AND2X1)                                    0.0752   -0.0165 &   0.2009 r
  uce_1__uce/U161/Q (AND2X1)                                      0.0746    0.0843     0.2852 r
  uce_1__uce/data_mem_pkt_o[57] (net)           3      18.0375              0.0000     0.2852 r
  uce_1__uce/data_mem_pkt_o[57] (bp_uce_02_3)                               0.0000     0.2852 r
  data_mem_pkt_li[579] (net)                           18.0375              0.0000     0.2852 r
  core/data_mem_pkt_i[580] (bp_core_minimal_02_0)                           0.0000     0.2852 r
  core/data_mem_pkt_i[580] (net)                       18.0375              0.0000     0.2852 r
  core/be/data_mem_pkt_i[57] (bp_be_top_02_0)                               0.0000     0.2852 r
  core/be/data_mem_pkt_i[57] (net)                     18.0375              0.0000     0.2852 r
  core/be/be_mem/data_mem_pkt_i[57] (bp_be_mem_top_02_0)                    0.0000     0.2852 r
  core/be/be_mem/data_mem_pkt_i[57] (net)              18.0375              0.0000     0.2852 r
  core/be/be_mem/dcache/data_mem_pkt_i[57] (bp_be_dcache_02_0_0)            0.0000     0.2852 r
  core/be/be_mem/dcache/data_mem_pkt_i[57] (net)       18.0375              0.0000     0.2852 r
  core/be/be_mem/dcache/U2196/IN1 (MUX21X1)                       0.0746   -0.0079 &   0.2773 r
  core/be/be_mem/dcache/U2196/Q (MUX21X1)                         0.0368    0.0812     0.3586 r
  core/be/be_mem/dcache/n2262 (net)             1       3.2615              0.0000     0.3586 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/D (DFFX1)    0.0368    0.0000 &   0.3586 r
  data arrival time                                                                    0.3586

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4081     0.4081
  clock reconvergence pessimism                                             0.0000     0.4081
  core/be/be_mem/dcache/uncached_load_data_r_reg_55_/CLK (DFFX1)            0.0000     0.4081 r
  library hold time                                                        -0.0271     0.3810
  data required time                                                                   0.3810
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3810
  data arrival time                                                                   -0.3586
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0224


  Startpoint: io_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[84] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[84] (net)                           2      11.9154              0.0000     0.1000 r
  U3230/IN5 (AO222X1)                                             0.0007    0.0001 @   0.1001 r
  U3230/Q (AO222X1)                                               0.0902    0.0893     0.1894 r
  mem_resp_li[654] (net)                        1      22.9538              0.0000     0.1894 r
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                                   0.0000     0.1894 r
  uce_1__uce/mem_resp_i[84] (net)                      22.9538              0.0000     0.1894 r
  uce_1__uce/U130/IN2 (AND2X1)                                    0.0902   -0.0089 &   0.1805 r
  uce_1__uce/U130/Q (AND2X1)                                      0.0850    0.0913     0.2718 r
  uce_1__uce/data_mem_pkt_o[28] (net)           3      21.6177              0.0000     0.2718 r
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                               0.0000     0.2718 r
  data_mem_pkt_li[550] (net)                           21.6177              0.0000     0.2718 r
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                           0.0000     0.2718 r
  core/data_mem_pkt_i[551] (net)                       21.6177              0.0000     0.2718 r
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                               0.0000     0.2718 r
  core/be/data_mem_pkt_i[28] (net)                     21.6177              0.0000     0.2718 r
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)                    0.0000     0.2718 r
  core/be/be_mem/data_mem_pkt_i[28] (net)              21.6177              0.0000     0.2718 r
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)            0.0000     0.2718 r
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)       21.6177              0.0000     0.2718 r
  core/be/be_mem/dcache/U2165/IN1 (MUX21X1)                       0.0850   -0.0005 &   0.2714 r
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                         0.0397    0.0852     0.3566 r
  core/be/be_mem/dcache/n2291 (net)             1       4.0946              0.0000     0.3566 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)    0.0397    0.0001 &   0.3566 r
  data arrival time                                                                    0.3566

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                             0.0000     0.4067
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)            0.0000     0.4067 r
  library hold time                                                        -0.0279     0.3787
  data required time                                                                   0.3787
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3787
  data arrival time                                                                   -0.3566
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0221


  Startpoint: io_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[78] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[78] (net)                           2      12.1992              0.0000     0.1000 r
  U3224/IN5 (AO222X1)                                             0.0008    0.0000 @   0.1000 r
  U3224/Q (AO222X1)                                               0.1451    0.1109 @   0.2109 r
  mem_resp_li[648] (net)                        1      40.3724              0.0000     0.2109 r
  uce_1__uce/mem_resp_i[78] (bp_uce_02_3)                                   0.0000     0.2109 r
  uce_1__uce/mem_resp_i[78] (net)                      40.3724              0.0000     0.2109 r
  uce_1__uce/U123/IN2 (AND2X1)                                    0.1455   -0.0232 @   0.1877 r
  uce_1__uce/U123/Q (AND2X1)                                      0.0724    0.0904     0.2781 r
  uce_1__uce/data_mem_pkt_o[22] (net)           3      16.3228              0.0000     0.2781 r
  uce_1__uce/data_mem_pkt_o[22] (bp_uce_02_3)                               0.0000     0.2781 r
  data_mem_pkt_li[544] (net)                           16.3228              0.0000     0.2781 r
  core/data_mem_pkt_i[545] (bp_core_minimal_02_0)                           0.0000     0.2781 r
  core/data_mem_pkt_i[545] (net)                       16.3228              0.0000     0.2781 r
  core/be/data_mem_pkt_i[22] (bp_be_top_02_0)                               0.0000     0.2781 r
  core/be/data_mem_pkt_i[22] (net)                     16.3228              0.0000     0.2781 r
  core/be/be_mem/data_mem_pkt_i[22] (bp_be_mem_top_02_0)                    0.0000     0.2781 r
  core/be/be_mem/data_mem_pkt_i[22] (net)              16.3228              0.0000     0.2781 r
  core/be/be_mem/dcache/data_mem_pkt_i[22] (bp_be_dcache_02_0_0)            0.0000     0.2781 r
  core/be/be_mem/dcache/data_mem_pkt_i[22] (net)       16.3228              0.0000     0.2781 r
  core/be/be_mem/dcache/U2159/IN1 (MUX21X1)                       0.0724    0.0005 &   0.2786 r
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                         0.0362    0.0804     0.3590 r
  core/be/be_mem/dcache/n2297 (net)             1       3.0946              0.0000     0.3590 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)    0.0362    0.0000 &   0.3590 r
  data arrival time                                                                    0.3590

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4081     0.4081
  clock reconvergence pessimism                                             0.0000     0.4081
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)            0.0000     0.4081 r
  library hold time                                                        -0.0270     0.3811
  data required time                                                                   0.3811
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3811
  data arrival time                                                                   -0.3590
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0221


  Startpoint: mem_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[62] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[62] (net)                          2      19.9126              0.0000     0.1000 r
  U3206/IN4 (AO222X1)                                             0.0020    0.0003 @   0.1003 r
  U3206/Q (AO222X1)                                               0.0539    0.1037     0.2040 r
  mem_resp_li[632] (net)                        1       9.5880              0.0000     0.2040 r
  uce_1__uce/mem_resp_i[62] (bp_uce_02_3)                                   0.0000     0.2040 r
  uce_1__uce/mem_resp_i[62] (net)                       9.5880              0.0000     0.2040 r
  uce_1__uce/U106/IN2 (AND2X1)                                    0.0539   -0.0026 &   0.2014 r
  uce_1__uce/U106/Q (AND2X1)                                      0.0808    0.0851     0.2865 r
  uce_1__uce/data_mem_pkt_o[6] (net)            3      20.4826              0.0000     0.2865 r
  uce_1__uce/data_mem_pkt_o[6] (bp_uce_02_3)                                0.0000     0.2865 r
  data_mem_pkt_li[528] (net)                           20.4826              0.0000     0.2865 r
  core/data_mem_pkt_i[529] (bp_core_minimal_02_0)                           0.0000     0.2865 r
  core/data_mem_pkt_i[529] (net)                       20.4826              0.0000     0.2865 r
  core/be/data_mem_pkt_i[6] (bp_be_top_02_0)                                0.0000     0.2865 r
  core/be/data_mem_pkt_i[6] (net)                      20.4826              0.0000     0.2865 r
  core/be/be_mem/data_mem_pkt_i[6] (bp_be_mem_top_02_0)                     0.0000     0.2865 r
  core/be/be_mem/data_mem_pkt_i[6] (net)               20.4826              0.0000     0.2865 r
  core/be/be_mem/dcache/data_mem_pkt_i[6] (bp_be_dcache_02_0_0)             0.0000     0.2865 r
  core/be/be_mem/dcache/data_mem_pkt_i[6] (net)        20.4826              0.0000     0.2865 r
  core/be/be_mem/dcache/U2142/IN1 (MUX21X1)                       0.0808   -0.0100 &   0.2765 r
  core/be/be_mem/dcache/U2142/Q (MUX21X1)                         0.0358    0.0819     0.3584 r
  core/be/be_mem/dcache/n2313 (net)             1       2.9281              0.0000     0.3584 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/D (DFFX1)     0.0358    0.0000 &   0.3585 r
  data arrival time                                                                    0.3585

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  clock reconvergence pessimism                                             0.0000     0.4068
  core/be/be_mem/dcache/uncached_load_data_r_reg_4_/CLK (DFFX1)             0.0000     0.4068 r
  library hold time                                                        -0.0269     0.3800
  data required time                                                                   0.3800
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3800
  data arrival time                                                                   -0.3585
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0215


  Startpoint: io_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[64] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[64] (net)                           2      12.2523              0.0000     0.1000 r
  U3208/IN6 (AO222X1)                                             0.0009    0.0003 @   0.1003 r
  U3208/Q (AO222X1)                                               0.1548    0.1173 @   0.2176 r
  mem_resp_li[634] (net)                        1      43.3503              0.0000     0.2176 r
  uce_1__uce/mem_resp_i[64] (bp_uce_02_3)                                   0.0000     0.2176 r
  uce_1__uce/mem_resp_i[64] (net)                      43.3503              0.0000     0.2176 r
  uce_1__uce/U108/IN2 (AND2X1)                                    0.1553   -0.0298 @   0.1878 r
  uce_1__uce/U108/Q (AND2X1)                                      0.0713    0.0906     0.2784 r
  uce_1__uce/data_mem_pkt_o[8] (net)            3      15.7945              0.0000     0.2784 r
  uce_1__uce/data_mem_pkt_o[8] (bp_uce_02_3)                                0.0000     0.2784 r
  data_mem_pkt_li[530] (net)                           15.7945              0.0000     0.2784 r
  core/data_mem_pkt_i[531] (bp_core_minimal_02_0)                           0.0000     0.2784 r
  core/data_mem_pkt_i[531] (net)                       15.7945              0.0000     0.2784 r
  core/be/data_mem_pkt_i[8] (bp_be_top_02_0)                                0.0000     0.2784 r
  core/be/data_mem_pkt_i[8] (net)                      15.7945              0.0000     0.2784 r
  core/be/be_mem/data_mem_pkt_i[8] (bp_be_mem_top_02_0)                     0.0000     0.2784 r
  core/be/be_mem/data_mem_pkt_i[8] (net)               15.7945              0.0000     0.2784 r
  core/be/be_mem/dcache/data_mem_pkt_i[8] (bp_be_dcache_02_0_0)             0.0000     0.2784 r
  core/be/be_mem/dcache/data_mem_pkt_i[8] (net)        15.7945              0.0000     0.2784 r
  core/be/be_mem/dcache/U2144/IN1 (MUX21X1)                       0.0713    0.0002 &   0.2786 r
  core/be/be_mem/dcache/U2144/Q (MUX21X1)                         0.0356    0.0798     0.3584 r
  core/be/be_mem/dcache/n2311 (net)             1       2.9100              0.0000     0.3584 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D (DFFX1)     0.0356    0.0000 &   0.3584 r
  data arrival time                                                                    0.3584

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4059     0.4059
  clock reconvergence pessimism                                             0.0000     0.4059
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/CLK (DFFX1)             0.0000     0.4059 r
  library hold time                                                        -0.0268     0.3791
  data required time                                                                   0.3791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3791
  data arrival time                                                                   -0.3584
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0207


  Startpoint: mem_resp_i[112]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[112] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[112] (net)                         2      17.2352              0.0000     0.1000 f
  U3262/IN4 (AO222X1)                                             0.0015    0.0002 @   0.1002 f
  U3262/Q (AO222X1)                                               0.0779    0.1173     0.2175 f
  mem_resp_li[682] (net)                        1      17.6441              0.0000     0.2175 f
  uce_1__uce/mem_resp_i[112] (bp_uce_02_3)                                  0.0000     0.2175 f
  uce_1__uce/mem_resp_i[112] (net)                     17.6441              0.0000     0.2175 f
  uce_1__uce/U160/IN2 (AND2X1)                                    0.0779   -0.0128 &   0.2047 f
  uce_1__uce/U160/Q (AND2X1)                                      0.1208    0.1187 @   0.3234 f
  uce_1__uce/data_mem_pkt_o[56] (net)           3      34.6151              0.0000     0.3234 f
  uce_1__uce/data_mem_pkt_o[56] (bp_uce_02_3)                               0.0000     0.3234 f
  data_mem_pkt_li[578] (net)                           34.6151              0.0000     0.3234 f
  core/data_mem_pkt_i[579] (bp_core_minimal_02_0)                           0.0000     0.3234 f
  core/data_mem_pkt_i[579] (net)                       34.6151              0.0000     0.3234 f
  core/be/data_mem_pkt_i[56] (bp_be_top_02_0)                               0.0000     0.3234 f
  core/be/data_mem_pkt_i[56] (net)                     34.6151              0.0000     0.3234 f
  core/be/be_mem/data_mem_pkt_i[56] (bp_be_mem_top_02_0)                    0.0000     0.3234 f
  core/be/be_mem/data_mem_pkt_i[56] (net)              34.6151              0.0000     0.3234 f
  core/be/be_mem/dcache/data_mem_pkt_i[56] (bp_be_dcache_02_0_0)            0.0000     0.3234 f
  core/be/be_mem/dcache/data_mem_pkt_i[56] (net)       34.6151              0.0000     0.3234 f
  core/be/be_mem/dcache/U2195/IN1 (MUX21X1)                       0.1209   -0.0282 @   0.2952 f
  core/be/be_mem/dcache/U2195/Q (MUX21X1)                         0.0370    0.0797     0.3749 f
  core/be/be_mem/dcache/n2263 (net)             1       2.7018              0.0000     0.3749 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D (DFFX1)    0.0370    0.0000 &   0.3750 f
  data arrival time                                                                    0.3750

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3803     0.3803
  clock reconvergence pessimism                                             0.0000     0.3803
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/CLK (DFFX1)            0.0000     0.3803 r
  library hold time                                                         0.0143     0.3946
  data required time                                                                   0.3946
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3946
  data arrival time                                                                   -0.3750
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0196


  Startpoint: io_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[72] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[72] (net)                           2      14.4155              0.0000     0.1000 r
  U3217/IN6 (AO222X1)                                             0.0010    0.0003 @   0.1003 r
  U3217/Q (AO222X1)                                               0.1568    0.1180 @   0.2183 r
  mem_resp_li[642] (net)                        1      43.9485              0.0000     0.2183 r
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                                   0.0000     0.2183 r
  uce_1__uce/mem_resp_i[72] (net)                      43.9485              0.0000     0.2183 r
  uce_1__uce/U117/IN2 (AND2X1)                                    0.1573   -0.0264 @   0.1919 r
  uce_1__uce/U117/Q (AND2X1)                                      0.0728    0.0916     0.2835 r
  uce_1__uce/data_mem_pkt_o[16] (net)           3      16.3271              0.0000     0.2835 r
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                               0.0000     0.2835 r
  data_mem_pkt_li[538] (net)                           16.3271              0.0000     0.2835 r
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                           0.0000     0.2835 r
  core/data_mem_pkt_i[539] (net)                       16.3271              0.0000     0.2835 r
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                               0.0000     0.2835 r
  core/be/data_mem_pkt_i[16] (net)                     16.3271              0.0000     0.2835 r
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)                    0.0000     0.2835 r
  core/be/be_mem/data_mem_pkt_i[16] (net)              16.3271              0.0000     0.2835 r
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)            0.0000     0.2835 r
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)       16.3271              0.0000     0.2835 r
  core/be/be_mem/dcache/U2152/IN1 (MUX21X1)                       0.0728   -0.0013 &   0.2822 r
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                         0.0348    0.0795     0.3618 r
  core/be/be_mem/dcache/n2303 (net)             1       2.6069              0.0000     0.3618 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)    0.0348    0.0000 &   0.3618 r
  data arrival time                                                                    0.3618

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                             0.0000     0.4066
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)            0.0000     0.4066 r
  library hold time                                                        -0.0266     0.3800
  data required time                                                                   0.3800
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3800
  data arrival time                                                                   -0.3618
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0183


  Startpoint: mem_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[68] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[68] (net)                          2      22.4203              0.0000     0.1000 r
  U3213/IN4 (AO222X1)                                             0.0027    0.0006 @   0.1006 r
  U3213/Q (AO222X1)                                               0.0588    0.1070     0.2076 r
  mem_resp_li[638] (net)                        1      11.3846              0.0000     0.2076 r
  uce_1__uce/mem_resp_i[68] (bp_uce_02_3)                                   0.0000     0.2076 r
  uce_1__uce/mem_resp_i[68] (net)                      11.3846              0.0000     0.2076 r
  uce_1__uce/U112/IN2 (AND2X1)                                    0.0588   -0.0070 &   0.2006 r
  uce_1__uce/U112/Q (AND2X1)                                      0.0776    0.0840     0.2846 r
  uce_1__uce/data_mem_pkt_o[12] (net)           3      19.3089              0.0000     0.2846 r
  uce_1__uce/data_mem_pkt_o[12] (bp_uce_02_3)                               0.0000     0.2846 r
  data_mem_pkt_li[534] (net)                           19.3089              0.0000     0.2846 r
  core/data_mem_pkt_i[535] (bp_core_minimal_02_0)                           0.0000     0.2846 r
  core/data_mem_pkt_i[535] (net)                       19.3089              0.0000     0.2846 r
  core/be/data_mem_pkt_i[12] (bp_be_top_02_0)                               0.0000     0.2846 r
  core/be/data_mem_pkt_i[12] (net)                     19.3089              0.0000     0.2846 r
  core/be/be_mem/data_mem_pkt_i[12] (bp_be_mem_top_02_0)                    0.0000     0.2846 r
  core/be/be_mem/data_mem_pkt_i[12] (net)              19.3089              0.0000     0.2846 r
  core/be/be_mem/dcache/data_mem_pkt_i[12] (bp_be_dcache_02_0_0)            0.0000     0.2846 r
  core/be/be_mem/dcache/data_mem_pkt_i[12] (net)       19.3089              0.0000     0.2846 r
  core/be/be_mem/dcache/U2148/IN1 (MUX21X1)                       0.0776   -0.0046 &   0.2800 r
  core/be/be_mem/dcache/U2148/Q (MUX21X1)                         0.0364    0.0816     0.3616 r
  core/be/be_mem/dcache/n2307 (net)             1       3.1314              0.0000     0.3616 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/D (DFFX1)    0.0364    0.0000 &   0.3617 r
  data arrival time                                                                    0.3617

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                             0.0000     0.4067
  core/be/be_mem/dcache/uncached_load_data_r_reg_10_/CLK (DFFX1)            0.0000     0.4067 r
  library hold time                                                        -0.0270     0.3797
  data required time                                                                   0.3797
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3797
  data arrival time                                                                   -0.3617
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0180


  Startpoint: mem_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[70] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[70] (net)                          2      15.0923              0.0000     0.1000 f
  U3215/IN4 (AO222X1)                                             0.0013    0.0004 @   0.1004 f
  U3215/Q (AO222X1)                                               0.1455    0.1558 @   0.2561 f
  mem_resp_li[640] (net)                        1      40.7976              0.0000     0.2561 f
  uce_1__uce/mem_resp_i[70] (bp_uce_02_3)                                   0.0000     0.2561 f
  uce_1__uce/mem_resp_i[70] (net)                      40.7976              0.0000     0.2561 f
  uce_1__uce/U115/IN2 (AND2X1)                                    0.1455   -0.0189 @   0.2372 f
  uce_1__uce/U115/Q (AND2X1)                                      0.0735    0.1029     0.3401 f
  uce_1__uce/data_mem_pkt_o[14] (net)           3      17.8700              0.0000     0.3401 f
  uce_1__uce/data_mem_pkt_o[14] (bp_uce_02_3)                               0.0000     0.3401 f
  data_mem_pkt_li[536] (net)                           17.8700              0.0000     0.3401 f
  core/data_mem_pkt_i[537] (bp_core_minimal_02_0)                           0.0000     0.3401 f
  core/data_mem_pkt_i[537] (net)                       17.8700              0.0000     0.3401 f
  core/be/data_mem_pkt_i[14] (bp_be_top_02_0)                               0.0000     0.3401 f
  core/be/data_mem_pkt_i[14] (net)                     17.8700              0.0000     0.3401 f
  core/be/be_mem/data_mem_pkt_i[14] (bp_be_mem_top_02_0)                    0.0000     0.3401 f
  core/be/be_mem/data_mem_pkt_i[14] (net)              17.8700              0.0000     0.3401 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (bp_be_dcache_02_0_0)            0.0000     0.3401 f
  core/be/be_mem/dcache/data_mem_pkt_i[14] (net)       17.8700              0.0000     0.3401 f
  core/be/be_mem/dcache/U2150/IN1 (MUX21X1)                       0.0735   -0.0042 &   0.3359 f
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                         0.0395    0.0744     0.4103 f
  core/be/be_mem/dcache/n2305 (net)             1       3.5749              0.0000     0.4103 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)    0.0395    0.0000 &   0.4104 f
  data arrival time                                                                    0.4104

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4077     0.4077
  clock reconvergence pessimism                                             0.0000     0.4077
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)            0.0000     0.4077 r
  library hold time                                                         0.0196     0.4273
  data required time                                                                   0.4273
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4273
  data arrival time                                                                   -0.4104
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0169


  Startpoint: mem_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[59] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[59] (net)                          2      13.9698              0.0000     0.1000 f
  U3353/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3353/Q (AO222X1)                                               0.0823    0.0896     0.1898 f
  mem_resp_li[59] (net)                         1      19.5899              0.0000     0.1898 f
  uce_0__uce/mem_resp_i[59] (bp_uce_02_2)                                   0.0000     0.1898 f
  uce_0__uce/mem_resp_i[59] (net)                      19.5899              0.0000     0.1898 f
  uce_0__uce/U154/IN2 (AND2X1)                                    0.0823   -0.0088 &   0.1810 f
  uce_0__uce/U154/Q (AND2X1)                                      0.2790    0.1871 @   0.3681 f
  uce_0__uce/data_mem_pkt_o[3] (net)            3      81.3878              0.0000     0.3681 f
  uce_0__uce/data_mem_pkt_o[3] (bp_uce_02_2)                                0.0000     0.3681 f
  data_mem_pkt_li[2] (net)                             81.3878              0.0000     0.3681 f
  core/data_mem_pkt_i[3] (bp_core_minimal_02_0)                             0.0000     0.3681 f
  core/data_mem_pkt_i[3] (net)                         81.3878              0.0000     0.3681 f
  core/fe/data_mem_pkt_i[3] (bp_fe_top_02_0)                                0.0000     0.3681 f
  core/fe/data_mem_pkt_i[3] (net)                      81.3878              0.0000     0.3681 f
  core/fe/mem/data_mem_pkt_i[3] (bp_fe_mem_02_0)                            0.0000     0.3681 f
  core/fe/mem/data_mem_pkt_i[3] (net)                  81.3878              0.0000     0.3681 f
  core/fe/mem/icache/data_mem_pkt_i[3] (bp_fe_icache_02_0)                  0.0000     0.3681 f
  core/fe/mem/icache/data_mem_pkt_i[3] (net)           81.3878              0.0000     0.3681 f
  core/fe/mem/icache/U948/IN1 (MUX21X1)                           0.2790   -0.0435 @   0.3245 f
  core/fe/mem/icache/U948/Q (MUX21X1)                             0.0372    0.0966     0.4212 f
  core/fe/mem/icache/n495 (net)                 1       2.8019              0.0000     0.4212 f
  core/fe/mem/icache/uncached_load_data_r_reg_1_/D (DFFX1)        0.0372    0.0000 &   0.4212 f
  data arrival time                                                                    0.4212

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4237     0.4237
  clock reconvergence pessimism                                             0.0000     0.4237
  core/fe/mem/icache/uncached_load_data_r_reg_1_/CLK (DFFX1)                0.0000     0.4237 r
  library hold time                                                         0.0143     0.4380
  data required time                                                                   0.4380
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4380
  data arrival time                                                                   -0.4212
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0169


  Startpoint: io_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[59] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[59] (net)                           2      14.9134              0.0000     0.1000 r
  U3203/IN5 (AO222X1)                                             0.0010    0.0003 @   0.1003 r
  U3203/Q (AO222X1)                                               0.1271    0.1039 @   0.2041 r
  mem_resp_li[629] (net)                        1      34.1960              0.0000     0.2041 r
  uce_1__uce/mem_resp_i[59] (bp_uce_02_3)                                   0.0000     0.2041 r
  uce_1__uce/mem_resp_i[59] (net)                      34.1960              0.0000     0.2041 r
  uce_1__uce/U103/IN2 (AND2X1)                                    0.1273   -0.0154 @   0.1888 r
  uce_1__uce/U103/Q (AND2X1)                                      0.0925    0.0992     0.2879 r
  uce_1__uce/data_mem_pkt_o[3] (net)            3      23.8324              0.0000     0.2879 r
  uce_1__uce/data_mem_pkt_o[3] (bp_uce_02_3)                                0.0000     0.2879 r
  data_mem_pkt_li[525] (net)                           23.8324              0.0000     0.2879 r
  core/data_mem_pkt_i[526] (bp_core_minimal_02_0)                           0.0000     0.2879 r
  core/data_mem_pkt_i[526] (net)                       23.8324              0.0000     0.2879 r
  core/be/data_mem_pkt_i[3] (bp_be_top_02_0)                                0.0000     0.2879 r
  core/be/data_mem_pkt_i[3] (net)                      23.8324              0.0000     0.2879 r
  core/be/be_mem/data_mem_pkt_i[3] (bp_be_mem_top_02_0)                     0.0000     0.2879 r
  core/be/be_mem/data_mem_pkt_i[3] (net)               23.8324              0.0000     0.2879 r
  core/be/be_mem/dcache/data_mem_pkt_i[3] (bp_be_dcache_02_0_0)             0.0000     0.2879 r
  core/be/be_mem/dcache/data_mem_pkt_i[3] (net)        23.8324              0.0000     0.2879 r
  core/be/be_mem/dcache/U2139/IN1 (MUX21X1)                       0.0925   -0.0091 &   0.2788 r
  core/be/be_mem/dcache/U2139/Q (MUX21X1)                         0.0358    0.0845     0.3633 r
  core/be/be_mem/dcache/n2316 (net)             1       2.9361              0.0000     0.3633 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D (DFFX1)     0.0358    0.0000 &   0.3634 r
  data arrival time                                                                    0.3634

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                             0.0000     0.4060
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/CLK (DFFX1)             0.0000     0.4060 r
  library hold time                                                        -0.0269     0.3791
  data required time                                                                   0.3791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3791
  data arrival time                                                                   -0.3634
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0157


  Startpoint: mem_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[76] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[76] (net)                          2      20.8738              0.0000     0.1000 r
  U3222/IN4 (AO222X1)                                             0.0021    0.0004 @   0.1004 r
  U3222/Q (AO222X1)                                               0.0605    0.1080     0.2085 r
  mem_resp_li[646] (net)                        1      11.9880              0.0000     0.2085 r
  uce_1__uce/mem_resp_i[76] (bp_uce_02_3)                                   0.0000     0.2085 r
  uce_1__uce/mem_resp_i[76] (net)                      11.9880              0.0000     0.2085 r
  uce_1__uce/U121/IN2 (AND2X1)                                    0.0605   -0.0057 &   0.2028 r
  uce_1__uce/U121/Q (AND2X1)                                      0.0832    0.0871     0.2899 r
  uce_1__uce/data_mem_pkt_o[20] (net)           3      21.3239              0.0000     0.2899 r
  uce_1__uce/data_mem_pkt_o[20] (bp_uce_02_3)                               0.0000     0.2899 r
  data_mem_pkt_li[542] (net)                           21.3239              0.0000     0.2899 r
  core/data_mem_pkt_i[543] (bp_core_minimal_02_0)                           0.0000     0.2899 r
  core/data_mem_pkt_i[543] (net)                       21.3239              0.0000     0.2899 r
  core/be/data_mem_pkt_i[20] (bp_be_top_02_0)                               0.0000     0.2899 r
  core/be/data_mem_pkt_i[20] (net)                     21.3239              0.0000     0.2899 r
  core/be/be_mem/data_mem_pkt_i[20] (bp_be_mem_top_02_0)                    0.0000     0.2899 r
  core/be/be_mem/data_mem_pkt_i[20] (net)              21.3239              0.0000     0.2899 r
  core/be/be_mem/dcache/data_mem_pkt_i[20] (bp_be_dcache_02_0_0)            0.0000     0.2899 r
  core/be/be_mem/dcache/data_mem_pkt_i[20] (net)       21.3239              0.0000     0.2899 r
  core/be/be_mem/dcache/U2157/IN1 (MUX21X1)                       0.0832   -0.0083 &   0.2816 r
  core/be/be_mem/dcache/U2157/Q (MUX21X1)                         0.0370    0.0830     0.3646 r
  core/be/be_mem/dcache/n2299 (net)             1       3.2006              0.0000     0.3646 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/D (DFFX1)    0.0370    0.0000 &   0.3646 r
  data arrival time                                                                    0.3646

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                             0.0000     0.4066
  core/be/be_mem/dcache/uncached_load_data_r_reg_18_/CLK (DFFX1)            0.0000     0.4066 r
  library hold time                                                        -0.0272     0.3794
  data required time                                                                   0.3794
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3794
  data arrival time                                                                   -0.3646
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0147


  Startpoint: mem_resp_i[120]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_62_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[120] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[120] (net)                         2      19.3181              0.0000     0.1000 r
  U3270/IN4 (AO222X1)                                             0.0017    0.0002 @   0.1002 r
  U3270/Q (AO222X1)                                               0.0659    0.1115     0.2117 r
  mem_resp_li[690] (net)                        1      13.9943              0.0000     0.2117 r
  uce_1__uce/mem_resp_i[120] (bp_uce_02_3)                                  0.0000     0.2117 r
  uce_1__uce/mem_resp_i[120] (net)                     13.9943              0.0000     0.2117 r
  uce_1__uce/U169/IN2 (AND2X1)                                    0.0659   -0.0019 &   0.2098 r
  uce_1__uce/U169/Q (AND2X1)                                      0.0775    0.0848     0.2946 r
  uce_1__uce/data_mem_pkt_o[64] (net)           3      19.2059              0.0000     0.2946 r
  uce_1__uce/data_mem_pkt_o[64] (bp_uce_02_3)                               0.0000     0.2946 r
  data_mem_pkt_li[586] (net)                           19.2059              0.0000     0.2946 r
  core/data_mem_pkt_i[587] (bp_core_minimal_02_0)                           0.0000     0.2946 r
  core/data_mem_pkt_i[587] (net)                       19.2059              0.0000     0.2946 r
  core/be/data_mem_pkt_i[64] (bp_be_top_02_0)                               0.0000     0.2946 r
  core/be/data_mem_pkt_i[64] (net)                     19.2059              0.0000     0.2946 r
  core/be/be_mem/data_mem_pkt_i[64] (bp_be_mem_top_02_0)                    0.0000     0.2946 r
  core/be/be_mem/data_mem_pkt_i[64] (net)              19.2059              0.0000     0.2946 r
  core/be/be_mem/dcache/data_mem_pkt_i[64] (bp_be_dcache_02_0_0)            0.0000     0.2946 r
  core/be/be_mem/dcache/data_mem_pkt_i[64] (net)       19.2059              0.0000     0.2946 r
  core/be/be_mem/dcache/U2203/IN1 (MUX21X1)                       0.0775   -0.0078 &   0.2868 r
  core/be/be_mem/dcache/U2203/Q (MUX21X1)                         0.0340    0.0799     0.3666 r
  core/be/be_mem/dcache/n2255 (net)             1       2.2619              0.0000     0.3666 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/D (DFFX1)    0.0340    0.0000 &   0.3666 r
  data arrival time                                                                    0.3666

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_62_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                        -0.0264     0.3805
  data required time                                                                   0.3805
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3805
  data arrival time                                                                   -0.3666
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0139


  Startpoint: mem_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[65] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[65] (net)                          2      20.7218              0.0000     0.1000 r
  U3209/IN4 (AO222X1)                                             0.0022    0.0002 @   0.1002 r
  U3209/Q (AO222X1)                                               0.0607    0.1082     0.2084 r
  mem_resp_li[635] (net)                        1      12.0714              0.0000     0.2084 r
  uce_1__uce/mem_resp_i[65] (bp_uce_02_3)                                   0.0000     0.2084 r
  uce_1__uce/mem_resp_i[65] (net)                      12.0714              0.0000     0.2084 r
  uce_1__uce/U109/IN2 (AND2X1)                                    0.0607   -0.0021 &   0.2063 r
  uce_1__uce/U109/Q (AND2X1)                                      0.0849    0.0880     0.2943 r
  uce_1__uce/data_mem_pkt_o[9] (net)            3      21.9431              0.0000     0.2943 r
  uce_1__uce/data_mem_pkt_o[9] (bp_uce_02_3)                                0.0000     0.2943 r
  data_mem_pkt_li[531] (net)                           21.9431              0.0000     0.2943 r
  core/data_mem_pkt_i[532] (bp_core_minimal_02_0)                           0.0000     0.2943 r
  core/data_mem_pkt_i[532] (net)                       21.9431              0.0000     0.2943 r
  core/be/data_mem_pkt_i[9] (bp_be_top_02_0)                                0.0000     0.2943 r
  core/be/data_mem_pkt_i[9] (net)                      21.9431              0.0000     0.2943 r
  core/be/be_mem/data_mem_pkt_i[9] (bp_be_mem_top_02_0)                     0.0000     0.2943 r
  core/be/be_mem/data_mem_pkt_i[9] (net)               21.9431              0.0000     0.2943 r
  core/be/be_mem/dcache/data_mem_pkt_i[9] (bp_be_dcache_02_0_0)             0.0000     0.2943 r
  core/be/be_mem/dcache/data_mem_pkt_i[9] (net)        21.9431              0.0000     0.2943 r
  core/be/be_mem/dcache/U2145/IN1 (MUX21X1)                       0.0849   -0.0093 &   0.2850 r
  core/be/be_mem/dcache/U2145/Q (MUX21X1)                         0.0352    0.0824     0.3675 r
  core/be/be_mem/dcache/n2310 (net)             1       2.7231              0.0000     0.3675 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/D (DFFX1)     0.0352   -0.0009 &   0.3665 r
  data arrival time                                                                    0.3665

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                             0.0000     0.4067
  core/be/be_mem/dcache/uncached_load_data_r_reg_7_/CLK (DFFX1)             0.0000     0.4067 r
  library hold time                                                        -0.0267     0.3800
  data required time                                                                   0.3800
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3800
  data arrival time                                                                   -0.3665
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0134


  Startpoint: mem_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[83] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[83] (net)                          2      19.4351              0.0000     0.1000 f
  U3382/IN5 (AO222X1)                                             0.0019    0.0006 @   0.1006 f
  U3382/Q (AO222X1)                                               0.1361    0.1184 @   0.2190 f
  mem_resp_li[83] (net)                         1      37.5762              0.0000     0.2190 f
  uce_0__uce/mem_resp_i[83] (bp_uce_02_2)                                   0.0000     0.2190 f
  uce_0__uce/mem_resp_i[83] (net)                      37.5762              0.0000     0.2190 f
  uce_0__uce/U181/IN2 (AND2X1)                                    0.1361   -0.0255 @   0.1935 f
  uce_0__uce/U181/Q (AND2X1)                                      0.3760    0.2556 @   0.4491 f
  uce_0__uce/data_mem_pkt_o[27] (net)           3     114.6167              0.0000     0.4491 f
  uce_0__uce/data_mem_pkt_o[27] (bp_uce_02_2)                               0.0000     0.4491 f
  data_mem_pkt_li[26] (net)                           114.6167              0.0000     0.4491 f
  core/data_mem_pkt_i[27] (bp_core_minimal_02_0)                            0.0000     0.4491 f
  core/data_mem_pkt_i[27] (net)                       114.6167              0.0000     0.4491 f
  core/fe/data_mem_pkt_i[27] (bp_fe_top_02_0)                               0.0000     0.4491 f
  core/fe/data_mem_pkt_i[27] (net)                    114.6167              0.0000     0.4491 f
  core/fe/mem/data_mem_pkt_i[27] (bp_fe_mem_02_0)                           0.0000     0.4491 f
  core/fe/mem/data_mem_pkt_i[27] (net)                114.6167              0.0000     0.4491 f
  core/fe/mem/icache/data_mem_pkt_i[27] (bp_fe_icache_02_0)                 0.0000     0.4491 f
  core/fe/mem/icache/data_mem_pkt_i[27] (net)         114.6167              0.0000     0.4491 f
  core/fe/mem/icache/U1528/IN1 (MUX21X1)                          0.3760   -0.1235 @   0.3255 f
  core/fe/mem/icache/U1528/Q (MUX21X1)                            0.0380    0.1036     0.4292 f
  core/fe/mem/icache/n519 (net)                 1       2.9535              0.0000     0.4292 f
  core/fe/mem/icache/uncached_load_data_r_reg_25_/D (DFFX1)       0.0380    0.0000 &   0.4292 f
  data arrival time                                                                    0.4292

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4281     0.4281
  clock reconvergence pessimism                                             0.0000     0.4281
  core/fe/mem/icache/uncached_load_data_r_reg_25_/CLK (DFFX1)               0.0000     0.4281 r
  library hold time                                                         0.0141     0.4422
  data required time                                                                   0.4422
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4422
  data arrival time                                                                   -0.4292
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0130


  Startpoint: io_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[70] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[70] (net)                           2      15.1483              0.0000     0.1000 r
  U3215/IN5 (AO222X1)                                             0.0012    0.0001 @   0.1001 r
  U3215/Q (AO222X1)                                               0.1467    0.1114 @   0.2115 r
  mem_resp_li[640] (net)                        1      40.8024              0.0000     0.2115 r
  uce_1__uce/mem_resp_i[70] (bp_uce_02_3)                                   0.0000     0.2115 r
  uce_1__uce/mem_resp_i[70] (net)                      40.8024              0.0000     0.2115 r
  uce_1__uce/U115/IN2 (AND2X1)                                    0.1471   -0.0176 @   0.1939 r
  uce_1__uce/U115/Q (AND2X1)                                      0.0792    0.0940     0.2879 r
  uce_1__uce/data_mem_pkt_o[14] (net)           3      18.7715              0.0000     0.2879 r
  uce_1__uce/data_mem_pkt_o[14] (bp_uce_02_3)                               0.0000     0.2879 r
  data_mem_pkt_li[536] (net)                           18.7715              0.0000     0.2879 r
  core/data_mem_pkt_i[537] (bp_core_minimal_02_0)                           0.0000     0.2879 r
  core/data_mem_pkt_i[537] (net)                       18.7715              0.0000     0.2879 r
  core/be/data_mem_pkt_i[14] (bp_be_top_02_0)                               0.0000     0.2879 r
  core/be/data_mem_pkt_i[14] (net)                     18.7715              0.0000     0.2879 r
  core/be/be_mem/data_mem_pkt_i[14] (bp_be_mem_top_02_0)                    0.0000     0.2879 r
  core/be/be_mem/data_mem_pkt_i[14] (net)              18.7715              0.0000     0.2879 r
  core/be/be_mem/dcache/data_mem_pkt_i[14] (bp_be_dcache_02_0_0)            0.0000     0.2879 r
  core/be/be_mem/dcache/data_mem_pkt_i[14] (net)       18.7715              0.0000     0.2879 r
  core/be/be_mem/dcache/U2150/IN1 (MUX21X1)                       0.0792   -0.0041 &   0.2839 r
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                         0.0383    0.0832     0.3671 r
  core/be/be_mem/dcache/n2305 (net)             1       3.7473              0.0000     0.3671 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)    0.0383    0.0000 &   0.3672 r
  data arrival time                                                                    0.3672

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4077     0.4077
  clock reconvergence pessimism                                             0.0000     0.4077
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)            0.0000     0.4077 r
  library hold time                                                        -0.0276     0.3801
  data required time                                                                   0.3801
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3801
  data arrival time                                                                   -0.3672
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0129


  Startpoint: mem_resp_i[98]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_40_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[98] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[98] (net)                          2      20.0295              0.0000     0.1000 r
  U3247/IN4 (AO222X1)                                             0.0019    0.0004 @   0.1004 r
  U3247/Q (AO222X1)                                               0.0745    0.1166     0.2170 r
  mem_resp_li[668] (net)                        1      17.0955              0.0000     0.2170 r
  uce_1__uce/mem_resp_i[98] (bp_uce_02_3)                                   0.0000     0.2170 r
  uce_1__uce/mem_resp_i[98] (net)                      17.0955              0.0000     0.2170 r
  uce_1__uce/U145/IN2 (AND2X1)                                    0.0745   -0.0111 &   0.2059 r
  uce_1__uce/U145/Q (AND2X1)                                      0.0889    0.0917     0.2975 r
  uce_1__uce/data_mem_pkt_o[42] (net)           3      23.2582              0.0000     0.2975 r
  uce_1__uce/data_mem_pkt_o[42] (bp_uce_02_3)                               0.0000     0.2975 r
  data_mem_pkt_li[564] (net)                           23.2582              0.0000     0.2975 r
  core/data_mem_pkt_i[565] (bp_core_minimal_02_0)                           0.0000     0.2975 r
  core/data_mem_pkt_i[565] (net)                       23.2582              0.0000     0.2975 r
  core/be/data_mem_pkt_i[42] (bp_be_top_02_0)                               0.0000     0.2975 r
  core/be/data_mem_pkt_i[42] (net)                     23.2582              0.0000     0.2975 r
  core/be/be_mem/data_mem_pkt_i[42] (bp_be_mem_top_02_0)                    0.0000     0.2975 r
  core/be/be_mem/data_mem_pkt_i[42] (net)              23.2582              0.0000     0.2975 r
  core/be/be_mem/dcache/data_mem_pkt_i[42] (bp_be_dcache_02_0_0)            0.0000     0.2975 r
  core/be/be_mem/dcache/data_mem_pkt_i[42] (net)       23.2582              0.0000     0.2975 r
  core/be/be_mem/dcache/U2180/IN1 (MUX21X1)                       0.0889   -0.0129 &   0.2847 r
  core/be/be_mem/dcache/U2180/Q (MUX21X1)                         0.0370    0.0841     0.3687 r
  core/be/be_mem/dcache/n2277 (net)             1       3.0815              0.0000     0.3687 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/D (DFFX1)    0.0370    0.0000 &   0.3687 r
  data arrival time                                                                    0.3687

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_40_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                        -0.0272     0.3811
  data required time                                                                   0.3811
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3811
  data arrival time                                                                   -0.3687
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0123


  Startpoint: mem_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[73] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[73] (net)                          2       9.3907              0.0000     0.1000 f
  U3369/IN5 (AO222X1)                                             0.0004   -0.0001 @   0.0999 f
  U3369/Q (AO222X1)                                               0.1445    0.1226 @   0.2225 f
  mem_resp_li[73] (net)                         1      40.4565              0.0000     0.2225 f
  uce_0__uce/mem_resp_i[73] (bp_uce_02_2)                                   0.0000     0.2225 f
  uce_0__uce/mem_resp_i[73] (net)                      40.4565              0.0000     0.2225 f
  uce_0__uce/U169/IN2 (AND2X1)                                    0.1445   -0.0328 @   0.1896 f
  uce_0__uce/U169/Q (AND2X1)                                      0.3101    0.2179 @   0.4076 f
  uce_0__uce/data_mem_pkt_o[17] (net)           3      92.9643              0.0000     0.4076 f
  uce_0__uce/data_mem_pkt_o[17] (bp_uce_02_2)                               0.0000     0.4076 f
  data_mem_pkt_li[16] (net)                            92.9643              0.0000     0.4076 f
  core/data_mem_pkt_i[17] (bp_core_minimal_02_0)                            0.0000     0.4076 f
  core/data_mem_pkt_i[17] (net)                        92.9643              0.0000     0.4076 f
  core/fe/data_mem_pkt_i[17] (bp_fe_top_02_0)                               0.0000     0.4076 f
  core/fe/data_mem_pkt_i[17] (net)                     92.9643              0.0000     0.4076 f
  core/fe/mem/data_mem_pkt_i[17] (bp_fe_mem_02_0)                           0.0000     0.4076 f
  core/fe/mem/data_mem_pkt_i[17] (net)                 92.9643              0.0000     0.4076 f
  core/fe/mem/icache/data_mem_pkt_i[17] (bp_fe_icache_02_0)                 0.0000     0.4076 f
  core/fe/mem/icache/data_mem_pkt_i[17] (net)          92.9643              0.0000     0.4076 f
  core/fe/mem/icache/U1538/IN1 (MUX21X1)                          0.3101   -0.0800 @   0.3275 f
  core/fe/mem/icache/U1538/Q (MUX21X1)                            0.0376    0.0992     0.4267 f
  core/fe/mem/icache/n509 (net)                 1       2.9739              0.0000     0.4267 f
  core/fe/mem/icache/uncached_load_data_r_reg_15_/D (DFFX1)       0.0376   -0.0014 &   0.4253 f
  data arrival time                                                                    0.4253

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                             0.0000     0.4226
  core/fe/mem/icache/uncached_load_data_r_reg_15_/CLK (DFFX1)               0.0000     0.4226 r
  library hold time                                                         0.0142     0.4368
  data required time                                                                   0.4368
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4368
  data arrival time                                                                   -0.4253
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0116


  Startpoint: mem_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[119] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[119] (net)                         2      28.5969              0.0000     0.1000 f
  U3269/IN4 (AO222X1)                                             0.0029    0.0004 @   0.1004 f
  U3269/Q (AO222X1)                                               0.0601    0.1058     0.2062 f
  mem_resp_li[689] (net)                        1      11.5339              0.0000     0.2062 f
  uce_1__uce/mem_resp_i[119] (bp_uce_02_3)                                  0.0000     0.2062 f
  uce_1__uce/mem_resp_i[119] (net)                     11.5339              0.0000     0.2062 f
  uce_1__uce/U168/IN2 (AND2X1)                                    0.0601   -0.0074 &   0.1988 f
  uce_1__uce/U168/Q (AND2X1)                                      0.1331    0.1188 @   0.3176 f
  uce_1__uce/data_mem_pkt_o[63] (net)           3      37.0165              0.0000     0.3176 f
  uce_1__uce/data_mem_pkt_o[63] (bp_uce_02_3)                               0.0000     0.3176 f
  data_mem_pkt_li[585] (net)                           37.0165              0.0000     0.3176 f
  core/data_mem_pkt_i[586] (bp_core_minimal_02_0)                           0.0000     0.3176 f
  core/data_mem_pkt_i[586] (net)                       37.0165              0.0000     0.3176 f
  core/be/data_mem_pkt_i[63] (bp_be_top_02_0)                               0.0000     0.3176 f
  core/be/data_mem_pkt_i[63] (net)                     37.0165              0.0000     0.3176 f
  core/be/be_mem/data_mem_pkt_i[63] (bp_be_mem_top_02_0)                    0.0000     0.3176 f
  core/be/be_mem/data_mem_pkt_i[63] (net)              37.0165              0.0000     0.3176 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (bp_be_dcache_02_0_0)            0.0000     0.3176 f
  core/be/be_mem/dcache/data_mem_pkt_i[63] (net)       37.0165              0.0000     0.3176 f
  core/be/be_mem/dcache/U2202/IN1 (MUX21X1)                       0.1331   -0.0158 @   0.3018 f
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                         0.0367    0.0813     0.3831 f
  core/be/be_mem/dcache/n2256 (net)             1       2.6648              0.0000     0.3831 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)    0.0367    0.0000 &   0.3831 f
  data arrival time                                                                    0.3831

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  clock reconvergence pessimism                                             0.0000     0.3801
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)            0.0000     0.3801 r
  library hold time                                                         0.0144     0.3945
  data required time                                                                   0.3945
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3945
  data arrival time                                                                   -0.3831
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0114


  Startpoint: mem_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[61] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[61] (net)                          2      13.3895              0.0000     0.1000 r
  U3205/IN4 (AO222X1)                                             0.0009    0.0000 @   0.1000 r
  U3205/Q (AO222X1)                                               0.0833    0.1215     0.2215 r
  mem_resp_li[631] (net)                        1      20.3502              0.0000     0.2215 r
  uce_1__uce/mem_resp_i[61] (bp_uce_02_3)                                   0.0000     0.2215 r
  uce_1__uce/mem_resp_i[61] (net)                      20.3502              0.0000     0.2215 r
  uce_1__uce/U105/IN2 (AND2X1)                                    0.0833   -0.0166 &   0.2049 r
  uce_1__uce/U105/Q (AND2X1)                                      0.0815    0.0888     0.2937 r
  uce_1__uce/data_mem_pkt_o[5] (net)            3      20.4475              0.0000     0.2937 r
  uce_1__uce/data_mem_pkt_o[5] (bp_uce_02_3)                                0.0000     0.2937 r
  data_mem_pkt_li[527] (net)                           20.4475              0.0000     0.2937 r
  core/data_mem_pkt_i[528] (bp_core_minimal_02_0)                           0.0000     0.2937 r
  core/data_mem_pkt_i[528] (net)                       20.4475              0.0000     0.2937 r
  core/be/data_mem_pkt_i[5] (bp_be_top_02_0)                                0.0000     0.2937 r
  core/be/data_mem_pkt_i[5] (net)                      20.4475              0.0000     0.2937 r
  core/be/be_mem/data_mem_pkt_i[5] (bp_be_mem_top_02_0)                     0.0000     0.2937 r
  core/be/be_mem/data_mem_pkt_i[5] (net)               20.4475              0.0000     0.2937 r
  core/be/be_mem/dcache/data_mem_pkt_i[5] (bp_be_dcache_02_0_0)             0.0000     0.2937 r
  core/be/be_mem/dcache/data_mem_pkt_i[5] (net)        20.4475              0.0000     0.2937 r
  core/be/be_mem/dcache/U2141/IN1 (MUX21X1)                       0.0815   -0.0085 &   0.2852 r
  core/be/be_mem/dcache/U2141/Q (MUX21X1)                         0.0377    0.0834     0.3686 r
  core/be/be_mem/dcache/n2314 (net)             1       3.5718              0.0000     0.3686 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/D (DFFX1)     0.0377    0.0000 &   0.3686 r
  data arrival time                                                                    0.3686

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  clock reconvergence pessimism                                             0.0000     0.4068
  core/be/be_mem/dcache/uncached_load_data_r_reg_3_/CLK (DFFX1)             0.0000     0.4068 r
  library hold time                                                        -0.0274     0.3794
  data required time                                                                   0.3794
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3794
  data arrival time                                                                   -0.3686
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0108


  Startpoint: mem_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[86] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[86] (net)                          2      13.0619              0.0000     0.1000 r
  U3233/IN4 (AO222X1)                                             0.0009    0.0002 @   0.1002 r
  U3233/Q (AO222X1)                                               0.0837    0.1217     0.2219 r
  mem_resp_li[656] (net)                        1      20.5035              0.0000     0.2219 r
  uce_1__uce/mem_resp_i[86] (bp_uce_02_3)                                   0.0000     0.2219 r
  uce_1__uce/mem_resp_i[86] (net)                      20.5035              0.0000     0.2219 r
  uce_1__uce/U132/IN2 (AND2X1)                                    0.0837   -0.0148 &   0.2071 r
  uce_1__uce/U132/Q (AND2X1)                                      0.0805    0.0883     0.2954 r
  uce_1__uce/data_mem_pkt_o[30] (net)           3      20.0804              0.0000     0.2954 r
  uce_1__uce/data_mem_pkt_o[30] (bp_uce_02_3)                               0.0000     0.2954 r
  data_mem_pkt_li[552] (net)                           20.0804              0.0000     0.2954 r
  core/data_mem_pkt_i[553] (bp_core_minimal_02_0)                           0.0000     0.2954 r
  core/data_mem_pkt_i[553] (net)                       20.0804              0.0000     0.2954 r
  core/be/data_mem_pkt_i[30] (bp_be_top_02_0)                               0.0000     0.2954 r
  core/be/data_mem_pkt_i[30] (net)                     20.0804              0.0000     0.2954 r
  core/be/be_mem/data_mem_pkt_i[30] (bp_be_mem_top_02_0)                    0.0000     0.2954 r
  core/be/be_mem/data_mem_pkt_i[30] (net)              20.0804              0.0000     0.2954 r
  core/be/be_mem/dcache/data_mem_pkt_i[30] (bp_be_dcache_02_0_0)            0.0000     0.2954 r
  core/be/be_mem/dcache/data_mem_pkt_i[30] (net)       20.0804              0.0000     0.2954 r
  core/be/be_mem/dcache/U2167/IN1 (MUX21X1)                       0.0805   -0.0057 &   0.2898 r
  core/be/be_mem/dcache/U2167/Q (MUX21X1)                         0.0352    0.0813     0.3710 r
  core/be/be_mem/dcache/n2289 (net)             1       2.6221              0.0000     0.3710 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/D (DFFX1)    0.0352    0.0000 &   0.3711 r
  data arrival time                                                                    0.3711

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_28_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                        -0.0267     0.3814
  data required time                                                                   0.3814
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3814
  data arrival time                                                                   -0.3711
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0104


  Startpoint: mem_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[60] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[60] (net)                          2      20.6462              0.0000     0.1000 r
  U3204/IN4 (AO222X1)                                             0.0020    0.0004 @   0.1004 r
  U3204/Q (AO222X1)                                               0.0623    0.1092     0.2096 r
  mem_resp_li[630] (net)                        1      12.6643              0.0000     0.2096 r
  uce_1__uce/mem_resp_i[60] (bp_uce_02_3)                                   0.0000     0.2096 r
  uce_1__uce/mem_resp_i[60] (net)                      12.6643              0.0000     0.2096 r
  uce_1__uce/U104/IN2 (AND2X1)                                    0.0623   -0.0024 &   0.2072 r
  uce_1__uce/U104/Q (AND2X1)                                      0.0862    0.0889     0.2961 r
  uce_1__uce/data_mem_pkt_o[4] (net)            3      22.3997              0.0000     0.2961 r
  uce_1__uce/data_mem_pkt_o[4] (bp_uce_02_3)                                0.0000     0.2961 r
  data_mem_pkt_li[526] (net)                           22.3997              0.0000     0.2961 r
  core/data_mem_pkt_i[527] (bp_core_minimal_02_0)                           0.0000     0.2961 r
  core/data_mem_pkt_i[527] (net)                       22.3997              0.0000     0.2961 r
  core/be/data_mem_pkt_i[4] (bp_be_top_02_0)                                0.0000     0.2961 r
  core/be/data_mem_pkt_i[4] (net)                      22.3997              0.0000     0.2961 r
  core/be/be_mem/data_mem_pkt_i[4] (bp_be_mem_top_02_0)                     0.0000     0.2961 r
  core/be/be_mem/data_mem_pkt_i[4] (net)               22.3997              0.0000     0.2961 r
  core/be/be_mem/dcache/data_mem_pkt_i[4] (bp_be_dcache_02_0_0)             0.0000     0.2961 r
  core/be/be_mem/dcache/data_mem_pkt_i[4] (net)        22.3997              0.0000     0.2961 r
  core/be/be_mem/dcache/U2140/IN1 (MUX21X1)                       0.0862   -0.0093 &   0.2867 r
  core/be/be_mem/dcache/U2140/Q (MUX21X1)                         0.0352    0.0827     0.3694 r
  core/be/be_mem/dcache/n2315 (net)             1       2.7191              0.0000     0.3694 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/D (DFFX1)     0.0352    0.0000 &   0.3695 r
  data arrival time                                                                    0.3695

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                             0.0000     0.4066
  core/be/be_mem/dcache/uncached_load_data_r_reg_2_/CLK (DFFX1)             0.0000     0.4066 r
  library hold time                                                        -0.0267     0.3799
  data required time                                                                   0.3799
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3799
  data arrival time                                                                   -0.3695
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0104


  Startpoint: mem_resp_i[117]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_59_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[117] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[117] (net)                         2      21.8104              0.0000     0.1000 r
  U3267/IN4 (AO222X1)                                             0.0024    0.0003 @   0.1003 r
  U3267/Q (AO222X1)                                               0.0645    0.1107     0.2110 r
  mem_resp_li[687] (net)                        1      13.4786              0.0000     0.2110 r
  uce_1__uce/mem_resp_i[117] (bp_uce_02_3)                                  0.0000     0.2110 r
  uce_1__uce/mem_resp_i[117] (net)                     13.4786              0.0000     0.2110 r
  uce_1__uce/U165/IN2 (AND2X1)                                    0.0645    0.0006 &   0.2116 r
  uce_1__uce/U165/Q (AND2X1)                                      0.0684    0.0800     0.2916 r
  uce_1__uce/data_mem_pkt_o[61] (net)           3      15.9268              0.0000     0.2916 r
  uce_1__uce/data_mem_pkt_o[61] (bp_uce_02_3)                               0.0000     0.2916 r
  data_mem_pkt_li[583] (net)                           15.9268              0.0000     0.2916 r
  core/data_mem_pkt_i[584] (bp_core_minimal_02_0)                           0.0000     0.2916 r
  core/data_mem_pkt_i[584] (net)                       15.9268              0.0000     0.2916 r
  core/be/data_mem_pkt_i[61] (bp_be_top_02_0)                               0.0000     0.2916 r
  core/be/data_mem_pkt_i[61] (net)                     15.9268              0.0000     0.2916 r
  core/be/be_mem/data_mem_pkt_i[61] (bp_be_mem_top_02_0)                    0.0000     0.2916 r
  core/be/be_mem/data_mem_pkt_i[61] (net)              15.9268              0.0000     0.2916 r
  core/be/be_mem/dcache/data_mem_pkt_i[61] (bp_be_dcache_02_0_0)            0.0000     0.2916 r
  core/be/be_mem/dcache/data_mem_pkt_i[61] (net)       15.9268              0.0000     0.2916 r
  core/be/be_mem/dcache/U2200/IN1 (MUX21X1)                       0.0684    0.0005 &   0.2921 r
  core/be/be_mem/dcache/U2200/Q (MUX21X1)                         0.0347    0.0787     0.3708 r
  core/be/be_mem/dcache/n2258 (net)             1       2.6681              0.0000     0.3708 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/D (DFFX1)    0.0347    0.0000 &   0.3708 r
  data arrival time                                                                    0.3708

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_59_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                        -0.0266     0.3803
  data required time                                                                   0.3803
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3803
  data arrival time                                                                   -0.3708
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0095


  Startpoint: io_resp_i[112]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[112] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[112] (net)                          2      17.4707              0.0000     0.1000 r
  U3262/IN6 (AO222X1)                                             0.0015    0.0002 @   0.1002 r
  U3262/Q (AO222X1)                                               0.0759    0.0843     0.1845 r
  mem_resp_li[682] (net)                        1      17.6490              0.0000     0.1845 r
  uce_1__uce/mem_resp_i[112] (bp_uce_02_3)                                  0.0000     0.1845 r
  uce_1__uce/mem_resp_i[112] (net)                     17.6490              0.0000     0.1845 r
  uce_1__uce/U160/IN2 (AND2X1)                                    0.0759   -0.0117 &   0.1728 r
  uce_1__uce/U160/Q (AND2X1)                                      0.1226    0.1081 @   0.2809 r
  uce_1__uce/data_mem_pkt_o[56] (net)           3      35.5166              0.0000     0.2809 r
  uce_1__uce/data_mem_pkt_o[56] (bp_uce_02_3)                               0.0000     0.2809 r
  data_mem_pkt_li[578] (net)                           35.5166              0.0000     0.2809 r
  core/data_mem_pkt_i[579] (bp_core_minimal_02_0)                           0.0000     0.2809 r
  core/data_mem_pkt_i[579] (net)                       35.5166              0.0000     0.2809 r
  core/be/data_mem_pkt_i[56] (bp_be_top_02_0)                               0.0000     0.2809 r
  core/be/data_mem_pkt_i[56] (net)                     35.5166              0.0000     0.2809 r
  core/be/be_mem/data_mem_pkt_i[56] (bp_be_mem_top_02_0)                    0.0000     0.2809 r
  core/be/be_mem/data_mem_pkt_i[56] (net)              35.5166              0.0000     0.2809 r
  core/be/be_mem/dcache/data_mem_pkt_i[56] (bp_be_dcache_02_0_0)            0.0000     0.2809 r
  core/be/be_mem/dcache/data_mem_pkt_i[56] (net)       35.5166              0.0000     0.2809 r
  core/be/be_mem/dcache/U2195/IN1 (MUX21X1)                       0.1226   -0.0264 @   0.2545 r
  core/be/be_mem/dcache/U2195/Q (MUX21X1)                         0.0356    0.0911     0.3456 r
  core/be/be_mem/dcache/n2263 (net)             1       2.8742              0.0000     0.3456 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D (DFFX1)    0.0356    0.0000 &   0.3457 r
  data arrival time                                                                    0.3457

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3803     0.3803
  clock reconvergence pessimism                                             0.0000     0.3803
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/CLK (DFFX1)            0.0000     0.3803 r
  library hold time                                                        -0.0257     0.3546
  data required time                                                                   0.3546
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3546
  data arrival time                                                                   -0.3457
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0089


  Startpoint: mem_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[83] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[83] (net)                          2      19.6948              0.0000     0.1000 r
  U3229/IN4 (AO222X1)                                             0.0019    0.0006 @   0.1006 r
  U3229/Q (AO222X1)                                               0.0812    0.1204     0.2210 r
  mem_resp_li[653] (net)                        1      19.5825              0.0000     0.2210 r
  uce_1__uce/mem_resp_i[83] (bp_uce_02_3)                                   0.0000     0.2210 r
  uce_1__uce/mem_resp_i[83] (net)                      19.5825              0.0000     0.2210 r
  uce_1__uce/U129/IN2 (AND2X1)                                    0.0812   -0.0147 &   0.2064 r
  uce_1__uce/U129/Q (AND2X1)                                      0.0730    0.0842     0.2905 r
  uce_1__uce/data_mem_pkt_o[27] (net)           3      17.3793              0.0000     0.2905 r
  uce_1__uce/data_mem_pkt_o[27] (bp_uce_02_3)                               0.0000     0.2905 r
  data_mem_pkt_li[549] (net)                           17.3793              0.0000     0.2905 r
  core/data_mem_pkt_i[550] (bp_core_minimal_02_0)                           0.0000     0.2905 r
  core/data_mem_pkt_i[550] (net)                       17.3793              0.0000     0.2905 r
  core/be/data_mem_pkt_i[27] (bp_be_top_02_0)                               0.0000     0.2905 r
  core/be/data_mem_pkt_i[27] (net)                     17.3793              0.0000     0.2905 r
  core/be/be_mem/data_mem_pkt_i[27] (bp_be_mem_top_02_0)                    0.0000     0.2905 r
  core/be/be_mem/data_mem_pkt_i[27] (net)              17.3793              0.0000     0.2905 r
  core/be/be_mem/dcache/data_mem_pkt_i[27] (bp_be_dcache_02_0_0)            0.0000     0.2905 r
  core/be/be_mem/dcache/data_mem_pkt_i[27] (net)       17.3793              0.0000     0.2905 r
  core/be/be_mem/dcache/U2164/IN1 (MUX21X1)                       0.0730    0.0008 &   0.2913 r
  core/be/be_mem/dcache/U2164/Q (MUX21X1)                         0.0370    0.0811     0.3724 r
  core/be/be_mem/dcache/n2292 (net)             1       3.3655              0.0000     0.3724 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/D (DFFX1)    0.0370    0.0000 &   0.3725 r
  data arrival time                                                                    0.3725

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_25_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                        -0.0272     0.3810
  data required time                                                                   0.3810
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3810
  data arrival time                                                                   -0.3725
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0085


  Startpoint: mem_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[79] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[79] (net)                          2      11.3120              0.0000     0.1000 r
  U3225/IN4 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3225/Q (AO222X1)                                               0.0894    0.1250     0.2251 r
  mem_resp_li[649] (net)                        1      22.6615              0.0000     0.2251 r
  uce_1__uce/mem_resp_i[79] (bp_uce_02_3)                                   0.0000     0.2251 r
  uce_1__uce/mem_resp_i[79] (net)                      22.6615              0.0000     0.2251 r
  uce_1__uce/U124/IN2 (AND2X1)                                    0.0894   -0.0070 &   0.2181 r
  uce_1__uce/U124/Q (AND2X1)                                      0.0789    0.0881     0.3062 r
  uce_1__uce/data_mem_pkt_o[23] (net)           3      19.4215              0.0000     0.3062 r
  uce_1__uce/data_mem_pkt_o[23] (bp_uce_02_3)                               0.0000     0.3062 r
  data_mem_pkt_li[545] (net)                           19.4215              0.0000     0.3062 r
  core/data_mem_pkt_i[546] (bp_core_minimal_02_0)                           0.0000     0.3062 r
  core/data_mem_pkt_i[546] (net)                       19.4215              0.0000     0.3062 r
  core/be/data_mem_pkt_i[23] (bp_be_top_02_0)                               0.0000     0.3062 r
  core/be/data_mem_pkt_i[23] (net)                     19.4215              0.0000     0.3062 r
  core/be/be_mem/data_mem_pkt_i[23] (bp_be_mem_top_02_0)                    0.0000     0.3062 r
  core/be/be_mem/data_mem_pkt_i[23] (net)              19.4215              0.0000     0.3062 r
  core/be/be_mem/dcache/data_mem_pkt_i[23] (bp_be_dcache_02_0_0)            0.0000     0.3062 r
  core/be/be_mem/dcache/data_mem_pkt_i[23] (net)       19.4215              0.0000     0.3062 r
  core/be/be_mem/dcache/U2160/IN1 (MUX21X1)                       0.0789   -0.0128 &   0.2934 r
  core/be/be_mem/dcache/U2160/Q (MUX21X1)                         0.0346    0.0806     0.3739 r
  core/be/be_mem/dcache/n2296 (net)             1       2.4455              0.0000     0.3739 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/D (DFFX1)    0.0346    0.0000 &   0.3739 r
  data arrival time                                                                    0.3739

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4077     0.4077
  clock reconvergence pessimism                                             0.0000     0.4077
  core/be/be_mem/dcache/uncached_load_data_r_reg_21_/CLK (DFFX1)            0.0000     0.4077 r
  library hold time                                                        -0.0266     0.3811
  data required time                                                                   0.3811
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3811
  data arrival time                                                                   -0.3739
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0072


  Startpoint: mem_resp_i[105]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_47_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[105] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[105] (net)                         2      15.9918              0.0000     0.1000 r
  U3254/IN4 (AO222X1)                                             0.0012    0.0002 @   0.1002 r
  U3254/Q (AO222X1)                                               0.0799    0.1196     0.2198 r
  mem_resp_li[675] (net)                        1      19.0918              0.0000     0.2198 r
  uce_1__uce/mem_resp_i[105] (bp_uce_02_3)                                  0.0000     0.2198 r
  uce_1__uce/mem_resp_i[105] (net)                     19.0918              0.0000     0.2198 r
  uce_1__uce/U152/IN2 (AND2X1)                                    0.0799   -0.0058 &   0.2140 r
  uce_1__uce/U152/Q (AND2X1)                                      0.0833    0.0893     0.3033 r
  uce_1__uce/data_mem_pkt_o[49] (net)           3      21.1268              0.0000     0.3033 r
  uce_1__uce/data_mem_pkt_o[49] (bp_uce_02_3)                               0.0000     0.3033 r
  data_mem_pkt_li[571] (net)                           21.1268              0.0000     0.3033 r
  core/data_mem_pkt_i[572] (bp_core_minimal_02_0)                           0.0000     0.3033 r
  core/data_mem_pkt_i[572] (net)                       21.1268              0.0000     0.3033 r
  core/be/data_mem_pkt_i[49] (bp_be_top_02_0)                               0.0000     0.3033 r
  core/be/data_mem_pkt_i[49] (net)                     21.1268              0.0000     0.3033 r
  core/be/be_mem/data_mem_pkt_i[49] (bp_be_mem_top_02_0)                    0.0000     0.3033 r
  core/be/be_mem/data_mem_pkt_i[49] (net)              21.1268              0.0000     0.3033 r
  core/be/be_mem/dcache/data_mem_pkt_i[49] (bp_be_dcache_02_0_0)            0.0000     0.3033 r
  core/be/be_mem/dcache/data_mem_pkt_i[49] (net)       21.1268              0.0000     0.3033 r
  core/be/be_mem/dcache/U2187/IN1 (MUX21X1)                       0.0833   -0.0116 &   0.2917 r
  core/be/be_mem/dcache/U2187/Q (MUX21X1)                         0.0366    0.0828     0.3744 r
  core/be/be_mem/dcache/n2270 (net)             1       3.0647              0.0000     0.3744 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/D (DFFX1)    0.0366    0.0000 &   0.3745 r
  data arrival time                                                                    0.3745

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4087     0.4087
  clock reconvergence pessimism                                             0.0000     0.4087
  core/be/be_mem/dcache/uncached_load_data_r_reg_47_/CLK (DFFX1)            0.0000     0.4087 r
  library hold time                                                        -0.0271     0.3816
  data required time                                                                   0.3816
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3816
  data arrival time                                                                   -0.3745
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0071


  Startpoint: io_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[103] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[103] (net)                          2      12.9687              0.0000     0.1000 f
  U3252/IN5 (AO222X1)                                             0.0008    0.0001 @   0.1001 f
  U3252/Q (AO222X1)                                               0.1535    0.1276 @   0.2277 f
  mem_resp_li[673] (net)                        1      43.6313              0.0000     0.2277 f
  uce_1__uce/mem_resp_i[103] (bp_uce_02_3)                                  0.0000     0.2277 f
  uce_1__uce/mem_resp_i[103] (net)                     43.6313              0.0000     0.2277 f
  uce_1__uce/U150/IN2 (AND2X1)                                    0.1535   -0.0357 @   0.1920 f
  uce_1__uce/U150/Q (AND2X1)                                      0.1340    0.1342 @   0.3261 f
  uce_1__uce/data_mem_pkt_o[47] (net)           3      36.9420              0.0000     0.3261 f
  uce_1__uce/data_mem_pkt_o[47] (bp_uce_02_3)                               0.0000     0.3261 f
  data_mem_pkt_li[569] (net)                           36.9420              0.0000     0.3261 f
  core/data_mem_pkt_i[570] (bp_core_minimal_02_0)                           0.0000     0.3261 f
  core/data_mem_pkt_i[570] (net)                       36.9420              0.0000     0.3261 f
  core/be/data_mem_pkt_i[47] (bp_be_top_02_0)                               0.0000     0.3261 f
  core/be/data_mem_pkt_i[47] (net)                     36.9420              0.0000     0.3261 f
  core/be/be_mem/data_mem_pkt_i[47] (bp_be_mem_top_02_0)                    0.0000     0.3261 f
  core/be/be_mem/data_mem_pkt_i[47] (net)              36.9420              0.0000     0.3261 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (bp_be_dcache_02_0_0)            0.0000     0.3261 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (net)       36.9420              0.0000     0.3261 f
  core/be/be_mem/dcache/U2185/IN1 (MUX21X1)                       0.1340   -0.0190 @   0.3071 f
  core/be/be_mem/dcache/U2185/Q (MUX21X1)                         0.0358    0.0805     0.3876 f
  core/be/be_mem/dcache/n2272 (net)             1       2.3138              0.0000     0.3876 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D (DFFX1)    0.0358    0.0000 &   0.3876 f
  data arrival time                                                                    0.3876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3802     0.3802
  clock reconvergence pessimism                                             0.0000     0.3802
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/CLK (DFFX1)            0.0000     0.3802 r
  library hold time                                                         0.0146     0.3948
  data required time                                                                   0.3948
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3948
  data arrival time                                                                   -0.3876
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0071


  Startpoint: mem_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[71] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[71] (net)                          2      17.7395              0.0000     0.1000 f
  U3367/IN5 (AO222X1)                                             0.0014    0.0002 @   0.1002 f
  U3367/Q (AO222X1)                                               0.1016    0.1018     0.2020 f
  mem_resp_li[71] (net)                         1      26.6377              0.0000     0.2020 f
  uce_0__uce/mem_resp_i[71] (bp_uce_02_2)                                   0.0000     0.2020 f
  uce_0__uce/mem_resp_i[71] (net)                      26.6377              0.0000     0.2020 f
  uce_0__uce/U167/IN2 (AND2X1)                                    0.1016   -0.0110 &   0.1909 f
  uce_0__uce/U167/Q (AND2X1)                                      0.2975    0.2025 @   0.3934 f
  uce_0__uce/data_mem_pkt_o[15] (net)           3      88.2063              0.0000     0.3934 f
  uce_0__uce/data_mem_pkt_o[15] (bp_uce_02_2)                               0.0000     0.3934 f
  data_mem_pkt_li[14] (net)                            88.2063              0.0000     0.3934 f
  core/data_mem_pkt_i[15] (bp_core_minimal_02_0)                            0.0000     0.3934 f
  core/data_mem_pkt_i[15] (net)                        88.2063              0.0000     0.3934 f
  core/fe/data_mem_pkt_i[15] (bp_fe_top_02_0)                               0.0000     0.3934 f
  core/fe/data_mem_pkt_i[15] (net)                     88.2063              0.0000     0.3934 f
  core/fe/mem/data_mem_pkt_i[15] (bp_fe_mem_02_0)                           0.0000     0.3934 f
  core/fe/mem/data_mem_pkt_i[15] (net)                 88.2063              0.0000     0.3934 f
  core/fe/mem/icache/data_mem_pkt_i[15] (bp_fe_icache_02_0)                 0.0000     0.3934 f
  core/fe/mem/icache/data_mem_pkt_i[15] (net)          88.2063              0.0000     0.3934 f
  core/fe/mem/icache/U1540/IN1 (MUX21X1)                          0.2975   -0.0598 @   0.3336 f
  core/fe/mem/icache/U1540/Q (MUX21X1)                            0.0353    0.0964     0.4300 f
  core/fe/mem/icache/n507 (net)                 1       2.2076              0.0000     0.4300 f
  core/fe/mem/icache/uncached_load_data_r_reg_13_/D (DFFX1)       0.0353    0.0000 &   0.4300 f
  data arrival time                                                                    0.4300

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4221     0.4221
  clock reconvergence pessimism                                             0.0000     0.4221
  core/fe/mem/icache/uncached_load_data_r_reg_13_/CLK (DFFX1)               0.0000     0.4221 r
  library hold time                                                         0.0148     0.4369
  data required time                                                                   0.4369
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4369
  data arrival time                                                                   -0.4300
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0069


  Startpoint: mem_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[58] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[58] (net)                          2      14.8157              0.0000     0.1000 r
  U3202/IN4 (AO222X1)                                             0.0010    0.0001 @   0.1001 r
  U3202/Q (AO222X1)                                               0.0789    0.1190     0.2191 r
  mem_resp_li[628] (net)                        1      18.7344              0.0000     0.2191 r
  uce_1__uce/mem_resp_i[58] (bp_uce_02_3)                                   0.0000     0.2191 r
  uce_1__uce/mem_resp_i[58] (net)                      18.7344              0.0000     0.2191 r
  uce_1__uce/U102/IN2 (AND2X1)                                    0.0789   -0.0091 &   0.2100 r
  uce_1__uce/U102/Q (AND2X1)                                      0.0809    0.0880     0.2980 r
  uce_1__uce/data_mem_pkt_o[2] (net)            3      20.2695              0.0000     0.2980 r
  uce_1__uce/data_mem_pkt_o[2] (bp_uce_02_3)                                0.0000     0.2980 r
  data_mem_pkt_li[524] (net)                           20.2695              0.0000     0.2980 r
  core/data_mem_pkt_i[525] (bp_core_minimal_02_0)                           0.0000     0.2980 r
  core/data_mem_pkt_i[525] (net)                       20.2695              0.0000     0.2980 r
  core/be/data_mem_pkt_i[2] (bp_be_top_02_0)                                0.0000     0.2980 r
  core/be/data_mem_pkt_i[2] (net)                      20.2695              0.0000     0.2980 r
  core/be/be_mem/data_mem_pkt_i[2] (bp_be_mem_top_02_0)                     0.0000     0.2980 r
  core/be/be_mem/data_mem_pkt_i[2] (net)               20.2695              0.0000     0.2980 r
  core/be/be_mem/dcache/data_mem_pkt_i[2] (bp_be_dcache_02_0_0)             0.0000     0.2980 r
  core/be/be_mem/dcache/data_mem_pkt_i[2] (net)        20.2695              0.0000     0.2980 r
  core/be/be_mem/dcache/U2138/IN1 (MUX21X1)                       0.0809   -0.0062 &   0.2918 r
  core/be/be_mem/dcache/U2138/Q (MUX21X1)                         0.0351    0.0815     0.3733 r
  core/be/be_mem/dcache/n2317 (net)             1       2.6932              0.0000     0.3733 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/D (DFFX1)     0.0351    0.0000 &   0.3733 r
  data arrival time                                                                    0.3733

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                             0.0000     0.4066
  core/be/be_mem/dcache/uncached_load_data_r_reg_0_/CLK (DFFX1)             0.0000     0.4066 r
  library hold time                                                        -0.0267     0.3799
  data required time                                                                   0.3799
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3799
  data arrival time                                                                   -0.3733
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0065


  Startpoint: io_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[110] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[110] (net)                          2       9.1598              0.0000     0.1000 f
  U3260/IN5 (AO222X1)                                             0.0005   -0.0001 @   0.0999 f
  U3260/Q (AO222X1)                                               0.1004    0.1009     0.2008 f
  mem_resp_li[680] (net)                        1      26.1910              0.0000     0.2008 f
  uce_1__uce/mem_resp_i[110] (bp_uce_02_3)                                  0.0000     0.2008 f
  uce_1__uce/mem_resp_i[110] (net)                     26.1910              0.0000     0.2008 f
  uce_1__uce/U158/IN2 (AND2X1)                                    0.1004   -0.0007 &   0.2001 f
  uce_1__uce/U158/Q (AND2X1)                                      0.1220    0.1230 @   0.3231 f
  uce_1__uce/data_mem_pkt_o[54] (net)           3      34.8092              0.0000     0.3231 f
  uce_1__uce/data_mem_pkt_o[54] (bp_uce_02_3)                               0.0000     0.3231 f
  data_mem_pkt_li[576] (net)                           34.8092              0.0000     0.3231 f
  core/data_mem_pkt_i[577] (bp_core_minimal_02_0)                           0.0000     0.3231 f
  core/data_mem_pkt_i[577] (net)                       34.8092              0.0000     0.3231 f
  core/be/data_mem_pkt_i[54] (bp_be_top_02_0)                               0.0000     0.3231 f
  core/be/data_mem_pkt_i[54] (net)                     34.8092              0.0000     0.3231 f
  core/be/be_mem/data_mem_pkt_i[54] (bp_be_mem_top_02_0)                    0.0000     0.3231 f
  core/be/be_mem/data_mem_pkt_i[54] (net)              34.8092              0.0000     0.3231 f
  core/be/be_mem/dcache/data_mem_pkt_i[54] (bp_be_dcache_02_0_0)            0.0000     0.3231 f
  core/be/be_mem/dcache/data_mem_pkt_i[54] (net)       34.8092              0.0000     0.3231 f
  core/be/be_mem/dcache/U2193/IN1 (MUX21X1)                       0.1221   -0.0217 @   0.3015 f
  core/be/be_mem/dcache/U2193/Q (MUX21X1)                         0.0379    0.0806     0.3821 f
  core/be/be_mem/dcache/n2265 (net)             1       3.0194              0.0000     0.3821 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D (DFFX1)    0.0379    0.0000 &   0.3821 f
  data arrival time                                                                    0.3821

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3737     0.3737
  clock reconvergence pessimism                                             0.0000     0.3737
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/CLK (DFFX1)            0.0000     0.3737 r
  library hold time                                                         0.0150     0.3886
  data required time                                                                   0.3886
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3886
  data arrival time                                                                   -0.3821
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0065


  Startpoint: mem_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[74] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[74] (net)                          2      14.5635              0.0000     0.1000 r
  U3220/IN4 (AO222X1)                                             0.0013    0.0005 @   0.1005 r
  U3220/Q (AO222X1)                                               0.1430    0.1480 @   0.2485 r
  mem_resp_li[644] (net)                        1      39.6585              0.0000     0.2485 r
  uce_1__uce/mem_resp_i[74] (bp_uce_02_3)                                   0.0000     0.2485 r
  uce_1__uce/mem_resp_i[74] (net)                      39.6585              0.0000     0.2485 r
  uce_1__uce/U119/IN2 (AND2X1)                                    0.1434   -0.0368 @   0.2116 r
  uce_1__uce/U119/Q (AND2X1)                                      0.0738    0.0909     0.3026 r
  uce_1__uce/data_mem_pkt_o[18] (net)           3      16.8632              0.0000     0.3026 r
  uce_1__uce/data_mem_pkt_o[18] (bp_uce_02_3)                               0.0000     0.3026 r
  data_mem_pkt_li[540] (net)                           16.8632              0.0000     0.3026 r
  core/data_mem_pkt_i[541] (bp_core_minimal_02_0)                           0.0000     0.3026 r
  core/data_mem_pkt_i[541] (net)                       16.8632              0.0000     0.3026 r
  core/be/data_mem_pkt_i[18] (bp_be_top_02_0)                               0.0000     0.3026 r
  core/be/data_mem_pkt_i[18] (net)                     16.8632              0.0000     0.3026 r
  core/be/be_mem/data_mem_pkt_i[18] (bp_be_mem_top_02_0)                    0.0000     0.3026 r
  core/be/be_mem/data_mem_pkt_i[18] (net)              16.8632              0.0000     0.3026 r
  core/be/be_mem/dcache/data_mem_pkt_i[18] (bp_be_dcache_02_0_0)            0.0000     0.3026 r
  core/be/be_mem/dcache/data_mem_pkt_i[18] (net)       16.8632              0.0000     0.3026 r
  core/be/be_mem/dcache/U2155/IN1 (MUX21X1)                       0.0738   -0.0074 &   0.2952 r
  core/be/be_mem/dcache/U2155/Q (MUX21X1)                         0.0349    0.0798     0.3750 r
  core/be/be_mem/dcache/n2301 (net)             1       2.6442              0.0000     0.3750 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/D (DFFX1)    0.0349    0.0000 &   0.3750 r
  data arrival time                                                                    0.3750

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4070     0.4070
  clock reconvergence pessimism                                             0.0000     0.4070
  core/be/be_mem/dcache/uncached_load_data_r_reg_16_/CLK (DFFX1)            0.0000     0.4070 r
  library hold time                                                        -0.0267     0.3803
  data required time                                                                   0.3803
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3803
  data arrival time                                                                   -0.3750
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0053


  Startpoint: mem_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[66] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[66] (net)                          2      16.4538              0.0000     0.1000 f
  U3362/IN5 (AO222X1)                                             0.0013    0.0004 @   0.1004 f
  U3362/Q (AO222X1)                                               0.1150    0.1095     0.2099 f
  mem_resp_li[66] (net)                         1      31.5329              0.0000     0.2099 f
  uce_0__uce/mem_resp_i[66] (bp_uce_02_2)                                   0.0000     0.2099 f
  uce_0__uce/mem_resp_i[66] (net)                      31.5329              0.0000     0.2099 f
  uce_0__uce/U162/IN2 (AND2X1)                                    0.1150   -0.0209 &   0.1890 f
  uce_0__uce/U162/Q (AND2X1)                                      0.3110    0.2123 @   0.4012 f
  uce_0__uce/data_mem_pkt_o[10] (net)           3      92.6847              0.0000     0.4012 f
  uce_0__uce/data_mem_pkt_o[10] (bp_uce_02_2)                               0.0000     0.4012 f
  data_mem_pkt_li[9] (net)                             92.6847              0.0000     0.4012 f
  core/data_mem_pkt_i[10] (bp_core_minimal_02_0)                            0.0000     0.4012 f
  core/data_mem_pkt_i[10] (net)                        92.6847              0.0000     0.4012 f
  core/fe/data_mem_pkt_i[10] (bp_fe_top_02_0)                               0.0000     0.4012 f
  core/fe/data_mem_pkt_i[10] (net)                     92.6847              0.0000     0.4012 f
  core/fe/mem/data_mem_pkt_i[10] (bp_fe_mem_02_0)                           0.0000     0.4012 f
  core/fe/mem/data_mem_pkt_i[10] (net)                 92.6847              0.0000     0.4012 f
  core/fe/mem/icache/data_mem_pkt_i[10] (bp_fe_icache_02_0)                 0.0000     0.4012 f
  core/fe/mem/icache/data_mem_pkt_i[10] (net)          92.6847              0.0000     0.4012 f
  core/fe/mem/icache/U1545/IN1 (MUX21X1)                          0.3110   -0.0691 @   0.3321 f
  core/fe/mem/icache/U1545/Q (MUX21X1)                            0.0379    0.0994     0.4316 f
  core/fe/mem/icache/n502 (net)                 1       3.0623              0.0000     0.4316 f
  core/fe/mem/icache/uncached_load_data_r_reg_8_/D (DFFX1)        0.0379    0.0000 &   0.4316 f
  data arrival time                                                                    0.4316

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                             0.0000     0.4226
  core/fe/mem/icache/uncached_load_data_r_reg_8_/CLK (DFFX1)                0.0000     0.4226 r
  library hold time                                                         0.0142     0.4368
  data required time                                                                   0.4368
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4368
  data arrival time                                                                   -0.4316
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0052


  Startpoint: mem_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[85] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[85] (net)                          2      14.3731              0.0000     0.1000 f
  U3384/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3384/Q (AO222X1)                                               0.1550    0.1282 @   0.2285 f
  mem_resp_li[85] (net)                         1      44.0401              0.0000     0.2285 f
  uce_0__uce/mem_resp_i[85] (bp_uce_02_2)                                   0.0000     0.2285 f
  uce_0__uce/mem_resp_i[85] (net)                      44.0401              0.0000     0.2285 f
  uce_0__uce/U183/IN2 (AND2X1)                                    0.1550   -0.0456 @   0.1829 f
  uce_0__uce/U183/Q (AND2X1)                                      0.3122    0.2277 @   0.4106 f
  uce_0__uce/data_mem_pkt_o[29] (net)           3      95.3304              0.0000     0.4106 f
  uce_0__uce/data_mem_pkt_o[29] (bp_uce_02_2)                               0.0000     0.4106 f
  data_mem_pkt_li[28] (net)                            95.3304              0.0000     0.4106 f
  core/data_mem_pkt_i[29] (bp_core_minimal_02_0)                            0.0000     0.4106 f
  core/data_mem_pkt_i[29] (net)                        95.3304              0.0000     0.4106 f
  core/fe/data_mem_pkt_i[29] (bp_fe_top_02_0)                               0.0000     0.4106 f
  core/fe/data_mem_pkt_i[29] (net)                     95.3304              0.0000     0.4106 f
  core/fe/mem/data_mem_pkt_i[29] (bp_fe_mem_02_0)                           0.0000     0.4106 f
  core/fe/mem/data_mem_pkt_i[29] (net)                 95.3304              0.0000     0.4106 f
  core/fe/mem/icache/data_mem_pkt_i[29] (bp_fe_icache_02_0)                 0.0000     0.4106 f
  core/fe/mem/icache/data_mem_pkt_i[29] (net)          95.3304              0.0000     0.4106 f
  core/fe/mem/icache/U1526/IN1 (MUX21X1)                          0.3122   -0.0721 @   0.3385 f
  core/fe/mem/icache/U1526/Q (MUX21X1)                            0.0377    0.0986     0.4371 f
  core/fe/mem/icache/n521 (net)                 1       2.6879              0.0000     0.4371 f
  core/fe/mem/icache/uncached_load_data_r_reg_27_/D (DFFX1)       0.0377    0.0000 &   0.4371 f
  data arrival time                                                                    0.4371

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4278     0.4278
  clock reconvergence pessimism                                             0.0000     0.4278
  core/fe/mem/icache/uncached_load_data_r_reg_27_/CLK (DFFX1)               0.0000     0.4278 r
  library hold time                                                         0.0142     0.4421
  data required time                                                                   0.4421
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4421
  data arrival time                                                                   -0.4371
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0049


  Startpoint: io_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[93] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[93] (net)                           2       8.0485              0.0000     0.1000 f
  U3241/IN6 (AO222X1)                                             0.0003    0.0000 @   0.1000 f
  U3241/Q (AO222X1)                                               0.1413    0.1232 @   0.2232 f
  mem_resp_li[663] (net)                        1      38.9807              0.0000     0.2232 f
  uce_1__uce/mem_resp_i[93] (bp_uce_02_3)                                   0.0000     0.2232 f
  uce_1__uce/mem_resp_i[93] (net)                      38.9807              0.0000     0.2232 f
  uce_1__uce/U139/IN2 (AND2X1)                                    0.1413   -0.0182 @   0.2050 f
  uce_1__uce/U139/Q (AND2X1)                                      0.1134    0.1250 @   0.3299 f
  uce_1__uce/data_mem_pkt_o[37] (net)           3      31.8959              0.0000     0.3299 f
  uce_1__uce/data_mem_pkt_o[37] (bp_uce_02_3)                               0.0000     0.3299 f
  data_mem_pkt_li[559] (net)                           31.8959              0.0000     0.3299 f
  core/data_mem_pkt_i[560] (bp_core_minimal_02_0)                           0.0000     0.3299 f
  core/data_mem_pkt_i[560] (net)                       31.8959              0.0000     0.3299 f
  core/be/data_mem_pkt_i[37] (bp_be_top_02_0)                               0.0000     0.3299 f
  core/be/data_mem_pkt_i[37] (net)                     31.8959              0.0000     0.3299 f
  core/be/be_mem/data_mem_pkt_i[37] (bp_be_mem_top_02_0)                    0.0000     0.3299 f
  core/be/be_mem/data_mem_pkt_i[37] (net)              31.8959              0.0000     0.3299 f
  core/be/be_mem/dcache/data_mem_pkt_i[37] (bp_be_dcache_02_0_0)            0.0000     0.3299 f
  core/be/be_mem/dcache/data_mem_pkt_i[37] (net)       31.8959              0.0000     0.3299 f
  core/be/be_mem/dcache/U2175/IN1 (MUX21X1)                       0.1134   -0.0258 @   0.3041 f
  core/be/be_mem/dcache/U2175/Q (MUX21X1)                         0.0376    0.0791     0.3832 f
  core/be/be_mem/dcache/n2282 (net)             1       2.9350              0.0000     0.3832 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D (DFFX1)    0.0376    0.0000 &   0.3832 f
  data arrival time                                                                    0.3832

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3728     0.3728
  clock reconvergence pessimism                                             0.0000     0.3728
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/CLK (DFFX1)            0.0000     0.3728 r
  library hold time                                                         0.0151     0.3878
  data required time                                                                   0.3878
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3878
  data arrival time                                                                   -0.3832
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0046


  Startpoint: io_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[109] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[109] (net)                          2       9.4036              0.0000     0.1000 f
  U3259/IN5 (AO222X1)                                             0.0004    0.0001 @   0.1001 f
  U3259/Q (AO222X1)                                               0.1212    0.1097 @   0.2098 f
  mem_resp_li[679] (net)                        1      32.1503              0.0000     0.2098 f
  uce_1__uce/mem_resp_i[109] (bp_uce_02_3)                                  0.0000     0.2098 f
  uce_1__uce/mem_resp_i[109] (net)                     32.1503              0.0000     0.2098 f
  uce_1__uce/U157/IN2 (AND2X1)                                    0.1214   -0.0230 @   0.1867 f
  uce_1__uce/U157/Q (AND2X1)                                      0.1109    0.1206 @   0.3073 f
  uce_1__uce/data_mem_pkt_o[53] (net)           3      30.9073              0.0000     0.3073 f
  uce_1__uce/data_mem_pkt_o[53] (bp_uce_02_3)                               0.0000     0.3073 f
  data_mem_pkt_li[575] (net)                           30.9073              0.0000     0.3073 f
  core/data_mem_pkt_i[576] (bp_core_minimal_02_0)                           0.0000     0.3073 f
  core/data_mem_pkt_i[576] (net)                       30.9073              0.0000     0.3073 f
  core/be/data_mem_pkt_i[53] (bp_be_top_02_0)                               0.0000     0.3073 f
  core/be/data_mem_pkt_i[53] (net)                     30.9073              0.0000     0.3073 f
  core/be/be_mem/data_mem_pkt_i[53] (bp_be_mem_top_02_0)                    0.0000     0.3073 f
  core/be/be_mem/data_mem_pkt_i[53] (net)              30.9073              0.0000     0.3073 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (bp_be_dcache_02_0_0)            0.0000     0.3073 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (net)       30.9073              0.0000     0.3073 f
  core/be/be_mem/dcache/U2191/IN1 (MUX21X1)                       0.1110    0.0006 @   0.3080 f
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                         0.0359    0.0773     0.3853 f
  core/be/be_mem/dcache/n2266 (net)             1       2.3209              0.0000     0.3853 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)    0.0359    0.0000 &   0.3853 f
  data arrival time                                                                    0.3853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3742     0.3742
  clock reconvergence pessimism                                             0.0000     0.3742
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)            0.0000     0.3742 r
  library hold time                                                         0.0155     0.3897
  data required time                                                                   0.3897
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3897
  data arrival time                                                                   -0.3853
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0044


  Startpoint: mem_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[85] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[85] (net)                          2      14.6328              0.0000     0.1000 r
  U3232/IN4 (AO222X1)                                             0.0011    0.0003 @   0.1003 r
  U3232/Q (AO222X1)                                               0.0879    0.1242     0.2245 r
  mem_resp_li[655] (net)                        1      22.0990              0.0000     0.2245 r
  uce_1__uce/mem_resp_i[85] (bp_uce_02_3)                                   0.0000     0.2245 r
  uce_1__uce/mem_resp_i[85] (net)                      22.0990              0.0000     0.2245 r
  uce_1__uce/U131/IN2 (AND2X1)                                    0.0879   -0.0099 &   0.2146 r
  uce_1__uce/U131/Q (AND2X1)                                      0.0679    0.0823     0.2969 r
  uce_1__uce/data_mem_pkt_o[29] (net)           3      15.4715              0.0000     0.2969 r
  uce_1__uce/data_mem_pkt_o[29] (bp_uce_02_3)                               0.0000     0.2969 r
  data_mem_pkt_li[551] (net)                           15.4715              0.0000     0.2969 r
  core/data_mem_pkt_i[552] (bp_core_minimal_02_0)                           0.0000     0.2969 r
  core/data_mem_pkt_i[552] (net)                       15.4715              0.0000     0.2969 r
  core/be/data_mem_pkt_i[29] (bp_be_top_02_0)                               0.0000     0.2969 r
  core/be/data_mem_pkt_i[29] (net)                     15.4715              0.0000     0.2969 r
  core/be/be_mem/data_mem_pkt_i[29] (bp_be_mem_top_02_0)                    0.0000     0.2969 r
  core/be/be_mem/data_mem_pkt_i[29] (net)              15.4715              0.0000     0.2969 r
  core/be/be_mem/dcache/data_mem_pkt_i[29] (bp_be_dcache_02_0_0)            0.0000     0.2969 r
  core/be/be_mem/dcache/data_mem_pkt_i[29] (net)       15.4715              0.0000     0.2969 r
  core/be/be_mem/dcache/U2166/IN1 (MUX21X1)                       0.0679   -0.0014 &   0.2955 r
  core/be/be_mem/dcache/U2166/Q (MUX21X1)                         0.0382    0.0810     0.3765 r
  core/be/be_mem/dcache/n2290 (net)             1       3.8710              0.0000     0.3765 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/D (DFFX1)    0.0382    0.0000 &   0.3765 r
  data arrival time                                                                    0.3765

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4080     0.4080
  clock reconvergence pessimism                                             0.0000     0.4080
  core/be/be_mem/dcache/uncached_load_data_r_reg_27_/CLK (DFFX1)            0.0000     0.4080 r
  library hold time                                                        -0.0275     0.3804
  data required time                                                                   0.3804
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3804
  data arrival time                                                                   -0.3765
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0039


  Startpoint: mem_resp_i[88]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[88] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[88] (net)                          2      14.1696              0.0000     0.1000 r
  U3236/IN4 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3236/Q (AO222X1)                                               0.1503    0.1511 @   0.2514 r
  mem_resp_li[658] (net)                        1      42.0685              0.0000     0.2514 r
  uce_1__uce/mem_resp_i[88] (bp_uce_02_3)                                   0.0000     0.2514 r
  uce_1__uce/mem_resp_i[88] (net)                      42.0685              0.0000     0.2514 r
  uce_1__uce/U134/IN2 (AND2X1)                                    0.1507   -0.0413 @   0.2101 r
  uce_1__uce/U134/Q (AND2X1)                                      0.0836    0.0966     0.3067 r
  uce_1__uce/data_mem_pkt_o[32] (net)           3      20.3160              0.0000     0.3067 r
  uce_1__uce/data_mem_pkt_o[32] (bp_uce_02_3)                               0.0000     0.3067 r
  data_mem_pkt_li[554] (net)                           20.3160              0.0000     0.3067 r
  core/data_mem_pkt_i[555] (bp_core_minimal_02_0)                           0.0000     0.3067 r
  core/data_mem_pkt_i[555] (net)                       20.3160              0.0000     0.3067 r
  core/be/data_mem_pkt_i[32] (bp_be_top_02_0)                               0.0000     0.3067 r
  core/be/data_mem_pkt_i[32] (net)                     20.3160              0.0000     0.3067 r
  core/be/be_mem/data_mem_pkt_i[32] (bp_be_mem_top_02_0)                    0.0000     0.3067 r
  core/be/be_mem/data_mem_pkt_i[32] (net)              20.3160              0.0000     0.3067 r
  core/be/be_mem/dcache/data_mem_pkt_i[32] (bp_be_dcache_02_0_0)            0.0000     0.3067 r
  core/be/be_mem/dcache/data_mem_pkt_i[32] (net)       20.3160              0.0000     0.3067 r
  core/be/be_mem/dcache/U2169/IN1 (MUX21X1)                       0.0836   -0.0122 &   0.2944 r
  core/be/be_mem/dcache/U2169/Q (MUX21X1)                         0.0404    0.0854     0.3798 r
  core/be/be_mem/dcache/n2287 (net)             1       4.3542              0.0000     0.3798 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/D (DFFX1)    0.0404   -0.0035 &   0.3764 r
  data arrival time                                                                    0.3764

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4081     0.4081
  clock reconvergence pessimism                                             0.0000     0.4081
  core/be/be_mem/dcache/uncached_load_data_r_reg_30_/CLK (DFFX1)            0.0000     0.4081 r
  library hold time                                                        -0.0281     0.3800
  data required time                                                                   0.3800
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3800
  data arrival time                                                                   -0.3764
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0036


  Startpoint: mem_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[65] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[65] (net)                          2      20.4621              0.0000     0.1000 f
  U3361/IN5 (AO222X1)                                             0.0022    0.0002 @   0.1002 f
  U3361/Q (AO222X1)                                               0.1310    0.1160 @   0.2162 f
  mem_resp_li[65] (net)                         1      35.9211              0.0000     0.2162 f
  uce_0__uce/mem_resp_i[65] (bp_uce_02_2)                                   0.0000     0.2162 f
  uce_0__uce/mem_resp_i[65] (net)                      35.9211              0.0000     0.2162 f
  uce_0__uce/U160/IN2 (AND2X1)                                    0.1310   -0.0154 @   0.2008 f
  uce_0__uce/U160/Q (AND2X1)                                      0.2907    0.2039 @   0.4047 f
  uce_0__uce/data_mem_pkt_o[9] (net)            3      85.9557              0.0000     0.4047 f
  uce_0__uce/data_mem_pkt_o[9] (bp_uce_02_2)                                0.0000     0.4047 f
  data_mem_pkt_li[8] (net)                             85.9557              0.0000     0.4047 f
  core/data_mem_pkt_i[9] (bp_core_minimal_02_0)                             0.0000     0.4047 f
  core/data_mem_pkt_i[9] (net)                         85.9557              0.0000     0.4047 f
  core/fe/data_mem_pkt_i[9] (bp_fe_top_02_0)                                0.0000     0.4047 f
  core/fe/data_mem_pkt_i[9] (net)                      85.9557              0.0000     0.4047 f
  core/fe/mem/data_mem_pkt_i[9] (bp_fe_mem_02_0)                            0.0000     0.4047 f
  core/fe/mem/data_mem_pkt_i[9] (net)                  85.9557              0.0000     0.4047 f
  core/fe/mem/icache/data_mem_pkt_i[9] (bp_fe_icache_02_0)                  0.0000     0.4047 f
  core/fe/mem/icache/data_mem_pkt_i[9] (net)           85.9557              0.0000     0.4047 f
  core/fe/mem/icache/U1546/IN1 (MUX21X1)                          0.2907   -0.0692 @   0.3355 f
  core/fe/mem/icache/U1546/Q (MUX21X1)                            0.0376    0.0978     0.4334 f
  core/fe/mem/icache/n501 (net)                 1       2.9772              0.0000     0.4334 f
  core/fe/mem/icache/uncached_load_data_r_reg_7_/D (DFFX1)        0.0376    0.0000 &   0.4334 f
  data arrival time                                                                    0.4334

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                             0.0000     0.4226
  core/fe/mem/icache/uncached_load_data_r_reg_7_/CLK (DFFX1)                0.0000     0.4226 r
  library hold time                                                         0.0143     0.4369
  data required time                                                                   0.4369
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4369
  data arrival time                                                                   -0.4334
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0034


  Startpoint: mem_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[111] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[111] (net)                         2      16.1678              0.0000     0.1000 r
  U3261/IN4 (AO222X1)                                             0.0014    0.0001 @   0.1001 r
  U3261/Q (AO222X1)                                               0.0681    0.1127     0.2129 r
  mem_resp_li[681] (net)                        1      14.6907              0.0000     0.2129 r
  uce_1__uce/mem_resp_i[111] (bp_uce_02_3)                                  0.0000     0.2129 r
  uce_1__uce/mem_resp_i[111] (net)                     14.6907              0.0000     0.2129 r
  uce_1__uce/U159/IN2 (AND2X1)                                    0.0681   -0.0028 &   0.2101 r
  uce_1__uce/U159/Q (AND2X1)                                      0.0885    0.0907     0.3009 r
  uce_1__uce/data_mem_pkt_o[55] (net)           3      23.1958              0.0000     0.3009 r
  uce_1__uce/data_mem_pkt_o[55] (bp_uce_02_3)                               0.0000     0.3009 r
  data_mem_pkt_li[577] (net)                           23.1958              0.0000     0.3009 r
  core/data_mem_pkt_i[578] (bp_core_minimal_02_0)                           0.0000     0.3009 r
  core/data_mem_pkt_i[578] (net)                       23.1958              0.0000     0.3009 r
  core/be/data_mem_pkt_i[55] (bp_be_top_02_0)                               0.0000     0.3009 r
  core/be/data_mem_pkt_i[55] (net)                     23.1958              0.0000     0.3009 r
  core/be/be_mem/data_mem_pkt_i[55] (bp_be_mem_top_02_0)                    0.0000     0.3009 r
  core/be/be_mem/data_mem_pkt_i[55] (net)              23.1958              0.0000     0.3009 r
  core/be/be_mem/dcache/data_mem_pkt_i[55] (bp_be_dcache_02_0_0)            0.0000     0.3009 r
  core/be/be_mem/dcache/data_mem_pkt_i[55] (net)       23.1958              0.0000     0.3009 r
  core/be/be_mem/dcache/U2194/IN1 (MUX21X1)                       0.0885   -0.0062 &   0.2946 r
  core/be/be_mem/dcache/U2194/Q (MUX21X1)                         0.0369    0.0839     0.3785 r
  core/be/be_mem/dcache/n2264 (net)             1       3.0436              0.0000     0.3785 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/D (DFFX1)    0.0369    0.0000 &   0.3785 r
  data arrival time                                                                    0.3785

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                             0.0000     0.4084
  core/be/be_mem/dcache/uncached_load_data_r_reg_53_/CLK (DFFX1)            0.0000     0.4084 r
  library hold time                                                        -0.0272     0.3813
  data required time                                                                   0.3813
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3813
  data arrival time                                                                   -0.3785
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0027


  Startpoint: mem_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[67] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[67] (net)                          2      12.1025              0.0000     0.1000 r
  U3211/IN4 (AO222X1)                                             0.0008    0.0002 @   0.1002 r
  U3211/Q (AO222X1)                                               0.1264    0.1406 @   0.2408 r
  mem_resp_li[637] (net)                        1      34.1564              0.0000     0.2408 r
  uce_1__uce/mem_resp_i[67] (bp_uce_02_3)                                   0.0000     0.2408 r
  uce_1__uce/mem_resp_i[67] (net)                      34.1564              0.0000     0.2408 r
  uce_1__uce/U111/IN2 (AND2X1)                                    0.1266   -0.0345 @   0.2063 r
  uce_1__uce/U111/Q (AND2X1)                                      0.0800    0.0927     0.2989 r
  uce_1__uce/data_mem_pkt_o[11] (net)           3      19.3212              0.0000     0.2989 r
  uce_1__uce/data_mem_pkt_o[11] (bp_uce_02_3)                               0.0000     0.2989 r
  data_mem_pkt_li[533] (net)                           19.3212              0.0000     0.2989 r
  core/data_mem_pkt_i[534] (bp_core_minimal_02_0)                           0.0000     0.2989 r
  core/data_mem_pkt_i[534] (net)                       19.3212              0.0000     0.2989 r
  core/be/data_mem_pkt_i[11] (bp_be_top_02_0)                               0.0000     0.2989 r
  core/be/data_mem_pkt_i[11] (net)                     19.3212              0.0000     0.2989 r
  core/be/be_mem/data_mem_pkt_i[11] (bp_be_mem_top_02_0)                    0.0000     0.2989 r
  core/be/be_mem/data_mem_pkt_i[11] (net)              19.3212              0.0000     0.2989 r
  core/be/be_mem/dcache/data_mem_pkt_i[11] (bp_be_dcache_02_0_0)            0.0000     0.2989 r
  core/be/be_mem/dcache/data_mem_pkt_i[11] (net)       19.3212              0.0000     0.2989 r
  core/be/be_mem/dcache/U2147/IN1 (MUX21X1)                       0.0800   -0.0019 &   0.2971 r
  core/be/be_mem/dcache/U2147/Q (MUX21X1)                         0.0353    0.0814     0.3784 r
  core/be/be_mem/dcache/n2308 (net)             1       2.7384              0.0000     0.3784 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/D (DFFX1)     0.0353    0.0000 &   0.3784 r
  data arrival time                                                                    0.3784

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4077     0.4077
  clock reconvergence pessimism                                             0.0000     0.4077
  core/be/be_mem/dcache/uncached_load_data_r_reg_9_/CLK (DFFX1)             0.0000     0.4077 r
  library hold time                                                        -0.0267     0.3809
  data required time                                                                   0.3809
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3809
  data arrival time                                                                   -0.3784
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0025


  Startpoint: mem_resp_i[92]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_34_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[92] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[92] (net)                          2      14.3675              0.0000     0.1000 r
  U3240/IN4 (AO222X1)                                             0.0009    0.0001 @   0.1001 r
  U3240/Q (AO222X1)                                               0.1619    0.1561 @   0.2561 r
  mem_resp_li[662] (net)                        1      45.7973              0.0000     0.2561 r
  uce_1__uce/mem_resp_i[92] (bp_uce_02_3)                                   0.0000     0.2561 r
  uce_1__uce/mem_resp_i[92] (net)                      45.7973              0.0000     0.2561 r
  uce_1__uce/U138/IN2 (AND2X1)                                    0.1624   -0.0499 @   0.2062 r
  uce_1__uce/U138/Q (AND2X1)                                      0.0773    0.0943     0.3005 r
  uce_1__uce/data_mem_pkt_o[36] (net)           3      17.8676              0.0000     0.3005 r
  uce_1__uce/data_mem_pkt_o[36] (bp_uce_02_3)                               0.0000     0.3005 r
  data_mem_pkt_li[558] (net)                           17.8676              0.0000     0.3005 r
  core/data_mem_pkt_i[559] (bp_core_minimal_02_0)                           0.0000     0.3005 r
  core/data_mem_pkt_i[559] (net)                       17.8676              0.0000     0.3005 r
  core/be/data_mem_pkt_i[36] (bp_be_top_02_0)                               0.0000     0.3005 r
  core/be/data_mem_pkt_i[36] (net)                     17.8676              0.0000     0.3005 r
  core/be/be_mem/data_mem_pkt_i[36] (bp_be_mem_top_02_0)                    0.0000     0.3005 r
  core/be/be_mem/data_mem_pkt_i[36] (net)              17.8676              0.0000     0.3005 r
  core/be/be_mem/dcache/data_mem_pkt_i[36] (bp_be_dcache_02_0_0)            0.0000     0.3005 r
  core/be/be_mem/dcache/data_mem_pkt_i[36] (net)       17.8676              0.0000     0.3005 r
  core/be/be_mem/dcache/U2174/IN1 (MUX21X1)                       0.0773   -0.0026 &   0.2979 r
  core/be/be_mem/dcache/U2174/Q (MUX21X1)                         0.0365    0.0816     0.3795 r
  core/be/be_mem/dcache/n2283 (net)             1       3.1340              0.0000     0.3795 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/D (DFFX1)    0.0365    0.0000 &   0.3795 r
  data arrival time                                                                    0.3795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_34_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                        -0.0271     0.3811
  data required time                                                                   0.3811
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3811
  data arrival time                                                                   -0.3795
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0016


  Startpoint: io_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[115] (in)                                             0.0000    0.0000 @   0.1000 f
  io_resp_i[115] (net)                          2      13.2598              0.0000     0.1000 f
  U3265/IN5 (AO222X1)                                             0.0010    0.0003 @   0.1003 f
  U3265/Q (AO222X1)                                               0.1324    0.1195     0.2198 f
  mem_resp_li[685] (net)                        1      37.9131              0.0000     0.2198 f
  uce_1__uce/mem_resp_i[115] (bp_uce_02_3)                                  0.0000     0.2198 f
  uce_1__uce/mem_resp_i[115] (net)                     37.9131              0.0000     0.2198 f
  uce_1__uce/U163/IN2 (AND2X1)                                    0.1324   -0.0131 &   0.2067 f
  uce_1__uce/U163/Q (AND2X1)                                      0.1178    0.1260 @   0.3327 f
  uce_1__uce/data_mem_pkt_o[59] (net)           3      33.2099              0.0000     0.3327 f
  uce_1__uce/data_mem_pkt_o[59] (bp_uce_02_3)                               0.0000     0.3327 f
  data_mem_pkt_li[581] (net)                           33.2099              0.0000     0.3327 f
  core/data_mem_pkt_i[582] (bp_core_minimal_02_0)                           0.0000     0.3327 f
  core/data_mem_pkt_i[582] (net)                       33.2099              0.0000     0.3327 f
  core/be/data_mem_pkt_i[59] (bp_be_top_02_0)                               0.0000     0.3327 f
  core/be/data_mem_pkt_i[59] (net)                     33.2099              0.0000     0.3327 f
  core/be/be_mem/data_mem_pkt_i[59] (bp_be_mem_top_02_0)                    0.0000     0.3327 f
  core/be/be_mem/data_mem_pkt_i[59] (net)              33.2099              0.0000     0.3327 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (bp_be_dcache_02_0_0)            0.0000     0.3327 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (net)       33.2099              0.0000     0.3327 f
  core/be/be_mem/dcache/U2198/IN1 (MUX21X1)                       0.1178   -0.0266 @   0.3061 f
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                         0.0397    0.0815     0.3875 f
  core/be/be_mem/dcache/n2260 (net)             1       3.6558              0.0000     0.3875 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)    0.0397    0.0000 &   0.3876 f
  data arrival time                                                                    0.3876

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3744     0.3744
  clock reconvergence pessimism                                             0.0000     0.3744
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)            0.0000     0.3744 r
  library hold time                                                         0.0145     0.3890
  data required time                                                                   0.3890
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3890
  data arrival time                                                                   -0.3876
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0014


  Startpoint: mem_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[75] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[75] (net)                          2      11.1304              0.0000     0.1000 r
  U3221/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3221/Q (AO222X1)                                               0.1210    0.1383 @   0.2383 r
  mem_resp_li[645] (net)                        1      32.4314              0.0000     0.2383 r
  uce_1__uce/mem_resp_i[75] (bp_uce_02_3)                                   0.0000     0.2383 r
  uce_1__uce/mem_resp_i[75] (net)                      32.4314              0.0000     0.2383 r
  uce_1__uce/U120/IN2 (AND2X1)                                    0.1211   -0.0212 @   0.2171 r
  uce_1__uce/U120/Q (AND2X1)                                      0.0790    0.0916     0.3087 r
  uce_1__uce/data_mem_pkt_o[19] (net)           3      19.0583              0.0000     0.3087 r
  uce_1__uce/data_mem_pkt_o[19] (bp_uce_02_3)                               0.0000     0.3087 r
  data_mem_pkt_li[541] (net)                           19.0583              0.0000     0.3087 r
  core/data_mem_pkt_i[542] (bp_core_minimal_02_0)                           0.0000     0.3087 r
  core/data_mem_pkt_i[542] (net)                       19.0583              0.0000     0.3087 r
  core/be/data_mem_pkt_i[19] (bp_be_top_02_0)                               0.0000     0.3087 r
  core/be/data_mem_pkt_i[19] (net)                     19.0583              0.0000     0.3087 r
  core/be/be_mem/data_mem_pkt_i[19] (bp_be_mem_top_02_0)                    0.0000     0.3087 r
  core/be/be_mem/data_mem_pkt_i[19] (net)              19.0583              0.0000     0.3087 r
  core/be/be_mem/dcache/data_mem_pkt_i[19] (bp_be_dcache_02_0_0)            0.0000     0.3087 r
  core/be/be_mem/dcache/data_mem_pkt_i[19] (net)       19.0583              0.0000     0.3087 r
  core/be/be_mem/dcache/U2156/IN1 (MUX21X1)                       0.0790   -0.0106 &   0.2982 r
  core/be/be_mem/dcache/U2156/Q (MUX21X1)                         0.0360    0.0817     0.3799 r
  core/be/be_mem/dcache/n2300 (net)             1       3.0098              0.0000     0.3799 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/D (DFFX1)    0.0360    0.0000 &   0.3799 r
  data arrival time                                                                    0.3799

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4078     0.4078
  clock reconvergence pessimism                                             0.0000     0.4078
  core/be/be_mem/dcache/uncached_load_data_r_reg_17_/CLK (DFFX1)            0.0000     0.4078 r
  library hold time                                                        -0.0269     0.3809
  data required time                                                                   0.3809
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3809
  data arrival time                                                                   -0.3799
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0010


  Startpoint: mem_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[82] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[82] (net)                          2       9.8005              0.0000     0.1000 r
  U3228/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3228/Q (AO222X1)                                               0.1611    0.1555 @   0.2555 r
  mem_resp_li[652] (net)                        1      45.4306              0.0000     0.2555 r
  uce_1__uce/mem_resp_i[82] (bp_uce_02_3)                                   0.0000     0.2555 r
  uce_1__uce/mem_resp_i[82] (net)                      45.4306              0.0000     0.2555 r
  uce_1__uce/U128/IN2 (AND2X1)                                    0.1617   -0.0491 @   0.2064 r
  uce_1__uce/U128/Q (AND2X1)                                      0.0808    0.0960     0.3024 r
  uce_1__uce/data_mem_pkt_o[26] (net)           3      19.1354              0.0000     0.3024 r
  uce_1__uce/data_mem_pkt_o[26] (bp_uce_02_3)                               0.0000     0.3024 r
  data_mem_pkt_li[548] (net)                           19.1354              0.0000     0.3024 r
  core/data_mem_pkt_i[549] (bp_core_minimal_02_0)                           0.0000     0.3024 r
  core/data_mem_pkt_i[549] (net)                       19.1354              0.0000     0.3024 r
  core/be/data_mem_pkt_i[26] (bp_be_top_02_0)                               0.0000     0.3024 r
  core/be/data_mem_pkt_i[26] (net)                     19.1354              0.0000     0.3024 r
  core/be/be_mem/data_mem_pkt_i[26] (bp_be_mem_top_02_0)                    0.0000     0.3024 r
  core/be/be_mem/data_mem_pkt_i[26] (net)              19.1354              0.0000     0.3024 r
  core/be/be_mem/dcache/data_mem_pkt_i[26] (bp_be_dcache_02_0_0)            0.0000     0.3024 r
  core/be/be_mem/dcache/data_mem_pkt_i[26] (net)       19.1354              0.0000     0.3024 r
  core/be/be_mem/dcache/U2163/IN1 (MUX21X1)                       0.0808   -0.0032 &   0.2993 r
  core/be/be_mem/dcache/U2163/Q (MUX21X1)                         0.0355    0.0815     0.3808 r
  core/be/be_mem/dcache/n2293 (net)             1       2.7148              0.0000     0.3808 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/D (DFFX1)    0.0355    0.0000 &   0.3808 r
  data arrival time                                                                    0.3808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4081     0.4081
  clock reconvergence pessimism                                             0.0000     0.4081
  core/be/be_mem/dcache/uncached_load_data_r_reg_24_/CLK (DFFX1)            0.0000     0.4081 r
  library hold time                                                        -0.0268     0.3813
  data required time                                                                   0.3813
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3813
  data arrival time                                                                   -0.3808
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0005


  Startpoint: mem_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[96] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[96] (net)                          2      10.5624              0.0000     0.1000 r
  U3245/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3245/Q (AO222X1)                                               0.1050    0.1334     0.2334 r
  mem_resp_li[666] (net)                        1      28.3603              0.0000     0.2334 r
  uce_1__uce/mem_resp_i[96] (bp_uce_02_3)                                   0.0000     0.2334 r
  uce_1__uce/mem_resp_i[96] (net)                      28.3603              0.0000     0.2334 r
  uce_1__uce/U143/IN2 (AND2X1)                                    0.1050   -0.0177 &   0.2156 r
  uce_1__uce/U143/Q (AND2X1)                                      0.0899    0.0954     0.3111 r
  uce_1__uce/data_mem_pkt_o[40] (net)           3      23.1768              0.0000     0.3111 r
  uce_1__uce/data_mem_pkt_o[40] (bp_uce_02_3)                               0.0000     0.3111 r
  data_mem_pkt_li[562] (net)                           23.1768              0.0000     0.3111 r
  core/data_mem_pkt_i[563] (bp_core_minimal_02_0)                           0.0000     0.3111 r
  core/data_mem_pkt_i[563] (net)                       23.1768              0.0000     0.3111 r
  core/be/data_mem_pkt_i[40] (bp_be_top_02_0)                               0.0000     0.3111 r
  core/be/data_mem_pkt_i[40] (net)                     23.1768              0.0000     0.3111 r
  core/be/be_mem/data_mem_pkt_i[40] (bp_be_mem_top_02_0)                    0.0000     0.3111 r
  core/be/be_mem/data_mem_pkt_i[40] (net)              23.1768              0.0000     0.3111 r
  core/be/be_mem/dcache/data_mem_pkt_i[40] (bp_be_dcache_02_0_0)            0.0000     0.3111 r
  core/be/be_mem/dcache/data_mem_pkt_i[40] (net)       23.1768              0.0000     0.3111 r
  core/be/be_mem/dcache/U2178/IN1 (MUX21X1)                       0.0899   -0.0134 &   0.2977 r
  core/be/be_mem/dcache/U2178/Q (MUX21X1)                         0.0362    0.0836     0.3813 r
  core/be/be_mem/dcache/n2279 (net)             1       2.7799              0.0000     0.3813 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/D (DFFX1)    0.0362    0.0000 &   0.3813 r
  data arrival time                                                                    0.3813

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4085     0.4085
  clock reconvergence pessimism                                             0.0000     0.4085
  core/be/be_mem/dcache/uncached_load_data_r_reg_38_/CLK (DFFX1)            0.0000     0.4085 r
  library hold time                                                        -0.0270     0.3815
  data required time                                                                   0.3815
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3815
  data arrival time                                                                   -0.3813
  ----------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                    -0.0002


  Startpoint: mem_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[63] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[63] (net)                          2      10.6373              0.0000     0.1000 r
  U3207/IN4 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3207/Q (AO222X1)                                               0.0966    0.1292     0.2292 r
  mem_resp_li[633] (net)                        1      25.3570              0.0000     0.2292 r
  uce_1__uce/mem_resp_i[63] (bp_uce_02_3)                                   0.0000     0.2292 r
  uce_1__uce/mem_resp_i[63] (net)                      25.3570              0.0000     0.2292 r
  uce_1__uce/U107/IN2 (AND2X1)                                    0.0966   -0.0182 &   0.2110 r
  uce_1__uce/U107/Q (AND2X1)                                      0.0767    0.0877     0.2988 r
  uce_1__uce/data_mem_pkt_o[7] (net)            3      18.5223              0.0000     0.2988 r
  uce_1__uce/data_mem_pkt_o[7] (bp_uce_02_3)                                0.0000     0.2988 r
  data_mem_pkt_li[529] (net)                           18.5223              0.0000     0.2988 r
  core/data_mem_pkt_i[530] (bp_core_minimal_02_0)                           0.0000     0.2988 r
  core/data_mem_pkt_i[530] (net)                       18.5223              0.0000     0.2988 r
  core/be/data_mem_pkt_i[7] (bp_be_top_02_0)                                0.0000     0.2988 r
  core/be/data_mem_pkt_i[7] (net)                      18.5223              0.0000     0.2988 r
  core/be/be_mem/data_mem_pkt_i[7] (bp_be_mem_top_02_0)                     0.0000     0.2988 r
  core/be/be_mem/data_mem_pkt_i[7] (net)               18.5223              0.0000     0.2988 r
  core/be/be_mem/dcache/data_mem_pkt_i[7] (bp_be_dcache_02_0_0)             0.0000     0.2988 r
  core/be/be_mem/dcache/data_mem_pkt_i[7] (net)        18.5223              0.0000     0.2988 r
  core/be/be_mem/dcache/U2143/IN1 (MUX21X1)                       0.0767   -0.0007 &   0.2981 r
  core/be/be_mem/dcache/U2143/Q (MUX21X1)                         0.0363    0.0814     0.3795 r
  core/be/be_mem/dcache/n2312 (net)             1       3.0898              0.0000     0.3795 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/D (DFFX1)     0.0363    0.0000 &   0.3795 r
  data arrival time                                                                    0.3795

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                             0.0000     0.4060
  core/be/be_mem/dcache/uncached_load_data_r_reg_5_/CLK (DFFX1)             0.0000     0.4060 r
  library hold time                                                        -0.0270     0.3789
  data required time                                                                   0.3789
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3789
  data arrival time                                                                   -0.3795
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0005


  Startpoint: io_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[119] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[119] (net)                          2      25.2535              0.0000     0.1000 r
  U3269/IN5 (AO222X1)                                             0.0027    0.0006 @   0.1006 r
  U3269/Q (AO222X1)                                               0.0592    0.0725     0.1730 r
  mem_resp_li[689] (net)                        1      11.5388              0.0000     0.1730 r
  uce_1__uce/mem_resp_i[119] (bp_uce_02_3)                                  0.0000     0.1730 r
  uce_1__uce/mem_resp_i[119] (net)                     11.5388              0.0000     0.1730 r
  uce_1__uce/U168/IN2 (AND2X1)                                    0.0592   -0.0070 &   0.1661 r
  uce_1__uce/U168/Q (AND2X1)                                      0.1363    0.1085 @   0.2745 r
  uce_1__uce/data_mem_pkt_o[63] (net)           3      37.9179              0.0000     0.2745 r
  uce_1__uce/data_mem_pkt_o[63] (bp_uce_02_3)                               0.0000     0.2745 r
  data_mem_pkt_li[585] (net)                           37.9179              0.0000     0.2745 r
  core/data_mem_pkt_i[586] (bp_core_minimal_02_0)                           0.0000     0.2745 r
  core/data_mem_pkt_i[586] (net)                       37.9179              0.0000     0.2745 r
  core/be/data_mem_pkt_i[63] (bp_be_top_02_0)                               0.0000     0.2745 r
  core/be/data_mem_pkt_i[63] (net)                     37.9179              0.0000     0.2745 r
  core/be/be_mem/data_mem_pkt_i[63] (bp_be_mem_top_02_0)                    0.0000     0.2745 r
  core/be/be_mem/data_mem_pkt_i[63] (net)              37.9179              0.0000     0.2745 r
  core/be/be_mem/dcache/data_mem_pkt_i[63] (bp_be_dcache_02_0_0)            0.0000     0.2745 r
  core/be/be_mem/dcache/data_mem_pkt_i[63] (net)       37.9179              0.0000     0.2745 r
  core/be/be_mem/dcache/U2202/IN1 (MUX21X1)                       0.1366   -0.0127 @   0.2618 r
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                         0.0356    0.0937     0.3555 r
  core/be/be_mem/dcache/n2256 (net)             1       2.8372              0.0000     0.3555 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)    0.0356    0.0000 &   0.3555 r
  data arrival time                                                                    0.3555

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  clock reconvergence pessimism                                             0.0000     0.3801
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)            0.0000     0.3801 r
  library hold time                                                        -0.0257     0.3544
  data required time                                                                   0.3544
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3544
  data arrival time                                                                   -0.3555
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0011


  Startpoint: mem_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[97] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[97] (net)                          2      10.3189              0.0000     0.1000 r
  U3246/IN4 (AO222X1)                                             0.0006    0.0002 @   0.1002 r
  U3246/Q (AO222X1)                                               0.0974    0.1296     0.2297 r
  mem_resp_li[667] (net)                        1      25.6293              0.0000     0.2297 r
  uce_1__uce/mem_resp_i[97] (bp_uce_02_3)                                   0.0000     0.2297 r
  uce_1__uce/mem_resp_i[97] (net)                      25.6293              0.0000     0.2297 r
  uce_1__uce/U144/IN2 (AND2X1)                                    0.0974   -0.0170 &   0.2127 r
  uce_1__uce/U144/Q (AND2X1)                                      0.0902    0.0948     0.3075 r
  uce_1__uce/data_mem_pkt_o[41] (net)           3      23.4003              0.0000     0.3075 r
  uce_1__uce/data_mem_pkt_o[41] (bp_uce_02_3)                               0.0000     0.3075 r
  data_mem_pkt_li[563] (net)                           23.4003              0.0000     0.3075 r
  core/data_mem_pkt_i[564] (bp_core_minimal_02_0)                           0.0000     0.3075 r
  core/data_mem_pkt_i[564] (net)                       23.4003              0.0000     0.3075 r
  core/be/data_mem_pkt_i[41] (bp_be_top_02_0)                               0.0000     0.3075 r
  core/be/data_mem_pkt_i[41] (net)                     23.4003              0.0000     0.3075 r
  core/be/be_mem/data_mem_pkt_i[41] (bp_be_mem_top_02_0)                    0.0000     0.3075 r
  core/be/be_mem/data_mem_pkt_i[41] (net)              23.4003              0.0000     0.3075 r
  core/be/be_mem/dcache/data_mem_pkt_i[41] (bp_be_dcache_02_0_0)            0.0000     0.3075 r
  core/be/be_mem/dcache/data_mem_pkt_i[41] (net)       23.4003              0.0000     0.3075 r
  core/be/be_mem/dcache/U2179/IN1 (MUX21X1)                       0.0902   -0.0094 &   0.2980 r
  core/be/be_mem/dcache/U2179/Q (MUX21X1)                         0.0376    0.0847     0.3828 r
  core/be/be_mem/dcache/n2278 (net)             1       3.2786              0.0000     0.3828 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/D (DFFX1)    0.0376    0.0000 &   0.3828 r
  data arrival time                                                                    0.3828

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_39_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                        -0.0274     0.3808
  data required time                                                                   0.3808
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3808
  data arrival time                                                                   -0.3828
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0020


  Startpoint: mem_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[90] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[90] (net)                          2      15.9205              0.0000     0.1000 r
  U3238/IN4 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3238/Q (AO222X1)                                               0.1360    0.1448 @   0.2451 r
  mem_resp_li[660] (net)                        1      37.3623              0.0000     0.2451 r
  uce_1__uce/mem_resp_i[90] (bp_uce_02_3)                                   0.0000     0.2451 r
  uce_1__uce/mem_resp_i[90] (net)                      37.3623              0.0000     0.2451 r
  uce_1__uce/U136/IN2 (AND2X1)                                    0.1364   -0.0287 @   0.2163 r
  uce_1__uce/U136/Q (AND2X1)                                      0.0661    0.0863     0.3026 r
  uce_1__uce/data_mem_pkt_o[34] (net)           3      14.1887              0.0000     0.3026 r
  uce_1__uce/data_mem_pkt_o[34] (bp_uce_02_3)                               0.0000     0.3026 r
  data_mem_pkt_li[556] (net)                           14.1887              0.0000     0.3026 r
  core/data_mem_pkt_i[557] (bp_core_minimal_02_0)                           0.0000     0.3026 r
  core/data_mem_pkt_i[557] (net)                       14.1887              0.0000     0.3026 r
  core/be/data_mem_pkt_i[34] (bp_be_top_02_0)                               0.0000     0.3026 r
  core/be/data_mem_pkt_i[34] (net)                     14.1887              0.0000     0.3026 r
  core/be/be_mem/data_mem_pkt_i[34] (bp_be_mem_top_02_0)                    0.0000     0.3026 r
  core/be/be_mem/data_mem_pkt_i[34] (net)              14.1887              0.0000     0.3026 r
  core/be/be_mem/dcache/data_mem_pkt_i[34] (bp_be_dcache_02_0_0)            0.0000     0.3026 r
  core/be/be_mem/dcache/data_mem_pkt_i[34] (net)       14.1887              0.0000     0.3026 r
  core/be/be_mem/dcache/U2171/IN1 (MUX21X1)                       0.0661    0.0004 &   0.3031 r
  core/be/be_mem/dcache/U2171/Q (MUX21X1)                         0.0366    0.0796     0.3826 r
  core/be/be_mem/dcache/n2285 (net)             1       3.3561              0.0000     0.3826 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/D (DFFX1)    0.0366    0.0000 &   0.3827 r
  data arrival time                                                                    0.3827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_32_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                        -0.0271     0.3798
  data required time                                                                   0.3798
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3798
  data arrival time                                                                   -0.3827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0029


  Startpoint: mem_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[81] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[81] (net)                          2      12.9110              0.0000     0.1000 f
  U3378/IN3 (AO222X1)                                             0.0009    0.0003 @   0.1003 f
  U3378/Q (AO222X1)                                               0.1030    0.1303     0.2306 f
  mem_resp_li[81] (net)                         1      27.2391              0.0000     0.2306 f
  uce_0__uce/mem_resp_i[81] (bp_uce_02_2)                                   0.0000     0.2306 f
  uce_0__uce/mem_resp_i[81] (net)                      27.2391              0.0000     0.2306 f
  uce_0__uce/U179/IN2 (AND2X1)                                    0.1030   -0.0189 &   0.2117 f
  uce_0__uce/U179/Q (AND2X1)                                      0.3201    0.2114 @   0.4230 f
  uce_0__uce/data_mem_pkt_o[25] (net)           3      94.4995              0.0000     0.4230 f
  uce_0__uce/data_mem_pkt_o[25] (bp_uce_02_2)                               0.0000     0.4230 f
  data_mem_pkt_li[24] (net)                            94.4995              0.0000     0.4230 f
  core/data_mem_pkt_i[25] (bp_core_minimal_02_0)                            0.0000     0.4230 f
  core/data_mem_pkt_i[25] (net)                        94.4995              0.0000     0.4230 f
  core/fe/data_mem_pkt_i[25] (bp_fe_top_02_0)                               0.0000     0.4230 f
  core/fe/data_mem_pkt_i[25] (net)                     94.4995              0.0000     0.4230 f
  core/fe/mem/data_mem_pkt_i[25] (bp_fe_mem_02_0)                           0.0000     0.4230 f
  core/fe/mem/data_mem_pkt_i[25] (net)                 94.4995              0.0000     0.4230 f
  core/fe/mem/icache/data_mem_pkt_i[25] (bp_fe_icache_02_0)                 0.0000     0.4230 f
  core/fe/mem/icache/data_mem_pkt_i[25] (net)          94.4995              0.0000     0.4230 f
  core/fe/mem/icache/U1530/IN1 (MUX21X1)                          0.3201   -0.0799 @   0.3431 f
  core/fe/mem/icache/U1530/Q (MUX21X1)                            0.0390    0.1001     0.4432 f
  core/fe/mem/icache/n517 (net)                 1       3.0595              0.0000     0.4432 f
  core/fe/mem/icache/uncached_load_data_r_reg_23_/D (DFFX1)       0.0390    0.0000 &   0.4432 f
  data arrival time                                                                    0.4432

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4263     0.4263
  clock reconvergence pessimism                                             0.0000     0.4263
  core/fe/mem/icache/uncached_load_data_r_reg_23_/CLK (DFFX1)               0.0000     0.4263 r
  library hold time                                                         0.0139     0.4402
  data required time                                                                   0.4402
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4402
  data arrival time                                                                   -0.4432
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0030


  Startpoint: mem_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[80] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[80] (net)                          2      11.0768              0.0000     0.1000 r
  U3226/IN4 (AO222X1)                                             0.0007    0.0000 @   0.1000 r
  U3226/Q (AO222X1)                                               0.0998    0.1309     0.2309 r
  mem_resp_li[650] (net)                        1      26.5137              0.0000     0.2309 r
  uce_1__uce/mem_resp_i[80] (bp_uce_02_3)                                   0.0000     0.2309 r
  uce_1__uce/mem_resp_i[80] (net)                      26.5137              0.0000     0.2309 r
  uce_1__uce/U125/IN2 (AND2X1)                                    0.0998   -0.0209 &   0.2100 r
  uce_1__uce/U125/Q (AND2X1)                                      0.0886    0.0942     0.3042 r
  uce_1__uce/data_mem_pkt_o[24] (net)           3      22.8022              0.0000     0.3042 r
  uce_1__uce/data_mem_pkt_o[24] (bp_uce_02_3)                               0.0000     0.3042 r
  data_mem_pkt_li[546] (net)                           22.8022              0.0000     0.3042 r
  core/data_mem_pkt_i[547] (bp_core_minimal_02_0)                           0.0000     0.3042 r
  core/data_mem_pkt_i[547] (net)                       22.8022              0.0000     0.3042 r
  core/be/data_mem_pkt_i[24] (bp_be_top_02_0)                               0.0000     0.3042 r
  core/be/data_mem_pkt_i[24] (net)                     22.8022              0.0000     0.3042 r
  core/be/be_mem/data_mem_pkt_i[24] (bp_be_mem_top_02_0)                    0.0000     0.3042 r
  core/be/be_mem/data_mem_pkt_i[24] (net)              22.8022              0.0000     0.3042 r
  core/be/be_mem/dcache/data_mem_pkt_i[24] (bp_be_dcache_02_0_0)            0.0000     0.3042 r
  core/be/be_mem/dcache/data_mem_pkt_i[24] (net)       22.8022              0.0000     0.3042 r
  core/be/be_mem/dcache/U2161/IN1 (MUX21X1)                       0.0886   -0.0035 &   0.3006 r
  core/be/be_mem/dcache/U2161/Q (MUX21X1)                         0.0362    0.0836     0.3843 r
  core/be/be_mem/dcache/n2295 (net)             1       2.9098              0.0000     0.3843 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/D (DFFX1)    0.0362    0.0000 &   0.3843 r
  data arrival time                                                                    0.3843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4073     0.4073
  clock reconvergence pessimism                                             0.0000     0.4073
  core/be/be_mem/dcache/uncached_load_data_r_reg_22_/CLK (DFFX1)            0.0000     0.4073 r
  library hold time                                                        -0.0270     0.3804
  data required time                                                                   0.3804
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3804
  data arrival time                                                                   -0.3843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0039


  Startpoint: mem_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[87] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[87] (net)                          2      10.9302              0.0000     0.1000 r
  U3235/IN4 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3235/Q (AO222X1)                                               0.1289    0.1419 @   0.2419 r
  mem_resp_li[657] (net)                        1      35.0452              0.0000     0.2419 r
  uce_1__uce/mem_resp_i[87] (bp_uce_02_3)                                   0.0000     0.2419 r
  uce_1__uce/mem_resp_i[87] (net)                      35.0452              0.0000     0.2419 r
  uce_1__uce/U133/IN2 (AND2X1)                                    0.1291   -0.0263 @   0.2156 r
  uce_1__uce/U133/Q (AND2X1)                                      0.0813    0.0936     0.3092 r
  uce_1__uce/data_mem_pkt_o[31] (net)           3      19.7832              0.0000     0.3092 r
  uce_1__uce/data_mem_pkt_o[31] (bp_uce_02_3)                               0.0000     0.3092 r
  data_mem_pkt_li[553] (net)                           19.7832              0.0000     0.3092 r
  core/data_mem_pkt_i[554] (bp_core_minimal_02_0)                           0.0000     0.3092 r
  core/data_mem_pkt_i[554] (net)                       19.7832              0.0000     0.3092 r
  core/be/data_mem_pkt_i[31] (bp_be_top_02_0)                               0.0000     0.3092 r
  core/be/data_mem_pkt_i[31] (net)                     19.7832              0.0000     0.3092 r
  core/be/be_mem/data_mem_pkt_i[31] (bp_be_mem_top_02_0)                    0.0000     0.3092 r
  core/be/be_mem/data_mem_pkt_i[31] (net)              19.7832              0.0000     0.3092 r
  core/be/be_mem/dcache/data_mem_pkt_i[31] (bp_be_dcache_02_0_0)            0.0000     0.3092 r
  core/be/be_mem/dcache/data_mem_pkt_i[31] (net)       19.7832              0.0000     0.3092 r
  core/be/be_mem/dcache/U2168/IN1 (MUX21X1)                       0.0813   -0.0067 &   0.3026 r
  core/be/be_mem/dcache/U2168/Q (MUX21X1)                         0.0371    0.0827     0.3853 r
  core/be/be_mem/dcache/n2288 (net)             1       3.2453              0.0000     0.3853 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/D (DFFX1)    0.0371    0.0000 &   0.3853 r
  data arrival time                                                                    0.3853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4084     0.4084
  clock reconvergence pessimism                                             0.0000     0.4084
  core/be/be_mem/dcache/uncached_load_data_r_reg_29_/CLK (DFFX1)            0.0000     0.4084 r
  library hold time                                                        -0.0272     0.3812
  data required time                                                                   0.3812
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3812
  data arrival time                                                                   -0.3853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0041


  Startpoint: mem_resp_i[121]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_63_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[121] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[121] (net)                         2      10.9285              0.0000     0.1000 r
  U3271/IN4 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3271/Q (AO222X1)                                               0.0977    0.1298     0.2297 r
  mem_resp_li[691] (net)                        1      25.7504              0.0000     0.2297 r
  uce_1__uce/mem_resp_i[121] (bp_uce_02_3)                                  0.0000     0.2297 r
  uce_1__uce/mem_resp_i[121] (net)                     25.7504              0.0000     0.2297 r
  uce_1__uce/U170/IN2 (AND2X1)                                    0.0977   -0.0061 &   0.2236 r
  uce_1__uce/U170/Q (AND2X1)                                      0.0791    0.0891     0.3127 r
  uce_1__uce/data_mem_pkt_o[65] (net)           3      19.3718              0.0000     0.3127 r
  uce_1__uce/data_mem_pkt_o[65] (bp_uce_02_3)                               0.0000     0.3127 r
  data_mem_pkt_li[587] (net)                           19.3718              0.0000     0.3127 r
  core/data_mem_pkt_i[588] (bp_core_minimal_02_0)                           0.0000     0.3127 r
  core/data_mem_pkt_i[588] (net)                       19.3718              0.0000     0.3127 r
  core/be/data_mem_pkt_i[65] (bp_be_top_02_0)                               0.0000     0.3127 r
  core/be/data_mem_pkt_i[65] (net)                     19.3718              0.0000     0.3127 r
  core/be/be_mem/data_mem_pkt_i[65] (bp_be_mem_top_02_0)                    0.0000     0.3127 r
  core/be/be_mem/data_mem_pkt_i[65] (net)              19.3718              0.0000     0.3127 r
  core/be/be_mem/dcache/data_mem_pkt_i[65] (bp_be_dcache_02_0_0)            0.0000     0.3127 r
  core/be/be_mem/dcache/data_mem_pkt_i[65] (net)       19.3718              0.0000     0.3127 r
  core/be/be_mem/dcache/U2204/IN1 (MUX21X1)                       0.0791   -0.0103 &   0.3025 r
  core/be/be_mem/dcache/U2204/Q (MUX21X1)                         0.0361    0.0816     0.3840 r
  core/be/be_mem/dcache/n2254 (net)             1       2.9355              0.0000     0.3840 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/D (DFFX1)    0.0361    0.0000 &   0.3840 r
  data arrival time                                                                    0.3840

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_63_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                        -0.0270     0.3799
  data required time                                                                   0.3799
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3799
  data arrival time                                                                   -0.3840
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0041


  Startpoint: mem_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[90] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[90] (net)                          2      15.6608              0.0000     0.1000 f
  U3391/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3391/Q (AO222X1)                                               0.1092    0.1061     0.2063 f
  mem_resp_li[90] (net)                         1      29.4221              0.0000     0.2063 f
  uce_0__uce/mem_resp_i[90] (bp_uce_02_2)                                   0.0000     0.2063 f
  uce_0__uce/mem_resp_i[90] (net)                      29.4221              0.0000     0.2063 f
  uce_0__uce/U189/IN2 (AND2X1)                                    0.1092   -0.0126 &   0.1937 f
  uce_0__uce/U189/Q (AND2X1)                                      0.2980    0.2034 @   0.3971 f
  uce_0__uce/data_mem_pkt_o[34] (net)           3      88.0786              0.0000     0.3971 f
  uce_0__uce/data_mem_pkt_o[34] (bp_uce_02_2)                               0.0000     0.3971 f
  data_mem_pkt_li[33] (net)                            88.0786              0.0000     0.3971 f
  core/data_mem_pkt_i[34] (bp_core_minimal_02_0)                            0.0000     0.3971 f
  core/data_mem_pkt_i[34] (net)                        88.0786              0.0000     0.3971 f
  core/fe/data_mem_pkt_i[34] (bp_fe_top_02_0)                               0.0000     0.3971 f
  core/fe/data_mem_pkt_i[34] (net)                     88.0786              0.0000     0.3971 f
  core/fe/mem/data_mem_pkt_i[34] (bp_fe_mem_02_0)                           0.0000     0.3971 f
  core/fe/mem/data_mem_pkt_i[34] (net)                 88.0786              0.0000     0.3971 f
  core/fe/mem/icache/data_mem_pkt_i[34] (bp_fe_icache_02_0)                 0.0000     0.3971 f
  core/fe/mem/icache/data_mem_pkt_i[34] (net)          88.0786              0.0000     0.3971 f
  core/fe/mem/icache/U954/IN1 (MUX21X1)                           0.2980   -0.0493 @   0.3478 f
  core/fe/mem/icache/U954/Q (MUX21X1)                             0.0375    0.0971     0.4449 f
  core/fe/mem/icache/n526 (net)                 1       2.4844              0.0000     0.4449 f
  core/fe/mem/icache/uncached_load_data_r_reg_32_/D (DFFX1)       0.0375    0.0000 &   0.4449 f
  data arrival time                                                                    0.4449

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4265     0.4265
  clock reconvergence pessimism                                             0.0000     0.4265
  core/fe/mem/icache/uncached_load_data_r_reg_32_/CLK (DFFX1)               0.0000     0.4265 r
  library hold time                                                         0.0143     0.4408
  data required time                                                                   0.4408
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4408
  data arrival time                                                                   -0.4449
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0042


  Startpoint: mem_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[66] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[66] (net)                          2      16.7135              0.0000     0.1000 r
  U3210/IN4 (AO222X1)                                             0.0014    0.0004 @   0.1004 r
  U3210/Q (AO222X1)                                               0.1441    0.1483 @   0.2487 r
  mem_resp_li[636] (net)                        1      39.9567              0.0000     0.2487 r
  uce_1__uce/mem_resp_i[66] (bp_uce_02_3)                                   0.0000     0.2487 r
  uce_1__uce/mem_resp_i[66] (net)                      39.9567              0.0000     0.2487 r
  uce_1__uce/U110/IN2 (AND2X1)                                    0.1445   -0.0269 @   0.2217 r
  uce_1__uce/U110/Q (AND2X1)                                      0.0631    0.0852     0.3069 r
  uce_1__uce/data_mem_pkt_o[10] (net)           3      12.9552              0.0000     0.3069 r
  uce_1__uce/data_mem_pkt_o[10] (bp_uce_02_3)                               0.0000     0.3069 r
  data_mem_pkt_li[532] (net)                           12.9552              0.0000     0.3069 r
  core/data_mem_pkt_i[533] (bp_core_minimal_02_0)                           0.0000     0.3069 r
  core/data_mem_pkt_i[533] (net)                       12.9552              0.0000     0.3069 r
  core/be/data_mem_pkt_i[10] (bp_be_top_02_0)                               0.0000     0.3069 r
  core/be/data_mem_pkt_i[10] (net)                     12.9552              0.0000     0.3069 r
  core/be/be_mem/data_mem_pkt_i[10] (bp_be_mem_top_02_0)                    0.0000     0.3069 r
  core/be/be_mem/data_mem_pkt_i[10] (net)              12.9552              0.0000     0.3069 r
  core/be/be_mem/dcache/data_mem_pkt_i[10] (bp_be_dcache_02_0_0)            0.0000     0.3069 r
  core/be/be_mem/dcache/data_mem_pkt_i[10] (net)       12.9552              0.0000     0.3069 r
  core/be/be_mem/dcache/U2146/IN1 (MUX21X1)                       0.0631   -0.0010 &   0.3059 r
  core/be/be_mem/dcache/U2146/Q (MUX21X1)                         0.0357    0.0783     0.3842 r
  core/be/be_mem/dcache/n2309 (net)             1       3.0735              0.0000     0.3842 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/D (DFFX1)     0.0357    0.0000 &   0.3842 r
  data arrival time                                                                    0.3842

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  clock reconvergence pessimism                                             0.0000     0.4068
  core/be/be_mem/dcache/uncached_load_data_r_reg_8_/CLK (DFFX1)             0.0000     0.4068 r
  library hold time                                                        -0.0269     0.3799
  data required time                                                                   0.3799
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3799
  data arrival time                                                                   -0.3842
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0043


  Startpoint: mem_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[89] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[89] (net)                          2      14.8017              0.0000     0.1000 r
  U3237/IN4 (AO222X1)                                             0.0011    0.0002 @   0.1002 r
  U3237/Q (AO222X1)                                               0.1571    0.1540 @   0.2541 r
  mem_resp_li[659] (net)                        1      44.2116              0.0000     0.2541 r
  uce_1__uce/mem_resp_i[89] (bp_uce_02_3)                                   0.0000     0.2541 r
  uce_1__uce/mem_resp_i[89] (net)                      44.2116              0.0000     0.2541 r
  uce_1__uce/U135/IN2 (AND2X1)                                    0.1576   -0.0476 @   0.2066 r
  uce_1__uce/U135/Q (AND2X1)                                      0.0824    0.0966     0.3032 r
  uce_1__uce/data_mem_pkt_o[33] (net)           3      19.8370              0.0000     0.3032 r
  uce_1__uce/data_mem_pkt_o[33] (bp_uce_02_3)                               0.0000     0.3032 r
  data_mem_pkt_li[555] (net)                           19.8370              0.0000     0.3032 r
  core/data_mem_pkt_i[556] (bp_core_minimal_02_0)                           0.0000     0.3032 r
  core/data_mem_pkt_i[556] (net)                       19.8370              0.0000     0.3032 r
  core/be/data_mem_pkt_i[33] (bp_be_top_02_0)                               0.0000     0.3032 r
  core/be/data_mem_pkt_i[33] (net)                     19.8370              0.0000     0.3032 r
  core/be/be_mem/data_mem_pkt_i[33] (bp_be_mem_top_02_0)                    0.0000     0.3032 r
  core/be/be_mem/data_mem_pkt_i[33] (net)              19.8370              0.0000     0.3032 r
  core/be/be_mem/dcache/data_mem_pkt_i[33] (bp_be_dcache_02_0_0)            0.0000     0.3032 r
  core/be/be_mem/dcache/data_mem_pkt_i[33] (net)       19.8370              0.0000     0.3032 r
  core/be/be_mem/dcache/U2170/IN1 (MUX21X1)                       0.0824   -0.0044 &   0.2988 r
  core/be/be_mem/dcache/U2170/Q (MUX21X1)                         0.0421    0.0864     0.3852 r
  core/be/be_mem/dcache/n2286 (net)             1       4.9609              0.0000     0.3852 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/D (DFFX1)    0.0421   -0.0014 &   0.3838 r
  data arrival time                                                                    0.3838

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4078     0.4078
  clock reconvergence pessimism                                             0.0000     0.4078
  core/be/be_mem/dcache/uncached_load_data_r_reg_31_/CLK (DFFX1)            0.0000     0.4078 r
  library hold time                                                        -0.0285     0.3793
  data required time                                                                   0.3793
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3793
  data arrival time                                                                   -0.3838
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0045


  Startpoint: mem_resp_i[118]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_60_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[118] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[118] (net)                         2      14.4912              0.0000     0.1000 r
  U3268/IN4 (AO222X1)                                             0.0010    0.0001 @   0.1001 r
  U3268/Q (AO222X1)                                               0.1521    0.1522 @   0.2523 r
  mem_resp_li[688] (net)                        1      42.7819              0.0000     0.2523 r
  uce_1__uce/mem_resp_i[118] (bp_uce_02_3)                                  0.0000     0.2523 r
  uce_1__uce/mem_resp_i[118] (net)                     42.7819              0.0000     0.2523 r
  uce_1__uce/U167/IN2 (AND2X1)                                    0.1525   -0.0355 @   0.2169 r
  uce_1__uce/U167/Q (AND2X1)                                      0.0703    0.0899     0.3067 r
  uce_1__uce/data_mem_pkt_o[62] (net)           3      15.4756              0.0000     0.3067 r
  uce_1__uce/data_mem_pkt_o[62] (bp_uce_02_3)                               0.0000     0.3067 r
  data_mem_pkt_li[584] (net)                           15.4756              0.0000     0.3067 r
  core/data_mem_pkt_i[585] (bp_core_minimal_02_0)                           0.0000     0.3067 r
  core/data_mem_pkt_i[585] (net)                       15.4756              0.0000     0.3067 r
  core/be/data_mem_pkt_i[62] (bp_be_top_02_0)                               0.0000     0.3067 r
  core/be/data_mem_pkt_i[62] (net)                     15.4756              0.0000     0.3067 r
  core/be/be_mem/data_mem_pkt_i[62] (bp_be_mem_top_02_0)                    0.0000     0.3067 r
  core/be/be_mem/data_mem_pkt_i[62] (net)              15.4756              0.0000     0.3067 r
  core/be/be_mem/dcache/data_mem_pkt_i[62] (bp_be_dcache_02_0_0)            0.0000     0.3067 r
  core/be/be_mem/dcache/data_mem_pkt_i[62] (net)       15.4756              0.0000     0.3067 r
  core/be/be_mem/dcache/U2201/IN1 (MUX21X1)                       0.0703   -0.0019 &   0.3048 r
  core/be/be_mem/dcache/U2201/Q (MUX21X1)                         0.0356    0.0797     0.3845 r
  core/be/be_mem/dcache/n2257 (net)             1       2.9455              0.0000     0.3845 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/D (DFFX1)    0.0356    0.0000 &   0.3845 r
  data arrival time                                                                    0.3845

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  clock reconvergence pessimism                                             0.0000     0.4068
  core/be/be_mem/dcache/uncached_load_data_r_reg_60_/CLK (DFFX1)            0.0000     0.4068 r
  library hold time                                                        -0.0268     0.3800
  data required time                                                                   0.3800
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3800
  data arrival time                                                                   -0.3845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0045


  Startpoint: mem_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[114] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[114] (net)                         2      13.8243              0.0000     0.1000 r
  U3264/IN4 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3264/Q (AO222X1)                                               0.1432    0.1480 @   0.2482 r
  mem_resp_li[684] (net)                        1      39.7341              0.0000     0.2482 r
  uce_1__uce/mem_resp_i[114] (bp_uce_02_3)                                  0.0000     0.2482 r
  uce_1__uce/mem_resp_i[114] (net)                     39.7341              0.0000     0.2482 r
  uce_1__uce/U162/IN2 (AND2X1)                                    0.1436   -0.0284 @   0.2197 r
  uce_1__uce/U162/Q (AND2X1)                                      0.0762    0.0922     0.3119 r
  uce_1__uce/data_mem_pkt_o[58] (net)           3      17.7196              0.0000     0.3119 r
  uce_1__uce/data_mem_pkt_o[58] (bp_uce_02_3)                               0.0000     0.3119 r
  data_mem_pkt_li[580] (net)                           17.7196              0.0000     0.3119 r
  core/data_mem_pkt_i[581] (bp_core_minimal_02_0)                           0.0000     0.3119 r
  core/data_mem_pkt_i[581] (net)                       17.7196              0.0000     0.3119 r
  core/be/data_mem_pkt_i[58] (bp_be_top_02_0)                               0.0000     0.3119 r
  core/be/data_mem_pkt_i[58] (net)                     17.7196              0.0000     0.3119 r
  core/be/be_mem/data_mem_pkt_i[58] (bp_be_mem_top_02_0)                    0.0000     0.3119 r
  core/be/be_mem/data_mem_pkt_i[58] (net)              17.7196              0.0000     0.3119 r
  core/be/be_mem/dcache/data_mem_pkt_i[58] (bp_be_dcache_02_0_0)            0.0000     0.3119 r
  core/be/be_mem/dcache/data_mem_pkt_i[58] (net)       17.7196              0.0000     0.3119 r
  core/be/be_mem/dcache/U2197/IN1 (MUX21X1)                       0.0762   -0.0067 &   0.3052 r
  core/be/be_mem/dcache/U2197/Q (MUX21X1)                         0.0348    0.0802     0.3853 r
  core/be/be_mem/dcache/n2261 (net)             1       2.5466              0.0000     0.3853 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/D (DFFX1)    0.0348    0.0000 &   0.3853 r
  data arrival time                                                                    0.3853

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_56_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                        -0.0266     0.3802
  data required time                                                                   0.3802
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3802
  data arrival time                                                                   -0.3853
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0051


  Startpoint: mem_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[94] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[94] (net)                          2      11.4268              0.0000     0.1000 r
  U3242/IN4 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3242/Q (AO222X1)                                               0.1079    0.1348     0.2348 r
  mem_resp_li[664] (net)                        1      29.3490              0.0000     0.2348 r
  uce_1__uce/mem_resp_i[94] (bp_uce_02_3)                                   0.0000     0.2348 r
  uce_1__uce/mem_resp_i[94] (net)                      29.3490              0.0000     0.2348 r
  uce_1__uce/U141/IN2 (AND2X1)                                    0.1079   -0.0138 &   0.2211 r
  uce_1__uce/U141/Q (AND2X1)                                      0.0840    0.0927     0.3138 r
  uce_1__uce/data_mem_pkt_o[38] (net)           3      21.0386              0.0000     0.3138 r
  uce_1__uce/data_mem_pkt_o[38] (bp_uce_02_3)                               0.0000     0.3138 r
  data_mem_pkt_li[560] (net)                           21.0386              0.0000     0.3138 r
  core/data_mem_pkt_i[561] (bp_core_minimal_02_0)                           0.0000     0.3138 r
  core/data_mem_pkt_i[561] (net)                       21.0386              0.0000     0.3138 r
  core/be/data_mem_pkt_i[38] (bp_be_top_02_0)                               0.0000     0.3138 r
  core/be/data_mem_pkt_i[38] (net)                     21.0386              0.0000     0.3138 r
  core/be/be_mem/data_mem_pkt_i[38] (bp_be_mem_top_02_0)                    0.0000     0.3138 r
  core/be/be_mem/data_mem_pkt_i[38] (net)              21.0386              0.0000     0.3138 r
  core/be/be_mem/dcache/data_mem_pkt_i[38] (bp_be_dcache_02_0_0)            0.0000     0.3138 r
  core/be/be_mem/dcache/data_mem_pkt_i[38] (net)       21.0386              0.0000     0.3138 r
  core/be/be_mem/dcache/U2176/IN1 (MUX21X1)                       0.0840   -0.0098 &   0.3041 r
  core/be/be_mem/dcache/U2176/Q (MUX21X1)                         0.0363    0.0827     0.3868 r
  core/be/be_mem/dcache/n2281 (net)             1       2.9490              0.0000     0.3868 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/D (DFFX1)    0.0363    0.0000 &   0.3868 r
  data arrival time                                                                    0.3868

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4085     0.4085
  clock reconvergence pessimism                                             0.0000     0.4085
  core/be/be_mem/dcache/uncached_load_data_r_reg_36_/CLK (DFFX1)            0.0000     0.4085 r
  library hold time                                                        -0.0270     0.3815
  data required time                                                                   0.3815
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3815
  data arrival time                                                                   -0.3868
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0053


  Startpoint: mem_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[80] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[80] (net)                          2      10.8171              0.0000     0.1000 f
  U3377/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 f
  U3377/Q (AO222X1)                                               0.1500    0.1257 @   0.2257 f
  mem_resp_li[80] (net)                         1      42.4266              0.0000     0.2257 f
  uce_0__uce/mem_resp_i[80] (bp_uce_02_2)                                   0.0000     0.2257 f
  uce_0__uce/mem_resp_i[80] (net)                      42.4266              0.0000     0.2257 f
  uce_0__uce/U178/IN2 (AND2X1)                                    0.1500   -0.0394 @   0.1862 f
  uce_0__uce/U178/Q (AND2X1)                                      0.3280    0.2217 @   0.4079 f
  uce_0__uce/data_mem_pkt_o[24] (net)           3      96.8312              0.0000     0.4079 f
  uce_0__uce/data_mem_pkt_o[24] (bp_uce_02_2)                               0.0000     0.4079 f
  data_mem_pkt_li[23] (net)                            96.8312              0.0000     0.4079 f
  core/data_mem_pkt_i[24] (bp_core_minimal_02_0)                            0.0000     0.4079 f
  core/data_mem_pkt_i[24] (net)                        96.8312              0.0000     0.4079 f
  core/fe/data_mem_pkt_i[24] (bp_fe_top_02_0)                               0.0000     0.4079 f
  core/fe/data_mem_pkt_i[24] (net)                     96.8312              0.0000     0.4079 f
  core/fe/mem/data_mem_pkt_i[24] (bp_fe_mem_02_0)                           0.0000     0.4079 f
  core/fe/mem/data_mem_pkt_i[24] (net)                 96.8312              0.0000     0.4079 f
  core/fe/mem/icache/data_mem_pkt_i[24] (bp_fe_icache_02_0)                 0.0000     0.4079 f
  core/fe/mem/icache/data_mem_pkt_i[24] (net)          96.8312              0.0000     0.4079 f
  core/fe/mem/icache/U1531/IN1 (MUX21X1)                          0.3280   -0.0599 @   0.3480 f
  core/fe/mem/icache/U1531/Q (MUX21X1)                            0.0376    0.0993     0.4473 f
  core/fe/mem/icache/n516 (net)                 1       2.5295              0.0000     0.4473 f
  core/fe/mem/icache/uncached_load_data_r_reg_22_/D (DFFX1)       0.0376    0.0000 &   0.4473 f
  data arrival time                                                                    0.4473

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  clock reconvergence pessimism                                             0.0000     0.4272
  core/fe/mem/icache/uncached_load_data_r_reg_22_/CLK (DFFX1)               0.0000     0.4272 r
  library hold time                                                         0.0143     0.4415
  data required time                                                                   0.4415
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4415
  data arrival time                                                                   -0.4473
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0059


  Startpoint: mem_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[69] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[69] (net)                          2      11.4673              0.0000     0.1000 r
  U3214/IN4 (AO222X1)                                             0.0007    0.0001 @   0.1001 r
  U3214/Q (AO222X1)                                               0.0989    0.1304     0.2305 r
  mem_resp_li[639] (net)                        1      26.1741              0.0000     0.2305 r
  uce_1__uce/mem_resp_i[69] (bp_uce_02_3)                                   0.0000     0.2305 r
  uce_1__uce/mem_resp_i[69] (net)                      26.1741              0.0000     0.2305 r
  uce_1__uce/U113/IN2 (AND2X1)                                    0.0989   -0.0090 &   0.2215 r
  uce_1__uce/U113/Q (AND2X1)                                      0.0821    0.0908     0.3123 r
  uce_1__uce/data_mem_pkt_o[13] (net)           3      20.4713              0.0000     0.3123 r
  uce_1__uce/data_mem_pkt_o[13] (bp_uce_02_3)                               0.0000     0.3123 r
  data_mem_pkt_li[535] (net)                           20.4713              0.0000     0.3123 r
  core/data_mem_pkt_i[536] (bp_core_minimal_02_0)                           0.0000     0.3123 r
  core/data_mem_pkt_i[536] (net)                       20.4713              0.0000     0.3123 r
  core/be/data_mem_pkt_i[13] (bp_be_top_02_0)                               0.0000     0.3123 r
  core/be/data_mem_pkt_i[13] (net)                     20.4713              0.0000     0.3123 r
  core/be/be_mem/data_mem_pkt_i[13] (bp_be_mem_top_02_0)                    0.0000     0.3123 r
  core/be/be_mem/data_mem_pkt_i[13] (net)              20.4713              0.0000     0.3123 r
  core/be/be_mem/dcache/data_mem_pkt_i[13] (bp_be_dcache_02_0_0)            0.0000     0.3123 r
  core/be/be_mem/dcache/data_mem_pkt_i[13] (net)       20.4713              0.0000     0.3123 r
  core/be/be_mem/dcache/U2149/IN1 (MUX21X1)                       0.0821   -0.0079 &   0.3044 r
  core/be/be_mem/dcache/U2149/Q (MUX21X1)                         0.0352    0.0818     0.3862 r
  core/be/be_mem/dcache/n2306 (net)             1       2.7328              0.0000     0.3862 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/D (DFFX1)    0.0352    0.0000 &   0.3862 r
  data arrival time                                                                    0.3862

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4069     0.4069
  clock reconvergence pessimism                                             0.0000     0.4069
  core/be/be_mem/dcache/uncached_load_data_r_reg_11_/CLK (DFFX1)            0.0000     0.4069 r
  library hold time                                                        -0.0267     0.3801
  data required time                                                                   0.3801
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3801
  data arrival time                                                                   -0.3862
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0061


  Startpoint: mem_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[58] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[58] (net)                          2      14.5560              0.0000     0.1000 f
  U3352/IN5 (AO222X1)                                             0.0010    0.0001 @   0.1001 f
  U3352/Q (AO222X1)                                               0.1636    0.1327 @   0.2328 f
  mem_resp_li[58] (net)                         1      46.9365              0.0000     0.2328 f
  uce_0__uce/mem_resp_i[58] (bp_uce_02_2)                                   0.0000     0.2328 f
  uce_0__uce/mem_resp_i[58] (net)                      46.9365              0.0000     0.2328 f
  uce_0__uce/U153/IN2 (AND2X1)                                    0.1636   -0.0486 @   0.1841 f
  uce_0__uce/U153/Q (AND2X1)                                      0.2781    0.2089 @   0.3930 f
  uce_0__uce/data_mem_pkt_o[2] (net)            3      83.2778              0.0000     0.3930 f
  uce_0__uce/data_mem_pkt_o[2] (bp_uce_02_2)                                0.0000     0.3930 f
  data_mem_pkt_li[1] (net)                             83.2778              0.0000     0.3930 f
  core/data_mem_pkt_i[2] (bp_core_minimal_02_0)                             0.0000     0.3930 f
  core/data_mem_pkt_i[2] (net)                         83.2778              0.0000     0.3930 f
  core/fe/data_mem_pkt_i[2] (bp_fe_top_02_0)                                0.0000     0.3930 f
  core/fe/data_mem_pkt_i[2] (net)                      83.2778              0.0000     0.3930 f
  core/fe/mem/data_mem_pkt_i[2] (bp_fe_mem_02_0)                            0.0000     0.3930 f
  core/fe/mem/data_mem_pkt_i[2] (net)                  83.2778              0.0000     0.3930 f
  core/fe/mem/icache/data_mem_pkt_i[2] (bp_fe_icache_02_0)                  0.0000     0.3930 f
  core/fe/mem/icache/data_mem_pkt_i[2] (net)           83.2778              0.0000     0.3930 f
  core/fe/mem/icache/U947/IN1 (MUX21X1)                           0.2781   -0.0476 @   0.3454 f
  core/fe/mem/icache/U947/Q (MUX21X1)                             0.0391    0.0982     0.4436 f
  core/fe/mem/icache/n494 (net)                 1       3.4738              0.0000     0.4436 f
  core/fe/mem/icache/uncached_load_data_r_reg_0_/D (DFFX1)        0.0391    0.0000 &   0.4436 f
  data arrival time                                                                    0.4436

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4230     0.4230
  clock reconvergence pessimism                                             0.0000     0.4230
  core/fe/mem/icache/uncached_load_data_r_reg_0_/CLK (DFFX1)                0.0000     0.4230 r
  library hold time                                                         0.0139     0.4369
  data required time                                                                   0.4369
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4369
  data arrival time                                                                   -0.4436
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0067


  Startpoint: mem_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[79] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[79] (net)                          2      11.3120              0.0000     0.1000 r
  U3376/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3376/Q (AO222X1)                                               0.1800    0.1248 @   0.2248 r
  mem_resp_li[79] (net)                         1      51.5578              0.0000     0.2248 r
  uce_0__uce/mem_resp_i[79] (bp_uce_02_2)                                   0.0000     0.2248 r
  uce_0__uce/mem_resp_i[79] (net)                      51.5578              0.0000     0.2248 r
  uce_0__uce/U177/IN2 (AND2X1)                                    0.1808   -0.0599 @   0.1649 r
  uce_0__uce/U177/Q (AND2X1)                                      0.3323    0.2015 @   0.3664 r
  uce_0__uce/data_mem_pkt_o[23] (net)           3     101.7304              0.0000     0.3664 r
  uce_0__uce/data_mem_pkt_o[23] (bp_uce_02_2)                               0.0000     0.3664 r
  data_mem_pkt_li[22] (net)                           101.7304              0.0000     0.3664 r
  core/data_mem_pkt_i[23] (bp_core_minimal_02_0)                            0.0000     0.3664 r
  core/data_mem_pkt_i[23] (net)                       101.7304              0.0000     0.3664 r
  core/fe/data_mem_pkt_i[23] (bp_fe_top_02_0)                               0.0000     0.3664 r
  core/fe/data_mem_pkt_i[23] (net)                    101.7304              0.0000     0.3664 r
  core/fe/mem/data_mem_pkt_i[23] (bp_fe_mem_02_0)                           0.0000     0.3664 r
  core/fe/mem/data_mem_pkt_i[23] (net)                101.7304              0.0000     0.3664 r
  core/fe/mem/icache/data_mem_pkt_i[23] (bp_fe_icache_02_0)                 0.0000     0.3664 r
  core/fe/mem/icache/data_mem_pkt_i[23] (net)         101.7304              0.0000     0.3664 r
  core/fe/mem/icache/U1532/IN1 (MUX21X1)                          0.3323   -0.0821 @   0.2843 r
  core/fe/mem/icache/U1532/Q (MUX21X1)                            0.0369    0.1235     0.4078 r
  core/fe/mem/icache/n515 (net)                 1       2.7634              0.0000     0.4078 r
  core/fe/mem/icache/uncached_load_data_r_reg_21_/D (DFFX1)       0.0369    0.0000 &   0.4078 r
  data arrival time                                                                    0.4078

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4268     0.4268
  clock reconvergence pessimism                                             0.0000     0.4268
  core/fe/mem/icache/uncached_load_data_r_reg_21_/CLK (DFFX1)               0.0000     0.4268 r
  library hold time                                                        -0.0261     0.4007
  data required time                                                                   0.4007
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4007
  data arrival time                                                                   -0.4078
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0071


  Startpoint: mem_resp_i[99]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_41_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[99] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[99] (net)                          2      12.2019              0.0000     0.1000 r
  U3248/IN4 (AO222X1)                                             0.0008    0.0003 @   0.1003 r
  U3248/Q (AO222X1)                                               0.1532    0.1524 @   0.2527 r
  mem_resp_li[669] (net)                        1      43.0286              0.0000     0.2527 r
  uce_1__uce/mem_resp_i[99] (bp_uce_02_3)                                   0.0000     0.2527 r
  uce_1__uce/mem_resp_i[99] (net)                      43.0286              0.0000     0.2527 r
  uce_1__uce/U146/IN2 (AND2X1)                                    0.1537   -0.0363 @   0.2163 r
  uce_1__uce/U146/Q (AND2X1)                                      0.1021    0.1064     0.3227 r
  uce_1__uce/data_mem_pkt_o[43] (net)           3      27.0195              0.0000     0.3227 r
  uce_1__uce/data_mem_pkt_o[43] (bp_uce_02_3)                               0.0000     0.3227 r
  data_mem_pkt_li[565] (net)                           27.0195              0.0000     0.3227 r
  core/data_mem_pkt_i[566] (bp_core_minimal_02_0)                           0.0000     0.3227 r
  core/data_mem_pkt_i[566] (net)                       27.0195              0.0000     0.3227 r
  core/be/data_mem_pkt_i[43] (bp_be_top_02_0)                               0.0000     0.3227 r
  core/be/data_mem_pkt_i[43] (net)                     27.0195              0.0000     0.3227 r
  core/be/be_mem/data_mem_pkt_i[43] (bp_be_mem_top_02_0)                    0.0000     0.3227 r
  core/be/be_mem/data_mem_pkt_i[43] (net)              27.0195              0.0000     0.3227 r
  core/be/be_mem/dcache/data_mem_pkt_i[43] (bp_be_dcache_02_0_0)            0.0000     0.3227 r
  core/be/be_mem/dcache/data_mem_pkt_i[43] (net)       27.0195              0.0000     0.3227 r
  core/be/be_mem/dcache/U2181/IN1 (MUX21X1)                       0.1021   -0.0175 &   0.3052 r
  core/be/be_mem/dcache/U2181/Q (MUX21X1)                         0.0364    0.0867     0.3919 r
  core/be/be_mem/dcache/n2276 (net)             1       2.9449              0.0000     0.3919 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/D (DFFX1)    0.0364   -0.0007 &   0.3912 r
  data arrival time                                                                    0.3912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  clock reconvergence pessimism                                             0.0000     0.4111
  core/be/be_mem/dcache/uncached_load_data_r_reg_41_/CLK (DFFX1)            0.0000     0.4111 r
  library hold time                                                        -0.0270     0.3840
  data required time                                                                   0.3840
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3840
  data arrival time                                                                   -0.3912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0072


  Startpoint: mem_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[101] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[101] (net)                         2      10.5131              0.0000     0.1000 f
  U3250/IN4 (AO222X1)                                             0.0006   -0.0001 @   0.0999 f
  U3250/Q (AO222X1)                                               0.1204    0.1422 @   0.2421 f
  mem_resp_li[671] (net)                        1      32.3708              0.0000     0.2421 f
  uce_1__uce/mem_resp_i[101] (bp_uce_02_3)                                  0.0000     0.2421 f
  uce_1__uce/mem_resp_i[101] (net)                     32.3708              0.0000     0.2421 f
  uce_1__uce/U148/IN2 (AND2X1)                                    0.1204   -0.0255 @   0.2166 f
  uce_1__uce/U148/Q (AND2X1)                                      0.1164    0.1236 @   0.3402 f
  uce_1__uce/data_mem_pkt_o[45] (net)           3      32.8885              0.0000     0.3402 f
  uce_1__uce/data_mem_pkt_o[45] (bp_uce_02_3)                               0.0000     0.3402 f
  data_mem_pkt_li[567] (net)                           32.8885              0.0000     0.3402 f
  core/data_mem_pkt_i[568] (bp_core_minimal_02_0)                           0.0000     0.3402 f
  core/data_mem_pkt_i[568] (net)                       32.8885              0.0000     0.3402 f
  core/be/data_mem_pkt_i[45] (bp_be_top_02_0)                               0.0000     0.3402 f
  core/be/data_mem_pkt_i[45] (net)                     32.8885              0.0000     0.3402 f
  core/be/be_mem/data_mem_pkt_i[45] (bp_be_mem_top_02_0)                    0.0000     0.3402 f
  core/be/be_mem/data_mem_pkt_i[45] (net)              32.8885              0.0000     0.3402 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (bp_be_dcache_02_0_0)            0.0000     0.3402 f
  core/be/be_mem/dcache/data_mem_pkt_i[45] (net)       32.8885              0.0000     0.3402 f
  core/be/be_mem/dcache/U2183/IN1 (MUX21X1)                       0.1164   -0.0222 @   0.3180 f
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                         0.0366    0.0786     0.3966 f
  core/be/be_mem/dcache/n2274 (net)             1       2.5174              0.0000     0.3966 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)    0.0366    0.0000 &   0.3966 f
  data arrival time                                                                    0.3966

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3741     0.3741
  clock reconvergence pessimism                                             0.0000     0.3741
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)            0.0000     0.3741 r
  library hold time                                                         0.0153     0.3894
  data required time                                                                   0.3894
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3894
  data arrival time                                                                   -0.3966
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0072


  Startpoint: mem_resp_i[102]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_44_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[102] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[102] (net)                         2      10.0828              0.0000     0.1000 r
  U3251/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3251/Q (AO222X1)                                               0.1000    0.1308     0.2308 r
  mem_resp_li[672] (net)                        1      26.4496              0.0000     0.2308 r
  uce_1__uce/mem_resp_i[102] (bp_uce_02_3)                                  0.0000     0.2308 r
  uce_1__uce/mem_resp_i[102] (net)                     26.4496              0.0000     0.2308 r
  uce_1__uce/U149/IN2 (AND2X1)                                    0.1000   -0.0166 &   0.2141 r
  uce_1__uce/U149/Q (AND2X1)                                      0.0948    0.0974     0.3116 r
  uce_1__uce/data_mem_pkt_o[46] (net)           3      25.0507              0.0000     0.3116 r
  uce_1__uce/data_mem_pkt_o[46] (bp_uce_02_3)                               0.0000     0.3116 r
  data_mem_pkt_li[568] (net)                           25.0507              0.0000     0.3116 r
  core/data_mem_pkt_i[569] (bp_core_minimal_02_0)                           0.0000     0.3116 r
  core/data_mem_pkt_i[569] (net)                       25.0507              0.0000     0.3116 r
  core/be/data_mem_pkt_i[46] (bp_be_top_02_0)                               0.0000     0.3116 r
  core/be/data_mem_pkt_i[46] (net)                     25.0507              0.0000     0.3116 r
  core/be/be_mem/data_mem_pkt_i[46] (bp_be_mem_top_02_0)                    0.0000     0.3116 r
  core/be/be_mem/data_mem_pkt_i[46] (net)              25.0507              0.0000     0.3116 r
  core/be/be_mem/dcache/data_mem_pkt_i[46] (bp_be_dcache_02_0_0)            0.0000     0.3116 r
  core/be/be_mem/dcache/data_mem_pkt_i[46] (net)       25.0507              0.0000     0.3116 r
  core/be/be_mem/dcache/U2184/IN1 (MUX21X1)                       0.0948   -0.0069 &   0.3046 r
  core/be/be_mem/dcache/U2184/Q (MUX21X1)                         0.0355    0.0841     0.3887 r
  core/be/be_mem/dcache/n2273 (net)             1       2.4571              0.0000     0.3887 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/D (DFFX1)    0.0355    0.0000 &   0.3887 r
  data arrival time                                                                    0.3887

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4082     0.4082
  clock reconvergence pessimism                                             0.0000     0.4082
  core/be/be_mem/dcache/uncached_load_data_r_reg_44_/CLK (DFFX1)            0.0000     0.4082 r
  library hold time                                                        -0.0268     0.3814
  data required time                                                                   0.3814
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3814
  data arrival time                                                                   -0.3887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0073


  Startpoint: mem_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[91] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[91] (net)                          2      11.1305              0.0000     0.1000 r
  U3239/IN4 (AO222X1)                                             0.0006    0.0002 @   0.1002 r
  U3239/Q (AO222X1)                                               0.1204    0.1380 @   0.2381 r
  mem_resp_li[661] (net)                        1      32.1770              0.0000     0.2381 r
  uce_1__uce/mem_resp_i[91] (bp_uce_02_3)                                   0.0000     0.2381 r
  uce_1__uce/mem_resp_i[91] (net)                      32.1770              0.0000     0.2381 r
  uce_1__uce/U137/IN2 (AND2X1)                                    0.1206   -0.0143 @   0.2238 r
  uce_1__uce/U137/Q (AND2X1)                                      0.0870    0.0956     0.3194 r
  uce_1__uce/data_mem_pkt_o[35] (net)           3      21.9239              0.0000     0.3194 r
  uce_1__uce/data_mem_pkt_o[35] (bp_uce_02_3)                               0.0000     0.3194 r
  data_mem_pkt_li[557] (net)                           21.9239              0.0000     0.3194 r
  core/data_mem_pkt_i[558] (bp_core_minimal_02_0)                           0.0000     0.3194 r
  core/data_mem_pkt_i[558] (net)                       21.9239              0.0000     0.3194 r
  core/be/data_mem_pkt_i[35] (bp_be_top_02_0)                               0.0000     0.3194 r
  core/be/data_mem_pkt_i[35] (net)                     21.9239              0.0000     0.3194 r
  core/be/be_mem/data_mem_pkt_i[35] (bp_be_mem_top_02_0)                    0.0000     0.3194 r
  core/be/be_mem/data_mem_pkt_i[35] (net)              21.9239              0.0000     0.3194 r
  core/be/be_mem/dcache/data_mem_pkt_i[35] (bp_be_dcache_02_0_0)            0.0000     0.3194 r
  core/be/be_mem/dcache/data_mem_pkt_i[35] (net)       21.9239              0.0000     0.3194 r
  core/be/be_mem/dcache/U2172/IN1 (MUX21X1)                       0.0870   -0.0103 &   0.3091 r
  core/be/be_mem/dcache/U2172/Q (MUX21X1)                         0.0359    0.0829     0.3920 r
  core/be/be_mem/dcache/n2284 (net)             1       2.7344              0.0000     0.3920 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/D (DFFX1)    0.0359    0.0000 &   0.3920 r
  data arrival time                                                                    0.3920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4107     0.4107
  clock reconvergence pessimism                                             0.0000     0.4107
  core/be/be_mem/dcache/uncached_load_data_r_reg_33_/CLK (DFFX1)            0.0000     0.4107 r
  library hold time                                                        -0.0269     0.3838
  data required time                                                                   0.3838
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3838
  data arrival time                                                                   -0.3920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0082


  Startpoint: mem_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[64] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[64] (net)                          2      12.2117              0.0000     0.1000 f
  U3360/IN3 (AO222X1)                                             0.0008    0.0001 @   0.1001 f
  U3360/Q (AO222X1)                                               0.0844    0.1182     0.2183 f
  mem_resp_li[64] (net)                         1      20.4117              0.0000     0.2183 f
  uce_0__uce/mem_resp_i[64] (bp_uce_02_2)                                   0.0000     0.2183 f
  uce_0__uce/mem_resp_i[64] (net)                      20.4117              0.0000     0.2183 f
  uce_0__uce/U159/IN2 (AND2X1)                                    0.0844   -0.0084 &   0.2099 f
  uce_0__uce/U159/Q (AND2X1)                                      0.3049    0.2059 @   0.4158 f
  uce_0__uce/data_mem_pkt_o[8] (net)            3      91.3191              0.0000     0.4158 f
  uce_0__uce/data_mem_pkt_o[8] (bp_uce_02_2)                                0.0000     0.4158 f
  data_mem_pkt_li[7] (net)                             91.3191              0.0000     0.4158 f
  core/data_mem_pkt_i[8] (bp_core_minimal_02_0)                             0.0000     0.4158 f
  core/data_mem_pkt_i[8] (net)                         91.3191              0.0000     0.4158 f
  core/fe/data_mem_pkt_i[8] (bp_fe_top_02_0)                                0.0000     0.4158 f
  core/fe/data_mem_pkt_i[8] (net)                      91.3191              0.0000     0.4158 f
  core/fe/mem/data_mem_pkt_i[8] (bp_fe_mem_02_0)                            0.0000     0.4158 f
  core/fe/mem/data_mem_pkt_i[8] (net)                  91.3191              0.0000     0.4158 f
  core/fe/mem/icache/data_mem_pkt_i[8] (bp_fe_icache_02_0)                  0.0000     0.4158 f
  core/fe/mem/icache/data_mem_pkt_i[8] (net)           91.3191              0.0000     0.4158 f
  core/fe/mem/icache/U953/IN1 (MUX21X1)                           0.3049   -0.0682 @   0.3476 f
  core/fe/mem/icache/U953/Q (MUX21X1)                             0.0368    0.0982     0.4458 f
  core/fe/mem/icache/n500 (net)                 1       2.7250              0.0000     0.4458 f
  core/fe/mem/icache/uncached_load_data_r_reg_6_/D (DFFX1)        0.0368    0.0000 &   0.4459 f
  data arrival time                                                                    0.4459

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                             0.0000     0.4226
  core/fe/mem/icache/uncached_load_data_r_reg_6_/CLK (DFFX1)                0.0000     0.4226 r
  library hold time                                                         0.0144     0.4370
  data required time                                                                   0.4370
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4370
  data arrival time                                                                   -0.4459
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0088


  Startpoint: mem_resp_i[104]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_46_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[104] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[104] (net)                         2      10.4031              0.0000     0.1000 r
  U3253/IN4 (AO222X1)                                             0.0006    0.0001 @   0.1001 r
  U3253/Q (AO222X1)                                               0.1040    0.1329     0.2330 r
  mem_resp_li[674] (net)                        1      27.9845              0.0000     0.2330 r
  uce_1__uce/mem_resp_i[104] (bp_uce_02_3)                                  0.0000     0.2330 r
  uce_1__uce/mem_resp_i[104] (net)                     27.9845              0.0000     0.2330 r
  uce_1__uce/U151/IN2 (AND2X1)                                    0.1040   -0.0122 &   0.2208 r
  uce_1__uce/U151/Q (AND2X1)                                      0.0969    0.0989     0.3197 r
  uce_1__uce/data_mem_pkt_o[48] (net)           3      25.7343              0.0000     0.3197 r
  uce_1__uce/data_mem_pkt_o[48] (bp_uce_02_3)                               0.0000     0.3197 r
  data_mem_pkt_li[570] (net)                           25.7343              0.0000     0.3197 r
  core/data_mem_pkt_i[571] (bp_core_minimal_02_0)                           0.0000     0.3197 r
  core/data_mem_pkt_i[571] (net)                       25.7343              0.0000     0.3197 r
  core/be/data_mem_pkt_i[48] (bp_be_top_02_0)                               0.0000     0.3197 r
  core/be/data_mem_pkt_i[48] (net)                     25.7343              0.0000     0.3197 r
  core/be/be_mem/data_mem_pkt_i[48] (bp_be_mem_top_02_0)                    0.0000     0.3197 r
  core/be/be_mem/data_mem_pkt_i[48] (net)              25.7343              0.0000     0.3197 r
  core/be/be_mem/dcache/data_mem_pkt_i[48] (bp_be_dcache_02_0_0)            0.0000     0.3197 r
  core/be/be_mem/dcache/data_mem_pkt_i[48] (net)       25.7343              0.0000     0.3197 r
  core/be/be_mem/dcache/U2186/IN1 (MUX21X1)                       0.0969   -0.0106 &   0.3090 r
  core/be/be_mem/dcache/U2186/Q (MUX21X1)                         0.0355    0.0846     0.3936 r
  core/be/be_mem/dcache/n2271 (net)             1       2.4898              0.0000     0.3936 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/D (DFFX1)    0.0355    0.0000 &   0.3936 r
  data arrival time                                                                    0.3936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  clock reconvergence pessimism                                             0.0000     0.4112
  core/be/be_mem/dcache/uncached_load_data_r_reg_46_/CLK (DFFX1)            0.0000     0.4112 r
  library hold time                                                        -0.0268     0.3844
  data required time                                                                   0.3844
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3844
  data arrival time                                                                   -0.3936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0092


  Startpoint: mem_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[74] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[74] (net)                          2      14.3419              0.0000     0.1000 f
  U3371/IN3 (AO222X1)                                             0.0012    0.0005 @   0.1005 f
  U3371/Q (AO222X1)                                               0.0742    0.1116     0.2120 f
  mem_resp_li[74] (net)                         1      16.6647              0.0000     0.2120 f
  uce_0__uce/mem_resp_i[74] (bp_uce_02_2)                                   0.0000     0.2120 f
  uce_0__uce/mem_resp_i[74] (net)                      16.6647              0.0000     0.2120 f
  uce_0__uce/U170/IN2 (AND2X1)                                    0.0742   -0.0041 &   0.2079 f
  uce_0__uce/U170/Q (AND2X1)                                      0.3471    0.2163 @   0.4243 f
  uce_0__uce/data_mem_pkt_o[18] (net)           3     102.1698              0.0000     0.4243 f
  uce_0__uce/data_mem_pkt_o[18] (bp_uce_02_2)                               0.0000     0.4243 f
  data_mem_pkt_li[17] (net)                           102.1698              0.0000     0.4243 f
  core/data_mem_pkt_i[18] (bp_core_minimal_02_0)                            0.0000     0.4243 f
  core/data_mem_pkt_i[18] (net)                       102.1698              0.0000     0.4243 f
  core/fe/data_mem_pkt_i[18] (bp_fe_top_02_0)                               0.0000     0.4243 f
  core/fe/data_mem_pkt_i[18] (net)                    102.1698              0.0000     0.4243 f
  core/fe/mem/data_mem_pkt_i[18] (bp_fe_mem_02_0)                           0.0000     0.4243 f
  core/fe/mem/data_mem_pkt_i[18] (net)                102.1698              0.0000     0.4243 f
  core/fe/mem/icache/data_mem_pkt_i[18] (bp_fe_icache_02_0)                 0.0000     0.4243 f
  core/fe/mem/icache/data_mem_pkt_i[18] (net)         102.1698              0.0000     0.4243 f
  core/fe/mem/icache/U1537/IN1 (MUX21X1)                          0.3471   -0.0740 @   0.3503 f
  core/fe/mem/icache/U1537/Q (MUX21X1)                            0.0373    0.1014     0.4516 f
  core/fe/mem/icache/n510 (net)                 1       2.8319              0.0000     0.4516 f
  core/fe/mem/icache/uncached_load_data_r_reg_16_/D (DFFX1)       0.0373    0.0000 &   0.4517 f
  data arrival time                                                                    0.4517

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4279     0.4279
  clock reconvergence pessimism                                             0.0000     0.4279
  core/fe/mem/icache/uncached_load_data_r_reg_16_/CLK (DFFX1)               0.0000     0.4279 r
  library hold time                                                         0.0143     0.4422
  data required time                                                                   0.4422
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4422
  data arrival time                                                                   -0.4517
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0094


  Startpoint: mem_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[71] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[71] (net)                          2      17.9992              0.0000     0.1000 r
  U3216/IN4 (AO222X1)                                             0.0014    0.0002 @   0.1002 r
  U3216/Q (AO222X1)                                               0.1565    0.1539 @   0.2541 r
  mem_resp_li[641] (net)                        1      44.1230              0.0000     0.2541 r
  uce_1__uce/mem_resp_i[71] (bp_uce_02_3)                                   0.0000     0.2541 r
  uce_1__uce/mem_resp_i[71] (net)                      44.1230              0.0000     0.2541 r
  uce_1__uce/U116/IN2 (AND2X1)                                    0.1570   -0.0388 @   0.2153 r
  uce_1__uce/U116/Q (AND2X1)                                      0.0735    0.0919     0.3072 r
  uce_1__uce/data_mem_pkt_o[15] (net)           3      16.5785              0.0000     0.3072 r
  uce_1__uce/data_mem_pkt_o[15] (bp_uce_02_3)                               0.0000     0.3072 r
  data_mem_pkt_li[537] (net)                           16.5785              0.0000     0.3072 r
  core/data_mem_pkt_i[538] (bp_core_minimal_02_0)                           0.0000     0.3072 r
  core/data_mem_pkt_i[538] (net)                       16.5785              0.0000     0.3072 r
  core/be/data_mem_pkt_i[15] (bp_be_top_02_0)                               0.0000     0.3072 r
  core/be/data_mem_pkt_i[15] (net)                     16.5785              0.0000     0.3072 r
  core/be/be_mem/data_mem_pkt_i[15] (bp_be_mem_top_02_0)                    0.0000     0.3072 r
  core/be/be_mem/data_mem_pkt_i[15] (net)              16.5785              0.0000     0.3072 r
  core/be/be_mem/dcache/data_mem_pkt_i[15] (bp_be_dcache_02_0_0)            0.0000     0.3072 r
  core/be/be_mem/dcache/data_mem_pkt_i[15] (net)       16.5785              0.0000     0.3072 r
  core/be/be_mem/dcache/U2151/IN1 (MUX21X1)                       0.0735   -0.0013 &   0.3059 r
  core/be/be_mem/dcache/U2151/Q (MUX21X1)                         0.0400    0.0832     0.3891 r
  core/be/be_mem/dcache/n2304 (net)             1       4.3821              0.0000     0.3891 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/D (DFFX1)    0.0400   -0.0008 &   0.3883 r
  data arrival time                                                                    0.3883

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                             0.0000     0.4067
  core/be/be_mem/dcache/uncached_load_data_r_reg_13_/CLK (DFFX1)            0.0000     0.4067 r
  library hold time                                                        -0.0280     0.3787
  data required time                                                                   0.3787
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3787
  data arrival time                                                                   -0.3883
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0097


  Startpoint: io_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[101] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[101] (net)                          2       9.1795              0.0000     0.1000 r
  U3250/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3250/Q (AO222X1)                                               0.1208    0.1015 @   0.2016 r
  mem_resp_li[671] (net)                        1      32.3756              0.0000     0.2016 r
  uce_1__uce/mem_resp_i[101] (bp_uce_02_3)                                  0.0000     0.2016 r
  uce_1__uce/mem_resp_i[101] (net)                     32.3756              0.0000     0.2016 r
  uce_1__uce/U148/IN2 (AND2X1)                                    0.1210   -0.0243 @   0.1773 r
  uce_1__uce/U148/Q (AND2X1)                                      0.1192    0.1116 @   0.2889 r
  uce_1__uce/data_mem_pkt_o[45] (net)           3      33.7900              0.0000     0.2889 r
  uce_1__uce/data_mem_pkt_o[45] (bp_uce_02_3)                               0.0000     0.2889 r
  data_mem_pkt_li[567] (net)                           33.7900              0.0000     0.2889 r
  core/data_mem_pkt_i[568] (bp_core_minimal_02_0)                           0.0000     0.2889 r
  core/data_mem_pkt_i[568] (net)                       33.7900              0.0000     0.2889 r
  core/be/data_mem_pkt_i[45] (bp_be_top_02_0)                               0.0000     0.2889 r
  core/be/data_mem_pkt_i[45] (net)                     33.7900              0.0000     0.2889 r
  core/be/be_mem/data_mem_pkt_i[45] (bp_be_mem_top_02_0)                    0.0000     0.2889 r
  core/be/be_mem/data_mem_pkt_i[45] (net)              33.7900              0.0000     0.2889 r
  core/be/be_mem/dcache/data_mem_pkt_i[45] (bp_be_dcache_02_0_0)            0.0000     0.2889 r
  core/be/be_mem/dcache/data_mem_pkt_i[45] (net)       33.7900              0.0000     0.2889 r
  core/be/be_mem/dcache/U2183/IN1 (MUX21X1)                       0.1192   -0.0205 @   0.2683 r
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                         0.0351    0.0900     0.3583 r
  core/be/be_mem/dcache/n2274 (net)             1       2.6898              0.0000     0.3583 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)    0.0351    0.0000 &   0.3583 r
  data arrival time                                                                    0.3583

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3741     0.3741
  clock reconvergence pessimism                                             0.0000     0.3741
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)            0.0000     0.3741 r
  library hold time                                                        -0.0257     0.3484
  data required time                                                                   0.3484
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3484
  data arrival time                                                                   -0.3583
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0099


  Startpoint: mem_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[73] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[73] (net)                          2       9.6504              0.0000     0.1000 r
  U3219/IN4 (AO222X1)                                             0.0004   -0.0001 @   0.0999 r
  U3219/Q (AO222X1)                                               0.1147    0.1353 @   0.2352 r
  mem_resp_li[643] (net)                        1      30.2577              0.0000     0.2352 r
  uce_1__uce/mem_resp_i[73] (bp_uce_02_3)                                   0.0000     0.2352 r
  uce_1__uce/mem_resp_i[73] (net)                      30.2577              0.0000     0.2352 r
  uce_1__uce/U118/IN2 (AND2X1)                                    0.1148   -0.0148 @   0.2204 r
  uce_1__uce/U118/Q (AND2X1)                                      0.0811    0.0920     0.3124 r
  uce_1__uce/data_mem_pkt_o[17] (net)           3      19.8718              0.0000     0.3124 r
  uce_1__uce/data_mem_pkt_o[17] (bp_uce_02_3)                               0.0000     0.3124 r
  data_mem_pkt_li[539] (net)                           19.8718              0.0000     0.3124 r
  core/data_mem_pkt_i[540] (bp_core_minimal_02_0)                           0.0000     0.3124 r
  core/data_mem_pkt_i[540] (net)                       19.8718              0.0000     0.3124 r
  core/be/data_mem_pkt_i[17] (bp_be_top_02_0)                               0.0000     0.3124 r
  core/be/data_mem_pkt_i[17] (net)                     19.8718              0.0000     0.3124 r
  core/be/be_mem/data_mem_pkt_i[17] (bp_be_mem_top_02_0)                    0.0000     0.3124 r
  core/be/be_mem/data_mem_pkt_i[17] (net)              19.8718              0.0000     0.3124 r
  core/be/be_mem/dcache/data_mem_pkt_i[17] (bp_be_dcache_02_0_0)            0.0000     0.3124 r
  core/be/be_mem/dcache/data_mem_pkt_i[17] (net)       19.8718              0.0000     0.3124 r
  core/be/be_mem/dcache/U2153/IN1 (MUX21X1)                       0.0811   -0.0040 &   0.3084 r
  core/be/be_mem/dcache/U2153/Q (MUX21X1)                         0.0356    0.0816     0.3900 r
  core/be/be_mem/dcache/n2302 (net)             1       2.7469              0.0000     0.3900 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/D (DFFX1)    0.0356    0.0000 &   0.3900 r
  data arrival time                                                                    0.3900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4068     0.4068
  clock reconvergence pessimism                                             0.0000     0.4068
  core/be/be_mem/dcache/uncached_load_data_r_reg_15_/CLK (DFFX1)            0.0000     0.4068 r
  library hold time                                                        -0.0268     0.3799
  data required time                                                                   0.3799
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3799
  data arrival time                                                                   -0.3900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0101


  Startpoint: mem_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[77] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[77] (net)                          2      17.1921              0.0000     0.1000 r
  U3223/IN4 (AO222X1)                                             0.0012    0.0002 @   0.1002 r
  U3223/Q (AO222X1)                                               0.1546    0.1530 @   0.2532 r
  mem_resp_li[647] (net)                        1      43.4388              0.0000     0.2532 r
  uce_1__uce/mem_resp_i[77] (bp_uce_02_3)                                   0.0000     0.2532 r
  uce_1__uce/mem_resp_i[77] (net)                      43.4388              0.0000     0.2532 r
  uce_1__uce/U122/IN2 (AND2X1)                                    0.1551   -0.0317 @   0.2215 r
  uce_1__uce/U122/Q (AND2X1)                                      0.0724    0.0911     0.3126 r
  uce_1__uce/data_mem_pkt_o[21] (net)           3      16.1813              0.0000     0.3126 r
  uce_1__uce/data_mem_pkt_o[21] (bp_uce_02_3)                               0.0000     0.3126 r
  data_mem_pkt_li[543] (net)                           16.1813              0.0000     0.3126 r
  core/data_mem_pkt_i[544] (bp_core_minimal_02_0)                           0.0000     0.3126 r
  core/data_mem_pkt_i[544] (net)                       16.1813              0.0000     0.3126 r
  core/be/data_mem_pkt_i[21] (bp_be_top_02_0)                               0.0000     0.3126 r
  core/be/data_mem_pkt_i[21] (net)                     16.1813              0.0000     0.3126 r
  core/be/be_mem/data_mem_pkt_i[21] (bp_be_mem_top_02_0)                    0.0000     0.3126 r
  core/be/be_mem/data_mem_pkt_i[21] (net)              16.1813              0.0000     0.3126 r
  core/be/be_mem/dcache/data_mem_pkt_i[21] (bp_be_dcache_02_0_0)            0.0000     0.3126 r
  core/be/be_mem/dcache/data_mem_pkt_i[21] (net)       16.1813              0.0000     0.3126 r
  core/be/be_mem/dcache/U2158/IN1 (MUX21X1)                       0.0724   -0.0018 &   0.3109 r
  core/be/be_mem/dcache/U2158/Q (MUX21X1)                         0.0360    0.0803     0.3912 r
  core/be/be_mem/dcache/n2298 (net)             1       3.0411              0.0000     0.3912 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/D (DFFX1)    0.0360    0.0000 &   0.3912 r
  data arrival time                                                                    0.3912

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4075     0.4075
  clock reconvergence pessimism                                             0.0000     0.4075
  core/be/be_mem/dcache/uncached_load_data_r_reg_19_/CLK (DFFX1)            0.0000     0.4075 r
  library hold time                                                        -0.0269     0.3806
  data required time                                                                   0.3806
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3806
  data arrival time                                                                   -0.3912
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0106


  Startpoint: mem_resp_i[106]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_48_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[106] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[106] (net)                         2       9.4596              0.0000     0.1000 r
  U3255/IN4 (AO222X1)                                             0.0005    0.0001 @   0.1001 r
  U3255/Q (AO222X1)                                               0.1109    0.1361     0.2362 r
  mem_resp_li[676] (net)                        1      30.3168              0.0000     0.2362 r
  uce_1__uce/mem_resp_i[106] (bp_uce_02_3)                                  0.0000     0.2362 r
  uce_1__uce/mem_resp_i[106] (net)                     30.3168              0.0000     0.2362 r
  uce_1__uce/U154/IN2 (AND2X1)                                    0.1109   -0.0207 &   0.2155 r
  uce_1__uce/U154/Q (AND2X1)                                      0.0943    0.0983     0.3139 r
  uce_1__uce/data_mem_pkt_o[50] (net)           3      24.7202              0.0000     0.3139 r
  uce_1__uce/data_mem_pkt_o[50] (bp_uce_02_3)                               0.0000     0.3139 r
  data_mem_pkt_li[572] (net)                           24.7202              0.0000     0.3139 r
  core/data_mem_pkt_i[573] (bp_core_minimal_02_0)                           0.0000     0.3139 r
  core/data_mem_pkt_i[573] (net)                       24.7202              0.0000     0.3139 r
  core/be/data_mem_pkt_i[50] (bp_be_top_02_0)                               0.0000     0.3139 r
  core/be/data_mem_pkt_i[50] (net)                     24.7202              0.0000     0.3139 r
  core/be/be_mem/data_mem_pkt_i[50] (bp_be_mem_top_02_0)                    0.0000     0.3139 r
  core/be/be_mem/data_mem_pkt_i[50] (net)              24.7202              0.0000     0.3139 r
  core/be/be_mem/dcache/data_mem_pkt_i[50] (bp_be_dcache_02_0_0)            0.0000     0.3139 r
  core/be/be_mem/dcache/data_mem_pkt_i[50] (net)       24.7202              0.0000     0.3139 r
  core/be/be_mem/dcache/U2188/IN1 (MUX21X1)                       0.0943   -0.0044 &   0.3095 r
  core/be/be_mem/dcache/U2188/Q (MUX21X1)                         0.0372    0.0853     0.3947 r
  core/be/be_mem/dcache/n2269 (net)             1       3.0965              0.0000     0.3947 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/D (DFFX1)    0.0372    0.0000 &   0.3948 r
  data arrival time                                                                    0.3948

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4111     0.4111
  clock reconvergence pessimism                                             0.0000     0.4111
  core/be/be_mem/dcache/uncached_load_data_r_reg_48_/CLK (DFFX1)            0.0000     0.4111 r
  library hold time                                                        -0.0272     0.3839
  data required time                                                                   0.3839
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3839
  data arrival time                                                                   -0.3948
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0109


  Startpoint: mem_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[100] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[100] (net)                         2      12.0179              0.0000     0.1000 r
  U3249/IN4 (AO222X1)                                             0.0007    0.0002 @   0.1002 r
  U3249/Q (AO222X1)                                               0.1393    0.1461 @   0.2462 r
  mem_resp_li[670] (net)                        1      38.2684              0.0000     0.2462 r
  uce_1__uce/mem_resp_i[100] (bp_uce_02_3)                                  0.0000     0.2462 r
  uce_1__uce/mem_resp_i[100] (net)                     38.2684              0.0000     0.2462 r
  uce_1__uce/U147/IN2 (AND2X1)                                    0.1396   -0.0297 @   0.2165 r
  uce_1__uce/U147/Q (AND2X1)                                      0.0876    0.0977     0.3143 r
  uce_1__uce/data_mem_pkt_o[44] (net)           3      21.9168              0.0000     0.3143 r
  uce_1__uce/data_mem_pkt_o[44] (bp_uce_02_3)                               0.0000     0.3143 r
  data_mem_pkt_li[566] (net)                           21.9168              0.0000     0.3143 r
  core/data_mem_pkt_i[567] (bp_core_minimal_02_0)                           0.0000     0.3143 r
  core/data_mem_pkt_i[567] (net)                       21.9168              0.0000     0.3143 r
  core/be/data_mem_pkt_i[44] (bp_be_top_02_0)                               0.0000     0.3143 r
  core/be/data_mem_pkt_i[44] (net)                     21.9168              0.0000     0.3143 r
  core/be/be_mem/data_mem_pkt_i[44] (bp_be_mem_top_02_0)                    0.0000     0.3143 r
  core/be/be_mem/data_mem_pkt_i[44] (net)              21.9168              0.0000     0.3143 r
  core/be/be_mem/dcache/data_mem_pkt_i[44] (bp_be_dcache_02_0_0)            0.0000     0.3143 r
  core/be/be_mem/dcache/data_mem_pkt_i[44] (net)       21.9168              0.0000     0.3143 r
  core/be/be_mem/dcache/U2182/IN1 (MUX21X1)                       0.0876   -0.0063 &   0.3079 r
  core/be/be_mem/dcache/U2182/Q (MUX21X1)                         0.0380    0.0845     0.3925 r
  core/be/be_mem/dcache/n2275 (net)             1       3.4694              0.0000     0.3925 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/D (DFFX1)    0.0380    0.0000 &   0.3925 r
  data arrival time                                                                    0.3925

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4087     0.4087
  clock reconvergence pessimism                                             0.0000     0.4087
  core/be/be_mem/dcache/uncached_load_data_r_reg_42_/CLK (DFFX1)            0.0000     0.4087 r
  library hold time                                                        -0.0275     0.3813
  data required time                                                                   0.3813
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3813
  data arrival time                                                                   -0.3925
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0113


  Startpoint: mem_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[67] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[67] (net)                          2      11.8428              0.0000     0.1000 f
  U3363/IN5 (AO222X1)                                             0.0007    0.0002 @   0.1002 f
  U3363/Q (AO222X1)                                               0.1433    0.1220 @   0.2221 f
  mem_resp_li[67] (net)                         1      40.0254              0.0000     0.2221 f
  uce_0__uce/mem_resp_i[67] (bp_uce_02_2)                                   0.0000     0.2221 f
  uce_0__uce/mem_resp_i[67] (net)                      40.0254              0.0000     0.2221 f
  uce_0__uce/U163/IN2 (AND2X1)                                    0.1433   -0.0221 @   0.2000 f
  uce_0__uce/U163/Q (AND2X1)                                      0.2528    0.1879 @   0.3879 f
  uce_0__uce/data_mem_pkt_o[11] (net)           3      74.2757              0.0000     0.3879 f
  uce_0__uce/data_mem_pkt_o[11] (bp_uce_02_2)                               0.0000     0.3879 f
  data_mem_pkt_li[10] (net)                            74.2757              0.0000     0.3879 f
  core/data_mem_pkt_i[11] (bp_core_minimal_02_0)                            0.0000     0.3879 f
  core/data_mem_pkt_i[11] (net)                        74.2757              0.0000     0.3879 f
  core/fe/data_mem_pkt_i[11] (bp_fe_top_02_0)                               0.0000     0.3879 f
  core/fe/data_mem_pkt_i[11] (net)                     74.2757              0.0000     0.3879 f
  core/fe/mem/data_mem_pkt_i[11] (bp_fe_mem_02_0)                           0.0000     0.3879 f
  core/fe/mem/data_mem_pkt_i[11] (net)                 74.2757              0.0000     0.3879 f
  core/fe/mem/icache/data_mem_pkt_i[11] (bp_fe_icache_02_0)                 0.0000     0.3879 f
  core/fe/mem/icache/data_mem_pkt_i[11] (net)          74.2757              0.0000     0.3879 f
  core/fe/mem/icache/U1544/IN1 (MUX21X1)                          0.2528   -0.0361 @   0.3518 f
  core/fe/mem/icache/U1544/Q (MUX21X1)                            0.0388    0.0961     0.4480 f
  core/fe/mem/icache/n503 (net)                 1       3.4029              0.0000     0.4480 f
  core/fe/mem/icache/uncached_load_data_r_reg_9_/D (DFFX1)        0.0388    0.0000 &   0.4480 f
  data arrival time                                                                    0.4480

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                             0.0000     0.4226
  core/fe/mem/icache/uncached_load_data_r_reg_9_/CLK (DFFX1)                0.0000     0.4226 r
  library hold time                                                         0.0140     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.4480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0114


  Startpoint: mem_resp_i[107]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_49_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[107] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[107] (net)                         2      12.9078              0.0000     0.1000 r
  U3256/IN4 (AO222X1)                                             0.0009    0.0001 @   0.1001 r
  U3256/Q (AO222X1)                                               0.1559    0.1534 @   0.2536 r
  mem_resp_li[677] (net)                        1      43.8276              0.0000     0.2536 r
  uce_1__uce/mem_resp_i[107] (bp_uce_02_3)                                  0.0000     0.2536 r
  uce_1__uce/mem_resp_i[107] (net)                     43.8276              0.0000     0.2536 r
  uce_1__uce/U155/IN2 (AND2X1)                                    0.1563   -0.0316 @   0.2219 r
  uce_1__uce/U155/Q (AND2X1)                                      0.0800    0.0952     0.3172 r
  uce_1__uce/data_mem_pkt_o[51] (net)           3      18.9595              0.0000     0.3172 r
  uce_1__uce/data_mem_pkt_o[51] (bp_uce_02_3)                               0.0000     0.3172 r
  data_mem_pkt_li[573] (net)                           18.9595              0.0000     0.3172 r
  core/data_mem_pkt_i[574] (bp_core_minimal_02_0)                           0.0000     0.3172 r
  core/data_mem_pkt_i[574] (net)                       18.9595              0.0000     0.3172 r
  core/be/data_mem_pkt_i[51] (bp_be_top_02_0)                               0.0000     0.3172 r
  core/be/data_mem_pkt_i[51] (net)                     18.9595              0.0000     0.3172 r
  core/be/be_mem/data_mem_pkt_i[51] (bp_be_mem_top_02_0)                    0.0000     0.3172 r
  core/be/be_mem/data_mem_pkt_i[51] (net)              18.9595              0.0000     0.3172 r
  core/be/be_mem/dcache/data_mem_pkt_i[51] (bp_be_dcache_02_0_0)            0.0000     0.3172 r
  core/be/be_mem/dcache/data_mem_pkt_i[51] (net)       18.9595              0.0000     0.3172 r
  core/be/be_mem/dcache/U2189/IN1 (MUX21X1)                       0.0800   -0.0061 &   0.3111 r
  core/be/be_mem/dcache/U2189/Q (MUX21X1)                         0.0362    0.0818     0.3930 r
  core/be/be_mem/dcache/n2268 (net)             1       2.9650              0.0000     0.3930 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/D (DFFX1)    0.0362    0.0000 &   0.3930 r
  data arrival time                                                                    0.3930

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4085     0.4085
  clock reconvergence pessimism                                             0.0000     0.4085
  core/be/be_mem/dcache/uncached_load_data_r_reg_49_/CLK (DFFX1)            0.0000     0.4085 r
  library hold time                                                        -0.0270     0.3815
  data required time                                                                   0.3815
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3815
  data arrival time                                                                   -0.3930
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0114


  Startpoint: mem_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[96] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[96] (net)                          2      10.3027              0.0000     0.1000 f
  U3397/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3397/Q (AO222X1)                                               0.1623    0.1322 @   0.2321 f
  mem_resp_li[96] (net)                         1      46.6264              0.0000     0.2321 f
  uce_0__uce/mem_resp_i[96] (bp_uce_02_2)                                   0.0000     0.2321 f
  uce_0__uce/mem_resp_i[96] (net)                      46.6264              0.0000     0.2321 f
  uce_0__uce/U195/IN2 (AND2X1)                                    0.1623   -0.0516 @   0.1805 f
  uce_0__uce/U195/Q (AND2X1)                                      0.3397    0.2281 @   0.4086 f
  uce_0__uce/data_mem_pkt_o[40] (net)           3     100.3093              0.0000     0.4086 f
  uce_0__uce/data_mem_pkt_o[40] (bp_uce_02_2)                               0.0000     0.4086 f
  data_mem_pkt_li[39] (net)                           100.3093              0.0000     0.4086 f
  core/data_mem_pkt_i[40] (bp_core_minimal_02_0)                            0.0000     0.4086 f
  core/data_mem_pkt_i[40] (net)                       100.3093              0.0000     0.4086 f
  core/fe/data_mem_pkt_i[40] (bp_fe_top_02_0)                               0.0000     0.4086 f
  core/fe/data_mem_pkt_i[40] (net)                    100.3093              0.0000     0.4086 f
  core/fe/mem/data_mem_pkt_i[40] (bp_fe_mem_02_0)                           0.0000     0.4086 f
  core/fe/mem/data_mem_pkt_i[40] (net)                100.3093              0.0000     0.4086 f
  core/fe/mem/icache/data_mem_pkt_i[40] (bp_fe_icache_02_0)                 0.0000     0.4086 f
  core/fe/mem/icache/data_mem_pkt_i[40] (net)         100.3093              0.0000     0.4086 f
  core/fe/mem/icache/U961/IN1 (MUX21X1)                           0.3397   -0.0542 @   0.3544 f
  core/fe/mem/icache/U961/Q (MUX21X1)                             0.0373    0.0998     0.4542 f
  core/fe/mem/icache/n532 (net)                 1       2.4132              0.0000     0.4542 f
  core/fe/mem/icache/uncached_load_data_r_reg_38_/D (DFFX1)       0.0373    0.0000 &   0.4542 f
  data arrival time                                                                    0.4542

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4279     0.4279
  clock reconvergence pessimism                                             0.0000     0.4279
  core/fe/mem/icache/uncached_load_data_r_reg_38_/CLK (DFFX1)               0.0000     0.4279 r
  library hold time                                                         0.0143     0.4422
  data required time                                                                   0.4422
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4422
  data arrival time                                                                   -0.4542
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0120


  Startpoint: mem_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[70] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[70] (net)                          2      15.0923              0.0000     0.1000 f
  U3366/IN5 (AO222X1)                                             0.0013    0.0004 @   0.1004 f
  U3366/Q (AO222X1)                                               0.1110    0.1072     0.2076 f
  mem_resp_li[70] (net)                         1      30.0925              0.0000     0.2076 f
  uce_0__uce/mem_resp_i[70] (bp_uce_02_2)                                   0.0000     0.2076 f
  uce_0__uce/mem_resp_i[70] (net)                      30.0925              0.0000     0.2076 f
  uce_0__uce/U166/IN2 (AND2X1)                                    0.1110   -0.0219 &   0.1857 f
  uce_0__uce/U166/Q (AND2X1)                                      0.3068    0.2093 @   0.3950 f
  uce_0__uce/data_mem_pkt_o[14] (net)           3      91.3151              0.0000     0.3950 f
  uce_0__uce/data_mem_pkt_o[14] (bp_uce_02_2)                               0.0000     0.3950 f
  data_mem_pkt_li[13] (net)                            91.3151              0.0000     0.3950 f
  core/data_mem_pkt_i[14] (bp_core_minimal_02_0)                            0.0000     0.3950 f
  core/data_mem_pkt_i[14] (net)                        91.3151              0.0000     0.3950 f
  core/fe/data_mem_pkt_i[14] (bp_fe_top_02_0)                               0.0000     0.3950 f
  core/fe/data_mem_pkt_i[14] (net)                     91.3151              0.0000     0.3950 f
  core/fe/mem/data_mem_pkt_i[14] (bp_fe_mem_02_0)                           0.0000     0.3950 f
  core/fe/mem/data_mem_pkt_i[14] (net)                 91.3151              0.0000     0.3950 f
  core/fe/mem/icache/data_mem_pkt_i[14] (bp_fe_icache_02_0)                 0.0000     0.3950 f
  core/fe/mem/icache/data_mem_pkt_i[14] (net)          91.3151              0.0000     0.3950 f
  core/fe/mem/icache/U1541/IN1 (MUX21X1)                          0.3068   -0.0410 @   0.3540 f
  core/fe/mem/icache/U1541/Q (MUX21X1)                            0.0384    0.0994     0.4534 f
  core/fe/mem/icache/n506 (net)                 1       3.1813              0.0000     0.4534 f
  core/fe/mem/icache/uncached_load_data_r_reg_12_/D (DFFX1)       0.0384   -0.0008 &   0.4526 f
  data arrival time                                                                    0.4526

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4265     0.4265
  clock reconvergence pessimism                                             0.0000     0.4265
  core/fe/mem/icache/uncached_load_data_r_reg_12_/CLK (DFFX1)               0.0000     0.4265 r
  library hold time                                                         0.0140     0.4405
  data required time                                                                   0.4405
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4405
  data arrival time                                                                   -0.4526
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0121


  Startpoint: mem_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[81] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[81] (net)                          2      13.1326              0.0000     0.1000 r
  U3227/IN4 (AO222X1)                                             0.0010    0.0003 @   0.1003 r
  U3227/Q (AO222X1)                                               0.1438    0.1481 @   0.2484 r
  mem_resp_li[651] (net)                        1      39.8148              0.0000     0.2484 r
  uce_1__uce/mem_resp_i[81] (bp_uce_02_3)                                   0.0000     0.2484 r
  uce_1__uce/mem_resp_i[81] (net)                      39.8148              0.0000     0.2484 r
  uce_1__uce/U126/IN2 (AND2X1)                                    0.1441   -0.0252 @   0.2232 r
  uce_1__uce/U126/Q (AND2X1)                                      0.0787    0.0935     0.3167 r
  uce_1__uce/data_mem_pkt_o[25] (net)           3      18.6362              0.0000     0.3167 r
  uce_1__uce/data_mem_pkt_o[25] (bp_uce_02_3)                               0.0000     0.3167 r
  data_mem_pkt_li[547] (net)                           18.6362              0.0000     0.3167 r
  core/data_mem_pkt_i[548] (bp_core_minimal_02_0)                           0.0000     0.3167 r
  core/data_mem_pkt_i[548] (net)                       18.6362              0.0000     0.3167 r
  core/be/data_mem_pkt_i[25] (bp_be_top_02_0)                               0.0000     0.3167 r
  core/be/data_mem_pkt_i[25] (net)                     18.6362              0.0000     0.3167 r
  core/be/be_mem/data_mem_pkt_i[25] (bp_be_mem_top_02_0)                    0.0000     0.3167 r
  core/be/be_mem/data_mem_pkt_i[25] (net)              18.6362              0.0000     0.3167 r
  core/be/be_mem/dcache/data_mem_pkt_i[25] (bp_be_dcache_02_0_0)            0.0000     0.3167 r
  core/be/be_mem/dcache/data_mem_pkt_i[25] (net)       18.6362              0.0000     0.3167 r
  core/be/be_mem/dcache/U2162/IN1 (MUX21X1)                       0.0787   -0.0082 &   0.3085 r
  core/be/be_mem/dcache/U2162/Q (MUX21X1)                         0.0385    0.0832     0.3917 r
  core/be/be_mem/dcache/n2294 (net)             1       3.7743              0.0000     0.3917 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/D (DFFX1)    0.0385    0.0000 &   0.3917 r
  data arrival time                                                                    0.3917

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                             0.0000     0.4066
  core/be/be_mem/dcache/uncached_load_data_r_reg_23_/CLK (DFFX1)            0.0000     0.4066 r
  library hold time                                                        -0.0276     0.3790
  data required time                                                                   0.3790
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3790
  data arrival time                                                                   -0.3917
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0127


  Startpoint: mem_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[108] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[108] (net)                         2      13.0893              0.0000     0.1000 r
  U3258/IN4 (AO222X1)                                             0.0009    0.0000 @   0.1000 r
  U3258/Q (AO222X1)                                               0.1290    0.1419 @   0.2419 r
  mem_resp_li[678] (net)                        1      35.0521              0.0000     0.2419 r
  uce_1__uce/mem_resp_i[108] (bp_uce_02_3)                                  0.0000     0.2419 r
  uce_1__uce/mem_resp_i[108] (net)                     35.0521              0.0000     0.2419 r
  uce_1__uce/U156/IN2 (AND2X1)                                    0.1292   -0.0294 @   0.2125 r
  uce_1__uce/U156/Q (AND2X1)                                      0.1119    0.1089 @   0.3215 r
  uce_1__uce/data_mem_pkt_o[52] (net)           3      31.0372              0.0000     0.3215 r
  uce_1__uce/data_mem_pkt_o[52] (bp_uce_02_3)                               0.0000     0.3215 r
  data_mem_pkt_li[574] (net)                           31.0372              0.0000     0.3215 r
  core/data_mem_pkt_i[575] (bp_core_minimal_02_0)                           0.0000     0.3215 r
  core/data_mem_pkt_i[575] (net)                       31.0372              0.0000     0.3215 r
  core/be/data_mem_pkt_i[52] (bp_be_top_02_0)                               0.0000     0.3215 r
  core/be/data_mem_pkt_i[52] (net)                     31.0372              0.0000     0.3215 r
  core/be/be_mem/data_mem_pkt_i[52] (bp_be_mem_top_02_0)                    0.0000     0.3215 r
  core/be/be_mem/data_mem_pkt_i[52] (net)              31.0372              0.0000     0.3215 r
  core/be/be_mem/dcache/data_mem_pkt_i[52] (bp_be_dcache_02_0_0)            0.0000     0.3215 r
  core/be/be_mem/dcache/data_mem_pkt_i[52] (net)       31.0372              0.0000     0.3215 r
  core/be/be_mem/dcache/U2190/IN1 (MUX21X1)                       0.1119   -0.0132 @   0.3082 r
  core/be/be_mem/dcache/U2190/Q (MUX21X1)                         0.0362    0.0886     0.3968 r
  core/be/be_mem/dcache/n2267 (net)             1       2.7989              0.0000     0.3968 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/D (DFFX1)    0.0362    0.0000 &   0.3968 r
  data arrival time                                                                    0.3968

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4108     0.4108
  clock reconvergence pessimism                                             0.0000     0.4108
  core/be/be_mem/dcache/uncached_load_data_r_reg_50_/CLK (DFFX1)            0.0000     0.4108 r
  library hold time                                                        -0.0270     0.3838
  data required time                                                                   0.3838
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3838
  data arrival time                                                                   -0.3968
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0130


  Startpoint: mem_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[95] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[95] (net)                          2      10.3103              0.0000     0.1000 r
  U3243/IN4 (AO222X1)                                             0.0005    0.0001 @   0.1001 r
  U3243/Q (AO222X1)                                               0.1553    0.1533 @   0.2534 r
  mem_resp_li[665] (net)                        1      43.7314              0.0000     0.2534 r
  uce_1__uce/mem_resp_i[95] (bp_uce_02_3)                                   0.0000     0.2534 r
  uce_1__uce/mem_resp_i[95] (net)                      43.7314              0.0000     0.2534 r
  uce_1__uce/U142/IN2 (AND2X1)                                    0.1557   -0.0406 @   0.2128 r
  uce_1__uce/U142/Q (AND2X1)                                      0.0979    0.1044     0.3172 r
  uce_1__uce/data_mem_pkt_o[39] (net)           3      25.4479              0.0000     0.3172 r
  uce_1__uce/data_mem_pkt_o[39] (bp_uce_02_3)                               0.0000     0.3172 r
  data_mem_pkt_li[561] (net)                           25.4479              0.0000     0.3172 r
  core/data_mem_pkt_i[562] (bp_core_minimal_02_0)                           0.0000     0.3172 r
  core/data_mem_pkt_i[562] (net)                       25.4479              0.0000     0.3172 r
  core/be/data_mem_pkt_i[39] (bp_be_top_02_0)                               0.0000     0.3172 r
  core/be/data_mem_pkt_i[39] (net)                     25.4479              0.0000     0.3172 r
  core/be/be_mem/data_mem_pkt_i[39] (bp_be_mem_top_02_0)                    0.0000     0.3172 r
  core/be/be_mem/data_mem_pkt_i[39] (net)              25.4479              0.0000     0.3172 r
  core/be/be_mem/dcache/data_mem_pkt_i[39] (bp_be_dcache_02_0_0)            0.0000     0.3172 r
  core/be/be_mem/dcache/data_mem_pkt_i[39] (net)       25.4479              0.0000     0.3172 r
  core/be/be_mem/dcache/U2177/IN1 (MUX21X1)                       0.0979   -0.0061 &   0.3112 r
  core/be/be_mem/dcache/U2177/Q (MUX21X1)                         0.0369    0.0861     0.3973 r
  core/be/be_mem/dcache/n2280 (net)             1       3.1113              0.0000     0.3973 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/D (DFFX1)    0.0369    0.0000 &   0.3973 r
  data arrival time                                                                    0.3973

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4110     0.4110
  clock reconvergence pessimism                                             0.0000     0.4110
  core/be/be_mem/dcache/uncached_load_data_r_reg_37_/CLK (DFFX1)            0.0000     0.4110 r
  library hold time                                                        -0.0272     0.3838
  data required time                                                                   0.3838
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3838
  data arrival time                                                                   -0.3973
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0135


  Startpoint: mem_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[84] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[84] (net)                          2      12.5836              0.0000     0.1000 r
  U3230/IN4 (AO222X1)                                             0.0008    0.0001 @   0.1001 r
  U3230/Q (AO222X1)                                               0.0902    0.1255     0.2256 r
  mem_resp_li[654] (net)                        1      22.9538              0.0000     0.2256 r
  uce_1__uce/mem_resp_i[84] (bp_uce_02_3)                                   0.0000     0.2256 r
  uce_1__uce/mem_resp_i[84] (net)                      22.9538              0.0000     0.2256 r
  uce_1__uce/U130/IN2 (AND2X1)                                    0.0902   -0.0089 &   0.2167 r
  uce_1__uce/U130/Q (AND2X1)                                      0.0850    0.0913     0.3080 r
  uce_1__uce/data_mem_pkt_o[28] (net)           3      21.6177              0.0000     0.3080 r
  uce_1__uce/data_mem_pkt_o[28] (bp_uce_02_3)                               0.0000     0.3080 r
  data_mem_pkt_li[550] (net)                           21.6177              0.0000     0.3080 r
  core/data_mem_pkt_i[551] (bp_core_minimal_02_0)                           0.0000     0.3080 r
  core/data_mem_pkt_i[551] (net)                       21.6177              0.0000     0.3080 r
  core/be/data_mem_pkt_i[28] (bp_be_top_02_0)                               0.0000     0.3080 r
  core/be/data_mem_pkt_i[28] (net)                     21.6177              0.0000     0.3080 r
  core/be/be_mem/data_mem_pkt_i[28] (bp_be_mem_top_02_0)                    0.0000     0.3080 r
  core/be/be_mem/data_mem_pkt_i[28] (net)              21.6177              0.0000     0.3080 r
  core/be/be_mem/dcache/data_mem_pkt_i[28] (bp_be_dcache_02_0_0)            0.0000     0.3080 r
  core/be/be_mem/dcache/data_mem_pkt_i[28] (net)       21.6177              0.0000     0.3080 r
  core/be/be_mem/dcache/U2165/IN1 (MUX21X1)                       0.0850   -0.0005 &   0.3075 r
  core/be/be_mem/dcache/U2165/Q (MUX21X1)                         0.0397    0.0852     0.3928 r
  core/be/be_mem/dcache/n2291 (net)             1       4.0946              0.0000     0.3928 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/D (DFFX1)    0.0397    0.0001 &   0.3928 r
  data arrival time                                                                    0.3928

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4067     0.4067
  clock reconvergence pessimism                                             0.0000     0.4067
  core/be/be_mem/dcache/uncached_load_data_r_reg_26_/CLK (DFFX1)            0.0000     0.4067 r
  library hold time                                                        -0.0279     0.3787
  data required time                                                                   0.3787
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3787
  data arrival time                                                                   -0.3928
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0141


  Startpoint: mem_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[64] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[64] (net)                          2      12.4333              0.0000     0.1000 r
  U3208/IN4 (AO222X1)                                             0.0008    0.0001 @   0.1001 r
  U3208/Q (AO222X1)                                               0.1548    0.1527 @   0.2528 r
  mem_resp_li[634] (net)                        1      43.3503              0.0000     0.2528 r
  uce_1__uce/mem_resp_i[64] (bp_uce_02_3)                                   0.0000     0.2528 r
  uce_1__uce/mem_resp_i[64] (net)                      43.3503              0.0000     0.2528 r
  uce_1__uce/U108/IN2 (AND2X1)                                    0.1553   -0.0298 @   0.2230 r
  uce_1__uce/U108/Q (AND2X1)                                      0.0713    0.0906     0.3136 r
  uce_1__uce/data_mem_pkt_o[8] (net)            3      15.7945              0.0000     0.3136 r
  uce_1__uce/data_mem_pkt_o[8] (bp_uce_02_3)                                0.0000     0.3136 r
  data_mem_pkt_li[530] (net)                           15.7945              0.0000     0.3136 r
  core/data_mem_pkt_i[531] (bp_core_minimal_02_0)                           0.0000     0.3136 r
  core/data_mem_pkt_i[531] (net)                       15.7945              0.0000     0.3136 r
  core/be/data_mem_pkt_i[8] (bp_be_top_02_0)                                0.0000     0.3136 r
  core/be/data_mem_pkt_i[8] (net)                      15.7945              0.0000     0.3136 r
  core/be/be_mem/data_mem_pkt_i[8] (bp_be_mem_top_02_0)                     0.0000     0.3136 r
  core/be/be_mem/data_mem_pkt_i[8] (net)               15.7945              0.0000     0.3136 r
  core/be/be_mem/dcache/data_mem_pkt_i[8] (bp_be_dcache_02_0_0)             0.0000     0.3136 r
  core/be/be_mem/dcache/data_mem_pkt_i[8] (net)        15.7945              0.0000     0.3136 r
  core/be/be_mem/dcache/U2144/IN1 (MUX21X1)                       0.0713    0.0002 &   0.3138 r
  core/be/be_mem/dcache/U2144/Q (MUX21X1)                         0.0356    0.0798     0.3936 r
  core/be/be_mem/dcache/n2311 (net)             1       2.9100              0.0000     0.3936 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/D (DFFX1)     0.0356    0.0000 &   0.3936 r
  data arrival time                                                                    0.3936

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4059     0.4059
  clock reconvergence pessimism                                             0.0000     0.4059
  core/be/be_mem/dcache/uncached_load_data_r_reg_6_/CLK (DFFX1)             0.0000     0.4059 r
  library hold time                                                        -0.0268     0.3791
  data required time                                                                   0.3791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3791
  data arrival time                                                                   -0.3936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0145


  Startpoint: mem_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[97] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[97] (net)                          2      10.0592              0.0000     0.1000 f
  U3398/IN5 (AO222X1)                                             0.0006    0.0002 @   0.1002 f
  U3398/Q (AO222X1)                                               0.1457    0.1235 @   0.2237 f
  mem_resp_li[97] (net)                         1      41.0218              0.0000     0.2237 f
  uce_0__uce/mem_resp_i[97] (bp_uce_02_2)                                   0.0000     0.2237 f
  uce_0__uce/mem_resp_i[97] (net)                      41.0218              0.0000     0.2237 f
  uce_0__uce/U196/IN2 (AND2X1)                                    0.1457   -0.0439 @   0.1798 f
  uce_0__uce/U196/Q (AND2X1)                                      0.3903    0.2461 @   0.4258 f
  uce_0__uce/data_mem_pkt_o[41] (net)           3     114.9020              0.0000     0.4258 f
  uce_0__uce/data_mem_pkt_o[41] (bp_uce_02_2)                               0.0000     0.4258 f
  data_mem_pkt_li[40] (net)                           114.9020              0.0000     0.4258 f
  core/data_mem_pkt_i[41] (bp_core_minimal_02_0)                            0.0000     0.4258 f
  core/data_mem_pkt_i[41] (net)                       114.9020              0.0000     0.4258 f
  core/fe/data_mem_pkt_i[41] (bp_fe_top_02_0)                               0.0000     0.4258 f
  core/fe/data_mem_pkt_i[41] (net)                    114.9020              0.0000     0.4258 f
  core/fe/mem/data_mem_pkt_i[41] (bp_fe_mem_02_0)                           0.0000     0.4258 f
  core/fe/mem/data_mem_pkt_i[41] (net)                114.9020              0.0000     0.4258 f
  core/fe/mem/icache/data_mem_pkt_i[41] (bp_fe_icache_02_0)                 0.0000     0.4258 f
  core/fe/mem/icache/data_mem_pkt_i[41] (net)         114.9020              0.0000     0.4258 f
  core/fe/mem/icache/U1521/IN1 (MUX21X1)                          0.3903   -0.0966 @   0.3292 f
  core/fe/mem/icache/U1521/Q (MUX21X1)                            0.0354    0.1034     0.4326 f
  core/fe/mem/icache/n533 (net)                 1       2.4585              0.0000     0.4326 f
  core/fe/mem/icache/uncached_load_data_r_reg_39_/D (DFFX1)       0.0354    0.0000 &   0.4327 f
  data arrival time                                                                    0.4327

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4017     0.4017
  clock reconvergence pessimism                                             0.0000     0.4017
  core/fe/mem/icache/uncached_load_data_r_reg_39_/CLK (DFFX1)               0.0000     0.4017 r
  library hold time                                                         0.0156     0.4173
  data required time                                                                   0.4173
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4173
  data arrival time                                                                   -0.4327
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0153


  Startpoint: mem_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[82] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[82] (net)                          2       9.5408              0.0000     0.1000 f
  U3381/IN5 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3381/Q (AO222X1)                                               0.1222    0.1112 @   0.2111 f
  mem_resp_li[82] (net)                         1      33.0244              0.0000     0.2111 f
  uce_0__uce/mem_resp_i[82] (bp_uce_02_2)                                   0.0000     0.2111 f
  uce_0__uce/mem_resp_i[82] (net)                      33.0244              0.0000     0.2111 f
  uce_0__uce/U180/IN2 (AND2X1)                                    0.1222   -0.0222 @   0.1890 f
  uce_0__uce/U180/Q (AND2X1)                                      0.4006    0.2634 @   0.4523 f
  uce_0__uce/data_mem_pkt_o[26] (net)           3     121.1553              0.0000     0.4523 f
  uce_0__uce/data_mem_pkt_o[26] (bp_uce_02_2)                               0.0000     0.4523 f
  data_mem_pkt_li[25] (net)                           121.1553              0.0000     0.4523 f
  core/data_mem_pkt_i[26] (bp_core_minimal_02_0)                            0.0000     0.4523 f
  core/data_mem_pkt_i[26] (net)                       121.1553              0.0000     0.4523 f
  core/fe/data_mem_pkt_i[26] (bp_fe_top_02_0)                               0.0000     0.4523 f
  core/fe/data_mem_pkt_i[26] (net)                    121.1553              0.0000     0.4523 f
  core/fe/mem/data_mem_pkt_i[26] (bp_fe_mem_02_0)                           0.0000     0.4523 f
  core/fe/mem/data_mem_pkt_i[26] (net)                121.1553              0.0000     0.4523 f
  core/fe/mem/icache/data_mem_pkt_i[26] (bp_fe_icache_02_0)                 0.0000     0.4523 f
  core/fe/mem/icache/data_mem_pkt_i[26] (net)         121.1553              0.0000     0.4523 f
  core/fe/mem/icache/U1529/IN1 (MUX21X1)                          0.4006   -0.0994 @   0.3529 f
  core/fe/mem/icache/U1529/Q (MUX21X1)                            0.0381    0.1049     0.4577 f
  core/fe/mem/icache/n518 (net)                 1       2.7606              0.0000     0.4577 f
  core/fe/mem/icache/uncached_load_data_r_reg_24_/D (DFFX1)       0.0381    0.0000 &   0.4578 f
  data arrival time                                                                    0.4578

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4280     0.4280
  clock reconvergence pessimism                                             0.0000     0.4280
  core/fe/mem/icache/uncached_load_data_r_reg_24_/CLK (DFFX1)               0.0000     0.4280 r
  library hold time                                                         0.0141     0.4421
  data required time                                                                   0.4421
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4421
  data arrival time                                                                   -0.4578
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0156


  Startpoint: mem_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[75] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[75] (net)                          2      10.8707              0.0000     0.1000 f
  U3372/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3372/Q (AO222X1)                                               0.1205    0.1091 @   0.2091 f
  mem_resp_li[75] (net)                         1      31.8237              0.0000     0.2091 f
  uce_0__uce/mem_resp_i[75] (bp_uce_02_2)                                   0.0000     0.2091 f
  uce_0__uce/mem_resp_i[75] (net)                      31.8237              0.0000     0.2091 f
  uce_0__uce/U171/IN2 (AND2X1)                                    0.1207   -0.0145 @   0.1946 f
  uce_0__uce/U171/Q (AND2X1)                                      0.3466    0.2244 @   0.4190 f
  uce_0__uce/data_mem_pkt_o[19] (net)           3     101.9624              0.0000     0.4190 f
  uce_0__uce/data_mem_pkt_o[19] (bp_uce_02_2)                               0.0000     0.4190 f
  data_mem_pkt_li[18] (net)                           101.9624              0.0000     0.4190 f
  core/data_mem_pkt_i[19] (bp_core_minimal_02_0)                            0.0000     0.4190 f
  core/data_mem_pkt_i[19] (net)                       101.9624              0.0000     0.4190 f
  core/fe/data_mem_pkt_i[19] (bp_fe_top_02_0)                               0.0000     0.4190 f
  core/fe/data_mem_pkt_i[19] (net)                    101.9624              0.0000     0.4190 f
  core/fe/mem/data_mem_pkt_i[19] (bp_fe_mem_02_0)                           0.0000     0.4190 f
  core/fe/mem/data_mem_pkt_i[19] (net)                101.9624              0.0000     0.4190 f
  core/fe/mem/icache/data_mem_pkt_i[19] (bp_fe_icache_02_0)                 0.0000     0.4190 f
  core/fe/mem/icache/data_mem_pkt_i[19] (net)         101.9624              0.0000     0.4190 f
  core/fe/mem/icache/U1536/IN1 (MUX21X1)                          0.3466   -0.0635 @   0.3555 f
  core/fe/mem/icache/U1536/Q (MUX21X1)                            0.0380    0.1019     0.4574 f
  core/fe/mem/icache/n511 (net)                 1       3.0552              0.0000     0.4574 f
  core/fe/mem/icache/uncached_load_data_r_reg_17_/D (DFFX1)       0.0380    0.0000 &   0.4574 f
  data arrival time                                                                    0.4574

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  clock reconvergence pessimism                                             0.0000     0.4272
  core/fe/mem/icache/uncached_load_data_r_reg_17_/CLK (DFFX1)               0.0000     0.4272 r
  library hold time                                                         0.0141     0.4414
  data required time                                                                   0.4414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4414
  data arrival time                                                                   -0.4574
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0161


  Startpoint: mem_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[78] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[78] (net)                          2      13.2495              0.0000     0.1000 r
  U3224/IN4 (AO222X1)                                             0.0009    0.0002 @   0.1002 r
  U3224/Q (AO222X1)                                               0.1451    0.1488 @   0.2490 r
  mem_resp_li[648] (net)                        1      40.3724              0.0000     0.2490 r
  uce_1__uce/mem_resp_i[78] (bp_uce_02_3)                                   0.0000     0.2490 r
  uce_1__uce/mem_resp_i[78] (net)                      40.3724              0.0000     0.2490 r
  uce_1__uce/U123/IN2 (AND2X1)                                    0.1455   -0.0232 @   0.2258 r
  uce_1__uce/U123/Q (AND2X1)                                      0.0724    0.0904     0.3162 r
  uce_1__uce/data_mem_pkt_o[22] (net)           3      16.3228              0.0000     0.3162 r
  uce_1__uce/data_mem_pkt_o[22] (bp_uce_02_3)                               0.0000     0.3162 r
  data_mem_pkt_li[544] (net)                           16.3228              0.0000     0.3162 r
  core/data_mem_pkt_i[545] (bp_core_minimal_02_0)                           0.0000     0.3162 r
  core/data_mem_pkt_i[545] (net)                       16.3228              0.0000     0.3162 r
  core/be/data_mem_pkt_i[22] (bp_be_top_02_0)                               0.0000     0.3162 r
  core/be/data_mem_pkt_i[22] (net)                     16.3228              0.0000     0.3162 r
  core/be/be_mem/data_mem_pkt_i[22] (bp_be_mem_top_02_0)                    0.0000     0.3162 r
  core/be/be_mem/data_mem_pkt_i[22] (net)              16.3228              0.0000     0.3162 r
  core/be/be_mem/dcache/data_mem_pkt_i[22] (bp_be_dcache_02_0_0)            0.0000     0.3162 r
  core/be/be_mem/dcache/data_mem_pkt_i[22] (net)       16.3228              0.0000     0.3162 r
  core/be/be_mem/dcache/U2159/IN1 (MUX21X1)                       0.0724    0.0005 &   0.3167 r
  core/be/be_mem/dcache/U2159/Q (MUX21X1)                         0.0362    0.0804     0.3972 r
  core/be/be_mem/dcache/n2297 (net)             1       3.0946              0.0000     0.3972 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/D (DFFX1)    0.0362    0.0000 &   0.3972 r
  data arrival time                                                                    0.3972

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4081     0.4081
  clock reconvergence pessimism                                             0.0000     0.4081
  core/be/be_mem/dcache/uncached_load_data_r_reg_20_/CLK (DFFX1)            0.0000     0.4081 r
  library hold time                                                        -0.0270     0.3811
  data required time                                                                   0.3811
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3811
  data arrival time                                                                   -0.3972
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0161


  Startpoint: mem_resp_i[72]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[72] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[72] (net)                          2      15.1172              0.0000     0.1000 r
  U3217/IN4 (AO222X1)                                             0.0013    0.0005 @   0.1005 r
  U3217/Q (AO222X1)                                               0.1568    0.1522 @   0.2527 r
  mem_resp_li[642] (net)                        1      43.9485              0.0000     0.2527 r
  uce_1__uce/mem_resp_i[72] (bp_uce_02_3)                                   0.0000     0.2527 r
  uce_1__uce/mem_resp_i[72] (net)                      43.9485              0.0000     0.2527 r
  uce_1__uce/U117/IN2 (AND2X1)                                    0.1573   -0.0264 @   0.2263 r
  uce_1__uce/U117/Q (AND2X1)                                      0.0728    0.0916     0.3179 r
  uce_1__uce/data_mem_pkt_o[16] (net)           3      16.3271              0.0000     0.3179 r
  uce_1__uce/data_mem_pkt_o[16] (bp_uce_02_3)                               0.0000     0.3179 r
  data_mem_pkt_li[538] (net)                           16.3271              0.0000     0.3179 r
  core/data_mem_pkt_i[539] (bp_core_minimal_02_0)                           0.0000     0.3179 r
  core/data_mem_pkt_i[539] (net)                       16.3271              0.0000     0.3179 r
  core/be/data_mem_pkt_i[16] (bp_be_top_02_0)                               0.0000     0.3179 r
  core/be/data_mem_pkt_i[16] (net)                     16.3271              0.0000     0.3179 r
  core/be/be_mem/data_mem_pkt_i[16] (bp_be_mem_top_02_0)                    0.0000     0.3179 r
  core/be/be_mem/data_mem_pkt_i[16] (net)              16.3271              0.0000     0.3179 r
  core/be/be_mem/dcache/data_mem_pkt_i[16] (bp_be_dcache_02_0_0)            0.0000     0.3179 r
  core/be/be_mem/dcache/data_mem_pkt_i[16] (net)       16.3271              0.0000     0.3179 r
  core/be/be_mem/dcache/U2152/IN1 (MUX21X1)                       0.0728   -0.0013 &   0.3166 r
  core/be/be_mem/dcache/U2152/Q (MUX21X1)                         0.0348    0.0795     0.3961 r
  core/be/be_mem/dcache/n2303 (net)             1       2.6069              0.0000     0.3961 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/D (DFFX1)    0.0348    0.0000 &   0.3962 r
  data arrival time                                                                    0.3962

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4066     0.4066
  clock reconvergence pessimism                                             0.0000     0.4066
  core/be/be_mem/dcache/uncached_load_data_r_reg_14_/CLK (DFFX1)            0.0000     0.4066 r
  library hold time                                                        -0.0266     0.3800
  data required time                                                                   0.3800
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3800
  data arrival time                                                                   -0.3962
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0161


  Startpoint: mem_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[83] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[83] (net)                          2      19.6948              0.0000     0.1000 r
  U3382/IN5 (AO222X1)                                             0.0019    0.0006 @   0.1006 r
  U3382/Q (AO222X1)                                               0.1368    0.1076 @   0.2082 r
  mem_resp_li[83] (net)                         1      37.5810              0.0000     0.2082 r
  uce_0__uce/mem_resp_i[83] (bp_uce_02_2)                                   0.0000     0.2082 r
  uce_0__uce/mem_resp_i[83] (net)                      37.5810              0.0000     0.2082 r
  uce_0__uce/U181/IN2 (AND2X1)                                    0.1371   -0.0239 @   0.1843 r
  uce_0__uce/U181/Q (AND2X1)                                      0.3713    0.2199 @   0.4041 r
  uce_0__uce/data_mem_pkt_o[27] (net)           3     115.5182              0.0000     0.4041 r
  uce_0__uce/data_mem_pkt_o[27] (bp_uce_02_2)                               0.0000     0.4041 r
  data_mem_pkt_li[26] (net)                           115.5182              0.0000     0.4041 r
  core/data_mem_pkt_i[27] (bp_core_minimal_02_0)                            0.0000     0.4041 r
  core/data_mem_pkt_i[27] (net)                       115.5182              0.0000     0.4041 r
  core/fe/data_mem_pkt_i[27] (bp_fe_top_02_0)                               0.0000     0.4041 r
  core/fe/data_mem_pkt_i[27] (net)                    115.5182              0.0000     0.4041 r
  core/fe/mem/data_mem_pkt_i[27] (bp_fe_mem_02_0)                           0.0000     0.4041 r
  core/fe/mem/data_mem_pkt_i[27] (net)                115.5182              0.0000     0.4041 r
  core/fe/mem/icache/data_mem_pkt_i[27] (bp_fe_icache_02_0)                 0.0000     0.4041 r
  core/fe/mem/icache/data_mem_pkt_i[27] (net)         115.5182              0.0000     0.4041 r
  core/fe/mem/icache/U1528/IN1 (MUX21X1)                          0.3718   -0.1122 @   0.2920 r
  core/fe/mem/icache/U1528/Q (MUX21X1)                            0.0366    0.1293     0.4213 r
  core/fe/mem/icache/n519 (net)                 1       3.1259              0.0000     0.4213 r
  core/fe/mem/icache/uncached_load_data_r_reg_25_/D (DFFX1)       0.0366    0.0000 &   0.4214 r
  data arrival time                                                                    0.4214

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4281     0.4281
  clock reconvergence pessimism                                             0.0000     0.4281
  core/fe/mem/icache/uncached_load_data_r_reg_25_/CLK (DFFX1)               0.0000     0.4281 r
  library hold time                                                        -0.0260     0.4020
  data required time                                                                   0.4020
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4020
  data arrival time                                                                   -0.4214
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0193


  Startpoint: io_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[103] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[103] (net)                          2      13.2487              0.0000     0.1000 r
  U3252/IN5 (AO222X1)                                             0.0008    0.0001 @   0.1001 r
  U3252/Q (AO222X1)                                               0.1550    0.1151 @   0.2151 r
  mem_resp_li[673] (net)                        1      43.6361              0.0000     0.2151 r
  uce_1__uce/mem_resp_i[103] (bp_uce_02_3)                                  0.0000     0.2151 r
  uce_1__uce/mem_resp_i[103] (net)                     43.6361              0.0000     0.2151 r
  uce_1__uce/U150/IN2 (AND2X1)                                    0.1554   -0.0353 @   0.1799 r
  uce_1__uce/U150/Q (AND2X1)                                      0.1387    0.1201 @   0.3000 r
  uce_1__uce/data_mem_pkt_o[47] (net)           3      37.8435              0.0000     0.3000 r
  uce_1__uce/data_mem_pkt_o[47] (bp_uce_02_3)                               0.0000     0.3000 r
  data_mem_pkt_li[569] (net)                           37.8435              0.0000     0.3000 r
  core/data_mem_pkt_i[570] (bp_core_minimal_02_0)                           0.0000     0.3000 r
  core/data_mem_pkt_i[570] (net)                       37.8435              0.0000     0.3000 r
  core/be/data_mem_pkt_i[47] (bp_be_top_02_0)                               0.0000     0.3000 r
  core/be/data_mem_pkt_i[47] (net)                     37.8435              0.0000     0.3000 r
  core/be/be_mem/data_mem_pkt_i[47] (bp_be_mem_top_02_0)                    0.0000     0.3000 r
  core/be/be_mem/data_mem_pkt_i[47] (net)              37.8435              0.0000     0.3000 r
  core/be/be_mem/dcache/data_mem_pkt_i[47] (bp_be_dcache_02_0_0)            0.0000     0.3000 r
  core/be/be_mem/dcache/data_mem_pkt_i[47] (net)       37.8435              0.0000     0.3000 r
  core/be/be_mem/dcache/U2185/IN1 (MUX21X1)                       0.1389   -0.0182 @   0.2817 r
  core/be/be_mem/dcache/U2185/Q (MUX21X1)                         0.0345    0.0933     0.3751 r
  core/be/be_mem/dcache/n2272 (net)             1       2.4862              0.0000     0.3751 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D (DFFX1)    0.0345    0.0000 &   0.3751 r
  data arrival time                                                                    0.3751

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3802     0.3802
  clock reconvergence pessimism                                             0.0000     0.3802
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/CLK (DFFX1)            0.0000     0.3802 r
  library hold time                                                        -0.0253     0.3548
  data required time                                                                   0.3548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3548
  data arrival time                                                                   -0.3751
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0203


  Startpoint: mem_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[73] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[73] (net)                          2       9.6504              0.0000     0.1000 r
  U3369/IN5 (AO222X1)                                             0.0004   -0.0001 @   0.0999 r
  U3369/Q (AO222X1)                                               0.1455    0.1109 @   0.2108 r
  mem_resp_li[73] (net)                         1      40.4614              0.0000     0.2108 r
  uce_0__uce/mem_resp_i[73] (bp_uce_02_2)                                   0.0000     0.2108 r
  uce_0__uce/mem_resp_i[73] (net)                      40.4614              0.0000     0.2108 r
  uce_0__uce/U169/IN2 (AND2X1)                                    0.1459   -0.0309 @   0.1798 r
  uce_0__uce/U169/Q (AND2X1)                                      0.3046    0.1895 @   0.3693 r
  uce_0__uce/data_mem_pkt_o[17] (net)           3      93.8657              0.0000     0.3693 r
  uce_0__uce/data_mem_pkt_o[17] (bp_uce_02_2)                               0.0000     0.3693 r
  data_mem_pkt_li[16] (net)                            93.8657              0.0000     0.3693 r
  core/data_mem_pkt_i[17] (bp_core_minimal_02_0)                            0.0000     0.3693 r
  core/data_mem_pkt_i[17] (net)                        93.8657              0.0000     0.3693 r
  core/fe/data_mem_pkt_i[17] (bp_fe_top_02_0)                               0.0000     0.3693 r
  core/fe/data_mem_pkt_i[17] (net)                     93.8657              0.0000     0.3693 r
  core/fe/mem/data_mem_pkt_i[17] (bp_fe_mem_02_0)                           0.0000     0.3693 r
  core/fe/mem/data_mem_pkt_i[17] (net)                 93.8657              0.0000     0.3693 r
  core/fe/mem/icache/data_mem_pkt_i[17] (bp_fe_icache_02_0)                 0.0000     0.3693 r
  core/fe/mem/icache/data_mem_pkt_i[17] (net)          93.8657              0.0000     0.3693 r
  core/fe/mem/icache/U1538/IN1 (MUX21X1)                          0.3046   -0.0730 @   0.2963 r
  core/fe/mem/icache/U1538/Q (MUX21X1)                            0.0365    0.1208     0.4172 r
  core/fe/mem/icache/n509 (net)                 1       3.1463              0.0000     0.4172 r
  core/fe/mem/icache/uncached_load_data_r_reg_15_/D (DFFX1)       0.0365    0.0000 &   0.4172 r
  data arrival time                                                                    0.4172

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                             0.0000     0.4226
  core/fe/mem/icache/uncached_load_data_r_reg_15_/CLK (DFFX1)               0.0000     0.4226 r
  library hold time                                                        -0.0260     0.3966
  data required time                                                                   0.3966
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3966
  data arrival time                                                                   -0.4172
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0206


  Startpoint: mem_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[59] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[59] (net)                          2      14.2295              0.0000     0.1000 r
  U3203/IN4 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3203/Q (AO222X1)                                               0.1271    0.1406 @   0.2408 r
  mem_resp_li[629] (net)                        1      34.1960              0.0000     0.2408 r
  uce_1__uce/mem_resp_i[59] (bp_uce_02_3)                                   0.0000     0.2408 r
  uce_1__uce/mem_resp_i[59] (net)                      34.1960              0.0000     0.2408 r
  uce_1__uce/U103/IN2 (AND2X1)                                    0.1273   -0.0154 @   0.2254 r
  uce_1__uce/U103/Q (AND2X1)                                      0.0925    0.0992     0.3246 r
  uce_1__uce/data_mem_pkt_o[3] (net)            3      23.8324              0.0000     0.3246 r
  uce_1__uce/data_mem_pkt_o[3] (bp_uce_02_3)                                0.0000     0.3246 r
  data_mem_pkt_li[525] (net)                           23.8324              0.0000     0.3246 r
  core/data_mem_pkt_i[526] (bp_core_minimal_02_0)                           0.0000     0.3246 r
  core/data_mem_pkt_i[526] (net)                       23.8324              0.0000     0.3246 r
  core/be/data_mem_pkt_i[3] (bp_be_top_02_0)                                0.0000     0.3246 r
  core/be/data_mem_pkt_i[3] (net)                      23.8324              0.0000     0.3246 r
  core/be/be_mem/data_mem_pkt_i[3] (bp_be_mem_top_02_0)                     0.0000     0.3246 r
  core/be/be_mem/data_mem_pkt_i[3] (net)               23.8324              0.0000     0.3246 r
  core/be/be_mem/dcache/data_mem_pkt_i[3] (bp_be_dcache_02_0_0)             0.0000     0.3246 r
  core/be/be_mem/dcache/data_mem_pkt_i[3] (net)        23.8324              0.0000     0.3246 r
  core/be/be_mem/dcache/U2139/IN1 (MUX21X1)                       0.0925   -0.0091 &   0.3155 r
  core/be/be_mem/dcache/U2139/Q (MUX21X1)                         0.0358    0.0845     0.4000 r
  core/be/be_mem/dcache/n2316 (net)             1       2.9361              0.0000     0.4000 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/D (DFFX1)     0.0358    0.0000 &   0.4000 r
  data arrival time                                                                    0.4000

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4060     0.4060
  clock reconvergence pessimism                                             0.0000     0.4060
  core/be/be_mem/dcache/uncached_load_data_r_reg_1_/CLK (DFFX1)             0.0000     0.4060 r
  library hold time                                                        -0.0269     0.3791
  data required time                                                                   0.3791
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3791
  data arrival time                                                                   -0.4000
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0209


  Startpoint: io_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[81] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[81] (net)                           2      14.0971              0.0000     0.1000 f
  U3378/IN1 (AO222X1)                                             0.0008    0.0002 @   0.1002 f
  U3378/Q (AO222X1)                                               0.1030    0.1494     0.2495 f
  mem_resp_li[81] (net)                         1      27.2391              0.0000     0.2495 f
  uce_0__uce/mem_resp_i[81] (bp_uce_02_2)                                   0.0000     0.2495 f
  uce_0__uce/mem_resp_i[81] (net)                      27.2391              0.0000     0.2495 f
  uce_0__uce/U179/IN2 (AND2X1)                                    0.1030   -0.0189 &   0.2306 f
  uce_0__uce/U179/Q (AND2X1)                                      0.3201    0.2114 @   0.4420 f
  uce_0__uce/data_mem_pkt_o[25] (net)           3      94.4995              0.0000     0.4420 f
  uce_0__uce/data_mem_pkt_o[25] (bp_uce_02_2)                               0.0000     0.4420 f
  data_mem_pkt_li[24] (net)                            94.4995              0.0000     0.4420 f
  core/data_mem_pkt_i[25] (bp_core_minimal_02_0)                            0.0000     0.4420 f
  core/data_mem_pkt_i[25] (net)                        94.4995              0.0000     0.4420 f
  core/fe/data_mem_pkt_i[25] (bp_fe_top_02_0)                               0.0000     0.4420 f
  core/fe/data_mem_pkt_i[25] (net)                     94.4995              0.0000     0.4420 f
  core/fe/mem/data_mem_pkt_i[25] (bp_fe_mem_02_0)                           0.0000     0.4420 f
  core/fe/mem/data_mem_pkt_i[25] (net)                 94.4995              0.0000     0.4420 f
  core/fe/mem/icache/data_mem_pkt_i[25] (bp_fe_icache_02_0)                 0.0000     0.4420 f
  core/fe/mem/icache/data_mem_pkt_i[25] (net)          94.4995              0.0000     0.4420 f
  core/fe/mem/icache/U1530/IN1 (MUX21X1)                          0.3201   -0.0799 @   0.3621 f
  core/fe/mem/icache/U1530/Q (MUX21X1)                            0.0390    0.1001     0.4621 f
  core/fe/mem/icache/n517 (net)                 1       3.0595              0.0000     0.4621 f
  core/fe/mem/icache/uncached_load_data_r_reg_23_/D (DFFX1)       0.0390    0.0000 &   0.4622 f
  data arrival time                                                                    0.4622

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4263     0.4263
  clock reconvergence pessimism                                             0.0000     0.4263
  core/fe/mem/icache/uncached_load_data_r_reg_23_/CLK (DFFX1)               0.0000     0.4263 r
  library hold time                                                         0.0139     0.4402
  data required time                                                                   0.4402
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4402
  data arrival time                                                                   -0.4622
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0220


  Startpoint: mem_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[59] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[59] (net)                          2      14.2295              0.0000     0.1000 r
  U3353/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3353/Q (AO222X1)                                               0.0812    0.0844     0.1846 r
  mem_resp_li[59] (net)                         1      19.5948              0.0000     0.1846 r
  uce_0__uce/mem_resp_i[59] (bp_uce_02_2)                                   0.0000     0.1846 r
  uce_0__uce/mem_resp_i[59] (net)                      19.5948              0.0000     0.1846 r
  uce_0__uce/U154/IN2 (AND2X1)                                    0.0812   -0.0081 &   0.1766 r
  uce_0__uce/U154/Q (AND2X1)                                      0.2745    0.1645 @   0.3411 r
  uce_0__uce/data_mem_pkt_o[3] (net)            3      82.2893              0.0000     0.3411 r
  uce_0__uce/data_mem_pkt_o[3] (bp_uce_02_2)                                0.0000     0.3411 r
  data_mem_pkt_li[2] (net)                             82.2893              0.0000     0.3411 r
  core/data_mem_pkt_i[3] (bp_core_minimal_02_0)                             0.0000     0.3411 r
  core/data_mem_pkt_i[3] (net)                         82.2893              0.0000     0.3411 r
  core/fe/data_mem_pkt_i[3] (bp_fe_top_02_0)                                0.0000     0.3411 r
  core/fe/data_mem_pkt_i[3] (net)                      82.2893              0.0000     0.3411 r
  core/fe/mem/data_mem_pkt_i[3] (bp_fe_mem_02_0)                            0.0000     0.3411 r
  core/fe/mem/data_mem_pkt_i[3] (net)                  82.2893              0.0000     0.3411 r
  core/fe/mem/icache/data_mem_pkt_i[3] (bp_fe_icache_02_0)                  0.0000     0.3411 r
  core/fe/mem/icache/data_mem_pkt_i[3] (net)           82.2893              0.0000     0.3411 r
  core/fe/mem/icache/U948/IN1 (MUX21X1)                           0.2745   -0.0376 @   0.3035 r
  core/fe/mem/icache/U948/Q (MUX21X1)                             0.0359    0.1166     0.4201 r
  core/fe/mem/icache/n495 (net)                 1       2.9743              0.0000     0.4201 r
  core/fe/mem/icache/uncached_load_data_r_reg_1_/D (DFFX1)        0.0359    0.0000 &   0.4201 r
  data arrival time                                                                    0.4201

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4237     0.4237
  clock reconvergence pessimism                                             0.0000     0.4237
  core/fe/mem/icache/uncached_load_data_r_reg_1_/CLK (DFFX1)                0.0000     0.4237 r
  library hold time                                                        -0.0258     0.3979
  data required time                                                                   0.3979
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3979
  data arrival time                                                                   -0.4201
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0222


  Startpoint: mem_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[85] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[85] (net)                          2      14.6328              0.0000     0.1000 r
  U3384/IN5 (AO222X1)                                             0.0011    0.0003 @   0.1003 r
  U3384/Q (AO222X1)                                               0.1566    0.1154 @   0.2157 r
  mem_resp_li[85] (net)                         1      44.0449              0.0000     0.2157 r
  uce_0__uce/mem_resp_i[85] (bp_uce_02_2)                                   0.0000     0.2157 r
  uce_0__uce/mem_resp_i[85] (net)                      44.0449              0.0000     0.2157 r
  uce_0__uce/U183/IN2 (AND2X1)                                    0.1570   -0.0431 @   0.1726 r
  uce_0__uce/U183/Q (AND2X1)                                      0.3092    0.1977 @   0.3703 r
  uce_0__uce/data_mem_pkt_o[29] (net)           3      96.2319              0.0000     0.3703 r
  uce_0__uce/data_mem_pkt_o[29] (bp_uce_02_2)                               0.0000     0.3703 r
  data_mem_pkt_li[28] (net)                            96.2319              0.0000     0.3703 r
  core/data_mem_pkt_i[29] (bp_core_minimal_02_0)                            0.0000     0.3703 r
  core/data_mem_pkt_i[29] (net)                        96.2319              0.0000     0.3703 r
  core/fe/data_mem_pkt_i[29] (bp_fe_top_02_0)                               0.0000     0.3703 r
  core/fe/data_mem_pkt_i[29] (net)                     96.2319              0.0000     0.3703 r
  core/fe/mem/data_mem_pkt_i[29] (bp_fe_mem_02_0)                           0.0000     0.3703 r
  core/fe/mem/data_mem_pkt_i[29] (net)                 96.2319              0.0000     0.3703 r
  core/fe/mem/icache/data_mem_pkt_i[29] (bp_fe_icache_02_0)                 0.0000     0.3703 r
  core/fe/mem/icache/data_mem_pkt_i[29] (net)          96.2319              0.0000     0.3703 r
  core/fe/mem/icache/U1526/IN1 (MUX21X1)                          0.3094   -0.0662 @   0.3041 r
  core/fe/mem/icache/U1526/Q (MUX21X1)                            0.0364    0.1208     0.4249 r
  core/fe/mem/icache/n521 (net)                 1       2.8603              0.0000     0.4249 r
  core/fe/mem/icache/uncached_load_data_r_reg_27_/D (DFFX1)       0.0364    0.0000 &   0.4249 r
  data arrival time                                                                    0.4249

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4278     0.4278
  clock reconvergence pessimism                                             0.0000     0.4278
  core/fe/mem/icache/uncached_load_data_r_reg_27_/CLK (DFFX1)               0.0000     0.4278 r
  library hold time                                                        -0.0260     0.4019
  data required time                                                                   0.4019
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4019
  data arrival time                                                                   -0.4249
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0230


  Startpoint: mem_resp_i[112]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_54_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[112] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[112] (net)                         2      17.4568              0.0000     0.1000 r
  U3262/IN4 (AO222X1)                                             0.0015    0.0002 @   0.1002 r
  U3262/Q (AO222X1)                                               0.0759    0.1174     0.2176 r
  mem_resp_li[682] (net)                        1      17.6490              0.0000     0.2176 r
  uce_1__uce/mem_resp_i[112] (bp_uce_02_3)                                  0.0000     0.2176 r
  uce_1__uce/mem_resp_i[112] (net)                     17.6490              0.0000     0.2176 r
  uce_1__uce/U160/IN2 (AND2X1)                                    0.0759   -0.0117 &   0.2059 r
  uce_1__uce/U160/Q (AND2X1)                                      0.1226    0.1081 @   0.3140 r
  uce_1__uce/data_mem_pkt_o[56] (net)           3      35.5166              0.0000     0.3140 r
  uce_1__uce/data_mem_pkt_o[56] (bp_uce_02_3)                               0.0000     0.3140 r
  data_mem_pkt_li[578] (net)                           35.5166              0.0000     0.3140 r
  core/data_mem_pkt_i[579] (bp_core_minimal_02_0)                           0.0000     0.3140 r
  core/data_mem_pkt_i[579] (net)                       35.5166              0.0000     0.3140 r
  core/be/data_mem_pkt_i[56] (bp_be_top_02_0)                               0.0000     0.3140 r
  core/be/data_mem_pkt_i[56] (net)                     35.5166              0.0000     0.3140 r
  core/be/be_mem/data_mem_pkt_i[56] (bp_be_mem_top_02_0)                    0.0000     0.3140 r
  core/be/be_mem/data_mem_pkt_i[56] (net)              35.5166              0.0000     0.3140 r
  core/be/be_mem/dcache/data_mem_pkt_i[56] (bp_be_dcache_02_0_0)            0.0000     0.3140 r
  core/be/be_mem/dcache/data_mem_pkt_i[56] (net)       35.5166              0.0000     0.3140 r
  core/be/be_mem/dcache/U2195/IN1 (MUX21X1)                       0.1226   -0.0264 @   0.2876 r
  core/be/be_mem/dcache/U2195/Q (MUX21X1)                         0.0356    0.0911     0.3787 r
  core/be/be_mem/dcache/n2263 (net)             1       2.8742              0.0000     0.3787 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/D (DFFX1)    0.0356    0.0000 &   0.3787 r
  data arrival time                                                                    0.3787

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3803     0.3803
  clock reconvergence pessimism                                             0.0000     0.3803
  core/be/be_mem/dcache/uncached_load_data_r_reg_54_/CLK (DFFX1)            0.0000     0.3803 r
  library hold time                                                        -0.0257     0.3546
  data required time                                                                   0.3546
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3546
  data arrival time                                                                   -0.3787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0242


  Startpoint: mem_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[84] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[84] (net)                          2      12.3239              0.0000     0.1000 f
  U3383/IN5 (AO222X1)                                             0.0008    0.0001 @   0.1001 f
  U3383/Q (AO222X1)                                               0.1361    0.1180 @   0.2181 f
  mem_resp_li[84] (net)                         1      37.4749              0.0000     0.2181 f
  uce_0__uce/mem_resp_i[84] (bp_uce_02_2)                                   0.0000     0.2181 f
  uce_0__uce/mem_resp_i[84] (net)                      37.4749              0.0000     0.2181 f
  uce_0__uce/U182/IN2 (AND2X1)                                    0.1361   -0.0062 @   0.2119 f
  uce_0__uce/U182/Q (AND2X1)                                      0.2983    0.2066 @   0.4185 f
  uce_0__uce/data_mem_pkt_o[28] (net)           3      87.7467              0.0000     0.4185 f
  uce_0__uce/data_mem_pkt_o[28] (bp_uce_02_2)                               0.0000     0.4185 f
  data_mem_pkt_li[27] (net)                            87.7467              0.0000     0.4185 f
  core/data_mem_pkt_i[28] (bp_core_minimal_02_0)                            0.0000     0.4185 f
  core/data_mem_pkt_i[28] (net)                        87.7467              0.0000     0.4185 f
  core/fe/data_mem_pkt_i[28] (bp_fe_top_02_0)                               0.0000     0.4185 f
  core/fe/data_mem_pkt_i[28] (net)                     87.7467              0.0000     0.4185 f
  core/fe/mem/data_mem_pkt_i[28] (bp_fe_mem_02_0)                           0.0000     0.4185 f
  core/fe/mem/data_mem_pkt_i[28] (net)                 87.7467              0.0000     0.4185 f
  core/fe/mem/icache/data_mem_pkt_i[28] (bp_fe_icache_02_0)                 0.0000     0.4185 f
  core/fe/mem/icache/data_mem_pkt_i[28] (net)          87.7467              0.0000     0.4185 f
  core/fe/mem/icache/U1527/IN1 (MUX21X1)                          0.2983   -0.0501 @   0.3684 f
  core/fe/mem/icache/U1527/Q (MUX21X1)                            0.0382    0.0984     0.4668 f
  core/fe/mem/icache/n520 (net)                 1       2.9870              0.0000     0.4668 f
  core/fe/mem/icache/uncached_load_data_r_reg_26_/D (DFFX1)       0.0382    0.0000 &   0.4668 f
  data arrival time                                                                    0.4668

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4279     0.4279
  clock reconvergence pessimism                                             0.0000     0.4279
  core/fe/mem/icache/uncached_load_data_r_reg_26_/CLK (DFFX1)               0.0000     0.4279 r
  library hold time                                                         0.0141     0.4420
  data required time                                                                   0.4420
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4420
  data arrival time                                                                   -0.4668
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0248


  Startpoint: mem_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[93] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[93] (net)                          2       9.6799              0.0000     0.1000 f
  U3241/IN4 (AO222X1)                                             0.0004    0.0001 @   0.1001 f
  U3241/Q (AO222X1)                                               0.1413    0.1527 @   0.2528 f
  mem_resp_li[663] (net)                        1      38.9807              0.0000     0.2528 f
  uce_1__uce/mem_resp_i[93] (bp_uce_02_3)                                   0.0000     0.2528 f
  uce_1__uce/mem_resp_i[93] (net)                      38.9807              0.0000     0.2528 f
  uce_1__uce/U139/IN2 (AND2X1)                                    0.1413   -0.0182 @   0.2346 f
  uce_1__uce/U139/Q (AND2X1)                                      0.1134    0.1250 @   0.3595 f
  uce_1__uce/data_mem_pkt_o[37] (net)           3      31.8959              0.0000     0.3595 f
  uce_1__uce/data_mem_pkt_o[37] (bp_uce_02_3)                               0.0000     0.3595 f
  data_mem_pkt_li[559] (net)                           31.8959              0.0000     0.3595 f
  core/data_mem_pkt_i[560] (bp_core_minimal_02_0)                           0.0000     0.3595 f
  core/data_mem_pkt_i[560] (net)                       31.8959              0.0000     0.3595 f
  core/be/data_mem_pkt_i[37] (bp_be_top_02_0)                               0.0000     0.3595 f
  core/be/data_mem_pkt_i[37] (net)                     31.8959              0.0000     0.3595 f
  core/be/be_mem/data_mem_pkt_i[37] (bp_be_mem_top_02_0)                    0.0000     0.3595 f
  core/be/be_mem/data_mem_pkt_i[37] (net)              31.8959              0.0000     0.3595 f
  core/be/be_mem/dcache/data_mem_pkt_i[37] (bp_be_dcache_02_0_0)            0.0000     0.3595 f
  core/be/be_mem/dcache/data_mem_pkt_i[37] (net)       31.8959              0.0000     0.3595 f
  core/be/be_mem/dcache/U2175/IN1 (MUX21X1)                       0.1134   -0.0258 @   0.3337 f
  core/be/be_mem/dcache/U2175/Q (MUX21X1)                         0.0376    0.0791     0.4128 f
  core/be/be_mem/dcache/n2282 (net)             1       2.9350              0.0000     0.4128 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D (DFFX1)    0.0376    0.0000 &   0.4128 f
  data arrival time                                                                    0.4128

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3728     0.3728
  clock reconvergence pessimism                                             0.0000     0.3728
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/CLK (DFFX1)            0.0000     0.3728 r
  library hold time                                                         0.0151     0.3878
  data required time                                                                   0.3878
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3878
  data arrival time                                                                   -0.4128
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0250


  Startpoint: mem_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[70] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[70] (net)                          2      15.3520              0.0000     0.1000 r
  U3215/IN4 (AO222X1)                                             0.0014    0.0004 @   0.1004 r
  U3215/Q (AO222X1)                                               0.1467    0.1494 @   0.2498 r
  mem_resp_li[640] (net)                        1      40.8024              0.0000     0.2498 r
  uce_1__uce/mem_resp_i[70] (bp_uce_02_3)                                   0.0000     0.2498 r
  uce_1__uce/mem_resp_i[70] (net)                      40.8024              0.0000     0.2498 r
  uce_1__uce/U115/IN2 (AND2X1)                                    0.1471   -0.0176 @   0.2322 r
  uce_1__uce/U115/Q (AND2X1)                                      0.0792    0.0940     0.3262 r
  uce_1__uce/data_mem_pkt_o[14] (net)           3      18.7715              0.0000     0.3262 r
  uce_1__uce/data_mem_pkt_o[14] (bp_uce_02_3)                               0.0000     0.3262 r
  data_mem_pkt_li[536] (net)                           18.7715              0.0000     0.3262 r
  core/data_mem_pkt_i[537] (bp_core_minimal_02_0)                           0.0000     0.3262 r
  core/data_mem_pkt_i[537] (net)                       18.7715              0.0000     0.3262 r
  core/be/data_mem_pkt_i[14] (bp_be_top_02_0)                               0.0000     0.3262 r
  core/be/data_mem_pkt_i[14] (net)                     18.7715              0.0000     0.3262 r
  core/be/be_mem/data_mem_pkt_i[14] (bp_be_mem_top_02_0)                    0.0000     0.3262 r
  core/be/be_mem/data_mem_pkt_i[14] (net)              18.7715              0.0000     0.3262 r
  core/be/be_mem/dcache/data_mem_pkt_i[14] (bp_be_dcache_02_0_0)            0.0000     0.3262 r
  core/be/be_mem/dcache/data_mem_pkt_i[14] (net)       18.7715              0.0000     0.3262 r
  core/be/be_mem/dcache/U2150/IN1 (MUX21X1)                       0.0792   -0.0041 &   0.3221 r
  core/be/be_mem/dcache/U2150/Q (MUX21X1)                         0.0383    0.0832     0.4054 r
  core/be/be_mem/dcache/n2305 (net)             1       3.7473              0.0000     0.4054 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/D (DFFX1)    0.0383    0.0000 &   0.4054 r
  data arrival time                                                                    0.4054

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4077     0.4077
  clock reconvergence pessimism                                             0.0000     0.4077
  core/be/be_mem/dcache/uncached_load_data_r_reg_12_/CLK (DFFX1)            0.0000     0.4077 r
  library hold time                                                        -0.0276     0.3801
  data required time                                                                   0.3801
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3801
  data arrival time                                                                   -0.4054
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0253


  Startpoint: mem_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[110] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[110] (net)                         2       9.5323              0.0000     0.1000 f
  U3260/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3260/Q (AO222X1)                                               0.1004    0.1327     0.2327 f
  mem_resp_li[680] (net)                        1      26.1910              0.0000     0.2327 f
  uce_1__uce/mem_resp_i[110] (bp_uce_02_3)                                  0.0000     0.2327 f
  uce_1__uce/mem_resp_i[110] (net)                     26.1910              0.0000     0.2327 f
  uce_1__uce/U158/IN2 (AND2X1)                                    0.1004   -0.0007 &   0.2320 f
  uce_1__uce/U158/Q (AND2X1)                                      0.1220    0.1230 @   0.3550 f
  uce_1__uce/data_mem_pkt_o[54] (net)           3      34.8092              0.0000     0.3550 f
  uce_1__uce/data_mem_pkt_o[54] (bp_uce_02_3)                               0.0000     0.3550 f
  data_mem_pkt_li[576] (net)                           34.8092              0.0000     0.3550 f
  core/data_mem_pkt_i[577] (bp_core_minimal_02_0)                           0.0000     0.3550 f
  core/data_mem_pkt_i[577] (net)                       34.8092              0.0000     0.3550 f
  core/be/data_mem_pkt_i[54] (bp_be_top_02_0)                               0.0000     0.3550 f
  core/be/data_mem_pkt_i[54] (net)                     34.8092              0.0000     0.3550 f
  core/be/be_mem/data_mem_pkt_i[54] (bp_be_mem_top_02_0)                    0.0000     0.3550 f
  core/be/be_mem/data_mem_pkt_i[54] (net)              34.8092              0.0000     0.3550 f
  core/be/be_mem/dcache/data_mem_pkt_i[54] (bp_be_dcache_02_0_0)            0.0000     0.3550 f
  core/be/be_mem/dcache/data_mem_pkt_i[54] (net)       34.8092              0.0000     0.3550 f
  core/be/be_mem/dcache/U2193/IN1 (MUX21X1)                       0.1221   -0.0217 @   0.3334 f
  core/be/be_mem/dcache/U2193/Q (MUX21X1)                         0.0379    0.0806     0.4140 f
  core/be/be_mem/dcache/n2265 (net)             1       3.0194              0.0000     0.4140 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D (DFFX1)    0.0379    0.0000 &   0.4141 f
  data arrival time                                                                    0.4141

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3737     0.3737
  clock reconvergence pessimism                                             0.0000     0.3737
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/CLK (DFFX1)            0.0000     0.3737 r
  library hold time                                                         0.0150     0.3886
  data required time                                                                   0.3886
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3886
  data arrival time                                                                   -0.4141
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0254


  Startpoint: mem_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[39] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[39] (net)                          2       9.8343              0.0000     0.1000 r
  U3330/IN5 (AO222X1)                                             0.0005    0.0002 @   0.1002 r
  U3330/Q (AO222X1)                                               0.2798    0.1635 @   0.2637 r
  mem_resp_li[39] (net)                         1      83.7808              0.0000     0.2637 r
  uce_0__uce/mem_resp_i[39] (bp_uce_02_2)                                   0.0000     0.2637 r
  uce_0__uce/mem_resp_i[39] (net)                      83.7808              0.0000     0.2637 r
  uce_0__uce/U753/IN2 (AND2X1)                                    0.2798   -0.0351 @   0.2286 r
  uce_0__uce/U753/Q (AND2X1)                                      0.1199    0.1242 @   0.3528 r
  uce_0__uce/tag_mem_pkt_o[26] (net)            1      31.5978              0.0000     0.3528 r
  uce_0__uce/tag_mem_pkt_o[26] (bp_uce_02_2)                                0.0000     0.3528 r
  tag_mem_pkt_li[24] (net)                             31.5978              0.0000     0.3528 r
  core/tag_mem_pkt_i[26] (bp_core_minimal_02_0)                             0.0000     0.3528 r
  core/tag_mem_pkt_i[26] (net)                         31.5978              0.0000     0.3528 r
  core/fe/tag_mem_pkt_i[26] (bp_fe_top_02_0)                                0.0000     0.3528 r
  core/fe/tag_mem_pkt_i[26] (net)                      31.5978              0.0000     0.3528 r
  core/fe/mem/tag_mem_pkt_i[26] (bp_fe_mem_02_0)                            0.0000     0.3528 r
  core/fe/mem/tag_mem_pkt_i[26] (net)                  31.5978              0.0000     0.3528 r
  core/fe/mem/icache/tag_mem_pkt_i[26] (bp_fe_icache_02_0)                  0.0000     0.3528 r
  core/fe/mem/icache/tag_mem_pkt_i[26] (net)           31.5978              0.0000     0.3528 r
  core/fe/mem/icache/U1019/IN2 (AND2X1)                           0.1202   -0.0167 @   0.3362 r
  core/fe/mem/icache/U1019/Q (AND2X1)                             0.0679    0.0858     0.4220 r
  core/fe/mem/icache/tag_mem_data_li[23] (net)     3   15.0562              0.0000     0.4220 r
  core/fe/mem/icache/tag_mem/data_i[147] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4220 r
  core/fe/mem/icache/tag_mem/data_i[147] (net)         15.0562              0.0000     0.4220 r
  core/fe/mem/icache/tag_mem/icc_place48/INP (NBUFFX2)            0.0679   -0.0083 &   0.4137 r
  core/fe/mem/icache/tag_mem/icc_place48/Z (NBUFFX2)              0.0251    0.0564     0.4701 r
  core/fe/mem/icache/tag_mem/n160 (net)         1       2.7032              0.0000     0.4701 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[23] (saed90_248x64_1P_bit)   0.0251  -0.0072 &   0.4629 r d 
  data arrival time                                                                    0.4629

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3873     0.3873
  clock reconvergence pessimism                                             0.0000     0.3873
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3873 r
  library hold time                                                         0.0500     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.4629
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0257


  Startpoint: mem_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[103] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[103] (net)                         2      12.5688              0.0000     0.1000 f
  U3252/IN4 (AO222X1)                                             0.0008    0.0003 @   0.1003 f
  U3252/Q (AO222X1)                                               0.1535    0.1602 @   0.2605 f
  mem_resp_li[673] (net)                        1      43.6313              0.0000     0.2605 f
  uce_1__uce/mem_resp_i[103] (bp_uce_02_3)                                  0.0000     0.2605 f
  uce_1__uce/mem_resp_i[103] (net)                     43.6313              0.0000     0.2605 f
  uce_1__uce/U150/IN2 (AND2X1)                                    0.1535   -0.0357 @   0.2248 f
  uce_1__uce/U150/Q (AND2X1)                                      0.1340    0.1342 @   0.3590 f
  uce_1__uce/data_mem_pkt_o[47] (net)           3      36.9420              0.0000     0.3590 f
  uce_1__uce/data_mem_pkt_o[47] (bp_uce_02_3)                               0.0000     0.3590 f
  data_mem_pkt_li[569] (net)                           36.9420              0.0000     0.3590 f
  core/data_mem_pkt_i[570] (bp_core_minimal_02_0)                           0.0000     0.3590 f
  core/data_mem_pkt_i[570] (net)                       36.9420              0.0000     0.3590 f
  core/be/data_mem_pkt_i[47] (bp_be_top_02_0)                               0.0000     0.3590 f
  core/be/data_mem_pkt_i[47] (net)                     36.9420              0.0000     0.3590 f
  core/be/be_mem/data_mem_pkt_i[47] (bp_be_mem_top_02_0)                    0.0000     0.3590 f
  core/be/be_mem/data_mem_pkt_i[47] (net)              36.9420              0.0000     0.3590 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (bp_be_dcache_02_0_0)            0.0000     0.3590 f
  core/be/be_mem/dcache/data_mem_pkt_i[47] (net)       36.9420              0.0000     0.3590 f
  core/be/be_mem/dcache/U2185/IN1 (MUX21X1)                       0.1340   -0.0190 @   0.3399 f
  core/be/be_mem/dcache/U2185/Q (MUX21X1)                         0.0358    0.0805     0.4205 f
  core/be/be_mem/dcache/n2272 (net)             1       2.3138              0.0000     0.4205 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D (DFFX1)    0.0358    0.0000 &   0.4205 f
  data arrival time                                                                    0.4205

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3802     0.3802
  clock reconvergence pessimism                                             0.0000     0.3802
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/CLK (DFFX1)            0.0000     0.3802 r
  library hold time                                                         0.0146     0.3948
  data required time                                                                   0.3948
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3948
  data arrival time                                                                   -0.4205
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0257


  Startpoint: io_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[93] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[93] (net)                           2       8.3116              0.0000     0.1000 r
  U3241/IN6 (AO222X1)                                             0.0003    0.0000 @   0.1000 r
  U3241/Q (AO222X1)                                               0.1416    0.1115 @   0.2115 r
  mem_resp_li[663] (net)                        1      38.9855              0.0000     0.2115 r
  uce_1__uce/mem_resp_i[93] (bp_uce_02_3)                                   0.0000     0.2115 r
  uce_1__uce/mem_resp_i[93] (net)                      38.9855              0.0000     0.2115 r
  uce_1__uce/U139/IN2 (AND2X1)                                    0.1421   -0.0169 @   0.1945 r
  uce_1__uce/U139/Q (AND2X1)                                      0.1171    0.1126 @   0.3071 r
  uce_1__uce/data_mem_pkt_o[37] (net)           3      32.7973              0.0000     0.3071 r
  uce_1__uce/data_mem_pkt_o[37] (bp_uce_02_3)                               0.0000     0.3071 r
  data_mem_pkt_li[559] (net)                           32.7973              0.0000     0.3071 r
  core/data_mem_pkt_i[560] (bp_core_minimal_02_0)                           0.0000     0.3071 r
  core/data_mem_pkt_i[560] (net)                       32.7973              0.0000     0.3071 r
  core/be/data_mem_pkt_i[37] (bp_be_top_02_0)                               0.0000     0.3071 r
  core/be/data_mem_pkt_i[37] (net)                     32.7973              0.0000     0.3071 r
  core/be/be_mem/data_mem_pkt_i[37] (bp_be_mem_top_02_0)                    0.0000     0.3071 r
  core/be/be_mem/data_mem_pkt_i[37] (net)              32.7973              0.0000     0.3071 r
  core/be/be_mem/dcache/data_mem_pkt_i[37] (bp_be_dcache_02_0_0)            0.0000     0.3071 r
  core/be/be_mem/dcache/data_mem_pkt_i[37] (net)       32.7973              0.0000     0.3071 r
  core/be/be_mem/dcache/U2175/IN1 (MUX21X1)                       0.1171   -0.0243 @   0.2828 r
  core/be/be_mem/dcache/U2175/Q (MUX21X1)                         0.0363    0.0903     0.3732 r
  core/be/be_mem/dcache/n2282 (net)             1       3.1074              0.0000     0.3732 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D (DFFX1)    0.0363    0.0000 &   0.3732 r
  data arrival time                                                                    0.3732

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3728     0.3728
  clock reconvergence pessimism                                             0.0000     0.3728
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/CLK (DFFX1)            0.0000     0.3728 r
  library hold time                                                        -0.0261     0.3467
  data required time                                                                   0.3467
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3467
  data arrival time                                                                   -0.3732
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0265


  Startpoint: io_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[79] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[79] (net)                           2      10.4211              0.0000     0.1000 f
  U3376/IN1 (AO222X1)                                             0.0006    0.0001 @   0.1001 f
  U3376/Q (AO222X1)                                               0.1774    0.1889 @   0.2890 f
  mem_resp_li[79] (net)                         1      51.5529              0.0000     0.2890 f
  uce_0__uce/mem_resp_i[79] (bp_uce_02_2)                                   0.0000     0.2890 f
  uce_0__uce/mem_resp_i[79] (net)                      51.5529              0.0000     0.2890 f
  uce_0__uce/U177/IN2 (AND2X1)                                    0.1774   -0.0630 @   0.2260 f
  uce_0__uce/U177/Q (AND2X1)                                      0.3378    0.2321 @   0.4581 f
  uce_0__uce/data_mem_pkt_o[23] (net)           3     100.8289              0.0000     0.4581 f
  uce_0__uce/data_mem_pkt_o[23] (bp_uce_02_2)                               0.0000     0.4581 f
  data_mem_pkt_li[22] (net)                           100.8289              0.0000     0.4581 f
  core/data_mem_pkt_i[23] (bp_core_minimal_02_0)                            0.0000     0.4581 f
  core/data_mem_pkt_i[23] (net)                       100.8289              0.0000     0.4581 f
  core/fe/data_mem_pkt_i[23] (bp_fe_top_02_0)                               0.0000     0.4581 f
  core/fe/data_mem_pkt_i[23] (net)                    100.8289              0.0000     0.4581 f
  core/fe/mem/data_mem_pkt_i[23] (bp_fe_mem_02_0)                           0.0000     0.4581 f
  core/fe/mem/data_mem_pkt_i[23] (net)                100.8289              0.0000     0.4581 f
  core/fe/mem/icache/data_mem_pkt_i[23] (bp_fe_icache_02_0)                 0.0000     0.4581 f
  core/fe/mem/icache/data_mem_pkt_i[23] (net)         100.8289              0.0000     0.4581 f
  core/fe/mem/icache/U1532/IN1 (MUX21X1)                          0.3378   -0.0905 @   0.3677 f
  core/fe/mem/icache/U1532/Q (MUX21X1)                            0.0377    0.1001     0.4678 f
  core/fe/mem/icache/n515 (net)                 1       2.5909              0.0000     0.4678 f
  core/fe/mem/icache/uncached_load_data_r_reg_21_/D (DFFX1)       0.0377    0.0000 &   0.4678 f
  data arrival time                                                                    0.4678

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4268     0.4268
  clock reconvergence pessimism                                             0.0000     0.4268
  core/fe/mem/icache/uncached_load_data_r_reg_21_/CLK (DFFX1)               0.0000     0.4268 r
  library hold time                                                         0.0142     0.4410
  data required time                                                                   0.4410
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4410
  data arrival time                                                                   -0.4678
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0268


  Startpoint: mem_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[77] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[77] (net)                          2      16.9705              0.0000     0.1000 f
  U3374/IN3 (AO222X1)                                             0.0012    0.0002 @   0.1002 f
  U3374/Q (AO222X1)                                               0.1126    0.1360     0.2362 f
  mem_resp_li[77] (net)                         1      30.7355              0.0000     0.2362 f
  uce_0__uce/mem_resp_i[77] (bp_uce_02_2)                                   0.0000     0.2362 f
  uce_0__uce/mem_resp_i[77] (net)                      30.7355              0.0000     0.2362 f
  uce_0__uce/U173/IN2 (AND2X1)                                    0.1126   -0.0274 &   0.2088 f
  uce_0__uce/U173/Q (AND2X1)                                      0.3491    0.2275 @   0.4364 f
  uce_0__uce/data_mem_pkt_o[21] (net)           3     103.7122              0.0000     0.4364 f
  uce_0__uce/data_mem_pkt_o[21] (bp_uce_02_2)                               0.0000     0.4364 f
  data_mem_pkt_li[20] (net)                           103.7122              0.0000     0.4364 f
  core/data_mem_pkt_i[21] (bp_core_minimal_02_0)                            0.0000     0.4364 f
  core/data_mem_pkt_i[21] (net)                       103.7122              0.0000     0.4364 f
  core/fe/data_mem_pkt_i[21] (bp_fe_top_02_0)                               0.0000     0.4364 f
  core/fe/data_mem_pkt_i[21] (net)                    103.7122              0.0000     0.4364 f
  core/fe/mem/data_mem_pkt_i[21] (bp_fe_mem_02_0)                           0.0000     0.4364 f
  core/fe/mem/data_mem_pkt_i[21] (net)                103.7122              0.0000     0.4364 f
  core/fe/mem/icache/data_mem_pkt_i[21] (bp_fe_icache_02_0)                 0.0000     0.4364 f
  core/fe/mem/icache/data_mem_pkt_i[21] (net)         103.7122              0.0000     0.4364 f
  core/fe/mem/icache/U1534/IN1 (MUX21X1)                          0.3491   -0.0715 @   0.3649 f
  core/fe/mem/icache/U1534/Q (MUX21X1)                            0.0389    0.1028     0.4677 f
  core/fe/mem/icache/n513 (net)                 1       3.3759              0.0000     0.4677 f
  core/fe/mem/icache/uncached_load_data_r_reg_19_/D (DFFX1)       0.0389   -0.0010 &   0.4667 f
  data arrival time                                                                    0.4667

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4256     0.4256
  clock reconvergence pessimism                                             0.0000     0.4256
  core/fe/mem/icache/uncached_load_data_r_reg_19_/CLK (DFFX1)               0.0000     0.4256 r
  library hold time                                                         0.0139     0.4395
  data required time                                                                   0.4395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4395
  data arrival time                                                                   -0.4667
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0272


  Startpoint: mem_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[109] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[109] (net)                         2      10.0655              0.0000     0.1000 f
  U3259/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3259/Q (AO222X1)                                               0.1212    0.1418 @   0.2417 f
  mem_resp_li[679] (net)                        1      32.1503              0.0000     0.2417 f
  uce_1__uce/mem_resp_i[109] (bp_uce_02_3)                                  0.0000     0.2417 f
  uce_1__uce/mem_resp_i[109] (net)                     32.1503              0.0000     0.2417 f
  uce_1__uce/U157/IN2 (AND2X1)                                    0.1214   -0.0230 @   0.2187 f
  uce_1__uce/U157/Q (AND2X1)                                      0.1109    0.1206 @   0.3393 f
  uce_1__uce/data_mem_pkt_o[53] (net)           3      30.9073              0.0000     0.3393 f
  uce_1__uce/data_mem_pkt_o[53] (bp_uce_02_3)                               0.0000     0.3393 f
  data_mem_pkt_li[575] (net)                           30.9073              0.0000     0.3393 f
  core/data_mem_pkt_i[576] (bp_core_minimal_02_0)                           0.0000     0.3393 f
  core/data_mem_pkt_i[576] (net)                       30.9073              0.0000     0.3393 f
  core/be/data_mem_pkt_i[53] (bp_be_top_02_0)                               0.0000     0.3393 f
  core/be/data_mem_pkt_i[53] (net)                     30.9073              0.0000     0.3393 f
  core/be/be_mem/data_mem_pkt_i[53] (bp_be_mem_top_02_0)                    0.0000     0.3393 f
  core/be/be_mem/data_mem_pkt_i[53] (net)              30.9073              0.0000     0.3393 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (bp_be_dcache_02_0_0)            0.0000     0.3393 f
  core/be/be_mem/dcache/data_mem_pkt_i[53] (net)       30.9073              0.0000     0.3393 f
  core/be/be_mem/dcache/U2191/IN1 (MUX21X1)                       0.1110    0.0006 @   0.3400 f
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                         0.0359    0.0773     0.4172 f
  core/be/be_mem/dcache/n2266 (net)             1       2.3209              0.0000     0.4172 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)    0.0359    0.0000 &   0.4173 f
  data arrival time                                                                    0.4173

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3742     0.3742
  clock reconvergence pessimism                                             0.0000     0.3742
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)            0.0000     0.3742 r
  library hold time                                                         0.0155     0.3897
  data required time                                                                   0.3897
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3897
  data arrival time                                                                   -0.4173
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0276


  Startpoint: io_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[74] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[74] (net)                           2      13.5599              0.0000     0.1000 f
  U3371/IN1 (AO222X1)                                             0.0011    0.0004 @   0.1004 f
  U3371/Q (AO222X1)                                               0.0742    0.1299     0.2303 f
  mem_resp_li[74] (net)                         1      16.6647              0.0000     0.2303 f
  uce_0__uce/mem_resp_i[74] (bp_uce_02_2)                                   0.0000     0.2303 f
  uce_0__uce/mem_resp_i[74] (net)                      16.6647              0.0000     0.2303 f
  uce_0__uce/U170/IN2 (AND2X1)                                    0.0742   -0.0041 &   0.2261 f
  uce_0__uce/U170/Q (AND2X1)                                      0.3471    0.2163 @   0.4425 f
  uce_0__uce/data_mem_pkt_o[18] (net)           3     102.1698              0.0000     0.4425 f
  uce_0__uce/data_mem_pkt_o[18] (bp_uce_02_2)                               0.0000     0.4425 f
  data_mem_pkt_li[17] (net)                           102.1698              0.0000     0.4425 f
  core/data_mem_pkt_i[18] (bp_core_minimal_02_0)                            0.0000     0.4425 f
  core/data_mem_pkt_i[18] (net)                       102.1698              0.0000     0.4425 f
  core/fe/data_mem_pkt_i[18] (bp_fe_top_02_0)                               0.0000     0.4425 f
  core/fe/data_mem_pkt_i[18] (net)                    102.1698              0.0000     0.4425 f
  core/fe/mem/data_mem_pkt_i[18] (bp_fe_mem_02_0)                           0.0000     0.4425 f
  core/fe/mem/data_mem_pkt_i[18] (net)                102.1698              0.0000     0.4425 f
  core/fe/mem/icache/data_mem_pkt_i[18] (bp_fe_icache_02_0)                 0.0000     0.4425 f
  core/fe/mem/icache/data_mem_pkt_i[18] (net)         102.1698              0.0000     0.4425 f
  core/fe/mem/icache/U1537/IN1 (MUX21X1)                          0.3471   -0.0740 @   0.3685 f
  core/fe/mem/icache/U1537/Q (MUX21X1)                            0.0373    0.1014     0.4699 f
  core/fe/mem/icache/n510 (net)                 1       2.8319              0.0000     0.4699 f
  core/fe/mem/icache/uncached_load_data_r_reg_16_/D (DFFX1)       0.0373    0.0000 &   0.4699 f
  data arrival time                                                                    0.4699

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4279     0.4279
  clock reconvergence pessimism                                             0.0000     0.4279
  core/fe/mem/icache/uncached_load_data_r_reg_16_/CLK (DFFX1)               0.0000     0.4279 r
  library hold time                                                         0.0143     0.4422
  data required time                                                                   0.4422
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4422
  data arrival time                                                                   -0.4699
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0277


  Startpoint: io_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[64] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[64] (net)                           2      11.9892              0.0000     0.1000 f
  U3360/IN1 (AO222X1)                                             0.0009    0.0003 @   0.1003 f
  U3360/Q (AO222X1)                                               0.0844    0.1368     0.2372 f
  mem_resp_li[64] (net)                         1      20.4117              0.0000     0.2372 f
  uce_0__uce/mem_resp_i[64] (bp_uce_02_2)                                   0.0000     0.2372 f
  uce_0__uce/mem_resp_i[64] (net)                      20.4117              0.0000     0.2372 f
  uce_0__uce/U159/IN2 (AND2X1)                                    0.0844   -0.0084 &   0.2288 f
  uce_0__uce/U159/Q (AND2X1)                                      0.3049    0.2059 @   0.4347 f
  uce_0__uce/data_mem_pkt_o[8] (net)            3      91.3191              0.0000     0.4347 f
  uce_0__uce/data_mem_pkt_o[8] (bp_uce_02_2)                                0.0000     0.4347 f
  data_mem_pkt_li[7] (net)                             91.3191              0.0000     0.4347 f
  core/data_mem_pkt_i[8] (bp_core_minimal_02_0)                             0.0000     0.4347 f
  core/data_mem_pkt_i[8] (net)                         91.3191              0.0000     0.4347 f
  core/fe/data_mem_pkt_i[8] (bp_fe_top_02_0)                                0.0000     0.4347 f
  core/fe/data_mem_pkt_i[8] (net)                      91.3191              0.0000     0.4347 f
  core/fe/mem/data_mem_pkt_i[8] (bp_fe_mem_02_0)                            0.0000     0.4347 f
  core/fe/mem/data_mem_pkt_i[8] (net)                  91.3191              0.0000     0.4347 f
  core/fe/mem/icache/data_mem_pkt_i[8] (bp_fe_icache_02_0)                  0.0000     0.4347 f
  core/fe/mem/icache/data_mem_pkt_i[8] (net)           91.3191              0.0000     0.4347 f
  core/fe/mem/icache/U953/IN1 (MUX21X1)                           0.3049   -0.0682 @   0.3665 f
  core/fe/mem/icache/U953/Q (MUX21X1)                             0.0368    0.0982     0.4647 f
  core/fe/mem/icache/n500 (net)                 1       2.7250              0.0000     0.4647 f
  core/fe/mem/icache/uncached_load_data_r_reg_6_/D (DFFX1)        0.0368    0.0000 &   0.4647 f
  data arrival time                                                                    0.4647

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                             0.0000     0.4226
  core/fe/mem/icache/uncached_load_data_r_reg_6_/CLK (DFFX1)                0.0000     0.4226 r
  library hold time                                                         0.0144     0.4370
  data required time                                                                   0.4370
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4370
  data arrival time                                                                   -0.4647
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0277


  Startpoint: mem_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[71] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[71] (net)                          2      17.9992              0.0000     0.1000 r
  U3367/IN5 (AO222X1)                                             0.0014    0.0002 @   0.1002 r
  U3367/Q (AO222X1)                                               0.1002    0.0947     0.1949 r
  mem_resp_li[71] (net)                         1      26.6426              0.0000     0.1949 r
  uce_0__uce/mem_resp_i[71] (bp_uce_02_2)                                   0.0000     0.1949 r
  uce_0__uce/mem_resp_i[71] (net)                      26.6426              0.0000     0.1949 r
  uce_0__uce/U167/IN2 (AND2X1)                                    0.1002   -0.0100 &   0.1849 r
  uce_0__uce/U167/Q (AND2X1)                                      0.2928    0.1768 @   0.3616 r
  uce_0__uce/data_mem_pkt_o[15] (net)           3      89.1078              0.0000     0.3616 r
  uce_0__uce/data_mem_pkt_o[15] (bp_uce_02_2)                               0.0000     0.3616 r
  data_mem_pkt_li[14] (net)                            89.1078              0.0000     0.3616 r
  core/data_mem_pkt_i[15] (bp_core_minimal_02_0)                            0.0000     0.3616 r
  core/data_mem_pkt_i[15] (net)                        89.1078              0.0000     0.3616 r
  core/fe/data_mem_pkt_i[15] (bp_fe_top_02_0)                               0.0000     0.3616 r
  core/fe/data_mem_pkt_i[15] (net)                     89.1078              0.0000     0.3616 r
  core/fe/mem/data_mem_pkt_i[15] (bp_fe_mem_02_0)                           0.0000     0.3616 r
  core/fe/mem/data_mem_pkt_i[15] (net)                 89.1078              0.0000     0.3616 r
  core/fe/mem/icache/data_mem_pkt_i[15] (bp_fe_icache_02_0)                 0.0000     0.3616 r
  core/fe/mem/icache/data_mem_pkt_i[15] (net)          89.1078              0.0000     0.3616 r
  core/fe/mem/icache/U1540/IN1 (MUX21X1)                          0.2928   -0.0543 @   0.3074 r
  core/fe/mem/icache/U1540/Q (MUX21X1)                            0.0342    0.1176     0.4250 r
  core/fe/mem/icache/n507 (net)                 1       2.3800              0.0000     0.4250 r
  core/fe/mem/icache/uncached_load_data_r_reg_13_/D (DFFX1)       0.0342    0.0000 &   0.4250 r
  data arrival time                                                                    0.4250

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4221     0.4221
  clock reconvergence pessimism                                             0.0000     0.4221
  core/fe/mem/icache/uncached_load_data_r_reg_13_/CLK (DFFX1)               0.0000     0.4221 r
  library hold time                                                        -0.0253     0.3968
  data required time                                                                   0.3968
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3968
  data arrival time                                                                   -0.4250
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0282


  Startpoint: mem_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[66] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[66] (net)                          2      16.7135              0.0000     0.1000 r
  U3362/IN5 (AO222X1)                                             0.0014    0.0004 @   0.1004 r
  U3362/Q (AO222X1)                                               0.1141    0.1013     0.2017 r
  mem_resp_li[66] (net)                         1      31.5378              0.0000     0.2017 r
  uce_0__uce/mem_resp_i[66] (bp_uce_02_2)                                   0.0000     0.2017 r
  uce_0__uce/mem_resp_i[66] (net)                      31.5378              0.0000     0.2017 r
  uce_0__uce/U162/IN2 (AND2X1)                                    0.1141   -0.0196 &   0.1821 r
  uce_0__uce/U162/Q (AND2X1)                                      0.3049    0.1847 @   0.3668 r
  uce_0__uce/data_mem_pkt_o[10] (net)           3      93.5862              0.0000     0.3668 r
  uce_0__uce/data_mem_pkt_o[10] (bp_uce_02_2)                               0.0000     0.3668 r
  data_mem_pkt_li[9] (net)                             93.5862              0.0000     0.3668 r
  core/data_mem_pkt_i[10] (bp_core_minimal_02_0)                            0.0000     0.3668 r
  core/data_mem_pkt_i[10] (net)                        93.5862              0.0000     0.3668 r
  core/fe/data_mem_pkt_i[10] (bp_fe_top_02_0)                               0.0000     0.3668 r
  core/fe/data_mem_pkt_i[10] (net)                     93.5862              0.0000     0.3668 r
  core/fe/mem/data_mem_pkt_i[10] (bp_fe_mem_02_0)                           0.0000     0.3668 r
  core/fe/mem/data_mem_pkt_i[10] (net)                 93.5862              0.0000     0.3668 r
  core/fe/mem/icache/data_mem_pkt_i[10] (bp_fe_icache_02_0)                 0.0000     0.3668 r
  core/fe/mem/icache/data_mem_pkt_i[10] (net)          93.5862              0.0000     0.3668 r
  core/fe/mem/icache/U1545/IN1 (MUX21X1)                          0.3049   -0.0627 @   0.3040 r
  core/fe/mem/icache/U1545/Q (MUX21X1)                            0.0367    0.1210     0.4251 r
  core/fe/mem/icache/n502 (net)                 1       3.2347              0.0000     0.4251 r
  core/fe/mem/icache/uncached_load_data_r_reg_8_/D (DFFX1)        0.0367    0.0000 &   0.4251 r
  data arrival time                                                                    0.4251

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                             0.0000     0.4226
  core/fe/mem/icache/uncached_load_data_r_reg_8_/CLK (DFFX1)                0.0000     0.4226 r
  library hold time                                                        -0.0261     0.3965
  data required time                                                                   0.3965
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3965
  data arrival time                                                                   -0.4251
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0286


  Startpoint: io_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[110] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[110] (net)                          2       9.4398              0.0000     0.1000 r
  U3260/IN5 (AO222X1)                                             0.0005   -0.0001 @   0.0999 r
  U3260/Q (AO222X1)                                               0.0989    0.0939     0.1938 r
  mem_resp_li[680] (net)                        1      26.1959              0.0000     0.1938 r
  uce_1__uce/mem_resp_i[110] (bp_uce_02_3)                                  0.0000     0.1938 r
  uce_1__uce/mem_resp_i[110] (net)                     26.1959              0.0000     0.1938 r
  uce_1__uce/U158/IN2 (AND2X1)                                    0.0989   -0.0006 &   0.1932 r
  uce_1__uce/U158/Q (AND2X1)                                      0.1238    0.1113 @   0.3045 r
  uce_1__uce/data_mem_pkt_o[54] (net)           3      35.7107              0.0000     0.3045 r
  uce_1__uce/data_mem_pkt_o[54] (bp_uce_02_3)                               0.0000     0.3045 r
  data_mem_pkt_li[576] (net)                           35.7107              0.0000     0.3045 r
  core/data_mem_pkt_i[577] (bp_core_minimal_02_0)                           0.0000     0.3045 r
  core/data_mem_pkt_i[577] (net)                       35.7107              0.0000     0.3045 r
  core/be/data_mem_pkt_i[54] (bp_be_top_02_0)                               0.0000     0.3045 r
  core/be/data_mem_pkt_i[54] (net)                     35.7107              0.0000     0.3045 r
  core/be/be_mem/data_mem_pkt_i[54] (bp_be_mem_top_02_0)                    0.0000     0.3045 r
  core/be/be_mem/data_mem_pkt_i[54] (net)              35.7107              0.0000     0.3045 r
  core/be/be_mem/dcache/data_mem_pkt_i[54] (bp_be_dcache_02_0_0)            0.0000     0.3045 r
  core/be/be_mem/dcache/data_mem_pkt_i[54] (net)       35.7107              0.0000     0.3045 r
  core/be/be_mem/dcache/U2193/IN1 (MUX21X1)                       0.1239   -0.0202 @   0.2843 r
  core/be/be_mem/dcache/U2193/Q (MUX21X1)                         0.0366    0.0920     0.3763 r
  core/be/be_mem/dcache/n2265 (net)             1       3.1918              0.0000     0.3763 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D (DFFX1)    0.0366    0.0000 &   0.3764 r
  data arrival time                                                                    0.3764

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3737     0.3737
  clock reconvergence pessimism                                             0.0000     0.3737
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/CLK (DFFX1)            0.0000     0.3737 r
  library hold time                                                        -0.0262     0.3475
  data required time                                                                   0.3475
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3475
  data arrival time                                                                   -0.3764
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0289


  Startpoint: io_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[109] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[109] (net)                          2       9.6836              0.0000     0.1000 r
  U3259/IN5 (AO222X1)                                             0.0005    0.0001 @   0.1001 r
  U3259/Q (AO222X1)                                               0.1202    0.1012 @   0.2013 r
  mem_resp_li[679] (net)                        1      32.1552              0.0000     0.2013 r
  uce_1__uce/mem_resp_i[109] (bp_uce_02_3)                                  0.0000     0.2013 r
  uce_1__uce/mem_resp_i[109] (net)                     32.1552              0.0000     0.2013 r
  uce_1__uce/U157/IN2 (AND2X1)                                    0.1204   -0.0216 @   0.1798 r
  uce_1__uce/U157/Q (AND2X1)                                      0.1136    0.1088 @   0.2886 r
  uce_1__uce/data_mem_pkt_o[53] (net)           3      31.8088              0.0000     0.2886 r
  uce_1__uce/data_mem_pkt_o[53] (bp_uce_02_3)                               0.0000     0.2886 r
  data_mem_pkt_li[575] (net)                           31.8088              0.0000     0.2886 r
  core/data_mem_pkt_i[576] (bp_core_minimal_02_0)                           0.0000     0.2886 r
  core/data_mem_pkt_i[576] (net)                       31.8088              0.0000     0.2886 r
  core/be/data_mem_pkt_i[53] (bp_be_top_02_0)                               0.0000     0.2886 r
  core/be/data_mem_pkt_i[53] (net)                     31.8088              0.0000     0.2886 r
  core/be/be_mem/data_mem_pkt_i[53] (bp_be_mem_top_02_0)                    0.0000     0.2886 r
  core/be/be_mem/data_mem_pkt_i[53] (net)              31.8088              0.0000     0.2886 r
  core/be/be_mem/dcache/data_mem_pkt_i[53] (bp_be_dcache_02_0_0)            0.0000     0.2886 r
  core/be/be_mem/dcache/data_mem_pkt_i[53] (net)       31.8088              0.0000     0.2886 r
  core/be/be_mem/dcache/U2191/IN1 (MUX21X1)                       0.1136    0.0007 @   0.2893 r
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                         0.0345    0.0883     0.3776 r
  core/be/be_mem/dcache/n2266 (net)             1       2.4933              0.0000     0.3776 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)    0.0345    0.0000 &   0.3776 r
  data arrival time                                                                    0.3776

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3742     0.3742
  clock reconvergence pessimism                                             0.0000     0.3742
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)            0.0000     0.3742 r
  library hold time                                                        -0.0255     0.3487
  data required time                                                                   0.3487
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3487
  data arrival time                                                                   -0.3776
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0289


  Startpoint: io_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[59] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[59] (net)                           2      14.6334              0.0000     0.1000 f
  U3353/IN1 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3353/Q (AO222X1)                                               0.0823    0.1353     0.2356 f
  mem_resp_li[59] (net)                         1      19.5899              0.0000     0.2356 f
  uce_0__uce/mem_resp_i[59] (bp_uce_02_2)                                   0.0000     0.2356 f
  uce_0__uce/mem_resp_i[59] (net)                      19.5899              0.0000     0.2356 f
  uce_0__uce/U154/IN2 (AND2X1)                                    0.0823   -0.0088 &   0.2268 f
  uce_0__uce/U154/Q (AND2X1)                                      0.2790    0.1871 @   0.4139 f
  uce_0__uce/data_mem_pkt_o[3] (net)            3      81.3878              0.0000     0.4139 f
  uce_0__uce/data_mem_pkt_o[3] (bp_uce_02_2)                                0.0000     0.4139 f
  data_mem_pkt_li[2] (net)                             81.3878              0.0000     0.4139 f
  core/data_mem_pkt_i[3] (bp_core_minimal_02_0)                             0.0000     0.4139 f
  core/data_mem_pkt_i[3] (net)                         81.3878              0.0000     0.4139 f
  core/fe/data_mem_pkt_i[3] (bp_fe_top_02_0)                                0.0000     0.4139 f
  core/fe/data_mem_pkt_i[3] (net)                      81.3878              0.0000     0.4139 f
  core/fe/mem/data_mem_pkt_i[3] (bp_fe_mem_02_0)                            0.0000     0.4139 f
  core/fe/mem/data_mem_pkt_i[3] (net)                  81.3878              0.0000     0.4139 f
  core/fe/mem/icache/data_mem_pkt_i[3] (bp_fe_icache_02_0)                  0.0000     0.4139 f
  core/fe/mem/icache/data_mem_pkt_i[3] (net)           81.3878              0.0000     0.4139 f
  core/fe/mem/icache/U948/IN1 (MUX21X1)                           0.2790   -0.0435 @   0.3704 f
  core/fe/mem/icache/U948/Q (MUX21X1)                             0.0372    0.0966     0.4670 f
  core/fe/mem/icache/n495 (net)                 1       2.8019              0.0000     0.4670 f
  core/fe/mem/icache/uncached_load_data_r_reg_1_/D (DFFX1)        0.0372    0.0000 &   0.4670 f
  data arrival time                                                                    0.4670

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4237     0.4237
  clock reconvergence pessimism                                             0.0000     0.4237
  core/fe/mem/icache/uncached_load_data_r_reg_1_/CLK (DFFX1)                0.0000     0.4237 r
  library hold time                                                         0.0143     0.4380
  data required time                                                                   0.4380
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4380
  data arrival time                                                                   -0.4670
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0289


  Startpoint: mem_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[65] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[65] (net)                          2      20.7218              0.0000     0.1000 r
  U3361/IN5 (AO222X1)                                             0.0022    0.0002 @   0.1002 r
  U3361/Q (AO222X1)                                               0.1320    0.1065 @   0.2067 r
  mem_resp_li[65] (net)                         1      35.9259              0.0000     0.2067 r
  uce_0__uce/mem_resp_i[65] (bp_uce_02_2)                                   0.0000     0.2067 r
  uce_0__uce/mem_resp_i[65] (net)                      35.9259              0.0000     0.2067 r
  uce_0__uce/U160/IN2 (AND2X1)                                    0.1323   -0.0145 @   0.1922 r
  uce_0__uce/U160/Q (AND2X1)                                      0.2868    0.1778 @   0.3700 r
  uce_0__uce/data_mem_pkt_o[9] (net)            3      86.8572              0.0000     0.3700 r
  uce_0__uce/data_mem_pkt_o[9] (bp_uce_02_2)                                0.0000     0.3700 r
  data_mem_pkt_li[8] (net)                             86.8572              0.0000     0.3700 r
  core/data_mem_pkt_i[9] (bp_core_minimal_02_0)                             0.0000     0.3700 r
  core/data_mem_pkt_i[9] (net)                         86.8572              0.0000     0.3700 r
  core/fe/data_mem_pkt_i[9] (bp_fe_top_02_0)                                0.0000     0.3700 r
  core/fe/data_mem_pkt_i[9] (net)                      86.8572              0.0000     0.3700 r
  core/fe/mem/data_mem_pkt_i[9] (bp_fe_mem_02_0)                            0.0000     0.3700 r
  core/fe/mem/data_mem_pkt_i[9] (net)                  86.8572              0.0000     0.3700 r
  core/fe/mem/icache/data_mem_pkt_i[9] (bp_fe_icache_02_0)                  0.0000     0.3700 r
  core/fe/mem/icache/data_mem_pkt_i[9] (net)           86.8572              0.0000     0.3700 r
  core/fe/mem/icache/U1546/IN1 (MUX21X1)                          0.2868   -0.0612 @   0.3088 r
  core/fe/mem/icache/U1546/Q (MUX21X1)                            0.0365    0.1186     0.4273 r
  core/fe/mem/icache/n501 (net)                 1       3.1496              0.0000     0.4273 r
  core/fe/mem/icache/uncached_load_data_r_reg_7_/D (DFFX1)        0.0365    0.0000 &   0.4274 r
  data arrival time                                                                    0.4274

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                             0.0000     0.4226
  core/fe/mem/icache/uncached_load_data_r_reg_7_/CLK (DFFX1)                0.0000     0.4226 r
  library hold time                                                        -0.0260     0.3966
  data required time                                                                   0.3966
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3966
  data arrival time                                                                   -0.4274
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0307


  Startpoint: mem_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[115] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[115] (net)                         2      14.8832              0.0000     0.1000 f
  U3265/IN4 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3265/Q (AO222X1)                                               0.1324    0.1519     0.2521 f
  mem_resp_li[685] (net)                        1      37.9131              0.0000     0.2521 f
  uce_1__uce/mem_resp_i[115] (bp_uce_02_3)                                  0.0000     0.2521 f
  uce_1__uce/mem_resp_i[115] (net)                     37.9131              0.0000     0.2521 f
  uce_1__uce/U163/IN2 (AND2X1)                                    0.1324   -0.0131 &   0.2390 f
  uce_1__uce/U163/Q (AND2X1)                                      0.1178    0.1260 @   0.3650 f
  uce_1__uce/data_mem_pkt_o[59] (net)           3      33.2099              0.0000     0.3650 f
  uce_1__uce/data_mem_pkt_o[59] (bp_uce_02_3)                               0.0000     0.3650 f
  data_mem_pkt_li[581] (net)                           33.2099              0.0000     0.3650 f
  core/data_mem_pkt_i[582] (bp_core_minimal_02_0)                           0.0000     0.3650 f
  core/data_mem_pkt_i[582] (net)                       33.2099              0.0000     0.3650 f
  core/be/data_mem_pkt_i[59] (bp_be_top_02_0)                               0.0000     0.3650 f
  core/be/data_mem_pkt_i[59] (net)                     33.2099              0.0000     0.3650 f
  core/be/be_mem/data_mem_pkt_i[59] (bp_be_mem_top_02_0)                    0.0000     0.3650 f
  core/be/be_mem/data_mem_pkt_i[59] (net)              33.2099              0.0000     0.3650 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (bp_be_dcache_02_0_0)            0.0000     0.3650 f
  core/be/be_mem/dcache/data_mem_pkt_i[59] (net)       33.2099              0.0000     0.3650 f
  core/be/be_mem/dcache/U2198/IN1 (MUX21X1)                       0.1178   -0.0266 @   0.3384 f
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                         0.0397    0.0815     0.4198 f
  core/be/be_mem/dcache/n2260 (net)             1       3.6558              0.0000     0.4198 f
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)    0.0397    0.0000 &   0.4199 f
  data arrival time                                                                    0.4199

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3744     0.3744
  clock reconvergence pessimism                                             0.0000     0.3744
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)            0.0000     0.3744 r
  library hold time                                                         0.0145     0.3890
  data required time                                                                   0.3890
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3890
  data arrival time                                                                   -0.4199
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0309


  Startpoint: io_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[115] (in)                                             0.0000    0.0000 @   0.1000 r
  io_resp_i[115] (net)                          2      13.5398              0.0000     0.1000 r
  U3265/IN5 (AO222X1)                                             0.0010    0.0003 @   0.1003 r
  U3265/Q (AO222X1)                                               0.1321    0.1098     0.2102 r
  mem_resp_li[685] (net)                        1      37.9179              0.0000     0.2102 r
  uce_1__uce/mem_resp_i[115] (bp_uce_02_3)                                  0.0000     0.2102 r
  uce_1__uce/mem_resp_i[115] (net)                     37.9179              0.0000     0.2102 r
  uce_1__uce/U163/IN2 (AND2X1)                                    0.1321   -0.0122 &   0.1980 r
  uce_1__uce/U163/Q (AND2X1)                                      0.1205    0.1133 @   0.3113 r
  uce_1__uce/data_mem_pkt_o[59] (net)           3      34.1113              0.0000     0.3113 r
  uce_1__uce/data_mem_pkt_o[59] (bp_uce_02_3)                               0.0000     0.3113 r
  data_mem_pkt_li[581] (net)                           34.1113              0.0000     0.3113 r
  core/data_mem_pkt_i[582] (bp_core_minimal_02_0)                           0.0000     0.3113 r
  core/data_mem_pkt_i[582] (net)                       34.1113              0.0000     0.3113 r
  core/be/data_mem_pkt_i[59] (bp_be_top_02_0)                               0.0000     0.3113 r
  core/be/data_mem_pkt_i[59] (net)                     34.1113              0.0000     0.3113 r
  core/be/be_mem/data_mem_pkt_i[59] (bp_be_mem_top_02_0)                    0.0000     0.3113 r
  core/be/be_mem/data_mem_pkt_i[59] (net)              34.1113              0.0000     0.3113 r
  core/be/be_mem/dcache/data_mem_pkt_i[59] (bp_be_dcache_02_0_0)            0.0000     0.3113 r
  core/be/be_mem/dcache/data_mem_pkt_i[59] (net)       34.1113              0.0000     0.3113 r
  core/be/be_mem/dcache/U2198/IN1 (MUX21X1)                       0.1205   -0.0248 @   0.2866 r
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                         0.0384    0.0926     0.3791 r
  core/be/be_mem/dcache/n2260 (net)             1       3.8282              0.0000     0.3791 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)    0.0384    0.0000 &   0.3792 r
  data arrival time                                                                    0.3792

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3744     0.3744
  clock reconvergence pessimism                                             0.0000     0.3744
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)            0.0000     0.3744 r
  library hold time                                                        -0.0267     0.3477
  data required time                                                                   0.3477
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3477
  data arrival time                                                                   -0.3792
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0315


  Startpoint: mem_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[95] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[95] (net)                          2      10.0506              0.0000     0.1000 f
  U3396/IN5 (AO222X1)                                             0.0005    0.0001 @   0.1001 f
  U3396/Q (AO222X1)                                               0.1238    0.1120 @   0.2122 f
  mem_resp_li[95] (net)                         1      33.5721              0.0000     0.2122 f
  uce_0__uce/mem_resp_i[95] (bp_uce_02_2)                                   0.0000     0.2122 f
  uce_0__uce/mem_resp_i[95] (net)                      33.5721              0.0000     0.2122 f
  uce_0__uce/U194/IN2 (AND2X1)                                    0.1238   -0.0284 @   0.1838 f
  uce_0__uce/U194/Q (AND2X1)                                      0.3806    0.2368 @   0.4205 f
  uce_0__uce/data_mem_pkt_o[39] (net)           3     111.4147              0.0000     0.4205 f
  uce_0__uce/data_mem_pkt_o[39] (bp_uce_02_2)                               0.0000     0.4205 f
  data_mem_pkt_li[38] (net)                           111.4147              0.0000     0.4205 f
  core/data_mem_pkt_i[39] (bp_core_minimal_02_0)                            0.0000     0.4205 f
  core/data_mem_pkt_i[39] (net)                       111.4147              0.0000     0.4205 f
  core/fe/data_mem_pkt_i[39] (bp_fe_top_02_0)                               0.0000     0.4205 f
  core/fe/data_mem_pkt_i[39] (net)                    111.4147              0.0000     0.4205 f
  core/fe/mem/data_mem_pkt_i[39] (bp_fe_mem_02_0)                           0.0000     0.4205 f
  core/fe/mem/data_mem_pkt_i[39] (net)                111.4147              0.0000     0.4205 f
  core/fe/mem/icache/data_mem_pkt_i[39] (bp_fe_icache_02_0)                 0.0000     0.4205 f
  core/fe/mem/icache/data_mem_pkt_i[39] (net)         111.4147              0.0000     0.4205 f
  core/fe/mem/icache/U960/IN1 (MUX21X1)                           0.3806   -0.0739 @   0.3466 f
  core/fe/mem/icache/U960/Q (MUX21X1)                             0.0352    0.1025     0.4491 f
  core/fe/mem/icache/n531 (net)                 1       2.3779              0.0000     0.4491 f
  core/fe/mem/icache/uncached_load_data_r_reg_37_/D (DFFX1)       0.0352    0.0000 &   0.4492 f
  data arrival time                                                                    0.4492

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4017     0.4017
  clock reconvergence pessimism                                             0.0000     0.4017
  core/fe/mem/icache/uncached_load_data_r_reg_37_/CLK (DFFX1)               0.0000     0.4017 r
  library hold time                                                         0.0157     0.4174
  data required time                                                                   0.4174
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4174
  data arrival time                                                                   -0.4492
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0318


  Startpoint: mem_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[34] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[34] (net)                          2      11.1239              0.0000     0.1000 r
  U3325/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3325/Q (AO222X1)                                               0.2761    0.1617 @   0.2617 r
  mem_resp_li[34] (net)                         1      82.4338              0.0000     0.2617 r
  uce_0__uce/mem_resp_i[34] (bp_uce_02_2)                                   0.0000     0.2617 r
  uce_0__uce/mem_resp_i[34] (net)                      82.4338              0.0000     0.2617 r
  uce_0__uce/U748/IN2 (AND2X1)                                    0.2761   -0.0315 @   0.2302 r
  uce_0__uce/U748/Q (AND2X1)                                      0.1158    0.1222 @   0.3524 r
  uce_0__uce/tag_mem_pkt_o[21] (net)            1      30.2560              0.0000     0.3524 r
  uce_0__uce/tag_mem_pkt_o[21] (bp_uce_02_2)                                0.0000     0.3524 r
  tag_mem_pkt_li[19] (net)                             30.2560              0.0000     0.3524 r
  core/tag_mem_pkt_i[21] (bp_core_minimal_02_0)                             0.0000     0.3524 r
  core/tag_mem_pkt_i[21] (net)                         30.2560              0.0000     0.3524 r
  core/fe/tag_mem_pkt_i[21] (bp_fe_top_02_0)                                0.0000     0.3524 r
  core/fe/tag_mem_pkt_i[21] (net)                      30.2560              0.0000     0.3524 r
  core/fe/mem/tag_mem_pkt_i[21] (bp_fe_mem_02_0)                            0.0000     0.3524 r
  core/fe/mem/tag_mem_pkt_i[21] (net)                  30.2560              0.0000     0.3524 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (bp_fe_icache_02_0)                  0.0000     0.3524 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (net)           30.2560              0.0000     0.3524 r
  core/fe/mem/icache/U1014/IN2 (AND2X1)                           0.1160   -0.0185 @   0.3339 r
  core/fe/mem/icache/U1014/Q (AND2X1)                             0.0696    0.0862     0.4202 r
  core/fe/mem/icache/tag_mem_data_li[18] (net)     3   15.7263              0.0000     0.4202 r
  core/fe/mem/icache/tag_mem/data_i[142] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4202 r
  core/fe/mem/icache/tag_mem/data_i[142] (net)         15.7263              0.0000     0.4202 r
  core/fe/mem/icache/tag_mem/icc_place41/INP (NBUFFX2)            0.0696   -0.0028 &   0.4173 r
  core/fe/mem/icache/tag_mem/icc_place41/Z (NBUFFX2)              0.0257    0.0571     0.4744 r
  core/fe/mem/icache/tag_mem/n170 (net)         1       3.0768              0.0000     0.4744 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[18] (saed90_248x64_1P_bit)   0.0257  -0.0047 &   0.4697 r d 
  data arrival time                                                                    0.4697

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3873     0.3873
  clock reconvergence pessimism                                             0.0000     0.3873
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3873 r
  library hold time                                                         0.0500     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.4697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0324


  Startpoint: mem_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[58] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[58] (net)                          2      14.8157              0.0000     0.1000 r
  U3352/IN5 (AO222X1)                                             0.0010    0.0001 @   0.1001 r
  U3352/Q (AO222X1)                                               0.1656    0.1192 @   0.2193 r
  mem_resp_li[58] (net)                         1      46.9413              0.0000     0.2193 r
  uce_0__uce/mem_resp_i[58] (bp_uce_02_2)                                   0.0000     0.2193 r
  uce_0__uce/mem_resp_i[58] (net)                      46.9413              0.0000     0.2193 r
  uce_0__uce/U153/IN2 (AND2X1)                                    0.1662   -0.0461 @   0.1732 r
  uce_0__uce/U153/Q (AND2X1)                                      0.2759    0.1799 @   0.3531 r
  uce_0__uce/data_mem_pkt_o[2] (net)            3      84.1792              0.0000     0.3531 r
  uce_0__uce/data_mem_pkt_o[2] (bp_uce_02_2)                                0.0000     0.3531 r
  data_mem_pkt_li[1] (net)                             84.1792              0.0000     0.3531 r
  core/data_mem_pkt_i[2] (bp_core_minimal_02_0)                             0.0000     0.3531 r
  core/data_mem_pkt_i[2] (net)                         84.1792              0.0000     0.3531 r
  core/fe/data_mem_pkt_i[2] (bp_fe_top_02_0)                                0.0000     0.3531 r
  core/fe/data_mem_pkt_i[2] (net)                      84.1792              0.0000     0.3531 r
  core/fe/mem/data_mem_pkt_i[2] (bp_fe_mem_02_0)                            0.0000     0.3531 r
  core/fe/mem/data_mem_pkt_i[2] (net)                  84.1792              0.0000     0.3531 r
  core/fe/mem/icache/data_mem_pkt_i[2] (bp_fe_icache_02_0)                  0.0000     0.3531 r
  core/fe/mem/icache/data_mem_pkt_i[2] (net)           84.1792              0.0000     0.3531 r
  core/fe/mem/icache/U947/IN1 (MUX21X1)                           0.2767   -0.0421 @   0.3110 r
  core/fe/mem/icache/U947/Q (MUX21X1)                             0.0379    0.1183     0.4293 r
  core/fe/mem/icache/n494 (net)                 1       3.6462              0.0000     0.4293 r
  core/fe/mem/icache/uncached_load_data_r_reg_0_/D (DFFX1)        0.0379    0.0000 &   0.4294 r
  data arrival time                                                                    0.4294

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4230     0.4230
  clock reconvergence pessimism                                             0.0000     0.4230
  core/fe/mem/icache/uncached_load_data_r_reg_0_/CLK (DFFX1)                0.0000     0.4230 r
  library hold time                                                        -0.0264     0.3966
  data required time                                                                   0.3966
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3966
  data arrival time                                                                   -0.4294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0328


  Startpoint: mem_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[61] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[61] (net)                          2      13.1298              0.0000     0.1000 f
  U3355/IN5 (AO222X1)                                             0.0008    0.0000 @   0.1000 f
  U3355/Q (AO222X1)                                               0.1568    0.1288 @   0.2288 f
  mem_resp_li[61] (net)                         1      44.4895              0.0000     0.2288 f
  uce_0__uce/mem_resp_i[61] (bp_uce_02_2)                                   0.0000     0.2288 f
  uce_0__uce/mem_resp_i[61] (net)                      44.4895              0.0000     0.2288 f
  uce_0__uce/U156/IN2 (AND2X1)                                    0.1568   -0.0198 @   0.2090 f
  uce_0__uce/U156/Q (AND2X1)                                      0.2812    0.2028 @   0.4118 f
  uce_0__uce/data_mem_pkt_o[5] (net)            3      83.1412              0.0000     0.4118 f
  uce_0__uce/data_mem_pkt_o[5] (bp_uce_02_2)                                0.0000     0.4118 f
  data_mem_pkt_li[4] (net)                             83.1412              0.0000     0.4118 f
  core/data_mem_pkt_i[5] (bp_core_minimal_02_0)                             0.0000     0.4118 f
  core/data_mem_pkt_i[5] (net)                         83.1412              0.0000     0.4118 f
  core/fe/data_mem_pkt_i[5] (bp_fe_top_02_0)                                0.0000     0.4118 f
  core/fe/data_mem_pkt_i[5] (net)                      83.1412              0.0000     0.4118 f
  core/fe/mem/data_mem_pkt_i[5] (bp_fe_mem_02_0)                            0.0000     0.4118 f
  core/fe/mem/data_mem_pkt_i[5] (net)                  83.1412              0.0000     0.4118 f
  core/fe/mem/icache/data_mem_pkt_i[5] (bp_fe_icache_02_0)                  0.0000     0.4118 f
  core/fe/mem/icache/data_mem_pkt_i[5] (net)           83.1412              0.0000     0.4118 f
  core/fe/mem/icache/U950/IN1 (MUX21X1)                           0.2812   -0.0354 @   0.3764 f
  core/fe/mem/icache/U950/Q (MUX21X1)                             0.0380    0.0972     0.4736 f
  core/fe/mem/icache/n497 (net)                 1       2.9692              0.0000     0.4736 f
  core/fe/mem/icache/uncached_load_data_r_reg_3_/D (DFFX1)        0.0380    0.0000 &   0.4736 f
  data arrival time                                                                    0.4736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4265     0.4265
  clock reconvergence pessimism                                             0.0000     0.4265
  core/fe/mem/icache/uncached_load_data_r_reg_3_/CLK (DFFX1)                0.0000     0.4265 r
  library hold time                                                         0.0142     0.4406
  data required time                                                                   0.4406
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4406
  data arrival time                                                                   -0.4736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0330


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  icc_place1859/INP (NBUFFX2)                                     0.2768    0.0518 @   0.1518 r
  icc_place1859/Z (NBUFFX2)                                       0.3433    0.2326 @   0.3844 r
  n2491 (net)                                  39     216.2937              0.0000     0.3844 r
  core/reset_i_hfs_netlink_32 (bp_core_minimal_02_0)                        0.0000     0.3844 r
  core/reset_i_hfs_netlink_32 (net)                   216.2937              0.0000     0.3844 r
  core/be/reset_i_hfs_netlink_46 (bp_be_top_02_0)                           0.0000     0.3844 r
  core/be/reset_i_hfs_netlink_46 (net)                216.2937              0.0000     0.3844 r
  core/be/be_mem/reset_i_hfs_netlink_68 (bp_be_mem_top_02_0)                0.0000     0.3844 r
  core/be/be_mem/reset_i_hfs_netlink_68 (net)         216.2937              0.0000     0.3844 r
  core/be/be_mem/csr/IN22 (bp_be_csr_02_0)                                  0.0000     0.3844 r
  core/be/be_mem/csr/IN22 (net)                       216.2937              0.0000     0.3844 r
  core/be/be_mem/csr/debug_mode_reg/reset_i (bsg_dff_reset_width_p1_17)     0.0000     0.3844 r
  core/be/be_mem/csr/debug_mode_reg/reset_i (net)     216.2937              0.0000     0.3844 r
  core/be/be_mem/csr/debug_mode_reg/U4/IN1 (NOR2X0)               0.3433    0.0072 @   0.3916 r
  core/be/be_mem/csr/debug_mode_reg/U4/QN (NOR2X0)                0.0694    0.0877     0.4793 f
  core/be/be_mem/csr/debug_mode_reg/n3 (net)     1      6.9283              0.0000     0.4793 f
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/D (DFFX1)       0.0694   -0.0057 &   0.4736 f
  data arrival time                                                                    0.4736

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4291     0.4291
  clock reconvergence pessimism                                             0.0000     0.4291
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/CLK (DFFX1)               0.0000     0.4291 r
  library hold time                                                         0.0101     0.4393
  data required time                                                                   0.4393
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4393
  data arrival time                                                                   -0.4736
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0343


  Startpoint: io_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[83] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[83] (net)                           2      20.0122              0.0000     0.1000 f
  U3382/IN1 (AO222X1)                                             0.0018    0.0003 @   0.1003 f
  U3382/Q (AO222X1)                                               0.1361    0.1662 @   0.2665 f
  mem_resp_li[83] (net)                         1      37.5762              0.0000     0.2665 f
  uce_0__uce/mem_resp_i[83] (bp_uce_02_2)                                   0.0000     0.2665 f
  uce_0__uce/mem_resp_i[83] (net)                      37.5762              0.0000     0.2665 f
  uce_0__uce/U181/IN2 (AND2X1)                                    0.1361   -0.0255 @   0.2410 f
  uce_0__uce/U181/Q (AND2X1)                                      0.3760    0.2556 @   0.4966 f
  uce_0__uce/data_mem_pkt_o[27] (net)           3     114.6167              0.0000     0.4966 f
  uce_0__uce/data_mem_pkt_o[27] (bp_uce_02_2)                               0.0000     0.4966 f
  data_mem_pkt_li[26] (net)                           114.6167              0.0000     0.4966 f
  core/data_mem_pkt_i[27] (bp_core_minimal_02_0)                            0.0000     0.4966 f
  core/data_mem_pkt_i[27] (net)                       114.6167              0.0000     0.4966 f
  core/fe/data_mem_pkt_i[27] (bp_fe_top_02_0)                               0.0000     0.4966 f
  core/fe/data_mem_pkt_i[27] (net)                    114.6167              0.0000     0.4966 f
  core/fe/mem/data_mem_pkt_i[27] (bp_fe_mem_02_0)                           0.0000     0.4966 f
  core/fe/mem/data_mem_pkt_i[27] (net)                114.6167              0.0000     0.4966 f
  core/fe/mem/icache/data_mem_pkt_i[27] (bp_fe_icache_02_0)                 0.0000     0.4966 f
  core/fe/mem/icache/data_mem_pkt_i[27] (net)         114.6167              0.0000     0.4966 f
  core/fe/mem/icache/U1528/IN1 (MUX21X1)                          0.3760   -0.1235 @   0.3730 f
  core/fe/mem/icache/U1528/Q (MUX21X1)                            0.0380    0.1036     0.4767 f
  core/fe/mem/icache/n519 (net)                 1       2.9535              0.0000     0.4767 f
  core/fe/mem/icache/uncached_load_data_r_reg_25_/D (DFFX1)       0.0380    0.0000 &   0.4767 f
  data arrival time                                                                    0.4767

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4281     0.4281
  clock reconvergence pessimism                                             0.0000     0.4281
  core/fe/mem/icache/uncached_load_data_r_reg_25_/CLK (DFFX1)               0.0000     0.4281 r
  library hold time                                                         0.0141     0.4422
  data required time                                                                   0.4422
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4422
  data arrival time                                                                   -0.4767
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0345


  Startpoint: mem_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[91] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[91] (net)                          2      10.8708              0.0000     0.1000 f
  U3392/IN5 (AO222X1)                                             0.0006    0.0002 @   0.1002 f
  U3392/Q (AO222X1)                                               0.1458    0.1234 @   0.2236 f
  mem_resp_li[91] (net)                         1      40.9645              0.0000     0.2236 f
  uce_0__uce/mem_resp_i[91] (bp_uce_02_2)                                   0.0000     0.2236 f
  uce_0__uce/mem_resp_i[91] (net)                      40.9645              0.0000     0.2236 f
  uce_0__uce/U190/IN2 (AND2X1)                                    0.1458   -0.0205 @   0.2031 f
  uce_0__uce/U190/Q (AND2X1)                                      0.3466    0.2302 @   0.4333 f
  uce_0__uce/data_mem_pkt_o[35] (net)           3     102.6989              0.0000     0.4333 f
  uce_0__uce/data_mem_pkt_o[35] (bp_uce_02_2)                               0.0000     0.4333 f
  data_mem_pkt_li[34] (net)                           102.6989              0.0000     0.4333 f
  core/data_mem_pkt_i[35] (bp_core_minimal_02_0)                            0.0000     0.4333 f
  core/data_mem_pkt_i[35] (net)                       102.6989              0.0000     0.4333 f
  core/fe/data_mem_pkt_i[35] (bp_fe_top_02_0)                               0.0000     0.4333 f
  core/fe/data_mem_pkt_i[35] (net)                    102.6989              0.0000     0.4333 f
  core/fe/mem/data_mem_pkt_i[35] (bp_fe_mem_02_0)                           0.0000     0.4333 f
  core/fe/mem/data_mem_pkt_i[35] (net)                102.6989              0.0000     0.4333 f
  core/fe/mem/icache/data_mem_pkt_i[35] (bp_fe_icache_02_0)                 0.0000     0.4333 f
  core/fe/mem/icache/data_mem_pkt_i[35] (net)         102.6989              0.0000     0.4333 f
  core/fe/mem/icache/U955/IN1 (MUX21X1)                           0.3466   -0.0578 @   0.3755 f
  core/fe/mem/icache/U955/Q (MUX21X1)                             0.0390    0.1020     0.4775 f
  core/fe/mem/icache/n527 (net)                 1       3.0954              0.0000     0.4775 f
  core/fe/mem/icache/uncached_load_data_r_reg_33_/D (DFFX1)       0.0390   -0.0011 &   0.4763 f
  data arrival time                                                                    0.4763

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  clock reconvergence pessimism                                             0.0000     0.4272
  core/fe/mem/icache/uncached_load_data_r_reg_33_/CLK (DFFX1)               0.0000     0.4272 r
  library hold time                                                         0.0139     0.4411
  data required time                                                                   0.4411
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4411
  data arrival time                                                                   -0.4763
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0352


  Startpoint: mem_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[115] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[115] (net)                         2      14.8832              0.0000     0.1000 f
  U3419/IN5 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3419/Q (AO222X1)                                               0.1221    0.1098 @   0.2100 f
  mem_resp_li[115] (net)                        1      32.2539              0.0000     0.2100 f
  uce_0__uce/mem_resp_i[115] (bp_uce_02_2)                                  0.0000     0.2100 f
  uce_0__uce/mem_resp_i[115] (net)                     32.2539              0.0000     0.2100 f
  uce_0__uce/U216/IN2 (AND2X1)                                    0.1223    0.0028 @   0.2128 f
  uce_0__uce/U216/Q (AND2X1)                                      0.4213    0.2596 @   0.4724 f
  uce_0__uce/data_mem_pkt_o[59] (net)           3     125.0554              0.0000     0.4724 f
  uce_0__uce/data_mem_pkt_o[59] (bp_uce_02_2)                               0.0000     0.4724 f
  data_mem_pkt_li[58] (net)                           125.0554              0.0000     0.4724 f
  core/data_mem_pkt_i[59] (bp_core_minimal_02_0)                            0.0000     0.4724 f
  core/data_mem_pkt_i[59] (net)                       125.0554              0.0000     0.4724 f
  core/fe/data_mem_pkt_i[59] (bp_fe_top_02_0)                               0.0000     0.4724 f
  core/fe/data_mem_pkt_i[59] (net)                    125.0554              0.0000     0.4724 f
  core/fe/mem/data_mem_pkt_i[59] (bp_fe_mem_02_0)                           0.0000     0.4724 f
  core/fe/mem/data_mem_pkt_i[59] (net)                125.0554              0.0000     0.4724 f
  core/fe/mem/icache/data_mem_pkt_i[59] (bp_fe_icache_02_0)                 0.0000     0.4724 f
  core/fe/mem/icache/data_mem_pkt_i[59] (net)         125.0554              0.0000     0.4724 f
  core/fe/mem/icache/U1501/IN1 (MUX21X1)                          0.4213   -0.1274 @   0.3450 f
  core/fe/mem/icache/U1501/Q (MUX21X1)                            0.0358    0.1058     0.4508 f
  core/fe/mem/icache/n551 (net)                 1       2.5851              0.0000     0.4508 f
  core/fe/mem/icache/uncached_load_data_r_reg_57_/D (DFFX1)       0.0358    0.0000 &   0.4508 f
  data arrival time                                                                    0.4508

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  clock reconvergence pessimism                                             0.0000     0.4000
  core/fe/mem/icache/uncached_load_data_r_reg_57_/CLK (DFFX1)               0.0000     0.4000 r
  library hold time                                                         0.0155     0.4155
  data required time                                                                   0.4155
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4155
  data arrival time                                                                   -0.4508
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0353


  Startpoint: mem_resp_i[119]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_61_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[119] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[119] (net)                         2      28.8566              0.0000     0.1000 r
  U3269/IN4 (AO222X1)                                             0.0030    0.0004 @   0.1004 r
  U3269/Q (AO222X1)                                               0.0592    0.1073     0.2077 r
  mem_resp_li[689] (net)                        1      11.5388              0.0000     0.2077 r
  uce_1__uce/mem_resp_i[119] (bp_uce_02_3)                                  0.0000     0.2077 r
  uce_1__uce/mem_resp_i[119] (net)                     11.5388              0.0000     0.2077 r
  uce_1__uce/U168/IN2 (AND2X1)                                    0.0592   -0.0070 &   0.2007 r
  uce_1__uce/U168/Q (AND2X1)                                      0.1363    0.1085 @   0.3092 r
  uce_1__uce/data_mem_pkt_o[63] (net)           3      37.9179              0.0000     0.3092 r
  uce_1__uce/data_mem_pkt_o[63] (bp_uce_02_3)                               0.0000     0.3092 r
  data_mem_pkt_li[585] (net)                           37.9179              0.0000     0.3092 r
  core/data_mem_pkt_i[586] (bp_core_minimal_02_0)                           0.0000     0.3092 r
  core/data_mem_pkt_i[586] (net)                       37.9179              0.0000     0.3092 r
  core/be/data_mem_pkt_i[63] (bp_be_top_02_0)                               0.0000     0.3092 r
  core/be/data_mem_pkt_i[63] (net)                     37.9179              0.0000     0.3092 r
  core/be/be_mem/data_mem_pkt_i[63] (bp_be_mem_top_02_0)                    0.0000     0.3092 r
  core/be/be_mem/data_mem_pkt_i[63] (net)              37.9179              0.0000     0.3092 r
  core/be/be_mem/dcache/data_mem_pkt_i[63] (bp_be_dcache_02_0_0)            0.0000     0.3092 r
  core/be/be_mem/dcache/data_mem_pkt_i[63] (net)       37.9179              0.0000     0.3092 r
  core/be/be_mem/dcache/U2202/IN1 (MUX21X1)                       0.1366   -0.0127 @   0.2965 r
  core/be/be_mem/dcache/U2202/Q (MUX21X1)                         0.0356    0.0937     0.3902 r
  core/be/be_mem/dcache/n2256 (net)             1       2.8372              0.0000     0.3902 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/D (DFFX1)    0.0356    0.0000 &   0.3902 r
  data arrival time                                                                    0.3902

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3801     0.3801
  clock reconvergence pessimism                                             0.0000     0.3801
  core/be/be_mem/dcache/uncached_load_data_r_reg_61_/CLK (DFFX1)            0.0000     0.3801 r
  library hold time                                                        -0.0257     0.3544
  data required time                                                                   0.3544
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3544
  data arrival time                                                                   -0.3902
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0357


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7070              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7070       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7070           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7070   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3136   0.1038 @   0.2038 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1551   0.1498   0.3536 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.6050   0.0000   0.3536 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U15/IN3 (AO22X1)   0.1551  -0.0038 &   0.3497 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U15/Q (AO22X1)   0.0326   0.0850   0.4347 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n2 (net)     1   2.3344   0.0000   0.4347 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_/D (DFFX1)   0.0326   0.0000 &   0.4348 f
  data arrival time                                                                    0.4348

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  clock reconvergence pessimism                                             0.0000     0.3816
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3816 r
  library hold time                                                         0.0174     0.3990
  data required time                                                                   0.3990
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3990
  data arrival time                                                                   -0.4348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0357


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7070              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7070       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7070           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7070   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3136   0.1038 @   0.2038 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1551   0.1498   0.3536 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.6050   0.0000   0.3536 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U12/IN3 (AO22X1)   0.1551  -0.0037 &   0.3499 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U12/Q (AO22X1)   0.0336   0.0857   0.4356 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n8 (net)     1   2.6645   0.0000   0.4356 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_/D (DFFX1)   0.0336   0.0000 &   0.4356 f
  data arrival time                                                                    0.4356

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3824     0.3824
  clock reconvergence pessimism                                             0.0000     0.3824
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.3824 r
  library hold time                                                         0.0171     0.3995
  data required time                                                                   0.3995
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3995
  data arrival time                                                                   -0.4356
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0361


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7070              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7070       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7070           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7070   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3136   0.1038 @   0.2038 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1551   0.1498   0.3536 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.6050   0.0000   0.3536 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U11/IN3 (AO22X1)   0.1551  -0.0038 &   0.3498 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U11/Q (AO22X1)   0.0333   0.0855   0.4353 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n10 (net)     1   2.5510   0.0000   0.4353 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_/D (DFFX1)   0.0333   0.0000 &   0.4353 f
  data arrival time                                                                    0.4353

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  clock reconvergence pessimism                                             0.0000     0.3816
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.3816 r
  library hold time                                                         0.0172     0.3988
  data required time                                                                   0.3988
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3988
  data arrival time                                                                   -0.4353
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0365


  Startpoint: io_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[73] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[73] (net)                           2       7.7747              0.0000     0.1000 f
  U3369/IN1 (AO222X1)                                             0.0003    0.0000 @   0.1000 f
  U3369/Q (AO222X1)                                               0.1445    0.1706 @   0.2706 f
  mem_resp_li[73] (net)                         1      40.4565              0.0000     0.2706 f
  uce_0__uce/mem_resp_i[73] (bp_uce_02_2)                                   0.0000     0.2706 f
  uce_0__uce/mem_resp_i[73] (net)                      40.4565              0.0000     0.2706 f
  uce_0__uce/U169/IN2 (AND2X1)                                    0.1445   -0.0328 @   0.2378 f
  uce_0__uce/U169/Q (AND2X1)                                      0.3101    0.2179 @   0.4557 f
  uce_0__uce/data_mem_pkt_o[17] (net)           3      92.9643              0.0000     0.4557 f
  uce_0__uce/data_mem_pkt_o[17] (bp_uce_02_2)                               0.0000     0.4557 f
  data_mem_pkt_li[16] (net)                            92.9643              0.0000     0.4557 f
  core/data_mem_pkt_i[17] (bp_core_minimal_02_0)                            0.0000     0.4557 f
  core/data_mem_pkt_i[17] (net)                        92.9643              0.0000     0.4557 f
  core/fe/data_mem_pkt_i[17] (bp_fe_top_02_0)                               0.0000     0.4557 f
  core/fe/data_mem_pkt_i[17] (net)                     92.9643              0.0000     0.4557 f
  core/fe/mem/data_mem_pkt_i[17] (bp_fe_mem_02_0)                           0.0000     0.4557 f
  core/fe/mem/data_mem_pkt_i[17] (net)                 92.9643              0.0000     0.4557 f
  core/fe/mem/icache/data_mem_pkt_i[17] (bp_fe_icache_02_0)                 0.0000     0.4557 f
  core/fe/mem/icache/data_mem_pkt_i[17] (net)          92.9643              0.0000     0.4557 f
  core/fe/mem/icache/U1538/IN1 (MUX21X1)                          0.3101   -0.0800 @   0.3757 f
  core/fe/mem/icache/U1538/Q (MUX21X1)                            0.0376    0.0992     0.4748 f
  core/fe/mem/icache/n509 (net)                 1       2.9739              0.0000     0.4748 f
  core/fe/mem/icache/uncached_load_data_r_reg_15_/D (DFFX1)       0.0376   -0.0014 &   0.4734 f
  data arrival time                                                                    0.4734

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                             0.0000     0.4226
  core/fe/mem/icache/uncached_load_data_r_reg_15_/CLK (DFFX1)               0.0000     0.4226 r
  library hold time                                                         0.0142     0.4368
  data required time                                                                   0.4368
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4368
  data arrival time                                                                   -0.4734
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0366


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7070              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7070       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7070           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7070   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3136   0.1038 @   0.2038 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1551   0.1498   0.3536 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.6050   0.0000   0.3536 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U13/IN3 (AO22X1)   0.1551  -0.0038 &   0.3497 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U13/Q (AO22X1)   0.0340   0.0861   0.4358 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n6 (net)     1   2.8315   0.0000   0.4358 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_/D (DFFX1)   0.0340   0.0000 &   0.4358 f
  data arrival time                                                                    0.4358

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3821     0.3821
  clock reconvergence pessimism                                             0.0000     0.3821
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.3821 r
  library hold time                                                         0.0170     0.3991
  data required time                                                                   0.3991
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3991
  data arrival time                                                                   -0.4358
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0367


  Startpoint: mem_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[80] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[80] (net)                          2      11.0768              0.0000     0.1000 r
  U3377/IN5 (AO222X1)                                             0.0007    0.0000 @   0.1000 r
  U3377/Q (AO222X1)                                               0.1513    0.1135 @   0.2135 r
  mem_resp_li[80] (net)                         1      42.4315              0.0000     0.2135 r
  uce_0__uce/mem_resp_i[80] (bp_uce_02_2)                                   0.0000     0.2135 r
  uce_0__uce/mem_resp_i[80] (net)                      42.4315              0.0000     0.2135 r
  uce_0__uce/U178/IN2 (AND2X1)                                    0.1517   -0.0371 @   0.1764 r
  uce_0__uce/U178/Q (AND2X1)                                      0.3224    0.1925 @   0.3689 r
  uce_0__uce/data_mem_pkt_o[24] (net)           3      97.7326              0.0000     0.3689 r
  uce_0__uce/data_mem_pkt_o[24] (bp_uce_02_2)                               0.0000     0.3689 r
  data_mem_pkt_li[23] (net)                            97.7326              0.0000     0.3689 r
  core/data_mem_pkt_i[24] (bp_core_minimal_02_0)                            0.0000     0.3689 r
  core/data_mem_pkt_i[24] (net)                        97.7326              0.0000     0.3689 r
  core/fe/data_mem_pkt_i[24] (bp_fe_top_02_0)                               0.0000     0.3689 r
  core/fe/data_mem_pkt_i[24] (net)                     97.7326              0.0000     0.3689 r
  core/fe/mem/data_mem_pkt_i[24] (bp_fe_mem_02_0)                           0.0000     0.3689 r
  core/fe/mem/data_mem_pkt_i[24] (net)                 97.7326              0.0000     0.3689 r
  core/fe/mem/icache/data_mem_pkt_i[24] (bp_fe_icache_02_0)                 0.0000     0.3689 r
  core/fe/mem/icache/data_mem_pkt_i[24] (net)          97.7326              0.0000     0.3689 r
  core/fe/mem/icache/U1531/IN1 (MUX21X1)                          0.3224   -0.0530 @   0.3159 r
  core/fe/mem/icache/U1531/Q (MUX21X1)                            0.0365    0.1221     0.4380 r
  core/fe/mem/icache/n516 (net)                 1       2.7019              0.0000     0.4380 r
  core/fe/mem/icache/uncached_load_data_r_reg_22_/D (DFFX1)       0.0365    0.0000 &   0.4380 r
  data arrival time                                                                    0.4380

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  clock reconvergence pessimism                                             0.0000     0.4272
  core/fe/mem/icache/uncached_load_data_r_reg_22_/CLK (DFFX1)               0.0000     0.4272 r
  library hold time                                                        -0.0260     0.4012
  data required time                                                                   0.4012
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4012
  data arrival time                                                                   -0.4380
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0368


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7070              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7070       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7070           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7070   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3136   0.1038 @   0.2038 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1551   0.1498   0.3536 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.6050   0.0000   0.3536 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U14/IN3 (AO22X1)   0.1551  -0.0037 &   0.3498 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U14/Q (AO22X1)   0.0337   0.0858   0.4356 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n4 (net)     1   2.6770   0.0000   0.4356 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_/D (DFFX1)   0.0337   0.0000 &   0.4356 f
  data arrival time                                                                    0.4356

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  clock reconvergence pessimism                                             0.0000     0.3816
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.3816 r
  library hold time                                                         0.0171     0.3987
  data required time                                                                   0.3987
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3987
  data arrival time                                                                   -0.4356
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0369


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7070              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7070       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7070           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7070   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3136   0.1038 @   0.2038 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1551   0.1498   0.3536 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.6050   0.0000   0.3536 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U9/IN3 (AO22X1)   0.1551  -0.0038 &   0.3498 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U9/Q (AO22X1)   0.0345   0.0864   0.4362 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n14 (net)     1   2.9848   0.0000   0.4362 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_/D (DFFX1)   0.0345   0.0000 &   0.4362 f
  data arrival time                                                                    0.4362

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3821     0.3821
  clock reconvergence pessimism                                             0.0000     0.3821
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.3821 r
  library hold time                                                         0.0169     0.3990
  data required time                                                                   0.3990
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3990
  data arrival time                                                                   -0.4362
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0372


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7070              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7070       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7070           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7070   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3136   0.1038 @   0.2038 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1551   0.1498   0.3536 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.6050   0.0000   0.3536 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U8/IN3 (AO22X1)   0.1551  -0.0037 &   0.3499 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U8/Q (AO22X1)   0.0349   0.0867   0.4366 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n16 (net)     1   3.1169   0.0000   0.4366 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_/D (DFFX1)   0.0349   0.0000 &   0.4367 f
  data arrival time                                                                    0.4367

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3826     0.3826
  clock reconvergence pessimism                                             0.0000     0.3826
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.3826 r
  library hold time                                                         0.0168     0.3994
  data required time                                                                   0.3994
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3994
  data arrival time                                                                   -0.4367
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0373


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7070              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7070       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7070           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7070   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3136   0.1038 @   0.2038 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1551   0.1498   0.3536 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.6050   0.0000   0.3536 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U6/IN3 (AO22X1)   0.1551  -0.0037 &   0.3499 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U6/Q (AO22X1)   0.0342   0.0862   0.4361 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n20 (net)     1   2.8774   0.0000   0.4361 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_/D (DFFX1)   0.0342   0.0000 &   0.4361 f
  data arrival time                                                                    0.4361

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  clock reconvergence pessimism                                             0.0000     0.3816
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3816 r
  library hold time                                                         0.0170     0.3986
  data required time                                                                   0.3986
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3986
  data arrival time                                                                   -0.4361
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0375


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7070              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7070       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7070           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7070   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3136   0.1038 @   0.2038 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1551   0.1498   0.3536 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.6050   0.0000   0.3536 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U7/IN3 (AO22X1)   0.1551  -0.0036 &   0.3499 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U7/Q (AO22X1)   0.0352   0.0870   0.4369 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n18 (net)     1   3.2246   0.0000   0.4369 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_8_/D (DFFX1)   0.0352   0.0000 &   0.4369 f
  data arrival time                                                                    0.4369

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3826     0.3826
  clock reconvergence pessimism                                             0.0000     0.3826
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.3826 r
  library hold time                                                         0.0168     0.3993
  data required time                                                                   0.3993
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3993
  data arrival time                                                                   -0.4369
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0376


  Startpoint: mem_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[90] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[90] (net)                          2      15.9205              0.0000     0.1000 r
  U3391/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 r
  U3391/Q (AO222X1)                                               0.1081    0.0984     0.1986 r
  mem_resp_li[90] (net)                         1      29.4270              0.0000     0.1986 r
  uce_0__uce/mem_resp_i[90] (bp_uce_02_2)                                   0.0000     0.1986 r
  uce_0__uce/mem_resp_i[90] (net)                      29.4270              0.0000     0.1986 r
  uce_0__uce/U189/IN2 (AND2X1)                                    0.1081   -0.0117 &   0.1869 r
  uce_0__uce/U189/Q (AND2X1)                                      0.2930    0.1774 @   0.3643 r
  uce_0__uce/data_mem_pkt_o[34] (net)           3      88.9801              0.0000     0.3643 r
  uce_0__uce/data_mem_pkt_o[34] (bp_uce_02_2)                               0.0000     0.3643 r
  data_mem_pkt_li[33] (net)                            88.9801              0.0000     0.3643 r
  core/data_mem_pkt_i[34] (bp_core_minimal_02_0)                            0.0000     0.3643 r
  core/data_mem_pkt_i[34] (net)                        88.9801              0.0000     0.3643 r
  core/fe/data_mem_pkt_i[34] (bp_fe_top_02_0)                               0.0000     0.3643 r
  core/fe/data_mem_pkt_i[34] (net)                     88.9801              0.0000     0.3643 r
  core/fe/mem/data_mem_pkt_i[34] (bp_fe_mem_02_0)                           0.0000     0.3643 r
  core/fe/mem/data_mem_pkt_i[34] (net)                 88.9801              0.0000     0.3643 r
  core/fe/mem/icache/data_mem_pkt_i[34] (bp_fe_icache_02_0)                 0.0000     0.3643 r
  core/fe/mem/icache/data_mem_pkt_i[34] (net)          88.9801              0.0000     0.3643 r
  core/fe/mem/icache/U954/IN1 (MUX21X1)                           0.2930   -0.0442 @   0.3201 r
  core/fe/mem/icache/U954/Q (MUX21X1)                             0.0361    0.1183     0.4383 r
  core/fe/mem/icache/n526 (net)                 1       2.6569              0.0000     0.4383 r
  core/fe/mem/icache/uncached_load_data_r_reg_32_/D (DFFX1)       0.0361    0.0000 &   0.4383 r
  data arrival time                                                                    0.4383

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4265     0.4265
  clock reconvergence pessimism                                             0.0000     0.4265
  core/fe/mem/icache/uncached_load_data_r_reg_32_/CLK (DFFX1)               0.0000     0.4265 r
  library hold time                                                        -0.0259     0.4006
  data required time                                                                   0.4006
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4006
  data arrival time                                                                   -0.4383
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0377


  Startpoint: mem_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[103] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[103] (net)                         2      12.5688              0.0000     0.1000 f
  U3406/IN5 (AO222X1)                                             0.0008    0.0003 @   0.1003 f
  U3406/Q (AO222X1)                                               0.1335    0.1170 @   0.2173 f
  mem_resp_li[103] (net)                        1      36.7857              0.0000     0.2173 f
  uce_0__uce/mem_resp_i[103] (bp_uce_02_2)                                  0.0000     0.2173 f
  uce_0__uce/mem_resp_i[103] (net)                     36.7857              0.0000     0.2173 f
  uce_0__uce/U203/IN2 (AND2X1)                                    0.1335   -0.0279 @   0.1894 f
  uce_0__uce/U203/Q (AND2X1)                                      0.4221    0.2634 @   0.4528 f
  uce_0__uce/data_mem_pkt_o[47] (net)           3     125.8683              0.0000     0.4528 f
  uce_0__uce/data_mem_pkt_o[47] (bp_uce_02_2)                               0.0000     0.4528 f
  data_mem_pkt_li[46] (net)                           125.8683              0.0000     0.4528 f
  core/data_mem_pkt_i[47] (bp_core_minimal_02_0)                            0.0000     0.4528 f
  core/data_mem_pkt_i[47] (net)                       125.8683              0.0000     0.4528 f
  core/fe/data_mem_pkt_i[47] (bp_fe_top_02_0)                               0.0000     0.4528 f
  core/fe/data_mem_pkt_i[47] (net)                    125.8683              0.0000     0.4528 f
  core/fe/mem/data_mem_pkt_i[47] (bp_fe_mem_02_0)                           0.0000     0.4528 f
  core/fe/mem/data_mem_pkt_i[47] (net)                125.8683              0.0000     0.4528 f
  core/fe/mem/icache/data_mem_pkt_i[47] (bp_fe_icache_02_0)                 0.0000     0.4528 f
  core/fe/mem/icache/data_mem_pkt_i[47] (net)         125.8683              0.0000     0.4528 f
  core/fe/mem/icache/U1514/IN1 (MUX21X1)                          0.4221   -0.1030 @   0.3498 f
  core/fe/mem/icache/U1514/Q (MUX21X1)                            0.0355    0.1056     0.4554 f
  core/fe/mem/icache/n539 (net)                 1       2.4749              0.0000     0.4554 f
  core/fe/mem/icache/uncached_load_data_r_reg_45_/D (DFFX1)       0.0355    0.0000 &   0.4554 f
  data arrival time                                                                    0.4554

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4016     0.4016
  clock reconvergence pessimism                                             0.0000     0.4016
  core/fe/mem/icache/uncached_load_data_r_reg_45_/CLK (DFFX1)               0.0000     0.4016 r
  library hold time                                                         0.0156     0.4172
  data required time                                                                   0.4172
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4172
  data arrival time                                                                   -0.4554
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0382


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7070              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7070       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7070           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7070   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/IN1 (NOR2X0)   0.3136   0.1038 @   0.2038 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U5/QN (NOR2X0)   0.1551   0.1498   0.3536 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n3 (net)    10  21.6050   0.0000   0.3536 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U10/IN3 (AO22X1)   0.1551  -0.0038 &   0.3497 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U10/Q (AO22X1)   0.0353   0.0871   0.4368 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n12 (net)     1   3.2875   0.0000   0.4368 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_5_/D (DFFX1)   0.0353   0.0000 &   0.4369 f
  data arrival time                                                                    0.4369

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3815     0.3815
  clock reconvergence pessimism                                             0.0000     0.3815
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.3815 r
  library hold time                                                         0.0167     0.3982
  data required time                                                                   0.3982
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3982
  data arrival time                                                                   -0.4369
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0386


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/U14/IN2 (AND2X1)                0.1994    0.0002 @   0.3488 f
  core/be/be_mem/csr/pmpaddr0_reg/U14/Q (AND2X1)                  0.0262    0.0805     0.4293 f
  core/be/be_mem/csr/pmpaddr0_reg/n58 (net)     1       2.4413              0.0000     0.4293 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_28_/D (DFFX1)        0.0262    0.0000 &   0.4293 f
  data arrival time                                                                    0.4293

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3731     0.3731
  clock reconvergence pessimism                                             0.0000     0.3731
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_28_/CLK (DFFX1)                0.0000     0.3731 r
  library hold time                                                         0.0176     0.3906
  data required time                                                                   0.3906
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3906
  data arrival time                                                                   -0.4293
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0387


  Startpoint: mem_resp_i[38]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[38] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[38] (net)                          2      11.2198              0.0000     0.1000 r
  U3329/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3329/Q (AO222X1)                                               0.2689    0.1593 @   0.2593 r
  mem_resp_li[38] (net)                         1      80.2557              0.0000     0.2593 r
  uce_0__uce/mem_resp_i[38] (bp_uce_02_2)                                   0.0000     0.2593 r
  uce_0__uce/mem_resp_i[38] (net)                      80.2557              0.0000     0.2593 r
  uce_0__uce/U752/IN2 (AND2X1)                                    0.2689   -0.0326 @   0.2267 r
  uce_0__uce/U752/Q (AND2X1)                                      0.1186    0.1229 @   0.3496 r
  uce_0__uce/tag_mem_pkt_o[25] (net)            1      31.1909              0.0000     0.3496 r
  uce_0__uce/tag_mem_pkt_o[25] (bp_uce_02_2)                                0.0000     0.3496 r
  tag_mem_pkt_li[23] (net)                             31.1909              0.0000     0.3496 r
  core/tag_mem_pkt_i[25] (bp_core_minimal_02_0)                             0.0000     0.3496 r
  core/tag_mem_pkt_i[25] (net)                         31.1909              0.0000     0.3496 r
  core/fe/tag_mem_pkt_i[25] (bp_fe_top_02_0)                                0.0000     0.3496 r
  core/fe/tag_mem_pkt_i[25] (net)                      31.1909              0.0000     0.3496 r
  core/fe/mem/tag_mem_pkt_i[25] (bp_fe_mem_02_0)                            0.0000     0.3496 r
  core/fe/mem/tag_mem_pkt_i[25] (net)                  31.1909              0.0000     0.3496 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (bp_fe_icache_02_0)                  0.0000     0.3496 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (net)           31.1909              0.0000     0.3496 r
  core/fe/mem/icache/U1018/IN2 (AND2X2)                           0.1188   -0.0125 @   0.3371 r
  core/fe/mem/icache/U1018/Q (AND2X2)                             0.0641    0.0960     0.4331 r
  core/fe/mem/icache/tag_mem_data_li[22] (net)     3   24.1508              0.0000     0.4331 r
  core/fe/mem/icache/tag_mem/data_i[146] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4331 r
  core/fe/mem/icache/tag_mem/data_i[146] (net)         24.1508              0.0000     0.4331 r
  core/fe/mem/icache/tag_mem/icc_place42/INP (NBUFFX2)            0.0641   -0.0058 &   0.4272 r
  core/fe/mem/icache/tag_mem/icc_place42/Z (NBUFFX2)              0.0249    0.0557     0.4830 r
  core/fe/mem/icache/tag_mem/n171 (net)         1       2.7862              0.0000     0.4830 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[22] (saed90_248x64_1P_bit)   0.0249  -0.0068 &   0.4762 r d 
  data arrival time                                                                    0.4762

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3873     0.3873
  clock reconvergence pessimism                                             0.0000     0.3873
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3873 r
  library hold time                                                         0.0500     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.4762
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0389


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/U13/IN2 (AND2X1)                0.1994    0.0002 @   0.3488 f
  core/be/be_mem/csr/pmpaddr0_reg/U13/Q (AND2X1)                  0.0286    0.0824     0.4311 f
  core/be/be_mem/csr/pmpaddr0_reg/n60 (net)     1       3.3075              0.0000     0.4311 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_29_/D (DFFX1)        0.0286   -0.0005 &   0.4306 f
  data arrival time                                                                    0.4306

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3744     0.3744
  clock reconvergence pessimism                                             0.0000     0.3744
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_29_/CLK (DFFX1)                0.0000     0.3744 r
  library hold time                                                         0.0170     0.3914
  data required time                                                                   0.3914
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3914
  data arrival time                                                                   -0.4306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0392


  Startpoint: mem_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[63] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[63] (net)                          2      10.3776              0.0000     0.1000 f
  U3359/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3359/Q (AO222X1)                                               0.1606    0.1306 @   0.2306 f
  mem_resp_li[63] (net)                         1      45.6977              0.0000     0.2306 f
  uce_0__uce/mem_resp_i[63] (bp_uce_02_2)                                   0.0000     0.2306 f
  uce_0__uce/mem_resp_i[63] (net)                      45.6977              0.0000     0.2306 f
  uce_0__uce/U158/IN2 (AND2X1)                                    0.1606   -0.0184 @   0.2122 f
  uce_0__uce/U158/Q (AND2X1)                                      0.3042    0.2175 @   0.4296 f
  uce_0__uce/data_mem_pkt_o[7] (net)            3      91.2355              0.0000     0.4296 f
  uce_0__uce/data_mem_pkt_o[7] (bp_uce_02_2)                                0.0000     0.4296 f
  data_mem_pkt_li[6] (net)                             91.2355              0.0000     0.4296 f
  core/data_mem_pkt_i[7] (bp_core_minimal_02_0)                             0.0000     0.4296 f
  core/data_mem_pkt_i[7] (net)                         91.2355              0.0000     0.4296 f
  core/fe/data_mem_pkt_i[7] (bp_fe_top_02_0)                                0.0000     0.4296 f
  core/fe/data_mem_pkt_i[7] (net)                      91.2355              0.0000     0.4296 f
  core/fe/mem/data_mem_pkt_i[7] (bp_fe_mem_02_0)                            0.0000     0.4296 f
  core/fe/mem/data_mem_pkt_i[7] (net)                  91.2355              0.0000     0.4296 f
  core/fe/mem/icache/data_mem_pkt_i[7] (bp_fe_icache_02_0)                  0.0000     0.4296 f
  core/fe/mem/icache/data_mem_pkt_i[7] (net)           91.2355              0.0000     0.4296 f
  core/fe/mem/icache/U952/IN1 (MUX21X1)                           0.3042   -0.0508 @   0.3788 f
  core/fe/mem/icache/U952/Q (MUX21X1)                             0.0360    0.0973     0.4762 f
  core/fe/mem/icache/n499 (net)                 1       2.3918              0.0000     0.4762 f
  core/fe/mem/icache/uncached_load_data_r_reg_5_/D (DFFX1)        0.0360    0.0000 &   0.4762 f
  data arrival time                                                                    0.4762

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4221     0.4221
  clock reconvergence pessimism                                             0.0000     0.4221
  core/fe/mem/icache/uncached_load_data_r_reg_5_/CLK (DFFX1)                0.0000     0.4221 r
  library hold time                                                         0.0146     0.4367
  data required time                                                                   0.4367
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4367
  data arrival time                                                                   -0.4762
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0395


  Startpoint: io_resp_i[71]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[71] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[71] (net)                           2      13.9971              0.0000     0.1000 f
  U3367/IN1 (AO222X1)                                             0.0009    0.0001 @   0.1001 f
  U3367/Q (AO222X1)                                               0.1016    0.1484     0.2485 f
  mem_resp_li[71] (net)                         1      26.6377              0.0000     0.2485 f
  uce_0__uce/mem_resp_i[71] (bp_uce_02_2)                                   0.0000     0.2485 f
  uce_0__uce/mem_resp_i[71] (net)                      26.6377              0.0000     0.2485 f
  uce_0__uce/U167/IN2 (AND2X1)                                    0.1016   -0.0110 &   0.2374 f
  uce_0__uce/U167/Q (AND2X1)                                      0.2975    0.2025 @   0.4399 f
  uce_0__uce/data_mem_pkt_o[15] (net)           3      88.2063              0.0000     0.4399 f
  uce_0__uce/data_mem_pkt_o[15] (bp_uce_02_2)                               0.0000     0.4399 f
  data_mem_pkt_li[14] (net)                            88.2063              0.0000     0.4399 f
  core/data_mem_pkt_i[15] (bp_core_minimal_02_0)                            0.0000     0.4399 f
  core/data_mem_pkt_i[15] (net)                        88.2063              0.0000     0.4399 f
  core/fe/data_mem_pkt_i[15] (bp_fe_top_02_0)                               0.0000     0.4399 f
  core/fe/data_mem_pkt_i[15] (net)                     88.2063              0.0000     0.4399 f
  core/fe/mem/data_mem_pkt_i[15] (bp_fe_mem_02_0)                           0.0000     0.4399 f
  core/fe/mem/data_mem_pkt_i[15] (net)                 88.2063              0.0000     0.4399 f
  core/fe/mem/icache/data_mem_pkt_i[15] (bp_fe_icache_02_0)                 0.0000     0.4399 f
  core/fe/mem/icache/data_mem_pkt_i[15] (net)          88.2063              0.0000     0.4399 f
  core/fe/mem/icache/U1540/IN1 (MUX21X1)                          0.2975   -0.0598 @   0.3801 f
  core/fe/mem/icache/U1540/Q (MUX21X1)                            0.0353    0.0964     0.4765 f
  core/fe/mem/icache/n507 (net)                 1       2.2076              0.0000     0.4765 f
  core/fe/mem/icache/uncached_load_data_r_reg_13_/D (DFFX1)       0.0353    0.0000 &   0.4765 f
  data arrival time                                                                    0.4765

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4221     0.4221
  clock reconvergence pessimism                                             0.0000     0.4221
  core/fe/mem/icache/uncached_load_data_r_reg_13_/CLK (DFFX1)               0.0000     0.4221 r
  library hold time                                                         0.0148     0.4369
  data required time                                                                   0.4369
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4369
  data arrival time                                                                   -0.4765
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0396


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/U9/IN2 (AND2X1)                 0.1994    0.0001 @   0.3487 f
  core/be/be_mem/csr/pmpaddr0_reg/U9/Q (AND2X1)                   0.0277    0.0817     0.4304 f
  core/be/be_mem/csr/pmpaddr0_reg/n66 (net)     1       3.0045              0.0000     0.4304 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_32_/D (DFFX1)        0.0277    0.0000 &   0.4304 f
  data arrival time                                                                    0.4304

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3729     0.3729
  clock reconvergence pessimism                                             0.0000     0.3729
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_32_/CLK (DFFX1)                0.0000     0.3729 r
  library hold time                                                         0.0172     0.3901
  data required time                                                                   0.3901
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3901
  data arrival time                                                                   -0.4304
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0403


  Startpoint: mem_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[89] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[89] (net)                          2      14.5801              0.0000     0.1000 f
  U3390/IN3 (AO222X1)                                             0.0011    0.0002 @   0.1002 f
  U3390/Q (AO222X1)                                               0.1029    0.1303     0.2304 f
  mem_resp_li[89] (net)                         1      27.1924              0.0000     0.2304 f
  uce_0__uce/mem_resp_i[89] (bp_uce_02_2)                                   0.0000     0.2304 f
  uce_0__uce/mem_resp_i[89] (net)                      27.1924              0.0000     0.2304 f
  uce_0__uce/U187/IN2 (AND2X1)                                    0.1029   -0.0211 &   0.2093 f
  uce_0__uce/U187/Q (AND2X1)                                      0.3060    0.2048 @   0.4141 f
  uce_0__uce/data_mem_pkt_o[33] (net)           3      90.1252              0.0000     0.4141 f
  uce_0__uce/data_mem_pkt_o[33] (bp_uce_02_2)                               0.0000     0.4141 f
  data_mem_pkt_li[32] (net)                            90.1252              0.0000     0.4141 f
  core/data_mem_pkt_i[33] (bp_core_minimal_02_0)                            0.0000     0.4141 f
  core/data_mem_pkt_i[33] (net)                        90.1252              0.0000     0.4141 f
  core/fe/data_mem_pkt_i[33] (bp_fe_top_02_0)                               0.0000     0.4141 f
  core/fe/data_mem_pkt_i[33] (net)                     90.1252              0.0000     0.4141 f
  core/fe/mem/data_mem_pkt_i[33] (bp_fe_mem_02_0)                           0.0000     0.4141 f
  core/fe/mem/data_mem_pkt_i[33] (net)                 90.1252              0.0000     0.4141 f
  core/fe/mem/icache/data_mem_pkt_i[33] (bp_fe_icache_02_0)                 0.0000     0.4141 f
  core/fe/mem/icache/data_mem_pkt_i[33] (net)          90.1252              0.0000     0.4141 f
  core/fe/mem/icache/U1522/IN1 (MUX21X1)                          0.3060   -0.0312 @   0.3828 f
  core/fe/mem/icache/U1522/Q (MUX21X1)                            0.0394    0.0998     0.4826 f
  core/fe/mem/icache/n525 (net)                 1       3.3415              0.0000     0.4826 f
  core/fe/mem/icache/uncached_load_data_r_reg_31_/D (DFFX1)       0.0394    0.0000 &   0.4827 f
  data arrival time                                                                    0.4827

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4280     0.4280
  clock reconvergence pessimism                                             0.0000     0.4280
  core/fe/mem/icache/uncached_load_data_r_reg_31_/CLK (DFFX1)               0.0000     0.4280 r
  library hold time                                                         0.0138     0.4418
  data required time                                                                   0.4418
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4418
  data arrival time                                                                   -0.4827
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0409


  Startpoint: mem_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[96] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[96] (net)                          2      10.5624              0.0000     0.1000 r
  U3397/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3397/Q (AO222X1)                                               0.1642    0.1187 @   0.2187 r
  mem_resp_li[96] (net)                         1      46.6312              0.0000     0.2187 r
  uce_0__uce/mem_resp_i[96] (bp_uce_02_2)                                   0.0000     0.2187 r
  uce_0__uce/mem_resp_i[96] (net)                      46.6312              0.0000     0.2187 r
  uce_0__uce/U195/IN2 (AND2X1)                                    0.1647   -0.0489 @   0.1698 r
  uce_0__uce/U195/Q (AND2X1)                                      0.3336    0.1979 @   0.3677 r
  uce_0__uce/data_mem_pkt_o[40] (net)           3     101.2108              0.0000     0.3677 r
  uce_0__uce/data_mem_pkt_o[40] (bp_uce_02_2)                               0.0000     0.3677 r
  data_mem_pkt_li[39] (net)                           101.2108              0.0000     0.3677 r
  core/data_mem_pkt_i[40] (bp_core_minimal_02_0)                            0.0000     0.3677 r
  core/data_mem_pkt_i[40] (net)                       101.2108              0.0000     0.3677 r
  core/fe/data_mem_pkt_i[40] (bp_fe_top_02_0)                               0.0000     0.3677 r
  core/fe/data_mem_pkt_i[40] (net)                    101.2108              0.0000     0.3677 r
  core/fe/mem/data_mem_pkt_i[40] (bp_fe_mem_02_0)                           0.0000     0.3677 r
  core/fe/mem/data_mem_pkt_i[40] (net)                101.2108              0.0000     0.3677 r
  core/fe/mem/icache/data_mem_pkt_i[40] (bp_fe_icache_02_0)                 0.0000     0.3677 r
  core/fe/mem/icache/data_mem_pkt_i[40] (net)         101.2108              0.0000     0.3677 r
  core/fe/mem/icache/U961/IN1 (MUX21X1)                           0.3336   -0.0479 @   0.3197 r
  core/fe/mem/icache/U961/Q (MUX21X1)                             0.0363    0.1233     0.4430 r
  core/fe/mem/icache/n532 (net)                 1       2.5856              0.0000     0.4430 r
  core/fe/mem/icache/uncached_load_data_r_reg_38_/D (DFFX1)       0.0363    0.0000 &   0.4430 r
  data arrival time                                                                    0.4430

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4279     0.4279
  clock reconvergence pessimism                                             0.0000     0.4279
  core/fe/mem/icache/uncached_load_data_r_reg_38_/CLK (DFFX1)               0.0000     0.4279 r
  library hold time                                                        -0.0259     0.4020
  data required time                                                                   0.4020
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4020
  data arrival time                                                                   -0.4430
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0410


  Startpoint: mem_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[78] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[78] (net)                          2      12.9898              0.0000     0.1000 f
  U3375/IN5 (AO222X1)                                             0.0008    0.0002 @   0.1002 f
  U3375/Q (AO222X1)                                               0.1140    0.1058 @   0.2059 f
  mem_resp_li[78] (net)                         1      29.6066              0.0000     0.2059 f
  uce_0__uce/mem_resp_i[78] (bp_uce_02_2)                                   0.0000     0.2059 f
  uce_0__uce/mem_resp_i[78] (net)                      29.6066              0.0000     0.2059 f
  uce_0__uce/U176/IN2 (AND2X1)                                    0.1142    0.0029 @   0.2088 f
  uce_0__uce/U176/Q (AND2X1)                                      0.3272    0.2268 @   0.4356 f
  uce_0__uce/data_mem_pkt_o[22] (net)           3      98.7286              0.0000     0.4356 f
  uce_0__uce/data_mem_pkt_o[22] (bp_uce_02_2)                               0.0000     0.4356 f
  data_mem_pkt_li[21] (net)                            98.7286              0.0000     0.4356 f
  core/data_mem_pkt_i[22] (bp_core_minimal_02_0)                            0.0000     0.4356 f
  core/data_mem_pkt_i[22] (net)                        98.7286              0.0000     0.4356 f
  core/fe/data_mem_pkt_i[22] (bp_fe_top_02_0)                               0.0000     0.4356 f
  core/fe/data_mem_pkt_i[22] (net)                     98.7286              0.0000     0.4356 f
  core/fe/mem/data_mem_pkt_i[22] (bp_fe_mem_02_0)                           0.0000     0.4356 f
  core/fe/mem/data_mem_pkt_i[22] (net)                 98.7286              0.0000     0.4356 f
  core/fe/mem/icache/data_mem_pkt_i[22] (bp_fe_icache_02_0)                 0.0000     0.4356 f
  core/fe/mem/icache/data_mem_pkt_i[22] (net)          98.7286              0.0000     0.4356 f
  core/fe/mem/icache/U1533/IN1 (MUX21X1)                          0.3272   -0.0528 @   0.3828 f
  core/fe/mem/icache/U1533/Q (MUX21X1)                            0.0372    0.0997     0.4825 f
  core/fe/mem/icache/n514 (net)                 1       2.7187              0.0000     0.4825 f
  core/fe/mem/icache/uncached_load_data_r_reg_20_/D (DFFX1)       0.0372    0.0000 &   0.4826 f
  data arrival time                                                                    0.4826

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  clock reconvergence pessimism                                             0.0000     0.4272
  core/fe/mem/icache/uncached_load_data_r_reg_20_/CLK (DFFX1)               0.0000     0.4272 r
  library hold time                                                         0.0143     0.4415
  data required time                                                                   0.4415
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4415
  data arrival time                                                                   -0.4826
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0410


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/U41/IN2 (AND2X1)                0.1994    0.0005 @   0.3491 f
  core/be/be_mem/csr/sscratch_reg/U41/Q (AND2X1)                  0.0275    0.0812     0.4303 f
  core/be/be_mem/csr/sscratch_reg/n60 (net)     1       2.7696              0.0000     0.4303 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_29_/D (DFFX1)        0.0275   -0.0004 &   0.4299 f
  data arrival time                                                                    0.4299

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3711     0.3711
  clock reconvergence pessimism                                             0.0000     0.3711
  core/be/be_mem/csr/sscratch_reg/data_r_reg_29_/CLK (DFFX1)                0.0000     0.3711 r
  library hold time                                                         0.0173     0.3883
  data required time                                                                   0.3883
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3883
  data arrival time                                                                   -0.4299
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0415


  Startpoint: io_resp_i[66]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[66] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[66] (net)                           2      14.2050              0.0000     0.1000 f
  U3362/IN1 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3362/Q (AO222X1)                                               0.1150    0.1566     0.2568 f
  mem_resp_li[66] (net)                         1      31.5329              0.0000     0.2568 f
  uce_0__uce/mem_resp_i[66] (bp_uce_02_2)                                   0.0000     0.2568 f
  uce_0__uce/mem_resp_i[66] (net)                      31.5329              0.0000     0.2568 f
  uce_0__uce/U162/IN2 (AND2X1)                                    0.1150   -0.0209 &   0.2359 f
  uce_0__uce/U162/Q (AND2X1)                                      0.3110    0.2123 @   0.4482 f
  uce_0__uce/data_mem_pkt_o[10] (net)           3      92.6847              0.0000     0.4482 f
  uce_0__uce/data_mem_pkt_o[10] (bp_uce_02_2)                               0.0000     0.4482 f
  data_mem_pkt_li[9] (net)                             92.6847              0.0000     0.4482 f
  core/data_mem_pkt_i[10] (bp_core_minimal_02_0)                            0.0000     0.4482 f
  core/data_mem_pkt_i[10] (net)                        92.6847              0.0000     0.4482 f
  core/fe/data_mem_pkt_i[10] (bp_fe_top_02_0)                               0.0000     0.4482 f
  core/fe/data_mem_pkt_i[10] (net)                     92.6847              0.0000     0.4482 f
  core/fe/mem/data_mem_pkt_i[10] (bp_fe_mem_02_0)                           0.0000     0.4482 f
  core/fe/mem/data_mem_pkt_i[10] (net)                 92.6847              0.0000     0.4482 f
  core/fe/mem/icache/data_mem_pkt_i[10] (bp_fe_icache_02_0)                 0.0000     0.4482 f
  core/fe/mem/icache/data_mem_pkt_i[10] (net)          92.6847              0.0000     0.4482 f
  core/fe/mem/icache/U1545/IN1 (MUX21X1)                          0.3110   -0.0691 @   0.3791 f
  core/fe/mem/icache/U1545/Q (MUX21X1)                            0.0379    0.0994     0.4785 f
  core/fe/mem/icache/n502 (net)                 1       3.0623              0.0000     0.4785 f
  core/fe/mem/icache/uncached_load_data_r_reg_8_/D (DFFX1)        0.0379    0.0000 &   0.4785 f
  data arrival time                                                                    0.4785

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                             0.0000     0.4226
  core/fe/mem/icache/uncached_load_data_r_reg_8_/CLK (DFFX1)                0.0000     0.4226 r
  library hold time                                                         0.0142     0.4368
  data required time                                                                   0.4368
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4368
  data arrival time                                                                   -0.4785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0418


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/U8/IN2 (AND2X1)                 0.1994    0.0000 @   0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/U8/Q (AND2X1)                   0.0262    0.0805     0.4292 f
  core/be/be_mem/csr/pmpaddr0_reg/n68 (net)     1       2.4585              0.0000     0.4292 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_33_/D (DFFX1)        0.0262    0.0000 &   0.4292 f
  data arrival time                                                                    0.4292

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  clock reconvergence pessimism                                             0.0000     0.3699
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_33_/CLK (DFFX1)                0.0000     0.3699 r
  library hold time                                                         0.0176     0.3874
  data required time                                                                   0.3874
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3874
  data arrival time                                                                   -0.4292
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0418


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/U6/IN2 (AND2X1)                 0.1995    0.0009 @   0.3495 f
  core/be/be_mem/csr/pmpaddr0_reg/U6/Q (AND2X1)                   0.0253    0.0799     0.4294 f
  core/be/be_mem/csr/pmpaddr0_reg/n72 (net)     1       2.1440              0.0000     0.4294 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_35_/D (DFFX1)        0.0253    0.0000 &   0.4294 f
  data arrival time                                                                    0.4294

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  clock reconvergence pessimism                                             0.0000     0.3697
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_35_/CLK (DFFX1)                0.0000     0.3697 r
  library hold time                                                         0.0178     0.3875
  data required time                                                                   0.3875
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3875
  data arrival time                                                                   -0.4294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0419


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/U10/IN2 (AND2X1)                0.1995    0.0006 @   0.3492 f
  core/be/be_mem/csr/pmpaddr0_reg/U10/Q (AND2X1)                  0.0281    0.0820     0.4311 f
  core/be/be_mem/csr/pmpaddr0_reg/n64 (net)     1       3.1257              0.0000     0.4311 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_31_/D (DFFX1)        0.0281    0.0000 &   0.4312 f
  data arrival time                                                                    0.4312

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  clock reconvergence pessimism                                             0.0000     0.3719
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_31_/CLK (DFFX1)                0.0000     0.3719 r
  library hold time                                                         0.0171     0.3890
  data required time                                                                   0.3890
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3890
  data arrival time                                                                   -0.4312
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0422


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/U47/IN2 (AND2X1)                0.1995    0.0035 @   0.3521 f
  core/be/be_mem/csr/sscratch_reg/U47/Q (AND2X1)                  0.0252    0.0799     0.4320 f
  core/be/be_mem/csr/sscratch_reg/n48 (net)     1       2.1354              0.0000     0.4320 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_23_/D (DFFX1)        0.0252    0.0000 &   0.4320 f
  data arrival time                                                                    0.4320

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  clock reconvergence pessimism                                             0.0000     0.3719
  core/be/be_mem/csr/sscratch_reg/data_r_reg_23_/CLK (DFFX1)                0.0000     0.3719 r
  library hold time                                                         0.0178     0.3897
  data required time                                                                   0.3897
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3897
  data arrival time                                                                   -0.4320
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0422


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/U44/IN2 (AND2X1)                0.1995    0.0033 @   0.3519 f
  core/be/be_mem/csr/sscratch_reg/U44/Q (AND2X1)                  0.0253    0.0800     0.4318 f
  core/be/be_mem/csr/sscratch_reg/n54 (net)     1       2.1758              0.0000     0.4318 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_26_/D (DFFX1)        0.0253    0.0000 &   0.4318 f
  data arrival time                                                                    0.4318

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3717     0.3717
  clock reconvergence pessimism                                             0.0000     0.3717
  core/be/be_mem/csr/sscratch_reg/data_r_reg_26_/CLK (DFFX1)                0.0000     0.3717 r
  library hold time                                                         0.0178     0.3894
  data required time                                                                   0.3894
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3894
  data arrival time                                                                   -0.4318
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0424


  Startpoint: mem_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[67] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[67] (net)                          2      12.1025              0.0000     0.1000 r
  U3363/IN5 (AO222X1)                                             0.0008    0.0002 @   0.1002 r
  U3363/Q (AO222X1)                                               0.1443    0.1103 @   0.2105 r
  mem_resp_li[67] (net)                         1      40.0303              0.0000     0.2105 r
  uce_0__uce/mem_resp_i[67] (bp_uce_02_2)                                   0.0000     0.2105 r
  uce_0__uce/mem_resp_i[67] (net)                      40.0303              0.0000     0.2105 r
  uce_0__uce/U163/IN2 (AND2X1)                                    0.1447   -0.0206 @   0.1899 r
  uce_0__uce/U163/Q (AND2X1)                                      0.2504    0.1647 @   0.3547 r
  uce_0__uce/data_mem_pkt_o[11] (net)           3      75.1772              0.0000     0.3547 r
  uce_0__uce/data_mem_pkt_o[11] (bp_uce_02_2)                               0.0000     0.3547 r
  data_mem_pkt_li[10] (net)                            75.1772              0.0000     0.3547 r
  core/data_mem_pkt_i[11] (bp_core_minimal_02_0)                            0.0000     0.3547 r
  core/data_mem_pkt_i[11] (net)                        75.1772              0.0000     0.3547 r
  core/fe/data_mem_pkt_i[11] (bp_fe_top_02_0)                               0.0000     0.3547 r
  core/fe/data_mem_pkt_i[11] (net)                     75.1772              0.0000     0.3547 r
  core/fe/mem/data_mem_pkt_i[11] (bp_fe_mem_02_0)                           0.0000     0.3547 r
  core/fe/mem/data_mem_pkt_i[11] (net)                 75.1772              0.0000     0.3547 r
  core/fe/mem/icache/data_mem_pkt_i[11] (bp_fe_icache_02_0)                 0.0000     0.3547 r
  core/fe/mem/icache/data_mem_pkt_i[11] (net)          75.1772              0.0000     0.3547 r
  core/fe/mem/icache/U1544/IN1 (MUX21X1)                          0.2504   -0.0305 @   0.3241 r
  core/fe/mem/icache/U1544/Q (MUX21X1)                            0.0377    0.1146     0.4387 r
  core/fe/mem/icache/n503 (net)                 1       3.5753              0.0000     0.4387 r
  core/fe/mem/icache/uncached_load_data_r_reg_9_/D (DFFX1)        0.0377    0.0000 &   0.4388 r
  data arrival time                                                                    0.4388

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                             0.0000     0.4226
  core/fe/mem/icache/uncached_load_data_r_reg_9_/CLK (DFFX1)                0.0000     0.4226 r
  library hold time                                                        -0.0264     0.3962
  data required time                                                                   0.3962
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3962
  data arrival time                                                                   -0.4388
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0425


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3486 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.4861    0.0000     0.3486 f
  core/be/be_mem/csr/mscratch_reg/U37/IN2 (AND2X1)                0.1995    0.0009 @   0.3495 f
  core/be/be_mem/csr/mscratch_reg/U37/Q (AND2X1)                  0.0263    0.0802     0.4297 f
  core/be/be_mem/csr/mscratch_reg/n71 (net)     1       2.2957              0.0000     0.4297 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_32_/D (DFFX1)        0.0263    0.0000 &   0.4297 f
  data arrival time                                                                    0.4297

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  clock reconvergence pessimism                                             0.0000     0.3696
  core/be/be_mem/csr/mscratch_reg/data_r_reg_32_/CLK (DFFX1)                0.0000     0.3696 r
  library hold time                                                         0.0175     0.3871
  data required time                                                                   0.3871
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3871
  data arrival time                                                                   -0.4297
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0426


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (bsg_dff_reset_width_p38_7)           0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (net)            89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr1_reg/U8/IN2 (AND2X1)                 0.1994    0.0001 @   0.3487 f
  core/be/be_mem/csr/pmpaddr1_reg/U8/Q (AND2X1)                   0.0273    0.0814     0.4301 f
  core/be/be_mem/csr/pmpaddr1_reg/n15 (net)     1       2.8667              0.0000     0.4301 f
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_33_/D (DFFX1)        0.0273    0.0000 &   0.4301 f
  data arrival time                                                                    0.4301

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  clock reconvergence pessimism                                             0.0000     0.3698
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_33_/CLK (DFFX1)                0.0000     0.3698 r
  library hold time                                                         0.0173     0.3871
  data required time                                                                   0.3871
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3871
  data arrival time                                                                   -0.4301
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0430


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3486 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.4861    0.0000     0.3486 f
  core/be/be_mem/csr/mscratch_reg/U47/IN2 (AND2X1)                0.1995    0.0036 @   0.3522 f
  core/be/be_mem/csr/mscratch_reg/U47/Q (AND2X1)                  0.0258    0.0803     0.4325 f
  core/be/be_mem/csr/mscratch_reg/n80 (net)     1       2.3489              0.0000     0.4325 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_23_/D (DFFX1)        0.0258    0.0000 &   0.4325 f
  data arrival time                                                                    0.4325

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3718     0.3718
  clock reconvergence pessimism                                             0.0000     0.3718
  core/be/be_mem/csr/mscratch_reg/data_r_reg_23_/CLK (DFFX1)                0.0000     0.3718 r
  library hold time                                                         0.0176     0.3894
  data required time                                                                   0.3894
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3894
  data arrival time                                                                   -0.4325
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0431


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3486 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.4861    0.0000     0.3486 f
  core/be/be_mem/csr/mscratch_reg/U46/IN2 (AND2X1)                0.1995    0.0035 @   0.3521 f
  core/be/be_mem/csr/mscratch_reg/U46/Q (AND2X1)                  0.0262    0.0806     0.4327 f
  core/be/be_mem/csr/mscratch_reg/n79 (net)     1       2.4768              0.0000     0.4327 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_24_/D (DFFX1)        0.0262    0.0000 &   0.4327 f
  data arrival time                                                                    0.4327

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3720     0.3720
  clock reconvergence pessimism                                             0.0000     0.3720
  core/be/be_mem/csr/mscratch_reg/data_r_reg_24_/CLK (DFFX1)                0.0000     0.3720 r
  library hold time                                                         0.0176     0.3895
  data required time                                                                   0.3895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3895
  data arrival time                                                                   -0.4327
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0432


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/U46/IN2 (AND2X1)                0.2002    0.0027 @   0.3513 f
  core/be/be_mem/csr/sscratch_reg/U46/Q (AND2X1)                  0.0256    0.0803     0.4316 f
  core/be/be_mem/csr/sscratch_reg/n50 (net)     1       2.2919              0.0000     0.4316 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_24_/D (DFFX1)        0.0256    0.0000 &   0.4316 f
  data arrival time                                                                    0.4316

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  clock reconvergence pessimism                                             0.0000     0.3707
  core/be/be_mem/csr/sscratch_reg/data_r_reg_24_/CLK (DFFX1)                0.0000     0.3707 r
  library hold time                                                         0.0177     0.3884
  data required time                                                                   0.3884
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3884
  data arrival time                                                                   -0.4316
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0432


  Startpoint: io_resp_i[85]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[85] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[85] (net)                           2      14.6458              0.0000     0.1000 f
  U3384/IN1 (AO222X1)                                             0.0010    0.0001 @   0.1001 f
  U3384/Q (AO222X1)                                               0.1550    0.1767 @   0.2768 f
  mem_resp_li[85] (net)                         1      44.0401              0.0000     0.2768 f
  uce_0__uce/mem_resp_i[85] (bp_uce_02_2)                                   0.0000     0.2768 f
  uce_0__uce/mem_resp_i[85] (net)                      44.0401              0.0000     0.2768 f
  uce_0__uce/U183/IN2 (AND2X1)                                    0.1550   -0.0456 @   0.2312 f
  uce_0__uce/U183/Q (AND2X1)                                      0.3122    0.2277 @   0.4589 f
  uce_0__uce/data_mem_pkt_o[29] (net)           3      95.3304              0.0000     0.4589 f
  uce_0__uce/data_mem_pkt_o[29] (bp_uce_02_2)                               0.0000     0.4589 f
  data_mem_pkt_li[28] (net)                            95.3304              0.0000     0.4589 f
  core/data_mem_pkt_i[29] (bp_core_minimal_02_0)                            0.0000     0.4589 f
  core/data_mem_pkt_i[29] (net)                        95.3304              0.0000     0.4589 f
  core/fe/data_mem_pkt_i[29] (bp_fe_top_02_0)                               0.0000     0.4589 f
  core/fe/data_mem_pkt_i[29] (net)                     95.3304              0.0000     0.4589 f
  core/fe/mem/data_mem_pkt_i[29] (bp_fe_mem_02_0)                           0.0000     0.4589 f
  core/fe/mem/data_mem_pkt_i[29] (net)                 95.3304              0.0000     0.4589 f
  core/fe/mem/icache/data_mem_pkt_i[29] (bp_fe_icache_02_0)                 0.0000     0.4589 f
  core/fe/mem/icache/data_mem_pkt_i[29] (net)          95.3304              0.0000     0.4589 f
  core/fe/mem/icache/U1526/IN1 (MUX21X1)                          0.3122   -0.0721 @   0.3868 f
  core/fe/mem/icache/U1526/Q (MUX21X1)                            0.0377    0.0986     0.4854 f
  core/fe/mem/icache/n521 (net)                 1       2.6879              0.0000     0.4854 f
  core/fe/mem/icache/uncached_load_data_r_reg_27_/D (DFFX1)       0.0377    0.0000 &   0.4854 f
  data arrival time                                                                    0.4854

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4278     0.4278
  clock reconvergence pessimism                                             0.0000     0.4278
  core/fe/mem/icache/uncached_load_data_r_reg_27_/CLK (DFFX1)               0.0000     0.4278 r
  library hold time                                                         0.0142     0.4421
  data required time                                                                   0.4421
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4421
  data arrival time                                                                   -0.4854
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0434


  Startpoint: mem_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[82] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[82] (net)                          2       9.8005              0.0000     0.1000 r
  U3381/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3381/Q (AO222X1)                                               0.1227    0.1024 @   0.2024 r
  mem_resp_li[82] (net)                         1      33.0293              0.0000     0.2024 r
  uce_0__uce/mem_resp_i[82] (bp_uce_02_2)                                   0.0000     0.2024 r
  uce_0__uce/mem_resp_i[82] (net)                      33.0293              0.0000     0.2024 r
  uce_0__uce/U180/IN2 (AND2X1)                                    0.1229   -0.0209 @   0.1814 r
  uce_0__uce/U180/Q (AND2X1)                                      0.3905    0.2235 @   0.4049 r
  uce_0__uce/data_mem_pkt_o[26] (net)           3     122.0567              0.0000     0.4049 r
  uce_0__uce/data_mem_pkt_o[26] (bp_uce_02_2)                               0.0000     0.4049 r
  data_mem_pkt_li[25] (net)                           122.0567              0.0000     0.4049 r
  core/data_mem_pkt_i[26] (bp_core_minimal_02_0)                            0.0000     0.4049 r
  core/data_mem_pkt_i[26] (net)                       122.0567              0.0000     0.4049 r
  core/fe/data_mem_pkt_i[26] (bp_fe_top_02_0)                               0.0000     0.4049 r
  core/fe/data_mem_pkt_i[26] (net)                    122.0567              0.0000     0.4049 r
  core/fe/mem/data_mem_pkt_i[26] (bp_fe_mem_02_0)                           0.0000     0.4049 r
  core/fe/mem/data_mem_pkt_i[26] (net)                122.0567              0.0000     0.4049 r
  core/fe/mem/icache/data_mem_pkt_i[26] (bp_fe_icache_02_0)                 0.0000     0.4049 r
  core/fe/mem/icache/data_mem_pkt_i[26] (net)         122.0567              0.0000     0.4049 r
  core/fe/mem/icache/U1529/IN1 (MUX21X1)                          0.3905   -0.0907 @   0.3142 r
  core/fe/mem/icache/U1529/Q (MUX21X1)                            0.0368    0.1313     0.4455 r
  core/fe/mem/icache/n518 (net)                 1       2.9330              0.0000     0.4455 r
  core/fe/mem/icache/uncached_load_data_r_reg_24_/D (DFFX1)       0.0368    0.0000 &   0.4456 r
  data arrival time                                                                    0.4456

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4280     0.4280
  clock reconvergence pessimism                                             0.0000     0.4280
  core/fe/mem/icache/uncached_load_data_r_reg_24_/CLK (DFFX1)               0.0000     0.4280 r
  library hold time                                                        -0.0261     0.4019
  data required time                                                                   0.4019
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4019
  data arrival time                                                                   -0.4456
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0436


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/U61/IN2 (AND2X1)                0.1995    0.0036 @   0.3522 f
  core/be/be_mem/csr/sscratch_reg/U61/Q (AND2X1)                  0.0267    0.0810     0.4332 f
  core/be/be_mem/csr/sscratch_reg/n22 (net)     1       2.6606              0.0000     0.4332 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_10_/D (DFFX1)        0.0267    0.0000 &   0.4332 f
  data arrival time                                                                    0.4332

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3720     0.3720
  clock reconvergence pessimism                                             0.0000     0.3720
  core/be/be_mem/csr/sscratch_reg/data_r_reg_10_/CLK (DFFX1)                0.0000     0.3720 r
  library hold time                                                         0.0174     0.3895
  data required time                                                                   0.3895
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3895
  data arrival time                                                                   -0.4332
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0437


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (bsg_dff_reset_width_p38_7)           0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (net)            89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr1_reg/U19/IN2 (AND2X1)                0.2002    0.0028 @   0.3513 f
  core/be/be_mem/csr/pmpaddr1_reg/U19/Q (AND2X1)                  0.0255    0.0802     0.4315 f
  core/be/be_mem/csr/pmpaddr1_reg/n35 (net)     1       2.2456              0.0000     0.4315 f
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_23_/D (DFFX1)        0.0255    0.0000 &   0.4315 f
  data arrival time                                                                    0.4315

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  clock reconvergence pessimism                                             0.0000     0.3701
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_23_/CLK (DFFX1)                0.0000     0.3701 r
  library hold time                                                         0.0177     0.3878
  data required time                                                                   0.3878
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3878
  data arrival time                                                                   -0.4315
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0438


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3486 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.4861    0.0000     0.3486 f
  core/be/be_mem/csr/mscratch_reg/U43/IN2 (AND2X1)                0.1999    0.0021 @   0.3507 f
  core/be/be_mem/csr/mscratch_reg/U43/Q (AND2X1)                  0.0256    0.0802     0.4309 f
  core/be/be_mem/csr/mscratch_reg/n76 (net)     1       2.2734              0.0000     0.4309 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_27_/D (DFFX1)        0.0256    0.0000 &   0.4309 f
  data arrival time                                                                    0.4309

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  clock reconvergence pessimism                                             0.0000     0.3694
  core/be/be_mem/csr/mscratch_reg/data_r_reg_27_/CLK (DFFX1)                0.0000     0.3694 r
  library hold time                                                         0.0177     0.3871
  data required time                                                                   0.3871
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3871
  data arrival time                                                                   -0.4309
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0438


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/U21/IN2 (AND2X1)                0.2002    0.0028 @   0.3514 f
  core/be/be_mem/csr/pmpaddr0_reg/U21/Q (AND2X1)                  0.0261    0.0806     0.4320 f
  core/be/be_mem/csr/pmpaddr0_reg/n44 (net)     1       2.4396              0.0000     0.4320 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_21_/D (DFFX1)        0.0261    0.0000 &   0.4320 f
  data arrival time                                                                    0.4320

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3705     0.3705
  clock reconvergence pessimism                                             0.0000     0.3705
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_21_/CLK (DFFX1)                0.0000     0.3705 r
  library hold time                                                         0.0176     0.3881
  data required time                                                                   0.3881
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3881
  data arrival time                                                                   -0.4320
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0439


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/U16/IN2 (AND2X1)                0.2000    0.0026 @   0.3512 f
  core/be/be_mem/csr/pmpaddr0_reg/U16/Q (AND2X1)                  0.0254    0.0801     0.4312 f
  core/be/be_mem/csr/pmpaddr0_reg/n54 (net)     1       2.2133              0.0000     0.4312 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_26_/D (DFFX1)        0.0254    0.0000 &   0.4313 f
  data arrival time                                                                    0.4313

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  clock reconvergence pessimism                                             0.0000     0.3696
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_26_/CLK (DFFX1)                0.0000     0.3696 r
  library hold time                                                         0.0177     0.3873
  data required time                                                                   0.3873
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3873
  data arrival time                                                                   -0.4313
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0439


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (bsg_dff_reset_width_p38_7)           0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (net)            89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr1_reg/U10/IN2 (AND2X1)                0.1995    0.0010 @   0.3496 f
  core/be/be_mem/csr/pmpaddr1_reg/U10/Q (AND2X1)                  0.0262    0.0806     0.4302 f
  core/be/be_mem/csr/pmpaddr1_reg/n19 (net)     1       2.4754              0.0000     0.4302 f
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_31_/D (DFFX1)        0.0262    0.0000 &   0.4302 f
  data arrival time                                                                    0.4302

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3687     0.3687
  clock reconvergence pessimism                                             0.0000     0.3687
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_31_/CLK (DFFX1)                0.0000     0.3687 r
  library hold time                                                         0.0176     0.3863
  data required time                                                                   0.3863
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3863
  data arrival time                                                                   -0.4302
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0439


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  icc_place1859/INP (NBUFFX2)                                     0.2768    0.0518 @   0.1518 r
  icc_place1859/Z (NBUFFX2)                                       0.3433    0.2326 @   0.3844 r
  n2491 (net)                                  39     216.2937              0.0000     0.3844 r
  uce_1__uce/reset_i (bp_uce_02_3)                                          0.0000     0.3844 r
  uce_1__uce/reset_i (net)                            216.2937              0.0000     0.3844 r
  uce_1__uce/index_counter/reset_i_hfs_netlink_584 (bsg_counter_set_down_width_p6_3)   0.0000   0.3844 r
  uce_1__uce/index_counter/reset_i_hfs_netlink_584 (net) 216.2937           0.0000     0.3844 r
  uce_1__uce/index_counter/U12/IN2 (NOR2X0)                       0.3433    0.0168 @   0.4012 r
  uce_1__uce/index_counter/U12/QN (NOR2X0)                        0.0401    0.0830     0.4842 f
  uce_1__uce/index_counter/n20 (net)            1       3.3427              0.0000     0.4842 f
  uce_1__uce/index_counter/ctr_r_reg_5_/D (DFFX1)                 0.0401    0.0000 &   0.4843 f
  data arrival time                                                                    0.4843

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4206     0.4206
  clock reconvergence pessimism                                             0.0000     0.4206
  uce_1__uce/index_counter/ctr_r_reg_5_/CLK (DFFX1)                         0.0000     0.4206 r
  library hold time                                                         0.0197     0.4402
  data required time                                                                   0.4402
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4402
  data arrival time                                                                   -0.4843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0440


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i_hfs_netlink_546 (bsg_dff_reset_width_p32_0)   0.0000   0.3486 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i_hfs_netlink_546 (net)  89.4861     0.0000     0.3486 f
  core/be/be_mem/csr/pmpcfg0_reg/U5/IN2 (AND2X1)                  0.1995    0.0031 @   0.3517 f
  core/be/be_mem/csr/pmpcfg0_reg/U5/Q (AND2X1)                    0.0270    0.0812     0.4329 f
  core/be/be_mem/csr/pmpcfg0_reg/n62 (net)      1       2.7432              0.0000     0.4329 f
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_30_/D (DFFX1)         0.0270    0.0000 &   0.4329 f
  data arrival time                                                                    0.4329

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3715     0.3715
  clock reconvergence pessimism                                             0.0000     0.3715
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_30_/CLK (DFFX1)                 0.0000     0.3715 r
  library hold time                                                         0.0174     0.3888
  data required time                                                                   0.3888
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3888
  data arrival time                                                                   -0.4329
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0441


  Startpoint: io_resp_i[65]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[65] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[65] (net)                           2      19.7491              0.0000     0.1000 f
  U3361/IN1 (AO222X1)                                             0.0019    0.0003 @   0.1003 f
  U3361/Q (AO222X1)                                               0.1310    0.1635 @   0.2638 f
  mem_resp_li[65] (net)                         1      35.9211              0.0000     0.2638 f
  uce_0__uce/mem_resp_i[65] (bp_uce_02_2)                                   0.0000     0.2638 f
  uce_0__uce/mem_resp_i[65] (net)                      35.9211              0.0000     0.2638 f
  uce_0__uce/U160/IN2 (AND2X1)                                    0.1310   -0.0154 @   0.2484 f
  uce_0__uce/U160/Q (AND2X1)                                      0.2907    0.2039 @   0.4523 f
  uce_0__uce/data_mem_pkt_o[9] (net)            3      85.9557              0.0000     0.4523 f
  uce_0__uce/data_mem_pkt_o[9] (bp_uce_02_2)                                0.0000     0.4523 f
  data_mem_pkt_li[8] (net)                             85.9557              0.0000     0.4523 f
  core/data_mem_pkt_i[9] (bp_core_minimal_02_0)                             0.0000     0.4523 f
  core/data_mem_pkt_i[9] (net)                         85.9557              0.0000     0.4523 f
  core/fe/data_mem_pkt_i[9] (bp_fe_top_02_0)                                0.0000     0.4523 f
  core/fe/data_mem_pkt_i[9] (net)                      85.9557              0.0000     0.4523 f
  core/fe/mem/data_mem_pkt_i[9] (bp_fe_mem_02_0)                            0.0000     0.4523 f
  core/fe/mem/data_mem_pkt_i[9] (net)                  85.9557              0.0000     0.4523 f
  core/fe/mem/icache/data_mem_pkt_i[9] (bp_fe_icache_02_0)                  0.0000     0.4523 f
  core/fe/mem/icache/data_mem_pkt_i[9] (net)           85.9557              0.0000     0.4523 f
  core/fe/mem/icache/U1546/IN1 (MUX21X1)                          0.2907   -0.0692 @   0.3832 f
  core/fe/mem/icache/U1546/Q (MUX21X1)                            0.0376    0.0978     0.4810 f
  core/fe/mem/icache/n501 (net)                 1       2.9772              0.0000     0.4810 f
  core/fe/mem/icache/uncached_load_data_r_reg_7_/D (DFFX1)        0.0376    0.0000 &   0.4810 f
  data arrival time                                                                    0.4810

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                             0.0000     0.4226
  core/fe/mem/icache/uncached_load_data_r_reg_7_/CLK (DFFX1)                0.0000     0.4226 r
  library hold time                                                         0.0143     0.4369
  data required time                                                                   0.4369
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4369
  data arrival time                                                                   -0.4810
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0442


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3486 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.4861    0.0000     0.3486 f
  core/be/be_mem/csr/mscratch_reg/U44/IN2 (AND2X1)                0.2003    0.0028 @   0.3514 f
  core/be/be_mem/csr/mscratch_reg/U44/Q (AND2X1)                  0.0286    0.0824     0.4338 f
  core/be/be_mem/csr/mscratch_reg/n77 (net)     1       3.2890              0.0000     0.4338 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_26_/D (DFFX1)        0.0286   -0.0008 &   0.4331 f
  data arrival time                                                                    0.4331

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  clock reconvergence pessimism                                             0.0000     0.3716
  core/be/be_mem/csr/mscratch_reg/data_r_reg_26_/CLK (DFFX1)                0.0000     0.3716 r
  library hold time                                                         0.0170     0.3886
  data required time                                                                   0.3886
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3886
  data arrival time                                                                   -0.4331
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0444


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3486 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.4861    0.0000     0.3486 f
  core/be/be_mem/csr/mscratch_reg/U45/IN2 (AND2X1)                0.2001    0.0026 @   0.3512 f
  core/be/be_mem/csr/mscratch_reg/U45/Q (AND2X1)                  0.0267    0.0810     0.4323 f
  core/be/be_mem/csr/mscratch_reg/n78 (net)     1       2.6557              0.0000     0.4323 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_25_/D (DFFX1)        0.0267    0.0000 &   0.4323 f
  data arrival time                                                                    0.4323

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  clock reconvergence pessimism                                             0.0000     0.3700
  core/be/be_mem/csr/mscratch_reg/data_r_reg_25_/CLK (DFFX1)                0.0000     0.3700 r
  library hold time                                                         0.0174     0.3874
  data required time                                                                   0.3874
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3874
  data arrival time                                                                   -0.4323
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0449


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/U49/IN2 (AND2X1)                0.2002    0.0027 @   0.3513 f
  core/be/be_mem/csr/sscratch_reg/U49/Q (AND2X1)                  0.0271    0.0814     0.4327 f
  core/be/be_mem/csr/sscratch_reg/n44 (net)     1       2.7982              0.0000     0.4327 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_21_/D (DFFX1)        0.0271    0.0000 &   0.4327 f
  data arrival time                                                                    0.4327

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  clock reconvergence pessimism                                             0.0000     0.3702
  core/be/be_mem/csr/sscratch_reg/data_r_reg_21_/CLK (DFFX1)                0.0000     0.3702 r
  library hold time                                                         0.0173     0.3876
  data required time                                                                   0.3876
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3876
  data arrival time                                                                   -0.4327
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0451


  Startpoint: mem_resp_i[100]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_42_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[100] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[100] (net)                         2      11.7582              0.0000     0.1000 f
  U3403/IN5 (AO222X1)                                             0.0007    0.0001 @   0.1001 f
  U3403/Q (AO222X1)                                               0.1119    0.1047 @   0.2049 f
  mem_resp_li[100] (net)                        1      28.9350              0.0000     0.2049 f
  uce_0__uce/mem_resp_i[100] (bp_uce_02_2)                                  0.0000     0.2049 f
  uce_0__uce/mem_resp_i[100] (net)                     28.9350              0.0000     0.2049 f
  uce_0__uce/U199/IN2 (AND2X1)                                    0.1120   -0.0123 @   0.1926 f
  uce_0__uce/U199/Q (AND2X1)                                      0.3764    0.2377 @   0.4303 f
  uce_0__uce/data_mem_pkt_o[44] (net)           3     111.4610              0.0000     0.4303 f
  uce_0__uce/data_mem_pkt_o[44] (bp_uce_02_2)                               0.0000     0.4303 f
  data_mem_pkt_li[43] (net)                           111.4610              0.0000     0.4303 f
  core/data_mem_pkt_i[44] (bp_core_minimal_02_0)                            0.0000     0.4303 f
  core/data_mem_pkt_i[44] (net)                       111.4610              0.0000     0.4303 f
  core/fe/data_mem_pkt_i[44] (bp_fe_top_02_0)                               0.0000     0.4303 f
  core/fe/data_mem_pkt_i[44] (net)                    111.4610              0.0000     0.4303 f
  core/fe/mem/data_mem_pkt_i[44] (bp_fe_mem_02_0)                           0.0000     0.4303 f
  core/fe/mem/data_mem_pkt_i[44] (net)                111.4610              0.0000     0.4303 f
  core/fe/mem/icache/data_mem_pkt_i[44] (bp_fe_icache_02_0)                 0.0000     0.4303 f
  core/fe/mem/icache/data_mem_pkt_i[44] (net)         111.4610              0.0000     0.4303 f
  core/fe/mem/icache/U1517/IN1 (MUX21X1)                          0.3764   -0.0728 @   0.3575 f
  core/fe/mem/icache/U1517/Q (MUX21X1)                            0.0374    0.1042     0.4618 f
  core/fe/mem/icache/n536 (net)                 1       3.1845              0.0000     0.4618 f
  core/fe/mem/icache/uncached_load_data_r_reg_42_/D (DFFX1)       0.0374    0.0000 &   0.4618 f
  data arrival time                                                                    0.4618

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4015     0.4015
  clock reconvergence pessimism                                             0.0000     0.4015
  core/fe/mem/icache/uncached_load_data_r_reg_42_/CLK (DFFX1)               0.0000     0.4015 r
  library hold time                                                         0.0151     0.4167
  data required time                                                                   0.4167
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4167
  data arrival time                                                                   -0.4618
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0451


  Startpoint: mem_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[70] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[70] (net)                          2      15.3520              0.0000     0.1000 r
  U3366/IN5 (AO222X1)                                             0.0014    0.0004 @   0.1004 r
  U3366/Q (AO222X1)                                               0.1100    0.0994     0.1998 r
  mem_resp_li[70] (net)                         1      30.0974              0.0000     0.1998 r
  uce_0__uce/mem_resp_i[70] (bp_uce_02_2)                                   0.0000     0.1998 r
  uce_0__uce/mem_resp_i[70] (net)                      30.0974              0.0000     0.1998 r
  uce_0__uce/U166/IN2 (AND2X1)                                    0.1100   -0.0203 &   0.1794 r
  uce_0__uce/U166/Q (AND2X1)                                      0.3008    0.1822 @   0.3616 r
  uce_0__uce/data_mem_pkt_o[14] (net)           3      92.2166              0.0000     0.3616 r
  uce_0__uce/data_mem_pkt_o[14] (bp_uce_02_2)                               0.0000     0.3616 r
  data_mem_pkt_li[13] (net)                            92.2166              0.0000     0.3616 r
  core/data_mem_pkt_i[14] (bp_core_minimal_02_0)                            0.0000     0.3616 r
  core/data_mem_pkt_i[14] (net)                        92.2166              0.0000     0.3616 r
  core/fe/data_mem_pkt_i[14] (bp_fe_top_02_0)                               0.0000     0.3616 r
  core/fe/data_mem_pkt_i[14] (net)                     92.2166              0.0000     0.3616 r
  core/fe/mem/data_mem_pkt_i[14] (bp_fe_mem_02_0)                           0.0000     0.3616 r
  core/fe/mem/data_mem_pkt_i[14] (net)                 92.2166              0.0000     0.3616 r
  core/fe/mem/icache/data_mem_pkt_i[14] (bp_fe_icache_02_0)                 0.0000     0.3616 r
  core/fe/mem/icache/data_mem_pkt_i[14] (net)          92.2166              0.0000     0.3616 r
  core/fe/mem/icache/U1541/IN1 (MUX21X1)                          0.3008   -0.0360 @   0.3257 r
  core/fe/mem/icache/U1541/Q (MUX21X1)                            0.0370    0.1208     0.4465 r
  core/fe/mem/icache/n506 (net)                 1       3.3537              0.0000     0.4465 r
  core/fe/mem/icache/uncached_load_data_r_reg_12_/D (DFFX1)       0.0370   -0.0008 &   0.4457 r
  data arrival time                                                                    0.4457

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4265     0.4265
  clock reconvergence pessimism                                             0.0000     0.4265
  core/fe/mem/icache/uncached_load_data_r_reg_12_/CLK (DFFX1)               0.0000     0.4265 r
  library hold time                                                        -0.0262     0.4003
  data required time                                                                   0.4003
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4003
  data arrival time                                                                   -0.4457
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0454


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr2_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr2_reg/IN0 (bsg_dff_reset_width_p38_6)           0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr2_reg/IN0 (net)            89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr2_reg/U16/IN2 (AND2X1)                0.1998    0.0023 @   0.3509 f
  core/be/be_mem/csr/pmpaddr2_reg/U16/Q (AND2X1)                  0.0261    0.0805     0.4315 f
  core/be/be_mem/csr/pmpaddr2_reg/n29 (net)     1       2.4343              0.0000     0.4315 f
  core/be/be_mem/csr/pmpaddr2_reg/data_r_reg_26_/D (DFFX1)        0.0261    0.0000 &   0.4315 f
  data arrival time                                                                    0.4315

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  clock reconvergence pessimism                                             0.0000     0.3683
  core/be/be_mem/csr/pmpaddr2_reg/data_r_reg_26_/CLK (DFFX1)                0.0000     0.3683 r
  library hold time                                                         0.0176     0.3859
  data required time                                                                   0.3859
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3859
  data arrival time                                                                   -0.4315
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0456


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/U43/IN2 (AND2X1)                0.2004    0.0029 @   0.3515 f
  core/be/be_mem/csr/sscratch_reg/U43/Q (AND2X1)                  0.0271    0.0813     0.4328 f
  core/be/be_mem/csr/sscratch_reg/n56 (net)     1       2.7783              0.0000     0.4328 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_27_/D (DFFX1)        0.0271    0.0000 &   0.4328 f
  data arrival time                                                                    0.4328

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  clock reconvergence pessimism                                             0.0000     0.3696
  core/be/be_mem/csr/sscratch_reg/data_r_reg_27_/CLK (DFFX1)                0.0000     0.3696 r
  library hold time                                                         0.0174     0.3870
  data required time                                                                   0.3870
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3870
  data arrival time                                                                   -0.4328
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0459


  Startpoint: mem_resp_i[114]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_56_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[114] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[114] (net)                         2      13.5646              0.0000     0.1000 f
  U3418/IN5 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3418/Q (AO222X1)                                               0.1070    0.1048     0.2050 f
  mem_resp_li[114] (net)                        1      28.6046              0.0000     0.2050 f
  uce_0__uce/mem_resp_i[114] (bp_uce_02_2)                                  0.0000     0.2050 f
  uce_0__uce/mem_resp_i[114] (net)                     28.6046              0.0000     0.2050 f
  uce_0__uce/U215/IN2 (AND2X1)                                    0.1070   -0.0128 &   0.1922 f
  uce_0__uce/U215/Q (AND2X1)                                      0.3562    0.2264 @   0.4186 f
  uce_0__uce/data_mem_pkt_o[58] (net)           3     104.9584              0.0000     0.4186 f
  uce_0__uce/data_mem_pkt_o[58] (bp_uce_02_2)                               0.0000     0.4186 f
  data_mem_pkt_li[57] (net)                           104.9584              0.0000     0.4186 f
  core/data_mem_pkt_i[58] (bp_core_minimal_02_0)                            0.0000     0.4186 f
  core/data_mem_pkt_i[58] (net)                       104.9584              0.0000     0.4186 f
  core/fe/data_mem_pkt_i[58] (bp_fe_top_02_0)                               0.0000     0.4186 f
  core/fe/data_mem_pkt_i[58] (net)                    104.9584              0.0000     0.4186 f
  core/fe/mem/data_mem_pkt_i[58] (bp_fe_mem_02_0)                           0.0000     0.4186 f
  core/fe/mem/data_mem_pkt_i[58] (net)                104.9584              0.0000     0.4186 f
  core/fe/mem/icache/data_mem_pkt_i[58] (bp_fe_icache_02_0)                 0.0000     0.4186 f
  core/fe/mem/icache/data_mem_pkt_i[58] (net)         104.9584              0.0000     0.4186 f
  core/fe/mem/icache/U1502/IN1 (MUX21X1)                          0.3562   -0.0601 @   0.3584 f
  core/fe/mem/icache/U1502/Q (MUX21X1)                            0.0374    0.1028     0.4613 f
  core/fe/mem/icache/n550 (net)                 1       3.1654              0.0000     0.4613 f
  core/fe/mem/icache/uncached_load_data_r_reg_56_/D (DFFX1)       0.0374    0.0000 &   0.4613 f
  data arrival time                                                                    0.4613

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  clock reconvergence pessimism                                             0.0000     0.4000
  core/fe/mem/icache/uncached_load_data_r_reg_56_/CLK (DFFX1)               0.0000     0.4000 r
  library hold time                                                         0.0152     0.4152
  data required time                                                                   0.4152
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4152
  data arrival time                                                                   -0.4613
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0461


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/U15/IN2 (AND2X1)                0.2000    0.0019 @   0.3505 f
  core/be/be_mem/csr/pmpaddr0_reg/U15/Q (AND2X1)                  0.0266    0.0810     0.4315 f
  core/be/be_mem/csr/pmpaddr0_reg/n56 (net)     1       2.6151              0.0000     0.4315 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_27_/D (DFFX1)        0.0266    0.0000 &   0.4315 f
  data arrival time                                                                    0.4315

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_27_/CLK (DFFX1)                0.0000     0.3679 r
  library hold time                                                         0.0175     0.3854
  data required time                                                                   0.3854
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3854
  data arrival time                                                                   -0.4315
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0461


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/U20/IN2 (AND2X1)                0.2003    0.0028 @   0.3514 f
  core/be/be_mem/csr/pmpaddr0_reg/U20/Q (AND2X1)                  0.0263    0.0807     0.4321 f
  core/be/be_mem/csr/pmpaddr0_reg/n46 (net)     1       2.4945              0.0000     0.4321 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_22_/D (DFFX1)        0.0263    0.0000 &   0.4321 f
  data arrival time                                                                    0.4321

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3684     0.3684
  clock reconvergence pessimism                                             0.0000     0.3684
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_22_/CLK (DFFX1)                0.0000     0.3684 r
  library hold time                                                         0.0175     0.3859
  data required time                                                                   0.3859
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3859
  data arrival time                                                                   -0.4321
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0462


  Startpoint: io_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[77] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[77] (net)                           2      13.9382              0.0000     0.1000 f
  U3374/IN1 (AO222X1)                                             0.0008    0.0000 @   0.1000 f
  U3374/Q (AO222X1)                                               0.1126    0.1553     0.2552 f
  mem_resp_li[77] (net)                         1      30.7355              0.0000     0.2552 f
  uce_0__uce/mem_resp_i[77] (bp_uce_02_2)                                   0.0000     0.2552 f
  uce_0__uce/mem_resp_i[77] (net)                      30.7355              0.0000     0.2552 f
  uce_0__uce/U173/IN2 (AND2X1)                                    0.1126   -0.0274 &   0.2279 f
  uce_0__uce/U173/Q (AND2X1)                                      0.3491    0.2275 @   0.4554 f
  uce_0__uce/data_mem_pkt_o[21] (net)           3     103.7122              0.0000     0.4554 f
  uce_0__uce/data_mem_pkt_o[21] (bp_uce_02_2)                               0.0000     0.4554 f
  data_mem_pkt_li[20] (net)                           103.7122              0.0000     0.4554 f
  core/data_mem_pkt_i[21] (bp_core_minimal_02_0)                            0.0000     0.4554 f
  core/data_mem_pkt_i[21] (net)                       103.7122              0.0000     0.4554 f
  core/fe/data_mem_pkt_i[21] (bp_fe_top_02_0)                               0.0000     0.4554 f
  core/fe/data_mem_pkt_i[21] (net)                    103.7122              0.0000     0.4554 f
  core/fe/mem/data_mem_pkt_i[21] (bp_fe_mem_02_0)                           0.0000     0.4554 f
  core/fe/mem/data_mem_pkt_i[21] (net)                103.7122              0.0000     0.4554 f
  core/fe/mem/icache/data_mem_pkt_i[21] (bp_fe_icache_02_0)                 0.0000     0.4554 f
  core/fe/mem/icache/data_mem_pkt_i[21] (net)         103.7122              0.0000     0.4554 f
  core/fe/mem/icache/U1534/IN1 (MUX21X1)                          0.3491   -0.0715 @   0.3839 f
  core/fe/mem/icache/U1534/Q (MUX21X1)                            0.0389    0.1028     0.4867 f
  core/fe/mem/icache/n513 (net)                 1       3.3759              0.0000     0.4867 f
  core/fe/mem/icache/uncached_load_data_r_reg_19_/D (DFFX1)       0.0389   -0.0010 &   0.4857 f
  data arrival time                                                                    0.4857

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4256     0.4256
  clock reconvergence pessimism                                             0.0000     0.4256
  core/fe/mem/icache/uncached_load_data_r_reg_19_/CLK (DFFX1)               0.0000     0.4256 r
  library hold time                                                         0.0139     0.4395
  data required time                                                                   0.4395
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4395
  data arrival time                                                                   -0.4857
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0462


  Startpoint: mem_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[68] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[68] (net)                          2      22.1987              0.0000     0.1000 f
  U3364/IN3 (AO222X1)                                             0.0026    0.0005 @   0.1005 f
  U3364/Q (AO222X1)                                               0.1304    0.1439 @   0.2444 f
  mem_resp_li[68] (net)                         1      35.7635              0.0000     0.2444 f
  uce_0__uce/mem_resp_i[68] (bp_uce_02_2)                                   0.0000     0.2444 f
  uce_0__uce/mem_resp_i[68] (net)                      35.7635              0.0000     0.2444 f
  uce_0__uce/U164/IN2 (AND2X1)                                    0.1304   -0.0275 @   0.2169 f
  uce_0__uce/U164/Q (AND2X1)                                      0.3049    0.2077 @   0.4246 f
  uce_0__uce/data_mem_pkt_o[12] (net)           3      89.3653              0.0000     0.4246 f
  uce_0__uce/data_mem_pkt_o[12] (bp_uce_02_2)                               0.0000     0.4246 f
  data_mem_pkt_li[11] (net)                            89.3653              0.0000     0.4246 f
  core/data_mem_pkt_i[12] (bp_core_minimal_02_0)                            0.0000     0.4246 f
  core/data_mem_pkt_i[12] (net)                        89.3653              0.0000     0.4246 f
  core/fe/data_mem_pkt_i[12] (bp_fe_top_02_0)                               0.0000     0.4246 f
  core/fe/data_mem_pkt_i[12] (net)                     89.3653              0.0000     0.4246 f
  core/fe/mem/data_mem_pkt_i[12] (bp_fe_mem_02_0)                           0.0000     0.4246 f
  core/fe/mem/data_mem_pkt_i[12] (net)                 89.3653              0.0000     0.4246 f
  core/fe/mem/icache/data_mem_pkt_i[12] (bp_fe_icache_02_0)                 0.0000     0.4246 f
  core/fe/mem/icache/data_mem_pkt_i[12] (net)          89.3653              0.0000     0.4246 f
  core/fe/mem/icache/U1543/IN1 (MUX21X1)                          0.3049   -0.0382 @   0.3864 f
  core/fe/mem/icache/U1543/Q (MUX21X1)                            0.0373    0.0986     0.4849 f
  core/fe/mem/icache/n504 (net)                 1       2.8716              0.0000     0.4849 f
  core/fe/mem/icache/uncached_load_data_r_reg_10_/D (DFFX1)       0.0373    0.0000 &   0.4850 f
  data arrival time                                                                    0.4850

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4242     0.4242
  clock reconvergence pessimism                                             0.0000     0.4242
  core/fe/mem/icache/uncached_load_data_r_reg_10_/CLK (DFFX1)               0.0000     0.4242 r
  library hold time                                                         0.0143     0.4386
  data required time                                                                   0.4386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4386
  data arrival time                                                                   -0.4850
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0464


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3486 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.4861    0.0000     0.3486 f
  core/be/be_mem/csr/mscratch_reg/U41/IN2 (AND2X1)                0.2002    0.0017 @   0.3503 f
  core/be/be_mem/csr/mscratch_reg/U41/Q (AND2X1)                  0.0269    0.0812     0.4314 f
  core/be/be_mem/csr/mscratch_reg/n74 (net)     1       2.6990              0.0000     0.4314 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_29_/D (DFFX1)        0.0269    0.0000 &   0.4315 f
  data arrival time                                                                    0.4315

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3676     0.3676
  clock reconvergence pessimism                                             0.0000     0.3676
  core/be/be_mem/csr/mscratch_reg/data_r_reg_29_/CLK (DFFX1)                0.0000     0.3676 r
  library hold time                                                         0.0174     0.3850
  data required time                                                                   0.3850
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3850
  data arrival time                                                                   -0.4315
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0464


  Startpoint: mem_resp_i[101]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_43_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[101] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[101] (net)                         2      10.7728              0.0000     0.1000 r
  U3250/IN4 (AO222X1)                                             0.0006   -0.0001 @   0.0999 r
  U3250/Q (AO222X1)                                               0.1208    0.1383 @   0.2382 r
  mem_resp_li[671] (net)                        1      32.3756              0.0000     0.2382 r
  uce_1__uce/mem_resp_i[101] (bp_uce_02_3)                                  0.0000     0.2382 r
  uce_1__uce/mem_resp_i[101] (net)                     32.3756              0.0000     0.2382 r
  uce_1__uce/U148/IN2 (AND2X1)                                    0.1210   -0.0243 @   0.2139 r
  uce_1__uce/U148/Q (AND2X1)                                      0.1192    0.1116 @   0.3255 r
  uce_1__uce/data_mem_pkt_o[45] (net)           3      33.7900              0.0000     0.3255 r
  uce_1__uce/data_mem_pkt_o[45] (bp_uce_02_3)                               0.0000     0.3255 r
  data_mem_pkt_li[567] (net)                           33.7900              0.0000     0.3255 r
  core/data_mem_pkt_i[568] (bp_core_minimal_02_0)                           0.0000     0.3255 r
  core/data_mem_pkt_i[568] (net)                       33.7900              0.0000     0.3255 r
  core/be/data_mem_pkt_i[45] (bp_be_top_02_0)                               0.0000     0.3255 r
  core/be/data_mem_pkt_i[45] (net)                     33.7900              0.0000     0.3255 r
  core/be/be_mem/data_mem_pkt_i[45] (bp_be_mem_top_02_0)                    0.0000     0.3255 r
  core/be/be_mem/data_mem_pkt_i[45] (net)              33.7900              0.0000     0.3255 r
  core/be/be_mem/dcache/data_mem_pkt_i[45] (bp_be_dcache_02_0_0)            0.0000     0.3255 r
  core/be/be_mem/dcache/data_mem_pkt_i[45] (net)       33.7900              0.0000     0.3255 r
  core/be/be_mem/dcache/U2183/IN1 (MUX21X1)                       0.1192   -0.0205 @   0.3049 r
  core/be/be_mem/dcache/U2183/Q (MUX21X1)                         0.0351    0.0900     0.3949 r
  core/be/be_mem/dcache/n2274 (net)             1       2.6898              0.0000     0.3949 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/D (DFFX1)    0.0351    0.0000 &   0.3949 r
  data arrival time                                                                    0.3949

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3741     0.3741
  clock reconvergence pessimism                                             0.0000     0.3741
  core/be/be_mem/dcache/uncached_load_data_r_reg_43_/CLK (DFFX1)            0.0000     0.3741 r
  library hold time                                                        -0.0257     0.3484
  data required time                                                                   0.3484
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3484
  data arrival time                                                                   -0.3949
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0465


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (bsg_dff_reset_width_p38_7)           0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (net)            89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr1_reg/U6/IN2 (AND2X1)                 0.1994    0.0002 @   0.3488 f
  core/be/be_mem/csr/pmpaddr1_reg/U6/Q (AND2X1)                   0.0353    0.0869     0.4357 f
  core/be/be_mem/csr/pmpaddr1_reg/n11 (net)     1       5.4367              0.0000     0.4357 f
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_35_/D (DFFX1)        0.0353   -0.0009 &   0.4349 f
  data arrival time                                                                    0.4349

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3727     0.3727
  clock reconvergence pessimism                                             0.0000     0.3727
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_35_/CLK (DFFX1)                0.0000     0.3727 r
  library hold time                                                         0.0155     0.3882
  data required time                                                                   0.3882
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3882
  data arrival time                                                                   -0.4349
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0466


  Startpoint: mem_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[81] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[81] (net)                          2      13.1326              0.0000     0.1000 r
  U3378/IN3 (AO222X1)                                             0.0010    0.0003 @   0.1003 r
  U3378/Q (AO222X1)                                               0.1023    0.1281     0.2283 r
  mem_resp_li[81] (net)                         1      27.2440              0.0000     0.2283 r
  uce_0__uce/mem_resp_i[81] (bp_uce_02_2)                                   0.0000     0.2283 r
  uce_0__uce/mem_resp_i[81] (net)                      27.2440              0.0000     0.2283 r
  uce_0__uce/U179/IN2 (AND2X1)                                    0.1023   -0.0177 &   0.2107 r
  uce_0__uce/U179/Q (AND2X1)                                      0.3137    0.1841 @   0.3947 r
  uce_0__uce/data_mem_pkt_o[25] (net)           3      95.4010              0.0000     0.3947 r
  uce_0__uce/data_mem_pkt_o[25] (bp_uce_02_2)                               0.0000     0.3947 r
  data_mem_pkt_li[24] (net)                            95.4010              0.0000     0.3947 r
  core/data_mem_pkt_i[25] (bp_core_minimal_02_0)                            0.0000     0.3947 r
  core/data_mem_pkt_i[25] (net)                        95.4010              0.0000     0.3947 r
  core/fe/data_mem_pkt_i[25] (bp_fe_top_02_0)                               0.0000     0.3947 r
  core/fe/data_mem_pkt_i[25] (net)                     95.4010              0.0000     0.3947 r
  core/fe/mem/data_mem_pkt_i[25] (bp_fe_mem_02_0)                           0.0000     0.3947 r
  core/fe/mem/data_mem_pkt_i[25] (net)                 95.4010              0.0000     0.3947 r
  core/fe/mem/icache/data_mem_pkt_i[25] (bp_fe_icache_02_0)                 0.0000     0.3947 r
  core/fe/mem/icache/data_mem_pkt_i[25] (net)          95.4010              0.0000     0.3947 r
  core/fe/mem/icache/U1530/IN1 (MUX21X1)                          0.3137   -0.0696 @   0.3252 r
  core/fe/mem/icache/U1530/Q (MUX21X1)                            0.0381    0.1222     0.4474 r
  core/fe/mem/icache/n517 (net)                 1       3.2319              0.0000     0.4474 r
  core/fe/mem/icache/uncached_load_data_r_reg_23_/D (DFFX1)       0.0381    0.0000 &   0.4474 r
  data arrival time                                                                    0.4474

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4263     0.4263
  clock reconvergence pessimism                                             0.0000     0.4263
  core/fe/mem/icache/uncached_load_data_r_reg_23_/CLK (DFFX1)               0.0000     0.4263 r
  library hold time                                                        -0.0265     0.3998
  data required time                                                                   0.3998
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3998
  data arrival time                                                                   -0.4474
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0476


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3486 f
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.4861    0.0000     0.3486 f
  core/be/be_mem/csr/mscratch_reg/U42/IN2 (AND2X1)                0.1995    0.0014 @   0.3500 f
  core/be/be_mem/csr/mscratch_reg/U42/Q (AND2X1)                  0.0290    0.0826     0.4327 f
  core/be/be_mem/csr/mscratch_reg/n75 (net)     1       3.4335              0.0000     0.4327 f
  core/be/be_mem/csr/mscratch_reg/data_r_reg_28_/D (DFFX1)        0.0290    0.0000 &   0.4327 f
  data arrival time                                                                    0.4327

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/csr/mscratch_reg/data_r_reg_28_/CLK (DFFX1)                0.0000     0.3679 r
  library hold time                                                         0.0169     0.3848
  data required time                                                                   0.3848
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3848
  data arrival time                                                                   -0.4327
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0479


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/U42/IN2 (AND2X1)                0.1995    0.0036 @   0.3522 f
  core/be/be_mem/csr/sscratch_reg/U42/Q (AND2X1)                  0.0330    0.0852     0.4374 f
  core/be/be_mem/csr/sscratch_reg/n58 (net)     1       4.6154              0.0000     0.4374 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_28_/D (DFFX1)        0.0330   -0.0016 &   0.4357 f
  data arrival time                                                                    0.4357

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3715     0.3715
  clock reconvergence pessimism                                             0.0000     0.3715
  core/be/be_mem/csr/sscratch_reg/data_r_reg_28_/CLK (DFFX1)                0.0000     0.3715 r
  library hold time                                                         0.0160     0.3874
  data required time                                                                   0.3874
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3874
  data arrival time                                                                   -0.4357
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0483


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpaddr0_reg/U17/IN2 (AND2X1)                0.2002    0.0028 @   0.3514 f
  core/be/be_mem/csr/pmpaddr0_reg/U17/Q (AND2X1)                  0.0284    0.0823     0.4337 f
  core/be/be_mem/csr/pmpaddr0_reg/n52 (net)     1       3.2441              0.0000     0.4337 f
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_25_/D (DFFX1)        0.0284    0.0000 &   0.4337 f
  data arrival time                                                                    0.4337

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3684     0.3684
  clock reconvergence pessimism                                             0.0000     0.3684
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_25_/CLK (DFFX1)                0.0000     0.3684 r
  library hold time                                                         0.0170     0.3854
  data required time                                                                   0.3854
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3854
  data arrival time                                                                   -0.4337
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0483


  Startpoint: mem_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[75] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[75] (net)                          2      11.1304              0.0000     0.1000 r
  U3372/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3372/Q (AO222X1)                                               0.1194    0.1008 @   0.2008 r
  mem_resp_li[75] (net)                         1      31.8285              0.0000     0.2008 r
  uce_0__uce/mem_resp_i[75] (bp_uce_02_2)                                   0.0000     0.2008 r
  uce_0__uce/mem_resp_i[75] (net)                      31.8285              0.0000     0.2008 r
  uce_0__uce/U171/IN2 (AND2X1)                                    0.1196   -0.0135 @   0.1873 r
  uce_0__uce/U171/Q (AND2X1)                                      0.3397    0.1943 @   0.3817 r
  uce_0__uce/data_mem_pkt_o[19] (net)           3     102.8638              0.0000     0.3817 r
  uce_0__uce/data_mem_pkt_o[19] (bp_uce_02_2)                               0.0000     0.3817 r
  data_mem_pkt_li[18] (net)                           102.8638              0.0000     0.3817 r
  core/data_mem_pkt_i[19] (bp_core_minimal_02_0)                            0.0000     0.3817 r
  core/data_mem_pkt_i[19] (net)                       102.8638              0.0000     0.3817 r
  core/fe/data_mem_pkt_i[19] (bp_fe_top_02_0)                               0.0000     0.3817 r
  core/fe/data_mem_pkt_i[19] (net)                    102.8638              0.0000     0.3817 r
  core/fe/mem/data_mem_pkt_i[19] (bp_fe_mem_02_0)                           0.0000     0.3817 r
  core/fe/mem/data_mem_pkt_i[19] (net)                102.8638              0.0000     0.3817 r
  core/fe/mem/icache/data_mem_pkt_i[19] (bp_fe_icache_02_0)                 0.0000     0.3817 r
  core/fe/mem/icache/data_mem_pkt_i[19] (net)         102.8638              0.0000     0.3817 r
  core/fe/mem/icache/U1536/IN1 (MUX21X1)                          0.3397   -0.0569 @   0.3248 r
  core/fe/mem/icache/U1536/Q (MUX21X1)                            0.0367    0.1255     0.4503 r
  core/fe/mem/icache/n511 (net)                 1       3.2277              0.0000     0.4503 r
  core/fe/mem/icache/uncached_load_data_r_reg_17_/D (DFFX1)       0.0367    0.0000 &   0.4503 r
  data arrival time                                                                    0.4503

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  clock reconvergence pessimism                                             0.0000     0.4272
  core/fe/mem/icache/uncached_load_data_r_reg_17_/CLK (DFFX1)               0.0000     0.4272 r
  library hold time                                                        -0.0260     0.4012
  data required time                                                                   0.4012
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4012
  data arrival time                                                                   -0.4503
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0491


  Startpoint: mem_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[97] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[97] (net)                          2      10.3189              0.0000     0.1000 r
  U3398/IN5 (AO222X1)                                             0.0006    0.0002 @   0.1002 r
  U3398/Q (AO222X1)                                               0.1469    0.1118 @   0.2120 r
  mem_resp_li[97] (net)                         1      41.0267              0.0000     0.2120 r
  uce_0__uce/mem_resp_i[97] (bp_uce_02_2)                                   0.0000     0.2120 r
  uce_0__uce/mem_resp_i[97] (net)                      41.0267              0.0000     0.2120 r
  uce_0__uce/U196/IN2 (AND2X1)                                    0.1472   -0.0415 @   0.1705 r
  uce_0__uce/U196/Q (AND2X1)                                      0.3816    0.2123 @   0.3828 r
  uce_0__uce/data_mem_pkt_o[41] (net)           3     115.8034              0.0000     0.3828 r
  uce_0__uce/data_mem_pkt_o[41] (bp_uce_02_2)                               0.0000     0.3828 r
  data_mem_pkt_li[40] (net)                           115.8034              0.0000     0.3828 r
  core/data_mem_pkt_i[41] (bp_core_minimal_02_0)                            0.0000     0.3828 r
  core/data_mem_pkt_i[41] (net)                       115.8034              0.0000     0.3828 r
  core/fe/data_mem_pkt_i[41] (bp_fe_top_02_0)                               0.0000     0.3828 r
  core/fe/data_mem_pkt_i[41] (net)                    115.8034              0.0000     0.3828 r
  core/fe/mem/data_mem_pkt_i[41] (bp_fe_mem_02_0)                           0.0000     0.3828 r
  core/fe/mem/data_mem_pkt_i[41] (net)                115.8034              0.0000     0.3828 r
  core/fe/mem/icache/data_mem_pkt_i[41] (bp_fe_icache_02_0)                 0.0000     0.3828 r
  core/fe/mem/icache/data_mem_pkt_i[41] (net)         115.8034              0.0000     0.3828 r
  core/fe/mem/icache/U1521/IN1 (MUX21X1)                          0.3816   -0.0870 @   0.2958 r
  core/fe/mem/icache/U1521/Q (MUX21X1)                            0.0349    0.1295     0.4252 r
  core/fe/mem/icache/n533 (net)                 1       2.6309              0.0000     0.4252 r
  core/fe/mem/icache/uncached_load_data_r_reg_39_/D (DFFX1)       0.0349    0.0000 &   0.4252 r
  data arrival time                                                                    0.4252

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4017     0.4017
  clock reconvergence pessimism                                             0.0000     0.4017
  core/fe/mem/icache/uncached_load_data_r_reg_39_/CLK (DFFX1)               0.0000     0.4017 r
  library hold time                                                        -0.0257     0.3760
  data required time                                                                   0.3760
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3760
  data arrival time                                                                   -0.4252
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0492


  Startpoint: mem_resp_i[76]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_18_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[76] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[76] (net)                          2      20.6141              0.0000     0.1000 f
  U3373/IN5 (AO222X1)                                             0.0020    0.0004 @   0.1004 f
  U3373/Q (AO222X1)                                               0.1343    0.1175 @   0.2179 f
  mem_resp_li[76] (net)                         1      36.9573              0.0000     0.2179 f
  uce_0__uce/mem_resp_i[76] (bp_uce_02_2)                                   0.0000     0.2179 f
  uce_0__uce/mem_resp_i[76] (net)                      36.9573              0.0000     0.2179 f
  uce_0__uce/U172/IN2 (AND2X1)                                    0.1343   -0.0233 @   0.1946 f
  uce_0__uce/U172/Q (AND2X1)                                      0.3600    0.2312 @   0.4258 f
  uce_0__uce/data_mem_pkt_o[20] (net)           3     105.6938              0.0000     0.4258 f
  uce_0__uce/data_mem_pkt_o[20] (bp_uce_02_2)                               0.0000     0.4258 f
  data_mem_pkt_li[19] (net)                           105.6938              0.0000     0.4258 f
  core/data_mem_pkt_i[20] (bp_core_minimal_02_0)                            0.0000     0.4258 f
  core/data_mem_pkt_i[20] (net)                       105.6938              0.0000     0.4258 f
  core/fe/data_mem_pkt_i[20] (bp_fe_top_02_0)                               0.0000     0.4258 f
  core/fe/data_mem_pkt_i[20] (net)                    105.6938              0.0000     0.4258 f
  core/fe/mem/data_mem_pkt_i[20] (bp_fe_mem_02_0)                           0.0000     0.4258 f
  core/fe/mem/data_mem_pkt_i[20] (net)                105.6938              0.0000     0.4258 f
  core/fe/mem/icache/data_mem_pkt_i[20] (bp_fe_icache_02_0)                 0.0000     0.4258 f
  core/fe/mem/icache/data_mem_pkt_i[20] (net)         105.6938              0.0000     0.4258 f
  core/fe/mem/icache/U1535/IN1 (MUX21X1)                          0.3600   -0.0380 @   0.3878 f
  core/fe/mem/icache/U1535/Q (MUX21X1)                            0.0362    0.1012     0.4889 f
  core/fe/mem/icache/n512 (net)                 1       2.3932              0.0000     0.4889 f
  core/fe/mem/icache/uncached_load_data_r_reg_18_/D (DFFX1)       0.0362    0.0000 &   0.4889 f
  data arrival time                                                                    0.4889

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4242     0.4242
  clock reconvergence pessimism                                             0.0000     0.4242
  core/fe/mem/icache/uncached_load_data_r_reg_18_/CLK (DFFX1)               0.0000     0.4242 r
  library hold time                                                         0.0146     0.4388
  data required time                                                                   0.4388
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4388
  data arrival time                                                                   -0.4889
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0501


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7070              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7070       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7070           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7070   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3136   0.1038 @   0.2038 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1440   0.1579   0.3617 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.4382   0.0000   0.3617 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U15/IN1 (AO22X1)   0.1440  -0.0033 &   0.3584 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U15/Q (AO22X1)   0.0326   0.0908   0.4492 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n2 (net)     1   2.3344   0.0000   0.4492 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_/D (DFFX1)   0.0326   0.0000 &   0.4492 f
  data arrival time                                                                    0.4492

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  clock reconvergence pessimism                                             0.0000     0.3816
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3816 r
  library hold time                                                         0.0174     0.3990
  data required time                                                                   0.3990
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3990
  data arrival time                                                                   -0.4492
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0502


  Startpoint: mem_resp_i[69]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[69] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[69] (net)                          2      11.2076              0.0000     0.1000 f
  U3365/IN5 (AO222X1)                                             0.0007    0.0001 @   0.1001 f
  U3365/Q (AO222X1)                                               0.1640    0.1325 @   0.2326 f
  mem_resp_li[69] (net)                         1      46.9161              0.0000     0.2326 f
  uce_0__uce/mem_resp_i[69] (bp_uce_02_2)                                   0.0000     0.2326 f
  uce_0__uce/mem_resp_i[69] (net)                      46.9161              0.0000     0.2326 f
  uce_0__uce/U165/IN2 (AND2X1)                                    0.1640   -0.0387 @   0.1939 f
  uce_0__uce/U165/Q (AND2X1)                                      0.3167    0.2174 @   0.4113 f
  uce_0__uce/data_mem_pkt_o[13] (net)           3      93.1504              0.0000     0.4113 f
  uce_0__uce/data_mem_pkt_o[13] (bp_uce_02_2)                               0.0000     0.4113 f
  data_mem_pkt_li[12] (net)                            93.1504              0.0000     0.4113 f
  core/data_mem_pkt_i[13] (bp_core_minimal_02_0)                            0.0000     0.4113 f
  core/data_mem_pkt_i[13] (net)                        93.1504              0.0000     0.4113 f
  core/fe/data_mem_pkt_i[13] (bp_fe_top_02_0)                               0.0000     0.4113 f
  core/fe/data_mem_pkt_i[13] (net)                     93.1504              0.0000     0.4113 f
  core/fe/mem/data_mem_pkt_i[13] (bp_fe_mem_02_0)                           0.0000     0.4113 f
  core/fe/mem/data_mem_pkt_i[13] (net)                 93.1504              0.0000     0.4113 f
  core/fe/mem/icache/data_mem_pkt_i[13] (bp_fe_icache_02_0)                 0.0000     0.4113 f
  core/fe/mem/icache/data_mem_pkt_i[13] (net)          93.1504              0.0000     0.4113 f
  core/fe/mem/icache/U1542/IN1 (MUX21X1)                          0.3167   -0.0208 @   0.3905 f
  core/fe/mem/icache/U1542/Q (MUX21X1)                            0.0369    0.0991     0.4896 f
  core/fe/mem/icache/n505 (net)                 1       2.7490              0.0000     0.4896 f
  core/fe/mem/icache/uncached_load_data_r_reg_11_/D (DFFX1)       0.0369    0.0000 &   0.4896 f
  data arrival time                                                                    0.4896

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4250     0.4250
  clock reconvergence pessimism                                             0.0000     0.4250
  core/fe/mem/icache/uncached_load_data_r_reg_11_/CLK (DFFX1)               0.0000     0.4250 r
  library hold time                                                         0.0144     0.4394
  data required time                                                                   0.4394
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4394
  data arrival time                                                                   -0.4896
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0502


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7070              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7070       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7070           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7070   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3136   0.1038 @   0.2038 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1440   0.1579   0.3617 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.4382   0.0000   0.3617 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U12/IN1 (AO22X1)   0.1440  -0.0033 &   0.3584 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U12/Q (AO22X1)   0.0336   0.0915   0.4500 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n8 (net)     1   2.6645   0.0000   0.4500 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_/D (DFFX1)   0.0336   0.0000 &   0.4500 f
  data arrival time                                                                    0.4500

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3824     0.3824
  clock reconvergence pessimism                                             0.0000     0.3824
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_3_/CLK (DFFX1)   0.0000   0.3824 r
  library hold time                                                         0.0171     0.3995
  data required time                                                                   0.3995
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3995
  data arrival time                                                                   -0.4500
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0505


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7070              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7070       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7070           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7070   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3136   0.1038 @   0.2038 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1440   0.1579   0.3617 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.4382   0.0000   0.3617 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U11/IN1 (AO22X1)   0.1440  -0.0034 &   0.3583 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U11/Q (AO22X1)   0.0333   0.0913   0.4496 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n10 (net)     1   2.5510   0.0000   0.4496 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_/D (DFFX1)   0.0333   0.0000 &   0.4496 f
  data arrival time                                                                    0.4496

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  clock reconvergence pessimism                                             0.0000     0.3816
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_4_/CLK (DFFX1)   0.0000   0.3816 r
  library hold time                                                         0.0172     0.3988
  data required time                                                                   0.3988
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3988
  data arrival time                                                                   -0.4496
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0508


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/sscratch_reg/U45/IN2 (AND2X1)                0.1995    0.0034 @   0.3520 f
  core/be/be_mem/csr/sscratch_reg/U45/Q (AND2X1)                  0.0339    0.0861     0.4381 f
  core/be/be_mem/csr/sscratch_reg/n52 (net)     1       5.0561              0.0000     0.4381 f
  core/be/be_mem/csr/sscratch_reg/data_r_reg_25_/D (DFFX1)        0.0339    0.0001 &   0.4382 f
  data arrival time                                                                    0.4382

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3715     0.3715
  clock reconvergence pessimism                                             0.0000     0.3715
  core/be/be_mem/csr/sscratch_reg/data_r_reg_25_/CLK (DFFX1)                0.0000     0.3715 r
  library hold time                                                         0.0158     0.3873
  data required time                                                                   0.3873
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3873
  data arrival time                                                                   -0.4382
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0510


  Startpoint: io_resp_i[90]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[90] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[90] (net)                           2      14.0483              0.0000     0.1000 f
  U3391/IN1 (AO222X1)                                             0.0011    0.0003 @   0.1003 f
  U3391/Q (AO222X1)                                               0.1092    0.1531     0.2534 f
  mem_resp_li[90] (net)                         1      29.4221              0.0000     0.2534 f
  uce_0__uce/mem_resp_i[90] (bp_uce_02_2)                                   0.0000     0.2534 f
  uce_0__uce/mem_resp_i[90] (net)                      29.4221              0.0000     0.2534 f
  uce_0__uce/U189/IN2 (AND2X1)                                    0.1092   -0.0126 &   0.2407 f
  uce_0__uce/U189/Q (AND2X1)                                      0.2980    0.2034 @   0.4441 f
  uce_0__uce/data_mem_pkt_o[34] (net)           3      88.0786              0.0000     0.4441 f
  uce_0__uce/data_mem_pkt_o[34] (bp_uce_02_2)                               0.0000     0.4441 f
  data_mem_pkt_li[33] (net)                            88.0786              0.0000     0.4441 f
  core/data_mem_pkt_i[34] (bp_core_minimal_02_0)                            0.0000     0.4441 f
  core/data_mem_pkt_i[34] (net)                        88.0786              0.0000     0.4441 f
  core/fe/data_mem_pkt_i[34] (bp_fe_top_02_0)                               0.0000     0.4441 f
  core/fe/data_mem_pkt_i[34] (net)                     88.0786              0.0000     0.4441 f
  core/fe/mem/data_mem_pkt_i[34] (bp_fe_mem_02_0)                           0.0000     0.4441 f
  core/fe/mem/data_mem_pkt_i[34] (net)                 88.0786              0.0000     0.4441 f
  core/fe/mem/icache/data_mem_pkt_i[34] (bp_fe_icache_02_0)                 0.0000     0.4441 f
  core/fe/mem/icache/data_mem_pkt_i[34] (net)          88.0786              0.0000     0.4441 f
  core/fe/mem/icache/U954/IN1 (MUX21X1)                           0.2980   -0.0493 @   0.3948 f
  core/fe/mem/icache/U954/Q (MUX21X1)                             0.0375    0.0971     0.4919 f
  core/fe/mem/icache/n526 (net)                 1       2.4844              0.0000     0.4919 f
  core/fe/mem/icache/uncached_load_data_r_reg_32_/D (DFFX1)       0.0375    0.0000 &   0.4920 f
  data arrival time                                                                    0.4920

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4265     0.4265
  clock reconvergence pessimism                                             0.0000     0.4265
  core/fe/mem/icache/uncached_load_data_r_reg_32_/CLK (DFFX1)               0.0000     0.4265 r
  library hold time                                                         0.0143     0.4408
  data required time                                                                   0.4408
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4408
  data arrival time                                                                   -0.4920
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0512


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7070              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7070       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7070           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7070   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3136   0.1038 @   0.2038 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1440   0.1579   0.3617 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.4382   0.0000   0.3617 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U14/IN1 (AO22X1)   0.1440  -0.0034 &   0.3583 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U14/Q (AO22X1)   0.0337   0.0916   0.4499 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n4 (net)     1   2.6770   0.0000   0.4499 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_/D (DFFX1)   0.0337   0.0000 &   0.4499 f
  data arrival time                                                                    0.4499

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  clock reconvergence pessimism                                             0.0000     0.3816
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_1_/CLK (DFFX1)   0.0000   0.3816 r
  library hold time                                                         0.0171     0.3987
  data required time                                                                   0.3987
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3987
  data arrival time                                                                   -0.4499
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0512


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7070              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7070       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7070           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7070   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3136   0.1038 @   0.2038 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1440   0.1579   0.3617 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.4382   0.0000   0.3617 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U13/IN1 (AO22X1)   0.1440  -0.0033 &   0.3584 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U13/Q (AO22X1)   0.0340   0.0919   0.4503 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n6 (net)     1   2.8315   0.0000   0.4503 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_/D (DFFX1)   0.0340   0.0000 &   0.4503 f
  data arrival time                                                                    0.4503

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3821     0.3821
  clock reconvergence pessimism                                             0.0000     0.3821
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_2_/CLK (DFFX1)   0.0000   0.3821 r
  library hold time                                                         0.0170     0.3991
  data required time                                                                   0.3991
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3991
  data arrival time                                                                   -0.4503
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0512


  Startpoint: mem_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[64] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[64] (net)                          2      12.4333              0.0000     0.1000 r
  U3360/IN3 (AO222X1)                                             0.0008    0.0001 @   0.1001 r
  U3360/Q (AO222X1)                                               0.0834    0.1177     0.2178 r
  mem_resp_li[64] (net)                         1      20.4166              0.0000     0.2178 r
  uce_0__uce/mem_resp_i[64] (bp_uce_02_2)                                   0.0000     0.2178 r
  uce_0__uce/mem_resp_i[64] (net)                      20.4166              0.0000     0.2178 r
  uce_0__uce/U159/IN2 (AND2X1)                                    0.0834   -0.0077 &   0.2101 r
  uce_0__uce/U159/Q (AND2X1)                                      0.2984    0.1801 @   0.3901 r
  uce_0__uce/data_mem_pkt_o[8] (net)            3      92.2206              0.0000     0.3901 r
  uce_0__uce/data_mem_pkt_o[8] (bp_uce_02_2)                                0.0000     0.3901 r
  data_mem_pkt_li[7] (net)                             92.2206              0.0000     0.3901 r
  core/data_mem_pkt_i[8] (bp_core_minimal_02_0)                             0.0000     0.3901 r
  core/data_mem_pkt_i[8] (net)                         92.2206              0.0000     0.3901 r
  core/fe/data_mem_pkt_i[8] (bp_fe_top_02_0)                                0.0000     0.3901 r
  core/fe/data_mem_pkt_i[8] (net)                      92.2206              0.0000     0.3901 r
  core/fe/mem/data_mem_pkt_i[8] (bp_fe_mem_02_0)                            0.0000     0.3901 r
  core/fe/mem/data_mem_pkt_i[8] (net)                  92.2206              0.0000     0.3901 r
  core/fe/mem/icache/data_mem_pkt_i[8] (bp_fe_icache_02_0)                  0.0000     0.3901 r
  core/fe/mem/icache/data_mem_pkt_i[8] (net)           92.2206              0.0000     0.3901 r
  core/fe/mem/icache/U953/IN1 (MUX21X1)                           0.2984   -0.0615 @   0.3287 r
  core/fe/mem/icache/U953/Q (MUX21X1)                             0.0357    0.1195     0.4481 r
  core/fe/mem/icache/n500 (net)                 1       2.8975              0.0000     0.4481 r
  core/fe/mem/icache/uncached_load_data_r_reg_6_/D (DFFX1)        0.0357    0.0000 &   0.4482 r
  data arrival time                                                                    0.4482

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                             0.0000     0.4226
  core/fe/mem/icache/uncached_load_data_r_reg_6_/CLK (DFFX1)                0.0000     0.4226 r
  library hold time                                                        -0.0258     0.3968
  data required time                                                                   0.3968
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3968
  data arrival time                                                                   -0.4482
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0513


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  icc_place1859/INP (NBUFFX2)                                     0.2657    0.0504 @   0.1504 f
  icc_place1859/Z (NBUFFX2)                                       0.3158    0.2264 @   0.3768 f
  n2491 (net)                                  39     205.8949              0.0000     0.3768 f
  uce_1__uce/reset_i (bp_uce_02_3)                                          0.0000     0.3768 f
  uce_1__uce/reset_i (net)                            205.8949              0.0000     0.3768 f
  uce_1__uce/index_counter/reset_i_hfs_netlink_584 (bsg_counter_set_down_width_p6_3)   0.0000   0.3768 f
  uce_1__uce/index_counter/reset_i_hfs_netlink_584 (net) 205.8949           0.0000     0.3768 f
  uce_1__uce/index_counter/U12/IN2 (NOR2X0)                       0.3158    0.0159 @   0.3927 f
  uce_1__uce/index_counter/U12/QN (NOR2X0)                        0.0598    0.0463     0.4389 r
  uce_1__uce/index_counter/n20 (net)            1       3.5151              0.0000     0.4389 r
  uce_1__uce/index_counter/ctr_r_reg_5_/D (DFFX1)                 0.0598    0.0000 &   0.4390 r
  data arrival time                                                                    0.4390

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4206     0.4206
  clock reconvergence pessimism                                             0.0000     0.4206
  uce_1__uce/index_counter/ctr_r_reg_5_/CLK (DFFX1)                         0.0000     0.4206 r
  library hold time                                                        -0.0331     0.3874
  data required time                                                                   0.3874
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3874
  data arrival time                                                                   -0.4390
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0515


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7070              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7070       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7070           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7070   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3136   0.1038 @   0.2038 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1440   0.1579   0.3617 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.4382   0.0000   0.3617 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U9/IN1 (AO22X1)   0.1440  -0.0033 &   0.3584 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U9/Q (AO22X1)   0.0345   0.0923   0.4506 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n14 (net)     1   2.9848   0.0000   0.4506 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_/D (DFFX1)   0.0345   0.0000 &   0.4507 f
  data arrival time                                                                    0.4507

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3821     0.3821
  clock reconvergence pessimism                                             0.0000     0.3821
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_6_/CLK (DFFX1)   0.0000   0.3821 r
  library hold time                                                         0.0169     0.3990
  data required time                                                                   0.3990
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3990
  data arrival time                                                                   -0.4507
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0516


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7070              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7070       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7070           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7070   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3136   0.1038 @   0.2038 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1440   0.1579   0.3617 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.4382   0.0000   0.3617 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U8/IN1 (AO22X1)   0.1440  -0.0032 &   0.3585 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U8/Q (AO22X1)   0.0349   0.0926   0.4510 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n16 (net)     1   3.1169   0.0000   0.4510 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_/D (DFFX1)   0.0349   0.0000 &   0.4511 f
  data arrival time                                                                    0.4511

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3826     0.3826
  clock reconvergence pessimism                                             0.0000     0.3826
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_7_/CLK (DFFX1)   0.0000   0.3826 r
  library hold time                                                         0.0168     0.3994
  data required time                                                                   0.3994
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3994
  data arrival time                                                                   -0.4511
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0517


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i_hfs_netlink_546 (bsg_dff_reset_width_p32_0)   0.0000   0.3486 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i_hfs_netlink_546 (net)  89.4861     0.0000     0.3486 f
  core/be/be_mem/csr/pmpcfg0_reg/U8/IN2 (AND2X1)                  0.1995    0.0034 @   0.3520 f
  core/be/be_mem/csr/pmpcfg0_reg/U8/Q (AND2X1)                    0.0379    0.0890     0.4410 f
  core/be/be_mem/csr/pmpcfg0_reg/n58 (net)      1       6.4136              0.0000     0.4410 f
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_28_/D (DFFX1)         0.0379   -0.0030 &   0.4380 f
  data arrival time                                                                    0.4380

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3713     0.3713
  clock reconvergence pessimism                                             0.0000     0.3713
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_28_/CLK (DFFX1)                 0.0000     0.3713 r
  library hold time                                                         0.0148     0.3861
  data required time                                                                   0.3861
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3861
  data arrival time                                                                   -0.4380
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0519


  Startpoint: mem_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[62] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[62] (net)                          2      19.6910              0.0000     0.1000 f
  U3357/IN3 (AO222X1)                                             0.0019    0.0002 @   0.1002 f
  U3357/Q (AO222X1)                                               0.1578    0.1583 @   0.2586 f
  mem_resp_li[62] (net)                         1      44.9579              0.0000     0.2586 f
  uce_0__uce/mem_resp_i[62] (bp_uce_02_2)                                   0.0000     0.2586 f
  uce_0__uce/mem_resp_i[62] (net)                      44.9579              0.0000     0.2586 f
  uce_0__uce/U157/IN2 (AND2X1)                                    0.1578   -0.0387 @   0.2198 f
  uce_0__uce/U157/Q (AND2X1)                                      0.2958    0.2086 @   0.4284 f
  uce_0__uce/data_mem_pkt_o[6] (net)            3      87.1550              0.0000     0.4284 f
  uce_0__uce/data_mem_pkt_o[6] (bp_uce_02_2)                                0.0000     0.4284 f
  data_mem_pkt_li[5] (net)                             87.1550              0.0000     0.4284 f
  core/data_mem_pkt_i[6] (bp_core_minimal_02_0)                             0.0000     0.4284 f
  core/data_mem_pkt_i[6] (net)                         87.1550              0.0000     0.4284 f
  core/fe/data_mem_pkt_i[6] (bp_fe_top_02_0)                                0.0000     0.4284 f
  core/fe/data_mem_pkt_i[6] (net)                      87.1550              0.0000     0.4284 f
  core/fe/mem/data_mem_pkt_i[6] (bp_fe_mem_02_0)                            0.0000     0.4284 f
  core/fe/mem/data_mem_pkt_i[6] (net)                  87.1550              0.0000     0.4284 f
  core/fe/mem/icache/data_mem_pkt_i[6] (bp_fe_icache_02_0)                  0.0000     0.4284 f
  core/fe/mem/icache/data_mem_pkt_i[6] (net)           87.1550              0.0000     0.4284 f
  core/fe/mem/icache/U951/IN1 (MUX21X1)                           0.2958   -0.0349 @   0.3935 f
  core/fe/mem/icache/U951/Q (MUX21X1)                             0.0371    0.0975     0.4910 f
  core/fe/mem/icache/n498 (net)                 1       2.6940              0.0000     0.4910 f
  core/fe/mem/icache/uncached_load_data_r_reg_4_/D (DFFX1)        0.0371    0.0000 &   0.4910 f
  data arrival time                                                                    0.4910

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4246     0.4246
  clock reconvergence pessimism                                             0.0000     0.4246
  core/fe/mem/icache/uncached_load_data_r_reg_4_/CLK (DFFX1)                0.0000     0.4246 r
  library hold time                                                         0.0144     0.4390
  data required time                                                                   0.4390
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4390
  data arrival time                                                                   -0.4910
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0520


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7070              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7070       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7070           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7070   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3136   0.1038 @   0.2038 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1440   0.1579   0.3617 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.4382   0.0000   0.3617 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U7/IN1 (AO22X1)   0.1440  -0.0032 &   0.3585 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U7/Q (AO22X1)   0.0352   0.0928   0.4513 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n18 (net)     1   3.2246   0.0000   0.4513 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_8_/D (DFFX1)   0.0352   0.0000 &   0.4513 f
  data arrival time                                                                    0.4513

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3826     0.3826
  clock reconvergence pessimism                                             0.0000     0.3826
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_8_/CLK (DFFX1)   0.0000   0.3826 r
  library hold time                                                         0.0168     0.3993
  data required time                                                                   0.3993
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3993
  data arrival time                                                                   -0.4513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0520


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7070              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7070       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7070           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7070   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3136   0.1038 @   0.2038 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1440   0.1579   0.3617 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.4382   0.0000   0.3617 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U10/IN1 (AO22X1)   0.1440  -0.0033 &   0.3584 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U10/Q (AO22X1)   0.0353   0.0930   0.4514 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n12 (net)     1   3.2875   0.0000   0.4514 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_5_/D (DFFX1)   0.0353   0.0000 &   0.4514 f
  data arrival time                                                                    0.4514

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3815     0.3815
  clock reconvergence pessimism                                             0.0000     0.3815
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_5_/CLK (DFFX1)   0.0000   0.3815 r
  library hold time                                                         0.0167     0.3982
  data required time                                                                   0.3982
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3982
  data arrival time                                                                   -0.4514
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0532


  Startpoint: mem_resp_i[94]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_36_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[94] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[94] (net)                          2      11.1671              0.0000     0.1000 f
  U3395/IN5 (AO222X1)                                             0.0005    0.0001 @   0.1001 f
  U3395/Q (AO222X1)                                               0.1484    0.1248 @   0.2248 f
  mem_resp_li[94] (net)                         1      41.8470              0.0000     0.2248 f
  uce_0__uce/mem_resp_i[94] (bp_uce_02_2)                                   0.0000     0.2248 f
  uce_0__uce/mem_resp_i[94] (net)                      41.8470              0.0000     0.2248 f
  uce_0__uce/U193/IN2 (AND2X1)                                    0.1484   -0.0237 @   0.2012 f
  uce_0__uce/U193/Q (AND2X1)                                      0.3603    0.2336 @   0.4348 f
  uce_0__uce/data_mem_pkt_o[38] (net)           3     106.0196              0.0000     0.4348 f
  uce_0__uce/data_mem_pkt_o[38] (bp_uce_02_2)                               0.0000     0.4348 f
  data_mem_pkt_li[37] (net)                           106.0196              0.0000     0.4348 f
  core/data_mem_pkt_i[38] (bp_core_minimal_02_0)                            0.0000     0.4348 f
  core/data_mem_pkt_i[38] (net)                       106.0196              0.0000     0.4348 f
  core/fe/data_mem_pkt_i[38] (bp_fe_top_02_0)                               0.0000     0.4348 f
  core/fe/data_mem_pkt_i[38] (net)                    106.0196              0.0000     0.4348 f
  core/fe/mem/data_mem_pkt_i[38] (bp_fe_mem_02_0)                           0.0000     0.4348 f
  core/fe/mem/data_mem_pkt_i[38] (net)                106.0196              0.0000     0.4348 f
  core/fe/mem/icache/data_mem_pkt_i[38] (bp_fe_icache_02_0)                 0.0000     0.4348 f
  core/fe/mem/icache/data_mem_pkt_i[38] (net)         106.0196              0.0000     0.4348 f
  core/fe/mem/icache/U959/IN1 (MUX21X1)                           0.3603   -0.0654 @   0.3694 f
  core/fe/mem/icache/U959/Q (MUX21X1)                             0.0353    0.1012     0.4706 f
  core/fe/mem/icache/n530 (net)                 1       2.3967              0.0000     0.4706 f
  core/fe/mem/icache/uncached_load_data_r_reg_36_/D (DFFX1)       0.0353    0.0000 &   0.4706 f
  data arrival time                                                                    0.4706

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4015     0.4015
  clock reconvergence pessimism                                             0.0000     0.4015
  core/fe/mem/icache/uncached_load_data_r_reg_36_/CLK (DFFX1)               0.0000     0.4015 r
  library hold time                                                         0.0156     0.4172
  data required time                                                                   0.4172
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4172
  data arrival time                                                                   -0.4706
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0534


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_47 (net)                322.7070              0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 r
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 r
  core/be/be_mem/csr/IN23 (net)                       322.7070              0.0000     0.1000 r
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3184    0.1188 @   0.2188 r
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.1994    0.1298 @   0.3486 f
  core/be/be_mem/csr/n688 (net)                36      89.4861              0.0000     0.3486 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i_hfs_netlink_546 (bsg_dff_reset_width_p32_0)   0.0000   0.3486 f
  core/be/be_mem/csr/pmpcfg0_reg/reset_i_hfs_netlink_546 (net)  89.4861     0.0000     0.3486 f
  core/be/be_mem/csr/pmpcfg0_reg/U4/IN2 (AND2X1)                  0.1995    0.0034 @   0.3520 f
  core/be/be_mem/csr/pmpcfg0_reg/U4/Q (AND2X1)                    0.0384    0.0893     0.4413 f
  core/be/be_mem/csr/pmpcfg0_reg/n64 (net)      1       6.5557              0.0000     0.4413 f
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_31_/D (DFFX1)         0.0384   -0.0019 &   0.4394 f
  data arrival time                                                                    0.4394

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3712     0.3712
  clock reconvergence pessimism                                             0.0000     0.3712
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_31_/CLK (DFFX1)                 0.0000     0.3712 r
  library hold time                                                         0.0147     0.3859
  data required time                                                                   0.3859
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3859
  data arrival time                                                                   -0.4394
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0535


  Startpoint: mem_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[74] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[74] (net)                          2      14.5635              0.0000     0.1000 r
  U3371/IN3 (AO222X1)                                             0.0013    0.0005 @   0.1005 r
  U3371/Q (AO222X1)                                               0.0729    0.1120     0.2125 r
  mem_resp_li[74] (net)                         1      16.6695              0.0000     0.2125 r
  uce_0__uce/mem_resp_i[74] (bp_uce_02_2)                                   0.0000     0.2125 r
  uce_0__uce/mem_resp_i[74] (net)                      16.6695              0.0000     0.2125 r
  uce_0__uce/U170/IN2 (AND2X1)                                    0.0729   -0.0037 &   0.2088 r
  uce_0__uce/U170/Q (AND2X1)                                      0.3395    0.1886 @   0.3973 r
  uce_0__uce/data_mem_pkt_o[18] (net)           3     103.0712              0.0000     0.3973 r
  uce_0__uce/data_mem_pkt_o[18] (bp_uce_02_2)                               0.0000     0.3973 r
  data_mem_pkt_li[17] (net)                           103.0712              0.0000     0.3973 r
  core/data_mem_pkt_i[18] (bp_core_minimal_02_0)                            0.0000     0.3973 r
  core/data_mem_pkt_i[18] (net)                       103.0712              0.0000     0.3973 r
  core/fe/data_mem_pkt_i[18] (bp_fe_top_02_0)                               0.0000     0.3973 r
  core/fe/data_mem_pkt_i[18] (net)                    103.0712              0.0000     0.3973 r
  core/fe/mem/data_mem_pkt_i[18] (bp_fe_mem_02_0)                           0.0000     0.3973 r
  core/fe/mem/data_mem_pkt_i[18] (net)                103.0712              0.0000     0.3973 r
  core/fe/mem/icache/data_mem_pkt_i[18] (bp_fe_icache_02_0)                 0.0000     0.3973 r
  core/fe/mem/icache/data_mem_pkt_i[18] (net)         103.0712              0.0000     0.3973 r
  core/fe/mem/icache/U1537/IN1 (MUX21X1)                          0.3395   -0.0665 @   0.3308 r
  core/fe/mem/icache/U1537/Q (MUX21X1)                            0.0360    0.1250     0.4558 r
  core/fe/mem/icache/n510 (net)                 1       3.0043              0.0000     0.4558 r
  core/fe/mem/icache/uncached_load_data_r_reg_16_/D (DFFX1)       0.0360    0.0000 &   0.4558 r
  data arrival time                                                                    0.4558

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4279     0.4279
  clock reconvergence pessimism                                             0.0000     0.4279
  core/fe/mem/icache/uncached_load_data_r_reg_16_/CLK (DFFX1)               0.0000     0.4279 r
  library hold time                                                        -0.0258     0.4021
  data required time                                                                   0.4021
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4021
  data arrival time                                                                   -0.4558
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0538


  Startpoint: mem_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[84] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[84] (net)                          2      12.5836              0.0000     0.1000 r
  U3383/IN5 (AO222X1)                                             0.0008    0.0001 @   0.1001 r
  U3383/Q (AO222X1)                                               0.1368    0.1070 @   0.2071 r
  mem_resp_li[84] (net)                         1      37.4798              0.0000     0.2071 r
  uce_0__uce/mem_resp_i[84] (bp_uce_02_2)                                   0.0000     0.2071 r
  uce_0__uce/mem_resp_i[84] (net)                      37.4798              0.0000     0.2071 r
  uce_0__uce/U182/IN2 (AND2X1)                                    0.1372   -0.0058 @   0.2014 r
  uce_0__uce/U182/Q (AND2X1)                                      0.2938    0.1800 @   0.3814 r
  uce_0__uce/data_mem_pkt_o[28] (net)           3      88.6481              0.0000     0.3814 r
  uce_0__uce/data_mem_pkt_o[28] (bp_uce_02_2)                               0.0000     0.3814 r
  data_mem_pkt_li[27] (net)                            88.6481              0.0000     0.3814 r
  core/data_mem_pkt_i[28] (bp_core_minimal_02_0)                            0.0000     0.3814 r
  core/data_mem_pkt_i[28] (net)                        88.6481              0.0000     0.3814 r
  core/fe/data_mem_pkt_i[28] (bp_fe_top_02_0)                               0.0000     0.3814 r
  core/fe/data_mem_pkt_i[28] (net)                     88.6481              0.0000     0.3814 r
  core/fe/mem/data_mem_pkt_i[28] (bp_fe_mem_02_0)                           0.0000     0.3814 r
  core/fe/mem/data_mem_pkt_i[28] (net)                 88.6481              0.0000     0.3814 r
  core/fe/mem/icache/data_mem_pkt_i[28] (bp_fe_icache_02_0)                 0.0000     0.3814 r
  core/fe/mem/icache/data_mem_pkt_i[28] (net)          88.6481              0.0000     0.3814 r
  core/fe/mem/icache/U1527/IN1 (MUX21X1)                          0.2938   -0.0450 @   0.3364 r
  core/fe/mem/icache/U1527/Q (MUX21X1)                            0.0368    0.1195     0.4559 r
  core/fe/mem/icache/n520 (net)                 1       3.1594              0.0000     0.4559 r
  core/fe/mem/icache/uncached_load_data_r_reg_26_/D (DFFX1)       0.0368    0.0000 &   0.4559 r
  data arrival time                                                                    0.4559

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4279     0.4279
  clock reconvergence pessimism                                             0.0000     0.4279
  core/fe/mem/icache/uncached_load_data_r_reg_26_/CLK (DFFX1)               0.0000     0.4279 r
  library hold time                                                        -0.0261     0.4018
  data required time                                                                   0.4018
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4018
  data arrival time                                                                   -0.4559
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0541


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__81_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/icc_place13/INP (INVX0)                                 0.3142    0.1030 @   0.2030 r
  core/be/icc_place13/ZN (INVX0)                                  0.3162    0.2157     0.4188 f
  core/be/n9 (net)                             14      48.5102              0.0000     0.4188 f
  core/be/be_calculator/reset_i_hfs_netlink_489 (bp_be_calculator_top_02_0)   0.0000   0.4188 f
  core/be/be_calculator/reset_i_hfs_netlink_489 (net)  48.5102              0.0000     0.4188 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_494 (bp_be_pipe_mem_02_0)   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_494 (net)  48.5102     0.0000     0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_500 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_500 (net)  48.5102   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U17/IN2 (AND2X1)   0.3162   -0.0052 &   0.4135 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U17/Q (AND2X1)     0.0263    0.0922     0.5057 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n328 (net)     1   2.5081    0.0000     0.5057 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__81_/D (DFFX1)   0.0263   0.0000 &   0.5057 f
  data arrival time                                                                    0.5057

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4317     0.4317
  clock reconvergence pessimism                                             0.0000     0.4317
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__81_/CLK (DFFX1)   0.0000   0.4317 r
  library hold time                                                         0.0199     0.4516
  data required time                                                                   0.4516
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4516
  data arrival time                                                                   -0.5057
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0541


  Startpoint: io_resp_i[80]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[80] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[80] (net)                           2       9.4826              0.0000     0.1000 f
  U3377/IN1 (AO222X1)                                             0.0005    0.0002 @   0.1002 f
  U3377/Q (AO222X1)                                               0.1500    0.1740 @   0.2742 f
  mem_resp_li[80] (net)                         1      42.4266              0.0000     0.2742 f
  uce_0__uce/mem_resp_i[80] (bp_uce_02_2)                                   0.0000     0.2742 f
  uce_0__uce/mem_resp_i[80] (net)                      42.4266              0.0000     0.2742 f
  uce_0__uce/U178/IN2 (AND2X1)                                    0.1500   -0.0394 @   0.2347 f
  uce_0__uce/U178/Q (AND2X1)                                      0.3280    0.2217 @   0.4564 f
  uce_0__uce/data_mem_pkt_o[24] (net)           3      96.8312              0.0000     0.4564 f
  uce_0__uce/data_mem_pkt_o[24] (bp_uce_02_2)                               0.0000     0.4564 f
  data_mem_pkt_li[23] (net)                            96.8312              0.0000     0.4564 f
  core/data_mem_pkt_i[24] (bp_core_minimal_02_0)                            0.0000     0.4564 f
  core/data_mem_pkt_i[24] (net)                        96.8312              0.0000     0.4564 f
  core/fe/data_mem_pkt_i[24] (bp_fe_top_02_0)                               0.0000     0.4564 f
  core/fe/data_mem_pkt_i[24] (net)                     96.8312              0.0000     0.4564 f
  core/fe/mem/data_mem_pkt_i[24] (bp_fe_mem_02_0)                           0.0000     0.4564 f
  core/fe/mem/data_mem_pkt_i[24] (net)                 96.8312              0.0000     0.4564 f
  core/fe/mem/icache/data_mem_pkt_i[24] (bp_fe_icache_02_0)                 0.0000     0.4564 f
  core/fe/mem/icache/data_mem_pkt_i[24] (net)          96.8312              0.0000     0.4564 f
  core/fe/mem/icache/U1531/IN1 (MUX21X1)                          0.3280   -0.0599 @   0.3965 f
  core/fe/mem/icache/U1531/Q (MUX21X1)                            0.0376    0.0993     0.4958 f
  core/fe/mem/icache/n516 (net)                 1       2.5295              0.0000     0.4958 f
  core/fe/mem/icache/uncached_load_data_r_reg_22_/D (DFFX1)       0.0376    0.0000 &   0.4958 f
  data arrival time                                                                    0.4958

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  clock reconvergence pessimism                                             0.0000     0.4272
  core/fe/mem/icache/uncached_load_data_r_reg_22_/CLK (DFFX1)               0.0000     0.4272 r
  library hold time                                                         0.0143     0.4415
  data required time                                                                   0.4415
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4415
  data arrival time                                                                   -0.4958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0544


  Startpoint: mem_resp_i[60]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[60] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[60] (net)                          2      20.4246              0.0000     0.1000 f
  U3354/IN3 (AO222X1)                                             0.0019    0.0004 @   0.1004 f
  U3354/Q (AO222X1)                                               0.1294    0.1433 @   0.2437 f
  mem_resp_li[60] (net)                         1      35.4987              0.0000     0.2437 f
  uce_0__uce/mem_resp_i[60] (bp_uce_02_2)                                   0.0000     0.2437 f
  uce_0__uce/mem_resp_i[60] (net)                      35.4987              0.0000     0.2437 f
  uce_0__uce/U155/IN2 (AND2X1)                                    0.1294   -0.0173 @   0.2264 f
  uce_0__uce/U155/Q (AND2X1)                                      0.2899    0.2119 @   0.4383 f
  uce_0__uce/data_mem_pkt_o[4] (net)            3      87.5140              0.0000     0.4383 f
  uce_0__uce/data_mem_pkt_o[4] (bp_uce_02_2)                                0.0000     0.4383 f
  data_mem_pkt_li[3] (net)                             87.5140              0.0000     0.4383 f
  core/data_mem_pkt_i[4] (bp_core_minimal_02_0)                             0.0000     0.4383 f
  core/data_mem_pkt_i[4] (net)                         87.5140              0.0000     0.4383 f
  core/fe/data_mem_pkt_i[4] (bp_fe_top_02_0)                                0.0000     0.4383 f
  core/fe/data_mem_pkt_i[4] (net)                      87.5140              0.0000     0.4383 f
  core/fe/mem/data_mem_pkt_i[4] (bp_fe_mem_02_0)                            0.0000     0.4383 f
  core/fe/mem/data_mem_pkt_i[4] (net)                  87.5140              0.0000     0.4383 f
  core/fe/mem/icache/data_mem_pkt_i[4] (bp_fe_icache_02_0)                  0.0000     0.4383 f
  core/fe/mem/icache/data_mem_pkt_i[4] (net)           87.5140              0.0000     0.4383 f
  core/fe/mem/icache/U949/IN1 (MUX21X1)                           0.2899   -0.0418 @   0.3965 f
  core/fe/mem/icache/U949/Q (MUX21X1)                             0.0360    0.0964     0.4929 f
  core/fe/mem/icache/n496 (net)                 1       2.4210              0.0000     0.4929 f
  core/fe/mem/icache/uncached_load_data_r_reg_2_/D (DFFX1)        0.0360    0.0000 &   0.4929 f
  data arrival time                                                                    0.4929

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4232     0.4232
  clock reconvergence pessimism                                             0.0000     0.4232
  core/fe/mem/icache/uncached_load_data_r_reg_2_/CLK (DFFX1)                0.0000     0.4232 r
  library hold time                                                         0.0146     0.4379
  data required time                                                                   0.4379
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4379
  data arrival time                                                                   -0.4929
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0551


  Startpoint: io_resp_i[58]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[58] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[58] (net)                           2      13.2886              0.0000     0.1000 f
  U3352/IN1 (AO222X1)                                             0.0009    0.0001 @   0.1001 f
  U3352/Q (AO222X1)                                               0.1636    0.1814 @   0.2815 f
  mem_resp_li[58] (net)                         1      46.9365              0.0000     0.2815 f
  uce_0__uce/mem_resp_i[58] (bp_uce_02_2)                                   0.0000     0.2815 f
  uce_0__uce/mem_resp_i[58] (net)                      46.9365              0.0000     0.2815 f
  uce_0__uce/U153/IN2 (AND2X1)                                    0.1636   -0.0486 @   0.2328 f
  uce_0__uce/U153/Q (AND2X1)                                      0.2781    0.2089 @   0.4417 f
  uce_0__uce/data_mem_pkt_o[2] (net)            3      83.2778              0.0000     0.4417 f
  uce_0__uce/data_mem_pkt_o[2] (bp_uce_02_2)                                0.0000     0.4417 f
  data_mem_pkt_li[1] (net)                             83.2778              0.0000     0.4417 f
  core/data_mem_pkt_i[2] (bp_core_minimal_02_0)                             0.0000     0.4417 f
  core/data_mem_pkt_i[2] (net)                         83.2778              0.0000     0.4417 f
  core/fe/data_mem_pkt_i[2] (bp_fe_top_02_0)                                0.0000     0.4417 f
  core/fe/data_mem_pkt_i[2] (net)                      83.2778              0.0000     0.4417 f
  core/fe/mem/data_mem_pkt_i[2] (bp_fe_mem_02_0)                            0.0000     0.4417 f
  core/fe/mem/data_mem_pkt_i[2] (net)                  83.2778              0.0000     0.4417 f
  core/fe/mem/icache/data_mem_pkt_i[2] (bp_fe_icache_02_0)                  0.0000     0.4417 f
  core/fe/mem/icache/data_mem_pkt_i[2] (net)           83.2778              0.0000     0.4417 f
  core/fe/mem/icache/U947/IN1 (MUX21X1)                           0.2781   -0.0476 @   0.3941 f
  core/fe/mem/icache/U947/Q (MUX21X1)                             0.0391    0.0982     0.4923 f
  core/fe/mem/icache/n494 (net)                 1       3.4738              0.0000     0.4923 f
  core/fe/mem/icache/uncached_load_data_r_reg_0_/D (DFFX1)        0.0391    0.0000 &   0.4923 f
  data arrival time                                                                    0.4923

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4230     0.4230
  clock reconvergence pessimism                                             0.0000     0.4230
  core/fe/mem/icache/uncached_load_data_r_reg_0_/CLK (DFFX1)                0.0000     0.4230 r
  library hold time                                                         0.0139     0.4369
  data required time                                                                   0.4369
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4369
  data arrival time                                                                   -0.4923
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0554


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__81_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/icc_place13/INP (INVX0)                                 0.3142    0.1030 @   0.2030 r
  core/be/icc_place13/ZN (INVX0)                                  0.3162    0.2157     0.4188 f
  core/be/n9 (net)                             14      48.5102              0.0000     0.4188 f
  core/be/be_calculator/reset_i_hfs_netlink_489 (bp_be_calculator_top_02_0)   0.0000   0.4188 f
  core/be/be_calculator/reset_i_hfs_netlink_489 (net)  48.5102              0.0000     0.4188 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_494 (bp_be_pipe_mem_02_0)   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_494 (net)  48.5102     0.0000     0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_500 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_500 (net)  48.5102   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U18/IN2 (AND2X1)   0.3162   -0.0052 &   0.4136 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U18/Q (AND2X1)     0.0281    0.0935     0.5071 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n326 (net)     1   3.1246    0.0000     0.5071 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__81_/D (DFFX1)   0.0281   0.0000 &   0.5072 f
  data arrival time                                                                    0.5072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4316     0.4316
  clock reconvergence pessimism                                             0.0000     0.4316
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__81_/CLK (DFFX1)   0.0000   0.4316 r
  library hold time                                                         0.0195     0.4511
  data required time                                                                   0.4511
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4511
  data arrival time                                                                   -0.5072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0561


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 r
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    322.7070              0.0000     0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 322.7070       0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 322.7070           0.0000     0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 322.7070   0.0000   0.1000 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3136   0.1038 @   0.2038 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.1440   0.1579   0.3617 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.4382   0.0000   0.3617 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U6/IN2 (AO22X1)   0.1440  -0.0032 &   0.3585 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U6/Q (AO22X1)   0.0342   0.0963   0.4547 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n20 (net)     1   2.8774   0.0000   0.4547 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_/D (DFFX1)   0.0342   0.0000 &   0.4548 f
  data arrival time                                                                    0.4548

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  clock reconvergence pessimism                                             0.0000     0.3816
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3816 r
  library hold time                                                         0.0170     0.3986
  data required time                                                                   0.3986
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3986
  data arrival time                                                                   -0.4548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0561


  Startpoint: mem_resp_i[108]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_50_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[108] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[108] (net)                         2      12.8296              0.0000     0.1000 f
  U3411/IN5 (AO222X1)                                             0.0009    0.0000 @   0.1000 f
  U3411/Q (AO222X1)                                               0.1165    0.1073 @   0.2073 f
  mem_resp_li[108] (net)                        1      30.5581              0.0000     0.2073 f
  uce_0__uce/mem_resp_i[108] (bp_uce_02_2)                                  0.0000     0.2073 f
  uce_0__uce/mem_resp_i[108] (net)                     30.5581              0.0000     0.2073 f
  uce_0__uce/U208/IN2 (AND2X1)                                    0.1166   -0.0171 @   0.1902 f
  uce_0__uce/U208/Q (AND2X1)                                      0.3688    0.2320 @   0.4223 f
  uce_0__uce/data_mem_pkt_o[52] (net)           3     108.3144              0.0000     0.4223 f
  uce_0__uce/data_mem_pkt_o[52] (bp_uce_02_2)                               0.0000     0.4223 f
  data_mem_pkt_li[51] (net)                           108.3144              0.0000     0.4223 f
  core/data_mem_pkt_i[52] (bp_core_minimal_02_0)                            0.0000     0.4223 f
  core/data_mem_pkt_i[52] (net)                       108.3144              0.0000     0.4223 f
  core/fe/data_mem_pkt_i[52] (bp_fe_top_02_0)                               0.0000     0.4223 f
  core/fe/data_mem_pkt_i[52] (net)                    108.3144              0.0000     0.4223 f
  core/fe/mem/data_mem_pkt_i[52] (bp_fe_mem_02_0)                           0.0000     0.4223 f
  core/fe/mem/data_mem_pkt_i[52] (net)                108.3144              0.0000     0.4223 f
  core/fe/mem/icache/data_mem_pkt_i[52] (bp_fe_icache_02_0)                 0.0000     0.4223 f
  core/fe/mem/icache/data_mem_pkt_i[52] (net)         108.3144              0.0000     0.4223 f
  core/fe/mem/icache/U1509/IN1 (MUX21X1)                          0.3688   -0.0504 @   0.3718 f
  core/fe/mem/icache/U1509/Q (MUX21X1)                            0.0352    0.1017     0.4735 f
  core/fe/mem/icache/n544 (net)                 1       2.3591              0.0000     0.4735 f
  core/fe/mem/icache/uncached_load_data_r_reg_50_/D (DFFX1)       0.0352    0.0000 &   0.4735 f
  data arrival time                                                                    0.4735

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4015     0.4015
  clock reconvergence pessimism                                             0.0000     0.4015
  core/fe/mem/icache/uncached_load_data_r_reg_50_/CLK (DFFX1)               0.0000     0.4015 r
  library hold time                                                         0.0157     0.4172
  data required time                                                                   0.4172
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4172
  data arrival time                                                                   -0.4735
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0563


  Startpoint: mem_resp_i[61]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[61] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[61] (net)                          2      13.3895              0.0000     0.1000 r
  U3355/IN5 (AO222X1)                                             0.0009    0.0000 @   0.1000 r
  U3355/Q (AO222X1)                                               0.1584    0.1159 @   0.2159 r
  mem_resp_li[61] (net)                         1      44.4943              0.0000     0.2159 r
  uce_0__uce/mem_resp_i[61] (bp_uce_02_2)                                   0.0000     0.2159 r
  uce_0__uce/mem_resp_i[61] (net)                      44.4943              0.0000     0.2159 r
  uce_0__uce/U156/IN2 (AND2X1)                                    0.1591   -0.0185 @   0.1974 r
  uce_0__uce/U156/Q (AND2X1)                                      0.2786    0.1772 @   0.3746 r
  uce_0__uce/data_mem_pkt_o[5] (net)            3      84.0427              0.0000     0.3746 r
  uce_0__uce/data_mem_pkt_o[5] (bp_uce_02_2)                                0.0000     0.3746 r
  data_mem_pkt_li[4] (net)                             84.0427              0.0000     0.3746 r
  core/data_mem_pkt_i[5] (bp_core_minimal_02_0)                             0.0000     0.3746 r
  core/data_mem_pkt_i[5] (net)                         84.0427              0.0000     0.3746 r
  core/fe/data_mem_pkt_i[5] (bp_fe_top_02_0)                                0.0000     0.3746 r
  core/fe/data_mem_pkt_i[5] (net)                      84.0427              0.0000     0.3746 r
  core/fe/mem/data_mem_pkt_i[5] (bp_fe_mem_02_0)                            0.0000     0.3746 r
  core/fe/mem/data_mem_pkt_i[5] (net)                  84.0427              0.0000     0.3746 r
  core/fe/mem/icache/data_mem_pkt_i[5] (bp_fe_icache_02_0)                  0.0000     0.3746 r
  core/fe/mem/icache/data_mem_pkt_i[5] (net)           84.0427              0.0000     0.3746 r
  core/fe/mem/icache/U950/IN1 (MUX21X1)                           0.2786   -0.0341 @   0.3405 r
  core/fe/mem/icache/U950/Q (MUX21X1)                             0.0364    0.1175     0.4580 r
  core/fe/mem/icache/n497 (net)                 1       3.1416              0.0000     0.4580 r
  core/fe/mem/icache/uncached_load_data_r_reg_3_/D (DFFX1)        0.0364    0.0000 &   0.4581 r
  data arrival time                                                                    0.4581

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4265     0.4265
  clock reconvergence pessimism                                             0.0000     0.4265
  core/fe/mem/icache/uncached_load_data_r_reg_3_/CLK (DFFX1)                0.0000     0.4265 r
  library hold time                                                        -0.0260     0.4005
  data required time                                                                   0.4005
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4005
  data arrival time                                                                   -0.4581
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0576


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  icc_place1859/INP (NBUFFX2)                                     0.2768    0.0518 @   0.1518 r
  icc_place1859/Z (NBUFFX2)                                       0.3433    0.2326 @   0.3844 r
  n2491 (net)                                  39     216.2937              0.0000     0.3844 r
  uce_1__uce/reset_i (bp_uce_02_3)                                          0.0000     0.3844 r
  uce_1__uce/reset_i (net)                            216.2937              0.0000     0.3844 r
  uce_1__uce/index_counter/reset_i_hfs_netlink_584 (bsg_counter_set_down_width_p6_3)   0.0000   0.3844 r
  uce_1__uce/index_counter/reset_i_hfs_netlink_584 (net) 216.2937           0.0000     0.3844 r
  uce_1__uce/index_counter/U25/IN1 (NOR2X0)                       0.3433    0.0164 @   0.4008 r
  uce_1__uce/index_counter/U25/QN (NOR2X0)                        0.0430    0.0584     0.4592 f
  uce_1__uce/index_counter/n27 (net)            1       2.2028              0.0000     0.4592 f
  uce_1__uce/index_counter/ctr_r_reg_0_/D (DFFX1)                 0.0430    0.0000 &   0.4593 f
  data arrival time                                                                    0.4593

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3870     0.3870
  clock reconvergence pessimism                                             0.0000     0.3870
  uce_1__uce/index_counter/ctr_r_reg_0_/CLK (DFFX1)                         0.0000     0.3870 r
  library hold time                                                         0.0141     0.4010
  data required time                                                                   0.4010
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4010
  data arrival time                                                                   -0.4593
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0582


  Startpoint: mem_resp_i[103]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_45_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[103] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[103] (net)                         2      12.8285              0.0000     0.1000 r
  U3252/IN4 (AO222X1)                                             0.0008    0.0003 @   0.1003 r
  U3252/Q (AO222X1)                                               0.1550    0.1532 @   0.2535 r
  mem_resp_li[673] (net)                        1      43.6361              0.0000     0.2535 r
  uce_1__uce/mem_resp_i[103] (bp_uce_02_3)                                  0.0000     0.2535 r
  uce_1__uce/mem_resp_i[103] (net)                     43.6361              0.0000     0.2535 r
  uce_1__uce/U150/IN2 (AND2X1)                                    0.1554   -0.0353 @   0.2183 r
  uce_1__uce/U150/Q (AND2X1)                                      0.1387    0.1201 @   0.3384 r
  uce_1__uce/data_mem_pkt_o[47] (net)           3      37.8435              0.0000     0.3384 r
  uce_1__uce/data_mem_pkt_o[47] (bp_uce_02_3)                               0.0000     0.3384 r
  data_mem_pkt_li[569] (net)                           37.8435              0.0000     0.3384 r
  core/data_mem_pkt_i[570] (bp_core_minimal_02_0)                           0.0000     0.3384 r
  core/data_mem_pkt_i[570] (net)                       37.8435              0.0000     0.3384 r
  core/be/data_mem_pkt_i[47] (bp_be_top_02_0)                               0.0000     0.3384 r
  core/be/data_mem_pkt_i[47] (net)                     37.8435              0.0000     0.3384 r
  core/be/be_mem/data_mem_pkt_i[47] (bp_be_mem_top_02_0)                    0.0000     0.3384 r
  core/be/be_mem/data_mem_pkt_i[47] (net)              37.8435              0.0000     0.3384 r
  core/be/be_mem/dcache/data_mem_pkt_i[47] (bp_be_dcache_02_0_0)            0.0000     0.3384 r
  core/be/be_mem/dcache/data_mem_pkt_i[47] (net)       37.8435              0.0000     0.3384 r
  core/be/be_mem/dcache/U2185/IN1 (MUX21X1)                       0.1389   -0.0182 @   0.3201 r
  core/be/be_mem/dcache/U2185/Q (MUX21X1)                         0.0345    0.0933     0.4135 r
  core/be/be_mem/dcache/n2272 (net)             1       2.4862              0.0000     0.4135 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/D (DFFX1)    0.0345    0.0000 &   0.4135 r
  data arrival time                                                                    0.4135

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3802     0.3802
  clock reconvergence pessimism                                             0.0000     0.3802
  core/be/be_mem/dcache/uncached_load_data_r_reg_45_/CLK (DFFX1)            0.0000     0.3802 r
  library hold time                                                        -0.0253     0.3548
  data required time                                                                   0.3548
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3548
  data arrival time                                                                   -0.4135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0586


  Startpoint: io_resp_i[70]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[70] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[70] (net)                           2      14.8682              0.0000     0.1000 f
  U3366/IN1 (AO222X1)                                             0.0011    0.0001 @   0.1001 f
  U3366/Q (AO222X1)                                               0.1110    0.1542     0.2544 f
  mem_resp_li[70] (net)                         1      30.0925              0.0000     0.2544 f
  uce_0__uce/mem_resp_i[70] (bp_uce_02_2)                                   0.0000     0.2544 f
  uce_0__uce/mem_resp_i[70] (net)                      30.0925              0.0000     0.2544 f
  uce_0__uce/U166/IN2 (AND2X1)                                    0.1110   -0.0219 &   0.2325 f
  uce_0__uce/U166/Q (AND2X1)                                      0.3068    0.2093 @   0.4418 f
  uce_0__uce/data_mem_pkt_o[14] (net)           3      91.3151              0.0000     0.4418 f
  uce_0__uce/data_mem_pkt_o[14] (bp_uce_02_2)                               0.0000     0.4418 f
  data_mem_pkt_li[13] (net)                            91.3151              0.0000     0.4418 f
  core/data_mem_pkt_i[14] (bp_core_minimal_02_0)                            0.0000     0.4418 f
  core/data_mem_pkt_i[14] (net)                        91.3151              0.0000     0.4418 f
  core/fe/data_mem_pkt_i[14] (bp_fe_top_02_0)                               0.0000     0.4418 f
  core/fe/data_mem_pkt_i[14] (net)                     91.3151              0.0000     0.4418 f
  core/fe/mem/data_mem_pkt_i[14] (bp_fe_mem_02_0)                           0.0000     0.4418 f
  core/fe/mem/data_mem_pkt_i[14] (net)                 91.3151              0.0000     0.4418 f
  core/fe/mem/icache/data_mem_pkt_i[14] (bp_fe_icache_02_0)                 0.0000     0.4418 f
  core/fe/mem/icache/data_mem_pkt_i[14] (net)          91.3151              0.0000     0.4418 f
  core/fe/mem/icache/U1541/IN1 (MUX21X1)                          0.3068   -0.0410 @   0.4007 f
  core/fe/mem/icache/U1541/Q (MUX21X1)                            0.0384    0.0994     0.5002 f
  core/fe/mem/icache/n506 (net)                 1       3.1813              0.0000     0.5002 f
  core/fe/mem/icache/uncached_load_data_r_reg_12_/D (DFFX1)       0.0384   -0.0008 &   0.4994 f
  data arrival time                                                                    0.4994

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4265     0.4265
  clock reconvergence pessimism                                             0.0000     0.4265
  core/fe/mem/icache/uncached_load_data_r_reg_12_/CLK (DFFX1)               0.0000     0.4265 r
  library hold time                                                         0.0140     0.4405
  data required time                                                                   0.4405
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4405
  data arrival time                                                                   -0.4994
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0588


  Startpoint: io_resp_i[67]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[67] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[67] (net)                           2      11.3088              0.0000     0.1000 f
  U3363/IN1 (AO222X1)                                             0.0007    0.0002 @   0.1002 f
  U3363/Q (AO222X1)                                               0.1433    0.1697 @   0.2699 f
  mem_resp_li[67] (net)                         1      40.0254              0.0000     0.2699 f
  uce_0__uce/mem_resp_i[67] (bp_uce_02_2)                                   0.0000     0.2699 f
  uce_0__uce/mem_resp_i[67] (net)                      40.0254              0.0000     0.2699 f
  uce_0__uce/U163/IN2 (AND2X1)                                    0.1433   -0.0221 @   0.2478 f
  uce_0__uce/U163/Q (AND2X1)                                      0.2528    0.1879 @   0.4357 f
  uce_0__uce/data_mem_pkt_o[11] (net)           3      74.2757              0.0000     0.4357 f
  uce_0__uce/data_mem_pkt_o[11] (bp_uce_02_2)                               0.0000     0.4357 f
  data_mem_pkt_li[10] (net)                            74.2757              0.0000     0.4357 f
  core/data_mem_pkt_i[11] (bp_core_minimal_02_0)                            0.0000     0.4357 f
  core/data_mem_pkt_i[11] (net)                        74.2757              0.0000     0.4357 f
  core/fe/data_mem_pkt_i[11] (bp_fe_top_02_0)                               0.0000     0.4357 f
  core/fe/data_mem_pkt_i[11] (net)                     74.2757              0.0000     0.4357 f
  core/fe/mem/data_mem_pkt_i[11] (bp_fe_mem_02_0)                           0.0000     0.4357 f
  core/fe/mem/data_mem_pkt_i[11] (net)                 74.2757              0.0000     0.4357 f
  core/fe/mem/icache/data_mem_pkt_i[11] (bp_fe_icache_02_0)                 0.0000     0.4357 f
  core/fe/mem/icache/data_mem_pkt_i[11] (net)          74.2757              0.0000     0.4357 f
  core/fe/mem/icache/U1544/IN1 (MUX21X1)                          0.2528   -0.0361 @   0.3996 f
  core/fe/mem/icache/U1544/Q (MUX21X1)                            0.0388    0.0961     0.4957 f
  core/fe/mem/icache/n503 (net)                 1       3.4029              0.0000     0.4957 f
  core/fe/mem/icache/uncached_load_data_r_reg_9_/D (DFFX1)        0.0388    0.0000 &   0.4958 f
  data arrival time                                                                    0.4958

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                             0.0000     0.4226
  core/fe/mem/icache/uncached_load_data_r_reg_9_/CLK (DFFX1)                0.0000     0.4226 r
  library hold time                                                         0.0140     0.4366
  data required time                                                                   0.4366
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4366
  data arrival time                                                                   -0.4958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0592


  Startpoint: io_resp_i[79]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[79] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[79] (net)                           2      10.7011              0.0000     0.1000 r
  U3376/IN1 (AO222X1)                                             0.0006    0.0001 @   0.1001 r
  U3376/Q (AO222X1)                                               0.1800    0.1774 @   0.2776 r
  mem_resp_li[79] (net)                         1      51.5578              0.0000     0.2776 r
  uce_0__uce/mem_resp_i[79] (bp_uce_02_2)                                   0.0000     0.2776 r
  uce_0__uce/mem_resp_i[79] (net)                      51.5578              0.0000     0.2776 r
  uce_0__uce/U177/IN2 (AND2X1)                                    0.1808   -0.0599 @   0.2176 r
  uce_0__uce/U177/Q (AND2X1)                                      0.3323    0.2015 @   0.4192 r
  uce_0__uce/data_mem_pkt_o[23] (net)           3     101.7304              0.0000     0.4192 r
  uce_0__uce/data_mem_pkt_o[23] (bp_uce_02_2)                               0.0000     0.4192 r
  data_mem_pkt_li[22] (net)                           101.7304              0.0000     0.4192 r
  core/data_mem_pkt_i[23] (bp_core_minimal_02_0)                            0.0000     0.4192 r
  core/data_mem_pkt_i[23] (net)                       101.7304              0.0000     0.4192 r
  core/fe/data_mem_pkt_i[23] (bp_fe_top_02_0)                               0.0000     0.4192 r
  core/fe/data_mem_pkt_i[23] (net)                    101.7304              0.0000     0.4192 r
  core/fe/mem/data_mem_pkt_i[23] (bp_fe_mem_02_0)                           0.0000     0.4192 r
  core/fe/mem/data_mem_pkt_i[23] (net)                101.7304              0.0000     0.4192 r
  core/fe/mem/icache/data_mem_pkt_i[23] (bp_fe_icache_02_0)                 0.0000     0.4192 r
  core/fe/mem/icache/data_mem_pkt_i[23] (net)         101.7304              0.0000     0.4192 r
  core/fe/mem/icache/U1532/IN1 (MUX21X1)                          0.3323   -0.0821 @   0.3371 r
  core/fe/mem/icache/U1532/Q (MUX21X1)                            0.0369    0.1235     0.4606 r
  core/fe/mem/icache/n515 (net)                 1       2.7634              0.0000     0.4606 r
  core/fe/mem/icache/uncached_load_data_r_reg_21_/D (DFFX1)       0.0369    0.0000 &   0.4606 r
  data arrival time                                                                    0.4606

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4268     0.4268
  clock reconvergence pessimism                                             0.0000     0.4268
  core/fe/mem/icache/uncached_load_data_r_reg_21_/CLK (DFFX1)               0.0000     0.4268 r
  library hold time                                                        -0.0261     0.4007
  data required time                                                                   0.4007
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4007
  data arrival time                                                                   -0.4606
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0599


  Startpoint: io_resp_i[89]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[89] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[89] (net)                           2      13.5198              0.0000     0.1000 f
  U3390/IN1 (AO222X1)                                             0.0010    0.0002 @   0.1002 f
  U3390/Q (AO222X1)                                               0.1029    0.1493     0.2495 f
  mem_resp_li[89] (net)                         1      27.1924              0.0000     0.2495 f
  uce_0__uce/mem_resp_i[89] (bp_uce_02_2)                                   0.0000     0.2495 f
  uce_0__uce/mem_resp_i[89] (net)                      27.1924              0.0000     0.2495 f
  uce_0__uce/U187/IN2 (AND2X1)                                    0.1029   -0.0211 &   0.2284 f
  uce_0__uce/U187/Q (AND2X1)                                      0.3060    0.2048 @   0.4332 f
  uce_0__uce/data_mem_pkt_o[33] (net)           3      90.1252              0.0000     0.4332 f
  uce_0__uce/data_mem_pkt_o[33] (bp_uce_02_2)                               0.0000     0.4332 f
  data_mem_pkt_li[32] (net)                            90.1252              0.0000     0.4332 f
  core/data_mem_pkt_i[33] (bp_core_minimal_02_0)                            0.0000     0.4332 f
  core/data_mem_pkt_i[33] (net)                        90.1252              0.0000     0.4332 f
  core/fe/data_mem_pkt_i[33] (bp_fe_top_02_0)                               0.0000     0.4332 f
  core/fe/data_mem_pkt_i[33] (net)                     90.1252              0.0000     0.4332 f
  core/fe/mem/data_mem_pkt_i[33] (bp_fe_mem_02_0)                           0.0000     0.4332 f
  core/fe/mem/data_mem_pkt_i[33] (net)                 90.1252              0.0000     0.4332 f
  core/fe/mem/icache/data_mem_pkt_i[33] (bp_fe_icache_02_0)                 0.0000     0.4332 f
  core/fe/mem/icache/data_mem_pkt_i[33] (net)          90.1252              0.0000     0.4332 f
  core/fe/mem/icache/U1522/IN1 (MUX21X1)                          0.3060   -0.0312 @   0.4020 f
  core/fe/mem/icache/U1522/Q (MUX21X1)                            0.0394    0.0998     0.5017 f
  core/fe/mem/icache/n525 (net)                 1       3.3415              0.0000     0.5017 f
  core/fe/mem/icache/uncached_load_data_r_reg_31_/D (DFFX1)       0.0394    0.0000 &   0.5018 f
  data arrival time                                                                    0.5018

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4280     0.4280
  clock reconvergence pessimism                                             0.0000     0.4280
  core/fe/mem/icache/uncached_load_data_r_reg_31_/CLK (DFFX1)               0.0000     0.4280 r
  library hold time                                                         0.0138     0.4418
  data required time                                                                   0.4418
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4418
  data arrival time                                                                   -0.5018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0600


  Startpoint: io_resp_i[96]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_38_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[96] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[96] (net)                           2      10.1789              0.0000     0.1000 f
  U3397/IN1 (AO222X1)                                             0.0005   -0.0001 @   0.0999 f
  U3397/Q (AO222X1)                                               0.1623    0.1809 @   0.2808 f
  mem_resp_li[96] (net)                         1      46.6264              0.0000     0.2808 f
  uce_0__uce/mem_resp_i[96] (bp_uce_02_2)                                   0.0000     0.2808 f
  uce_0__uce/mem_resp_i[96] (net)                      46.6264              0.0000     0.2808 f
  uce_0__uce/U195/IN2 (AND2X1)                                    0.1623   -0.0516 @   0.2292 f
  uce_0__uce/U195/Q (AND2X1)                                      0.3397    0.2281 @   0.4572 f
  uce_0__uce/data_mem_pkt_o[40] (net)           3     100.3093              0.0000     0.4572 f
  uce_0__uce/data_mem_pkt_o[40] (bp_uce_02_2)                               0.0000     0.4572 f
  data_mem_pkt_li[39] (net)                           100.3093              0.0000     0.4572 f
  core/data_mem_pkt_i[40] (bp_core_minimal_02_0)                            0.0000     0.4572 f
  core/data_mem_pkt_i[40] (net)                       100.3093              0.0000     0.4572 f
  core/fe/data_mem_pkt_i[40] (bp_fe_top_02_0)                               0.0000     0.4572 f
  core/fe/data_mem_pkt_i[40] (net)                    100.3093              0.0000     0.4572 f
  core/fe/mem/data_mem_pkt_i[40] (bp_fe_mem_02_0)                           0.0000     0.4572 f
  core/fe/mem/data_mem_pkt_i[40] (net)                100.3093              0.0000     0.4572 f
  core/fe/mem/icache/data_mem_pkt_i[40] (bp_fe_icache_02_0)                 0.0000     0.4572 f
  core/fe/mem/icache/data_mem_pkt_i[40] (net)         100.3093              0.0000     0.4572 f
  core/fe/mem/icache/U961/IN1 (MUX21X1)                           0.3397   -0.0542 @   0.4031 f
  core/fe/mem/icache/U961/Q (MUX21X1)                             0.0373    0.0998     0.5029 f
  core/fe/mem/icache/n532 (net)                 1       2.4132              0.0000     0.5029 f
  core/fe/mem/icache/uncached_load_data_r_reg_38_/D (DFFX1)       0.0373    0.0000 &   0.5029 f
  data arrival time                                                                    0.5029

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4279     0.4279
  clock reconvergence pessimism                                             0.0000     0.4279
  core/fe/mem/icache/uncached_load_data_r_reg_38_/CLK (DFFX1)               0.0000     0.4279 r
  library hold time                                                         0.0143     0.4422
  data required time                                                                   0.4422
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4422
  data arrival time                                                                   -0.5029
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0607


  Startpoint: mem_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[39] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[39] (net)                          2       9.5747              0.0000     0.1000 f
  U3330/IN5 (AO222X1)                                             0.0005    0.0002 @   0.1002 f
  U3330/Q (AO222X1)                                               0.2755    0.1811 @   0.2813 f
  mem_resp_li[39] (net)                         1      83.7760              0.0000     0.2813 f
  uce_0__uce/mem_resp_i[39] (bp_uce_02_2)                                   0.0000     0.2813 f
  uce_0__uce/mem_resp_i[39] (net)                      83.7760              0.0000     0.2813 f
  uce_0__uce/U753/IN2 (AND2X1)                                    0.2755   -0.0366 @   0.2447 f
  uce_0__uce/U753/Q (AND2X1)                                      0.1172    0.1396 @   0.3842 f
  uce_0__uce/tag_mem_pkt_o[26] (net)            1      31.5930              0.0000     0.3842 f
  uce_0__uce/tag_mem_pkt_o[26] (bp_uce_02_2)                                0.0000     0.3842 f
  tag_mem_pkt_li[24] (net)                             31.5930              0.0000     0.3842 f
  core/tag_mem_pkt_i[26] (bp_core_minimal_02_0)                             0.0000     0.3842 f
  core/tag_mem_pkt_i[26] (net)                         31.5930              0.0000     0.3842 f
  core/fe/tag_mem_pkt_i[26] (bp_fe_top_02_0)                                0.0000     0.3842 f
  core/fe/tag_mem_pkt_i[26] (net)                      31.5930              0.0000     0.3842 f
  core/fe/mem/tag_mem_pkt_i[26] (bp_fe_mem_02_0)                            0.0000     0.3842 f
  core/fe/mem/tag_mem_pkt_i[26] (net)                  31.5930              0.0000     0.3842 f
  core/fe/mem/icache/tag_mem_pkt_i[26] (bp_fe_icache_02_0)                  0.0000     0.3842 f
  core/fe/mem/icache/tag_mem_pkt_i[26] (net)           31.5930              0.0000     0.3842 f
  core/fe/mem/icache/U1019/IN2 (AND2X1)                           0.1172   -0.0176 @   0.3667 f
  core/fe/mem/icache/U1019/Q (AND2X1)                             0.0648    0.0936     0.4603 f
  core/fe/mem/icache/tag_mem_data_li[23] (net)     3   14.6963              0.0000     0.4603 f
  core/fe/mem/icache/tag_mem/data_i[147] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4603 f
  core/fe/mem/icache/tag_mem/data_i[147] (net)         14.6963              0.0000     0.4603 f
  core/fe/mem/icache/tag_mem/icc_place48/INP (NBUFFX2)            0.0648   -0.0085 &   0.4517 f
  core/fe/mem/icache/tag_mem/icc_place48/Z (NBUFFX2)              0.0223    0.0526     0.5043 f
  core/fe/mem/icache/tag_mem/n160 (net)         1       2.7032              0.0000     0.5043 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[23] (saed90_248x64_1P_bit)   0.0223  -0.0064 &   0.4979 f d 
  data arrival time                                                                    0.4979

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3873     0.3873
  clock reconvergence pessimism                                             0.0000     0.3873
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3873 r
  library hold time                                                         0.0500     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.4979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0607


  Startpoint: mem_resp_i[93]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[93] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[93] (net)                          2       9.9015              0.0000     0.1000 r
  U3241/IN4 (AO222X1)                                             0.0005    0.0001 @   0.1001 r
  U3241/Q (AO222X1)                                               0.1416    0.1468 @   0.2469 r
  mem_resp_li[663] (net)                        1      38.9855              0.0000     0.2469 r
  uce_1__uce/mem_resp_i[93] (bp_uce_02_3)                                   0.0000     0.2469 r
  uce_1__uce/mem_resp_i[93] (net)                      38.9855              0.0000     0.2469 r
  uce_1__uce/U139/IN2 (AND2X1)                                    0.1421   -0.0169 @   0.2300 r
  uce_1__uce/U139/Q (AND2X1)                                      0.1171    0.1126 @   0.3426 r
  uce_1__uce/data_mem_pkt_o[37] (net)           3      32.7973              0.0000     0.3426 r
  uce_1__uce/data_mem_pkt_o[37] (bp_uce_02_3)                               0.0000     0.3426 r
  data_mem_pkt_li[559] (net)                           32.7973              0.0000     0.3426 r
  core/data_mem_pkt_i[560] (bp_core_minimal_02_0)                           0.0000     0.3426 r
  core/data_mem_pkt_i[560] (net)                       32.7973              0.0000     0.3426 r
  core/be/data_mem_pkt_i[37] (bp_be_top_02_0)                               0.0000     0.3426 r
  core/be/data_mem_pkt_i[37] (net)                     32.7973              0.0000     0.3426 r
  core/be/be_mem/data_mem_pkt_i[37] (bp_be_mem_top_02_0)                    0.0000     0.3426 r
  core/be/be_mem/data_mem_pkt_i[37] (net)              32.7973              0.0000     0.3426 r
  core/be/be_mem/dcache/data_mem_pkt_i[37] (bp_be_dcache_02_0_0)            0.0000     0.3426 r
  core/be/be_mem/dcache/data_mem_pkt_i[37] (net)       32.7973              0.0000     0.3426 r
  core/be/be_mem/dcache/U2175/IN1 (MUX21X1)                       0.1171   -0.0243 @   0.3183 r
  core/be/be_mem/dcache/U2175/Q (MUX21X1)                         0.0363    0.0903     0.4086 r
  core/be/be_mem/dcache/n2282 (net)             1       3.1074              0.0000     0.4086 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/D (DFFX1)    0.0363    0.0000 &   0.4087 r
  data arrival time                                                                    0.4087

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3728     0.3728
  clock reconvergence pessimism                                             0.0000     0.3728
  core/be/be_mem/dcache/uncached_load_data_r_reg_35_/CLK (DFFX1)            0.0000     0.3728 r
  library hold time                                                        -0.0261     0.3467
  data required time                                                                   0.3467
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3467
  data arrival time                                                                   -0.4087
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0620


  Startpoint: io_resp_i[82]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[82] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[82] (net)                           2       9.1453              0.0000     0.1000 f
  U3381/IN1 (AO222X1)                                             0.0004    0.0000 @   0.1000 f
  U3381/Q (AO222X1)                                               0.1222    0.1584 @   0.2584 f
  mem_resp_li[82] (net)                         1      33.0244              0.0000     0.2584 f
  uce_0__uce/mem_resp_i[82] (bp_uce_02_2)                                   0.0000     0.2584 f
  uce_0__uce/mem_resp_i[82] (net)                      33.0244              0.0000     0.2584 f
  uce_0__uce/U180/IN2 (AND2X1)                                    0.1222   -0.0222 @   0.2362 f
  uce_0__uce/U180/Q (AND2X1)                                      0.4006    0.2634 @   0.4996 f
  uce_0__uce/data_mem_pkt_o[26] (net)           3     121.1553              0.0000     0.4996 f
  uce_0__uce/data_mem_pkt_o[26] (bp_uce_02_2)                               0.0000     0.4996 f
  data_mem_pkt_li[25] (net)                           121.1553              0.0000     0.4996 f
  core/data_mem_pkt_i[26] (bp_core_minimal_02_0)                            0.0000     0.4996 f
  core/data_mem_pkt_i[26] (net)                       121.1553              0.0000     0.4996 f
  core/fe/data_mem_pkt_i[26] (bp_fe_top_02_0)                               0.0000     0.4996 f
  core/fe/data_mem_pkt_i[26] (net)                    121.1553              0.0000     0.4996 f
  core/fe/mem/data_mem_pkt_i[26] (bp_fe_mem_02_0)                           0.0000     0.4996 f
  core/fe/mem/data_mem_pkt_i[26] (net)                121.1553              0.0000     0.4996 f
  core/fe/mem/icache/data_mem_pkt_i[26] (bp_fe_icache_02_0)                 0.0000     0.4996 f
  core/fe/mem/icache/data_mem_pkt_i[26] (net)         121.1553              0.0000     0.4996 f
  core/fe/mem/icache/U1529/IN1 (MUX21X1)                          0.4006   -0.0994 @   0.4002 f
  core/fe/mem/icache/U1529/Q (MUX21X1)                            0.0381    0.1049     0.5050 f
  core/fe/mem/icache/n518 (net)                 1       2.7606              0.0000     0.5050 f
  core/fe/mem/icache/uncached_load_data_r_reg_24_/D (DFFX1)       0.0381    0.0000 &   0.5050 f
  data arrival time                                                                    0.5050

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4280     0.4280
  clock reconvergence pessimism                                             0.0000     0.4280
  core/fe/mem/icache/uncached_load_data_r_reg_24_/CLK (DFFX1)               0.0000     0.4280 r
  library hold time                                                         0.0141     0.4421
  data required time                                                                   0.4421
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4421
  data arrival time                                                                   -0.5050
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0629


  Startpoint: mem_resp_i[111]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_53_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[111] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[111] (net)                         2      15.9081              0.0000     0.1000 f
  U3415/IN5 (AO222X1)                                             0.0014    0.0001 @   0.1001 f
  U3415/Q (AO222X1)                                               0.1556    0.1286 @   0.2287 f
  mem_resp_li[111] (net)                        1      44.2291              0.0000     0.2287 f
  uce_0__uce/mem_resp_i[111] (bp_uce_02_2)                                  0.0000     0.2287 f
  uce_0__uce/mem_resp_i[111] (net)                     44.2291              0.0000     0.2287 f
  uce_0__uce/U211/IN2 (AND2X1)                                    0.1556   -0.0194 @   0.2094 f
  uce_0__uce/U211/Q (AND2X1)                                      0.3344    0.2252 @   0.4346 f
  uce_0__uce/data_mem_pkt_o[55] (net)           3      98.7870              0.0000     0.4346 f
  uce_0__uce/data_mem_pkt_o[55] (bp_uce_02_2)                               0.0000     0.4346 f
  data_mem_pkt_li[54] (net)                            98.7870              0.0000     0.4346 f
  core/data_mem_pkt_i[55] (bp_core_minimal_02_0)                            0.0000     0.4346 f
  core/data_mem_pkt_i[55] (net)                        98.7870              0.0000     0.4346 f
  core/fe/data_mem_pkt_i[55] (bp_fe_top_02_0)                               0.0000     0.4346 f
  core/fe/data_mem_pkt_i[55] (net)                     98.7870              0.0000     0.4346 f
  core/fe/mem/data_mem_pkt_i[55] (bp_fe_mem_02_0)                           0.0000     0.4346 f
  core/fe/mem/data_mem_pkt_i[55] (net)                 98.7870              0.0000     0.4346 f
  core/fe/mem/icache/data_mem_pkt_i[55] (bp_fe_icache_02_0)                 0.0000     0.4346 f
  core/fe/mem/icache/data_mem_pkt_i[55] (net)          98.7870              0.0000     0.4346 f
  core/fe/mem/icache/U1506/IN1 (MUX21X1)                          0.3344   -0.0562 @   0.3784 f
  core/fe/mem/icache/U1506/Q (MUX21X1)                            0.0364    0.1004     0.4788 f
  core/fe/mem/icache/n547 (net)                 1       2.7996              0.0000     0.4788 f
  core/fe/mem/icache/uncached_load_data_r_reg_53_/D (DFFX1)       0.0364    0.0000 &   0.4788 f
  data arrival time                                                                    0.4788

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4004     0.4004
  clock reconvergence pessimism                                             0.0000     0.4004
  core/fe/mem/icache/uncached_load_data_r_reg_53_/CLK (DFFX1)               0.0000     0.4004 r
  library hold time                                                         0.0154     0.4158
  data required time                                                                   0.4158
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4158
  data arrival time                                                                   -0.4788
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0630


  Startpoint: io_resp_i[75]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_17_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[75] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[75] (net)                           2       8.3383              0.0000     0.1000 f
  U3372/IN1 (AO222X1)                                             0.0004   -0.0001 @   0.0999 f
  U3372/Q (AO222X1)                                               0.1205    0.1563 @   0.2562 f
  mem_resp_li[75] (net)                         1      31.8237              0.0000     0.2562 f
  uce_0__uce/mem_resp_i[75] (bp_uce_02_2)                                   0.0000     0.2562 f
  uce_0__uce/mem_resp_i[75] (net)                      31.8237              0.0000     0.2562 f
  uce_0__uce/U171/IN2 (AND2X1)                                    0.1207   -0.0145 @   0.2417 f
  uce_0__uce/U171/Q (AND2X1)                                      0.3466    0.2244 @   0.4661 f
  uce_0__uce/data_mem_pkt_o[19] (net)           3     101.9624              0.0000     0.4661 f
  uce_0__uce/data_mem_pkt_o[19] (bp_uce_02_2)                               0.0000     0.4661 f
  data_mem_pkt_li[18] (net)                           101.9624              0.0000     0.4661 f
  core/data_mem_pkt_i[19] (bp_core_minimal_02_0)                            0.0000     0.4661 f
  core/data_mem_pkt_i[19] (net)                       101.9624              0.0000     0.4661 f
  core/fe/data_mem_pkt_i[19] (bp_fe_top_02_0)                               0.0000     0.4661 f
  core/fe/data_mem_pkt_i[19] (net)                    101.9624              0.0000     0.4661 f
  core/fe/mem/data_mem_pkt_i[19] (bp_fe_mem_02_0)                           0.0000     0.4661 f
  core/fe/mem/data_mem_pkt_i[19] (net)                101.9624              0.0000     0.4661 f
  core/fe/mem/icache/data_mem_pkt_i[19] (bp_fe_icache_02_0)                 0.0000     0.4661 f
  core/fe/mem/icache/data_mem_pkt_i[19] (net)         101.9624              0.0000     0.4661 f
  core/fe/mem/icache/U1536/IN1 (MUX21X1)                          0.3466   -0.0635 @   0.4026 f
  core/fe/mem/icache/U1536/Q (MUX21X1)                            0.0380    0.1019     0.5045 f
  core/fe/mem/icache/n511 (net)                 1       3.0552              0.0000     0.5045 f
  core/fe/mem/icache/uncached_load_data_r_reg_17_/D (DFFX1)       0.0380    0.0000 &   0.5045 f
  data arrival time                                                                    0.5045

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  clock reconvergence pessimism                                             0.0000     0.4272
  core/fe/mem/icache/uncached_load_data_r_reg_17_/CLK (DFFX1)               0.0000     0.4272 r
  library hold time                                                         0.0141     0.4414
  data required time                                                                   0.4414
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4414
  data arrival time                                                                   -0.5045
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0632


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/cache_miss_detect/sig_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  icc_place1859/INP (NBUFFX2)                                     0.2768    0.0518 @   0.1518 r
  icc_place1859/Z (NBUFFX2)                                       0.3433    0.2326 @   0.3844 r
  n2491 (net)                                  39     216.2937              0.0000     0.3844 r
  core/reset_i_hfs_netlink_35 (bp_core_minimal_02_0)                        0.0000     0.3844 r
  core/reset_i_hfs_netlink_35 (net)                   216.2937              0.0000     0.3844 r
  core/be/reset_i_hfs_netlink_53 (bp_be_top_02_0)                           0.0000     0.3844 r
  core/be/reset_i_hfs_netlink_53 (net)                216.2937              0.0000     0.3844 r
  core/be/be_mem/reset_i_hfs_netlink_66 (bp_be_mem_top_02_0)                0.0000     0.3844 r
  core/be/be_mem/reset_i_hfs_netlink_66 (net)         216.2937              0.0000     0.3844 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_80 (bp_be_dcache_02_0_0)        0.0000     0.3844 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_80 (net)  216.2937              0.0000     0.3844 r
  core/be/be_mem/dcache/cache_miss_detect/reset_i (bsg_edge_detect_falling_not_rising_p1_0)   0.0000   0.3844 r
  core/be/be_mem/dcache/cache_miss_detect/reset_i (net) 216.2937            0.0000     0.3844 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/reset_i (bsg_dff_reset_width_p1_12)   0.0000   0.3844 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/reset_i (net) 216.2937    0.0000     0.3844 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/U4/IN1 (NOR2X0)   0.3433   0.0159 @   0.4003 r
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/U4/QN (NOR2X0)   0.0516   0.0628     0.4631 f
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/n3 (net)     1   2.8124   0.0000     0.4631 f
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/data_r_reg_0_/D (DFFX1)   0.0516   0.0000 &   0.4631 f
  data arrival time                                                                    0.4631

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3879     0.3879
  clock reconvergence pessimism                                             0.0000     0.3879
  core/be/be_mem/dcache/cache_miss_detect/sig_reg/data_r_reg_0_/CLK (DFFX1)   0.0000   0.3879 r
  library hold time                                                         0.0121     0.3999
  data required time                                                                   0.3999
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3999
  data arrival time                                                                   -0.4631
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0632


  Startpoint: io_resp_i[97]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_39_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[97] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[97] (net)                           2       9.8909              0.0000     0.1000 f
  U3398/IN1 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3398/Q (AO222X1)                                               0.1457    0.1717 @   0.2716 f
  mem_resp_li[97] (net)                         1      41.0218              0.0000     0.2716 f
  uce_0__uce/mem_resp_i[97] (bp_uce_02_2)                                   0.0000     0.2716 f
  uce_0__uce/mem_resp_i[97] (net)                      41.0218              0.0000     0.2716 f
  uce_0__uce/U196/IN2 (AND2X1)                                    0.1457   -0.0439 @   0.2277 f
  uce_0__uce/U196/Q (AND2X1)                                      0.3903    0.2461 @   0.4738 f
  uce_0__uce/data_mem_pkt_o[41] (net)           3     114.9020              0.0000     0.4738 f
  uce_0__uce/data_mem_pkt_o[41] (bp_uce_02_2)                               0.0000     0.4738 f
  data_mem_pkt_li[40] (net)                           114.9020              0.0000     0.4738 f
  core/data_mem_pkt_i[41] (bp_core_minimal_02_0)                            0.0000     0.4738 f
  core/data_mem_pkt_i[41] (net)                       114.9020              0.0000     0.4738 f
  core/fe/data_mem_pkt_i[41] (bp_fe_top_02_0)                               0.0000     0.4738 f
  core/fe/data_mem_pkt_i[41] (net)                    114.9020              0.0000     0.4738 f
  core/fe/mem/data_mem_pkt_i[41] (bp_fe_mem_02_0)                           0.0000     0.4738 f
  core/fe/mem/data_mem_pkt_i[41] (net)                114.9020              0.0000     0.4738 f
  core/fe/mem/icache/data_mem_pkt_i[41] (bp_fe_icache_02_0)                 0.0000     0.4738 f
  core/fe/mem/icache/data_mem_pkt_i[41] (net)         114.9020              0.0000     0.4738 f
  core/fe/mem/icache/U1521/IN1 (MUX21X1)                          0.3903   -0.0966 @   0.3772 f
  core/fe/mem/icache/U1521/Q (MUX21X1)                            0.0354    0.1034     0.4806 f
  core/fe/mem/icache/n533 (net)                 1       2.4585              0.0000     0.4806 f
  core/fe/mem/icache/uncached_load_data_r_reg_39_/D (DFFX1)       0.0354    0.0000 &   0.4806 f
  data arrival time                                                                    0.4806

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4017     0.4017
  clock reconvergence pessimism                                             0.0000     0.4017
  core/fe/mem/icache/uncached_load_data_r_reg_39_/CLK (DFFX1)               0.0000     0.4017 r
  library hold time                                                         0.0156     0.4173
  data required time                                                                   0.4173
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4173
  data arrival time                                                                   -0.4806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0633


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  icc_place1859/INP (NBUFFX2)                                     0.2657    0.0504 @   0.1504 f
  icc_place1859/Z (NBUFFX2)                                       0.3158    0.2264 @   0.3768 f
  n2491 (net)                                  39     205.8949              0.0000     0.3768 f
  core/reset_i_hfs_netlink_32 (bp_core_minimal_02_0)                        0.0000     0.3768 f
  core/reset_i_hfs_netlink_32 (net)                   205.8949              0.0000     0.3768 f
  core/be/reset_i_hfs_netlink_46 (bp_be_top_02_0)                           0.0000     0.3768 f
  core/be/reset_i_hfs_netlink_46 (net)                205.8949              0.0000     0.3768 f
  core/be/be_mem/reset_i_hfs_netlink_68 (bp_be_mem_top_02_0)                0.0000     0.3768 f
  core/be/be_mem/reset_i_hfs_netlink_68 (net)         205.8949              0.0000     0.3768 f
  core/be/be_mem/csr/IN22 (bp_be_csr_02_0)                                  0.0000     0.3768 f
  core/be/be_mem/csr/IN22 (net)                       205.8949              0.0000     0.3768 f
  core/be/be_mem/csr/debug_mode_reg/reset_i (bsg_dff_reset_width_p1_17)     0.0000     0.3768 f
  core/be/be_mem/csr/debug_mode_reg/reset_i (net)     205.8949              0.0000     0.3768 f
  core/be/be_mem/csr/debug_mode_reg/U4/IN1 (NOR2X0)               0.3158    0.0069 @   0.3837 f
  core/be/be_mem/csr/debug_mode_reg/U4/QN (NOR2X0)                0.0839    0.0781     0.4618 r
  core/be/be_mem/csr/debug_mode_reg/n3 (net)     1      7.1007              0.0000     0.4618 r
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/D (DFFX1)       0.0839   -0.0074 &   0.4544 r
  data arrival time                                                                    0.4544

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4291     0.4291
  clock reconvergence pessimism                                             0.0000     0.4291
  core/be/be_mem/csr/debug_mode_reg/data_r_reg_0_/CLK (DFFX1)               0.0000     0.4291 r
  library hold time                                                        -0.0382     0.3910
  data required time                                                                   0.3910
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3910
  data arrival time                                                                   -0.4544
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0634


  Startpoint: mem_resp_i[87]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[87] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[87] (net)                          2      10.6705              0.0000     0.1000 f
  U3388/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 f
  U3388/Q (AO222X1)                                               0.1356    0.1177 @   0.2177 f
  mem_resp_li[87] (net)                         1      37.3121              0.0000     0.2177 f
  uce_0__uce/mem_resp_i[87] (bp_uce_02_2)                                   0.0000     0.2177 f
  uce_0__uce/mem_resp_i[87] (net)                      37.3121              0.0000     0.2177 f
  uce_0__uce/U185/IN2 (AND2X1)                                    0.1356   -0.0114 @   0.2063 f
  uce_0__uce/U185/Q (AND2X1)                                      0.3869    0.2447 @   0.4510 f
  uce_0__uce/data_mem_pkt_o[31] (net)           3     114.2514              0.0000     0.4510 f
  uce_0__uce/data_mem_pkt_o[31] (bp_uce_02_2)                               0.0000     0.4510 f
  data_mem_pkt_li[30] (net)                           114.2514              0.0000     0.4510 f
  core/data_mem_pkt_i[31] (bp_core_minimal_02_0)                            0.0000     0.4510 f
  core/data_mem_pkt_i[31] (net)                       114.2514              0.0000     0.4510 f
  core/fe/data_mem_pkt_i[31] (bp_fe_top_02_0)                               0.0000     0.4510 f
  core/fe/data_mem_pkt_i[31] (net)                    114.2514              0.0000     0.4510 f
  core/fe/mem/data_mem_pkt_i[31] (bp_fe_mem_02_0)                           0.0000     0.4510 f
  core/fe/mem/data_mem_pkt_i[31] (net)                114.2514              0.0000     0.4510 f
  core/fe/mem/icache/data_mem_pkt_i[31] (bp_fe_icache_02_0)                 0.0000     0.4510 f
  core/fe/mem/icache/data_mem_pkt_i[31] (net)         114.2514              0.0000     0.4510 f
  core/fe/mem/icache/U1524/IN1 (MUX21X1)                          0.3869   -0.0727 @   0.3782 f
  core/fe/mem/icache/U1524/Q (MUX21X1)                            0.0348    0.1025     0.4808 f
  core/fe/mem/icache/n523 (net)                 1       2.2082              0.0000     0.4808 f
  core/fe/mem/icache/uncached_load_data_r_reg_29_/D (DFFX1)       0.0348    0.0000 &   0.4808 f
  data arrival time                                                                    0.4808

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4015     0.4015
  clock reconvergence pessimism                                             0.0000     0.4015
  core/fe/mem/icache/uncached_load_data_r_reg_29_/CLK (DFFX1)               0.0000     0.4015 r
  library hold time                                                         0.0158     0.4173
  data required time                                                                   0.4173
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4173
  data arrival time                                                                   -0.4808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0635


  Startpoint: mem_resp_i[86]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[86] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[86] (net)                          2      12.8022              0.0000     0.1000 f
  U3387/IN5 (AO222X1)                                             0.0008    0.0002 @   0.1002 f
  U3387/Q (AO222X1)                                               0.1516    0.1261 @   0.2263 f
  mem_resp_li[86] (net)                         1      42.7324              0.0000     0.2263 f
  uce_0__uce/mem_resp_i[86] (bp_uce_02_2)                                   0.0000     0.2263 f
  uce_0__uce/mem_resp_i[86] (net)                      42.7324              0.0000     0.2263 f
  uce_0__uce/U184/IN2 (AND2X1)                                    0.1516    0.0054 @   0.2317 f
  uce_0__uce/U184/Q (AND2X1)                                      0.4060    0.2721 @   0.5038 f
  uce_0__uce/data_mem_pkt_o[30] (net)           3     123.9391              0.0000     0.5038 f
  uce_0__uce/data_mem_pkt_o[30] (bp_uce_02_2)                               0.0000     0.5038 f
  data_mem_pkt_li[29] (net)                           123.9391              0.0000     0.5038 f
  core/data_mem_pkt_i[30] (bp_core_minimal_02_0)                            0.0000     0.5038 f
  core/data_mem_pkt_i[30] (net)                       123.9391              0.0000     0.5038 f
  core/fe/data_mem_pkt_i[30] (bp_fe_top_02_0)                               0.0000     0.5038 f
  core/fe/data_mem_pkt_i[30] (net)                    123.9391              0.0000     0.5038 f
  core/fe/mem/data_mem_pkt_i[30] (bp_fe_mem_02_0)                           0.0000     0.5038 f
  core/fe/mem/data_mem_pkt_i[30] (net)                123.9391              0.0000     0.5038 f
  core/fe/mem/icache/data_mem_pkt_i[30] (bp_fe_icache_02_0)                 0.0000     0.5038 f
  core/fe/mem/icache/data_mem_pkt_i[30] (net)         123.9391              0.0000     0.5038 f
  core/fe/mem/icache/U1525/IN1 (MUX21X1)                          0.4060   -0.1281 @   0.3757 f
  core/fe/mem/icache/U1525/Q (MUX21X1)                            0.0360    0.1050     0.4807 f
  core/fe/mem/icache/n522 (net)                 1       2.6670              0.0000     0.4807 f
  core/fe/mem/icache/uncached_load_data_r_reg_28_/D (DFFX1)       0.0360    0.0000 &   0.4807 f
  data arrival time                                                                    0.4807

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4016     0.4016
  clock reconvergence pessimism                                             0.0000     0.4016
  core/fe/mem/icache/uncached_load_data_r_reg_28_/CLK (DFFX1)               0.0000     0.4016 r
  library hold time                                                         0.0155     0.4170
  data required time                                                                   0.4170
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4170
  data arrival time                                                                   -0.4807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0637


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  icc_place1859/INP (NBUFFX2)                                     0.2768    0.0518 @   0.1518 r
  icc_place1859/Z (NBUFFX2)                                       0.3433    0.2326 @   0.3844 r
  n2491 (net)                                  39     216.2937              0.0000     0.3844 r
  fifo_1__mem_fifo/reset_i (bsg_one_fifo_width_p570_3)                      0.0000     0.3844 r
  fifo_1__mem_fifo/reset_i (net)                      216.2937              0.0000     0.3844 r
  fifo_1__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_21)             0.0000     0.3844 r
  fifo_1__mem_fifo/dff_full/reset_i (net)             216.2937              0.0000     0.3844 r
  fifo_1__mem_fifo/dff_full/U4/IN1 (NOR2X0)                       0.3433    0.0069 @   0.3913 r
  fifo_1__mem_fifo/dff_full/U4/QN (NOR2X0)                        0.0441    0.0607     0.4521 f
  fifo_1__mem_fifo/dff_full/n3 (net)            1       2.5229              0.0000     0.4521 f
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)               0.0441    0.0000 &   0.4521 f
  data arrival time                                                                    0.4521

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3736     0.3736
  clock reconvergence pessimism                                             0.0000     0.3736
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)                       0.0000     0.3736 r
  library hold time                                                         0.0138     0.3875
  data required time                                                                   0.3875
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3875
  data arrival time                                                                   -0.4521
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0646


  Startpoint: mem_resp_i[91]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[91] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[91] (net)                          2      11.1305              0.0000     0.1000 r
  U3392/IN5 (AO222X1)                                             0.0006    0.0002 @   0.1002 r
  U3392/Q (AO222X1)                                               0.1470    0.1116 @   0.2118 r
  mem_resp_li[91] (net)                         1      40.9693              0.0000     0.2118 r
  uce_0__uce/mem_resp_i[91] (bp_uce_02_2)                                   0.0000     0.2118 r
  uce_0__uce/mem_resp_i[91] (net)                      40.9693              0.0000     0.2118 r
  uce_0__uce/U190/IN2 (AND2X1)                                    0.1474   -0.0190 @   0.1928 r
  uce_0__uce/U190/Q (AND2X1)                                      0.3398    0.1995 @   0.3923 r
  uce_0__uce/data_mem_pkt_o[35] (net)           3     103.6003              0.0000     0.3923 r
  uce_0__uce/data_mem_pkt_o[35] (bp_uce_02_2)                               0.0000     0.3923 r
  data_mem_pkt_li[34] (net)                           103.6003              0.0000     0.3923 r
  core/data_mem_pkt_i[35] (bp_core_minimal_02_0)                            0.0000     0.3923 r
  core/data_mem_pkt_i[35] (net)                       103.6003              0.0000     0.3923 r
  core/fe/data_mem_pkt_i[35] (bp_fe_top_02_0)                               0.0000     0.3923 r
  core/fe/data_mem_pkt_i[35] (net)                    103.6003              0.0000     0.3923 r
  core/fe/mem/data_mem_pkt_i[35] (bp_fe_mem_02_0)                           0.0000     0.3923 r
  core/fe/mem/data_mem_pkt_i[35] (net)                103.6003              0.0000     0.3923 r
  core/fe/mem/icache/data_mem_pkt_i[35] (bp_fe_icache_02_0)                 0.0000     0.3923 r
  core/fe/mem/icache/data_mem_pkt_i[35] (net)         103.6003              0.0000     0.3923 r
  core/fe/mem/icache/U955/IN1 (MUX21X1)                           0.3398   -0.0512 @   0.3411 r
  core/fe/mem/icache/U955/Q (MUX21X1)                             0.0377    0.1256     0.4667 r
  core/fe/mem/icache/n527 (net)                 1       3.2678              0.0000     0.4667 r
  core/fe/mem/icache/uncached_load_data_r_reg_33_/D (DFFX1)       0.0377   -0.0011 &   0.4655 r
  data arrival time                                                                    0.4655

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  clock reconvergence pessimism                                             0.0000     0.4272
  core/fe/mem/icache/uncached_load_data_r_reg_33_/CLK (DFFX1)               0.0000     0.4272 r
  library hold time                                                        -0.0264     0.4008
  data required time                                                                   0.4008
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4008
  data arrival time                                                                   -0.4655
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0647


  Startpoint: mem_resp_i[110]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_52_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[110] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[110] (net)                         2       9.7920              0.0000     0.1000 r
  U3260/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3260/Q (AO222X1)                                               0.0989    0.1304     0.2304 r
  mem_resp_li[680] (net)                        1      26.1959              0.0000     0.2304 r
  uce_1__uce/mem_resp_i[110] (bp_uce_02_3)                                  0.0000     0.2304 r
  uce_1__uce/mem_resp_i[110] (net)                     26.1959              0.0000     0.2304 r
  uce_1__uce/U158/IN2 (AND2X1)                                    0.0989   -0.0006 &   0.2298 r
  uce_1__uce/U158/Q (AND2X1)                                      0.1238    0.1113 @   0.3411 r
  uce_1__uce/data_mem_pkt_o[54] (net)           3      35.7107              0.0000     0.3411 r
  uce_1__uce/data_mem_pkt_o[54] (bp_uce_02_3)                               0.0000     0.3411 r
  data_mem_pkt_li[576] (net)                           35.7107              0.0000     0.3411 r
  core/data_mem_pkt_i[577] (bp_core_minimal_02_0)                           0.0000     0.3411 r
  core/data_mem_pkt_i[577] (net)                       35.7107              0.0000     0.3411 r
  core/be/data_mem_pkt_i[54] (bp_be_top_02_0)                               0.0000     0.3411 r
  core/be/data_mem_pkt_i[54] (net)                     35.7107              0.0000     0.3411 r
  core/be/be_mem/data_mem_pkt_i[54] (bp_be_mem_top_02_0)                    0.0000     0.3411 r
  core/be/be_mem/data_mem_pkt_i[54] (net)              35.7107              0.0000     0.3411 r
  core/be/be_mem/dcache/data_mem_pkt_i[54] (bp_be_dcache_02_0_0)            0.0000     0.3411 r
  core/be/be_mem/dcache/data_mem_pkt_i[54] (net)       35.7107              0.0000     0.3411 r
  core/be/be_mem/dcache/U2193/IN1 (MUX21X1)                       0.1239   -0.0202 @   0.3209 r
  core/be/be_mem/dcache/U2193/Q (MUX21X1)                         0.0366    0.0920     0.4129 r
  core/be/be_mem/dcache/n2265 (net)             1       3.1918              0.0000     0.4129 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/D (DFFX1)    0.0366    0.0000 &   0.4130 r
  data arrival time                                                                    0.4130

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3737     0.3737
  clock reconvergence pessimism                                             0.0000     0.3737
  core/be/be_mem/dcache/uncached_load_data_r_reg_52_/CLK (DFFX1)            0.0000     0.3737 r
  library hold time                                                        -0.0262     0.3475
  data required time                                                                   0.3475
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3475
  data arrival time                                                                   -0.4130
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0655


  Startpoint: mem_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[109] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[109] (net)                         2      10.3252              0.0000     0.1000 r
  U3259/IN4 (AO222X1)                                             0.0005    0.0000 @   0.1000 r
  U3259/Q (AO222X1)                                               0.1202    0.1380 @   0.2379 r
  mem_resp_li[679] (net)                        1      32.1552              0.0000     0.2379 r
  uce_1__uce/mem_resp_i[109] (bp_uce_02_3)                                  0.0000     0.2379 r
  uce_1__uce/mem_resp_i[109] (net)                     32.1552              0.0000     0.2379 r
  uce_1__uce/U157/IN2 (AND2X1)                                    0.1204   -0.0216 @   0.2164 r
  uce_1__uce/U157/Q (AND2X1)                                      0.1136    0.1088 @   0.3252 r
  uce_1__uce/data_mem_pkt_o[53] (net)           3      31.8088              0.0000     0.3252 r
  uce_1__uce/data_mem_pkt_o[53] (bp_uce_02_3)                               0.0000     0.3252 r
  data_mem_pkt_li[575] (net)                           31.8088              0.0000     0.3252 r
  core/data_mem_pkt_i[576] (bp_core_minimal_02_0)                           0.0000     0.3252 r
  core/data_mem_pkt_i[576] (net)                       31.8088              0.0000     0.3252 r
  core/be/data_mem_pkt_i[53] (bp_be_top_02_0)                               0.0000     0.3252 r
  core/be/data_mem_pkt_i[53] (net)                     31.8088              0.0000     0.3252 r
  core/be/be_mem/data_mem_pkt_i[53] (bp_be_mem_top_02_0)                    0.0000     0.3252 r
  core/be/be_mem/data_mem_pkt_i[53] (net)              31.8088              0.0000     0.3252 r
  core/be/be_mem/dcache/data_mem_pkt_i[53] (bp_be_dcache_02_0_0)            0.0000     0.3252 r
  core/be/be_mem/dcache/data_mem_pkt_i[53] (net)       31.8088              0.0000     0.3252 r
  core/be/be_mem/dcache/U2191/IN1 (MUX21X1)                       0.1136    0.0007 @   0.3259 r
  core/be/be_mem/dcache/U2191/Q (MUX21X1)                         0.0345    0.0883     0.4142 r
  core/be/be_mem/dcache/n2266 (net)             1       2.4933              0.0000     0.4142 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/D (DFFX1)    0.0345    0.0000 &   0.4142 r
  data arrival time                                                                    0.4142

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3742     0.3742
  clock reconvergence pessimism                                             0.0000     0.3742
  core/be/be_mem/dcache/uncached_load_data_r_reg_51_/CLK (DFFX1)            0.0000     0.3742 r
  library hold time                                                        -0.0255     0.3487
  data required time                                                                   0.3487
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3487
  data arrival time                                                                   -0.4142
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0655


  Startpoint: io_resp_i[68]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[68] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[68] (net)                           2      25.6262              0.0000     0.1000 f
  U3364/IN1 (AO222X1)                                             0.0027    0.0004 @   0.1004 f
  U3364/Q (AO222X1)                                               0.1304    0.1634 @   0.2638 f
  mem_resp_li[68] (net)                         1      35.7635              0.0000     0.2638 f
  uce_0__uce/mem_resp_i[68] (bp_uce_02_2)                                   0.0000     0.2638 f
  uce_0__uce/mem_resp_i[68] (net)                      35.7635              0.0000     0.2638 f
  uce_0__uce/U164/IN2 (AND2X1)                                    0.1304   -0.0275 @   0.2362 f
  uce_0__uce/U164/Q (AND2X1)                                      0.3049    0.2077 @   0.4440 f
  uce_0__uce/data_mem_pkt_o[12] (net)           3      89.3653              0.0000     0.4440 f
  uce_0__uce/data_mem_pkt_o[12] (bp_uce_02_2)                               0.0000     0.4440 f
  data_mem_pkt_li[11] (net)                            89.3653              0.0000     0.4440 f
  core/data_mem_pkt_i[12] (bp_core_minimal_02_0)                            0.0000     0.4440 f
  core/data_mem_pkt_i[12] (net)                        89.3653              0.0000     0.4440 f
  core/fe/data_mem_pkt_i[12] (bp_fe_top_02_0)                               0.0000     0.4440 f
  core/fe/data_mem_pkt_i[12] (net)                     89.3653              0.0000     0.4440 f
  core/fe/mem/data_mem_pkt_i[12] (bp_fe_mem_02_0)                           0.0000     0.4440 f
  core/fe/mem/data_mem_pkt_i[12] (net)                 89.3653              0.0000     0.4440 f
  core/fe/mem/icache/data_mem_pkt_i[12] (bp_fe_icache_02_0)                 0.0000     0.4440 f
  core/fe/mem/icache/data_mem_pkt_i[12] (net)          89.3653              0.0000     0.4440 f
  core/fe/mem/icache/U1543/IN1 (MUX21X1)                          0.3049   -0.0382 @   0.4058 f
  core/fe/mem/icache/U1543/Q (MUX21X1)                            0.0373    0.0986     0.5043 f
  core/fe/mem/icache/n504 (net)                 1       2.8716              0.0000     0.5043 f
  core/fe/mem/icache/uncached_load_data_r_reg_10_/D (DFFX1)       0.0373    0.0000 &   0.5043 f
  data arrival time                                                                    0.5043

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4242     0.4242
  clock reconvergence pessimism                                             0.0000     0.4242
  core/fe/mem/icache/uncached_load_data_r_reg_10_/CLK (DFFX1)               0.0000     0.4242 r
  library hold time                                                         0.0143     0.4386
  data required time                                                                   0.4386
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4386
  data arrival time                                                                   -0.5043
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0658


  Startpoint: io_resp_i[81]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[81] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[81] (net)                           2      14.3602              0.0000     0.1000 r
  U3378/IN1 (AO222X1)                                             0.0008    0.0002 @   0.1002 r
  U3378/Q (AO222X1)                                               0.1023    0.1464     0.2465 r
  mem_resp_li[81] (net)                         1      27.2440              0.0000     0.2465 r
  uce_0__uce/mem_resp_i[81] (bp_uce_02_2)                                   0.0000     0.2465 r
  uce_0__uce/mem_resp_i[81] (net)                      27.2440              0.0000     0.2465 r
  uce_0__uce/U179/IN2 (AND2X1)                                    0.1023   -0.0177 &   0.2289 r
  uce_0__uce/U179/Q (AND2X1)                                      0.3137    0.1841 @   0.4129 r
  uce_0__uce/data_mem_pkt_o[25] (net)           3      95.4010              0.0000     0.4129 r
  uce_0__uce/data_mem_pkt_o[25] (bp_uce_02_2)                               0.0000     0.4129 r
  data_mem_pkt_li[24] (net)                            95.4010              0.0000     0.4129 r
  core/data_mem_pkt_i[25] (bp_core_minimal_02_0)                            0.0000     0.4129 r
  core/data_mem_pkt_i[25] (net)                        95.4010              0.0000     0.4129 r
  core/fe/data_mem_pkt_i[25] (bp_fe_top_02_0)                               0.0000     0.4129 r
  core/fe/data_mem_pkt_i[25] (net)                     95.4010              0.0000     0.4129 r
  core/fe/mem/data_mem_pkt_i[25] (bp_fe_mem_02_0)                           0.0000     0.4129 r
  core/fe/mem/data_mem_pkt_i[25] (net)                 95.4010              0.0000     0.4129 r
  core/fe/mem/icache/data_mem_pkt_i[25] (bp_fe_icache_02_0)                 0.0000     0.4129 r
  core/fe/mem/icache/data_mem_pkt_i[25] (net)          95.4010              0.0000     0.4129 r
  core/fe/mem/icache/U1530/IN1 (MUX21X1)                          0.3137   -0.0696 @   0.3434 r
  core/fe/mem/icache/U1530/Q (MUX21X1)                            0.0381    0.1222     0.4655 r
  core/fe/mem/icache/n517 (net)                 1       3.2319              0.0000     0.4655 r
  core/fe/mem/icache/uncached_load_data_r_reg_23_/D (DFFX1)       0.0381    0.0000 &   0.4656 r
  data arrival time                                                                    0.4656

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4263     0.4263
  clock reconvergence pessimism                                             0.0000     0.4263
  core/fe/mem/icache/uncached_load_data_r_reg_23_/CLK (DFFX1)               0.0000     0.4263 r
  library hold time                                                        -0.0265     0.3998
  data required time                                                                   0.3998
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3998
  data arrival time                                                                   -0.4656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0658


  Startpoint: mem_resp_i[63]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[63] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[63] (net)                          2      10.6373              0.0000     0.1000 r
  U3359/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3359/Q (AO222X1)                                               0.1625    0.1172 @   0.2173 r
  mem_resp_li[63] (net)                         1      45.7025              0.0000     0.2173 r
  uce_0__uce/mem_resp_i[63] (bp_uce_02_2)                                   0.0000     0.2173 r
  uce_0__uce/mem_resp_i[63] (net)                      45.7025              0.0000     0.2173 r
  uce_0__uce/U158/IN2 (AND2X1)                                    0.1632   -0.0173 @   0.1999 r
  uce_0__uce/U158/Q (AND2X1)                                      0.2990    0.1894 @   0.3893 r
  uce_0__uce/data_mem_pkt_o[7] (net)            3      92.1370              0.0000     0.3893 r
  uce_0__uce/data_mem_pkt_o[7] (bp_uce_02_2)                                0.0000     0.3893 r
  data_mem_pkt_li[6] (net)                             92.1370              0.0000     0.3893 r
  core/data_mem_pkt_i[7] (bp_core_minimal_02_0)                             0.0000     0.3893 r
  core/data_mem_pkt_i[7] (net)                         92.1370              0.0000     0.3893 r
  core/fe/data_mem_pkt_i[7] (bp_fe_top_02_0)                                0.0000     0.3893 r
  core/fe/data_mem_pkt_i[7] (net)                      92.1370              0.0000     0.3893 r
  core/fe/mem/data_mem_pkt_i[7] (bp_fe_mem_02_0)                            0.0000     0.3893 r
  core/fe/mem/data_mem_pkt_i[7] (net)                  92.1370              0.0000     0.3893 r
  core/fe/mem/icache/data_mem_pkt_i[7] (bp_fe_icache_02_0)                  0.0000     0.3893 r
  core/fe/mem/icache/data_mem_pkt_i[7] (net)           92.1370              0.0000     0.3893 r
  core/fe/mem/icache/U952/IN1 (MUX21X1)                           0.2990   -0.0454 @   0.3439 r
  core/fe/mem/icache/U952/Q (MUX21X1)                             0.0347    0.1188     0.4627 r
  core/fe/mem/icache/n499 (net)                 1       2.5642              0.0000     0.4627 r
  core/fe/mem/icache/uncached_load_data_r_reg_5_/D (DFFX1)        0.0347    0.0000 &   0.4628 r
  data arrival time                                                                    0.4628

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4221     0.4221
  clock reconvergence pessimism                                             0.0000     0.4221
  core/fe/mem/icache/uncached_load_data_r_reg_5_/CLK (DFFX1)                0.0000     0.4221 r
  library hold time                                                        -0.0254     0.3967
  data required time                                                                   0.3967
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3967
  data arrival time                                                                   -0.4628
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0661


  Startpoint: mem_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[34] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[34] (net)                          2      10.8642              0.0000     0.1000 f
  U3325/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 f
  U3325/Q (AO222X1)                                               0.2719    0.1790 @   0.2790 f
  mem_resp_li[34] (net)                         1      82.4289              0.0000     0.2790 f
  uce_0__uce/mem_resp_i[34] (bp_uce_02_2)                                   0.0000     0.2790 f
  uce_0__uce/mem_resp_i[34] (net)                      82.4289              0.0000     0.2790 f
  uce_0__uce/U748/IN2 (AND2X1)                                    0.2719   -0.0331 @   0.2460 f
  uce_0__uce/U748/Q (AND2X1)                                      0.1129    0.1372 @   0.3831 f
  uce_0__uce/tag_mem_pkt_o[21] (net)            1      30.2511              0.0000     0.3831 f
  uce_0__uce/tag_mem_pkt_o[21] (bp_uce_02_2)                                0.0000     0.3831 f
  tag_mem_pkt_li[19] (net)                             30.2511              0.0000     0.3831 f
  core/tag_mem_pkt_i[21] (bp_core_minimal_02_0)                             0.0000     0.3831 f
  core/tag_mem_pkt_i[21] (net)                         30.2511              0.0000     0.3831 f
  core/fe/tag_mem_pkt_i[21] (bp_fe_top_02_0)                                0.0000     0.3831 f
  core/fe/tag_mem_pkt_i[21] (net)                      30.2511              0.0000     0.3831 f
  core/fe/mem/tag_mem_pkt_i[21] (bp_fe_mem_02_0)                            0.0000     0.3831 f
  core/fe/mem/tag_mem_pkt_i[21] (net)                  30.2511              0.0000     0.3831 f
  core/fe/mem/icache/tag_mem_pkt_i[21] (bp_fe_icache_02_0)                  0.0000     0.3831 f
  core/fe/mem/icache/tag_mem_pkt_i[21] (net)           30.2511              0.0000     0.3831 f
  core/fe/mem/icache/U1014/IN2 (AND2X1)                           0.1129   -0.0193 @   0.3638 f
  core/fe/mem/icache/U1014/Q (AND2X1)                             0.0662    0.0937     0.4575 f
  core/fe/mem/icache/tag_mem_data_li[18] (net)     3   15.2113              0.0000     0.4575 f
  core/fe/mem/icache/tag_mem/data_i[142] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4575 f
  core/fe/mem/icache/tag_mem/data_i[142] (net)         15.2113              0.0000     0.4575 f
  core/fe/mem/icache/tag_mem/icc_place41/INP (NBUFFX2)            0.0662   -0.0030 &   0.4545 f
  core/fe/mem/icache/tag_mem/icc_place41/Z (NBUFFX2)              0.0229    0.0532     0.5077 f
  core/fe/mem/icache/tag_mem/n170 (net)         1       3.0768              0.0000     0.5077 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[18] (saed90_248x64_1P_bit)   0.0229  -0.0042 &   0.5035 f d 
  data arrival time                                                                    0.5035

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3873     0.3873
  clock reconvergence pessimism                                             0.0000     0.3873
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3873 r
  library hold time                                                         0.0500     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.5035
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0662


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_28_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/U14/IN2 (AND2X1)                0.2181    0.0002 @   0.3410 r
  core/be/be_mem/csr/pmpaddr0_reg/U14/Q (AND2X1)                  0.0304    0.0739     0.4149 r
  core/be/be_mem/csr/pmpaddr0_reg/n58 (net)     1       2.6137              0.0000     0.4149 r
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_28_/D (DFFX1)        0.0304    0.0000 &   0.4149 r
  data arrival time                                                                    0.4149

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3731     0.3731
  clock reconvergence pessimism                                             0.0000     0.3731
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_28_/CLK (DFFX1)                0.0000     0.3731 r
  library hold time                                                        -0.0244     0.3487
  data required time                                                                   0.3487
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3487
  data arrival time                                                                   -0.4149
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0662


  Startpoint: mem_resp_i[77]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_19_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[77] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[77] (net)                          2      17.1921              0.0000     0.1000 r
  U3374/IN3 (AO222X1)                                             0.0012    0.0002 @   0.1002 r
  U3374/Q (AO222X1)                                               0.1122    0.1329     0.2331 r
  mem_resp_li[77] (net)                         1      30.7403              0.0000     0.2331 r
  uce_0__uce/mem_resp_i[77] (bp_uce_02_2)                                   0.0000     0.2331 r
  uce_0__uce/mem_resp_i[77] (net)                      30.7403              0.0000     0.2331 r
  uce_0__uce/U173/IN2 (AND2X1)                                    0.1122   -0.0257 &   0.2075 r
  uce_0__uce/U173/Q (AND2X1)                                      0.3414    0.1972 @   0.4047 r
  uce_0__uce/data_mem_pkt_o[21] (net)           3     104.6136              0.0000     0.4047 r
  uce_0__uce/data_mem_pkt_o[21] (bp_uce_02_2)                               0.0000     0.4047 r
  data_mem_pkt_li[20] (net)                           104.6136              0.0000     0.4047 r
  core/data_mem_pkt_i[21] (bp_core_minimal_02_0)                            0.0000     0.4047 r
  core/data_mem_pkt_i[21] (net)                       104.6136              0.0000     0.4047 r
  core/fe/data_mem_pkt_i[21] (bp_fe_top_02_0)                               0.0000     0.4047 r
  core/fe/data_mem_pkt_i[21] (net)                    104.6136              0.0000     0.4047 r
  core/fe/mem/data_mem_pkt_i[21] (bp_fe_mem_02_0)                           0.0000     0.4047 r
  core/fe/mem/data_mem_pkt_i[21] (net)                104.6136              0.0000     0.4047 r
  core/fe/mem/icache/data_mem_pkt_i[21] (bp_fe_icache_02_0)                 0.0000     0.4047 r
  core/fe/mem/icache/data_mem_pkt_i[21] (net)         104.6136              0.0000     0.4047 r
  core/fe/mem/icache/U1534/IN1 (MUX21X1)                          0.3414   -0.0647 @   0.3400 r
  core/fe/mem/icache/U1534/Q (MUX21X1)                            0.0376    0.1264     0.4664 r
  core/fe/mem/icache/n513 (net)                 1       3.5483              0.0000     0.4664 r
  core/fe/mem/icache/uncached_load_data_r_reg_19_/D (DFFX1)       0.0376   -0.0008 &   0.4656 r
  data arrival time                                                                    0.4656

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4256     0.4256
  clock reconvergence pessimism                                             0.0000     0.4256
  core/fe/mem/icache/uncached_load_data_r_reg_19_/CLK (DFFX1)               0.0000     0.4256 r
  library hold time                                                        -0.0263     0.3992
  data required time                                                                   0.3992
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3992
  data arrival time                                                                   -0.4656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0664


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/U13/IN2 (AND2X1)                0.2181    0.0002 @   0.3410 r
  core/be/be_mem/csr/pmpaddr0_reg/U13/Q (AND2X1)                  0.0328    0.0757     0.4167 r
  core/be/be_mem/csr/pmpaddr0_reg/n60 (net)     1       3.4799              0.0000     0.4167 r
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_29_/D (DFFX1)        0.0328   -0.0006 &   0.4161 r
  data arrival time                                                                    0.4161

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3744     0.3744
  clock reconvergence pessimism                                             0.0000     0.3744
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_29_/CLK (DFFX1)                0.0000     0.3744 r
  library hold time                                                        -0.0250     0.3494
  data required time                                                                   0.3494
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3494
  data arrival time                                                                   -0.4161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0667


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/lock_counter/count_o_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  icc_place1859/INP (NBUFFX2)                                     0.2768    0.0518 @   0.1518 r
  icc_place1859/Z (NBUFFX2)                                       0.3433    0.2326 @   0.3844 r
  n2491 (net)                                  39     216.2937              0.0000     0.3844 r
  core/reset_i_hfs_netlink_35 (bp_core_minimal_02_0)                        0.0000     0.3844 r
  core/reset_i_hfs_netlink_35 (net)                   216.2937              0.0000     0.3844 r
  core/be/reset_i_hfs_netlink_53 (bp_be_top_02_0)                           0.0000     0.3844 r
  core/be/reset_i_hfs_netlink_53 (net)                216.2937              0.0000     0.3844 r
  core/be/be_mem/reset_i_hfs_netlink_66 (bp_be_mem_top_02_0)                0.0000     0.3844 r
  core/be/be_mem/reset_i_hfs_netlink_66 (net)         216.2937              0.0000     0.3844 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_80 (bp_be_dcache_02_0_0)        0.0000     0.3844 r
  core/be/be_mem/dcache/reset_i_hfs_netlink_80 (net)  216.2937              0.0000     0.3844 r
  core/be/be_mem/dcache/lock_counter/reset_i (bsg_counter_clear_up_max_val_p8_init_val_p0_disable_overflow_warning_p1_0)   0.0000   0.3844 r
  core/be/be_mem/dcache/lock_counter/reset_i (net)    216.2937              0.0000     0.3844 r
  core/be/be_mem/dcache/lock_counter/U13/IN1 (NOR2X0)             0.3433    0.0160 @   0.4004 r
  core/be/be_mem/dcache/lock_counter/U13/QN (NOR2X0)              0.0499    0.0679     0.4683 f
  core/be/be_mem/dcache/lock_counter/n14 (net)     1    3.5255              0.0000     0.4683 f
  core/be/be_mem/dcache/lock_counter/count_o_reg_0_/D (DFFX1)     0.0499    0.0000 &   0.4684 f
  data arrival time                                                                    0.4684

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3889     0.3889
  clock reconvergence pessimism                                             0.0000     0.3889
  core/be/be_mem/dcache/lock_counter/count_o_reg_0_/CLK (DFFX1)             0.0000     0.3889 r
  library hold time                                                         0.0124     0.4013
  data required time                                                                   0.4013
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4013
  data arrival time                                                                   -0.4684
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0670


  Startpoint: mem_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[34] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[34] (net)                          2      11.1239              0.0000     0.1000 r
  U3325/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3325/Q (AO222X1)                                               0.2761    0.1617 @   0.2617 r
  mem_resp_li[34] (net)                         1      82.4338              0.0000     0.2617 r
  uce_0__uce/mem_resp_i[34] (bp_uce_02_2)                                   0.0000     0.2617 r
  uce_0__uce/mem_resp_i[34] (net)                      82.4338              0.0000     0.2617 r
  uce_0__uce/U748/IN2 (AND2X1)                                    0.2761   -0.0315 @   0.2302 r
  uce_0__uce/U748/Q (AND2X1)                                      0.1158    0.1222 @   0.3524 r
  uce_0__uce/tag_mem_pkt_o[21] (net)            1      30.2560              0.0000     0.3524 r
  uce_0__uce/tag_mem_pkt_o[21] (bp_uce_02_2)                                0.0000     0.3524 r
  tag_mem_pkt_li[19] (net)                             30.2560              0.0000     0.3524 r
  core/tag_mem_pkt_i[21] (bp_core_minimal_02_0)                             0.0000     0.3524 r
  core/tag_mem_pkt_i[21] (net)                         30.2560              0.0000     0.3524 r
  core/fe/tag_mem_pkt_i[21] (bp_fe_top_02_0)                                0.0000     0.3524 r
  core/fe/tag_mem_pkt_i[21] (net)                      30.2560              0.0000     0.3524 r
  core/fe/mem/tag_mem_pkt_i[21] (bp_fe_mem_02_0)                            0.0000     0.3524 r
  core/fe/mem/tag_mem_pkt_i[21] (net)                  30.2560              0.0000     0.3524 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (bp_fe_icache_02_0)                  0.0000     0.3524 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (net)           30.2560              0.0000     0.3524 r
  core/fe/mem/icache/U1014/IN2 (AND2X1)                           0.1160   -0.0185 @   0.3339 r
  core/fe/mem/icache/U1014/Q (AND2X1)                             0.0696    0.0862     0.4202 r
  core/fe/mem/icache/tag_mem_data_li[18] (net)     3   15.7263              0.0000     0.4202 r
  core/fe/mem/icache/tag_mem/data_i[142] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4202 r
  core/fe/mem/icache/tag_mem/data_i[142] (net)         15.7263              0.0000     0.4202 r
  core/fe/mem/icache/tag_mem/icc_place138/INP (NBUFFX8)           0.0696   -0.0024 &   0.4177 r
  core/fe/mem/icache/tag_mem/icc_place138/Z (NBUFFX8)             0.0494    0.0862 @   0.5039 r
  core/fe/mem/icache/tag_mem/n136 (net)         1      34.7800              0.0000     0.5039 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[235] (saed90_248x64_1P_bit)   0.0494   0.0008 @   0.5047 r d 
  data arrival time                                                                    0.5047

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3873     0.3873
  clock reconvergence pessimism                                             0.0000     0.3873
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3873 r
  library hold time                                                         0.0500     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.5047
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0674


  Startpoint: mem_resp_i[38]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[38] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[38] (net)                          2      11.2198              0.0000     0.1000 r
  U3329/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3329/Q (AO222X1)                                               0.2689    0.1593 @   0.2593 r
  mem_resp_li[38] (net)                         1      80.2557              0.0000     0.2593 r
  uce_0__uce/mem_resp_i[38] (bp_uce_02_2)                                   0.0000     0.2593 r
  uce_0__uce/mem_resp_i[38] (net)                      80.2557              0.0000     0.2593 r
  uce_0__uce/U752/IN2 (AND2X1)                                    0.2689   -0.0326 @   0.2267 r
  uce_0__uce/U752/Q (AND2X1)                                      0.1186    0.1229 @   0.3496 r
  uce_0__uce/tag_mem_pkt_o[25] (net)            1      31.1909              0.0000     0.3496 r
  uce_0__uce/tag_mem_pkt_o[25] (bp_uce_02_2)                                0.0000     0.3496 r
  tag_mem_pkt_li[23] (net)                             31.1909              0.0000     0.3496 r
  core/tag_mem_pkt_i[25] (bp_core_minimal_02_0)                             0.0000     0.3496 r
  core/tag_mem_pkt_i[25] (net)                         31.1909              0.0000     0.3496 r
  core/fe/tag_mem_pkt_i[25] (bp_fe_top_02_0)                                0.0000     0.3496 r
  core/fe/tag_mem_pkt_i[25] (net)                      31.1909              0.0000     0.3496 r
  core/fe/mem/tag_mem_pkt_i[25] (bp_fe_mem_02_0)                            0.0000     0.3496 r
  core/fe/mem/tag_mem_pkt_i[25] (net)                  31.1909              0.0000     0.3496 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (bp_fe_icache_02_0)                  0.0000     0.3496 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (net)           31.1909              0.0000     0.3496 r
  core/fe/mem/icache/U1018/IN2 (AND2X2)                           0.1188   -0.0125 @   0.3371 r
  core/fe/mem/icache/U1018/Q (AND2X2)                             0.0641    0.0960     0.4331 r
  core/fe/mem/icache/tag_mem_data_li[22] (net)     3   24.1508              0.0000     0.4331 r
  core/fe/mem/icache/tag_mem/data_i[146] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4331 r
  core/fe/mem/icache/tag_mem/data_i[146] (net)         24.1508              0.0000     0.4331 r
  core/fe/mem/icache/tag_mem/icc_place57/INP (NBUFFX16)           0.0641   -0.0053 &   0.4278 r
  core/fe/mem/icache/tag_mem/icc_place57/Z (NBUFFX16)             0.0463    0.0816 @   0.5094 r
  core/fe/mem/icache/tag_mem/n197 (net)         6      47.0476              0.0000     0.5094 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[53] (saed90_248x64_1P_bit)   0.0463  -0.0044 @   0.5049 r d 
  data arrival time                                                                    0.5049

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3873     0.3873
  clock reconvergence pessimism                                             0.0000     0.3873
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3873 r
  library hold time                                                         0.0500     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.5049
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0677


  Startpoint: mem_resp_i[95]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_37_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[95] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[95] (net)                          2      10.3103              0.0000     0.1000 r
  U3396/IN5 (AO222X1)                                             0.0005    0.0001 @   0.1001 r
  U3396/Q (AO222X1)                                               0.1243    0.1032 @   0.2033 r
  mem_resp_li[95] (net)                         1      33.5769              0.0000     0.2033 r
  uce_0__uce/mem_resp_i[95] (bp_uce_02_2)                                   0.0000     0.2033 r
  uce_0__uce/mem_resp_i[95] (net)                      33.5769              0.0000     0.2033 r
  uce_0__uce/U194/IN2 (AND2X1)                                    0.1245   -0.0271 @   0.1762 r
  uce_0__uce/U194/Q (AND2X1)                                      0.3727    0.2045 @   0.3807 r
  uce_0__uce/data_mem_pkt_o[39] (net)           3     112.3162              0.0000     0.3807 r
  uce_0__uce/data_mem_pkt_o[39] (bp_uce_02_2)                               0.0000     0.3807 r
  data_mem_pkt_li[38] (net)                           112.3162              0.0000     0.3807 r
  core/data_mem_pkt_i[39] (bp_core_minimal_02_0)                            0.0000     0.3807 r
  core/data_mem_pkt_i[39] (net)                       112.3162              0.0000     0.3807 r
  core/fe/data_mem_pkt_i[39] (bp_fe_top_02_0)                               0.0000     0.3807 r
  core/fe/data_mem_pkt_i[39] (net)                    112.3162              0.0000     0.3807 r
  core/fe/mem/data_mem_pkt_i[39] (bp_fe_mem_02_0)                           0.0000     0.3807 r
  core/fe/mem/data_mem_pkt_i[39] (net)                112.3162              0.0000     0.3807 r
  core/fe/mem/icache/data_mem_pkt_i[39] (bp_fe_icache_02_0)                 0.0000     0.3807 r
  core/fe/mem/icache/data_mem_pkt_i[39] (net)         112.3162              0.0000     0.3807 r
  core/fe/mem/icache/U960/IN1 (MUX21X1)                           0.3727   -0.0650 @   0.3157 r
  core/fe/mem/icache/U960/Q (MUX21X1)                             0.0347    0.1281     0.4439 r
  core/fe/mem/icache/n531 (net)                 1       2.5503              0.0000     0.4439 r
  core/fe/mem/icache/uncached_load_data_r_reg_37_/D (DFFX1)       0.0347    0.0000 &   0.4439 r
  data arrival time                                                                    0.4439

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4017     0.4017
  clock reconvergence pessimism                                             0.0000     0.4017
  core/fe/mem/icache/uncached_load_data_r_reg_37_/CLK (DFFX1)               0.0000     0.4017 r
  library hold time                                                        -0.0256     0.3761
  data required time                                                                   0.3761
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3761
  data arrival time                                                                   -0.4439
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0678


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/U9/IN2 (AND2X1)                 0.2181    0.0001 @   0.3409 r
  core/be/be_mem/csr/pmpaddr0_reg/U9/Q (AND2X1)                   0.0319    0.0751     0.4160 r
  core/be/be_mem/csr/pmpaddr0_reg/n66 (net)     1       3.1769              0.0000     0.4160 r
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_32_/D (DFFX1)        0.0319    0.0000 &   0.4160 r
  data arrival time                                                                    0.4160

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3729     0.3729
  clock reconvergence pessimism                                             0.0000     0.3729
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_32_/CLK (DFFX1)                0.0000     0.3729 r
  library hold time                                                        -0.0247     0.3482
  data required time                                                                   0.3482
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3482
  data arrival time                                                                   -0.4160
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0678


  Startpoint: mem_resp_i[24]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[24] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[24] (net)                          2       9.6806              0.0000     0.1000 r
  U3312/IN5 (AO222X1)                                             0.0005    0.0001 @   0.1001 r
  U3312/Q (AO222X1)                                               0.2714    0.1602 @   0.2603 r
  mem_resp_li[24] (net)                         1      81.0377              0.0000     0.2603 r
  uce_0__uce/mem_resp_i[24] (bp_uce_02_2)                                   0.0000     0.2603 r
  uce_0__uce/mem_resp_i[24] (net)                      81.0377              0.0000     0.2603 r
  uce_0__uce/U738/IN2 (AND2X1)                                    0.2714   -0.0192 @   0.2410 r
  uce_0__uce/U738/Q (AND2X1)                                      0.1024    0.1162 @   0.3572 r
  uce_0__uce/tag_mem_pkt_o[11] (net)            1      25.8871              0.0000     0.3572 r
  uce_0__uce/tag_mem_pkt_o[11] (bp_uce_02_2)                                0.0000     0.3572 r
  tag_mem_pkt_li[9] (net)                              25.8871              0.0000     0.3572 r
  core/tag_mem_pkt_i[11] (bp_core_minimal_02_0)                             0.0000     0.3572 r
  core/tag_mem_pkt_i[11] (net)                         25.8871              0.0000     0.3572 r
  core/fe/tag_mem_pkt_i[11] (bp_fe_top_02_0)                                0.0000     0.3572 r
  core/fe/tag_mem_pkt_i[11] (net)                      25.8871              0.0000     0.3572 r
  core/fe/mem/tag_mem_pkt_i[11] (bp_fe_mem_02_0)                            0.0000     0.3572 r
  core/fe/mem/tag_mem_pkt_i[11] (net)                  25.8871              0.0000     0.3572 r
  core/fe/mem/icache/tag_mem_pkt_i[11] (bp_fe_icache_02_0)                  0.0000     0.3572 r
  core/fe/mem/icache/tag_mem_pkt_i[11] (net)           25.8871              0.0000     0.3572 r
  core/fe/mem/icache/U1004/IN2 (AND2X1)                           0.1025    0.0005 @   0.3577 r
  core/fe/mem/icache/U1004/Q (AND2X1)                             0.0946    0.0976     0.4553 r
  core/fe/mem/icache/tag_mem_data_li[8] (net)     3    24.9410              0.0000     0.4553 r
  core/fe/mem/icache/tag_mem/data_i[132] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4553 r
  core/fe/mem/icache/tag_mem/data_i[132] (net)         24.9410              0.0000     0.4553 r
  core/fe/mem/icache/tag_mem/icc_place38/INP (NBUFFX2)            0.0946   -0.0104 &   0.4449 r
  core/fe/mem/icache/tag_mem/icc_place38/Z (NBUFFX2)              0.0274    0.0618     0.5067 r
  core/fe/mem/icache/tag_mem/n175 (net)         1       2.9096              0.0000     0.5067 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[8] (saed90_248x64_1P_bit)   0.0274  -0.0014 &   0.5053 r d 
  data arrival time                                                                    0.5053

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3873     0.3873
  clock reconvergence pessimism                                             0.0000     0.3873
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3873 r
  library hold time                                                         0.0500     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.5053
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0681


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_48 (net)                312.4746              0.0000     0.1000 f
  core/be/be_checker/reset_i_hfs_netlink_468 (bp_be_checker_top_02_0)       0.0000     0.1000 f
  core/be/be_checker/reset_i_hfs_netlink_468 (net)    312.4746              0.0000     0.1000 f
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (bp_be_scheduler_02_0)   0.0000   0.1000 f
  core/be/be_checker/scheduler/reset_i_hfs_netlink_477 (net) 312.4746       0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/reset_i (bp_be_regfile_02_0)     0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/reset_i (net) 312.4746           0.0000     0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (bsg_dff_reset_en_width_p10_0)   0.0000   0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/reset_i_hfs_netlink_481 (net) 312.4746   0.0000   0.1000 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/IN2 (NOR2X0)   0.3006   0.0997 @   0.1997 f
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U3/QN (NOR2X0)   0.2007   0.1263   0.3259 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n5 (net)    10  21.8857   0.0000   0.3259 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U6/IN2 (AO22X1)   0.2007  -0.0046 &   0.3214 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/U6/Q (AO22X1)   0.0348   0.1026   0.4240 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/n20 (net)     1   3.0498   0.0000   0.4240 r
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_/D (DFFX1)   0.0348   0.0000 &   0.4240 r
  data arrival time                                                                    0.4240

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3816     0.3816
  clock reconvergence pessimism                                             0.0000     0.3816
  core/be/be_checker/scheduler/int_regfile/rs_addr_reg/data_r_reg_9_/CLK (DFFX1)   0.0000   0.3816 r
  library hold time                                                        -0.0259     0.3558
  data required time                                                                   0.3558
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3558
  data arrival time                                                                   -0.4240
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0682


  Startpoint: mem_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[115] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[115] (net)                         2      15.1429              0.0000     0.1000 r
  U3265/IN4 (AO222X1)                                             0.0011    0.0002 @   0.1002 r
  U3265/Q (AO222X1)                                               0.1321    0.1467     0.2469 r
  mem_resp_li[685] (net)                        1      37.9179              0.0000     0.2469 r
  uce_1__uce/mem_resp_i[115] (bp_uce_02_3)                                  0.0000     0.2469 r
  uce_1__uce/mem_resp_i[115] (net)                     37.9179              0.0000     0.2469 r
  uce_1__uce/U163/IN2 (AND2X1)                                    0.1321   -0.0122 &   0.2348 r
  uce_1__uce/U163/Q (AND2X1)                                      0.1205    0.1133 @   0.3481 r
  uce_1__uce/data_mem_pkt_o[59] (net)           3      34.1113              0.0000     0.3481 r
  uce_1__uce/data_mem_pkt_o[59] (bp_uce_02_3)                               0.0000     0.3481 r
  data_mem_pkt_li[581] (net)                           34.1113              0.0000     0.3481 r
  core/data_mem_pkt_i[582] (bp_core_minimal_02_0)                           0.0000     0.3481 r
  core/data_mem_pkt_i[582] (net)                       34.1113              0.0000     0.3481 r
  core/be/data_mem_pkt_i[59] (bp_be_top_02_0)                               0.0000     0.3481 r
  core/be/data_mem_pkt_i[59] (net)                     34.1113              0.0000     0.3481 r
  core/be/be_mem/data_mem_pkt_i[59] (bp_be_mem_top_02_0)                    0.0000     0.3481 r
  core/be/be_mem/data_mem_pkt_i[59] (net)              34.1113              0.0000     0.3481 r
  core/be/be_mem/dcache/data_mem_pkt_i[59] (bp_be_dcache_02_0_0)            0.0000     0.3481 r
  core/be/be_mem/dcache/data_mem_pkt_i[59] (net)       34.1113              0.0000     0.3481 r
  core/be/be_mem/dcache/U2198/IN1 (MUX21X1)                       0.1205   -0.0248 @   0.3234 r
  core/be/be_mem/dcache/U2198/Q (MUX21X1)                         0.0384    0.0926     0.4159 r
  core/be/be_mem/dcache/n2260 (net)             1       3.8282              0.0000     0.4159 r
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/D (DFFX1)    0.0384    0.0000 &   0.4159 r
  data arrival time                                                                    0.4159

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3744     0.3744
  clock reconvergence pessimism                                             0.0000     0.3744
  core/be/be_mem/dcache/uncached_load_data_r_reg_57_/CLK (DFFX1)            0.0000     0.3744 r
  library hold time                                                        -0.0267     0.3477
  data required time                                                                   0.3477
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3477
  data arrival time                                                                   -0.4159
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0682


  Startpoint: mem_resp_i[38]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[38] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[38] (net)                          2      11.2198              0.0000     0.1000 r
  U3329/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3329/Q (AO222X1)                                               0.2689    0.1593 @   0.2593 r
  mem_resp_li[38] (net)                         1      80.2557              0.0000     0.2593 r
  uce_0__uce/mem_resp_i[38] (bp_uce_02_2)                                   0.0000     0.2593 r
  uce_0__uce/mem_resp_i[38] (net)                      80.2557              0.0000     0.2593 r
  uce_0__uce/U752/IN2 (AND2X1)                                    0.2689   -0.0326 @   0.2267 r
  uce_0__uce/U752/Q (AND2X1)                                      0.1186    0.1229 @   0.3496 r
  uce_0__uce/tag_mem_pkt_o[25] (net)            1      31.1909              0.0000     0.3496 r
  uce_0__uce/tag_mem_pkt_o[25] (bp_uce_02_2)                                0.0000     0.3496 r
  tag_mem_pkt_li[23] (net)                             31.1909              0.0000     0.3496 r
  core/tag_mem_pkt_i[25] (bp_core_minimal_02_0)                             0.0000     0.3496 r
  core/tag_mem_pkt_i[25] (net)                         31.1909              0.0000     0.3496 r
  core/fe/tag_mem_pkt_i[25] (bp_fe_top_02_0)                                0.0000     0.3496 r
  core/fe/tag_mem_pkt_i[25] (net)                      31.1909              0.0000     0.3496 r
  core/fe/mem/tag_mem_pkt_i[25] (bp_fe_mem_02_0)                            0.0000     0.3496 r
  core/fe/mem/tag_mem_pkt_i[25] (net)                  31.1909              0.0000     0.3496 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (bp_fe_icache_02_0)                  0.0000     0.3496 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (net)           31.1909              0.0000     0.3496 r
  core/fe/mem/icache/U1018/IN2 (AND2X2)                           0.1188   -0.0125 @   0.3371 r
  core/fe/mem/icache/U1018/Q (AND2X2)                             0.0641    0.0960     0.4331 r
  core/fe/mem/icache/tag_mem_data_li[22] (net)     3   24.1508              0.0000     0.4331 r
  core/fe/mem/icache/tag_mem/data_i[146] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4331 r
  core/fe/mem/icache/tag_mem/data_i[146] (net)         24.1508              0.0000     0.4331 r
  core/fe/mem/icache/tag_mem/icc_place57/INP (NBUFFX16)           0.0641   -0.0053 &   0.4278 r
  core/fe/mem/icache/tag_mem/icc_place57/Z (NBUFFX16)             0.0463    0.0816 @   0.5094 r
  core/fe/mem/icache/tag_mem/n197 (net)         6      47.0476              0.0000     0.5094 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[84] (saed90_248x64_1P_bit)   0.0463  -0.0035 @   0.5059 r d 
  data arrival time                                                                    0.5059

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3873     0.3873
  clock reconvergence pessimism                                             0.0000     0.3873
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3873 r
  library hold time                                                         0.0500     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.5059
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0686


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_29_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3408 r
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/sscratch_reg/U41/IN2 (AND2X1)                0.2182    0.0005 @   0.3413 r
  core/be/be_mem/csr/sscratch_reg/U41/Q (AND2X1)                  0.0315    0.0746     0.4159 r
  core/be/be_mem/csr/sscratch_reg/n60 (net)     1       2.9420              0.0000     0.4159 r
  core/be/be_mem/csr/sscratch_reg/data_r_reg_29_/D (DFFX1)        0.0315   -0.0005 &   0.4154 r
  data arrival time                                                                    0.4154

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3711     0.3711
  clock reconvergence pessimism                                             0.0000     0.3711
  core/be/be_mem/csr/sscratch_reg/data_r_reg_29_/CLK (DFFX1)                0.0000     0.3711 r
  library hold time                                                        -0.0246     0.3465
  data required time                                                                   0.3465
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3465
  data arrival time                                                                   -0.4154
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0690


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  icc_place1859/INP (NBUFFX2)                                     0.2657    0.0504 @   0.1504 f
  icc_place1859/Z (NBUFFX2)                                       0.3158    0.2264 @   0.3768 f
  n2491 (net)                                  39     205.8949              0.0000     0.3768 f
  core/reset_i_hfs_netlink_32 (bp_core_minimal_02_0)                        0.0000     0.3768 f
  core/reset_i_hfs_netlink_32 (net)                   205.8949              0.0000     0.3768 f
  core/be/reset_i_hfs_netlink_46 (bp_be_top_02_0)                           0.0000     0.3768 f
  core/be/reset_i_hfs_netlink_46 (net)                205.8949              0.0000     0.3768 f
  core/be/be_mem/reset_i_hfs_netlink_68 (bp_be_mem_top_02_0)                0.0000     0.3768 f
  core/be/be_mem/reset_i_hfs_netlink_68 (net)         205.8949              0.0000     0.3768 f
  core/be/be_mem/csr/reset_i (bp_be_csr_02_0)                               0.0000     0.3768 f
  core/be/be_mem/csr/reset_i (net)                    205.8949              0.0000     0.3768 f
  core/be/be_mem/csr/priv_mode_reg/reset_i (bsg_dff_reset_2_3_0)            0.0000     0.3768 f
  core/be/be_mem/csr/priv_mode_reg/reset_i (net)      205.8949              0.0000     0.3768 f
  core/be/be_mem/csr/priv_mode_reg/U4/IN1 (OR2X1)                 0.3158    0.0016 @   0.3784 f
  core/be/be_mem/csr/priv_mode_reg/U4/Q (OR2X1)                   0.0266    0.0725     0.4509 f
  core/be/be_mem/csr/priv_mode_reg/n2 (net)     1       2.1583              0.0000     0.4509 f
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_/D (DFFX1)        0.0266    0.0000 &   0.4509 f
  data arrival time                                                                    0.4509

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3635     0.3635
  clock reconvergence pessimism                                             0.0000     0.3635
  core/be/be_mem/csr/priv_mode_reg/data_r_reg_1_/CLK (DFFX1)                0.0000     0.3635 r
  library hold time                                                         0.0181     0.3816
  data required time                                                                   0.3816
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3816
  data arrival time                                                                   -0.4509
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0693


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/U8/IN2 (AND2X1)                 0.2181    0.0000 @   0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/U8/Q (AND2X1)                   0.0304    0.0740     0.4148 r
  core/be/be_mem/csr/pmpaddr0_reg/n68 (net)     1       2.6309              0.0000     0.4148 r
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_33_/D (DFFX1)        0.0304    0.0000 &   0.4148 r
  data arrival time                                                                    0.4148

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3699     0.3699
  clock reconvergence pessimism                                             0.0000     0.3699
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_33_/CLK (DFFX1)                0.0000     0.3699 r
  library hold time                                                        -0.0244     0.3455
  data required time                                                                   0.3455
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3455
  data arrival time                                                                   -0.4148
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0694


  Startpoint: mem_resp_i[38]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[38] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[38] (net)                          2      11.2198              0.0000     0.1000 r
  U3329/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3329/Q (AO222X1)                                               0.2689    0.1593 @   0.2593 r
  mem_resp_li[38] (net)                         1      80.2557              0.0000     0.2593 r
  uce_0__uce/mem_resp_i[38] (bp_uce_02_2)                                   0.0000     0.2593 r
  uce_0__uce/mem_resp_i[38] (net)                      80.2557              0.0000     0.2593 r
  uce_0__uce/U752/IN2 (AND2X1)                                    0.2689   -0.0326 @   0.2267 r
  uce_0__uce/U752/Q (AND2X1)                                      0.1186    0.1229 @   0.3496 r
  uce_0__uce/tag_mem_pkt_o[25] (net)            1      31.1909              0.0000     0.3496 r
  uce_0__uce/tag_mem_pkt_o[25] (bp_uce_02_2)                                0.0000     0.3496 r
  tag_mem_pkt_li[23] (net)                             31.1909              0.0000     0.3496 r
  core/tag_mem_pkt_i[25] (bp_core_minimal_02_0)                             0.0000     0.3496 r
  core/tag_mem_pkt_i[25] (net)                         31.1909              0.0000     0.3496 r
  core/fe/tag_mem_pkt_i[25] (bp_fe_top_02_0)                                0.0000     0.3496 r
  core/fe/tag_mem_pkt_i[25] (net)                      31.1909              0.0000     0.3496 r
  core/fe/mem/tag_mem_pkt_i[25] (bp_fe_mem_02_0)                            0.0000     0.3496 r
  core/fe/mem/tag_mem_pkt_i[25] (net)                  31.1909              0.0000     0.3496 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (bp_fe_icache_02_0)                  0.0000     0.3496 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (net)           31.1909              0.0000     0.3496 r
  core/fe/mem/icache/U1018/IN2 (AND2X2)                           0.1188   -0.0125 @   0.3371 r
  core/fe/mem/icache/U1018/Q (AND2X2)                             0.0641    0.0960     0.4331 r
  core/fe/mem/icache/tag_mem_data_li[22] (net)     3   24.1508              0.0000     0.4331 r
  core/fe/mem/icache/tag_mem/data_i[146] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4331 r
  core/fe/mem/icache/tag_mem/data_i[146] (net)         24.1508              0.0000     0.4331 r
  core/fe/mem/icache/tag_mem/icc_place57/INP (NBUFFX16)           0.0641   -0.0053 &   0.4278 r
  core/fe/mem/icache/tag_mem/icc_place57/Z (NBUFFX16)             0.0463    0.0816 @   0.5094 r
  core/fe/mem/icache/tag_mem/n197 (net)         6      47.0476              0.0000     0.5094 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[115] (saed90_248x64_1P_bit)   0.0463  -0.0027 @   0.5066 r d 
  data arrival time                                                                    0.5066

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3873     0.3873
  clock reconvergence pessimism                                             0.0000     0.3873
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3873 r
  library hold time                                                         0.0500     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.5066
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0694


  Startpoint: mem_resp_i[78]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_20_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[78] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[78] (net)                          2      13.2495              0.0000     0.1000 r
  U3375/IN5 (AO222X1)                                             0.0009    0.0002 @   0.1002 r
  U3375/Q (AO222X1)                                               0.1127    0.0979 @   0.1981 r
  mem_resp_li[78] (net)                         1      29.6114              0.0000     0.1981 r
  uce_0__uce/mem_resp_i[78] (bp_uce_02_2)                                   0.0000     0.1981 r
  uce_0__uce/mem_resp_i[78] (net)                      29.6114              0.0000     0.1981 r
  uce_0__uce/U176/IN2 (AND2X1)                                    0.1129    0.0029 @   0.2010 r
  uce_0__uce/U176/Q (AND2X1)                                      0.3224    0.1941 @   0.3951 r
  uce_0__uce/data_mem_pkt_o[22] (net)           3      99.6301              0.0000     0.3951 r
  uce_0__uce/data_mem_pkt_o[22] (bp_uce_02_2)                               0.0000     0.3951 r
  data_mem_pkt_li[21] (net)                            99.6301              0.0000     0.3951 r
  core/data_mem_pkt_i[22] (bp_core_minimal_02_0)                            0.0000     0.3951 r
  core/data_mem_pkt_i[22] (net)                        99.6301              0.0000     0.3951 r
  core/fe/data_mem_pkt_i[22] (bp_fe_top_02_0)                               0.0000     0.3951 r
  core/fe/data_mem_pkt_i[22] (net)                     99.6301              0.0000     0.3951 r
  core/fe/mem/data_mem_pkt_i[22] (bp_fe_mem_02_0)                           0.0000     0.3951 r
  core/fe/mem/data_mem_pkt_i[22] (net)                 99.6301              0.0000     0.3951 r
  core/fe/mem/icache/data_mem_pkt_i[22] (bp_fe_icache_02_0)                 0.0000     0.3951 r
  core/fe/mem/icache/data_mem_pkt_i[22] (net)          99.6301              0.0000     0.3951 r
  core/fe/mem/icache/U1533/IN1 (MUX21X1)                          0.3231   -0.0469 @   0.3482 r
  core/fe/mem/icache/U1533/Q (MUX21X1)                            0.0357    0.1226     0.4708 r
  core/fe/mem/icache/n514 (net)                 1       2.8911              0.0000     0.4708 r
  core/fe/mem/icache/uncached_load_data_r_reg_20_/D (DFFX1)       0.0357    0.0000 &   0.4709 r
  data arrival time                                                                    0.4709

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4272     0.4272
  clock reconvergence pessimism                                             0.0000     0.4272
  core/fe/mem/icache/uncached_load_data_r_reg_20_/CLK (DFFX1)               0.0000     0.4272 r
  library hold time                                                        -0.0257     0.4014
  data required time                                                                   0.4014
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4014
  data arrival time                                                                   -0.4709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0694


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_35_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/U6/IN2 (AND2X1)                 0.2182    0.0009 @   0.3417 r
  core/be/be_mem/csr/pmpaddr0_reg/U6/Q (AND2X1)                   0.0295    0.0733     0.4150 r
  core/be/be_mem/csr/pmpaddr0_reg/n72 (net)     1       2.3165              0.0000     0.4150 r
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_35_/D (DFFX1)        0.0295    0.0000 &   0.4150 r
  data arrival time                                                                    0.4150

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3697     0.3697
  clock reconvergence pessimism                                             0.0000     0.3697
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_35_/CLK (DFFX1)                0.0000     0.3697 r
  library hold time                                                        -0.0242     0.3455
  data required time                                                                   0.3455
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3455
  data arrival time                                                                   -0.4150
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0695


  Startpoint: io_resp_i[64]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[64] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[64] (net)                           2      12.2523              0.0000     0.1000 r
  U3360/IN1 (AO222X1)                                             0.0009    0.0003 @   0.1003 r
  U3360/Q (AO222X1)                                               0.0834    0.1357     0.2360 r
  mem_resp_li[64] (net)                         1      20.4166              0.0000     0.2360 r
  uce_0__uce/mem_resp_i[64] (bp_uce_02_2)                                   0.0000     0.2360 r
  uce_0__uce/mem_resp_i[64] (net)                      20.4166              0.0000     0.2360 r
  uce_0__uce/U159/IN2 (AND2X1)                                    0.0834   -0.0077 &   0.2283 r
  uce_0__uce/U159/Q (AND2X1)                                      0.2984    0.1801 @   0.4083 r
  uce_0__uce/data_mem_pkt_o[8] (net)            3      92.2206              0.0000     0.4083 r
  uce_0__uce/data_mem_pkt_o[8] (bp_uce_02_2)                                0.0000     0.4083 r
  data_mem_pkt_li[7] (net)                             92.2206              0.0000     0.4083 r
  core/data_mem_pkt_i[8] (bp_core_minimal_02_0)                             0.0000     0.4083 r
  core/data_mem_pkt_i[8] (net)                         92.2206              0.0000     0.4083 r
  core/fe/data_mem_pkt_i[8] (bp_fe_top_02_0)                                0.0000     0.4083 r
  core/fe/data_mem_pkt_i[8] (net)                      92.2206              0.0000     0.4083 r
  core/fe/mem/data_mem_pkt_i[8] (bp_fe_mem_02_0)                            0.0000     0.4083 r
  core/fe/mem/data_mem_pkt_i[8] (net)                  92.2206              0.0000     0.4083 r
  core/fe/mem/icache/data_mem_pkt_i[8] (bp_fe_icache_02_0)                  0.0000     0.4083 r
  core/fe/mem/icache/data_mem_pkt_i[8] (net)           92.2206              0.0000     0.4083 r
  core/fe/mem/icache/U953/IN1 (MUX21X1)                           0.2984   -0.0615 @   0.3469 r
  core/fe/mem/icache/U953/Q (MUX21X1)                             0.0357    0.1195     0.4663 r
  core/fe/mem/icache/n500 (net)                 1       2.8975              0.0000     0.4663 r
  core/fe/mem/icache/uncached_load_data_r_reg_6_/D (DFFX1)        0.0357    0.0000 &   0.4664 r
  data arrival time                                                                    0.4664

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                             0.0000     0.4226
  core/fe/mem/icache/uncached_load_data_r_reg_6_/CLK (DFFX1)                0.0000     0.4226 r
  library hold time                                                        -0.0258     0.3968
  data required time                                                                   0.3968
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3968
  data arrival time                                                                   -0.4664
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0695


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/U10/IN2 (AND2X1)                0.2182    0.0006 @   0.3414 r
  core/be/be_mem/csr/pmpaddr0_reg/U10/Q (AND2X1)                  0.0323    0.0753     0.4167 r
  core/be/be_mem/csr/pmpaddr0_reg/n64 (net)     1       3.2981              0.0000     0.4167 r
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_31_/D (DFFX1)        0.0323    0.0000 &   0.4167 r
  data arrival time                                                                    0.4167

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  clock reconvergence pessimism                                             0.0000     0.3719
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_31_/CLK (DFFX1)                0.0000     0.3719 r
  library hold time                                                        -0.0248     0.3470
  data required time                                                                   0.3470
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3470
  data arrival time                                                                   -0.4167
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0697


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3408 r
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/sscratch_reg/U47/IN2 (AND2X1)                0.2183    0.0035 @   0.3443 r
  core/be/be_mem/csr/sscratch_reg/U47/Q (AND2X1)                  0.0293    0.0733     0.4176 r
  core/be/be_mem/csr/sscratch_reg/n48 (net)     1       2.3078              0.0000     0.4176 r
  core/be/be_mem/csr/sscratch_reg/data_r_reg_23_/D (DFFX1)        0.0293    0.0000 &   0.4176 r
  data arrival time                                                                    0.4176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3719     0.3719
  clock reconvergence pessimism                                             0.0000     0.3719
  core/be/be_mem/csr/sscratch_reg/data_r_reg_23_/CLK (DFFX1)                0.0000     0.3719 r
  library hold time                                                        -0.0241     0.3478
  data required time                                                                   0.3478
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3478
  data arrival time                                                                   -0.4176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0698


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3408 r
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/sscratch_reg/U44/IN2 (AND2X1)                0.2183    0.0033 @   0.3441 r
  core/be/be_mem/csr/sscratch_reg/U44/Q (AND2X1)                  0.0294    0.0734     0.4175 r
  core/be/be_mem/csr/sscratch_reg/n54 (net)     1       2.3482              0.0000     0.4175 r
  core/be/be_mem/csr/sscratch_reg/data_r_reg_26_/D (DFFX1)        0.0294    0.0000 &   0.4175 r
  data arrival time                                                                    0.4175

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3717     0.3717
  clock reconvergence pessimism                                             0.0000     0.3717
  core/be/be_mem/csr/sscratch_reg/data_r_reg_26_/CLK (DFFX1)                0.0000     0.3717 r
  library hold time                                                        -0.0241     0.3475
  data required time                                                                   0.3475
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3475
  data arrival time                                                                   -0.4175
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0700


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_32_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3408 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.6604    0.0000     0.3408 r
  core/be/be_mem/csr/mscratch_reg/U37/IN2 (AND2X1)                0.2182    0.0009 @   0.3417 r
  core/be/be_mem/csr/mscratch_reg/U37/Q (AND2X1)                  0.0303    0.0737     0.4153 r
  core/be/be_mem/csr/mscratch_reg/n71 (net)     1       2.4681              0.0000     0.4153 r
  core/be/be_mem/csr/mscratch_reg/data_r_reg_32_/D (DFFX1)        0.0303    0.0000 &   0.4153 r
  data arrival time                                                                    0.4153

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  clock reconvergence pessimism                                             0.0000     0.3696
  core/be/be_mem/csr/mscratch_reg/data_r_reg_32_/CLK (DFFX1)                0.0000     0.3696 r
  library hold time                                                        -0.0243     0.3453
  data required time                                                                   0.3453
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3453
  data arrival time                                                                   -0.4153
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0701


  Startpoint: mem_resp_i[38]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[38] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[38] (net)                          2      11.2198              0.0000     0.1000 r
  U3329/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3329/Q (AO222X1)                                               0.2689    0.1593 @   0.2593 r
  mem_resp_li[38] (net)                         1      80.2557              0.0000     0.2593 r
  uce_0__uce/mem_resp_i[38] (bp_uce_02_2)                                   0.0000     0.2593 r
  uce_0__uce/mem_resp_i[38] (net)                      80.2557              0.0000     0.2593 r
  uce_0__uce/U752/IN2 (AND2X1)                                    0.2689   -0.0326 @   0.2267 r
  uce_0__uce/U752/Q (AND2X1)                                      0.1186    0.1229 @   0.3496 r
  uce_0__uce/tag_mem_pkt_o[25] (net)            1      31.1909              0.0000     0.3496 r
  uce_0__uce/tag_mem_pkt_o[25] (bp_uce_02_2)                                0.0000     0.3496 r
  tag_mem_pkt_li[23] (net)                             31.1909              0.0000     0.3496 r
  core/tag_mem_pkt_i[25] (bp_core_minimal_02_0)                             0.0000     0.3496 r
  core/tag_mem_pkt_i[25] (net)                         31.1909              0.0000     0.3496 r
  core/fe/tag_mem_pkt_i[25] (bp_fe_top_02_0)                                0.0000     0.3496 r
  core/fe/tag_mem_pkt_i[25] (net)                      31.1909              0.0000     0.3496 r
  core/fe/mem/tag_mem_pkt_i[25] (bp_fe_mem_02_0)                            0.0000     0.3496 r
  core/fe/mem/tag_mem_pkt_i[25] (net)                  31.1909              0.0000     0.3496 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (bp_fe_icache_02_0)                  0.0000     0.3496 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (net)           31.1909              0.0000     0.3496 r
  core/fe/mem/icache/U1018/IN2 (AND2X2)                           0.1188   -0.0125 @   0.3371 r
  core/fe/mem/icache/U1018/Q (AND2X2)                             0.0641    0.0960     0.4331 r
  core/fe/mem/icache/tag_mem_data_li[22] (net)     3   24.1508              0.0000     0.4331 r
  core/fe/mem/icache/tag_mem/data_i[146] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4331 r
  core/fe/mem/icache/tag_mem/data_i[146] (net)         24.1508              0.0000     0.4331 r
  core/fe/mem/icache/tag_mem/icc_place57/INP (NBUFFX16)           0.0641   -0.0053 &   0.4278 r
  core/fe/mem/icache/tag_mem/icc_place57/Z (NBUFFX16)             0.0463    0.0816 @   0.5094 r
  core/fe/mem/icache/tag_mem/n197 (net)         6      47.0476              0.0000     0.5094 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[146] (saed90_248x64_1P_bit)   0.0463  -0.0019 @   0.5074 r d 
  data arrival time                                                                    0.5074

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3873     0.3873
  clock reconvergence pessimism                                             0.0000     0.3873
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3873 r
  library hold time                                                         0.0500     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.5074
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0702


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_33_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (bsg_dff_reset_width_p38_7)           0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (net)            89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr1_reg/U8/IN2 (AND2X1)                 0.2181    0.0001 @   0.3409 r
  core/be/be_mem/csr/pmpaddr1_reg/U8/Q (AND2X1)                   0.0314    0.0748     0.4157 r
  core/be/be_mem/csr/pmpaddr1_reg/n15 (net)     1       3.0391              0.0000     0.4157 r
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_33_/D (DFFX1)        0.0314    0.0000 &   0.4157 r
  data arrival time                                                                    0.4157

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3698     0.3698
  clock reconvergence pessimism                                             0.0000     0.3698
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_33_/CLK (DFFX1)                0.0000     0.3698 r
  library hold time                                                        -0.0246     0.3452
  data required time                                                                   0.3452
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3452
  data arrival time                                                                   -0.4157
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0705


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3408 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.6604    0.0000     0.3408 r
  core/be/be_mem/csr/mscratch_reg/U47/IN2 (AND2X1)                0.2182    0.0036 @   0.3444 r
  core/be/be_mem/csr/mscratch_reg/U47/Q (AND2X1)                  0.0299    0.0738     0.4182 r
  core/be/be_mem/csr/mscratch_reg/n80 (net)     1       2.5213              0.0000     0.4182 r
  core/be/be_mem/csr/mscratch_reg/data_r_reg_23_/D (DFFX1)        0.0299    0.0000 &   0.4182 r
  data arrival time                                                                    0.4182

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3718     0.3718
  clock reconvergence pessimism                                             0.0000     0.3718
  core/be/be_mem/csr/mscratch_reg/data_r_reg_23_/CLK (DFFX1)                0.0000     0.3718 r
  library hold time                                                        -0.0242     0.3475
  data required time                                                                   0.3475
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3475
  data arrival time                                                                   -0.4182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0706


  Startpoint: mem_resp_i[38]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[38] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[38] (net)                          2      11.2198              0.0000     0.1000 r
  U3329/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3329/Q (AO222X1)                                               0.2689    0.1593 @   0.2593 r
  mem_resp_li[38] (net)                         1      80.2557              0.0000     0.2593 r
  uce_0__uce/mem_resp_i[38] (bp_uce_02_2)                                   0.0000     0.2593 r
  uce_0__uce/mem_resp_i[38] (net)                      80.2557              0.0000     0.2593 r
  uce_0__uce/U752/IN2 (AND2X1)                                    0.2689   -0.0326 @   0.2267 r
  uce_0__uce/U752/Q (AND2X1)                                      0.1186    0.1229 @   0.3496 r
  uce_0__uce/tag_mem_pkt_o[25] (net)            1      31.1909              0.0000     0.3496 r
  uce_0__uce/tag_mem_pkt_o[25] (bp_uce_02_2)                                0.0000     0.3496 r
  tag_mem_pkt_li[23] (net)                             31.1909              0.0000     0.3496 r
  core/tag_mem_pkt_i[25] (bp_core_minimal_02_0)                             0.0000     0.3496 r
  core/tag_mem_pkt_i[25] (net)                         31.1909              0.0000     0.3496 r
  core/fe/tag_mem_pkt_i[25] (bp_fe_top_02_0)                                0.0000     0.3496 r
  core/fe/tag_mem_pkt_i[25] (net)                      31.1909              0.0000     0.3496 r
  core/fe/mem/tag_mem_pkt_i[25] (bp_fe_mem_02_0)                            0.0000     0.3496 r
  core/fe/mem/tag_mem_pkt_i[25] (net)                  31.1909              0.0000     0.3496 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (bp_fe_icache_02_0)                  0.0000     0.3496 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (net)           31.1909              0.0000     0.3496 r
  core/fe/mem/icache/U1018/IN2 (AND2X2)                           0.1188   -0.0125 @   0.3371 r
  core/fe/mem/icache/U1018/Q (AND2X2)                             0.0641    0.0960     0.4331 r
  core/fe/mem/icache/tag_mem_data_li[22] (net)     3   24.1508              0.0000     0.4331 r
  core/fe/mem/icache/tag_mem/data_i[146] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4331 r
  core/fe/mem/icache/tag_mem/data_i[146] (net)         24.1508              0.0000     0.4331 r
  core/fe/mem/icache/tag_mem/icc_place57/INP (NBUFFX16)           0.0641   -0.0053 &   0.4278 r
  core/fe/mem/icache/tag_mem/icc_place57/Z (NBUFFX16)             0.0463    0.0816 @   0.5094 r
  core/fe/mem/icache/tag_mem/n197 (net)         6      47.0476              0.0000     0.5094 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[177] (saed90_248x64_1P_bit)   0.0463  -0.0014 @   0.5079 r d 
  data arrival time                                                                    0.5079

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3873     0.3873
  clock reconvergence pessimism                                             0.0000     0.3873
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3873 r
  library hold time                                                         0.0500     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.5079
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0707


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3408 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.6604    0.0000     0.3408 r
  core/be/be_mem/csr/mscratch_reg/U46/IN2 (AND2X1)                0.2183    0.0035 @   0.3443 r
  core/be/be_mem/csr/mscratch_reg/U46/Q (AND2X1)                  0.0303    0.0740     0.4184 r
  core/be/be_mem/csr/mscratch_reg/n79 (net)     1       2.6492              0.0000     0.4184 r
  core/be/be_mem/csr/mscratch_reg/data_r_reg_24_/D (DFFX1)        0.0303    0.0000 &   0.4184 r
  data arrival time                                                                    0.4184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3720     0.3720
  clock reconvergence pessimism                                             0.0000     0.3720
  core/be/be_mem/csr/mscratch_reg/data_r_reg_24_/CLK (DFFX1)                0.0000     0.3720 r
  library hold time                                                        -0.0243     0.3477
  data required time                                                                   0.3477
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3477
  data arrival time                                                                   -0.4184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0707


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_24_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3408 r
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/sscratch_reg/U46/IN2 (AND2X1)                0.2189    0.0027 @   0.3435 r
  core/be/be_mem/csr/sscratch_reg/U46/Q (AND2X1)                  0.0297    0.0737     0.4172 r
  core/be/be_mem/csr/sscratch_reg/n50 (net)     1       2.4643              0.0000     0.4172 r
  core/be/be_mem/csr/sscratch_reg/data_r_reg_24_/D (DFFX1)        0.0297    0.0000 &   0.4172 r
  data arrival time                                                                    0.4172

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3707     0.3707
  clock reconvergence pessimism                                             0.0000     0.3707
  core/be/be_mem/csr/sscratch_reg/data_r_reg_24_/CLK (DFFX1)                0.0000     0.3707 r
  library hold time                                                        -0.0242     0.3465
  data required time                                                                   0.3465
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3465
  data arrival time                                                                   -0.4172
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0708


  Startpoint: mem_resp_i[38]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[38] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[38] (net)                          2      11.2198              0.0000     0.1000 r
  U3329/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3329/Q (AO222X1)                                               0.2689    0.1593 @   0.2593 r
  mem_resp_li[38] (net)                         1      80.2557              0.0000     0.2593 r
  uce_0__uce/mem_resp_i[38] (bp_uce_02_2)                                   0.0000     0.2593 r
  uce_0__uce/mem_resp_i[38] (net)                      80.2557              0.0000     0.2593 r
  uce_0__uce/U752/IN2 (AND2X1)                                    0.2689   -0.0326 @   0.2267 r
  uce_0__uce/U752/Q (AND2X1)                                      0.1186    0.1229 @   0.3496 r
  uce_0__uce/tag_mem_pkt_o[25] (net)            1      31.1909              0.0000     0.3496 r
  uce_0__uce/tag_mem_pkt_o[25] (bp_uce_02_2)                                0.0000     0.3496 r
  tag_mem_pkt_li[23] (net)                             31.1909              0.0000     0.3496 r
  core/tag_mem_pkt_i[25] (bp_core_minimal_02_0)                             0.0000     0.3496 r
  core/tag_mem_pkt_i[25] (net)                         31.1909              0.0000     0.3496 r
  core/fe/tag_mem_pkt_i[25] (bp_fe_top_02_0)                                0.0000     0.3496 r
  core/fe/tag_mem_pkt_i[25] (net)                      31.1909              0.0000     0.3496 r
  core/fe/mem/tag_mem_pkt_i[25] (bp_fe_mem_02_0)                            0.0000     0.3496 r
  core/fe/mem/tag_mem_pkt_i[25] (net)                  31.1909              0.0000     0.3496 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (bp_fe_icache_02_0)                  0.0000     0.3496 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (net)           31.1909              0.0000     0.3496 r
  core/fe/mem/icache/U1018/IN2 (AND2X2)                           0.1188   -0.0125 @   0.3371 r
  core/fe/mem/icache/U1018/Q (AND2X2)                             0.0641    0.0960     0.4331 r
  core/fe/mem/icache/tag_mem_data_li[22] (net)     3   24.1508              0.0000     0.4331 r
  core/fe/mem/icache/tag_mem/data_i[146] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4331 r
  core/fe/mem/icache/tag_mem/data_i[146] (net)         24.1508              0.0000     0.4331 r
  core/fe/mem/icache/tag_mem/icc_place57/INP (NBUFFX16)           0.0641   -0.0053 &   0.4278 r
  core/fe/mem/icache/tag_mem/icc_place57/Z (NBUFFX16)             0.0463    0.0816 @   0.5094 r
  core/fe/mem/icache/tag_mem/n197 (net)         6      47.0476              0.0000     0.5094 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[208] (saed90_248x64_1P_bit)   0.0463  -0.0013 @   0.5081 r d 
  data arrival time                                                                    0.5081

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3873     0.3873
  clock reconvergence pessimism                                             0.0000     0.3873
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3873 r
  library hold time                                                         0.0500     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.5081
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0708


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3408 r
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/sscratch_reg/U61/IN2 (AND2X1)                0.2182    0.0036 @   0.3444 r
  core/be/be_mem/csr/sscratch_reg/U61/Q (AND2X1)                  0.0308    0.0744     0.4188 r
  core/be/be_mem/csr/sscratch_reg/n22 (net)     1       2.8330              0.0000     0.4188 r
  core/be/be_mem/csr/sscratch_reg/data_r_reg_10_/D (DFFX1)        0.0308    0.0000 &   0.4188 r
  data arrival time                                                                    0.4188

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3720     0.3720
  clock reconvergence pessimism                                             0.0000     0.3720
  core/be/be_mem/csr/sscratch_reg/data_r_reg_10_/CLK (DFFX1)                0.0000     0.3720 r
  library hold time                                                        -0.0245     0.3476
  data required time                                                                   0.3476
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3476
  data arrival time                                                                   -0.4188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0712


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/page_offset_tl_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  icc_place1859/INP (NBUFFX2)                                     0.2657    0.0504 @   0.1504 f
  icc_place1859/Z (NBUFFX2)                                       0.3158    0.2264 @   0.3768 f
  n2491 (net)                                  39     205.8949              0.0000     0.3768 f
  core/reset_i_hfs_netlink_35 (bp_core_minimal_02_0)                        0.0000     0.3768 f
  core/reset_i_hfs_netlink_35 (net)                   205.8949              0.0000     0.3768 f
  core/be/reset_i_hfs_netlink_53 (bp_be_top_02_0)                           0.0000     0.3768 f
  core/be/reset_i_hfs_netlink_53 (net)                205.8949              0.0000     0.3768 f
  core/be/be_mem/reset_i_hfs_netlink_66 (bp_be_mem_top_02_0)                0.0000     0.3768 f
  core/be/be_mem/reset_i_hfs_netlink_66 (net)         205.8949              0.0000     0.3768 f
  core/be/be_mem/dcache/reset_i_hfs_netlink_80 (bp_be_dcache_02_0_0)        0.0000     0.3768 f
  core/be/be_mem/dcache/reset_i_hfs_netlink_80 (net)  205.8949              0.0000     0.3768 f
  core/be/be_mem/dcache/U2048/IN3 (OA22X1)                        0.3158    0.0153 @   0.3921 f
  core/be/be_mem/dcache/U2048/Q (OA22X1)                          0.0329    0.0851     0.4772 f
  core/be/be_mem/dcache/n2436 (net)             1       3.0491              0.0000     0.4772 f
  core/be/be_mem/dcache/page_offset_tl_r_reg_9_/D (DFFX1)         0.0329    0.0000 &   0.4772 f
  data arrival time                                                                    0.4772

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3895     0.3895
  clock reconvergence pessimism                                             0.0000     0.3895
  core/be/be_mem/dcache/page_offset_tl_r_reg_9_/CLK (DFFX1)                 0.0000     0.3895 r
  library hold time                                                         0.0165     0.4059
  data required time                                                                   0.4059
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4059
  data arrival time                                                                   -0.4772
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0713


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_23_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (bsg_dff_reset_width_p38_7)           0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (net)            89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr1_reg/U19/IN2 (AND2X1)                0.2189    0.0028 @   0.3436 r
  core/be/be_mem/csr/pmpaddr1_reg/U19/Q (AND2X1)                  0.0296    0.0736     0.4172 r
  core/be/be_mem/csr/pmpaddr1_reg/n35 (net)     1       2.4180              0.0000     0.4172 r
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_23_/D (DFFX1)        0.0296    0.0000 &   0.4172 r
  data arrival time                                                                    0.4172

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3701     0.3701
  clock reconvergence pessimism                                             0.0000     0.3701
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_23_/CLK (DFFX1)                0.0000     0.3701 r
  library hold time                                                        -0.0242     0.3459
  data required time                                                                   0.3459
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3459
  data arrival time                                                                   -0.4172
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0713


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3408 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.6604    0.0000     0.3408 r
  core/be/be_mem/csr/mscratch_reg/U43/IN2 (AND2X1)                0.2186    0.0021 @   0.3429 r
  core/be/be_mem/csr/mscratch_reg/U43/Q (AND2X1)                  0.0297    0.0736     0.4166 r
  core/be/be_mem/csr/mscratch_reg/n76 (net)     1       2.4458              0.0000     0.4166 r
  core/be/be_mem/csr/mscratch_reg/data_r_reg_27_/D (DFFX1)        0.0297    0.0000 &   0.4166 r
  data arrival time                                                                    0.4166

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3694     0.3694
  clock reconvergence pessimism                                             0.0000     0.3694
  core/be/be_mem/csr/mscratch_reg/data_r_reg_27_/CLK (DFFX1)                0.0000     0.3694 r
  library hold time                                                        -0.0242     0.3452
  data required time                                                                   0.3452
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3452
  data arrival time                                                                   -0.4166
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0713


  Startpoint: io_resp_i[74]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_16_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[74] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[74] (net)                           2      13.8230              0.0000     0.1000 r
  U3371/IN1 (AO222X1)                                             0.0011    0.0004 @   0.1004 r
  U3371/Q (AO222X1)                                               0.0729    0.1297     0.2301 r
  mem_resp_li[74] (net)                         1      16.6695              0.0000     0.2301 r
  uce_0__uce/mem_resp_i[74] (bp_uce_02_2)                                   0.0000     0.2301 r
  uce_0__uce/mem_resp_i[74] (net)                      16.6695              0.0000     0.2301 r
  uce_0__uce/U170/IN2 (AND2X1)                                    0.0729   -0.0037 &   0.2264 r
  uce_0__uce/U170/Q (AND2X1)                                      0.3395    0.1886 @   0.4150 r
  uce_0__uce/data_mem_pkt_o[18] (net)           3     103.0712              0.0000     0.4150 r
  uce_0__uce/data_mem_pkt_o[18] (bp_uce_02_2)                               0.0000     0.4150 r
  data_mem_pkt_li[17] (net)                           103.0712              0.0000     0.4150 r
  core/data_mem_pkt_i[18] (bp_core_minimal_02_0)                            0.0000     0.4150 r
  core/data_mem_pkt_i[18] (net)                       103.0712              0.0000     0.4150 r
  core/fe/data_mem_pkt_i[18] (bp_fe_top_02_0)                               0.0000     0.4150 r
  core/fe/data_mem_pkt_i[18] (net)                    103.0712              0.0000     0.4150 r
  core/fe/mem/data_mem_pkt_i[18] (bp_fe_mem_02_0)                           0.0000     0.4150 r
  core/fe/mem/data_mem_pkt_i[18] (net)                103.0712              0.0000     0.4150 r
  core/fe/mem/icache/data_mem_pkt_i[18] (bp_fe_icache_02_0)                 0.0000     0.4150 r
  core/fe/mem/icache/data_mem_pkt_i[18] (net)         103.0712              0.0000     0.4150 r
  core/fe/mem/icache/U1537/IN1 (MUX21X1)                          0.3395   -0.0665 @   0.3485 r
  core/fe/mem/icache/U1537/Q (MUX21X1)                            0.0360    0.1250     0.4735 r
  core/fe/mem/icache/n510 (net)                 1       3.0043              0.0000     0.4735 r
  core/fe/mem/icache/uncached_load_data_r_reg_16_/D (DFFX1)       0.0360    0.0000 &   0.4735 r
  data arrival time                                                                    0.4735

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4279     0.4279
  clock reconvergence pessimism                                             0.0000     0.4279
  core/fe/mem/icache/uncached_load_data_r_reg_16_/CLK (DFFX1)               0.0000     0.4279 r
  library hold time                                                        -0.0258     0.4021
  data required time                                                                   0.4021
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4021
  data arrival time                                                                   -0.4735
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0714


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/U21/IN2 (AND2X1)                0.2189    0.0028 @   0.3436 r
  core/be/be_mem/csr/pmpaddr0_reg/U21/Q (AND2X1)                  0.0304    0.0740     0.4176 r
  core/be/be_mem/csr/pmpaddr0_reg/n44 (net)     1       2.6121              0.0000     0.4176 r
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_21_/D (DFFX1)        0.0304    0.0000 &   0.4176 r
  data arrival time                                                                    0.4176

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3705     0.3705
  clock reconvergence pessimism                                             0.0000     0.3705
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_21_/CLK (DFFX1)                0.0000     0.3705 r
  library hold time                                                        -0.0244     0.3462
  data required time                                                                   0.3462
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3462
  data arrival time                                                                   -0.4176
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0715


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_31_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (bsg_dff_reset_width_p38_7)           0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr1_reg/IN0 (net)            89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr1_reg/U10/IN2 (AND2X1)                0.2182    0.0010 @   0.3418 r
  core/be/be_mem/csr/pmpaddr1_reg/U10/Q (AND2X1)                  0.0302    0.0740     0.4158 r
  core/be/be_mem/csr/pmpaddr1_reg/n19 (net)     1       2.6478              0.0000     0.4158 r
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_31_/D (DFFX1)        0.0302    0.0000 &   0.4159 r
  data arrival time                                                                    0.4159

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3687     0.3687
  clock reconvergence pessimism                                             0.0000     0.3687
  core/be/be_mem/csr/pmpaddr1_reg/data_r_reg_31_/CLK (DFFX1)                0.0000     0.3687 r
  library hold time                                                        -0.0243     0.3444
  data required time                                                                   0.3444
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3444
  data arrival time                                                                   -0.4159
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0715


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/U16/IN2 (AND2X1)                0.2187    0.0026 @   0.3434 r
  core/be/be_mem/csr/pmpaddr0_reg/U16/Q (AND2X1)                  0.0296    0.0735     0.4169 r
  core/be/be_mem/csr/pmpaddr0_reg/n54 (net)     1       2.3857              0.0000     0.4169 r
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_26_/D (DFFX1)        0.0296    0.0000 &   0.4169 r
  data arrival time                                                                    0.4169

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  clock reconvergence pessimism                                             0.0000     0.3696
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_26_/CLK (DFFX1)                0.0000     0.3696 r
  library hold time                                                        -0.0242     0.3454
  data required time                                                                   0.3454
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3454
  data arrival time                                                                   -0.4169
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0715


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_30_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpcfg0_reg/reset_i_hfs_netlink_546 (bsg_dff_reset_width_p32_0)   0.0000   0.3408 r
  core/be/be_mem/csr/pmpcfg0_reg/reset_i_hfs_netlink_546 (net)  89.6604     0.0000     0.3408 r
  core/be/be_mem/csr/pmpcfg0_reg/U5/IN2 (AND2X1)                  0.2183    0.0031 @   0.3439 r
  core/be/be_mem/csr/pmpcfg0_reg/U5/Q (AND2X1)                    0.0310    0.0746     0.4185 r
  core/be/be_mem/csr/pmpcfg0_reg/n62 (net)      1       2.9156              0.0000     0.4185 r
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_30_/D (DFFX1)         0.0310    0.0000 &   0.4185 r
  data arrival time                                                                    0.4185

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3715     0.3715
  clock reconvergence pessimism                                             0.0000     0.3715
  core/be/be_mem/csr/pmpcfg0_reg/data_r_reg_30_/CLK (DFFX1)                 0.0000     0.3715 r
  library hold time                                                        -0.0245     0.3469
  data required time                                                                   0.3469
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3469
  data arrival time                                                                   -0.4185
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0716


  Startpoint: io_resp_i[83]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[83] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[83] (net)                           2      20.2922              0.0000     0.1000 r
  U3382/IN1 (AO222X1)                                             0.0018    0.0003 @   0.1003 r
  U3382/Q (AO222X1)                                               0.1368    0.1602 @   0.2605 r
  mem_resp_li[83] (net)                         1      37.5810              0.0000     0.2605 r
  uce_0__uce/mem_resp_i[83] (bp_uce_02_2)                                   0.0000     0.2605 r
  uce_0__uce/mem_resp_i[83] (net)                      37.5810              0.0000     0.2605 r
  uce_0__uce/U181/IN2 (AND2X1)                                    0.1371   -0.0239 @   0.2366 r
  uce_0__uce/U181/Q (AND2X1)                                      0.3713    0.2199 @   0.4565 r
  uce_0__uce/data_mem_pkt_o[27] (net)           3     115.5182              0.0000     0.4565 r
  uce_0__uce/data_mem_pkt_o[27] (bp_uce_02_2)                               0.0000     0.4565 r
  data_mem_pkt_li[26] (net)                           115.5182              0.0000     0.4565 r
  core/data_mem_pkt_i[27] (bp_core_minimal_02_0)                            0.0000     0.4565 r
  core/data_mem_pkt_i[27] (net)                       115.5182              0.0000     0.4565 r
  core/fe/data_mem_pkt_i[27] (bp_fe_top_02_0)                               0.0000     0.4565 r
  core/fe/data_mem_pkt_i[27] (net)                    115.5182              0.0000     0.4565 r
  core/fe/mem/data_mem_pkt_i[27] (bp_fe_mem_02_0)                           0.0000     0.4565 r
  core/fe/mem/data_mem_pkt_i[27] (net)                115.5182              0.0000     0.4565 r
  core/fe/mem/icache/data_mem_pkt_i[27] (bp_fe_icache_02_0)                 0.0000     0.4565 r
  core/fe/mem/icache/data_mem_pkt_i[27] (net)         115.5182              0.0000     0.4565 r
  core/fe/mem/icache/U1528/IN1 (MUX21X1)                          0.3718   -0.1122 @   0.3443 r
  core/fe/mem/icache/U1528/Q (MUX21X1)                            0.0366    0.1293     0.4736 r
  core/fe/mem/icache/n519 (net)                 1       3.1259              0.0000     0.4736 r
  core/fe/mem/icache/uncached_load_data_r_reg_25_/D (DFFX1)       0.0366    0.0000 &   0.4737 r
  data arrival time                                                                    0.4737

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4281     0.4281
  clock reconvergence pessimism                                             0.0000     0.4281
  core/fe/mem/icache/uncached_load_data_r_reg_25_/CLK (DFFX1)               0.0000     0.4281 r
  library hold time                                                        -0.0260     0.4020
  data required time                                                                   0.4020
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4020
  data arrival time                                                                   -0.4737
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0716


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3408 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.6604    0.0000     0.3408 r
  core/be/be_mem/csr/mscratch_reg/U44/IN2 (AND2X1)                0.2190    0.0028 @   0.3436 r
  core/be/be_mem/csr/mscratch_reg/U44/Q (AND2X1)                  0.0326    0.0757     0.4193 r
  core/be/be_mem/csr/mscratch_reg/n77 (net)     1       3.4614              0.0000     0.4193 r
  core/be/be_mem/csr/mscratch_reg/data_r_reg_26_/D (DFFX1)        0.0326   -0.0009 &   0.4184 r
  data arrival time                                                                    0.4184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3716     0.3716
  clock reconvergence pessimism                                             0.0000     0.3716
  core/be/be_mem/csr/mscratch_reg/data_r_reg_26_/CLK (DFFX1)                0.0000     0.3716 r
  library hold time                                                        -0.0249     0.3467
  data required time                                                                   0.3467
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3467
  data arrival time                                                                   -0.4184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0718


  Startpoint: io_resp_i[62]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[62] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[62] (net)                           2      20.7001              0.0000     0.1000 f
  U3357/IN1 (AO222X1)                                             0.0020    0.0003 @   0.1003 f
  U3357/Q (AO222X1)                                               0.1578    0.1783 @   0.2787 f
  mem_resp_li[62] (net)                         1      44.9579              0.0000     0.2787 f
  uce_0__uce/mem_resp_i[62] (bp_uce_02_2)                                   0.0000     0.2787 f
  uce_0__uce/mem_resp_i[62] (net)                      44.9579              0.0000     0.2787 f
  uce_0__uce/U157/IN2 (AND2X1)                                    0.1578   -0.0387 @   0.2399 f
  uce_0__uce/U157/Q (AND2X1)                                      0.2958    0.2086 @   0.4485 f
  uce_0__uce/data_mem_pkt_o[6] (net)            3      87.1550              0.0000     0.4485 f
  uce_0__uce/data_mem_pkt_o[6] (bp_uce_02_2)                                0.0000     0.4485 f
  data_mem_pkt_li[5] (net)                             87.1550              0.0000     0.4485 f
  core/data_mem_pkt_i[6] (bp_core_minimal_02_0)                             0.0000     0.4485 f
  core/data_mem_pkt_i[6] (net)                         87.1550              0.0000     0.4485 f
  core/fe/data_mem_pkt_i[6] (bp_fe_top_02_0)                                0.0000     0.4485 f
  core/fe/data_mem_pkt_i[6] (net)                      87.1550              0.0000     0.4485 f
  core/fe/mem/data_mem_pkt_i[6] (bp_fe_mem_02_0)                            0.0000     0.4485 f
  core/fe/mem/data_mem_pkt_i[6] (net)                  87.1550              0.0000     0.4485 f
  core/fe/mem/icache/data_mem_pkt_i[6] (bp_fe_icache_02_0)                  0.0000     0.4485 f
  core/fe/mem/icache/data_mem_pkt_i[6] (net)           87.1550              0.0000     0.4485 f
  core/fe/mem/icache/U951/IN1 (MUX21X1)                           0.2958   -0.0349 @   0.4136 f
  core/fe/mem/icache/U951/Q (MUX21X1)                             0.0371    0.0975     0.5111 f
  core/fe/mem/icache/n498 (net)                 1       2.6940              0.0000     0.5111 f
  core/fe/mem/icache/uncached_load_data_r_reg_4_/D (DFFX1)        0.0371    0.0000 &   0.5111 f
  data arrival time                                                                    0.5111

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4246     0.4246
  clock reconvergence pessimism                                             0.0000     0.4246
  core/fe/mem/icache/uncached_load_data_r_reg_4_/CLK (DFFX1)                0.0000     0.4246 r
  library hold time                                                         0.0144     0.4390
  data required time                                                                   0.4390
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4390
  data arrival time                                                                   -0.5111
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0721


  Startpoint: io_resp_i[59]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[59] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[59] (net)                           2      14.9134              0.0000     0.1000 r
  U3353/IN1 (AO222X1)                                             0.0010    0.0003 @   0.1003 r
  U3353/Q (AO222X1)                                               0.0812    0.1344     0.2346 r
  mem_resp_li[59] (net)                         1      19.5948              0.0000     0.2346 r
  uce_0__uce/mem_resp_i[59] (bp_uce_02_2)                                   0.0000     0.2346 r
  uce_0__uce/mem_resp_i[59] (net)                      19.5948              0.0000     0.2346 r
  uce_0__uce/U154/IN2 (AND2X1)                                    0.0812   -0.0081 &   0.2266 r
  uce_0__uce/U154/Q (AND2X1)                                      0.2745    0.1645 @   0.3911 r
  uce_0__uce/data_mem_pkt_o[3] (net)            3      82.2893              0.0000     0.3911 r
  uce_0__uce/data_mem_pkt_o[3] (bp_uce_02_2)                                0.0000     0.3911 r
  data_mem_pkt_li[2] (net)                             82.2893              0.0000     0.3911 r
  core/data_mem_pkt_i[3] (bp_core_minimal_02_0)                             0.0000     0.3911 r
  core/data_mem_pkt_i[3] (net)                         82.2893              0.0000     0.3911 r
  core/fe/data_mem_pkt_i[3] (bp_fe_top_02_0)                                0.0000     0.3911 r
  core/fe/data_mem_pkt_i[3] (net)                      82.2893              0.0000     0.3911 r
  core/fe/mem/data_mem_pkt_i[3] (bp_fe_mem_02_0)                            0.0000     0.3911 r
  core/fe/mem/data_mem_pkt_i[3] (net)                  82.2893              0.0000     0.3911 r
  core/fe/mem/icache/data_mem_pkt_i[3] (bp_fe_icache_02_0)                  0.0000     0.3911 r
  core/fe/mem/icache/data_mem_pkt_i[3] (net)           82.2893              0.0000     0.3911 r
  core/fe/mem/icache/U948/IN1 (MUX21X1)                           0.2745   -0.0376 @   0.3535 r
  core/fe/mem/icache/U948/Q (MUX21X1)                             0.0359    0.1166     0.4701 r
  core/fe/mem/icache/n495 (net)                 1       2.9743              0.0000     0.4701 r
  core/fe/mem/icache/uncached_load_data_r_reg_1_/D (DFFX1)        0.0359    0.0000 &   0.4701 r
  data arrival time                                                                    0.4701

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4237     0.4237
  clock reconvergence pessimism                                             0.0000     0.4237
  core/fe/mem/icache/uncached_load_data_r_reg_1_/CLK (DFFX1)                0.0000     0.4237 r
  library hold time                                                        -0.0258     0.3979
  data required time                                                                   0.3979
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3979
  data arrival time                                                                   -0.4701
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0722


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/mscratch_reg/data_r_reg_25_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (bsg_dff_reset_width_p64_3)   0.0000   0.3408 r
  core/be/be_mem/csr/mscratch_reg/reset_i_hfs_netlink_537 (net)  89.6604    0.0000     0.3408 r
  core/be/be_mem/csr/mscratch_reg/U45/IN2 (AND2X1)                0.2188    0.0026 @   0.3434 r
  core/be/be_mem/csr/mscratch_reg/U45/Q (AND2X1)                  0.0308    0.0744     0.4179 r
  core/be/be_mem/csr/mscratch_reg/n78 (net)     1       2.8282              0.0000     0.4179 r
  core/be/be_mem/csr/mscratch_reg/data_r_reg_25_/D (DFFX1)        0.0308    0.0000 &   0.4179 r
  data arrival time                                                                    0.4179

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3700     0.3700
  clock reconvergence pessimism                                             0.0000     0.3700
  core/be/be_mem/csr/mscratch_reg/data_r_reg_25_/CLK (DFFX1)                0.0000     0.3700 r
  library hold time                                                        -0.0245     0.3455
  data required time                                                                   0.3455
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3455
  data arrival time                                                                   -0.4179
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0724


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__73_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/icc_place13/INP (INVX0)                                 0.3142    0.1030 @   0.2030 r
  core/be/icc_place13/ZN (INVX0)                                  0.3162    0.2157     0.4188 f
  core/be/n9 (net)                             14      48.5102              0.0000     0.4188 f
  core/be/be_calculator/reset_i_hfs_netlink_489 (bp_be_calculator_top_02_0)   0.0000   0.4188 f
  core/be/be_calculator/reset_i_hfs_netlink_489 (net)  48.5102              0.0000     0.4188 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_494 (bp_be_pipe_mem_02_0)   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_494 (net)  48.5102     0.0000     0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_500 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_500 (net)  48.5102   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U30/IN2 (AND2X1)   0.3162   -0.0056 &   0.4131 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U30/Q (AND2X1)     0.0284    0.0938     0.5069 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n296 (net)     1   3.2247    0.0000     0.5069 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__73_/D (DFFX1)   0.0284   0.0000 &   0.5070 f
  data arrival time                                                                    0.5070

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  clock reconvergence pessimism                                             0.0000     0.4112
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__73_/CLK (DFFX1)   0.0000   0.4112 r
  library hold time                                                         0.0233     0.4345
  data required time                                                                   0.4345
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4345
  data arrival time                                                                   -0.5070
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0724


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_21_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3408 r
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/sscratch_reg/U49/IN2 (AND2X1)                0.2189    0.0027 @   0.3435 r
  core/be/be_mem/csr/sscratch_reg/U49/Q (AND2X1)                  0.0312    0.0747     0.4182 r
  core/be/be_mem/csr/sscratch_reg/n44 (net)     1       2.9706              0.0000     0.4182 r
  core/be/be_mem/csr/sscratch_reg/data_r_reg_21_/D (DFFX1)        0.0312    0.0000 &   0.4183 r
  data arrival time                                                                    0.4183

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3702     0.3702
  clock reconvergence pessimism                                             0.0000     0.3702
  core/be/be_mem/csr/sscratch_reg/data_r_reg_21_/CLK (DFFX1)                0.0000     0.3702 r
  library hold time                                                        -0.0245     0.3457
  data required time                                                                   0.3457
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3457
  data arrival time                                                                   -0.4183
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0726


  Startpoint: io_resp_i[84]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  io_resp_i[84] (in)                                              0.0000    0.0000 @   0.1000 f
  io_resp_i[84] (net)                           2      11.6354              0.0000     0.1000 f
  U3383/IN1 (AO222X1)                                             0.0007    0.0002 @   0.1002 f
  U3383/Q (AO222X1)                                               0.1361    0.1657 @   0.2659 f
  mem_resp_li[84] (net)                         1      37.4749              0.0000     0.2659 f
  uce_0__uce/mem_resp_i[84] (bp_uce_02_2)                                   0.0000     0.2659 f
  uce_0__uce/mem_resp_i[84] (net)                      37.4749              0.0000     0.2659 f
  uce_0__uce/U182/IN2 (AND2X1)                                    0.1361   -0.0062 @   0.2597 f
  uce_0__uce/U182/Q (AND2X1)                                      0.2983    0.2066 @   0.4663 f
  uce_0__uce/data_mem_pkt_o[28] (net)           3      87.7467              0.0000     0.4663 f
  uce_0__uce/data_mem_pkt_o[28] (bp_uce_02_2)                               0.0000     0.4663 f
  data_mem_pkt_li[27] (net)                            87.7467              0.0000     0.4663 f
  core/data_mem_pkt_i[28] (bp_core_minimal_02_0)                            0.0000     0.4663 f
  core/data_mem_pkt_i[28] (net)                        87.7467              0.0000     0.4663 f
  core/fe/data_mem_pkt_i[28] (bp_fe_top_02_0)                               0.0000     0.4663 f
  core/fe/data_mem_pkt_i[28] (net)                     87.7467              0.0000     0.4663 f
  core/fe/mem/data_mem_pkt_i[28] (bp_fe_mem_02_0)                           0.0000     0.4663 f
  core/fe/mem/data_mem_pkt_i[28] (net)                 87.7467              0.0000     0.4663 f
  core/fe/mem/icache/data_mem_pkt_i[28] (bp_fe_icache_02_0)                 0.0000     0.4663 f
  core/fe/mem/icache/data_mem_pkt_i[28] (net)          87.7467              0.0000     0.4663 f
  core/fe/mem/icache/U1527/IN1 (MUX21X1)                          0.2983   -0.0501 @   0.4162 f
  core/fe/mem/icache/U1527/Q (MUX21X1)                            0.0382    0.0984     0.5146 f
  core/fe/mem/icache/n520 (net)                 1       2.9870              0.0000     0.5146 f
  core/fe/mem/icache/uncached_load_data_r_reg_26_/D (DFFX1)       0.0382    0.0000 &   0.5146 f
  data arrival time                                                                    0.5146

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4279     0.4279
  clock reconvergence pessimism                                             0.0000     0.4279
  core/fe/mem/icache/uncached_load_data_r_reg_26_/CLK (DFFX1)               0.0000     0.4279 r
  library hold time                                                         0.0141     0.4420
  data required time                                                                   0.4420
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4420
  data arrival time                                                                   -0.5146
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0726


  Startpoint: mem_resp_i[38]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[38] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[38] (net)                          2      11.2198              0.0000     0.1000 r
  U3329/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 r
  U3329/Q (AO222X1)                                               0.2689    0.1593 @   0.2593 r
  mem_resp_li[38] (net)                         1      80.2557              0.0000     0.2593 r
  uce_0__uce/mem_resp_i[38] (bp_uce_02_2)                                   0.0000     0.2593 r
  uce_0__uce/mem_resp_i[38] (net)                      80.2557              0.0000     0.2593 r
  uce_0__uce/U752/IN2 (AND2X1)                                    0.2689   -0.0326 @   0.2267 r
  uce_0__uce/U752/Q (AND2X1)                                      0.1186    0.1229 @   0.3496 r
  uce_0__uce/tag_mem_pkt_o[25] (net)            1      31.1909              0.0000     0.3496 r
  uce_0__uce/tag_mem_pkt_o[25] (bp_uce_02_2)                                0.0000     0.3496 r
  tag_mem_pkt_li[23] (net)                             31.1909              0.0000     0.3496 r
  core/tag_mem_pkt_i[25] (bp_core_minimal_02_0)                             0.0000     0.3496 r
  core/tag_mem_pkt_i[25] (net)                         31.1909              0.0000     0.3496 r
  core/fe/tag_mem_pkt_i[25] (bp_fe_top_02_0)                                0.0000     0.3496 r
  core/fe/tag_mem_pkt_i[25] (net)                      31.1909              0.0000     0.3496 r
  core/fe/mem/tag_mem_pkt_i[25] (bp_fe_mem_02_0)                            0.0000     0.3496 r
  core/fe/mem/tag_mem_pkt_i[25] (net)                  31.1909              0.0000     0.3496 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (bp_fe_icache_02_0)                  0.0000     0.3496 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (net)           31.1909              0.0000     0.3496 r
  core/fe/mem/icache/U1018/IN2 (AND2X2)                           0.1188   -0.0125 @   0.3371 r
  core/fe/mem/icache/U1018/Q (AND2X2)                             0.0641    0.0960     0.4331 r
  core/fe/mem/icache/tag_mem_data_li[22] (net)     3   24.1508              0.0000     0.4331 r
  core/fe/mem/icache/tag_mem/data_i[146] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4331 r
  core/fe/mem/icache/tag_mem/data_i[146] (net)         24.1508              0.0000     0.4331 r
  core/fe/mem/icache/tag_mem/icc_place137/INP (NBUFFX8)           0.0641   -0.0052 &   0.4278 r
  core/fe/mem/icache/tag_mem/icc_place137/Z (NBUFFX8)             0.0491    0.0849 @   0.5127 r
  core/fe/mem/icache/tag_mem/n135 (net)         1      35.2457              0.0000     0.5127 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[239] (saed90_248x64_1P_bit)   0.0491  -0.0028 @   0.5099 r d 
  data arrival time                                                                    0.5099

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3873     0.3873
  clock reconvergence pessimism                                             0.0000     0.3873
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3873 r
  library hold time                                                         0.0500     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.5099
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0727


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__75_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 r
  reset_i (net)                                35     322.7070              0.0000     0.1000 r
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 r
  core/IN52 (net)                                     322.7070              0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (bp_be_top_02_0)                           0.0000     0.1000 r
  core/be/reset_i_hfs_netlink_48 (net)                322.7070              0.0000     0.1000 r
  core/be/icc_place13/INP (INVX0)                                 0.3142    0.1030 @   0.2030 r
  core/be/icc_place13/ZN (INVX0)                                  0.3162    0.2157     0.4188 f
  core/be/n9 (net)                             14      48.5102              0.0000     0.4188 f
  core/be/be_calculator/reset_i_hfs_netlink_489 (bp_be_calculator_top_02_0)   0.0000   0.4188 f
  core/be/be_calculator/reset_i_hfs_netlink_489 (net)  48.5102              0.0000     0.4188 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_494 (bp_be_pipe_mem_02_0)   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/reset_i_hfs_netlink_494 (net)  48.5102     0.0000     0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_500 (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/reset_i_hfs_netlink_500 (net)  48.5102   0.0000   0.4188 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U28/IN2 (AND2X1)   0.3162   -0.0057 &   0.4131 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/U28/Q (AND2X1)     0.0288    0.0941     0.5072 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/n304 (net)     1   3.3706    0.0000     0.5072 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__75_/D (DFFX1)   0.0288   0.0000 &   0.5072 f
  data arrival time                                                                    0.5072

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4112     0.4112
  clock reconvergence pessimism                                             0.0000     0.4112
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_0__75_/CLK (DFFX1)   0.0000   0.4112 r
  library hold time                                                         0.0232     0.4344
  data required time                                                                   0.4344
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4344
  data arrival time                                                                   -0.5072
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0728


  Startpoint: mem_resp_i[38]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[38] (in)                                             0.0000    0.0000 @   0.1000 f
  mem_resp_i[38] (net)                          2      10.9601              0.0000     0.1000 f
  U3329/IN5 (AO222X1)                                             0.0006    0.0000 @   0.1000 f
  U3329/Q (AO222X1)                                               0.2650    0.1763 @   0.2763 f
  mem_resp_li[38] (net)                         1      80.2508              0.0000     0.2763 f
  uce_0__uce/mem_resp_i[38] (bp_uce_02_2)                                   0.0000     0.2763 f
  uce_0__uce/mem_resp_i[38] (net)                      80.2508              0.0000     0.2763 f
  uce_0__uce/U752/IN2 (AND2X1)                                    0.2650   -0.0336 @   0.2427 f
  uce_0__uce/U752/Q (AND2X1)                                      0.1159    0.1380 @   0.3807 f
  uce_0__uce/tag_mem_pkt_o[25] (net)            1      31.2084              0.0000     0.3807 f
  uce_0__uce/tag_mem_pkt_o[25] (bp_uce_02_2)                                0.0000     0.3807 f
  tag_mem_pkt_li[23] (net)                             31.2084              0.0000     0.3807 f
  core/tag_mem_pkt_i[25] (bp_core_minimal_02_0)                             0.0000     0.3807 f
  core/tag_mem_pkt_i[25] (net)                         31.2084              0.0000     0.3807 f
  core/fe/tag_mem_pkt_i[25] (bp_fe_top_02_0)                                0.0000     0.3807 f
  core/fe/tag_mem_pkt_i[25] (net)                      31.2084              0.0000     0.3807 f
  core/fe/mem/tag_mem_pkt_i[25] (bp_fe_mem_02_0)                            0.0000     0.3807 f
  core/fe/mem/tag_mem_pkt_i[25] (net)                  31.2084              0.0000     0.3807 f
  core/fe/mem/icache/tag_mem_pkt_i[25] (bp_fe_icache_02_0)                  0.0000     0.3807 f
  core/fe/mem/icache/tag_mem_pkt_i[25] (net)           31.2084              0.0000     0.3807 f
  core/fe/mem/icache/U1018/IN2 (AND2X2)                           0.1159   -0.0137 @   0.3670 f
  core/fe/mem/icache/U1018/Q (AND2X2)                             0.0599    0.1034     0.4704 f
  core/fe/mem/icache/tag_mem_data_li[22] (net)     3   23.3230              0.0000     0.4704 f
  core/fe/mem/icache/tag_mem/data_i[146] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4704 f
  core/fe/mem/icache/tag_mem/data_i[146] (net)         23.3230              0.0000     0.4704 f
  core/fe/mem/icache/tag_mem/icc_place42/INP (NBUFFX2)            0.0599   -0.0058 &   0.4646 f
  core/fe/mem/icache/tag_mem/icc_place42/Z (NBUFFX2)              0.0221    0.0516     0.5162 f
  core/fe/mem/icache/tag_mem/n171 (net)         1       2.7862              0.0000     0.5162 f
  core/fe/mem/icache/tag_mem/macro_mem/I1[22] (saed90_248x64_1P_bit)   0.0221  -0.0060 &   0.5102 f d 
  data arrival time                                                                    0.5102

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3873     0.3873
  clock reconvergence pessimism                                             0.0000     0.3873
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3873 r
  library hold time                                                         0.0500     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.5102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0729


  Startpoint: mem_resp_i[115]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_57_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[115] (in)                                            0.0000    0.0000 @   0.1000 r
  mem_resp_i[115] (net)                         2      15.1429              0.0000     0.1000 r
  U3419/IN5 (AO222X1)                                             0.0011    0.0002 @   0.1002 r
  U3419/Q (AO222X1)                                               0.1211    0.1014 @   0.2016 r
  mem_resp_li[115] (net)                        1      32.2588              0.0000     0.2016 r
  uce_0__uce/mem_resp_i[115] (bp_uce_02_2)                                  0.0000     0.2016 r
  uce_0__uce/mem_resp_i[115] (net)                     32.2588              0.0000     0.2016 r
  uce_0__uce/U216/IN2 (AND2X1)                                    0.1213    0.0028 @   0.2044 r
  uce_0__uce/U216/Q (AND2X1)                                      0.4108    0.2231 @   0.4276 r
  uce_0__uce/data_mem_pkt_o[59] (net)           3     125.9568              0.0000     0.4276 r
  uce_0__uce/data_mem_pkt_o[59] (bp_uce_02_2)                               0.0000     0.4276 r
  data_mem_pkt_li[58] (net)                           125.9568              0.0000     0.4276 r
  core/data_mem_pkt_i[59] (bp_core_minimal_02_0)                            0.0000     0.4276 r
  core/data_mem_pkt_i[59] (net)                       125.9568              0.0000     0.4276 r
  core/fe/data_mem_pkt_i[59] (bp_fe_top_02_0)                               0.0000     0.4276 r
  core/fe/data_mem_pkt_i[59] (net)                    125.9568              0.0000     0.4276 r
  core/fe/mem/data_mem_pkt_i[59] (bp_fe_mem_02_0)                           0.0000     0.4276 r
  core/fe/mem/data_mem_pkt_i[59] (net)                125.9568              0.0000     0.4276 r
  core/fe/mem/icache/data_mem_pkt_i[59] (bp_fe_icache_02_0)                 0.0000     0.4276 r
  core/fe/mem/icache/data_mem_pkt_i[59] (net)         125.9568              0.0000     0.4276 r
  core/fe/mem/icache/U1501/IN1 (MUX21X1)                          0.4108   -0.1139 @   0.3137 r
  core/fe/mem/icache/U1501/Q (MUX21X1)                            0.0353    0.1335     0.4472 r
  core/fe/mem/icache/n551 (net)                 1       2.7575              0.0000     0.4472 r
  core/fe/mem/icache/uncached_load_data_r_reg_57_/D (DFFX1)       0.0353    0.0000 &   0.4472 r
  data arrival time                                                                    0.4472

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4000     0.4000
  clock reconvergence pessimism                                             0.0000     0.4000
  core/fe/mem/icache/uncached_load_data_r_reg_57_/CLK (DFFX1)               0.0000     0.4000 r
  library hold time                                                        -0.0258     0.3742
  data required time                                                                   0.3742
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3742
  data arrival time                                                                   -0.4472
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0730


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr2_reg/data_r_reg_26_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr2_reg/IN0 (bsg_dff_reset_width_p38_6)           0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr2_reg/IN0 (net)            89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr2_reg/U16/IN2 (AND2X1)                0.2185    0.0023 @   0.3431 r
  core/be/be_mem/csr/pmpaddr2_reg/U16/Q (AND2X1)                  0.0301    0.0740     0.4171 r
  core/be/be_mem/csr/pmpaddr2_reg/n29 (net)     1       2.6067              0.0000     0.4171 r
  core/be/be_mem/csr/pmpaddr2_reg/data_r_reg_26_/D (DFFX1)        0.0301    0.0000 &   0.4171 r
  data arrival time                                                                    0.4171

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3683     0.3683
  clock reconvergence pessimism                                             0.0000     0.3683
  core/be/be_mem/csr/pmpaddr2_reg/data_r_reg_26_/CLK (DFFX1)                0.0000     0.3683 r
  library hold time                                                        -0.0243     0.3440
  data required time                                                                   0.3440
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3440
  data arrival time                                                                   -0.4171
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0731


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/sscratch_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/sscratch_reg/reset_i (bsg_dff_reset_width_p64_2)       0.0000     0.3408 r
  core/be/be_mem/csr/sscratch_reg/reset_i (net)        89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/sscratch_reg/U43/IN2 (AND2X1)                0.2191    0.0029 @   0.3437 r
  core/be/be_mem/csr/sscratch_reg/U43/Q (AND2X1)                  0.0311    0.0747     0.4184 r
  core/be/be_mem/csr/sscratch_reg/n56 (net)     1       2.9507              0.0000     0.4184 r
  core/be/be_mem/csr/sscratch_reg/data_r_reg_27_/D (DFFX1)        0.0311    0.0000 &   0.4184 r
  data arrival time                                                                    0.4184

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3696     0.3696
  clock reconvergence pessimism                                             0.0000     0.3696
  core/be/be_mem/csr/sscratch_reg/data_r_reg_27_/CLK (DFFX1)                0.0000     0.3696 r
  library hold time                                                        -0.0245     0.3451
  data required time                                                                   0.3451
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3451
  data arrival time                                                                   -0.4184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0734


  Startpoint: io_resp_i[73]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_15_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  io_resp_i[73] (in)                                              0.0000    0.0000 @   0.1000 r
  io_resp_i[73] (net)                           2       8.0547              0.0000     0.1000 r
  U3369/IN1 (AO222X1)                                             0.0004    0.0000 @   0.1000 r
  U3369/Q (AO222X1)                                               0.1455    0.1638 @   0.2638 r
  mem_resp_li[73] (net)                         1      40.4614              0.0000     0.2638 r
  uce_0__uce/mem_resp_i[73] (bp_uce_02_2)                                   0.0000     0.2638 r
  uce_0__uce/mem_resp_i[73] (net)                      40.4614              0.0000     0.2638 r
  uce_0__uce/U169/IN2 (AND2X1)                                    0.1459   -0.0309 @   0.2329 r
  uce_0__uce/U169/Q (AND2X1)                                      0.3046    0.1895 @   0.4223 r
  uce_0__uce/data_mem_pkt_o[17] (net)           3      93.8657              0.0000     0.4223 r
  uce_0__uce/data_mem_pkt_o[17] (bp_uce_02_2)                               0.0000     0.4223 r
  data_mem_pkt_li[16] (net)                            93.8657              0.0000     0.4223 r
  core/data_mem_pkt_i[17] (bp_core_minimal_02_0)                            0.0000     0.4223 r
  core/data_mem_pkt_i[17] (net)                        93.8657              0.0000     0.4223 r
  core/fe/data_mem_pkt_i[17] (bp_fe_top_02_0)                               0.0000     0.4223 r
  core/fe/data_mem_pkt_i[17] (net)                     93.8657              0.0000     0.4223 r
  core/fe/mem/data_mem_pkt_i[17] (bp_fe_mem_02_0)                           0.0000     0.4223 r
  core/fe/mem/data_mem_pkt_i[17] (net)                 93.8657              0.0000     0.4223 r
  core/fe/mem/icache/data_mem_pkt_i[17] (bp_fe_icache_02_0)                 0.0000     0.4223 r
  core/fe/mem/icache/data_mem_pkt_i[17] (net)          93.8657              0.0000     0.4223 r
  core/fe/mem/icache/U1538/IN1 (MUX21X1)                          0.3046   -0.0730 @   0.3494 r
  core/fe/mem/icache/U1538/Q (MUX21X1)                            0.0365    0.1208     0.4702 r
  core/fe/mem/icache/n509 (net)                 1       3.1463              0.0000     0.4702 r
  core/fe/mem/icache/uncached_load_data_r_reg_15_/D (DFFX1)       0.0365    0.0000 &   0.4702 r
  data arrival time                                                                    0.4702

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4226     0.4226
  clock reconvergence pessimism                                             0.0000     0.4226
  core/fe/mem/icache/uncached_load_data_r_reg_15_/CLK (DFFX1)               0.0000     0.4226 r
  library hold time                                                        -0.0260     0.3966
  data required time                                                                   0.3966
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3966
  data arrival time                                                                   -0.4702
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0736


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_27_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/U15/IN2 (AND2X1)                0.2187    0.0019 @   0.3427 r
  core/be/be_mem/csr/pmpaddr0_reg/U15/Q (AND2X1)                  0.0308    0.0743     0.4171 r
  core/be/be_mem/csr/pmpaddr0_reg/n56 (net)     1       2.7875              0.0000     0.4171 r
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_27_/D (DFFX1)        0.0308    0.0000 &   0.4171 r
  data arrival time                                                                    0.4171

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3679     0.3679
  clock reconvergence pessimism                                             0.0000     0.3679
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_27_/CLK (DFFX1)                0.0000     0.3679 r
  library hold time                                                        -0.0245     0.3434
  data required time                                                                   0.3434
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3434
  data arrival time                                                                   -0.4171
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0737


  Startpoint: mem_resp_i[109]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/uncached_load_data_r_reg_51_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  mem_resp_i[109] (in)                                            0.0000    0.0000 @   0.1000 f
  mem_resp_i[109] (net)                         2      10.0655              0.0000     0.1000 f
  U3412/IN5 (AO222X1)                                             0.0005    0.0000 @   0.1000 f
  U3412/Q (AO222X1)                                               0.1548    0.1278 @   0.2277 f
  mem_resp_li[109] (net)                        1      43.8602              0.0000     0.2277 f
  uce_0__uce/mem_resp_i[109] (bp_uce_02_2)                                  0.0000     0.2277 f
  uce_0__uce/mem_resp_i[109] (net)                     43.8602              0.0000     0.2277 f
  uce_0__uce/U209/IN2 (AND2X1)                                    0.1548   -0.0093 @   0.2185 f
  uce_0__uce/U209/Q (AND2X1)                                      0.3104    0.2140 @   0.4324 f
  uce_0__uce/data_mem_pkt_o[53] (net)           3      91.3423              0.0000     0.4324 f
  uce_0__uce/data_mem_pkt_o[53] (bp_uce_02_2)                               0.0000     0.4324 f
  data_mem_pkt_li[52] (net)                            91.3423              0.0000     0.4324 f
  core/data_mem_pkt_i[53] (bp_core_minimal_02_0)                            0.0000     0.4324 f
  core/data_mem_pkt_i[53] (net)                        91.3423              0.0000     0.4324 f
  core/fe/data_mem_pkt_i[53] (bp_fe_top_02_0)                               0.0000     0.4324 f
  core/fe/data_mem_pkt_i[53] (net)                     91.3423              0.0000     0.4324 f
  core/fe/mem/data_mem_pkt_i[53] (bp_fe_mem_02_0)                           0.0000     0.4324 f
  core/fe/mem/data_mem_pkt_i[53] (net)                 91.3423              0.0000     0.4324 f
  core/fe/mem/icache/data_mem_pkt_i[53] (bp_fe_icache_02_0)                 0.0000     0.4324 f
  core/fe/mem/icache/data_mem_pkt_i[53] (net)          91.3423              0.0000     0.4324 f
  core/fe/mem/icache/U1508/IN1 (MUX21X1)                          0.3104   -0.0424 @   0.3900 f
  core/fe/mem/icache/U1508/Q (MUX21X1)                            0.0377    0.0999     0.4899 f
  core/fe/mem/icache/n545 (net)                 1       3.2774              0.0000     0.4899 f
  core/fe/mem/icache/uncached_load_data_r_reg_51_/D (DFFX1)       0.0377    0.0000 &   0.4900 f
  data arrival time                                                                    0.4900

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4011     0.4011
  clock reconvergence pessimism                                             0.0000     0.4011
  core/fe/mem/icache/uncached_load_data_r_reg_51_/CLK (DFFX1)               0.0000     0.4011 r
  library hold time                                                         0.0151     0.4162
  data required time                                                                   0.4162
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4162
  data arrival time                                                                   -0.4900
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0737


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_22_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 f
  reset_i (in)                                                    0.0000    0.0000 @   0.1000 f
  reset_i (net)                                35     312.4746              0.0000     0.1000 f
  core/IN52 (bp_core_minimal_02_0)                                          0.0000     0.1000 f
  core/IN52 (net)                                     312.4746              0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (bp_be_top_02_0)                           0.0000     0.1000 f
  core/be/reset_i_hfs_netlink_47 (net)                312.4746              0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (bp_be_mem_top_02_0)                0.0000     0.1000 f
  core/be/be_mem/reset_i_hfs_netlink_62 (net)         312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (bp_be_csr_02_0)                                  0.0000     0.1000 f
  core/be/be_mem/csr/IN23 (net)                       312.4746              0.0000     0.1000 f
  core/be/be_mem/csr/icc_place104/INP (INVX2)                     0.3054    0.1144 @   0.2144 f
  core/be/be_mem/csr/icc_place104/ZN (INVX2)                      0.2181    0.1264 @   0.3408 r
  core/be/be_mem/csr/n688 (net)                36      89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (bsg_dff_reset_width_p38_4)           0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/IN0 (net)            89.6604              0.0000     0.3408 r
  core/be/be_mem/csr/pmpaddr0_reg/U20/IN2 (AND2X1)                0.2190    0.0028 @   0.3436 r
  core/be/be_mem/csr/pmpaddr0_reg/U20/Q (AND2X1)                  0.0306    0.0741     0.4177 r
  core/be/be_mem/csr/pmpaddr0_reg/n46 (net)     1       2.6669              0.0000     0.4177 r
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_22_/D (DFFX1)        0.0306    0.0000 &   0.4178 r
  data arrival time                                                                    0.4178

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3684     0.3684
  clock reconvergence pessimism                                             0.0000     0.3684
  core/be/be_mem/csr/pmpaddr0_reg/data_r_reg_22_/CLK (DFFX1)                0.0000     0.3684 r
  library hold time                                                        -0.0244     0.3440
  data required time                                                                   0.3440
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.3440
  data arrival time                                                                   -0.4178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0737


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (ideal)                                               0.0000     0.0000
  input external delay                                                      0.1000     0.1000 r
  mem_resp_i[23] (in)                                             0.0000    0.0000 @   0.1000 r
  mem_resp_i[23] (net)                          2      11.5277              0.0000     0.1000 r
  U3311/IN5 (AO222X1)                                             0.0007    0.0003 @   0.1003 r
  U3311/Q (AO222X1)                                               0.2964    0.1693 @   0.2696 r
  mem_resp_li[23] (net)                         1      88.9000              0.0000     0.2696 r
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                                   0.0000     0.2696 r
  uce_0__uce/mem_resp_i[23] (net)                      88.9000              0.0000     0.2696 r
  uce_0__uce/U737/IN2 (AND2X1)                                    0.2964   -0.0018 @   0.2678 r
  uce_0__uce/U737/Q (AND2X1)                                      0.0864    0.1117     0.3795 r
  uce_0__uce/tag_mem_pkt_o[10] (net)            1      21.1797              0.0000     0.3795 r
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                                0.0000     0.3795 r
  tag_mem_pkt_li[8] (net)                              21.1797              0.0000     0.3795 r
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                             0.0000     0.3795 r
  core/tag_mem_pkt_i[10] (net)                         21.1797              0.0000     0.3795 r
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                                0.0000     0.3795 r
  core/fe/tag_mem_pkt_i[10] (net)                      21.1797              0.0000     0.3795 r
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                            0.0000     0.3795 r
  core/fe/mem/tag_mem_pkt_i[10] (net)                  21.1797              0.0000     0.3795 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)                  0.0000     0.3795 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)           21.1797              0.0000     0.3795 r
  core/fe/mem/icache/U1003/IN2 (AND2X1)                           0.0864   -0.0019 &   0.3776 r
  core/fe/mem/icache/U1003/Q (AND2X1)                             0.0931    0.0951     0.4727 r
  core/fe/mem/icache/tag_mem_data_li[7] (net)     3    24.6141              0.0000     0.4727 r
  core/fe/mem/icache/tag_mem/data_i[131] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)   0.0000   0.4727 r
  core/fe/mem/icache/tag_mem/data_i[131] (net)         24.6141              0.0000     0.4727 r
  core/fe/mem/icache/tag_mem/icc_place45/INP (NBUFFX2)            0.0931   -0.0202 &   0.4524 r
  core/fe/mem/icache/tag_mem/icc_place45/Z (NBUFFX2)              0.0256    0.0603     0.5127 r
  core/fe/mem/icache/tag_mem/n164 (net)         1       1.6890              0.0000     0.5127 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[7] (saed90_248x64_1P_bit)   0.0256  -0.0017 &   0.5110 r d 
  data arrival time                                                                    0.5110

  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.3873     0.3873
  clock reconvergence pessimism                                             0.0000     0.3873
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)           0.0000     0.3873 r
  library hold time                                                         0.0500     0.4373
  data required time                                                                   0.4373
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   0.4373
  data arrival time                                                                   -0.5110
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          0.0738


1
