Analog Devices. 2011. SHARC ADSP-21478/ADSP-21479 (Rev. 0). Datasheet. http://www.analog.com/static/imported-files/data_sheets/ADSP-21478_21479.pdf.
Bishop, D. W. 2011. VHDL-2008 support library. http://www.vhdl.org/fphdl.
Blake, G., Dreslinski, R. G., and Mudge, T. 2009. A survey of multicore processors. IEEE Signal Process. Mag. 26, 6, 26--37.
Booth, A. D. 1951. A signed multiplication technique (Part 2). Quart. J. Mech. Appl. Math 4, 236--240.
Bruintjes, T. M. 2011. Design of a fused multiply-add floating-point and integer datapath. M.S. thesis, University of Twente, the Netherlands. http://eprints.eemcs.utwente.nl/20466/.
Michael Butler , Leslie Barnes , Debjit Das Sarma , Bob Gelinas, Bulldozer: An Approach to Multithreaded Compute Performance, IEEE Micro, v.31 n.2, p.6-15, March 2011[doi>10.1109/MM.2011.23]
Marius Cornea , John Harrison , Ping Tak Peter Tang, Intel® Itanium® floating-point architecture, Proceedings of the 2003 workshop on Computer architecture education: Held in conjunction with the 30th International Symposium on Computer Architecture, June 08, 2003, San Diego, California[doi>10.1145/1275521.1275526]
Hayes, W. P., Kershaw, R. N., Bays, L. E., Boddie, J. R., Fields, E. M., Freyman, R. L., Garen, C. J., Hartung, J., Klinikowski, J. J., Miller, C. R., Mondal, K., Moscovitz, H. S., Rotblum, Y., Stocker, W. A., Tow, J., and Tran, L. V. 1985. A 32-bit VLSI digital signal processor. IEEE J. Solid-State Circuits 20, 5, 998--1004.
John L. Hennessy , David A. Patterson, Computer Architecture, Fourth Edition: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2006
Libo Huang , Li Shen , Kui Dai , Zhiying Wang, A New Architecture For Multiple-Precision Floating-Point Multiply-Add Fused Unit Design, Proceedings of the 18th IEEE Symposium on Computer Arithmetic, p.69-76, June 25-27, 2007[doi>10.1109/ARITH.2007.5]
IBM Haifa Research Lab. 2011. FPgen: A deep-knowledge coverage-driven floating-point test generator. https://www.research.ibm.com/haifa/projects/verification/fpgen.
IEEE. 2008. IEEE 754-2008, standard for floating-point arithmetic. IEEE-STD, 3 Park Avenue, New York, NY 10016-5997.
IEEE. 2009. IEEE Standard VHDL Language Reference Manual. IEEE-STD, 3 Park Avenue, New York, NY 10016-5997.
Romesh M. Jessani , Michael Putrino, Comparison of Single- and Dual-Pass Multiply-Add Fused Floating-Point Units, IEEE Transactions on Computers, v.47 n.9, p.927-937, September 1998[doi>10.1109/12.713312]
Lavenier, D., Solihin, Y., and Cameron, K. 2000. Integer/floating-point reconfigurable ALU. In Proceedings of the 6th Symposium on New Machine Architectures (SympA'6).
Markstein, P. 2004. Software division and square root using goldschmidt's algorithms. In Proceedings of the 6th Conference on Real Numbers and Computers. 146--157.
R. K. Montoye , E. Hokenek , S. L. Runyon, Design of the IBM RISC System/6000 floating-point execution unit, IBM Journal of Research and Development, v.34 n.1, p.59-70, Jan. 1990[doi>10.1147/rd.341.0059]
Christian Jacobi , Hwa-Joon Oh , Kevin D. Tran , Scott R. Cottier , Brad W. Michael , Hiroo Nishikawa , Yonetaro Totsuka , Tatsuya Namatame , Naoka Yano, The Vector Floating-Point Unit in a Synergistic Processor Element of a CELL Processor, Proceedings of the 17th IEEE Symposium on Computer Arithmetic, p.59-67, June 27-29, 2005[doi>10.1109/ARITH.2005.45]
Vojin G. Oklobdzija, An algorithmic and novel design of a leading zero detector circuit: comparison with logic synthesis, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.1, p.124-128, March 1994[doi>10.1109/92.273153]
Subbarao Palacharla , J. E. Smith, Decoupling integer execution in superscalar processors, Proceedings of the 28th annual international symposium on Microarchitecture, p.285-290, November 29-December 01, 1995, Ann Arbor, Michigan, USA
Behrooz Parhami, Computer arithmetic: algorithms and hardware designs, Oxford University Press, Oxford, 1999
Quinnell, E., Swartzlander, E. E., and Lemonds, C. 2007. Floating-point fused multiply-add architectures. In Proceedings of the of the 41st Asilomar Conference on Signals, Systems and Computers (ACSSC'07). 331--337.
Recore Systems. 2011. Xentium technology. http://www.recoresystems.com/technology/xentium-technology.
Arch D. Robison, N-Bit Unsigned Division via N-Bit Multiply-Add, Proceedings of the 17th IEEE Symposium on Computer Arithmetic, p.131-139, June 27-29, 2005[doi>10.1109/ARITH.2005.31]
Martin S. Schmookler , Kevin J. Nowka, Leading Zero Anticipation and Detection A Comparison of Methods, Proceedings of the 15th IEEE Symposium on Computer Arithmetic, p.7, June 11-13, 2001
Schwarz, E. M. 2006. Binary floating-point unit design. In High-Performance Energy-Efficient Microprocessor Design, Series on Integrated Circuits and Systems, Springer, 189--208.
Sjalander, M. and Larsson-Edefors, P. 2008. High-speed and low-power multipliers using the baugh-wooley algorithm and HPM reduction tree. In Proceedings of the 15th IEEE International Conference on Electronics, Circuits and Systems (ICECS'08). 33--36.
Mutable Functional Units and Their Applications on Microprocessors, Proceedings of the International Conference on Computer Design: VLSI in Computers & Processors, p.234, September 23-26, 2001
Synopsys. 2011. DesignWare building block IP overview. http://www.synopsys.com/dw/buildingblock.php.
ter Braak, T. D., Burgess, S. T., Hurskainen, H., Kerkhoff, H. G., Vermeulen, B., and Zhang, X. 2010. On-line dependability enhancement of multiprocessor SoCs by resource management. In Proceedings of the International Symposium on System-on-Chip. IEEE, 103--110.
Texas Instruments. 2011. TMS320C6742 fixed/floating point digital signal processor (Rev. C). datasheet. http://www.ti.com/lit/ds/symlink/tms320c6742.pdf.
Thapliyal, H., Arabnia, H. R., and Vinod, A. P. 2006. Combined integer and floating point multiplication architecture (CIFM) for FPGAs and its reversible logic implementation. In Proceedings of the 49th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS'06). Vol. 2, 438--442.
Vassiliadis, S., Lemon, D. S., and Putrino, M. 1989. S/370 Sign-magnitude floating-point adder. IEEE J. Solid-State Circuits 24, 4, 1062--1070.
Wallace, C. S. 1964. A suggestion for a fast multiplier. IEEE Trans. Electron. Computers 13, 1, 14--17.
Walters, K. H. G., Gerez, S. H., Smit, G. J. M., Baillou, S., Rauwerda, G. K., and Trautner, R. 2011. Multicore SoC for on-board payload signal processing. Adaptive Hardware and Systems. To appear.
Craig M. Wittenbrink , Emmett Kilgariff , Arjun Prabhu, Fermi GF100 GPU Architecture, IEEE Micro, v.31 n.2, p.50-59, March 2011[doi>10.1109/MM.2011.24]
Woo-Chan, P., Shi-Wha, L. E. E., Oh-Young, K., Tack-Don, H. A. N., and Shin-Dug, K. I. M. 1996. Floating point adder/subtractor performing IEEE rounding and addition/subtraction in parallel. IEICE Trans. Inf. Syst. 79, 4, 297--305.
