#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jun 19 16:08:08 2025
# Process ID: 5636
# Current directory: C:/Users/User/Downloads/619/final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent684 C:\Users\User\Downloads\619\final\project_1.xpr
# Log file: C:/Users/User/Downloads/619/final/vivado.log
# Journal file: C:/Users/User/Downloads/619/final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/User/Downloads/619/final/project_1.xpr
update_compile_order -fileset sources_1
launch_sdk -workspace C:/Users/User/Downloads/619/final/project_1.sdk -hwspec C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf
open_bd_design {C:/Users/User/Downloads/619/final/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
delete_bd_objs [get_bd_cells axi_bram_ctrl_0]
update_module_reference design_1_simple_filter_0_0
update_compile_order -fileset sources_1
validate_bd_design
startgroup
set_property -dict [list CONFIG.C_ALL_OUTPUTS_2 {0}] [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_nets axi_gpio_0_gpio_io_o] [get_bd_nets axi_gpio_0_gpio2_io_o] [get_bd_cells axi_gpio_0]
undo
delete_bd_objs [get_bd_nets axi_gpio_0_gpio2_io_o]
startgroup
set_property -dict [list CONFIG.C_IS_DUAL {0}] [get_bd_cells axi_gpio_0]
endgroup
copy_bd_objs /  [get_bd_cells {axi_gpio_0}]
set_property location {3 1187 632} [get_bd_cells axi_gpio_1]
set_property location {3 1131 620} [get_bd_cells axi_gpio_1]
set_property location {3 1148 612} [get_bd_cells axi_gpio_1]
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells axi_gpio_1]
connect_bd_net [get_bd_pins axi_gpio_1/gpio_io_o] [get_bd_pins simple_filter_0/x_valid]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
save_bd_design
update_compile_order -fileset sources_1
update_module_reference design_1_simple_filter_0_0
create_bd_cell -type module -reference simple_filter simple_filter_1
delete_bd_objs [get_bd_cells simple_filter_1]
validate_bd_design
make_wrapper -files [get_files C:/Users/User/Downloads/619/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/User/Downloads/619/final/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/User/Downloads/619/final/project_1.sdk -hwspec C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/User/Downloads/619/final/project_1.sdk -hwspec C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf
regenerate_bd_layout -routing
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.SUPPORTS_NARROW_BURST.VALUE_SRC PROPAGATED] [get_bd_cells axi_bram_ctrl_0]
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_cells axi_bram_ctrl_0]
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_nets simple_filter_0_y_out] [get_bd_nets simple_filter_0_y_valid] [get_bd_cells axi_dma_0]
set_property location {1 160 732} [get_bd_cells blk_mem_gen_0]
update_module_reference design_1_simple_filter_0_0
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
endgroup
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
endgroup
undo
connect_bd_net [get_bd_pins simple_filter_0/bram_data] [get_bd_pins blk_mem_gen_0/addra]
undo
connect_bd_net [get_bd_pins simple_filter_0/bram_addr] [get_bd_pins blk_mem_gen_0/addra]
connect_bd_net [get_bd_pins simple_filter_0/bram_data] [get_bd_pins blk_mem_gen_0/dina]
connect_bd_net [get_bd_pins simple_filter_0/bram_en] [get_bd_pins blk_mem_gen_0/ena]
connect_bd_net [get_bd_pins simple_filter_0/bram_we] [get_bd_pins blk_mem_gen_0/wea]
connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins processing_system7_0/FCLK_CLK0]
validate_bd_design
generate_target all [get_files  C:/Users/User/Downloads/619/final/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/User/Downloads/619/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/User/Downloads/619/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/User/Downloads/619/final/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/User/Downloads/619/final/project_1.ip_user_files -ipstatic_source_dir C:/Users/User/Downloads/619/final/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/User/Downloads/619/final/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/User/Downloads/619/final/project_1.cache/compile_simlib/questa} {riviera=C:/Users/User/Downloads/619/final/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/User/Downloads/619/final/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/User/Downloads/619/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_module_reference design_1_simple_filter_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_module_reference design_1_simple_filter_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/User/Downloads/619/final/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/User/Downloads/619/final/project_1.sdk -hwspec C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf
launch_sdk -workspace C:/Users/User/Downloads/619/final/project_1.sdk -hwspec C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_1
delete_bd_objs [get_bd_cells blk_mem_gen_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_1
endgroup
delete_bd_objs [get_bd_cells axi_bram_ctrl_1]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells axi_bram_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property location {1 39 740} [get_bd_cells axi_bram_ctrl_0]
set_property location {1 39 742} [get_bd_cells axi_bram_ctrl_0]
set_property location {1 38 747} [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
delete_bd_objs [get_bd_nets simple_filter_0_bram_data] [get_bd_nets simple_filter_0_bram_addr] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_nets simple_filter_0_bram_en] [get_bd_nets simple_filter_0_bram_we] [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property location {2 410 759} [get_bd_cells blk_mem_gen_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
endgroup
connect_bd_net [get_bd_pins simple_filter_0/bram_addr] [get_bd_pins blk_mem_gen_0/addra]
connect_bd_net [get_bd_pins simple_filter_0/bram_en] [get_bd_pins blk_mem_gen_0/dina]
connect_bd_net [get_bd_pins simple_filter_0/bram_we] [get_bd_pins blk_mem_gen_0/wea]
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
delete_bd_objs [get_bd_nets simple_filter_0_bram_data] [get_bd_nets simple_filter_0_bram_addr] [get_bd_nets simple_filter_0_bram_en] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_nets simple_filter_0_bram_we] [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells axi_bram_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
endgroup
connect_bd_net [get_bd_pins simple_filter_0/bram_addr] [get_bd_pins blk_mem_gen_0/addra]
connect_bd_net [get_bd_pins simple_filter_0/bram_en] [get_bd_pins blk_mem_gen_0/dina]
connect_bd_net [get_bd_pins simple_filter_0/bram_we] [get_bd_pins blk_mem_gen_0/wea]
connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins processing_system7_0/FCLK_CLK0]
validate_bd_design
regenerate_bd_layout -routing
delete_bd_objs [get_bd_nets simple_filter_0_bram_en]
connect_bd_net [get_bd_pins simple_filter_0/bram_en] [get_bd_pins blk_mem_gen_0/dina]
delete_bd_objs [get_bd_nets simple_filter_0_bram_en]
connect_bd_net [get_bd_pins simple_filter_0/bram_data] [get_bd_pins blk_mem_gen_0/dina]
connect_bd_net [get_bd_pins simple_filter_0/bram_en] [get_bd_pins blk_mem_gen_0/ena]
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
endgroup
undo
undo
delete_bd_objs [get_bd_cells axi_bram_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1} CONFIG.ECC_TYPE {0} CONFIG.USE_ECC {0}] [get_bd_cells axi_bram_ctrl_0]
set_property location {1 226 715} [get_bd_cells axi_bram_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins ps7_0_axi_periph/M02_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
connect_bd_net [get_bd_pins simple_filter_0/bram_addr] [get_bd_pins blk_mem_gen_0/addra]
connect_bd_net [get_bd_pins simple_filter_0/bram_en] [get_bd_pins blk_mem_gen_0/ena]
connect_bd_net [get_bd_pins simple_filter_0/bram_we] [get_bd_pins blk_mem_gen_0/wea]
connect_bd_net [get_bd_pins simple_filter_0/bram_en] [get_bd_pins blk_mem_gen_0/dina]
connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins processing_system7_0/FCLK_CLK0]
delete_bd_objs [get_bd_nets simple_filter_0_bram_en]
connect_bd_net [get_bd_pins simple_filter_0/bram_data] [get_bd_pins blk_mem_gen_0/dina]
connect_bd_net [get_bd_pins simple_filter_0/bram_en] [get_bd_pins blk_mem_gen_0/ena]
validate_bd_design
delete_bd_objs [get_bd_nets simple_filter_0_bram_we] [get_bd_nets simple_filter_0_bram_addr] [get_bd_nets simple_filter_0_bram_en] [get_bd_nets simple_filter_0_bram_data] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells blk_mem_gen_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_cells axi_bram_ctrl_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property location {4 1710 949} [get_bd_cells blk_mem_gen_0]
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Users/User/Downloads/619/final/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Interface_Type {AXI4} CONFIG.AXI_Slave_Type {Memory_Slave} CONFIG.Use_AXI_ID {true} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {50000} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTB_Pin {true} CONFIG.Reset_Type {ASYNC} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {true}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/User/Downloads/619/final/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_0]
export_ip_user_files -of_objects  [get_files c:/Users/User/Downloads/619/final/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  c:/Users/User/Downloads/619/final/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Users/User/Downloads/619/final/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Interface_Type {AXI4} CONFIG.AXI_Type {AXI4_Full} CONFIG.AXI_Slave_Type {Memory_Slave} CONFIG.Use_AXI_ID {true} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {50000} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTB_Pin {true} CONFIG.Reset_Type {ASYNC} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {true}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/User/Downloads/619/final/project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/User/Downloads/619/final/project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
generate_target all [get_files  c:/Users/User/Downloads/619/final/project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/User/Downloads/619/final/project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/User/Downloads/619/final/project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -directory C:/Users/User/Downloads/619/final/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/User/Downloads/619/final/project_1.ip_user_files -ipstatic_source_dir C:/Users/User/Downloads/619/final/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/User/Downloads/619/final/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/User/Downloads/619/final/project_1.cache/compile_simlib/questa} {riviera=C:/Users/User/Downloads/619/final/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/User/Downloads/619/final/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/User/Downloads/619/final/project_1.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference simple_filter simple_filter_1
undo
set_property  ip_repo_paths  C:/Users/User/Downloads/619/final/project_1.ip_user_files/ip/blk_mem_gen_0 [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_0]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_0]
export_ip_user_files -of_objects  [get_files c:/Users/User/Downloads/619/final/project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  c:/Users/User/Downloads/619/final/project_1.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk -dir c:/Users/User/Downloads/619/final/project_1.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {blk} CONFIG.Interface_Type {AXI4} CONFIG.Use_AXI_ID {true} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {50000} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTB_Pin {true} CONFIG.Reset_Type {ASYNC} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {true}] [get_ips blk]
generate_target {instantiation_template} [get_files c:/Users/User/Downloads/619/final/project_1.srcs/sources_1/ip/blk/blk.xci]
update_compile_order -fileset sources_1
convert_ips [get_files  c:/Users/User/Downloads/619/final/project_1.srcs/sources_1/ip/blk/blk.xci]
copy_ip -name blk_1 -dir C:/Users/User/Downloads/619/final/project_1.srcs/sources_1/bd/design_1/ip [get_ips  blk]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/User/Downloads/619/final/project_1.srcs/sources_1/bd/design_1/ip/blk_1/blk_1.xci] -no_script -reset -force -quiet
remove_files  c:/Users/User/Downloads/619/final/project_1.srcs/sources_1/bd/design_1/ip/blk_1/blk_1.xci
export_ip_user_files -of_objects  [get_files c:/Users/User/Downloads/619/final/project_1.srcs/sources_1/ip/blk/blk.xci] -no_script -reset -force -quiet
remove_files  c:/Users/User/Downloads/619/final/project_1.srcs/sources_1/ip/blk/blk.xci
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property location {1.5 472 696} [get_bd_cells blk_mem_gen_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_1
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
endgroup
set_property range 512M [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins simple_filter_0/bram_addr]
connect_bd_net [get_bd_pins simple_filter_0/bram_en] [get_bd_pins blk_mem_gen_0/ena]
connect_bd_net [get_bd_pins simple_filter_0/bram_data] [get_bd_pins blk_mem_gen_0/dina]
connect_bd_net [get_bd_pins blk_mem_gen_0/clka] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins blk_mem_gen_0/wea] [get_bd_pins simple_filter_0/bram_we]
validate_bd_design
set_property range 8M [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
set_property range 16M [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
startgroup
endgroup
save_bd_design
validate_bd_design
set_property range 8M [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
validate_bd_design
set_property range 512K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
validate_bd_design
set_property range 2M [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
validate_bd_design
set_property range 1M [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
validate_bd_design
set_property range 512K [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
validate_bd_design
generate_target all [get_files  C:/Users/User/Downloads/619/final/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/User/Downloads/619/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/User/Downloads/619/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/User/Downloads/619/final/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/User/Downloads/619/final/project_1.ip_user_files -ipstatic_source_dir C:/Users/User/Downloads/619/final/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/User/Downloads/619/final/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/User/Downloads/619/final/project_1.cache/compile_simlib/questa} {riviera=C:/Users/User/Downloads/619/final/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/User/Downloads/619/final/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/User/Downloads/619/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/User/Downloads/619/final/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/User/Downloads/619/final/project_1.sdk -hwspec C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf
update_module_reference design_1_simple_filter_0_0
generate_target all [get_files  C:/Users/User/Downloads/619/final/project_1.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/User/Downloads/619/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/User/Downloads/619/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/User/Downloads/619/final/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/User/Downloads/619/final/project_1.ip_user_files -ipstatic_source_dir C:/Users/User/Downloads/619/final/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/User/Downloads/619/final/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/User/Downloads/619/final/project_1.cache/compile_simlib/questa} {riviera=C:/Users/User/Downloads/619/final/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/User/Downloads/619/final/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/Users/User/Downloads/619/final/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
file copy -force C:/Users/User/Downloads/619/final/project_1.runs/impl_1/design_1_wrapper.sysdef C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/User/Downloads/619/final/project_1.sdk -hwspec C:/Users/User/Downloads/619/final/project_1.sdk/design_1_wrapper.hdf
