// Seed: 2706002872
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output tri id_3,
    output tri0 id_4,
    output tri0 id_5,
    output wand id_6,
    input tri1 id_7,
    output wor id_8
);
  tri0 id_10;
  initial
    #1
      case (id_10)
        -1'd0: begin : LABEL_0
          id_4 = -1 ** id_2;
          id_5 = id_7;
        end
      endcase
  assign module_1.id_5 = 0;
  string id_11 = "";
  wire   id_12;
  id_13(
      id_0 - id_0
  );
endmodule
module module_1 (
    output tri1 id_0,
    input tri1 id_1,
    id_8,
    output uwire id_2,
    input tri0 id_3,
    output logic id_4,
    input supply1 id_5,
    input logic id_6
);
  assign id_2 = id_8;
  always id_4 <= id_6;
  module_0 modCall_1 (
      id_8,
      id_5,
      id_5,
      id_0,
      id_0,
      id_8,
      id_8,
      id_5,
      id_8
  );
  wire id_9, id_10;
endmodule
