<!-- A diagram for the SLICEL is shown in;
    7 Series FPGAs CLB User Guide UG474 (v1.8) September 27, 2016
    Figure 2-4: Diagram of SLICEL
  -->
<pb_type name="BLK_IG-SLICEL" num_pb="1" xmlns:xi="http://www.w3.org/2001/XInclude">

  <input name="DX" num_pins="1"/>
  <input name="D1" num_pins="1"/>
  <input name="D2" num_pins="1"/>
  <input name="D3" num_pins="1"/>
  <input name="D4" num_pins="1"/>
  <input name="D5" num_pins="1"/>
  <input name="D6" num_pins="1"/>

  <input name="CX" num_pins="1"/>
  <input name="C1" num_pins="1"/>
  <input name="C2" num_pins="1"/>
  <input name="C3" num_pins="1"/>
  <input name="C4" num_pins="1"/>
  <input name="C5" num_pins="1"/>
  <input name="C6" num_pins="1"/>

  <input name="BX" num_pins="1"/>
  <input name="B1" num_pins="1"/>
  <input name="B2" num_pins="1"/>
  <input name="B3" num_pins="1"/>
  <input name="B4" num_pins="1"/>
  <input name="B5" num_pins="1"/>
  <input name="B6" num_pins="1"/>

  <input name="AX" num_pins="1"/>
  <input name="A1" num_pins="1"/>
  <input name="A2" num_pins="1"/>
  <input name="A3" num_pins="1"/>
  <input name="A4" num_pins="1"/>
  <input name="A5" num_pins="1"/>
  <input name="A6" num_pins="1"/>

  <input name="SR" num_pins="1"/>
  <input name="CE" num_pins="1"/>

  <clock name="CLK" num_pins="1"/>

  <input  name="CIN"  num_pins="1"/>
  <output name="COUT" num_pins="1"/>

  <output name="DMUX" num_pins="1"/>
  <output name="D"    num_pins="1"/>
  <output name="DQ"   num_pins="1"/>

  <output name="CMUX" num_pins="1"/>
  <output name="C"    num_pins="1"/>
  <output name="CQ"   num_pins="1"/>

  <output name="BMUX" num_pins="1"/>
  <output name="B"    num_pins="1"/>
  <output name="BQ"   num_pins="1"/>

  <output name="AMUX" num_pins="1"/>
  <output name="A"    num_pins="1"/>
  <output name="AQ"   num_pins="1"/>

  <!-- d6lut, c6lut, b6lut, a6lut == N6lut
       A fracturable 6 input LUT. Can either be;
        - 2 * 5 input, 1 output LUT
        - 1 * 6 input, 1 output LUT
    -->
  <xi:include href="../common_slice/Nlut/alut.pb_type.xml"/>
  <xi:include href="../common_slice/Nlut/blut.pb_type.xml"/>
  <xi:include href="../common_slice/Nlut/clut.pb_type.xml"/>
  <xi:include href="../common_slice/Nlut/dlut.pb_type.xml"/>
  <xi:include href="../common_slice/common_slice.pb_type.xml"/>

  <interconnect>
    <!-- LUT input pins -->
    <direct name="D1" input="BLK_IG-SLICEL.D1" output="BLK_IG-DLUT.A1" />
    <direct name="D2" input="BLK_IG-SLICEL.D2" output="BLK_IG-DLUT.A2" />
    <direct name="D3" input="BLK_IG-SLICEL.D3" output="BLK_IG-DLUT.A3" />
    <direct name="D4" input="BLK_IG-SLICEL.D4" output="BLK_IG-DLUT.A4" />
    <direct name="D5" input="BLK_IG-SLICEL.D5" output="BLK_IG-DLUT.A5" />
    <direct name="D6" input="BLK_IG-SLICEL.D6" output="BLK_IG-DLUT.A6" />

    <direct name="C1" input="BLK_IG-SLICEL.C1" output="BLK_IG-CLUT.A1" />
    <direct name="C2" input="BLK_IG-SLICEL.C2" output="BLK_IG-CLUT.A2" />
    <direct name="C3" input="BLK_IG-SLICEL.C3" output="BLK_IG-CLUT.A3" />
    <direct name="C4" input="BLK_IG-SLICEL.C4" output="BLK_IG-CLUT.A4" />
    <direct name="C5" input="BLK_IG-SLICEL.C5" output="BLK_IG-CLUT.A5" />
    <direct name="C6" input="BLK_IG-SLICEL.C6" output="BLK_IG-CLUT.A6" />

    <direct name="B1" input="BLK_IG-SLICEL.B1" output="BLK_IG-BLUT.A1" />
    <direct name="B2" input="BLK_IG-SLICEL.B2" output="BLK_IG-BLUT.A2" />
    <direct name="B3" input="BLK_IG-SLICEL.B3" output="BLK_IG-BLUT.A3" />
    <direct name="B4" input="BLK_IG-SLICEL.B4" output="BLK_IG-BLUT.A4" />
    <direct name="B5" input="BLK_IG-SLICEL.B5" output="BLK_IG-BLUT.A5" />
    <direct name="B6" input="BLK_IG-SLICEL.B6" output="BLK_IG-BLUT.A6" />

    <direct name="A1" input="BLK_IG-SLICEL.A1" output="BLK_IG-ALUT.A1" />
    <direct name="A2" input="BLK_IG-SLICEL.A2" output="BLK_IG-ALUT.A2" />
    <direct name="A3" input="BLK_IG-SLICEL.A3" output="BLK_IG-ALUT.A3" />
    <direct name="A4" input="BLK_IG-SLICEL.A4" output="BLK_IG-ALUT.A4" />
    <direct name="A5" input="BLK_IG-SLICEL.A5" output="BLK_IG-ALUT.A5" />
    <direct name="A6" input="BLK_IG-SLICEL.A6" output="BLK_IG-ALUT.A6" />

    <!-- COMMON_SLICE inputs -->
    <direct name="DX"  input="BLK_IG-SLICEL.DX" output="BLK_IG-COMMON_SLICE.DX" />
    <direct name="DO6" input="BLK_IG-DLUT.O6"   output="BLK_IG-COMMON_SLICE.DO6" />
    <direct name="DO5" input="BLK_IG-DLUT.O5"   output="BLK_IG-COMMON_SLICE.DO5" />

    <direct name="CX"  input="BLK_IG-SLICEL.CX" output="BLK_IG-COMMON_SLICE.CX" />
    <direct name="CO6" input="BLK_IG-CLUT.O6"   output="BLK_IG-COMMON_SLICE.CO6" />
    <direct name="CO5" input="BLK_IG-CLUT.O5"   output="BLK_IG-COMMON_SLICE.CO5" />

    <direct name="BX"  input="BLK_IG-SLICEL.BX" output="BLK_IG-COMMON_SLICE.BX" />
    <direct name="BO6" input="BLK_IG-BLUT.O6"   output="BLK_IG-COMMON_SLICE.BO6" />
    <direct name="BO5" input="BLK_IG-BLUT.O5"   output="BLK_IG-COMMON_SLICE.BO5" />

    <direct name="AX"  input="BLK_IG-SLICEL.AX" output="BLK_IG-COMMON_SLICE.AX" />
    <direct name="AO6" input="BLK_IG-ALUT.O6"   output="BLK_IG-COMMON_SLICE.AO6" />
    <direct name="AO5" input="BLK_IG-ALUT.O5"   output="BLK_IG-COMMON_SLICE.AO5" />

    <!-- [A-F]Q outputs -->
    <direct name="AQ" input="BLK_IG-COMMON_SLICE.AQ" output="BLK_IG-SLICEL.AQ" />
    <direct name="BQ" input="BLK_IG-COMMON_SLICE.BQ" output="BLK_IG-SLICEL.BQ" />
    <direct name="CQ" input="BLK_IG-COMMON_SLICE.CQ" output="BLK_IG-SLICEL.CQ" />
    <direct name="DQ" input="BLK_IG-COMMON_SLICE.DQ" output="BLK_IG-SLICEL.DQ" />

    <!-- A-D output -->
    <direct name="BLK_IG-SLICEL_DOUT" input="BLK_IG-COMMON_SLICE.D" output="BLK_IG-SLICEL.D" />
    <direct name="BLK_IG-SLICEL_COUT" input="BLK_IG-COMMON_SLICE.C" output="BLK_IG-SLICEL.C" />
    <direct name="BLK_IG-SLICEL_BOUT" input="BLK_IG-COMMON_SLICE.B" output="BLK_IG-SLICEL.B" />
    <direct name="BLK_IG-SLICEL_AOUT" input="BLK_IG-COMMON_SLICE.A" output="BLK_IG-SLICEL.A" />

    <!-- AMUX-DMUX output -->
    <direct name="BLK_IG-SLICEL_DMUX" input="BLK_IG-COMMON_SLICE.DMUX" output="BLK_IG-SLICEL.DMUX" />
    <direct name="BLK_IG-SLICEL_CMUX" input="BLK_IG-COMMON_SLICE.CMUX" output="BLK_IG-SLICEL.CMUX" />
    <direct name="BLK_IG-SLICEL_BMUX" input="BLK_IG-COMMON_SLICE.BMUX" output="BLK_IG-SLICEL.BMUX" />
    <direct name="BLK_IG-SLICEL_AMUX" input="BLK_IG-COMMON_SLICE.AMUX" output="BLK_IG-SLICEL.AMUX" />

    <!-- Carry -->

    <direct name="CIN" input="BLK_IG-SLICEL.CIN" output="BLK_IG-COMMON_SLICE.CIN" >
      <pack_pattern name="CARRYCHAIN" in_port="BLK_IG-SLICEL.CIN" out_port="BLK_IG-COMMON_SLICE.CIN"/>
    </direct>
    <direct name="COUT" input="BLK_IG-COMMON_SLICE.COUT" output="BLK_IG-SLICEL.COUT" >
      <pack_pattern name="CARRYCHAIN"  in_port="BLK_IG-COMMON_SLICE.COUT" out_port="BLK_IG-SLICEL.COUT"/>
    </direct>

    <!-- Clock, Clock Enable and Reset -->
    <direct name="CK" input="BLK_IG-SLICEL.CLK" output="BLK_IG-COMMON_SLICE.CLK"/>
    <direct name="CE" input="BLK_IG-SLICEL.CE"  output="BLK_IG-COMMON_SLICE.CE"/>
    <direct name="SR" input="BLK_IG-SLICEL.SR"  output="BLK_IG-COMMON_SLICE.SR"/>

  </interconnect>
</pb_type>
