Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Tue Sep 13 17:36:57 2022
| Host         : pc182-linux running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -datasheet -max_paths 10 -file xilinx_kc705_timing.rpt
| Design       : xilinx_kc705
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 71 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 122 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.079        0.000                      0                76754        0.049        0.000                      0                76754        0.264        0.000                       0                 20933  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk200_p              {0.000 2.500}        5.000           200.000         
  builder_mmcm_fb     {0.000 2.500}        5.000           200.000         
  main_crg_clkout0    {0.000 4.000}        8.000           125.000         
  main_crg_clkout1    {0.000 1.000}        2.000           500.000         
  main_crg_clkout2    {0.000 2.500}        5.000           200.000         
  main_s7mmcm_clkout  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk200_p                    3.918        0.000                      0                    7        0.156        0.000                      0                    7        1.100        0.000                       0                    10  
  builder_mmcm_fb                                                                                                                                                       3.929        0.000                       0                     2  
  main_crg_clkout0          0.079        0.000                      0                38264        0.049        0.000                      0                38264        3.232        0.000                       0                 10771  
  main_crg_clkout1                                                                                                                                                      0.592        0.000                       0                   237  
  main_crg_clkout2          1.581        0.000                      0                   14        0.131        0.000                      0                   14        0.264        0.000                       0                    12  
  main_s7mmcm_clkout        0.318        0.000                      0                38305        0.064        0.000                      0                38305        4.232        0.000                       0                  9901  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  main_crg_clkout0   main_crg_clkout0         0.085        0.000                      0                  164        1.243        0.000                      0                  164  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk200_p
  To Clock:  clk200_p

Setup :            0  Failing Endpoints,  Worst Slack        3.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.918ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.223ns (22.736%)  route 0.758ns (77.264%))
  Logic Levels:           0  
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.502ns = ( 9.502 - 5.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.577     4.875    main_crg_clkin
    SLICE_X91Y99         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDCE (Prop_fdce_C_Q)         0.223     5.098 r  FDCE/Q
                         net (fo=1, routed)           0.758     5.855    builder_reset0
    SLICE_X103Y86        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.443     9.502    main_crg_clkin
    SLICE_X103Y86        FDCE                                         r  FDCE_1/C
                         clock pessimism              0.328     9.831    
                         clock uncertainty           -0.035     9.795    
    SLICE_X103Y86        FDCE (Setup_fdce_C_D)       -0.022     9.773    FDCE_1
  -------------------------------------------------------------------
                         required time                          9.773    
                         arrival time                          -5.855    
  -------------------------------------------------------------------
                         slack                                  3.918    

Slack (MET) :             3.926ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.963ns  (logic 0.223ns (23.169%)  route 0.740ns (76.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.724ns = ( 9.724 - 5.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.811     5.109    main_crg_clkin
    SLICE_X127Y40        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y40        FDCE (Prop_fdce_C_Q)         0.223     5.332 r  FDCE_5/Q
                         net (fo=1, routed)           0.740     6.071    builder_reset5
    SLICE_X137Y26        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.665     9.724    main_crg_clkin
    SLICE_X137Y26        FDCE                                         r  FDCE_6/C
                         clock pessimism              0.330    10.055    
                         clock uncertainty           -0.035    10.019    
    SLICE_X137Y26        FDCE (Setup_fdce_C_D)       -0.022     9.997    FDCE_6
  -------------------------------------------------------------------
                         required time                          9.997    
                         arrival time                          -6.071    
  -------------------------------------------------------------------
                         slack                                  3.926    

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.938ns  (logic 0.223ns (23.778%)  route 0.715ns (76.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.498ns = ( 9.498 - 5.000 ) 
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.577     4.875    main_crg_clkin
    SLICE_X103Y86        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y86        FDCE (Prop_fdce_C_Q)         0.223     5.098 r  FDCE_1/Q
                         net (fo=1, routed)           0.715     5.812    builder_reset1
    SLICE_X109Y74        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.439     9.498    main_crg_clkin
    SLICE_X109Y74        FDCE                                         r  FDCE_2/C
                         clock pessimism              0.328     9.827    
                         clock uncertainty           -0.035     9.791    
    SLICE_X109Y74        FDCE (Setup_fdce_C_D)       -0.022     9.769    FDCE_2
  -------------------------------------------------------------------
                         required time                          9.769    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.223ns (24.114%)  route 0.702ns (75.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.731ns = ( 9.731 - 5.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.640     4.938    main_crg_clkin
    SLICE_X123Y51        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y51        FDCE (Prop_fdce_C_Q)         0.223     5.161 r  FDCE_4/Q
                         net (fo=1, routed)           0.702     5.862    builder_reset4
    SLICE_X127Y40        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.672     9.731    main_crg_clkin
    SLICE_X127Y40        FDCE                                         r  FDCE_5/C
                         clock pessimism              0.255     9.987    
                         clock uncertainty           -0.035     9.951    
    SLICE_X127Y40        FDCE (Setup_fdce_C_D)       -0.022     9.929    FDCE_5
  -------------------------------------------------------------------
                         required time                          9.929    
                         arrival time                          -5.862    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.223ns (25.585%)  route 0.649ns (74.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.562ns = ( 9.562 - 5.000 ) 
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.586     4.884    main_crg_clkin
    SLICE_X115Y63        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y63        FDCE (Prop_fdce_C_Q)         0.223     5.107 r  FDCE_3/Q
                         net (fo=1, routed)           0.649     5.755    builder_reset3
    SLICE_X123Y51        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.503     9.562    main_crg_clkin
    SLICE_X123Y51        FDCE                                         r  FDCE_4/C
                         clock pessimism              0.328     9.891    
                         clock uncertainty           -0.035     9.855    
    SLICE_X123Y51        FDCE (Setup_fdce_C_D)       -0.022     9.833    FDCE_4
  -------------------------------------------------------------------
                         required time                          9.833    
                         arrival time                          -5.755    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.084ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.223ns (25.465%)  route 0.653ns (74.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 9.785 - 5.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.801     5.099    main_crg_clkin
    SLICE_X137Y26        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y26        FDCE (Prop_fdce_C_Q)         0.223     5.322 r  FDCE_6/Q
                         net (fo=1, routed)           0.653     5.974    builder_reset6
    SLICE_X146Y14        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.726     9.785    main_crg_clkin
    SLICE_X146Y14        FDCE                                         r  FDCE_7/C
                         clock pessimism              0.330    10.116    
                         clock uncertainty           -0.035    10.080    
    SLICE_X146Y14        FDCE (Setup_fdce_C_D)       -0.022    10.058    FDCE_7
  -------------------------------------------------------------------
                         required time                         10.058    
                         arrival time                          -5.974    
  -------------------------------------------------------------------
                         slack                                  4.084    

Slack (MET) :             4.225ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk200_p rise@5.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.223ns (32.439%)  route 0.464ns (67.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 9.510 - 5.000 ) 
    Source Clock Delay      (SCD):    4.869ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.571     4.869    main_crg_clkin
    SLICE_X109Y74        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y74        FDCE (Prop_fdce_C_Q)         0.223     5.092 r  FDCE_2/Q
                         net (fo=1, routed)           0.464     5.556    builder_reset2
    SLICE_X115Y63        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.451     9.510    main_crg_clkin
    SLICE_X115Y63        FDCE                                         r  FDCE_3/C
                         clock pessimism              0.328     9.839    
                         clock uncertainty           -0.035     9.803    
    SLICE_X115Y63        FDCE (Setup_fdce_C_D)       -0.022     9.781    FDCE_3
  -------------------------------------------------------------------
                         required time                          9.781    
                         arrival time                          -5.556    
  -------------------------------------------------------------------
                         slack                                  4.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.100ns (21.750%)  route 0.360ns (78.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.691     2.188    main_crg_clkin
    SLICE_X123Y51        FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y51        FDCE (Prop_fdce_C_Q)         0.100     2.288 r  FDCE_4/Q
                         net (fo=1, routed)           0.360     2.648    builder_reset4
    SLICE_X127Y40        FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.003     2.657    main_crg_clkin
    SLICE_X127Y40        FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.204     2.452    
    SLICE_X127Y40        FDCE (Hold_fdce_C_D)         0.040     2.492    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.648    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.100ns (29.723%)  route 0.236ns (70.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.648     2.145    main_crg_clkin
    SLICE_X109Y74        FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y74        FDCE (Prop_fdce_C_Q)         0.100     2.245 r  FDCE_2/Q
                         net (fo=1, routed)           0.236     2.482    builder_reset2
    SLICE_X115Y63        FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.897     2.551    main_crg_clkin
    SLICE_X115Y63        FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.364     2.186    
    SLICE_X115Y63        FDCE (Hold_fdce_C_D)         0.040     2.226    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.226    
                         arrival time                           2.482    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.100ns (21.245%)  route 0.371ns (78.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.737     2.234    main_crg_clkin
    SLICE_X137Y26        FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y26        FDCE (Prop_fdce_C_Q)         0.100     2.334 r  FDCE_6/Q
                         net (fo=1, routed)           0.371     2.705    builder_reset6
    SLICE_X146Y14        FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.034     2.688    main_crg_clkin
    SLICE_X146Y14        FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.384     2.303    
    SLICE_X146Y14        FDCE (Hold_fdce_C_D)         0.040     2.343    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           2.705    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.100ns (21.204%)  route 0.372ns (78.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.585ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.658     2.155    main_crg_clkin
    SLICE_X115Y63        FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y63        FDCE (Prop_fdce_C_Q)         0.100     2.255 r  FDCE_3/Q
                         net (fo=1, routed)           0.372     2.627    builder_reset3
    SLICE_X123Y51        FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.931     2.585    main_crg_clkin
    SLICE_X123Y51        FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.364     2.220    
    SLICE_X123Y51        FDCE (Hold_fdce_C_D)         0.040     2.260    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.260    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.421ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.100ns (20.333%)  route 0.392ns (79.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.545ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.652     2.149    main_crg_clkin
    SLICE_X91Y99         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y99         FDCE (Prop_fdce_C_Q)         0.100     2.249 r  FDCE/Q
                         net (fo=1, routed)           0.392     2.641    builder_reset0
    SLICE_X103Y86        FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.891     2.545    main_crg_clkin
    SLICE_X103Y86        FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.364     2.180    
    SLICE_X103Y86        FDCE (Hold_fdce_C_D)         0.040     2.220    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.220    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.421    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.100ns (19.692%)  route 0.408ns (80.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    2.149ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.652     2.149    main_crg_clkin
    SLICE_X103Y86        FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y86        FDCE (Prop_fdce_C_Q)         0.100     2.249 r  FDCE_1/Q
                         net (fo=1, routed)           0.408     2.657    builder_reset1
    SLICE_X109Y74        FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.885     2.539    main_crg_clkin
    SLICE_X109Y74        FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.364     2.174    
    SLICE_X109Y74        FDCE (Hold_fdce_C_D)         0.040     2.214    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.214    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.455ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk200_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk200_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk200_p rise@0.000ns - clk200_p rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.100ns (19.286%)  route 0.419ns (80.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.384ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.742     2.239    main_crg_clkin
    SLICE_X127Y40        FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y40        FDCE (Prop_fdce_C_Q)         0.100     2.339 r  FDCE_5/Q
                         net (fo=1, routed)           0.419     2.758    builder_reset5
    SLICE_X137Y26        FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk200_p rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.994     2.648    main_crg_clkin
    SLICE_X137Y26        FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.384     2.263    
    SLICE_X137Y26        FDCE (Hold_fdce_C_D)         0.040     2.303    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.455    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk200_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk200_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.409         5.000       3.592      BUFGCTRL_X0Y4    IBUFDS_n_0_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X91Y99     FDCE/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X103Y86    FDCE_1/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X109Y74    FDCE_2/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X115Y63    FDCE_3/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X123Y51    FDCE_4/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X127Y40    FDCE_5/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X137Y26    FDCE_6/C
Min Period        n/a     FDCE/C             n/a            0.700         5.000       4.300      SLICE_X146Y14    FDCE_7/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X103Y86    FDCE_1/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X127Y40    FDCE_5/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X146Y14    FDCE_7/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X103Y86    FDCE_1/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X123Y51    FDCE_4/C
Low Pulse Width   Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X91Y99     FDCE/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X91Y99     FDCE/C
Low Pulse Width   Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X109Y74    FDCE_2/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X109Y74    FDCE_2/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X123Y51    FDCE_4/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X127Y40    FDCE_5/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X137Y26    FDCE_6/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X115Y63    FDCE_3/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X91Y99     FDCE/C
High Pulse Width  Fast    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X91Y99     FDCE/C
High Pulse Width  Slow    FDCE/C             n/a            0.350         2.500       2.150      SLICE_X103Y86    FDCE_1/C



---------------------------------------------------------------------------------------------------
From Clock:  builder_mmcm_fb
  To Clock:  builder_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         builder_mmcm_fb
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.049ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_sdram_phaseinjector0_rddata_status_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 0.236ns (3.312%)  route 6.889ns (96.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 16.825 - 8.000 ) 
    Source Clock Delay      (SCD):    9.736ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10772, routed)       1.863     9.736    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.236     9.972 r  FDPE_1/Q
                         net (fo=8767, routed)        6.889    16.861    sys_rst
    SLICE_X144Y71        FDRE                                         r  main_basesoc_sdram_phaseinjector0_rddata_status_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10772, routed)       1.498    16.825    sys_clk
    SLICE_X144Y71        FDRE                                         r  main_basesoc_sdram_phaseinjector0_rddata_status_reg[0]/C
                         clock pessimism              0.562    17.388    
                         clock uncertainty           -0.064    17.323    
    SLICE_X144Y71        FDRE (Setup_fdre_C_R)       -0.384    16.939    main_basesoc_sdram_phaseinjector0_rddata_status_reg[0]
  -------------------------------------------------------------------
                         required time                         16.939    
                         arrival time                         -16.861    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_sdram_phaseinjector2_rddata_status_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.125ns  (logic 0.236ns (3.312%)  route 6.889ns (96.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 16.825 - 8.000 ) 
    Source Clock Delay      (SCD):    9.736ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10772, routed)       1.863     9.736    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.236     9.972 r  FDPE_1/Q
                         net (fo=8767, routed)        6.889    16.861    sys_rst
    SLICE_X144Y71        FDRE                                         r  main_basesoc_sdram_phaseinjector2_rddata_status_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10772, routed)       1.498    16.825    sys_clk
    SLICE_X144Y71        FDRE                                         r  main_basesoc_sdram_phaseinjector2_rddata_status_reg[0]/C
                         clock pessimism              0.562    17.388    
                         clock uncertainty           -0.064    17.323    
    SLICE_X144Y71        FDRE (Setup_fdre_C_R)       -0.384    16.939    main_basesoc_sdram_phaseinjector2_rddata_status_reg[0]
  -------------------------------------------------------------------
                         required time                         16.939    
                         arrival time                         -16.861    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_edabk_snn_param10_storage_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.065ns  (logic 0.236ns (3.340%)  route 6.829ns (96.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.766ns = ( 16.766 - 8.000 ) 
    Source Clock Delay      (SCD):    9.736ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10772, routed)       1.863     9.736    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.236     9.972 r  FDPE_1/Q
                         net (fo=8767, routed)        6.829    16.801    sys_rst
    SLICE_X103Y82        FDRE                                         r  main_edabk_snn_param10_storage_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10772, routed)       1.439    16.766    sys_clk
    SLICE_X103Y82        FDRE                                         r  main_edabk_snn_param10_storage_reg[0]/C
                         clock pessimism              0.562    17.329    
                         clock uncertainty           -0.064    17.264    
    SLICE_X103Y82        FDRE (Setup_fdre_C_R)       -0.384    16.880    main_edabk_snn_param10_storage_reg[0]
  -------------------------------------------------------------------
                         required time                         16.880    
                         arrival time                         -16.801    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_edabk_snn_param10_storage_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.065ns  (logic 0.236ns (3.340%)  route 6.829ns (96.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.766ns = ( 16.766 - 8.000 ) 
    Source Clock Delay      (SCD):    9.736ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10772, routed)       1.863     9.736    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.236     9.972 r  FDPE_1/Q
                         net (fo=8767, routed)        6.829    16.801    sys_rst
    SLICE_X103Y82        FDRE                                         r  main_edabk_snn_param10_storage_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10772, routed)       1.439    16.766    sys_clk
    SLICE_X103Y82        FDRE                                         r  main_edabk_snn_param10_storage_reg[2]/C
                         clock pessimism              0.562    17.329    
                         clock uncertainty           -0.064    17.264    
    SLICE_X103Y82        FDRE (Setup_fdre_C_R)       -0.384    16.880    main_edabk_snn_param10_storage_reg[2]
  -------------------------------------------------------------------
                         required time                         16.880    
                         arrival time                         -16.801    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_edabk_snn_param10_storage_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.065ns  (logic 0.236ns (3.340%)  route 6.829ns (96.660%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.766ns = ( 16.766 - 8.000 ) 
    Source Clock Delay      (SCD):    9.736ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10772, routed)       1.863     9.736    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.236     9.972 r  FDPE_1/Q
                         net (fo=8767, routed)        6.829    16.801    sys_rst
    SLICE_X103Y82        FDRE                                         r  main_edabk_snn_param10_storage_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10772, routed)       1.439    16.766    sys_clk
    SLICE_X103Y82        FDRE                                         r  main_edabk_snn_param10_storage_reg[4]/C
                         clock pessimism              0.562    17.329    
                         clock uncertainty           -0.064    17.264    
    SLICE_X103Y82        FDRE (Setup_fdre_C_R)       -0.384    16.880    main_edabk_snn_param10_storage_reg[4]
  -------------------------------------------------------------------
                         required time                         16.880    
                         arrival time                         -16.801    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_sdram_phaseinjector0_rddata_status_reg[64]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 0.236ns (3.313%)  route 6.887ns (96.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 16.825 - 8.000 ) 
    Source Clock Delay      (SCD):    9.736ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10772, routed)       1.863     9.736    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.236     9.972 r  FDPE_1/Q
                         net (fo=8767, routed)        6.887    16.859    sys_rst
    SLICE_X145Y71        FDRE                                         r  main_basesoc_sdram_phaseinjector0_rddata_status_reg[64]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10772, routed)       1.498    16.825    sys_clk
    SLICE_X145Y71        FDRE                                         r  main_basesoc_sdram_phaseinjector0_rddata_status_reg[64]/C
                         clock pessimism              0.562    17.388    
                         clock uncertainty           -0.064    17.323    
    SLICE_X145Y71        FDRE (Setup_fdre_C_R)       -0.384    16.939    main_basesoc_sdram_phaseinjector0_rddata_status_reg[64]
  -------------------------------------------------------------------
                         required time                         16.939    
                         arrival time                         -16.859    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_basesoc_sdram_phaseinjector2_rddata_status_reg[64]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.123ns  (logic 0.236ns (3.313%)  route 6.887ns (96.687%))
  Logic Levels:           0  
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 16.825 - 8.000 ) 
    Source Clock Delay      (SCD):    9.736ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10772, routed)       1.863     9.736    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.236     9.972 r  FDPE_1/Q
                         net (fo=8767, routed)        6.887    16.859    sys_rst
    SLICE_X145Y71        FDRE                                         r  main_basesoc_sdram_phaseinjector2_rddata_status_reg[64]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10772, routed)       1.498    16.825    sys_clk
    SLICE_X145Y71        FDRE                                         r  main_basesoc_sdram_phaseinjector2_rddata_status_reg[64]/C
                         clock pessimism              0.562    17.388    
                         clock uncertainty           -0.064    17.323    
    SLICE_X145Y71        FDRE (Setup_fdre_C_R)       -0.384    16.939    main_basesoc_sdram_phaseinjector2_rddata_status_reg[64]
  -------------------------------------------------------------------
                         required time                         16.939    
                         arrival time                         -16.859    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_edabk_snn_param3_storage_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 0.236ns (3.317%)  route 6.878ns (96.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.818ns = ( 16.818 - 8.000 ) 
    Source Clock Delay      (SCD):    9.736ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10772, routed)       1.863     9.736    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.236     9.972 r  FDPE_1/Q
                         net (fo=8767, routed)        6.878    16.850    sys_rst
    SLICE_X128Y73        FDRE                                         r  main_edabk_snn_param3_storage_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10772, routed)       1.491    16.818    sys_clk
    SLICE_X128Y73        FDRE                                         r  main_edabk_snn_param3_storage_reg[18]/C
                         clock pessimism              0.562    17.381    
                         clock uncertainty           -0.064    17.316    
    SLICE_X128Y73        FDRE (Setup_fdre_C_R)       -0.384    16.932    main_edabk_snn_param3_storage_reg[18]
  -------------------------------------------------------------------
                         required time                         16.932    
                         arrival time                         -16.850    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_edabk_snn_param3_storage_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 0.236ns (3.317%)  route 6.878ns (96.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.818ns = ( 16.818 - 8.000 ) 
    Source Clock Delay      (SCD):    9.736ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10772, routed)       1.863     9.736    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.236     9.972 r  FDPE_1/Q
                         net (fo=8767, routed)        6.878    16.850    sys_rst
    SLICE_X128Y73        FDRE                                         r  main_edabk_snn_param3_storage_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10772, routed)       1.491    16.818    sys_clk
    SLICE_X128Y73        FDRE                                         r  main_edabk_snn_param3_storage_reg[19]/C
                         clock pessimism              0.562    17.381    
                         clock uncertainty           -0.064    17.316    
    SLICE_X128Y73        FDRE (Setup_fdre_C_R)       -0.384    16.932    main_edabk_snn_param3_storage_reg[19]
  -------------------------------------------------------------------
                         required time                         16.932    
                         arrival time                         -16.850    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            main_edabk_snn_param3_storage_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 0.236ns (3.317%)  route 6.878ns (96.683%))
  Logic Levels:           0  
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.818ns = ( 16.818 - 8.000 ) 
    Source Clock Delay      (SCD):    9.736ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10772, routed)       1.863     9.736    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.236     9.972 r  FDPE_1/Q
                         net (fo=8767, routed)        6.878    16.850    sys_rst
    SLICE_X128Y73        FDRE                                         r  main_edabk_snn_param3_storage_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10772, routed)       1.491    16.818    sys_clk
    SLICE_X128Y73        FDRE                                         r  main_edabk_snn_param3_storage_reg[24]/C
                         clock pessimism              0.562    17.381    
                         clock uncertainty           -0.064    17.316    
    SLICE_X128Y73        FDRE (Setup_fdre_C_R)       -0.384    16.932    main_edabk_snn_param3_storage_reg[24]
  -------------------------------------------------------------------
                         required time                         16.932    
                         arrival time                         -16.850    
  -------------------------------------------------------------------
                         slack                                  0.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 main_edabk_snn_param1_storage_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_60_62/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.181%)  route 0.112ns (52.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.863ns
    Source Clock Delay      (SCD):    4.122ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10772, routed)       0.661     4.122    sys_clk
    SLICE_X117Y88        FDRE                                         r  main_edabk_snn_param1_storage_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y88        FDRE (Prop_fdre_C_Q)         0.100     4.222 r  main_edabk_snn_param1_storage_reg[29]/Q
                         net (fo=5, routed)           0.112     4.334    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_60_62/DIB
    SLICE_X114Y88        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_60_62/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10772, routed)       0.900     4.863    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_60_62/WCLK
    SLICE_X114Y88        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_60_62/RAMB/CLK
                         clock pessimism             -0.709     4.153    
    SLICE_X114Y88        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.285    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_60_62/RAMB
  -------------------------------------------------------------------
                         required time                         -4.285    
                         arrival time                           4.334    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 main_edabk_snn_param7_storage_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_225_227/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.100ns (46.896%)  route 0.113ns (53.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10772, routed)       0.648     4.109    sys_clk
    SLICE_X111Y74        FDRE                                         r  main_edabk_snn_param7_storage_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDRE (Prop_fdre_C_Q)         0.100     4.209 r  main_edabk_snn_param7_storage_reg[2]/Q
                         net (fo=5, routed)           0.113     4.323    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_225_227/DIB
    SLICE_X110Y75        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_225_227/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10772, routed)       0.885     4.848    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_225_227/WCLK
    SLICE_X110Y75        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_225_227/RAMB/CLK
                         clock pessimism             -0.709     4.138    
    SLICE_X110Y75        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.270    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_225_227/RAMB
  -------------------------------------------------------------------
                         required time                         -4.270    
                         arrival time                           4.323    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 main_edabk_snn_param7_storage_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_240_242/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.201%)  route 0.107ns (51.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10772, routed)       0.640     4.101    sys_clk
    SLICE_X95Y74         FDRE                                         r  main_edabk_snn_param7_storage_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y74         FDRE (Prop_fdre_C_Q)         0.100     4.201 r  main_edabk_snn_param7_storage_reg[18]/Q
                         net (fo=5, routed)           0.107     4.309    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_240_242/DIC
    SLICE_X90Y74         RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_240_242/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10772, routed)       0.874     4.837    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_240_242/WCLK
    SLICE_X90Y74         RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_240_242/RAMC/CLK
                         clock pessimism             -0.709     4.127    
    SLICE_X90Y74         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     4.256    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_0_63_240_242/RAMC
  -------------------------------------------------------------------
                         required time                         -4.256    
                         arrival time                           4.309    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 main_edabk_snn_param6_storage_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_219_221/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.310%)  route 0.103ns (50.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10772, routed)       0.648     4.109    sys_clk
    SLICE_X111Y75        FDRE                                         r  main_edabk_snn_param6_storage_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y75        FDRE (Prop_fdre_C_Q)         0.100     4.209 r  main_edabk_snn_param6_storage_reg[28]/Q
                         net (fo=5, routed)           0.103     4.312    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_219_221/DIB
    SLICE_X108Y76        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_219_221/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10772, routed)       0.886     4.849    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_219_221/WCLK
    SLICE_X108Y76        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_219_221/RAMB/CLK
                         clock pessimism             -0.727     4.121    
    SLICE_X108Y76        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.253    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_219_221/RAMB
  -------------------------------------------------------------------
                         required time                         -4.253    
                         arrival time                           4.312    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 main_edabk_snn_param7_storage_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_228_230/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.100ns (45.535%)  route 0.120ns (54.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10772, routed)       0.648     4.109    sys_clk
    SLICE_X107Y73        FDRE                                         r  main_edabk_snn_param7_storage_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y73        FDRE (Prop_fdre_C_Q)         0.100     4.209 r  main_edabk_snn_param7_storage_reg[5]/Q
                         net (fo=5, routed)           0.120     4.329    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_228_230/DIB
    SLICE_X104Y74        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_228_230/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10772, routed)       0.884     4.847    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_228_230/WCLK
    SLICE_X104Y74        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_228_230/RAMB/CLK
                         clock pessimism             -0.709     4.137    
    SLICE_X104Y74        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.269    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_228_230/RAMB
  -------------------------------------------------------------------
                         required time                         -4.269    
                         arrival time                           4.329    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 main_edabk_snn_param7_storage_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_225_227/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.100ns (45.951%)  route 0.118ns (54.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    4.109ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10772, routed)       0.648     4.109    sys_clk
    SLICE_X111Y74        FDRE                                         r  main_edabk_snn_param7_storage_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y74        FDRE (Prop_fdre_C_Q)         0.100     4.209 r  main_edabk_snn_param7_storage_reg[3]/Q
                         net (fo=5, routed)           0.118     4.327    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_225_227/DIC
    SLICE_X108Y75        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_225_227/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10772, routed)       0.885     4.848    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_225_227/WCLK
    SLICE_X108Y75        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_225_227/RAMC/CLK
                         clock pessimism             -0.709     4.138    
    SLICE_X108Y75        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     4.267    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_225_227/RAMC
  -------------------------------------------------------------------
                         required time                         -4.267    
                         arrival time                           4.327    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 VexRiscv/dataCache_1/stageB_request_wr_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.128ns (49.161%)  route 0.132ns (50.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    4.111ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10772, routed)       0.650     4.111    VexRiscv/dataCache_1/main_edabk_snn_sys_clk
    SLICE_X85Y99         FDRE                                         r  VexRiscv/dataCache_1/stageB_request_wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y99         FDRE (Prop_fdre_C_Q)         0.100     4.211 r  VexRiscv/dataCache_1/stageB_request_wr_reg/Q
                         net (fo=17, routed)          0.132     4.344    VexRiscv/dataCache_1/dataCache_1_io_mem_cmd_payload_wr
    SLICE_X85Y101        LUT5 (Prop_lut5_I4_O)        0.028     4.372 r  VexRiscv/dataCache_1/CsrPlugin_exceptionPortCtrl_exceptionContext_code[1]_i_1/O
                         net (fo=1, routed)           0.000     4.372    VexRiscv/dataCache_1_n_159
    SLICE_X85Y101        FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10772, routed)       0.817     4.780    VexRiscv/main_edabk_snn_sys_clk
    SLICE_X85Y101        FDRE                                         r  VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]/C
                         clock pessimism             -0.529     4.250    
    SLICE_X85Y101        FDRE (Hold_fdre_C_D)         0.060     4.310    VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.310    
                         arrival time                           4.372    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 main_edabk_snn_param3_storage_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_111_113/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.334%)  route 0.107ns (51.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.887ns
    Source Clock Delay      (SCD):    4.145ns
    Clock Pessimism Removal (CPR):    0.728ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10772, routed)       0.684     4.145    sys_clk
    SLICE_X124Y81        FDRE                                         r  main_edabk_snn_param3_storage_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X124Y81        FDRE (Prop_fdre_C_Q)         0.100     4.245 r  main_edabk_snn_param3_storage_reg[16]/Q
                         net (fo=5, routed)           0.107     4.352    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_111_113/DIB
    SLICE_X126Y82        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_111_113/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10772, routed)       0.924     4.887    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_111_113/WCLK
    SLICE_X126Y82        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_111_113/RAMB/CLK
                         clock pessimism             -0.728     4.158    
    SLICE_X126Y82        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.290    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_111_113/RAMB
  -------------------------------------------------------------------
                         required time                         -4.290    
                         arrival time                           4.352    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 main_edabk_snn_param4_storage_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_153_155/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.906%)  route 0.104ns (51.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    4.140ns
    Clock Pessimism Removal (CPR):    0.727ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10772, routed)       0.679     4.140    sys_clk
    SLICE_X123Y77        FDRE                                         r  main_edabk_snn_param4_storage_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y77        FDRE (Prop_fdre_C_Q)         0.100     4.240 r  main_edabk_snn_param4_storage_reg[27]/Q
                         net (fo=5, routed)           0.104     4.345    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_153_155/DIC
    SLICE_X122Y78        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_153_155/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10772, routed)       0.918     4.881    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_153_155/WCLK
    SLICE_X122Y78        RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_153_155/RAMC/CLK
                         clock pessimism             -0.727     4.153    
    SLICE_X122Y78        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     4.282    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_153_155/RAMC
  -------------------------------------------------------------------
                         required time                         -4.282    
                         arrival time                           4.345    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 main_edabk_snn_param9_storage_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_297_299/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             main_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.100ns (45.130%)  route 0.122ns (54.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.709ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10772, routed)       0.641     4.102    sys_clk
    SLICE_X91Y78         FDRE                                         r  main_edabk_snn_param9_storage_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y78         FDRE (Prop_fdre_C_Q)         0.100     4.202 r  main_edabk_snn_param9_storage_reg[10]/Q
                         net (fo=5, routed)           0.122     4.324    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_297_299/DIB
    SLICE_X86Y78         RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_297_299/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10772, routed)       0.876     4.839    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_297_299/WCLK
    SLICE_X86Y78         RAMD64E                                      r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_297_299/RAMB/CLK
                         clock pessimism             -0.709     4.129    
    SLICE_X86Y78         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     4.261    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_128_191_297_299/RAMB
  -------------------------------------------------------------------
                         required time                         -4.261    
                         arrival time                           4.324    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X3Y26     storage_3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X1Y16     storage_4_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X2Y19     VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y36     VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y36     VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y42     VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y42     VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y43     VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y43     VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB18_X2Y37     VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X126Y85    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_87_89/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X126Y85    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_87_89/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X126Y85    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_87_89/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X126Y85    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_192_255_87_89/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X134Y65    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_117_119/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X134Y65    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_117_119/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X134Y65    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_117_119/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X134Y65    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_117_119/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X120Y82    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_141_143/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X120Y82    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_141_143/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X116Y82    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_105_107/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X116Y82    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_105_107/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X116Y82    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_105_107/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X116Y82    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_105_107/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X134Y69    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_114_116/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X134Y69    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_114_116/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X134Y69    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_114_116/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X134Y69    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_114_116/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X126Y74    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_120_122/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X126Y74    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_120_122/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout1
  To Clock:  main_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout1
Waveform(ns):       { 0.000 1.000 }
Period(ns):         2.000
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         2.000       0.592      BUFGCTRL_X0Y1    BUFG_1/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         2.000       0.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y10     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y10     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y3      ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y3      ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y15     ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y15     ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.070         2.000       0.930      ILOGIC_X1Y22     ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.070         2.000       0.930      ILOGIC_X1Y22     ISERDESE2_11/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.000       211.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  main_crg_clkout2
  To Clock:  main_crg_clkout2

Setup :            0  Failing Endpoints,  Worst Slack        1.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.581ns  (required time - arrival time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.370ns  (logic 0.259ns (70.023%)  route 0.111ns (29.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.051ns
    Source Clock Delay      (SCD):    9.735ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.862     9.735    idelay_clk
    SLICE_X152Y18        FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y18        FDPE (Prop_fdpe_C_Q)         0.259     9.994 r  FDPE_4/Q
                         net (fo=1, routed)           0.111    10.105    builder_impl_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X152Y18        FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    AD12                                              0.000     2.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     2.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     2.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     4.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     5.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     6.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     6.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336     9.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.327 r  BUFG_2/O
                         net (fo=10, routed)          1.724    11.051    idelay_clk
    SLICE_X152Y18        FDPE                                         r  FDPE_5/C
                         clock pessimism              0.683    11.735    
                         clock uncertainty           -0.060    11.674    
    SLICE_X152Y18        FDPE (Setup_fdpe_C_D)        0.011    11.685    FDPE_5
  -------------------------------------------------------------------
                         required time                         11.685    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  1.581    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.302ns (30.470%)  route 0.689ns (69.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.046ns = ( 14.046 - 5.000 ) 
    Source Clock Delay      (SCD):    9.728ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.855     9.728    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y23        FDSE (Prop_fdse_C_Q)         0.259     9.987 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.469    10.455    main_crg_reset_counter[0]
    SLICE_X152Y23        LUT4 (Prop_lut4_I1_O)        0.043    10.498 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.719    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.719    14.046    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism              0.681    14.728    
                         clock uncertainty           -0.060    14.667    
    SLICE_X152Y23        FDSE (Setup_fdse_C_CE)      -0.178    14.489    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -10.719    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.302ns (30.470%)  route 0.689ns (69.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.046ns = ( 14.046 - 5.000 ) 
    Source Clock Delay      (SCD):    9.728ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.855     9.728    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y23        FDSE (Prop_fdse_C_Q)         0.259     9.987 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.469    10.455    main_crg_reset_counter[0]
    SLICE_X152Y23        LUT4 (Prop_lut4_I1_O)        0.043    10.498 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.719    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.719    14.046    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.681    14.728    
                         clock uncertainty           -0.060    14.667    
    SLICE_X152Y23        FDSE (Setup_fdse_C_CE)      -0.178    14.489    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -10.719    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.302ns (30.470%)  route 0.689ns (69.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.046ns = ( 14.046 - 5.000 ) 
    Source Clock Delay      (SCD):    9.728ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.855     9.728    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y23        FDSE (Prop_fdse_C_Q)         0.259     9.987 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.469    10.455    main_crg_reset_counter[0]
    SLICE_X152Y23        LUT4 (Prop_lut4_I1_O)        0.043    10.498 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.719    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.719    14.046    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism              0.681    14.728    
                         clock uncertainty           -0.060    14.667    
    SLICE_X152Y23        FDSE (Setup_fdse_C_CE)      -0.178    14.489    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -10.719    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.771ns  (required time - arrival time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.302ns (30.470%)  route 0.689ns (69.530%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.046ns = ( 14.046 - 5.000 ) 
    Source Clock Delay      (SCD):    9.728ns
    Clock Pessimism Removal (CPR):    0.681ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.855     9.728    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y23        FDSE (Prop_fdse_C_Q)         0.259     9.987 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.469    10.455    main_crg_reset_counter[0]
    SLICE_X152Y23        LUT4 (Prop_lut4_I1_O)        0.043    10.498 r  main_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.220    10.719    main_crg_reset_counter[3]_i_1_n_0
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.719    14.046    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism              0.681    14.728    
                         clock uncertainty           -0.060    14.667    
    SLICE_X152Y23        FDSE (Setup_fdse_C_CE)      -0.178    14.489    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.489    
                         arrival time                         -10.719    
  -------------------------------------------------------------------
                         slack                                  3.771    

Slack (MET) :             3.780ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.359ns (31.792%)  route 0.770ns (68.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.045ns = ( 14.045 - 5.000 ) 
    Source Clock Delay      (SCD):    9.735ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.862     9.735    idelay_clk
    SLICE_X152Y18        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y18        FDPE (Prop_fdpe_C_Q)         0.236     9.971 r  FDPE_5/Q
                         net (fo=5, routed)           0.580    10.551    idelay_rst
    SLICE_X152Y23        LUT6 (Prop_lut6_I5_O)        0.123    10.674 r  main_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.190    10.864    main_crg_ic_reset_i_1_n_0
    SLICE_X152Y24        FDRE                                         r  main_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.718    14.045    idelay_clk
    SLICE_X152Y24        FDRE                                         r  main_crg_ic_reset_reg/C
                         clock pessimism              0.660    14.706    
                         clock uncertainty           -0.060    14.645    
    SLICE_X152Y24        FDRE (Setup_fdre_C_D)       -0.002    14.643    main_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         14.643    
                         arrival time                         -10.864    
  -------------------------------------------------------------------
                         slack                                  3.780    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.236ns (40.129%)  route 0.352ns (59.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.046ns = ( 14.046 - 5.000 ) 
    Source Clock Delay      (SCD):    9.735ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.862     9.735    idelay_clk
    SLICE_X152Y18        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y18        FDPE (Prop_fdpe_C_Q)         0.236     9.971 r  FDPE_5/Q
                         net (fo=5, routed)           0.352    10.323    idelay_rst
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.719    14.046    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism              0.660    14.707    
                         clock uncertainty           -0.060    14.646    
    SLICE_X152Y23        FDSE (Setup_fdse_C_S)       -0.361    14.285    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.236ns (40.129%)  route 0.352ns (59.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.046ns = ( 14.046 - 5.000 ) 
    Source Clock Delay      (SCD):    9.735ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.862     9.735    idelay_clk
    SLICE_X152Y18        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y18        FDPE (Prop_fdpe_C_Q)         0.236     9.971 r  FDPE_5/Q
                         net (fo=5, routed)           0.352    10.323    idelay_rst
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.719    14.046    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism              0.660    14.707    
                         clock uncertainty           -0.060    14.646    
    SLICE_X152Y23        FDSE (Setup_fdse_C_S)       -0.361    14.285    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.236ns (40.129%)  route 0.352ns (59.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.046ns = ( 14.046 - 5.000 ) 
    Source Clock Delay      (SCD):    9.735ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.862     9.735    idelay_clk
    SLICE_X152Y18        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y18        FDPE (Prop_fdpe_C_Q)         0.236     9.971 r  FDPE_5/Q
                         net (fo=5, routed)           0.352    10.323    idelay_rst
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.719    14.046    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism              0.660    14.707    
                         clock uncertainty           -0.060    14.646    
    SLICE_X152Y23        FDSE (Setup_fdse_C_S)       -0.361    14.285    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_crg_clkout2 rise@5.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.236ns (40.129%)  route 0.352ns (59.871%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.046ns = ( 14.046 - 5.000 ) 
    Source Clock Delay      (SCD):    9.735ns
    Clock Pessimism Removal (CPR):    0.660ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_2/O
                         net (fo=10, routed)          1.862     9.735    idelay_clk
    SLICE_X152Y18        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y18        FDPE (Prop_fdpe_C_Q)         0.236     9.971 r  FDPE_5/Q
                         net (fo=5, routed)           0.352    10.323    idelay_rst
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      5.000     5.000 r  
    AD12                                              0.000     5.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.908 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           2.336    12.244    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.327 r  BUFG_2/O
                         net (fo=10, routed)          1.719    14.046    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism              0.660    14.707    
                         clock uncertainty           -0.060    14.646    
    SLICE_X152Y23        FDSE (Setup_fdse_C_S)       -0.361    14.285    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.285    
                         arrival time                         -10.323    
  -------------------------------------------------------------------
                         slack                                  3.963    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 FDPE_4/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_5/D
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.994ns
    Source Clock Delay      (SCD):    4.234ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.773     4.234    idelay_clk
    SLICE_X152Y18        FDPE                                         r  FDPE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y18        FDPE (Prop_fdpe_C_Q)         0.118     4.352 r  FDPE_4/Q
                         net (fo=1, routed)           0.055     4.407    builder_impl_xilinxasyncresetsynchronizerimpl2_rst_meta
    SLICE_X152Y18        FDPE                                         r  FDPE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.031     4.994    idelay_clk
    SLICE_X152Y18        FDPE                                         r  FDPE_5/C
                         clock pessimism             -0.759     4.234    
    SLICE_X152Y18        FDPE (Hold_fdpe_C_D)         0.042     4.276    FDPE_5
  -------------------------------------------------------------------
                         required time                         -4.276    
                         arrival time                           4.407    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.145ns (48.227%)  route 0.156ns (51.773%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.988ns
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.758ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.768     4.229    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y23        FDSE (Prop_fdse_C_Q)         0.118     4.347 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     4.503    main_crg_reset_counter[0]
    SLICE_X152Y23        LUT2 (Prop_lut2_I0_O)        0.027     4.530 r  main_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.530    main_crg_reset_counter[1]_i_1_n_0
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.025     4.988    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.758     4.229    
    SLICE_X152Y23        FDSE (Hold_fdse_C_D)         0.096     4.325    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.325    
                         arrival time                           4.530    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.739%)  route 0.156ns (51.262%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.988ns
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.758ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.768     4.229    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y23        FDSE (Prop_fdse_C_Q)         0.118     4.347 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     4.503    main_crg_reset_counter[0]
    SLICE_X152Y23        LUT4 (Prop_lut4_I1_O)        0.030     4.533 r  main_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.533    main_crg_reset_counter[3]_i_2_n_0
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.025     4.988    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.758     4.229    
    SLICE_X152Y23        FDSE (Hold_fdse_C_D)         0.096     4.325    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.325    
                         arrival time                           4.533    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.399%)  route 0.156ns (51.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.988ns
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.758ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.768     4.229    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y23        FDSE (Prop_fdse_C_Q)         0.118     4.347 f  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     4.503    main_crg_reset_counter[0]
    SLICE_X152Y23        LUT1 (Prop_lut1_I0_O)        0.028     4.531 r  main_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.531    main_crg_reset_counter0[0]
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.025     4.988    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.758     4.229    
    SLICE_X152Y23        FDSE (Hold_fdse_C_D)         0.087     4.316    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.316    
                         arrival time                           4.531    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 main_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.146ns (48.399%)  route 0.156ns (51.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.988ns
    Source Clock Delay      (SCD):    4.229ns
    Clock Pessimism Removal (CPR):    0.758ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.768     4.229    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y23        FDSE (Prop_fdse_C_Q)         0.118     4.347 r  main_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.156     4.503    main_crg_reset_counter[0]
    SLICE_X152Y23        LUT3 (Prop_lut3_I1_O)        0.028     4.531 r  main_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.531    main_crg_reset_counter[2]_i_1_n_0
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.025     4.988    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.758     4.229    
    SLICE_X152Y23        FDSE (Hold_fdse_C_D)         0.087     4.316    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.316    
                         arrival time                           4.531    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.107ns (38.753%)  route 0.169ns (61.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.988ns
    Source Clock Delay      (SCD):    4.234ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.773     4.234    idelay_clk
    SLICE_X152Y18        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y18        FDPE (Prop_fdpe_C_Q)         0.107     4.341 r  FDPE_5/Q
                         net (fo=5, routed)           0.169     4.511    idelay_rst
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.025     4.988    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.747     4.240    
    SLICE_X152Y23        FDSE (Hold_fdse_C_S)        -0.030     4.210    main_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           4.511    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.107ns (38.753%)  route 0.169ns (61.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.988ns
    Source Clock Delay      (SCD):    4.234ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.773     4.234    idelay_clk
    SLICE_X152Y18        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y18        FDPE (Prop_fdpe_C_Q)         0.107     4.341 r  FDPE_5/Q
                         net (fo=5, routed)           0.169     4.511    idelay_rst
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.025     4.988    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.747     4.240    
    SLICE_X152Y23        FDSE (Hold_fdse_C_S)        -0.030     4.210    main_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           4.511    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.107ns (38.753%)  route 0.169ns (61.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.988ns
    Source Clock Delay      (SCD):    4.234ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.773     4.234    idelay_clk
    SLICE_X152Y18        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y18        FDPE (Prop_fdpe_C_Q)         0.107     4.341 r  FDPE_5/Q
                         net (fo=5, routed)           0.169     4.511    idelay_rst
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.025     4.988    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.747     4.240    
    SLICE_X152Y23        FDSE (Hold_fdse_C_S)        -0.030     4.210    main_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           4.511    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 FDPE_5/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.107ns (38.753%)  route 0.169ns (61.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.988ns
    Source Clock Delay      (SCD):    4.234ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.773     4.234    idelay_clk
    SLICE_X152Y18        FDPE                                         r  FDPE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y18        FDPE (Prop_fdpe_C_Q)         0.107     4.341 r  FDPE_5/Q
                         net (fo=5, routed)           0.169     4.511    idelay_rst
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.025     4.988    idelay_clk
    SLICE_X152Y23        FDSE                                         r  main_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.747     4.240    
    SLICE_X152Y23        FDSE (Hold_fdse_C_S)        -0.030     4.210    main_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.210    
                         arrival time                           4.511    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 main_crg_ic_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            main_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by main_crg_clkout2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             main_crg_clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout2 rise@0.000ns - main_crg_clkout2 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.146ns (42.554%)  route 0.197ns (57.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.987ns
    Source Clock Delay      (SCD):    4.228ns
    Clock Pessimism Removal (CPR):    0.758ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_2/O
                         net (fo=10, routed)          0.767     4.228    idelay_clk
    SLICE_X152Y24        FDRE                                         r  main_crg_ic_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y24        FDRE (Prop_fdre_C_Q)         0.118     4.346 r  main_crg_ic_reset_reg/Q
                         net (fo=4, routed)           0.103     4.449    main_crg_ic_reset
    SLICE_X152Y23        LUT6 (Prop_lut6_I4_O)        0.028     4.477 r  main_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.094     4.572    main_crg_ic_reset_i_1_n_0
    SLICE_X152Y24        FDRE                                         r  main_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout2 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT2
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_2/O
                         net (fo=10, routed)          1.024     4.987    idelay_clk
    SLICE_X152Y24        FDRE                                         r  main_crg_ic_reset_reg/C
                         clock pessimism             -0.758     4.228    
    SLICE_X152Y24        FDRE (Hold_fdre_C_D)         0.037     4.265    main_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -4.265    
                         arrival time                           4.572    
  -------------------------------------------------------------------
                         slack                                  0.306    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_crg_clkout2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  IDELAYCTRL_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0_2/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y2    BUFG_2/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT2
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X152Y18    FDPE_5/C
Min Period        n/a     FDSE/C              n/a            0.750         5.000       4.250      SLICE_X152Y23    main_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C              n/a            0.750         5.000       4.250      SLICE_X152Y23    main_crg_reset_counter_reg[3]/C
Min Period        n/a     FDPE/C              n/a            0.700         5.000       4.300      SLICE_X152Y18    FDPE_4/C
Min Period        n/a     FDRE/C              n/a            0.700         5.000       4.300      SLICE_X152Y24    main_crg_ic_reset_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  IDELAYCTRL_REPLICATED_0_2/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y0  IDELAYCTRL/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT2
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y23    main_crg_reset_counter_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y23    main_crg_reset_counter_reg[3]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y18    FDPE_5/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y23    main_crg_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.500       2.100      SLICE_X152Y23    main_crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X152Y18    FDPE_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X152Y24    main_crg_ic_reset_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y23    main_crg_reset_counter_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y23    main_crg_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y18    FDPE_4/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y18    FDPE_4/C
High Pulse Width  Fast    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y18    FDPE_5/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y18    FDPE_4/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X152Y18    FDPE_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X152Y24    main_crg_ic_reset_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X152Y24    main_crg_ic_reset_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y23    main_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y23    main_crg_reset_counter_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y23    main_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         2.500       2.150      SLICE_X152Y23    main_crg_reset_counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  main_s7mmcm_clkout
  To Clock:  main_s7mmcm_clkout

Setup :            0  Failing Endpoints,  Worst Slack        0.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/C
                            (falling edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.317ns  (logic 0.903ns (20.915%)  route 3.414ns (79.085%))
  Logic Levels:           9  (LUT6=4 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.942ns = ( 18.942 - 10.000 ) 
    Source Clock Delay      (SCD):    9.677ns = ( 14.677 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9899, routed)        1.804    14.677    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/clk
    SLICE_X127Y33        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y33        FDCE (Prop_fdce_C_Q)         0.228    14.905 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/Q
                         net (fo=117, routed)         0.941    15.845    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_237_239/ADDRB0
    SLICE_X122Y23        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043    15.888 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_237_239/RAMB/O
                         net (fo=1, routed)           0.612    16.500    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/neuron_num_reg[5]_rep__6_90
    SLICE_X121Y31        LUT6 (Prop_lut6_I5_O)        0.043    16.543 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/neuron_parameter_reg_r1_0_63_237_239_i_7/O
                         net (fo=2, routed)           0.513    17.056    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]_133
    SLICE_X117Y33        LUT6 (Prop_lut6_I1_O)        0.043    17.099 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_275/O
                         net (fo=1, routed)           0.000    17.099    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_275_n_0
    SLICE_X117Y33        MUXF7 (Prop_muxf7_I1_O)      0.108    17.207 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_157/O
                         net (fo=1, routed)           0.000    17.207    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_157_n_0
    SLICE_X117Y33        MUXF8 (Prop_muxf8_I1_O)      0.043    17.250 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_70/O
                         net (fo=1, routed)           0.678    17.928    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_70_n_0
    SLICE_X104Y39        LUT6 (Prop_lut6_I4_O)        0.126    18.054 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_28/O
                         net (fo=1, routed)           0.000    18.054    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_28_n_0
    SLICE_X104Y39        MUXF7 (Prop_muxf7_I0_O)      0.101    18.155 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_14/O
                         net (fo=1, routed)           0.000    18.155    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_14_n_0
    SLICE_X104Y39        MUXF8 (Prop_muxf8_I1_O)      0.043    18.198 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_6/O
                         net (fo=1, routed)           0.381    18.579    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_6_n_0
    SLICE_X100Y40        LUT6 (Prop_lut6_I5_O)        0.125    18.704 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.290    18.994    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X103Y40        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9899, routed)        1.615    18.942    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/clk
    SLICE_X103Y40        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]/C
                         clock pessimism              0.637    19.580    
                         clock uncertainty           -0.066    19.513    
    SLICE_X103Y40        FDCE (Setup_fdce_C_CE)      -0.201    19.312    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]
  -------------------------------------------------------------------
                         required time                         19.312    
                         arrival time                         -18.994    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/C
                            (falling edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.317ns  (logic 0.903ns (20.915%)  route 3.414ns (79.085%))
  Logic Levels:           9  (LUT6=4 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.942ns = ( 18.942 - 10.000 ) 
    Source Clock Delay      (SCD):    9.677ns = ( 14.677 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9899, routed)        1.804    14.677    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/clk
    SLICE_X127Y33        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y33        FDCE (Prop_fdce_C_Q)         0.228    14.905 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/Q
                         net (fo=117, routed)         0.941    15.845    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_237_239/ADDRB0
    SLICE_X122Y23        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043    15.888 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_237_239/RAMB/O
                         net (fo=1, routed)           0.612    16.500    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/neuron_num_reg[5]_rep__6_90
    SLICE_X121Y31        LUT6 (Prop_lut6_I5_O)        0.043    16.543 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/neuron_parameter_reg_r1_0_63_237_239_i_7/O
                         net (fo=2, routed)           0.513    17.056    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]_133
    SLICE_X117Y33        LUT6 (Prop_lut6_I1_O)        0.043    17.099 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_275/O
                         net (fo=1, routed)           0.000    17.099    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_275_n_0
    SLICE_X117Y33        MUXF7 (Prop_muxf7_I1_O)      0.108    17.207 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_157/O
                         net (fo=1, routed)           0.000    17.207    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_157_n_0
    SLICE_X117Y33        MUXF8 (Prop_muxf8_I1_O)      0.043    17.250 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_70/O
                         net (fo=1, routed)           0.678    17.928    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_70_n_0
    SLICE_X104Y39        LUT6 (Prop_lut6_I4_O)        0.126    18.054 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_28/O
                         net (fo=1, routed)           0.000    18.054    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_28_n_0
    SLICE_X104Y39        MUXF7 (Prop_muxf7_I0_O)      0.101    18.155 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_14/O
                         net (fo=1, routed)           0.000    18.155    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_14_n_0
    SLICE_X104Y39        MUXF8 (Prop_muxf8_I1_O)      0.043    18.198 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_6/O
                         net (fo=1, routed)           0.381    18.579    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_6_n_0
    SLICE_X100Y40        LUT6 (Prop_lut6_I5_O)        0.125    18.704 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.290    18.994    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X103Y40        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9899, routed)        1.615    18.942    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/clk
    SLICE_X103Y40        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[1]/C
                         clock pessimism              0.637    19.580    
                         clock uncertainty           -0.066    19.513    
    SLICE_X103Y40        FDCE (Setup_fdce_C_CE)      -0.201    19.312    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[1]
  -------------------------------------------------------------------
                         required time                         19.312    
                         arrival time                         -18.994    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/C
                            (falling edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.317ns  (logic 0.903ns (20.915%)  route 3.414ns (79.085%))
  Logic Levels:           9  (LUT6=4 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.942ns = ( 18.942 - 10.000 ) 
    Source Clock Delay      (SCD):    9.677ns = ( 14.677 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9899, routed)        1.804    14.677    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/clk
    SLICE_X127Y33        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y33        FDCE (Prop_fdce_C_Q)         0.228    14.905 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/Q
                         net (fo=117, routed)         0.941    15.845    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_237_239/ADDRB0
    SLICE_X122Y23        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043    15.888 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_237_239/RAMB/O
                         net (fo=1, routed)           0.612    16.500    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/neuron_num_reg[5]_rep__6_90
    SLICE_X121Y31        LUT6 (Prop_lut6_I5_O)        0.043    16.543 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/neuron_parameter_reg_r1_0_63_237_239_i_7/O
                         net (fo=2, routed)           0.513    17.056    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]_133
    SLICE_X117Y33        LUT6 (Prop_lut6_I1_O)        0.043    17.099 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_275/O
                         net (fo=1, routed)           0.000    17.099    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_275_n_0
    SLICE_X117Y33        MUXF7 (Prop_muxf7_I1_O)      0.108    17.207 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_157/O
                         net (fo=1, routed)           0.000    17.207    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_157_n_0
    SLICE_X117Y33        MUXF8 (Prop_muxf8_I1_O)      0.043    17.250 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_70/O
                         net (fo=1, routed)           0.678    17.928    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_70_n_0
    SLICE_X104Y39        LUT6 (Prop_lut6_I4_O)        0.126    18.054 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_28/O
                         net (fo=1, routed)           0.000    18.054    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_28_n_0
    SLICE_X104Y39        MUXF7 (Prop_muxf7_I0_O)      0.101    18.155 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_14/O
                         net (fo=1, routed)           0.000    18.155    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_14_n_0
    SLICE_X104Y39        MUXF8 (Prop_muxf8_I1_O)      0.043    18.198 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_6/O
                         net (fo=1, routed)           0.381    18.579    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_6_n_0
    SLICE_X100Y40        LUT6 (Prop_lut6_I5_O)        0.125    18.704 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.290    18.994    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X103Y40        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9899, routed)        1.615    18.942    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/clk
    SLICE_X103Y40        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[2]/C
                         clock pessimism              0.637    19.580    
                         clock uncertainty           -0.066    19.513    
    SLICE_X103Y40        FDCE (Setup_fdce_C_CE)      -0.201    19.312    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[2]
  -------------------------------------------------------------------
                         required time                         19.312    
                         arrival time                         -18.994    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/C
                            (falling edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.317ns  (logic 0.903ns (20.915%)  route 3.414ns (79.085%))
  Logic Levels:           9  (LUT6=4 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.942ns = ( 18.942 - 10.000 ) 
    Source Clock Delay      (SCD):    9.677ns = ( 14.677 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9899, routed)        1.804    14.677    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/clk
    SLICE_X127Y33        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y33        FDCE (Prop_fdce_C_Q)         0.228    14.905 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/Q
                         net (fo=117, routed)         0.941    15.845    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_237_239/ADDRB0
    SLICE_X122Y23        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043    15.888 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_237_239/RAMB/O
                         net (fo=1, routed)           0.612    16.500    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/neuron_num_reg[5]_rep__6_90
    SLICE_X121Y31        LUT6 (Prop_lut6_I5_O)        0.043    16.543 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/neuron_parameter_reg_r1_0_63_237_239_i_7/O
                         net (fo=2, routed)           0.513    17.056    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]_133
    SLICE_X117Y33        LUT6 (Prop_lut6_I1_O)        0.043    17.099 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_275/O
                         net (fo=1, routed)           0.000    17.099    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_275_n_0
    SLICE_X117Y33        MUXF7 (Prop_muxf7_I1_O)      0.108    17.207 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_157/O
                         net (fo=1, routed)           0.000    17.207    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_157_n_0
    SLICE_X117Y33        MUXF8 (Prop_muxf8_I1_O)      0.043    17.250 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_70/O
                         net (fo=1, routed)           0.678    17.928    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_70_n_0
    SLICE_X104Y39        LUT6 (Prop_lut6_I4_O)        0.126    18.054 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_28/O
                         net (fo=1, routed)           0.000    18.054    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_28_n_0
    SLICE_X104Y39        MUXF7 (Prop_muxf7_I0_O)      0.101    18.155 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_14/O
                         net (fo=1, routed)           0.000    18.155    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_14_n_0
    SLICE_X104Y39        MUXF8 (Prop_muxf8_I1_O)      0.043    18.198 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_6/O
                         net (fo=1, routed)           0.381    18.579    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_6_n_0
    SLICE_X100Y40        LUT6 (Prop_lut6_I5_O)        0.125    18.704 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.290    18.994    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X103Y40        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9899, routed)        1.615    18.942    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/clk
    SLICE_X103Y40        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[3]/C
                         clock pessimism              0.637    19.580    
                         clock uncertainty           -0.066    19.513    
    SLICE_X103Y40        FDCE (Setup_fdce_C_CE)      -0.201    19.312    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[3]
  -------------------------------------------------------------------
                         required time                         19.312    
                         arrival time                         -18.994    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/C
                            (falling edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.315ns  (logic 0.903ns (20.926%)  route 3.412ns (79.074%))
  Logic Levels:           9  (LUT6=4 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.943ns = ( 18.943 - 10.000 ) 
    Source Clock Delay      (SCD):    9.677ns = ( 14.677 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9899, routed)        1.804    14.677    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/clk
    SLICE_X127Y33        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y33        FDCE (Prop_fdce_C_Q)         0.228    14.905 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/Q
                         net (fo=117, routed)         0.941    15.845    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_237_239/ADDRB0
    SLICE_X122Y23        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043    15.888 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_237_239/RAMB/O
                         net (fo=1, routed)           0.612    16.500    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/neuron_num_reg[5]_rep__6_90
    SLICE_X121Y31        LUT6 (Prop_lut6_I5_O)        0.043    16.543 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/neuron_parameter_reg_r1_0_63_237_239_i_7/O
                         net (fo=2, routed)           0.513    17.056    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]_133
    SLICE_X117Y33        LUT6 (Prop_lut6_I1_O)        0.043    17.099 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_275/O
                         net (fo=1, routed)           0.000    17.099    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_275_n_0
    SLICE_X117Y33        MUXF7 (Prop_muxf7_I1_O)      0.108    17.207 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_157/O
                         net (fo=1, routed)           0.000    17.207    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_157_n_0
    SLICE_X117Y33        MUXF8 (Prop_muxf8_I1_O)      0.043    17.250 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_70/O
                         net (fo=1, routed)           0.678    17.928    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_70_n_0
    SLICE_X104Y39        LUT6 (Prop_lut6_I4_O)        0.126    18.054 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_28/O
                         net (fo=1, routed)           0.000    18.054    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_28_n_0
    SLICE_X104Y39        MUXF7 (Prop_muxf7_I0_O)      0.101    18.155 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_14/O
                         net (fo=1, routed)           0.000    18.155    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_14_n_0
    SLICE_X104Y39        MUXF8 (Prop_muxf8_I1_O)      0.043    18.198 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_6/O
                         net (fo=1, routed)           0.381    18.579    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_6_n_0
    SLICE_X100Y40        LUT6 (Prop_lut6_I5_O)        0.125    18.704 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.287    18.992    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X103Y42        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9899, routed)        1.616    18.943    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/clk
    SLICE_X103Y42        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]/C
                         clock pessimism              0.637    19.581    
                         clock uncertainty           -0.066    19.514    
    SLICE_X103Y42        FDCE (Setup_fdce_C_CE)      -0.201    19.313    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]
  -------------------------------------------------------------------
                         required time                         19.313    
                         arrival time                         -18.992    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/C
                            (falling edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.235ns  (logic 0.903ns (21.321%)  route 3.332ns (78.679%))
  Logic Levels:           9  (LUT6=4 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.942ns = ( 18.942 - 10.000 ) 
    Source Clock Delay      (SCD):    9.677ns = ( 14.677 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9899, routed)        1.804    14.677    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/clk
    SLICE_X127Y33        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y33        FDCE (Prop_fdce_C_Q)         0.228    14.905 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/Q
                         net (fo=117, routed)         0.941    15.845    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_237_239/ADDRB0
    SLICE_X122Y23        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043    15.888 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_237_239/RAMB/O
                         net (fo=1, routed)           0.612    16.500    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/neuron_num_reg[5]_rep__6_90
    SLICE_X121Y31        LUT6 (Prop_lut6_I5_O)        0.043    16.543 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/neuron_parameter_reg_r1_0_63_237_239_i_7/O
                         net (fo=2, routed)           0.513    17.056    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]_133
    SLICE_X117Y33        LUT6 (Prop_lut6_I1_O)        0.043    17.099 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_275/O
                         net (fo=1, routed)           0.000    17.099    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_275_n_0
    SLICE_X117Y33        MUXF7 (Prop_muxf7_I1_O)      0.108    17.207 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_157/O
                         net (fo=1, routed)           0.000    17.207    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_157_n_0
    SLICE_X117Y33        MUXF8 (Prop_muxf8_I1_O)      0.043    17.250 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_70/O
                         net (fo=1, routed)           0.678    17.928    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_70_n_0
    SLICE_X104Y39        LUT6 (Prop_lut6_I4_O)        0.126    18.054 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_28/O
                         net (fo=1, routed)           0.000    18.054    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_28_n_0
    SLICE_X104Y39        MUXF7 (Prop_muxf7_I0_O)      0.101    18.155 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_14/O
                         net (fo=1, routed)           0.000    18.155    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_14_n_0
    SLICE_X104Y39        MUXF8 (Prop_muxf8_I1_O)      0.043    18.198 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_6/O
                         net (fo=1, routed)           0.381    18.579    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_6_n_0
    SLICE_X100Y40        LUT6 (Prop_lut6_I5_O)        0.125    18.704 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.207    18.912    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X103Y41        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9899, routed)        1.615    18.942    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/clk
    SLICE_X103Y41        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[4]/C
                         clock pessimism              0.637    19.580    
                         clock uncertainty           -0.066    19.513    
    SLICE_X103Y41        FDCE (Setup_fdce_C_CE)      -0.201    19.312    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[4]
  -------------------------------------------------------------------
                         required time                         19.312    
                         arrival time                         -18.912    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/C
                            (falling edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.235ns  (logic 0.903ns (21.321%)  route 3.332ns (78.679%))
  Logic Levels:           9  (LUT6=4 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.942ns = ( 18.942 - 10.000 ) 
    Source Clock Delay      (SCD):    9.677ns = ( 14.677 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9899, routed)        1.804    14.677    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/clk
    SLICE_X127Y33        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y33        FDCE (Prop_fdce_C_Q)         0.228    14.905 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/Q
                         net (fo=117, routed)         0.941    15.845    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_237_239/ADDRB0
    SLICE_X122Y23        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043    15.888 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_237_239/RAMB/O
                         net (fo=1, routed)           0.612    16.500    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/neuron_num_reg[5]_rep__6_90
    SLICE_X121Y31        LUT6 (Prop_lut6_I5_O)        0.043    16.543 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/neuron_parameter_reg_r1_0_63_237_239_i_7/O
                         net (fo=2, routed)           0.513    17.056    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]_133
    SLICE_X117Y33        LUT6 (Prop_lut6_I1_O)        0.043    17.099 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_275/O
                         net (fo=1, routed)           0.000    17.099    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_275_n_0
    SLICE_X117Y33        MUXF7 (Prop_muxf7_I1_O)      0.108    17.207 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_157/O
                         net (fo=1, routed)           0.000    17.207    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_157_n_0
    SLICE_X117Y33        MUXF8 (Prop_muxf8_I1_O)      0.043    17.250 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_70/O
                         net (fo=1, routed)           0.678    17.928    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_70_n_0
    SLICE_X104Y39        LUT6 (Prop_lut6_I4_O)        0.126    18.054 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_28/O
                         net (fo=1, routed)           0.000    18.054    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_28_n_0
    SLICE_X104Y39        MUXF7 (Prop_muxf7_I0_O)      0.101    18.155 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_14/O
                         net (fo=1, routed)           0.000    18.155    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_14_n_0
    SLICE_X104Y39        MUXF8 (Prop_muxf8_I1_O)      0.043    18.198 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_6/O
                         net (fo=1, routed)           0.381    18.579    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_6_n_0
    SLICE_X100Y40        LUT6 (Prop_lut6_I5_O)        0.125    18.704 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.207    18.912    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X103Y41        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9899, routed)        1.615    18.942    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/clk
    SLICE_X103Y41        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[5]/C
                         clock pessimism              0.637    19.580    
                         clock uncertainty           -0.066    19.513    
    SLICE_X103Y41        FDCE (Setup_fdce_C_CE)      -0.201    19.312    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[5]
  -------------------------------------------------------------------
                         required time                         19.312    
                         arrival time                         -18.912    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/C
                            (falling edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.235ns  (logic 0.903ns (21.321%)  route 3.332ns (78.679%))
  Logic Levels:           9  (LUT6=4 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.942ns = ( 18.942 - 10.000 ) 
    Source Clock Delay      (SCD):    9.677ns = ( 14.677 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9899, routed)        1.804    14.677    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/clk
    SLICE_X127Y33        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y33        FDCE (Prop_fdce_C_Q)         0.228    14.905 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/Q
                         net (fo=117, routed)         0.941    15.845    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_237_239/ADDRB0
    SLICE_X122Y23        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043    15.888 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_237_239/RAMB/O
                         net (fo=1, routed)           0.612    16.500    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/neuron_num_reg[5]_rep__6_90
    SLICE_X121Y31        LUT6 (Prop_lut6_I5_O)        0.043    16.543 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/neuron_parameter_reg_r1_0_63_237_239_i_7/O
                         net (fo=2, routed)           0.513    17.056    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]_133
    SLICE_X117Y33        LUT6 (Prop_lut6_I1_O)        0.043    17.099 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_275/O
                         net (fo=1, routed)           0.000    17.099    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_275_n_0
    SLICE_X117Y33        MUXF7 (Prop_muxf7_I1_O)      0.108    17.207 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_157/O
                         net (fo=1, routed)           0.000    17.207    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_157_n_0
    SLICE_X117Y33        MUXF8 (Prop_muxf8_I1_O)      0.043    17.250 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_70/O
                         net (fo=1, routed)           0.678    17.928    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_70_n_0
    SLICE_X104Y39        LUT6 (Prop_lut6_I4_O)        0.126    18.054 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_28/O
                         net (fo=1, routed)           0.000    18.054    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_28_n_0
    SLICE_X104Y39        MUXF7 (Prop_muxf7_I0_O)      0.101    18.155 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_14/O
                         net (fo=1, routed)           0.000    18.155    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_14_n_0
    SLICE_X104Y39        MUXF8 (Prop_muxf8_I1_O)      0.043    18.198 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_6/O
                         net (fo=1, routed)           0.381    18.579    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_6_n_0
    SLICE_X100Y40        LUT6 (Prop_lut6_I5_O)        0.125    18.704 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.207    18.912    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X103Y41        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9899, routed)        1.615    18.942    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/clk
    SLICE_X103Y41        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[6]/C
                         clock pessimism              0.637    19.580    
                         clock uncertainty           -0.066    19.513    
    SLICE_X103Y41        FDCE (Setup_fdce_C_CE)      -0.201    19.312    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[6]
  -------------------------------------------------------------------
                         required time                         19.312    
                         arrival time                         -18.912    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.401ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/C
                            (falling edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout rise@10.000ns - main_s7mmcm_clkout fall@5.000ns)
  Data Path Delay:        4.235ns  (logic 0.903ns (21.321%)  route 3.332ns (78.679%))
  Logic Levels:           9  (LUT6=4 MUXF7=2 MUXF8=2 RAMD64E=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.942ns = ( 18.942 - 10.000 ) 
    Source Clock Delay      (SCD):    9.677ns = ( 14.677 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     5.906 f  IBUFDS/O
                         net (fo=1, routed)           2.299     8.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     8.298 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936    10.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    10.311 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469    12.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    12.873 f  BUFG_3/O
                         net (fo=9899, routed)        1.804    14.677    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/clk
    SLICE_X127Y33        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y33        FDCE (Prop_fdce_C_Q)         0.228    14.905 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_num_reg[0]_rep__5/Q
                         net (fo=117, routed)         0.941    15.845    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_237_239/ADDRB0
    SLICE_X122Y23        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043    15.888 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_0_63_237_239/RAMB/O
                         net (fo=1, routed)           0.612    16.500    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/neuron_num_reg[5]_rep__6_90
    SLICE_X121Y31        LUT6 (Prop_lut6_I5_O)        0.043    16.543 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/neuron_parameter_reg_r1_0_63_237_239_i_7/O
                         net (fo=2, routed)           0.513    17.056    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[0]_133
    SLICE_X117Y33        LUT6 (Prop_lut6_I1_O)        0.043    17.099 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_275/O
                         net (fo=1, routed)           0.000    17.099    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_275_n_0
    SLICE_X117Y33        MUXF7 (Prop_muxf7_I1_O)      0.108    17.207 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_157/O
                         net (fo=1, routed)           0.000    17.207    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_157_n_0
    SLICE_X117Y33        MUXF8 (Prop_muxf8_I1_O)      0.043    17.250 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_70/O
                         net (fo=1, routed)           0.678    17.928    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_70_n_0
    SLICE_X104Y39        LUT6 (Prop_lut6_I4_O)        0.126    18.054 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_28/O
                         net (fo=1, routed)           0.000    18.054    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_28_n_0
    SLICE_X104Y39        MUXF7 (Prop_muxf7_I0_O)      0.101    18.155 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_14/O
                         net (fo=1, routed)           0.000    18.155    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_14_n_0
    SLICE_X104Y39        MUXF8 (Prop_muxf8_I1_O)      0.043    18.198 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_6/O
                         net (fo=1, routed)           0.381    18.579    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[8]_i_6_n_0
    SLICE_X100Y40        LUT6 (Prop_lut6_I5_O)        0.125    18.704 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1/O
                         net (fo=9, routed)           0.207    18.912    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential[8]_i_1_n_0
    SLICE_X103Y41        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                     10.000    10.000 r  
    AD12                                              0.000    10.000 r  clk200_p (IN)
                         net (fo=0)                   0.000    10.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803    10.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    12.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    13.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    14.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    14.908 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    17.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    17.327 r  BUFG_3/O
                         net (fo=9899, routed)        1.615    18.942    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/clk
    SLICE_X103Y41        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[7]/C
                         clock pessimism              0.637    19.580    
                         clock uncertainty           -0.066    19.513    
    SLICE_X103Y41        FDCE (Setup_fdce_C_CE)      -0.201    19.312    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_block/integrated_potential_reg[7]
  -------------------------------------------------------------------
                         required time                         19.312    
                         arrival time                         -18.912    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 snn_1x1_wrapper/load_param_fifo/async_fifo_ins/rptr_empty/rbin_reg[0]_rep__4/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_64_127_258_260/RAMB/I
                            (falling edge-triggered cell RAMD64E clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (main_s7mmcm_clkout fall@5.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        4.367ns  (logic 0.352ns (8.060%)  route 4.015ns (91.940%))
  Logic Levels:           3  (LUT5=1 LUT6=1 RAMD64E=1)
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.946ns = ( 13.946 - 5.000 ) 
    Source Clock Delay      (SCD):    9.450ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.469     7.780    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG_3/O
                         net (fo=9899, routed)        1.577     9.450    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/rptr_empty/clk
    SLICE_X111Y79        FDCE                                         r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/rptr_empty/rbin_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDCE (Prop_fdce_C_Q)         0.223     9.673 r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/rptr_empty/rbin_reg[0]_rep__4/Q
                         net (fo=126, routed)         1.212    10.884    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_258_260/ADDRB0
    SLICE_X86Y75         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043    10.927 r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_258_260/RAMB/O
                         net (fo=1, routed)           0.595    11.523    snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/mem_reg_64_127_258_260_n_1
    SLICE_X91Y75         LUT6 (Prop_lut6_I3_O)        0.043    11.566 r  snn_1x1_wrapper/load_param_fifo/async_fifo_ins/fifomem/neuron_parameter_reg_r1_0_63_258_260_i_9/O
                         net (fo=1, routed)           1.351    12.917    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/param_data_in[175]
    SLICE_X96Y27         LUT5 (Prop_lut5_I4_O)        0.043    12.960 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_0_63_258_260_i_2/O
                         net (fo=8, routed)           0.857    13.817    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_64_127_258_260/DIB
    SLICE_X104Y9         RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_64_127_258_260/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout fall edge)
                                                      5.000     5.000 f  
    AD12                                              0.000     5.000 f  clk200_p (IN)
                         net (fo=0)                   0.000     5.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     5.803 f  IBUFDS/O
                         net (fo=1, routed)           2.173     7.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     8.059 f  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776     9.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     9.908 f  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.336    12.244    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    12.327 f  BUFG_3/O
                         net (fo=9899, routed)        1.619    13.946    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_64_127_258_260/WCLK
    SLICE_X104Y9         RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_64_127_258_260/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.562    14.509    
                         clock uncertainty           -0.066    14.442    
    SLICE_X104Y9         RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.195    14.247    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r1_64_127_258_260/RAMB
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                         -13.817    
  -------------------------------------------------------------------
                         slack                                  0.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.636%)  route 0.151ns (62.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9899, routed)        0.702     4.163    snn_1x1_wrapper/load_neuron_inst_fifo/clk
    SLICE_X87Y49         FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.091     4.254 r  snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[4]/Q
                         net (fo=27, routed)          0.151     4.405    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/A4
    SLICE_X82Y49         RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9899, routed)        0.959     4.922    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/WCLK
    SLICE_X82Y49         RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.HIGH/CLK
                         clock pessimism             -0.729     4.192    
    SLICE_X82Y49         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.149     4.341    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.405    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.636%)  route 0.151ns (62.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9899, routed)        0.702     4.163    snn_1x1_wrapper/load_neuron_inst_fifo/clk
    SLICE_X87Y49         FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.091     4.254 r  snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[4]/Q
                         net (fo=27, routed)          0.151     4.405    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/A4
    SLICE_X82Y49         RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9899, routed)        0.959     4.922    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/WCLK
    SLICE_X82Y49         RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.LOW/CLK
                         clock pessimism             -0.729     4.192    
    SLICE_X82Y49         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.149     4.341    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.405    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/SP.HIGH/WADR4
                            (rising edge-triggered cell RAMD64E clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.636%)  route 0.151ns (62.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9899, routed)        0.702     4.163    snn_1x1_wrapper/load_neuron_inst_fifo/clk
    SLICE_X87Y49         FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.091     4.254 r  snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[4]/Q
                         net (fo=27, routed)          0.151     4.405    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/A4
    SLICE_X82Y49         RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/SP.HIGH/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9899, routed)        0.959     4.922    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/WCLK
    SLICE_X82Y49         RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/SP.HIGH/CLK
                         clock pessimism             -0.729     4.192    
    SLICE_X82Y49         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.149     4.341    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.405    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/SP.LOW/WADR4
                            (rising edge-triggered cell RAMD64E clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.636%)  route 0.151ns (62.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.922ns
    Source Clock Delay      (SCD):    4.163ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9899, routed)        0.702     4.163    snn_1x1_wrapper/load_neuron_inst_fifo/clk
    SLICE_X87Y49         FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y49         FDCE (Prop_fdce_C_Q)         0.091     4.254 r  snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[4]/Q
                         net (fo=27, routed)          0.151     4.405    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/A4
    SLICE_X82Y49         RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/SP.LOW/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9899, routed)        0.959     4.922    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/WCLK
    SLICE_X82Y49         RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/SP.LOW/CLK
                         clock pessimism             -0.729     4.192    
    SLICE_X82Y49         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.149     4.341    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                         -4.341    
                         arrival time                           4.405    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/data_reg[3][2]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/output_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.748ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9899, routed)        0.738     4.199    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/clk
    SLICE_X131Y18        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/data_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X131Y18        FDCE (Prop_fdce_C_Q)         0.100     4.299 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/data_reg[3][2]/Q
                         net (fo=1, routed)           0.055     4.354    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/data_reg_n_0_[3][2]
    SLICE_X130Y18        LUT6 (Prop_lut6_I1_O)        0.028     4.382 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/output_data[2]_i_1/O
                         net (fo=1, routed)           0.000     4.382    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/output_data[2]_i_1_n_0
    SLICE_X130Y18        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/output_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9899, routed)        0.996     4.959    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/clk
    SLICE_X130Y18        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/output_data_reg[2]/C
                         clock pessimism             -0.748     4.210    
    SLICE_X130Y18        FDCE (Hold_fdce_C_D)         0.087     4.297    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_east/south_buffer/output_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.297    
                         arrival time                           4.382    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/data_reg[2][6]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/output_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.964ns
    Source Clock Delay      (SCD):    4.204ns
    Clock Pessimism Removal (CPR):    0.748ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9899, routed)        0.743     4.204    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/clk
    SLICE_X135Y16        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/data_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y16        FDCE (Prop_fdce_C_Q)         0.100     4.304 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/data_reg[2][6]/Q
                         net (fo=1, routed)           0.055     4.359    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/data_reg_n_0_[2][6]
    SLICE_X134Y16        LUT6 (Prop_lut6_I0_O)        0.028     4.387 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/output_data[6]_i_1/O
                         net (fo=1, routed)           0.000     4.387    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/output_data[6]_i_1_n_0
    SLICE_X134Y16        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/output_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9899, routed)        1.001     4.964    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/clk
    SLICE_X134Y16        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/output_data_reg[6]/C
                         clock pessimism             -0.748     4.215    
    SLICE_X134Y16        FDCE (Hold_fdce_C_D)         0.087     4.302    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/local_buffer/output_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.302    
                         arrival time                           4.387    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/routing_buffer/data_reg[3][15]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/routing_buffer/output_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.957ns
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.747ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9899, routed)        0.737     4.198    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/routing_buffer/clk
    SLICE_X143Y23        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/routing_buffer/data_reg[3][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y23        FDCE (Prop_fdce_C_Q)         0.100     4.298 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/routing_buffer/data_reg[3][15]/Q
                         net (fo=1, routed)           0.055     4.353    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/routing_buffer/data_reg[3]_7[15]
    SLICE_X142Y23        LUT6 (Prop_lut6_I1_O)        0.028     4.381 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/routing_buffer/output_data[15]_i_1/O
                         net (fo=1, routed)           0.000     4.381    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/routing_buffer/output_data[15]_i_1_n_0
    SLICE_X142Y23        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/routing_buffer/output_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9899, routed)        0.994     4.957    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/routing_buffer/clk
    SLICE_X142Y23        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/routing_buffer/output_data_reg[15]/C
                         clock pessimism             -0.747     4.209    
    SLICE_X142Y23        FDCE (Hold_fdce_C_D)         0.087     4.296    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_north/routing_buffer/output_data_reg[15]
  -------------------------------------------------------------------
                         required time                         -4.296    
                         arrival time                           4.381    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/data_reg[3][1]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/output_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.744%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    4.199ns
    Clock Pessimism Removal (CPR):    0.748ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9899, routed)        0.738     4.199    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/clk
    SLICE_X123Y15        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/data_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y15        FDCE (Prop_fdce_C_Q)         0.100     4.299 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/data_reg[3][1]/Q
                         net (fo=1, routed)           0.056     4.355    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/data_reg_n_0_[3][1]
    SLICE_X122Y15        LUT6 (Prop_lut6_I1_O)        0.028     4.383 r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/output_data[1]_i_1/O
                         net (fo=1, routed)           0.000     4.383    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/output_data[1]_i_1_n_0
    SLICE_X122Y15        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/output_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9899, routed)        0.996     4.959    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/clk
    SLICE_X122Y15        FDCE                                         r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/output_data_reg[1]/C
                         clock pessimism             -0.748     4.210    
    SLICE_X122Y15        FDCE (Hold_fdce_C_D)         0.087     4.297    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/forward_south/local_buffer/output_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.297    
                         arrival time                           4.383    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/DP.HIGH/WADR6
                            (rising edge-triggered cell RAMD64E clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.064%)  route 0.177ns (63.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    4.111ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9899, routed)        0.650     4.111    snn_1x1_wrapper/load_neuron_inst_fifo/clk
    SLICE_X87Y50         FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50         FDCE (Prop_fdce_C_Q)         0.100     4.211 r  snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[6]/Q
                         net (fo=22, routed)          0.177     4.389    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/A6
    SLICE_X86Y50         RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/DP.HIGH/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9899, routed)        0.889     4.852    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/WCLK
    SLICE_X86Y50         RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/DP.HIGH/CLK
                         clock pessimism             -0.729     4.122    
    SLICE_X86Y50         RAMD64E (Hold_ramd64e_CLK_WADR6)
                                                      0.166     4.288    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -4.288    
                         arrival time                           4.389    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/DP.LOW/WADR6
                            (rising edge-triggered cell RAMD64E clocked by main_s7mmcm_clkout  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             main_s7mmcm_clkout
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_s7mmcm_clkout rise@0.000ns - main_s7mmcm_clkout rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.100ns (36.064%)  route 0.177ns (63.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    4.111ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.127     3.435    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG_3/O
                         net (fo=9899, routed)        0.650     4.111    snn_1x1_wrapper/load_neuron_inst_fifo/clk
    SLICE_X87Y50         FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50         FDCE (Prop_fdce_C_Q)         0.100     4.211 r  snn_1x1_wrapper/load_neuron_inst_fifo/count_reg[6]/Q
                         net (fo=22, routed)          0.177     4.389    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/A6
    SLICE_X86Y50         RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/DP.LOW/WADR6
  -------------------------------------------------------------------    -------------------

                         (clock main_s7mmcm_clkout rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.196     3.933    main_s7mmcm_clkout
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG_3/O
                         net (fo=9899, routed)        0.889     4.852    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/WCLK
    SLICE_X86Y50         RAMD64E                                      r  snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/DP.LOW/CLK
                         clock pessimism             -0.729     4.122    
    SLICE_X86Y50         RAMD64E (Hold_ramd64e_CLK_WADR6)
                                                      0.166     4.288    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/DP.LOW
  -------------------------------------------------------------------
                         required time                         -4.288    
                         arrival time                           4.389    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         main_s7mmcm_clkout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y3    BUFG_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT3
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X85Y22     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/data_reg[3][26]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X85Y22     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/data_reg[3][27]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X85Y22     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/data_reg[3][29]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X119Y20    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/Router/from_local/buffer_west/read_pointer_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X95Y32     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/packet_count_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X95Y32     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/packet_count_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X93Y33     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/packet_count_reg[7]/C
Min Period        n/a     FDCE/C              n/a            0.750         10.000      9.250      SLICE_X89Y31     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/packet_to_router_count_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCME2_ADV/CLKOUT3
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X82Y49     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X82Y49     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X82Y49     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X82Y49     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_0_127_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X82Y50     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X82Y50     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X82Y50     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X82Y50     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X86Y50     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X86Y50     snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_instructions_reg_128_255_1_1/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X118Y35    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_64_127_168_170/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X118Y35    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_64_127_168_170/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X118Y35    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_64_127_168_170/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X118Y35    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_64_127_168_170/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X116Y34    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_64_127_171_173/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X116Y34    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_64_127_171_173/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X116Y34    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_64_127_171_173/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X116Y34    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_64_127_171_173/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X120Y43    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_64_127_174_176/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         5.000       4.232      SLICE_X120Y43    snn_1x1_wrapper/RANCNetworkGrid_1x1_ins/Core0/neuron_grid/datapath/neuron_parameter_reg_r2_64_127_174_176/RAMB/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  main_crg_clkout0
  To Clock:  main_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.243ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 0.236ns (3.300%)  route 6.915ns (96.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.765ns = ( 16.765 - 8.000 ) 
    Source Clock Delay      (SCD):    9.736ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10772, routed)       1.863     9.736    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.236     9.972 f  FDPE_1/Q
                         net (fo=8767, routed)        6.915    16.886    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/sys_rst
    SLICE_X83Y54         FDCE                                         f  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10772, routed)       1.438    16.765    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/main_edabk_snn_sys_clk
    SLICE_X83Y54         FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[2]/C
                         clock pessimism              0.562    17.328    
                         clock uncertainty           -0.064    17.263    
    SLICE_X83Y54         FDCE (Recov_fdce_C_CLR)     -0.292    16.971    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[2]
  -------------------------------------------------------------------
                         required time                         16.971    
                         arrival time                         -16.886    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[7]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 0.236ns (3.300%)  route 6.915ns (96.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.765ns = ( 16.765 - 8.000 ) 
    Source Clock Delay      (SCD):    9.736ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10772, routed)       1.863     9.736    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.236     9.972 f  FDPE_1/Q
                         net (fo=8767, routed)        6.915    16.886    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/sys_rst
    SLICE_X83Y54         FDCE                                         f  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10772, routed)       1.438    16.765    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/main_edabk_snn_sys_clk
    SLICE_X83Y54         FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[7]/C
                         clock pessimism              0.562    17.328    
                         clock uncertainty           -0.064    17.263    
    SLICE_X83Y54         FDCE (Recov_fdce_C_CLR)     -0.292    16.971    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wbin_reg[7]
  -------------------------------------------------------------------
                         required time                         16.971    
                         arrival time                         -16.886    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[0]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 0.236ns (3.300%)  route 6.915ns (96.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.765ns = ( 16.765 - 8.000 ) 
    Source Clock Delay      (SCD):    9.736ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10772, routed)       1.863     9.736    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.236     9.972 f  FDPE_1/Q
                         net (fo=8767, routed)        6.915    16.886    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/sys_rst
    SLICE_X83Y54         FDCE                                         f  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10772, routed)       1.438    16.765    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/main_edabk_snn_sys_clk
    SLICE_X83Y54         FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[0]/C
                         clock pessimism              0.562    17.328    
                         clock uncertainty           -0.064    17.263    
    SLICE_X83Y54         FDCE (Recov_fdce_C_CLR)     -0.292    16.971    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         16.971    
                         arrival time                         -16.886    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[1]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 0.236ns (3.300%)  route 6.915ns (96.700%))
  Logic Levels:           0  
  Clock Path Skew:        -0.408ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.765ns = ( 16.765 - 8.000 ) 
    Source Clock Delay      (SCD):    9.736ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10772, routed)       1.863     9.736    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.236     9.972 f  FDPE_1/Q
                         net (fo=8767, routed)        6.915    16.886    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/sys_rst
    SLICE_X83Y54         FDCE                                         f  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10772, routed)       1.438    16.765    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/main_edabk_snn_sys_clk
    SLICE_X83Y54         FDCE                                         r  snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[1]/C
                         clock pessimism              0.562    17.328    
                         clock uncertainty           -0.064    17.263    
    SLICE_X83Y54         FDCE (Recov_fdce_C_CLR)     -0.292    16.971    snn_1x1_wrapper/load_neuron_inst_fifo/async_fifo_ins/wptr_full/wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         16.971    
                         arrival time                         -16.886    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[0]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 0.236ns (3.304%)  route 6.906ns (96.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.759ns = ( 16.759 - 8.000 ) 
    Source Clock Delay      (SCD):    9.736ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10772, routed)       1.863     9.736    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.236     9.972 f  FDPE_1/Q
                         net (fo=8767, routed)        6.906    16.878    snn_1x1_wrapper/load_packet_fifo/sync_r2w/sys_rst
    SLICE_X84Y82         FDCE                                         f  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10772, routed)       1.432    16.759    snn_1x1_wrapper/load_packet_fifo/sync_r2w/main_edabk_snn_sys_clk
    SLICE_X84Y82         FDCE                                         r  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[0]/C
                         clock pessimism              0.562    17.322    
                         clock uncertainty           -0.064    17.257    
    SLICE_X84Y82         FDCE (Recov_fdce_C_CLR)     -0.292    16.965    snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -16.878    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[2]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 0.236ns (3.304%)  route 6.906ns (96.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.759ns = ( 16.759 - 8.000 ) 
    Source Clock Delay      (SCD):    9.736ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10772, routed)       1.863     9.736    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.236     9.972 f  FDPE_1/Q
                         net (fo=8767, routed)        6.906    16.878    snn_1x1_wrapper/load_packet_fifo/sync_r2w/sys_rst
    SLICE_X84Y82         FDCE                                         f  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10772, routed)       1.432    16.759    snn_1x1_wrapper/load_packet_fifo/sync_r2w/main_edabk_snn_sys_clk
    SLICE_X84Y82         FDCE                                         r  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[2]/C
                         clock pessimism              0.562    17.322    
                         clock uncertainty           -0.064    17.257    
    SLICE_X84Y82         FDCE (Recov_fdce_C_CLR)     -0.292    16.965    snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -16.878    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[4]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 0.236ns (3.304%)  route 6.906ns (96.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.759ns = ( 16.759 - 8.000 ) 
    Source Clock Delay      (SCD):    9.736ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10772, routed)       1.863     9.736    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.236     9.972 f  FDPE_1/Q
                         net (fo=8767, routed)        6.906    16.878    snn_1x1_wrapper/load_packet_fifo/sync_r2w/sys_rst
    SLICE_X84Y82         FDCE                                         f  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10772, routed)       1.432    16.759    snn_1x1_wrapper/load_packet_fifo/sync_r2w/main_edabk_snn_sys_clk
    SLICE_X84Y82         FDCE                                         r  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[4]/C
                         clock pessimism              0.562    17.322    
                         clock uncertainty           -0.064    17.257    
    SLICE_X84Y82         FDCE (Recov_fdce_C_CLR)     -0.292    16.965    snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -16.878    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[8]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 0.236ns (3.304%)  route 6.906ns (96.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.759ns = ( 16.759 - 8.000 ) 
    Source Clock Delay      (SCD):    9.736ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10772, routed)       1.863     9.736    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.236     9.972 f  FDPE_1/Q
                         net (fo=8767, routed)        6.906    16.878    snn_1x1_wrapper/load_packet_fifo/sync_r2w/sys_rst
    SLICE_X84Y82         FDCE                                         f  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10772, routed)       1.432    16.759    snn_1x1_wrapper/load_packet_fifo/sync_r2w/main_edabk_snn_sys_clk
    SLICE_X84Y82         FDCE                                         r  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[8]/C
                         clock pessimism              0.562    17.322    
                         clock uncertainty           -0.064    17.257    
    SLICE_X84Y82         FDCE (Recov_fdce_C_CLR)     -0.292    16.965    snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[8]
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -16.878    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq2_rptr_reg[0]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 0.236ns (3.304%)  route 6.906ns (96.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.759ns = ( 16.759 - 8.000 ) 
    Source Clock Delay      (SCD):    9.736ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10772, routed)       1.863     9.736    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.236     9.972 f  FDPE_1/Q
                         net (fo=8767, routed)        6.906    16.878    snn_1x1_wrapper/load_packet_fifo/sync_r2w/sys_rst
    SLICE_X84Y82         FDCE                                         f  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq2_rptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10772, routed)       1.432    16.759    snn_1x1_wrapper/load_packet_fifo/sync_r2w/main_edabk_snn_sys_clk
    SLICE_X84Y82         FDCE                                         r  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq2_rptr_reg[0]/C
                         clock pessimism              0.562    17.322    
                         clock uncertainty           -0.064    17.257    
    SLICE_X84Y82         FDCE (Recov_fdce_C_CLR)     -0.292    16.965    snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq2_rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -16.878    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq2_rptr_reg[2]/CLR
                            (recovery check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (main_crg_clkout0 rise@8.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 0.236ns (3.304%)  route 6.906ns (96.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.759ns = ( 16.759 - 8.000 ) 
    Source Clock Delay      (SCD):    9.736ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  IBUFDS/O
                         net (fo=1, routed)           2.299     3.205    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     3.298 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.936     5.234    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.311 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.469     7.780    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     7.873 r  BUFG/O
                         net (fo=10772, routed)       1.863     9.736    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.236     9.972 f  FDPE_1/Q
                         net (fo=8767, routed)        6.906    16.878    snn_1x1_wrapper/load_packet_fifo/sync_r2w/sys_rst
    SLICE_X84Y82         FDCE                                         f  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq2_rptr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     8.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  IBUFDS/O
                         net (fo=1, routed)           2.173    10.976    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    11.059 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.776    12.835    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.908 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.336    15.244    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    15.327 r  BUFG/O
                         net (fo=10772, routed)       1.432    16.759    snn_1x1_wrapper/load_packet_fifo/sync_r2w/main_edabk_snn_sys_clk
    SLICE_X84Y82         FDCE                                         r  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq2_rptr_reg[2]/C
                         clock pessimism              0.562    17.322    
                         clock uncertainty           -0.064    17.257    
    SLICE_X84Y82         FDCE (Recov_fdce_C_CLR)     -0.292    16.965    snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq2_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         16.965    
                         arrival time                         -16.878    
  -------------------------------------------------------------------
                         slack                                  0.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.243ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq2_rptr_reg[1]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.107ns (8.928%)  route 1.091ns (91.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    4.235ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10772, routed)       0.774     4.235    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.107     4.342 f  FDPE_1/Q
                         net (fo=8767, routed)        1.091     5.434    snn_1x1_wrapper/load_packet_fifo/sync_r2w/sys_rst
    SLICE_X85Y84         FDCE                                         f  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq2_rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10772, routed)       0.882     4.845    snn_1x1_wrapper/load_packet_fifo/sync_r2w/main_edabk_snn_sys_clk
    SLICE_X85Y84         FDCE                                         r  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq2_rptr_reg[1]/C
                         clock pessimism             -0.549     4.295    
    SLICE_X85Y84         FDCE (Remov_fdce_C_CLR)     -0.105     4.190    snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq2_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.190    
                         arrival time                           5.434    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.243ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_packet_fifo/wptr_full/wbin_reg[5]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.107ns (8.928%)  route 1.091ns (91.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    4.235ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10772, routed)       0.774     4.235    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.107     4.342 f  FDPE_1/Q
                         net (fo=8767, routed)        1.091     5.434    snn_1x1_wrapper/load_packet_fifo/wptr_full/sys_rst
    SLICE_X85Y84         FDCE                                         f  snn_1x1_wrapper/load_packet_fifo/wptr_full/wbin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10772, routed)       0.882     4.845    snn_1x1_wrapper/load_packet_fifo/wptr_full/main_edabk_snn_sys_clk
    SLICE_X85Y84         FDCE                                         r  snn_1x1_wrapper/load_packet_fifo/wptr_full/wbin_reg[5]/C
                         clock pessimism             -0.549     4.295    
    SLICE_X85Y84         FDCE (Remov_fdce_C_CLR)     -0.105     4.190    snn_1x1_wrapper/load_packet_fifo/wptr_full/wbin_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.190    
                         arrival time                           5.434    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.243ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_packet_fifo/wptr_full/wptr_reg[4]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.198ns  (logic 0.107ns (8.928%)  route 1.091ns (91.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    4.235ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10772, routed)       0.774     4.235    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.107     4.342 f  FDPE_1/Q
                         net (fo=8767, routed)        1.091     5.434    snn_1x1_wrapper/load_packet_fifo/wptr_full/sys_rst
    SLICE_X85Y84         FDCE                                         f  snn_1x1_wrapper/load_packet_fifo/wptr_full/wptr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10772, routed)       0.882     4.845    snn_1x1_wrapper/load_packet_fifo/wptr_full/main_edabk_snn_sys_clk
    SLICE_X85Y84         FDCE                                         r  snn_1x1_wrapper/load_packet_fifo/wptr_full/wptr_reg[4]/C
                         clock pessimism             -0.549     4.295    
    SLICE_X85Y84         FDCE (Remov_fdce_C_CLR)     -0.105     4.190    snn_1x1_wrapper/load_packet_fifo/wptr_full/wptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.190    
                         arrival time                           5.434    
  -------------------------------------------------------------------
                         slack                                  1.243    

Slack (MET) :             1.246ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[1]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.107ns (8.912%)  route 1.094ns (91.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    4.235ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10772, routed)       0.774     4.235    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.107     4.342 f  FDPE_1/Q
                         net (fo=8767, routed)        1.094     5.436    snn_1x1_wrapper/load_packet_fifo/sync_r2w/sys_rst
    SLICE_X84Y84         FDCE                                         f  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10772, routed)       0.882     4.845    snn_1x1_wrapper/load_packet_fifo/sync_r2w/main_edabk_snn_sys_clk
    SLICE_X84Y84         FDCE                                         r  snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[1]/C
                         clock pessimism             -0.549     4.295    
    SLICE_X84Y84         FDCE (Remov_fdce_C_CLR)     -0.105     4.190    snn_1x1_wrapper/load_packet_fifo/sync_r2w/wq1_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.190    
                         arrival time                           5.436    
  -------------------------------------------------------------------
                         slack                                  1.246    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[0]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.107ns (7.931%)  route 1.242ns (92.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    4.235ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10772, routed)       0.774     4.235    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.107     4.342 f  FDPE_1/Q
                         net (fo=8767, routed)        1.242     5.585    snn_1x1_wrapper/packet_out_fifo/rptr_empty/sys_rst
    SLICE_X139Y35        FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10772, routed)       1.004     4.967    snn_1x1_wrapper/packet_out_fifo/rptr_empty/main_edabk_snn_sys_clk
    SLICE_X139Y35        FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[0]/C
                         clock pessimism             -0.729     4.237    
    SLICE_X139Y35        FDCE (Remov_fdce_C_CLR)     -0.105     4.132    snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.132    
                         arrival time                           5.585    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[1]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.107ns (7.931%)  route 1.242ns (92.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    4.235ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10772, routed)       0.774     4.235    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.107     4.342 f  FDPE_1/Q
                         net (fo=8767, routed)        1.242     5.585    snn_1x1_wrapper/packet_out_fifo/rptr_empty/sys_rst
    SLICE_X139Y35        FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10772, routed)       1.004     4.967    snn_1x1_wrapper/packet_out_fifo/rptr_empty/main_edabk_snn_sys_clk
    SLICE_X139Y35        FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[1]/C
                         clock pessimism             -0.729     4.237    
    SLICE_X139Y35        FDCE (Remov_fdce_C_CLR)     -0.105     4.132    snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.132    
                         arrival time                           5.585    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[3]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.107ns (7.931%)  route 1.242ns (92.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    4.235ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10772, routed)       0.774     4.235    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.107     4.342 f  FDPE_1/Q
                         net (fo=8767, routed)        1.242     5.585    snn_1x1_wrapper/packet_out_fifo/rptr_empty/sys_rst
    SLICE_X139Y35        FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10772, routed)       1.004     4.967    snn_1x1_wrapper/packet_out_fifo/rptr_empty/main_edabk_snn_sys_clk
    SLICE_X139Y35        FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[3]/C
                         clock pessimism             -0.729     4.237    
    SLICE_X139Y35        FDCE (Remov_fdce_C_CLR)     -0.105     4.132    snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.132    
                         arrival time                           5.585    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[4]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.107ns (7.931%)  route 1.242ns (92.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    4.235ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10772, routed)       0.774     4.235    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.107     4.342 f  FDPE_1/Q
                         net (fo=8767, routed)        1.242     5.585    snn_1x1_wrapper/packet_out_fifo/rptr_empty/sys_rst
    SLICE_X139Y35        FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10772, routed)       1.004     4.967    snn_1x1_wrapper/packet_out_fifo/rptr_empty/main_edabk_snn_sys_clk
    SLICE_X139Y35        FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[4]/C
                         clock pessimism             -0.729     4.237    
    SLICE_X139Y35        FDCE (Remov_fdce_C_CLR)     -0.105     4.132    snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.132    
                         arrival time                           5.585    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[5]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.107ns (7.931%)  route 1.242ns (92.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    4.235ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10772, routed)       0.774     4.235    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.107     4.342 f  FDPE_1/Q
                         net (fo=8767, routed)        1.242     5.585    snn_1x1_wrapper/packet_out_fifo/rptr_empty/sys_rst
    SLICE_X139Y35        FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10772, routed)       1.004     4.967    snn_1x1_wrapper/packet_out_fifo/rptr_empty/main_edabk_snn_sys_clk
    SLICE_X139Y35        FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[5]/C
                         clock pessimism             -0.729     4.237    
    SLICE_X139Y35        FDCE (Remov_fdce_C_CLR)     -0.105     4.132    snn_1x1_wrapper/packet_out_fifo/rptr_empty/rbin_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.132    
                         arrival time                           5.585    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 FDPE_1/C
                            (rising edge-triggered cell FDPE clocked by main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[1]/CLR
                            (removal check against rising-edge clock main_crg_clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (main_crg_clkout0 rise@0.000ns - main_crg_clkout0 rise@0.000ns)
  Data Path Delay:        1.349ns  (logic 0.107ns (7.931%)  route 1.242ns (92.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.967ns
    Source Clock Delay      (SCD):    4.235ns
    Clock Pessimism Removal (CPR):    0.729ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  IBUFDS/O
                         net (fo=1, routed)           1.083     1.471    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.497 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           0.761     2.258    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.308 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.127     3.435    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.461 r  BUFG/O
                         net (fo=10772, routed)       0.774     4.235    sys_clk
    SLICE_X152Y17        FDPE                                         r  FDPE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y17        FDPE (Prop_fdpe_C_Q)         0.107     4.342 f  FDPE_1/Q
                         net (fo=8767, routed)        1.242     5.585    snn_1x1_wrapper/packet_out_fifo/sync_w2r/sys_rst
    SLICE_X139Y35        FDCE                                         f  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock main_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  clk200_p (IN)
                         net (fo=0)                   0.000     0.000    clk200_p
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  IBUFDS/O
                         net (fo=1, routed)           1.154     1.624    IBUFDS_n_0_BUFG_inst_n_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.654 r  IBUFDS_n_0_BUFG_inst/O
                         net (fo=9, routed)           1.030     2.684    main_crg_clkin
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.737 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.196     3.933    main_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.963 r  BUFG/O
                         net (fo=10772, routed)       1.004     4.967    snn_1x1_wrapper/packet_out_fifo/sync_w2r/main_edabk_snn_sys_clk
    SLICE_X139Y35        FDCE                                         r  snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[1]/C
                         clock pessimism             -0.729     4.237    
    SLICE_X139Y35        FDCE (Remov_fdce_C_CLR)     -0.105     4.132    snn_1x1_wrapper/packet_out_fifo/sync_w2r/rq2_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.132    
                         arrival time                           5.585    
  -------------------------------------------------------------------
                         slack                                  1.452    





------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+
Reference | Input          | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal         |
Clock     | Port           | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock            |
----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+
clk200_p  | cpu_reset      | FDCE           | -        |    -0.281 (r) | FAST    |     2.482 (r) | SLOW    |                  |
clk200_p  | sdcard_cmd     | IDDR (IO)      | -        |    -3.489 (r) | FAST    |     8.894 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_cmd     | IDDR (IO)      | -        |    -3.489 (f) | FAST    |     8.894 (f) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[0] | IDDR (IO)      | -        |    -3.513 (r) | FAST    |     8.919 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[0] | IDDR (IO)      | -        |    -3.513 (f) | FAST    |     8.919 (f) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[1] | IDDR (IO)      | -        |    -3.489 (r) | FAST    |     8.894 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[1] | IDDR (IO)      | -        |    -3.489 (f) | FAST    |     8.894 (f) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[2] | IDDR (IO)      | -        |    -3.498 (r) | FAST    |     8.903 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[2] | IDDR (IO)      | -        |    -3.498 (f) | FAST    |     8.903 (f) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[3] | IDDR (IO)      | -        |    -3.503 (r) | FAST    |     8.909 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | sdcard_data[3] | IDDR (IO)      | -        |    -3.503 (f) | FAST    |     8.909 (f) | SLOW    | main_crg_clkout0 |
clk200_p  | serial_rx      | FDRE           | -        |    -0.875 (r) | FAST    |     5.332 (r) | SLOW    | main_crg_clkout0 |
clk200_p  | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -3.553 (r) | FAST    |     8.717 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[0]    | ISERDESE2 (IO) | VARIABLE |    -3.475 (f) | FAST    |     8.717 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -3.539 (r) | FAST    |     8.703 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[1]    | ISERDESE2 (IO) | VARIABLE |    -3.461 (f) | FAST    |     8.703 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -3.552 (r) | FAST    |     8.715 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[2]    | ISERDESE2 (IO) | VARIABLE |    -3.474 (f) | FAST    |     8.715 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -3.561 (r) | FAST    |     8.724 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[3]    | ISERDESE2 (IO) | VARIABLE |    -3.483 (f) | FAST    |     8.724 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -3.526 (r) | FAST    |     8.690 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[4]    | ISERDESE2 (IO) | VARIABLE |    -3.448 (f) | FAST    |     8.690 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -3.559 (r) | FAST    |     8.722 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[5]    | ISERDESE2 (IO) | VARIABLE |    -3.481 (f) | FAST    |     8.722 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -3.536 (r) | FAST    |     8.700 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[6]    | ISERDESE2 (IO) | VARIABLE |    -3.458 (f) | FAST    |     8.700 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -3.531 (r) | FAST    |     8.695 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[7]    | ISERDESE2 (IO) | VARIABLE |    -3.453 (f) | FAST    |     8.695 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -3.485 (r) | FAST    |     8.649 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[8]    | ISERDESE2 (IO) | VARIABLE |    -3.407 (f) | FAST    |     8.649 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -3.491 (r) | FAST    |     8.652 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[9]    | ISERDESE2 (IO) | VARIABLE |    -3.413 (f) | FAST    |     8.652 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -3.476 (r) | FAST    |     8.640 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[10]   | ISERDESE2 (IO) | VARIABLE |    -3.398 (f) | FAST    |     8.640 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -3.494 (r) | FAST    |     8.656 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[11]   | ISERDESE2 (IO) | VARIABLE |    -3.416 (f) | FAST    |     8.656 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -3.467 (r) | FAST    |     8.630 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[12]   | ISERDESE2 (IO) | VARIABLE |    -3.389 (f) | FAST    |     8.630 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -3.479 (r) | FAST    |     8.642 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[13]   | ISERDESE2 (IO) | VARIABLE |    -3.401 (f) | FAST    |     8.642 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.634 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[14]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.634 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.634 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[15]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.634 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[16]   | ISERDESE2 (IO) | VARIABLE |    -3.480 (r) | FAST    |     8.643 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[16]   | ISERDESE2 (IO) | VARIABLE |    -3.402 (f) | FAST    |     8.643 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[17]   | ISERDESE2 (IO) | VARIABLE |    -3.462 (r) | FAST    |     8.626 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[17]   | ISERDESE2 (IO) | VARIABLE |    -3.384 (f) | FAST    |     8.626 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[18]   | ISERDESE2 (IO) | VARIABLE |    -3.490 (r) | FAST    |     8.651 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[18]   | ISERDESE2 (IO) | VARIABLE |    -3.412 (f) | FAST    |     8.651 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[19]   | ISERDESE2 (IO) | VARIABLE |    -3.489 (r) | FAST    |     8.650 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[19]   | ISERDESE2 (IO) | VARIABLE |    -3.411 (f) | FAST    |     8.650 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[20]   | ISERDESE2 (IO) | VARIABLE |    -3.464 (r) | FAST    |     8.628 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[20]   | ISERDESE2 (IO) | VARIABLE |    -3.386 (f) | FAST    |     8.628 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[21]   | ISERDESE2 (IO) | VARIABLE |    -3.473 (r) | FAST    |     8.637 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[21]   | ISERDESE2 (IO) | VARIABLE |    -3.395 (f) | FAST    |     8.637 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[22]   | ISERDESE2 (IO) | VARIABLE |    -3.475 (r) | FAST    |     8.636 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[22]   | ISERDESE2 (IO) | VARIABLE |    -3.397 (f) | FAST    |     8.636 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[23]   | ISERDESE2 (IO) | VARIABLE |    -3.483 (r) | FAST    |     8.644 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[23]   | ISERDESE2 (IO) | VARIABLE |    -3.405 (f) | FAST    |     8.644 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[24]   | ISERDESE2 (IO) | VARIABLE |    -3.481 (r) | FAST    |     8.645 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[24]   | ISERDESE2 (IO) | VARIABLE |    -3.403 (f) | FAST    |     8.645 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[25]   | ISERDESE2 (IO) | VARIABLE |    -3.484 (r) | FAST    |     8.648 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[25]   | ISERDESE2 (IO) | VARIABLE |    -3.406 (f) | FAST    |     8.648 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[26]   | ISERDESE2 (IO) | VARIABLE |    -3.504 (r) | FAST    |     8.668 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[26]   | ISERDESE2 (IO) | VARIABLE |    -3.426 (f) | FAST    |     8.668 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[27]   | ISERDESE2 (IO) | VARIABLE |    -3.507 (r) | FAST    |     8.671 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[27]   | ISERDESE2 (IO) | VARIABLE |    -3.429 (f) | FAST    |     8.671 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[28]   | ISERDESE2 (IO) | VARIABLE |    -3.489 (r) | FAST    |     8.654 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[28]   | ISERDESE2 (IO) | VARIABLE |    -3.411 (f) | FAST    |     8.654 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[29]   | ISERDESE2 (IO) | VARIABLE |    -3.501 (r) | FAST    |     8.665 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[29]   | ISERDESE2 (IO) | VARIABLE |    -3.423 (f) | FAST    |     8.665 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[30]   | ISERDESE2 (IO) | VARIABLE |    -3.491 (r) | FAST    |     8.655 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[30]   | ISERDESE2 (IO) | VARIABLE |    -3.413 (f) | FAST    |     8.655 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[31]   | ISERDESE2 (IO) | VARIABLE |    -3.487 (r) | FAST    |     8.651 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[31]   | ISERDESE2 (IO) | VARIABLE |    -3.409 (f) | FAST    |     8.651 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[32]   | ISERDESE2 (IO) | VARIABLE |    -3.378 (r) | FAST    |     8.303 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[32]   | ISERDESE2 (IO) | VARIABLE |    -3.300 (f) | FAST    |     8.303 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[33]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.299 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[33]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.299 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[34]   | ISERDESE2 (IO) | VARIABLE |    -3.398 (r) | FAST    |     8.323 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[34]   | ISERDESE2 (IO) | VARIABLE |    -3.320 (f) | FAST    |     8.323 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[35]   | ISERDESE2 (IO) | VARIABLE |    -3.399 (r) | FAST    |     8.323 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[35]   | ISERDESE2 (IO) | VARIABLE |    -3.321 (f) | FAST    |     8.323 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[36]   | ISERDESE2 (IO) | VARIABLE |    -3.394 (r) | FAST    |     8.318 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[36]   | ISERDESE2 (IO) | VARIABLE |    -3.316 (f) | FAST    |     8.318 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[37]   | ISERDESE2 (IO) | VARIABLE |    -3.357 (r) | FAST    |     8.282 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[37]   | ISERDESE2 (IO) | VARIABLE |    -3.279 (f) | FAST    |     8.282 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[38]   | ISERDESE2 (IO) | VARIABLE |    -3.379 (r) | FAST    |     8.304 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[38]   | ISERDESE2 (IO) | VARIABLE |    -3.301 (f) | FAST    |     8.304 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[39]   | ISERDESE2 (IO) | VARIABLE |    -3.379 (r) | FAST    |     8.303 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[39]   | ISERDESE2 (IO) | VARIABLE |    -3.301 (f) | FAST    |     8.303 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[40]   | ISERDESE2 (IO) | VARIABLE |    -3.363 (r) | FAST    |     8.285 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[40]   | ISERDESE2 (IO) | VARIABLE |    -3.285 (f) | FAST    |     8.285 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[41]   | ISERDESE2 (IO) | VARIABLE |    -3.364 (r) | FAST    |     8.286 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[41]   | ISERDESE2 (IO) | VARIABLE |    -3.286 (f) | FAST    |     8.286 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[42]   | ISERDESE2 (IO) | VARIABLE |    -3.347 (r) | FAST    |     8.270 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[42]   | ISERDESE2 (IO) | VARIABLE |    -3.269 (f) | FAST    |     8.270 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[43]   | ISERDESE2 (IO) | VARIABLE |    -3.342 (r) | FAST    |     8.265 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[43]   | ISERDESE2 (IO) | VARIABLE |    -3.264 (f) | FAST    |     8.265 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[44]   | ISERDESE2 (IO) | VARIABLE |    -3.361 (r) | FAST    |     8.282 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[44]   | ISERDESE2 (IO) | VARIABLE |    -3.283 (f) | FAST    |     8.282 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[45]   | ISERDESE2 (IO) | VARIABLE |    -3.360 (r) | FAST    |     8.280 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[45]   | ISERDESE2 (IO) | VARIABLE |    -3.282 (f) | FAST    |     8.280 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[46]   | ISERDESE2 (IO) | VARIABLE |    -3.334 (r) | FAST    |     8.258 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[46]   | ISERDESE2 (IO) | VARIABLE |    -3.256 (f) | FAST    |     8.258 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[47]   | ISERDESE2 (IO) | VARIABLE |    -3.325 (r) | FAST    |     8.249 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[47]   | ISERDESE2 (IO) | VARIABLE |    -3.247 (f) | FAST    |     8.249 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[48]   | ISERDESE2 (IO) | VARIABLE |    -3.357 (r) | FAST    |     8.281 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[48]   | ISERDESE2 (IO) | VARIABLE |    -3.279 (f) | FAST    |     8.281 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[49]   | ISERDESE2 (IO) | VARIABLE |    -3.367 (r) | FAST    |     8.290 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[49]   | ISERDESE2 (IO) | VARIABLE |    -3.289 (f) | FAST    |     8.290 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[50]   | ISERDESE2 (IO) | VARIABLE |    -3.388 (r) | FAST    |     8.309 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[50]   | ISERDESE2 (IO) | VARIABLE |    -3.310 (f) | FAST    |     8.309 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[51]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.297 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[51]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.297 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[52]   | ISERDESE2 (IO) | VARIABLE |    -3.376 (r) | FAST    |     8.300 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[52]   | ISERDESE2 (IO) | VARIABLE |    -3.298 (f) | FAST    |     8.300 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[53]   | ISERDESE2 (IO) | VARIABLE |    -3.387 (r) | FAST    |     8.308 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[53]   | ISERDESE2 (IO) | VARIABLE |    -3.309 (f) | FAST    |     8.308 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[54]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.294 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[54]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.294 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[55]   | ISERDESE2 (IO) | VARIABLE |    -3.389 (r) | FAST    |     8.311 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[55]   | ISERDESE2 (IO) | VARIABLE |    -3.311 (f) | FAST    |     8.311 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[56]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.294 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[56]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.294 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[57]   | ISERDESE2 (IO) | VARIABLE |    -3.390 (r) | FAST    |     8.314 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[57]   | ISERDESE2 (IO) | VARIABLE |    -3.312 (f) | FAST    |     8.314 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[58]   | ISERDESE2 (IO) | VARIABLE |    -3.396 (r) | FAST    |     8.319 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[58]   | ISERDESE2 (IO) | VARIABLE |    -3.318 (f) | FAST    |     8.319 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[59]   | ISERDESE2 (IO) | VARIABLE |    -3.400 (r) | FAST    |     8.323 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[59]   | ISERDESE2 (IO) | VARIABLE |    -3.322 (f) | FAST    |     8.323 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[60]   | ISERDESE2 (IO) | VARIABLE |    -3.397 (r) | FAST    |     8.321 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[60]   | ISERDESE2 (IO) | VARIABLE |    -3.319 (f) | FAST    |     8.321 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[61]   | ISERDESE2 (IO) | VARIABLE |    -3.396 (r) | FAST    |     8.321 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[61]   | ISERDESE2 (IO) | VARIABLE |    -3.318 (f) | FAST    |     8.321 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[62]   | ISERDESE2 (IO) | VARIABLE |    -3.370 (r) | FAST    |     8.295 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[62]   | ISERDESE2 (IO) | VARIABLE |    -3.292 (f) | FAST    |     8.295 (f) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[63]   | ISERDESE2 (IO) | VARIABLE |    -3.385 (r) | FAST    |     8.309 (r) | SLOW    | main_crg_clkout1 |
clk200_p  | ddram_dq[63]   | ISERDESE2 (IO) | VARIABLE |    -3.307 (f) | FAST    |     8.309 (f) | SLOW    | main_crg_clkout1 |
----------+----------------+----------------+----------+---------------+---------+---------------+---------+------------------+


Output Ports Clock-to-out

----------+----------------+----------------+----------+----------------+---------+----------------+---------+------------------+
Reference | Output         | IO Reg         | Delay    | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal         |
Clock     | Port           | Type           | Type     |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock            |
----------+----------------+----------------+----------+----------------+---------+----------------+---------+------------------+
clk200_p  | ddram_dq[0]    | FDRE           | -        |     14.959 (r) | SLOW    |      6.662 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[1]    | FDRE           | -        |     15.186 (r) | SLOW    |      6.780 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[2]    | FDRE           | -        |     15.156 (r) | SLOW    |      6.767 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[3]    | FDRE           | -        |     15.061 (r) | SLOW    |      6.723 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[4]    | FDRE           | -        |     15.285 (r) | SLOW    |      6.824 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[5]    | FDRE           | -        |     14.868 (r) | SLOW    |      6.618 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[6]    | FDRE           | -        |     14.707 (r) | SLOW    |      6.521 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[7]    | FDRE           | -        |     15.288 (r) | SLOW    |      6.829 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[8]    | FDRE           | -        |     14.663 (r) | SLOW    |      6.471 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[9]    | FDRE           | -        |     14.270 (r) | SLOW    |      6.265 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[10]   | FDRE           | -        |     14.586 (r) | SLOW    |      6.427 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[11]   | FDRE           | -        |     14.353 (r) | SLOW    |      6.309 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[12]   | FDRE           | -        |     14.577 (r) | SLOW    |      6.414 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[13]   | FDRE           | -        |     14.479 (r) | SLOW    |      6.370 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[14]   | FDRE           | -        |     14.185 (r) | SLOW    |      6.208 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[15]   | FDRE           | -        |     14.271 (r) | SLOW    |      6.252 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[16]   | FDRE           | -        |     13.581 (r) | SLOW    |      5.883 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[17]   | FDRE           | -        |     13.517 (r) | SLOW    |      5.841 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[18]   | FDRE           | -        |     13.962 (r) | SLOW    |      6.091 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[19]   | FDRE           | -        |     14.049 (r) | SLOW    |      6.135 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[20]   | FDRE           | -        |     13.613 (r) | SLOW    |      5.894 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[21]   | FDRE           | -        |     13.486 (r) | SLOW    |      5.827 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[22]   | FDRE           | -        |     13.876 (r) | SLOW    |      6.034 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[23]   | FDRE           | -        |     13.955 (r) | SLOW    |      6.079 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[24]   | FDRE           | -        |     12.991 (r) | SLOW    |      5.559 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[25]   | FDRE           | -        |     13.299 (r) | SLOW    |      5.733 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[26]   | FDRE           | -        |     13.070 (r) | SLOW    |      5.615 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[27]   | FDRE           | -        |     13.260 (r) | SLOW    |      5.720 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[28]   | FDRE           | -        |     13.379 (r) | SLOW    |      5.777 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[29]   | FDRE           | -        |     13.180 (r) | SLOW    |      5.676 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[30]   | FDRE           | -        |     12.997 (r) | SLOW    |      5.571 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[31]   | FDRE           | -        |     12.899 (r) | SLOW    |      5.514 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[32]   | FDRE           | -        |     12.728 (r) | SLOW    |      5.414 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[33]   | FDRE           | -        |     12.723 (r) | SLOW    |      5.419 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[34]   | FDRE           | -        |     12.973 (r) | SLOW    |      5.563 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[35]   | FDRE           | -        |     12.986 (r) | SLOW    |      5.571 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[36]   | FDRE           | -        |     13.089 (r) | SLOW    |      5.624 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[37]   | FDRE           | -        |     13.007 (r) | SLOW    |      5.556 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[38]   | FDRE           | -        |     12.810 (r) | SLOW    |      5.466 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[39]   | FDRE           | -        |     12.809 (r) | SLOW    |      5.467 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[40]   | FDRE           | -        |     13.596 (r) | SLOW    |      5.882 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[41]   | FDRE           | -        |     13.783 (r) | SLOW    |      5.982 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[42]   | FDRE           | -        |     13.517 (r) | SLOW    |      5.829 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[43]   | FDRE           | -        |     13.437 (r) | SLOW    |      5.786 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[44]   | FDRE           | -        |     13.790 (r) | SLOW    |      5.987 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[45]   | FDRE           | -        |     13.702 (r) | SLOW    |      5.939 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[46]   | FDRE           | -        |     13.429 (r) | SLOW    |      5.772 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[47]   | FDRE           | -        |     13.352 (r) | SLOW    |      5.729 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[48]   | FDRE           | -        |     14.291 (r) | SLOW    |      6.252 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[49]   | FDRE           | -        |     14.559 (r) | SLOW    |      6.399 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[50]   | FDRE           | -        |     14.073 (r) | SLOW    |      6.155 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[51]   | FDRE           | -        |     14.072 (r) | SLOW    |      6.147 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[52]   | FDRE           | -        |     14.465 (r) | SLOW    |      6.356 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[53]   | FDRE           | -        |     13.965 (r) | SLOW    |      6.098 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[54]   | FDRE           | -        |     14.368 (r) | SLOW    |      6.299 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[55]   | FDRE           | -        |     13.971 (r) | SLOW    |      6.103 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[56]   | FDRE           | -        |     15.036 (r) | SLOW    |      6.653 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[57]   | FDRE           | -        |     15.119 (r) | SLOW    |      6.710 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[58]   | FDRE           | -        |     14.813 (r) | SLOW    |      6.549 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[59]   | FDRE           | -        |     14.822 (r) | SLOW    |      6.557 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[60]   | FDRE           | -        |     14.631 (r) | SLOW    |      6.452 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[61]   | FDRE           | -        |     14.725 (r) | SLOW    |      6.504 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[62]   | FDRE           | -        |     15.224 (r) | SLOW    |      6.753 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dq[63]   | FDRE           | -        |     15.210 (r) | SLOW    |      6.754 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[0] | FDRE           | -        |     14.089 (r) | SLOW    |      6.216 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[1] | FDRE           | -        |     13.867 (r) | SLOW    |      6.070 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[2] | FDRE           | -        |     13.559 (r) | SLOW    |      5.902 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[3] | FDRE           | -        |     13.095 (r) | SLOW    |      5.660 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[4] | FDRE           | -        |     12.774 (r) | SLOW    |      5.451 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[5] | FDRE           | -        |     13.083 (r) | SLOW    |      5.604 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[6] | FDRE           | -        |     13.364 (r) | SLOW    |      5.771 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_n[7] | FDRE           | -        |     13.644 (r) | SLOW    |      5.917 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[0] | FDRE           | -        |     14.092 (r) | SLOW    |      6.216 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[1] | FDRE           | -        |     13.870 (r) | SLOW    |      6.070 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[2] | FDRE           | -        |     13.556 (r) | SLOW    |      5.902 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[3] | FDRE           | -        |     13.090 (r) | SLOW    |      5.660 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[4] | FDRE           | -        |     12.773 (r) | SLOW    |      5.451 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[5] | FDRE           | -        |     13.083 (r) | SLOW    |      5.604 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[6] | FDRE           | -        |     13.360 (r) | SLOW    |      5.771 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_dqs_p[7] | FDRE           | -        |     13.639 (r) | SLOW    |      5.917 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_clk     | ODDR (IO)      | -        |     12.721 (r) | SLOW    |      5.339 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_clk     | ODDR (IO)      | -        |     12.721 (f) | SLOW    |      5.339 (f) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_cmd     | ODDR (IO)      | -        |     12.718 (r) | SLOW    |      4.667 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_cmd     | ODDR (IO)      | -        |     12.718 (f) | SLOW    |      4.667 (f) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[0] | ODDR (IO)      | -        |     12.693 (r) | SLOW    |      4.666 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[0] | ODDR (IO)      | -        |     12.693 (f) | SLOW    |      4.666 (f) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[1] | ODDR (IO)      | -        |     12.718 (r) | SLOW    |      4.667 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[1] | ODDR (IO)      | -        |     12.718 (f) | SLOW    |      4.667 (f) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[2] | ODDR (IO)      | -        |     12.709 (r) | SLOW    |      4.667 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[2] | ODDR (IO)      | -        |     12.709 (f) | SLOW    |      4.667 (f) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[3] | ODDR (IO)      | -        |     12.703 (r) | SLOW    |      4.666 (r) | FAST    | main_crg_clkout0 |
clk200_p  | sdcard_data[3] | ODDR (IO)      | -        |     12.703 (f) | SLOW    |      4.666 (f) | FAST    | main_crg_clkout0 |
clk200_p  | serial_tx      | FDSE           | -        |     16.271 (r) | SLOW    |      7.205 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led0      | FDRE           | -        |     14.914 (r) | SLOW    |      6.403 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led1      | FDRE           | -        |     15.015 (r) | SLOW    |      6.546 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led2      | FDRE           | -        |     14.949 (r) | SLOW    |      6.616 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led3      | FDRE           | -        |     15.202 (r) | SLOW    |      6.360 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led4      | FDRE           | -        |     17.026 (r) | SLOW    |      7.351 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led5      | FDRE           | -        |     19.555 (r) | SLOW    |      8.700 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led6      | FDRE           | -        |     18.356 (r) | SLOW    |      7.995 (r) | FAST    | main_crg_clkout0 |
clk200_p  | user_led7      | FDRE           | -        |     19.081 (r) | SLOW    |      8.314 (r) | FAST    | main_crg_clkout0 |
clk200_p  | ddram_a[0]     | OSERDESE2 (IO) | VARIABLE |     12.369 (r) | SLOW    |      5.331 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[1]     | OSERDESE2 (IO) | VARIABLE |     12.377 (r) | SLOW    |      5.339 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[2]     | OSERDESE2 (IO) | VARIABLE |     12.366 (r) | SLOW    |      5.328 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[3]     | OSERDESE2 (IO) | VARIABLE |     12.369 (r) | SLOW    |      5.331 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[4]     | OSERDESE2 (IO) | VARIABLE |     12.378 (r) | SLOW    |      5.341 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[5]     | OSERDESE2 (IO) | VARIABLE |     12.390 (r) | SLOW    |      5.353 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[6]     | OSERDESE2 (IO) | VARIABLE |     12.389 (r) | SLOW    |      5.352 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[7]     | OSERDESE2 (IO) | VARIABLE |     12.390 (r) | SLOW    |      5.352 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[8]     | OSERDESE2 (IO) | VARIABLE |     12.400 (r) | SLOW    |      5.361 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[9]     | OSERDESE2 (IO) | VARIABLE |     12.407 (r) | SLOW    |      5.368 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[10]    | OSERDESE2 (IO) | VARIABLE |     12.370 (r) | SLOW    |      5.333 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[11]    | OSERDESE2 (IO) | VARIABLE |     12.381 (r) | SLOW    |      5.344 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[12]    | OSERDESE2 (IO) | VARIABLE |     12.371 (r) | SLOW    |      5.333 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[13]    | OSERDESE2 (IO) | VARIABLE |     12.363 (r) | SLOW    |      5.326 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[14]    | OSERDESE2 (IO) | VARIABLE |     12.372 (r) | SLOW    |      5.335 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_a[15]    | OSERDESE2 (IO) | VARIABLE |     12.384 (r) | SLOW    |      5.347 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_ba[0]    | OSERDESE2 (IO) | VARIABLE |     12.360 (r) | SLOW    |      5.324 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_ba[1]    | OSERDESE2 (IO) | VARIABLE |     12.357 (r) | SLOW    |      5.321 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_ba[2]    | OSERDESE2 (IO) | VARIABLE |     12.366 (r) | SLOW    |      5.331 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_cas_n    | OSERDESE2 (IO) | VARIABLE |     12.337 (r) | SLOW    |      5.301 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_cke      | OSERDESE2 (IO) | VARIABLE |     12.350 (r) | SLOW    |      5.315 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_clk_n    | OSERDESE2 (IO) | VARIABLE |     12.355 (r) | SLOW    |      5.321 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_clk_p    | OSERDESE2 (IO) | VARIABLE |     12.355 (r) | SLOW    |      5.321 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_cs_n     | OSERDESE2 (IO) | VARIABLE |     12.341 (r) | SLOW    |      5.305 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[0]    | OSERDESE2 (IO) | VARIABLE |     12.508 (r) | SLOW    |      5.350 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[1]    | OSERDESE2 (IO) | VARIABLE |     12.547 (r) | SLOW    |      5.390 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[2]    | OSERDESE2 (IO) | VARIABLE |     12.533 (r) | SLOW    |      5.379 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[3]    | OSERDESE2 (IO) | VARIABLE |     12.543 (r) | SLOW    |      5.386 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[4]    | OSERDESE2 (IO) | VARIABLE |     12.236 (r) | SLOW    |      5.318 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[5]    | OSERDESE2 (IO) | VARIABLE |     12.237 (r) | SLOW    |      5.320 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[6]    | OSERDESE2 (IO) | VARIABLE |     12.196 (r) | SLOW    |      5.282 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dm[7]    | OSERDESE2 (IO) | VARIABLE |     12.198 (r) | SLOW    |      5.281 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[0]    | OSERDESE2 (IO) | VARIABLE |     12.491 (r) | SLOW    |      4.675 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[1]    | OSERDESE2 (IO) | VARIABLE |     12.509 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[2]    | OSERDESE2 (IO) | VARIABLE |     12.493 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[3]    | OSERDESE2 (IO) | VARIABLE |     12.484 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[4]    | OSERDESE2 (IO) | VARIABLE |     12.522 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[5]    | OSERDESE2 (IO) | VARIABLE |     12.485 (r) | SLOW    |      4.675 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[6]    | OSERDESE2 (IO) | VARIABLE |     12.506 (r) | SLOW    |      4.675 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[7]    | OSERDESE2 (IO) | VARIABLE |     12.517 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[8]    | OSERDESE2 (IO) | VARIABLE |     12.554 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[9]    | OSERDESE2 (IO) | VARIABLE |     12.536 (r) | SLOW    |      4.668 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[10]   | OSERDESE2 (IO) | VARIABLE |     12.563 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[11]   | OSERDESE2 (IO) | VARIABLE |     12.533 (r) | SLOW    |      4.668 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[12]   | OSERDESE2 (IO) | VARIABLE |     12.566 (r) | SLOW    |      4.671 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[13]   | OSERDESE2 (IO) | VARIABLE |     12.555 (r) | SLOW    |      4.671 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[14]   | OSERDESE2 (IO) | VARIABLE |     12.551 (r) | SLOW    |      4.667 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[15]   | OSERDESE2 (IO) | VARIABLE |     12.550 (r) | SLOW    |      4.667 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[16]   | OSERDESE2 (IO) | VARIABLE |     12.559 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[17]   | OSERDESE2 (IO) | VARIABLE |     12.576 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[18]   | OSERDESE2 (IO) | VARIABLE |     12.537 (r) | SLOW    |      4.668 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[19]   | OSERDESE2 (IO) | VARIABLE |     12.538 (r) | SLOW    |      4.668 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[20]   | OSERDESE2 (IO) | VARIABLE |     12.575 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[21]   | OSERDESE2 (IO) | VARIABLE |     12.566 (r) | SLOW    |      4.673 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[22]   | OSERDESE2 (IO) | VARIABLE |     12.554 (r) | SLOW    |      4.669 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[23]   | OSERDESE2 (IO) | VARIABLE |     12.546 (r) | SLOW    |      4.669 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[24]   | OSERDESE2 (IO) | VARIABLE |     12.567 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[25]   | OSERDESE2 (IO) | VARIABLE |     12.560 (r) | SLOW    |      4.675 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[26]   | OSERDESE2 (IO) | VARIABLE |     12.544 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[27]   | OSERDESE2 (IO) | VARIABLE |     12.537 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[28]   | OSERDESE2 (IO) | VARIABLE |     12.555 (r) | SLOW    |      4.675 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[29]   | OSERDESE2 (IO) | VARIABLE |     12.544 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[30]   | OSERDESE2 (IO) | VARIABLE |     12.557 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[31]   | OSERDESE2 (IO) | VARIABLE |     12.561 (r) | SLOW    |      4.677 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[32]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[33]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[34]   | OSERDESE2 (IO) | VARIABLE |     12.198 (r) | SLOW    |      4.571 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[35]   | OSERDESE2 (IO) | VARIABLE |     12.197 (r) | SLOW    |      4.571 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[36]   | OSERDESE2 (IO) | VARIABLE |     12.201 (r) | SLOW    |      4.571 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[37]   | OSERDESE2 (IO) | VARIABLE |     12.243 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[38]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[39]   | OSERDESE2 (IO) | VARIABLE |     12.218 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[40]   | OSERDESE2 (IO) | VARIABLE |     12.216 (r) | SLOW    |      4.564 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[41]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.564 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[42]   | OSERDESE2 (IO) | VARIABLE |     12.239 (r) | SLOW    |      4.567 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[43]   | OSERDESE2 (IO) | VARIABLE |     12.244 (r) | SLOW    |      4.567 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[44]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.563 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[45]   | OSERDESE2 (IO) | VARIABLE |     12.216 (r) | SLOW    |      4.563 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[46]   | OSERDESE2 (IO) | VARIABLE |     12.257 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[47]   | OSERDESE2 (IO) | VARIABLE |     12.266 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[48]   | OSERDESE2 (IO) | VARIABLE |     12.234 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[49]   | OSERDESE2 (IO) | VARIABLE |     12.224 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[50]   | OSERDESE2 (IO) | VARIABLE |     12.193 (r) | SLOW    |      4.565 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[51]   | OSERDESE2 (IO) | VARIABLE |     12.205 (r) | SLOW    |      4.565 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[52]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[53]   | OSERDESE2 (IO) | VARIABLE |     12.192 (r) | SLOW    |      4.564 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[54]   | OSERDESE2 (IO) | VARIABLE |     12.221 (r) | SLOW    |      4.569 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[55]   | OSERDESE2 (IO) | VARIABLE |     12.189 (r) | SLOW    |      4.564 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[56]   | OSERDESE2 (IO) | VARIABLE |     12.230 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[57]   | OSERDESE2 (IO) | VARIABLE |     12.210 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[58]   | OSERDESE2 (IO) | VARIABLE |     12.201 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[59]   | OSERDESE2 (IO) | VARIABLE |     12.197 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[60]   | OSERDESE2 (IO) | VARIABLE |     12.199 (r) | SLOW    |      4.571 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[61]   | OSERDESE2 (IO) | VARIABLE |     12.200 (r) | SLOW    |      4.571 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[62]   | OSERDESE2 (IO) | VARIABLE |     12.230 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dq[63]   | OSERDESE2 (IO) | VARIABLE |     12.215 (r) | SLOW    |      4.573 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[0] | OSERDESE2 (IO) | VARIABLE |     12.884 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[1] | OSERDESE2 (IO) | VARIABLE |     12.931 (r) | SLOW    |      4.669 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[2] | OSERDESE2 (IO) | VARIABLE |     12.927 (r) | SLOW    |      4.671 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[3] | OSERDESE2 (IO) | VARIABLE |     12.930 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[4] | OSERDESE2 (IO) | VARIABLE |     12.584 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[5] | OSERDESE2 (IO) | VARIABLE |     12.602 (r) | SLOW    |      4.565 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[6] | OSERDESE2 (IO) | VARIABLE |     12.588 (r) | SLOW    |      4.567 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_n[7] | OSERDESE2 (IO) | VARIABLE |     12.598 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[0] | OSERDESE2 (IO) | VARIABLE |     12.887 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[1] | OSERDESE2 (IO) | VARIABLE |     12.935 (r) | SLOW    |      4.669 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[2] | OSERDESE2 (IO) | VARIABLE |     12.924 (r) | SLOW    |      4.671 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[3] | OSERDESE2 (IO) | VARIABLE |     12.926 (r) | SLOW    |      4.676 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[4] | OSERDESE2 (IO) | VARIABLE |     12.583 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[5] | OSERDESE2 (IO) | VARIABLE |     12.601 (r) | SLOW    |      4.565 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[6] | OSERDESE2 (IO) | VARIABLE |     12.585 (r) | SLOW    |      4.567 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_dqs_p[7] | OSERDESE2 (IO) | VARIABLE |     12.593 (r) | SLOW    |      4.572 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_odt      | OSERDESE2 (IO) | VARIABLE |     12.330 (r) | SLOW    |      5.293 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_ras_n    | OSERDESE2 (IO) | VARIABLE |     12.331 (r) | SLOW    |      5.297 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_reset_n  | OSERDESE2 (IO) | VARIABLE |     12.568 (r) | SLOW    |      5.551 (r) | FAST    | main_crg_clkout1 |
clk200_p  | ddram_we_n     | OSERDESE2 (IO) | VARIABLE |     12.341 (r) | SLOW    |      5.306 (r) | FAST    | main_crg_clkout1 |
----------+----------------+----------------+----------+----------------+---------+----------------+---------+------------------+


Setup between Clocks

---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source   | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock    | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk200_p | clk200_p    |        21.004 | SLOW    |        20.852 | SLOW    |         4.682 | SLOW    |         6.192 | SLOW    |
---------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk200_p
Worst Case Data Window: 5.476 ns
Ideal Clock Offset to Actual Clock: 5.985 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -3.553 (r) | FAST    |   8.717 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -3.475 (f) | FAST    |   8.717 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.539 (r) | FAST    |   8.703 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.461 (f) | FAST    |   8.703 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.552 (r) | FAST    |   8.715 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.474 (f) | FAST    |   8.715 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.561 (r) | FAST    |   8.724 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.483 (f) | FAST    |   8.724 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.526 (r) | FAST    |   8.690 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.448 (f) | FAST    |   8.690 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.559 (r) | FAST    |   8.722 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.481 (f) | FAST    |   8.722 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.536 (r) | FAST    |   8.700 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.458 (f) | FAST    |   8.700 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.531 (r) | FAST    |   8.695 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.453 (f) | FAST    |   8.695 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.485 (r) | FAST    |   8.649 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.407 (f) | FAST    |   8.649 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.491 (r) | FAST    |   8.652 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.413 (f) | FAST    |   8.652 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.476 (r) | FAST    |   8.640 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.398 (f) | FAST    |   8.640 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.494 (r) | FAST    |   8.656 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.416 (f) | FAST    |   8.656 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.467 (r) | FAST    |   8.630 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.389 (f) | FAST    |   8.630 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.479 (r) | FAST    |   8.642 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.401 (f) | FAST    |   8.642 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.473 (r) | FAST    |   8.634 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.395 (f) | FAST    |   8.634 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.473 (r) | FAST    |   8.634 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.395 (f) | FAST    |   8.634 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -3.480 (r) | FAST    |   8.643 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[16]       |  -3.402 (f) | FAST    |   8.643 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -3.462 (r) | FAST    |   8.626 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[17]       |  -3.384 (f) | FAST    |   8.626 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -3.490 (r) | FAST    |   8.651 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[18]       |  -3.412 (f) | FAST    |   8.651 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -3.489 (r) | FAST    |   8.650 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[19]       |  -3.411 (f) | FAST    |   8.650 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -3.464 (r) | FAST    |   8.628 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[20]       |  -3.386 (f) | FAST    |   8.628 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -3.473 (r) | FAST    |   8.637 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[21]       |  -3.395 (f) | FAST    |   8.637 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -3.475 (r) | FAST    |   8.636 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[22]       |  -3.397 (f) | FAST    |   8.636 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -3.483 (r) | FAST    |   8.644 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[23]       |  -3.405 (f) | FAST    |   8.644 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -3.481 (r) | FAST    |   8.645 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[24]       |  -3.403 (f) | FAST    |   8.645 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -3.484 (r) | FAST    |   8.648 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[25]       |  -3.406 (f) | FAST    |   8.648 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -3.504 (r) | FAST    |   8.668 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[26]       |  -3.426 (f) | FAST    |   8.668 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -3.507 (r) | FAST    |   8.671 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[27]       |  -3.429 (f) | FAST    |   8.671 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -3.489 (r) | FAST    |   8.654 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[28]       |  -3.411 (f) | FAST    |   8.654 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -3.501 (r) | FAST    |   8.665 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[29]       |  -3.423 (f) | FAST    |   8.665 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -3.491 (r) | FAST    |   8.655 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[30]       |  -3.413 (f) | FAST    |   8.655 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -3.487 (r) | FAST    |   8.651 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[31]       |  -3.409 (f) | FAST    |   8.651 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[32]       |  -3.378 (r) | FAST    |   8.303 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[32]       |  -3.300 (f) | FAST    |   8.303 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[33]       |  -3.376 (r) | FAST    |   8.299 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[33]       |  -3.298 (f) | FAST    |   8.299 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[34]       |  -3.398 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[34]       |  -3.320 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[35]       |  -3.399 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[35]       |  -3.321 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[36]       |  -3.394 (r) | FAST    |   8.318 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[36]       |  -3.316 (f) | FAST    |   8.318 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[37]       |  -3.357 (r) | FAST    |   8.282 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[37]       |  -3.279 (f) | FAST    |   8.282 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[38]       |  -3.379 (r) | FAST    |   8.304 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[38]       |  -3.301 (f) | FAST    |   8.304 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[39]       |  -3.379 (r) | FAST    |   8.303 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[39]       |  -3.301 (f) | FAST    |   8.303 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[40]       |  -3.363 (r) | FAST    |   8.285 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[40]       |  -3.285 (f) | FAST    |   8.285 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[41]       |  -3.364 (r) | FAST    |   8.286 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[41]       |  -3.286 (f) | FAST    |   8.286 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[42]       |  -3.347 (r) | FAST    |   8.270 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[42]       |  -3.269 (f) | FAST    |   8.270 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[43]       |  -3.342 (r) | FAST    |   8.265 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[43]       |  -3.264 (f) | FAST    |   8.265 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[44]       |  -3.361 (r) | FAST    |   8.282 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[44]       |  -3.283 (f) | FAST    |   8.282 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[45]       |  -3.360 (r) | FAST    |   8.280 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[45]       |  -3.282 (f) | FAST    |   8.280 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[46]       |  -3.334 (r) | FAST    |   8.258 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[46]       |  -3.256 (f) | FAST    |   8.258 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[47]       |  -3.325 (r) | FAST    |   8.249 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[47]       |  -3.247 (f) | FAST    |   8.249 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[48]       |  -3.357 (r) | FAST    |   8.281 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[48]       |  -3.279 (f) | FAST    |   8.281 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[49]       |  -3.367 (r) | FAST    |   8.290 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[49]       |  -3.289 (f) | FAST    |   8.290 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[50]       |  -3.388 (r) | FAST    |   8.309 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[50]       |  -3.310 (f) | FAST    |   8.309 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[51]       |  -3.376 (r) | FAST    |   8.297 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[51]       |  -3.298 (f) | FAST    |   8.297 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[52]       |  -3.376 (r) | FAST    |   8.300 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[52]       |  -3.298 (f) | FAST    |   8.300 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[53]       |  -3.387 (r) | FAST    |   8.308 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[53]       |  -3.309 (f) | FAST    |   8.308 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[54]       |  -3.370 (r) | FAST    |   8.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[54]       |  -3.292 (f) | FAST    |   8.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[55]       |  -3.389 (r) | FAST    |   8.311 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[55]       |  -3.311 (f) | FAST    |   8.311 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[56]       |  -3.370 (r) | FAST    |   8.294 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[56]       |  -3.292 (f) | FAST    |   8.294 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[57]       |  -3.390 (r) | FAST    |   8.314 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[57]       |  -3.312 (f) | FAST    |   8.314 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[58]       |  -3.396 (r) | FAST    |   8.319 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[58]       |  -3.318 (f) | FAST    |   8.319 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[59]       |  -3.400 (r) | FAST    |   8.323 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[59]       |  -3.322 (f) | FAST    |   8.323 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[60]       |  -3.397 (r) | FAST    |   8.321 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[60]       |  -3.319 (f) | FAST    |   8.321 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[61]       |  -3.396 (r) | FAST    |   8.321 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[61]       |  -3.318 (f) | FAST    |   8.321 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[62]       |  -3.370 (r) | FAST    |   8.295 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[62]       |  -3.292 (f) | FAST    |   8.295 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[63]       |  -3.385 (r) | FAST    |   8.309 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[63]       |  -3.307 (f) | FAST    |   8.309 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -3.247 (f) | FAST    |   8.724 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Setup / Hold times for input bus
Clocked by: clk200_p
Worst Case Data Window: 5.430 ns
Ideal Clock Offset to Actual Clock: 6.204 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
sdcard_data[0]     |  -3.513 (r) | FAST    |   8.919 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[0]     |  -3.513 (f) | FAST    |   8.919 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[1]     |  -3.489 (r) | FAST    |   8.894 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[1]     |  -3.489 (f) | FAST    |   8.894 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[2]     |  -3.498 (r) | FAST    |   8.903 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[2]     |  -3.498 (f) | FAST    |   8.903 (f) | SLOW    |       inf |       inf |             - |
sdcard_data[3]     |  -3.503 (r) | FAST    |   8.909 (r) | SLOW    |       inf |       inf |             - |
sdcard_data[3]     |  -3.503 (f) | FAST    |   8.909 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -3.489 (r) | FAST    |   8.919 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.044 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   12.369 (r) | SLOW    |   5.331 (r) | FAST    |    0.005 |
ddram_a[1]         |   12.377 (r) | SLOW    |   5.339 (r) | FAST    |    0.014 |
ddram_a[2]         |   12.366 (r) | SLOW    |   5.328 (r) | FAST    |    0.003 |
ddram_a[3]         |   12.369 (r) | SLOW    |   5.331 (r) | FAST    |    0.006 |
ddram_a[4]         |   12.378 (r) | SLOW    |   5.341 (r) | FAST    |    0.015 |
ddram_a[5]         |   12.390 (r) | SLOW    |   5.353 (r) | FAST    |    0.027 |
ddram_a[6]         |   12.389 (r) | SLOW    |   5.352 (r) | FAST    |    0.026 |
ddram_a[7]         |   12.390 (r) | SLOW    |   5.352 (r) | FAST    |    0.026 |
ddram_a[8]         |   12.400 (r) | SLOW    |   5.361 (r) | FAST    |    0.036 |
ddram_a[9]         |   12.407 (r) | SLOW    |   5.368 (r) | FAST    |    0.044 |
ddram_a[10]        |   12.370 (r) | SLOW    |   5.333 (r) | FAST    |    0.007 |
ddram_a[11]        |   12.381 (r) | SLOW    |   5.344 (r) | FAST    |    0.018 |
ddram_a[12]        |   12.371 (r) | SLOW    |   5.333 (r) | FAST    |    0.007 |
ddram_a[13]        |   12.363 (r) | SLOW    |   5.326 (r) | FAST    |    0.000 |
ddram_a[14]        |   12.372 (r) | SLOW    |   5.335 (r) | FAST    |    0.009 |
ddram_a[15]        |   12.384 (r) | SLOW    |   5.347 (r) | FAST    |    0.021 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.407 (r) | SLOW    |   5.326 (r) | FAST    |    0.044 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.009 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   12.360 (r) | SLOW    |   5.324 (r) | FAST    |    0.003 |
ddram_ba[1]        |   12.357 (r) | SLOW    |   5.321 (r) | FAST    |    0.000 |
ddram_ba[2]        |   12.366 (r) | SLOW    |   5.331 (r) | FAST    |    0.009 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.366 (r) | SLOW    |   5.321 (r) | FAST    |    0.009 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.351 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   12.508 (r) | SLOW    |   5.350 (r) | FAST    |    0.312 |
ddram_dm[1]        |   12.547 (r) | SLOW    |   5.390 (r) | FAST    |    0.351 |
ddram_dm[2]        |   12.533 (r) | SLOW    |   5.379 (r) | FAST    |    0.337 |
ddram_dm[3]        |   12.543 (r) | SLOW    |   5.386 (r) | FAST    |    0.347 |
ddram_dm[4]        |   12.236 (r) | SLOW    |   5.318 (r) | FAST    |    0.040 |
ddram_dm[5]        |   12.237 (r) | SLOW    |   5.320 (r) | FAST    |    0.041 |
ddram_dm[6]        |   12.196 (r) | SLOW    |   5.282 (r) | FAST    |    0.001 |
ddram_dm[7]        |   12.198 (r) | SLOW    |   5.281 (r) | FAST    |    0.002 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.547 (r) | SLOW    |   5.281 (r) | FAST    |    0.351 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 2.565 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   14.959 (r) | SLOW    |   4.675 (r) | FAST    |    2.236 |
ddram_dq[1]        |   15.186 (r) | SLOW    |   4.677 (r) | FAST    |    2.463 |
ddram_dq[2]        |   15.156 (r) | SLOW    |   4.676 (r) | FAST    |    2.433 |
ddram_dq[3]        |   15.061 (r) | SLOW    |   4.676 (r) | FAST    |    2.338 |
ddram_dq[4]        |   15.285 (r) | SLOW    |   4.677 (r) | FAST    |    2.562 |
ddram_dq[5]        |   14.868 (r) | SLOW    |   4.675 (r) | FAST    |    2.145 |
ddram_dq[6]        |   14.707 (r) | SLOW    |   4.675 (r) | FAST    |    1.984 |
ddram_dq[7]        |   15.288 (r) | SLOW    |   4.677 (r) | FAST    |    2.565 |
ddram_dq[8]        |   14.663 (r) | SLOW    |   4.673 (r) | FAST    |    1.940 |
ddram_dq[9]        |   14.270 (r) | SLOW    |   4.668 (r) | FAST    |    1.547 |
ddram_dq[10]       |   14.586 (r) | SLOW    |   4.673 (r) | FAST    |    1.863 |
ddram_dq[11]       |   14.353 (r) | SLOW    |   4.668 (r) | FAST    |    1.630 |
ddram_dq[12]       |   14.577 (r) | SLOW    |   4.671 (r) | FAST    |    1.854 |
ddram_dq[13]       |   14.479 (r) | SLOW    |   4.671 (r) | FAST    |    1.756 |
ddram_dq[14]       |   14.185 (r) | SLOW    |   4.667 (r) | FAST    |    1.462 |
ddram_dq[15]       |   14.271 (r) | SLOW    |   4.667 (r) | FAST    |    1.548 |
ddram_dq[16]       |   13.581 (r) | SLOW    |   4.673 (r) | FAST    |    0.858 |
ddram_dq[17]       |   13.517 (r) | SLOW    |   4.673 (r) | FAST    |    0.794 |
ddram_dq[18]       |   13.962 (r) | SLOW    |   4.668 (r) | FAST    |    1.239 |
ddram_dq[19]       |   14.049 (r) | SLOW    |   4.668 (r) | FAST    |    1.326 |
ddram_dq[20]       |   13.613 (r) | SLOW    |   4.673 (r) | FAST    |    0.890 |
ddram_dq[21]       |   13.486 (r) | SLOW    |   4.673 (r) | FAST    |    0.763 |
ddram_dq[22]       |   13.876 (r) | SLOW    |   4.669 (r) | FAST    |    1.153 |
ddram_dq[23]       |   13.955 (r) | SLOW    |   4.669 (r) | FAST    |    1.231 |
ddram_dq[24]       |   12.991 (r) | SLOW    |   4.677 (r) | FAST    |    0.268 |
ddram_dq[25]       |   13.299 (r) | SLOW    |   4.675 (r) | FAST    |    0.575 |
ddram_dq[26]       |   13.070 (r) | SLOW    |   4.677 (r) | FAST    |    0.347 |
ddram_dq[27]       |   13.260 (r) | SLOW    |   4.676 (r) | FAST    |    0.537 |
ddram_dq[28]       |   13.379 (r) | SLOW    |   4.675 (r) | FAST    |    0.656 |
ddram_dq[29]       |   13.180 (r) | SLOW    |   4.676 (r) | FAST    |    0.457 |
ddram_dq[30]       |   12.997 (r) | SLOW    |   4.677 (r) | FAST    |    0.274 |
ddram_dq[31]       |   12.899 (r) | SLOW    |   4.677 (r) | FAST    |    0.176 |
ddram_dq[32]       |   12.728 (r) | SLOW    |   4.573 (r) | FAST    |    0.010 |
ddram_dq[33]       |   12.723 (r) | SLOW    |   4.572 (r) | FAST    |    0.009 |
ddram_dq[34]       |   12.973 (r) | SLOW    |   4.571 (r) | FAST    |    0.250 |
ddram_dq[35]       |   12.986 (r) | SLOW    |   4.571 (r) | FAST    |    0.263 |
ddram_dq[36]       |   13.089 (r) | SLOW    |   4.571 (r) | FAST    |    0.366 |
ddram_dq[37]       |   13.007 (r) | SLOW    |   4.573 (r) | FAST    |    0.284 |
ddram_dq[38]       |   12.810 (r) | SLOW    |   4.573 (r) | FAST    |    0.087 |
ddram_dq[39]       |   12.809 (r) | SLOW    |   4.572 (r) | FAST    |    0.086 |
ddram_dq[40]       |   13.596 (r) | SLOW    |   4.564 (r) | FAST    |    0.873 |
ddram_dq[41]       |   13.783 (r) | SLOW    |   4.564 (r) | FAST    |    1.060 |
ddram_dq[42]       |   13.517 (r) | SLOW    |   4.567 (r) | FAST    |    0.794 |
ddram_dq[43]       |   13.437 (r) | SLOW    |   4.567 (r) | FAST    |    0.714 |
ddram_dq[44]       |   13.790 (r) | SLOW    |   4.563 (r) | FAST    |    1.067 |
ddram_dq[45]       |   13.702 (r) | SLOW    |   4.563 (r) | FAST    |    0.979 |
ddram_dq[46]       |   13.429 (r) | SLOW    |   4.569 (r) | FAST    |    0.706 |
ddram_dq[47]       |   13.352 (r) | SLOW    |   4.569 (r) | FAST    |    0.629 |
ddram_dq[48]       |   14.291 (r) | SLOW    |   4.569 (r) | FAST    |    1.568 |
ddram_dq[49]       |   14.559 (r) | SLOW    |   4.569 (r) | FAST    |    1.836 |
ddram_dq[50]       |   14.073 (r) | SLOW    |   4.565 (r) | FAST    |    1.350 |
ddram_dq[51]       |   14.072 (r) | SLOW    |   4.565 (r) | FAST    |    1.348 |
ddram_dq[52]       |   14.465 (r) | SLOW    |   4.569 (r) | FAST    |    1.742 |
ddram_dq[53]       |   13.965 (r) | SLOW    |   4.564 (r) | FAST    |    1.242 |
ddram_dq[54]       |   14.368 (r) | SLOW    |   4.569 (r) | FAST    |    1.645 |
ddram_dq[55]       |   13.971 (r) | SLOW    |   4.564 (r) | FAST    |    1.248 |
ddram_dq[56]       |   15.036 (r) | SLOW    |   4.573 (r) | FAST    |    2.313 |
ddram_dq[57]       |   15.119 (r) | SLOW    |   4.573 (r) | FAST    |    2.396 |
ddram_dq[58]       |   14.813 (r) | SLOW    |   4.572 (r) | FAST    |    2.090 |
ddram_dq[59]       |   14.822 (r) | SLOW    |   4.572 (r) | FAST    |    2.099 |
ddram_dq[60]       |   14.631 (r) | SLOW    |   4.571 (r) | FAST    |    1.908 |
ddram_dq[61]       |   14.725 (r) | SLOW    |   4.571 (r) | FAST    |    2.002 |
ddram_dq[62]       |   15.224 (r) | SLOW    |   4.573 (r) | FAST    |    2.501 |
ddram_dq[63]       |   15.210 (r) | SLOW    |   4.573 (r) | FAST    |    2.487 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   15.288 (r) | SLOW    |   4.563 (r) | FAST    |    2.565 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 1.319 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   14.089 (r) | SLOW    |   4.676 (r) | FAST    |    1.316 |
ddram_dqs_n[1]     |   13.867 (r) | SLOW    |   4.669 (r) | FAST    |    1.094 |
ddram_dqs_n[2]     |   13.559 (r) | SLOW    |   4.671 (r) | FAST    |    0.786 |
ddram_dqs_n[3]     |   13.095 (r) | SLOW    |   4.676 (r) | FAST    |    0.322 |
ddram_dqs_n[4]     |   12.774 (r) | SLOW    |   4.572 (r) | FAST    |    0.007 |
ddram_dqs_n[5]     |   13.083 (r) | SLOW    |   4.565 (r) | FAST    |    0.310 |
ddram_dqs_n[6]     |   13.364 (r) | SLOW    |   4.567 (r) | FAST    |    0.591 |
ddram_dqs_n[7]     |   13.644 (r) | SLOW    |   4.572 (r) | FAST    |    0.871 |
ddram_dqs_p[0]     |   14.092 (r) | SLOW    |   4.676 (r) | FAST    |    1.319 |
ddram_dqs_p[1]     |   13.870 (r) | SLOW    |   4.669 (r) | FAST    |    1.098 |
ddram_dqs_p[2]     |   13.556 (r) | SLOW    |   4.671 (r) | FAST    |    0.783 |
ddram_dqs_p[3]     |   13.090 (r) | SLOW    |   4.676 (r) | FAST    |    0.317 |
ddram_dqs_p[4]     |   12.773 (r) | SLOW    |   4.572 (r) | FAST    |    0.007 |
ddram_dqs_p[5]     |   13.083 (r) | SLOW    |   4.565 (r) | FAST    |    0.310 |
ddram_dqs_p[6]     |   13.360 (r) | SLOW    |   4.567 (r) | FAST    |    0.588 |
ddram_dqs_p[7]     |   13.639 (r) | SLOW    |   4.572 (r) | FAST    |    0.866 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   14.092 (r) | SLOW    |   4.565 (r) | FAST    |    1.319 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk200_p
Bus Skew: 0.025 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
sdcard_data[0]     |   12.693 (r) | SLOW    |   4.666 (r) | FAST    |    0.000 |
sdcard_data[0]     |   12.693 (f) | SLOW    |   4.666 (f) | FAST    |    0.000 |
sdcard_data[1]     |   12.718 (r) | SLOW    |   4.667 (r) | FAST    |    0.025 |
sdcard_data[1]     |   12.718 (f) | SLOW    |   4.667 (f) | FAST    |    0.025 |
sdcard_data[2]     |   12.709 (r) | SLOW    |   4.667 (r) | FAST    |    0.016 |
sdcard_data[2]     |   12.709 (f) | SLOW    |   4.667 (f) | FAST    |    0.016 |
sdcard_data[3]     |   12.703 (r) | SLOW    |   4.666 (r) | FAST    |    0.010 |
sdcard_data[3]     |   12.703 (f) | SLOW    |   4.666 (f) | FAST    |    0.010 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   12.718 (r) | SLOW    |   4.666 (r) | FAST    |    0.025 |
-------------------+--------------+---------+-------------+---------+----------+




