

================================================================
== Vitis HLS Report for 'foo_Pipeline_VITIS_LOOP_9_1'
================================================================
* Date:           Sat Oct  2 11:51:43 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        mvp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.500 ns|     0.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       32|       32|  0.320 us|  0.320 us|   32|   32|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1  |       30|       30|        12|          2|          1|    10|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 2, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.64>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 15 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln9_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln9_1"   --->   Operation 16 'read' 'sext_ln9_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln9_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln9"   --->   Operation 17 'read' 'sext_ln9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln9_2_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln9_2"   --->   Operation 18 'read' 'sext_ln9_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln9_1_cast = sext i62 %sext_ln9_1_read"   --->   Operation 19 'sext' 'sext_ln9_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln9_cast = sext i62 %sext_ln9_read"   --->   Operation 20 'sext' 'sext_ln9_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln9_2_cast = sext i62 %sext_ln9_2_read"   --->   Operation 21 'sext' 'sext_ln9_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.29ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [hello.cpp:9]   --->   Operation 25 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.96ns)   --->   "%icmp_ln9 = icmp_eq  i4 %i_1, i4 10" [hello.cpp:9]   --->   Operation 26 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.99ns)   --->   "%add_ln9 = add i4 %i_1, i4 1" [hello.cpp:9]   --->   Operation 27 'add' 'add_ln9' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %.split, void %.exitStub" [hello.cpp:9]   --->   Operation 28 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln9 = zext i4 %i_1" [hello.cpp:9]   --->   Operation 29 'zext' 'zext_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.64ns)   --->   "%add_ln11 = add i63 %zext_ln9, i63 %sext_ln9_cast" [hello.cpp:11]   --->   Operation 30 'add' 'add_ln11' <Predicate = (!icmp_ln9)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln11 = sext i63 %add_ln11" [hello.cpp:11]   --->   Operation 31 'sext' 'sext_ln11' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln11" [hello.cpp:11]   --->   Operation 32 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (2.64ns)   --->   "%add_ln11_1 = add i63 %zext_ln9, i63 %sext_ln9_1_cast" [hello.cpp:11]   --->   Operation 33 'add' 'add_ln11_1' <Predicate = (!icmp_ln9)> <Delay = 2.64> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln11_1 = sext i63 %add_ln11_1" [hello.cpp:11]   --->   Operation 34 'sext' 'sext_ln11_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln11_1" [hello.cpp:11]   --->   Operation 35 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.29ns)   --->   "%store_ln9 = store i4 %add_ln9, i4 %i" [hello.cpp:9]   --->   Operation 36 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 9.50>
ST_2 : Operation 37 [7/7] (9.50ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [hello.cpp:11]   --->   Operation 37 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln9)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 9.50>
ST_3 : Operation 38 [6/7] (9.50ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [hello.cpp:11]   --->   Operation 38 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln9)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 39 [7/7] (9.50ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [hello.cpp:11]   --->   Operation 39 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 9.50>
ST_4 : Operation 40 [5/7] (9.50ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [hello.cpp:11]   --->   Operation 40 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln9)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 41 [6/7] (9.50ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [hello.cpp:11]   --->   Operation 41 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 9.50>
ST_5 : Operation 42 [4/7] (9.50ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [hello.cpp:11]   --->   Operation 42 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln9)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 43 [5/7] (9.50ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [hello.cpp:11]   --->   Operation 43 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 9.50>
ST_6 : Operation 44 [3/7] (9.50ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [hello.cpp:11]   --->   Operation 44 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln9)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 45 [4/7] (9.50ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [hello.cpp:11]   --->   Operation 45 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 9.50>
ST_7 : Operation 46 [2/7] (9.50ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [hello.cpp:11]   --->   Operation 46 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln9)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 47 [3/7] (9.50ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [hello.cpp:11]   --->   Operation 47 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 9.50>
ST_8 : Operation 48 [1/7] (9.50ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [hello.cpp:11]   --->   Operation 48 'readreq' 'gmem_load_req' <Predicate = (!icmp_ln9)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 49 [2/7] (9.50ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [hello.cpp:11]   --->   Operation 49 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 9.50>
ST_9 : Operation 50 [1/1] (9.50ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [hello.cpp:11]   --->   Operation 50 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln9)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 51 [1/7] (9.50ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [hello.cpp:11]   --->   Operation 51 'readreq' 'gmem_load_1_req' <Predicate = (!icmp_ln9)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 9.50>
ST_10 : Operation 52 [1/1] (9.50ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [hello.cpp:11]   --->   Operation 52 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln9)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.89>
ST_11 : Operation 53 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln9_2_cast" [hello.cpp:9]   --->   Operation 53 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 54 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 55 [1/1] (1.89ns)   --->   "%add_ln11_2 = add i32 %gmem_addr_2_read, i32 %gmem_addr_1_read" [hello.cpp:11]   --->   Operation 55 'add' 'add_ln11_2' <Predicate = (!icmp_ln9)> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 9.50>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [hello.cpp:9]   --->   Operation 56 'specpipeline' 'specpipeline_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [hello.cpp:9]   --->   Operation 57 'specloopname' 'specloopname_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (9.50ns)   --->   "%write_ln11 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %add_ln11_2, i4 15" [hello.cpp:11]   --->   Operation 58 'write' 'write_ln11' <Predicate = (!icmp_ln9)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln9_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln9_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 0100000000000]
sext_ln9_1_read   (read             ) [ 0000000000000]
sext_ln9_read     (read             ) [ 0000000000000]
sext_ln9_2_read   (read             ) [ 0000000000000]
sext_ln9_1_cast   (sext             ) [ 0000000000000]
sext_ln9_cast     (sext             ) [ 0000000000000]
sext_ln9_2_cast   (sext             ) [ 0111111111110]
specinterface_ln0 (specinterface    ) [ 0000000000000]
store_ln0         (store            ) [ 0000000000000]
br_ln0            (br               ) [ 0000000000000]
i_1               (load             ) [ 0000000000000]
icmp_ln9          (icmp             ) [ 0111111111111]
add_ln9           (add              ) [ 0000000000000]
br_ln9            (br               ) [ 0000000000000]
zext_ln9          (zext             ) [ 0000000000000]
add_ln11          (add              ) [ 0000000000000]
sext_ln11         (sext             ) [ 0000000000000]
gmem_addr_1       (getelementptr    ) [ 0111111111000]
add_ln11_1        (add              ) [ 0000000000000]
sext_ln11_1       (sext             ) [ 0000000000000]
gmem_addr_2       (getelementptr    ) [ 0111111111100]
store_ln9         (store            ) [ 0000000000000]
gmem_load_req     (readreq          ) [ 0000000000000]
gmem_addr_1_read  (read             ) [ 0110000000110]
gmem_load_1_req   (readreq          ) [ 0000000000000]
gmem_addr_2_read  (read             ) [ 0100000000010]
gmem_addr         (getelementptr    ) [ 0010000000001]
empty             (speclooptripcount) [ 0000000000000]
add_ln11_2        (add              ) [ 0010000000001]
specpipeline_ln9  (specpipeline     ) [ 0000000000000]
specloopname_ln9  (specloopname     ) [ 0000000000000]
write_ln11        (write            ) [ 0000000000000]
br_ln0            (br               ) [ 0000000000000]
ret_ln0           (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln9_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln9_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sext_ln9_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln9_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="sext_ln9_1_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="62" slack="0"/>
<pin id="58" dir="0" index="1" bw="62" slack="0"/>
<pin id="59" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln9_1_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sext_ln9_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="62" slack="0"/>
<pin id="64" dir="0" index="1" bw="62" slack="0"/>
<pin id="65" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln9_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="sext_ln9_2_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="62" slack="0"/>
<pin id="70" dir="0" index="1" bw="62" slack="0"/>
<pin id="71" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln9_2_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_readreq_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="1"/>
<pin id="77" dir="0" index="2" bw="1" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_readreq_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="1" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="2"/>
<pin id="84" dir="0" index="2" bw="1" slack="0"/>
<pin id="85" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="gmem_addr_1_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="8"/>
<pin id="91" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/9 "/>
</bind>
</comp>

<comp id="93" class="1004" name="gmem_addr_2_read_read_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="9"/>
<pin id="96" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/10 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln11_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="1"/>
<pin id="101" dir="0" index="2" bw="32" slack="1"/>
<pin id="102" dir="0" index="3" bw="1" slack="0"/>
<pin id="103" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln11/12 "/>
</bind>
</comp>

<comp id="106" class="1004" name="sext_ln9_1_cast_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="62" slack="0"/>
<pin id="108" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_1_cast/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sext_ln9_cast_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="62" slack="0"/>
<pin id="112" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_cast/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln9_2_cast_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="62" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln9_2_cast/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln0_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_1_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln9_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln9_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln9_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln9/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="add_ln11_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="62" slack="0"/>
<pin id="145" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sext_ln11_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="63" slack="0"/>
<pin id="150" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="gmem_addr_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="63" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="add_ln11_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="4" slack="0"/>
<pin id="160" dir="0" index="1" bw="62" slack="0"/>
<pin id="161" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="sext_ln11_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="63" slack="0"/>
<pin id="166" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln11_1/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="gmem_addr_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="63" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln9_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="4" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="gmem_addr_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="62" slack="10"/>
<pin id="182" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/11 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln11_2_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="0" index="1" bw="32" slack="2"/>
<pin id="187" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_2/11 "/>
</bind>
</comp>

<comp id="188" class="1005" name="i_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="195" class="1005" name="sext_ln9_2_cast_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="10"/>
<pin id="197" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="sext_ln9_2_cast "/>
</bind>
</comp>

<comp id="200" class="1005" name="icmp_ln9_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="204" class="1005" name="gmem_addr_1_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="210" class="1005" name="gmem_addr_2_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="2"/>
<pin id="212" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="gmem_addr_1_read_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="2"/>
<pin id="218" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="221" class="1005" name="gmem_addr_2_read_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="226" class="1005" name="gmem_addr_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="1"/>
<pin id="228" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="231" class="1005" name="add_ln11_2_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln11_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="8" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="86"><net_src comp="32" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="81" pin=2"/></net>

<net id="92"><net_src comp="34" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="34" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="48" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="50" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="109"><net_src comp="56" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="62" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="68" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="26" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="123" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="123" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="110" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="151"><net_src comp="142" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="148" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="138" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="106" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="167"><net_src comp="158" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="172"><net_src comp="0" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="164" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="132" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="52" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="193"><net_src comp="188" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="198"><net_src comp="114" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="203"><net_src comp="126" pin="2"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="152" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="209"><net_src comp="204" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="213"><net_src comp="168" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="219"><net_src comp="88" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="224"><net_src comp="93" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="229"><net_src comp="179" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="234"><net_src comp="184" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="98" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {12 }
 - Input state : 
	Port: foo_Pipeline_VITIS_LOOP_9_1 : gmem | {2 3 4 5 6 7 8 9 10 }
	Port: foo_Pipeline_VITIS_LOOP_9_1 : sext_ln9_2 | {1 }
	Port: foo_Pipeline_VITIS_LOOP_9_1 : sext_ln9 | {1 }
	Port: foo_Pipeline_VITIS_LOOP_9_1 : sext_ln9_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln9 : 2
		add_ln9 : 2
		br_ln9 : 3
		zext_ln9 : 2
		add_ln11 : 3
		sext_ln11 : 4
		gmem_addr_1 : 5
		add_ln11_1 : 3
		sext_ln11_1 : 4
		gmem_addr_2 : 5
		store_ln9 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |        add_ln9_fu_132       |    0    |    6    |
|    add   |       add_ln11_fu_142       |    0    |    62   |
|          |      add_ln11_1_fu_158      |    0    |    62   |
|          |      add_ln11_2_fu_184      |    0    |    32   |
|----------|-----------------------------|---------|---------|
|   icmp   |       icmp_ln9_fu_126       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|          |  sext_ln9_1_read_read_fu_56 |    0    |    0    |
|          |   sext_ln9_read_read_fu_62  |    0    |    0    |
|   read   |  sext_ln9_2_read_read_fu_68 |    0    |    0    |
|          | gmem_addr_1_read_read_fu_88 |    0    |    0    |
|          | gmem_addr_2_read_read_fu_93 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|  readreq |      grp_readreq_fu_74      |    0    |    0    |
|          |      grp_readreq_fu_81      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |    write_ln11_write_fu_98   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |    sext_ln9_1_cast_fu_106   |    0    |    0    |
|          |     sext_ln9_cast_fu_110    |    0    |    0    |
|   sext   |    sext_ln9_2_cast_fu_114   |    0    |    0    |
|          |       sext_ln11_fu_148      |    0    |    0    |
|          |      sext_ln11_1_fu_164     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   zext   |       zext_ln9_fu_138       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   164   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln11_2_reg_231   |   32   |
|gmem_addr_1_read_reg_216|   32   |
|   gmem_addr_1_reg_204  |   32   |
|gmem_addr_2_read_reg_221|   32   |
|   gmem_addr_2_reg_210  |   32   |
|    gmem_addr_reg_226   |   32   |
|        i_reg_188       |    4   |
|    icmp_ln9_reg_200    |    1   |
| sext_ln9_2_cast_reg_195|   64   |
+------------------------+--------+
|          Total         |   261  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   164  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   261  |    -   |
+-----------+--------+--------+
|   Total   |   261  |   164  |
+-----------+--------+--------+
