{"PC": 32, "PhysicalRegisterFile": [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0], "DecodedPCs": [28, 29, 30, 31], "ExceptionPC": 0, "Exception": false, "RegisterMapTable": [59, 56, 57, 58, 52, 53, 54, 55, 8, 48, 49, 50, 51, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31], "FreeList": [60, 61, 62, 63], "BusyBitTable": [false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, false, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, true, false, false, false, false], "ActiveList": [{"Done": false, "Exception": false, "LogicalDestination": 0, "OldDestination": 0, "PC": 0}, {"Done": false, "Exception": false, "LogicalDestination": 1, "OldDestination": 1, "PC": 1}, {"Done": false, "Exception": false, "LogicalDestination": 2, "OldDestination": 2, "PC": 2}, {"Done": false, "Exception": false, "LogicalDestination": 3, "OldDestination": 3, "PC": 3}, {"Done": false, "Exception": false, "LogicalDestination": 9, "OldDestination": 9, "PC": 4}, {"Done": false, "Exception": false, "LogicalDestination": 10, "OldDestination": 10, "PC": 5}, {"Done": false, "Exception": false, "LogicalDestination": 11, "OldDestination": 11, "PC": 6}, {"Done": false, "Exception": false, "LogicalDestination": 12, "OldDestination": 12, "PC": 7}, {"Done": false, "Exception": false, "LogicalDestination": 4, "OldDestination": 4, "PC": 8}, {"Done": false, "Exception": false, "LogicalDestination": 5, "OldDestination": 5, "PC": 9}, {"Done": false, "Exception": false, "LogicalDestination": 6, "OldDestination": 6, "PC": 10}, {"Done": false, "Exception": false, "LogicalDestination": 7, "OldDestination": 7, "PC": 11}, {"Done": false, "Exception": false, "LogicalDestination": 0, "OldDestination": 32, "PC": 12}, {"Done": false, "Exception": false, "LogicalDestination": 1, "OldDestination": 33, "PC": 13}, {"Done": false, "Exception": false, "LogicalDestination": 3, "OldDestination": 35, "PC": 14}, {"Done": false, "Exception": false, "LogicalDestination": 2, "OldDestination": 34, "PC": 15}, {"Done": false, "Exception": false, "LogicalDestination": 9, "OldDestination": 36, "PC": 16}, {"Done": false, "Exception": false, "LogicalDestination": 10, "OldDestination": 37, "PC": 17}, {"Done": false, "Exception": false, "LogicalDestination": 11, "OldDestination": 38, "PC": 18}, {"Done": false, "Exception": false, "LogicalDestination": 12, "OldDestination": 39, "PC": 19}, {"Done": false, "Exception": false, "LogicalDestination": 4, "OldDestination": 40, "PC": 20}, {"Done": false, "Exception": false, "LogicalDestination": 5, "OldDestination": 41, "PC": 21}, {"Done": false, "Exception": false, "LogicalDestination": 6, "OldDestination": 42, "PC": 22}, {"Done": false, "Exception": false, "LogicalDestination": 7, "OldDestination": 43, "PC": 23}, {"Done": false, "Exception": false, "LogicalDestination": 1, "OldDestination": 45, "PC": 24}, {"Done": false, "Exception": false, "LogicalDestination": 2, "OldDestination": 47, "PC": 25}, {"Done": false, "Exception": false, "LogicalDestination": 3, "OldDestination": 46, "PC": 26}, {"Done": false, "Exception": false, "LogicalDestination": 0, "OldDestination": 44, "PC": 27}], "IntegerQueue": [{"DestRegister": 32, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 10, "OpCode": "add", "PC": 0}, {"DestRegister": 33, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 20, "OpCode": "add", "PC": 1}, {"DestRegister": 34, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 30, "OpCode": "add", "PC": 2}, {"DestRegister": 35, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 40, "OpCode": "add", "PC": 3}, {"DestRegister": 36, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 50, "OpCode": "add", "PC": 4}, {"DestRegister": 37, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 60, "OpCode": "add", "PC": 5}, {"DestRegister": 38, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 70, "OpCode": "add", "PC": 6}, {"DestRegister": 39, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 80, "OpCode": "add", "PC": 7}, {"DestRegister": 40, "OpAIsReady": false, "OpARegTag": 32, "OpAValue": 0, "OpBIsReady": false, "OpBRegTag": 36, "OpBValue": 0, "OpCode": "mulu", "PC": 8}, {"DestRegister": 41, "OpAIsReady": false, "OpARegTag": 33, "OpAValue": 0, "OpBIsReady": false, "OpBRegTag": 37, "OpBValue": 0, "OpCode": "mulu", "PC": 9}, {"DestRegister": 42, "OpAIsReady": false, "OpARegTag": 34, "OpAValue": 0, "OpBIsReady": false, "OpBRegTag": 38, "OpBValue": 0, "OpCode": "mulu", "PC": 10}, {"DestRegister": 43, "OpAIsReady": false, "OpARegTag": 35, "OpAValue": 0, "OpBIsReady": false, "OpBRegTag": 39, "OpBValue": 0, "OpCode": "mulu", "PC": 11}, {"DestRegister": 44, "OpAIsReady": false, "OpARegTag": 40, "OpAValue": 0, "OpBIsReady": false, "OpBRegTag": 41, "OpBValue": 0, "OpCode": "mulu", "PC": 12}, {"DestRegister": 45, "OpAIsReady": false, "OpARegTag": 41, "OpAValue": 0, "OpBIsReady": false, "OpBRegTag": 43, "OpBValue": 0, "OpCode": "mulu", "PC": 13}, {"DestRegister": 46, "OpAIsReady": false, "OpARegTag": 43, "OpAValue": 0, "OpBIsReady": false, "OpBRegTag": 42, "OpBValue": 0, "OpCode": "mulu", "PC": 14}, {"DestRegister": 47, "OpAIsReady": false, "OpARegTag": 42, "OpAValue": 0, "OpBIsReady": false, "OpBRegTag": 40, "OpBValue": 0, "OpCode": "mulu", "PC": 15}, {"DestRegister": 48, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 40, "OpCode": "add", "PC": 16}, {"DestRegister": 49, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 30, "OpCode": "add", "PC": 17}, {"DestRegister": 50, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 20, "OpCode": "add", "PC": 18}, {"DestRegister": 51, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 10, "OpCode": "add", "PC": 19}, {"DestRegister": 52, "OpAIsReady": false, "OpARegTag": 45, "OpAValue": 0, "OpBIsReady": false, "OpBRegTag": 46, "OpBValue": 0, "OpCode": "sub", "PC": 20}, {"DestRegister": 53, "OpAIsReady": false, "OpARegTag": 46, "OpAValue": 0, "OpBIsReady": false, "OpBRegTag": 45, "OpBValue": 0, "OpCode": "sub", "PC": 21}, {"DestRegister": 54, "OpAIsReady": false, "OpARegTag": 47, "OpAValue": 0, "OpBIsReady": false, "OpBRegTag": 44, "OpBValue": 0, "OpCode": "sub", "PC": 22}, {"DestRegister": 55, "OpAIsReady": false, "OpARegTag": 44, "OpAValue": 0, "OpBIsReady": false, "OpBRegTag": 47, "OpBValue": 0, "OpCode": "sub", "PC": 23}, {"DestRegister": 56, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 0, "OpCode": "sub", "PC": 24}, {"DestRegister": 57, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 0, "OpCode": "sub", "PC": 25}, {"DestRegister": 58, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 0, "OpCode": "sub", "PC": 26}, {"DestRegister": 59, "OpAIsReady": true, "OpARegTag": 0, "OpAValue": 0, "OpBIsReady": true, "OpBRegTag": 0, "OpBValue": 0, "OpCode": "sub", "PC": 27}]}