-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Sat Jun  3 17:03:44 2023
-- Host        : LAPTOP-IN15QMSA running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ eth_sgmii_sim_netlist.vhdl
-- Design      : eth_sgmii
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010iclg225-1L
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_GTWIZARD_GT is
  port (
    cplllock : out STD_LOGIC;
    gt0_cpllrefclklost_i : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gtxe2_i_0 : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    gtxe2_i_1 : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    gt0_cpllpd_i : in STD_LOGIC;
    gt0_cpllreset_i_0 : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_gt : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    wtd_rxpcsreset_in : in STD_LOGIC;
    gt0_rxuserrdy_i : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txuserrdy_i : in STD_LOGIC;
    userclk : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_4 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_GTWIZARD_GT;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_GTWIZARD_GT is
  signal gtxe2_i_n_0 : STD_LOGIC;
  signal gtxe2_i_n_10 : STD_LOGIC;
  signal gtxe2_i_n_16 : STD_LOGIC;
  signal gtxe2_i_n_170 : STD_LOGIC;
  signal gtxe2_i_n_171 : STD_LOGIC;
  signal gtxe2_i_n_172 : STD_LOGIC;
  signal gtxe2_i_n_173 : STD_LOGIC;
  signal gtxe2_i_n_174 : STD_LOGIC;
  signal gtxe2_i_n_175 : STD_LOGIC;
  signal gtxe2_i_n_176 : STD_LOGIC;
  signal gtxe2_i_n_177 : STD_LOGIC;
  signal gtxe2_i_n_178 : STD_LOGIC;
  signal gtxe2_i_n_179 : STD_LOGIC;
  signal gtxe2_i_n_180 : STD_LOGIC;
  signal gtxe2_i_n_181 : STD_LOGIC;
  signal gtxe2_i_n_182 : STD_LOGIC;
  signal gtxe2_i_n_183 : STD_LOGIC;
  signal gtxe2_i_n_184 : STD_LOGIC;
  signal gtxe2_i_n_27 : STD_LOGIC;
  signal gtxe2_i_n_3 : STD_LOGIC;
  signal gtxe2_i_n_38 : STD_LOGIC;
  signal gtxe2_i_n_39 : STD_LOGIC;
  signal gtxe2_i_n_4 : STD_LOGIC;
  signal gtxe2_i_n_46 : STD_LOGIC;
  signal gtxe2_i_n_47 : STD_LOGIC;
  signal gtxe2_i_n_48 : STD_LOGIC;
  signal gtxe2_i_n_49 : STD_LOGIC;
  signal gtxe2_i_n_50 : STD_LOGIC;
  signal gtxe2_i_n_51 : STD_LOGIC;
  signal gtxe2_i_n_52 : STD_LOGIC;
  signal gtxe2_i_n_53 : STD_LOGIC;
  signal gtxe2_i_n_54 : STD_LOGIC;
  signal gtxe2_i_n_55 : STD_LOGIC;
  signal gtxe2_i_n_56 : STD_LOGIC;
  signal gtxe2_i_n_57 : STD_LOGIC;
  signal gtxe2_i_n_58 : STD_LOGIC;
  signal gtxe2_i_n_59 : STD_LOGIC;
  signal gtxe2_i_n_60 : STD_LOGIC;
  signal gtxe2_i_n_61 : STD_LOGIC;
  signal gtxe2_i_n_81 : STD_LOGIC;
  signal gtxe2_i_n_82 : STD_LOGIC;
  signal gtxe2_i_n_83 : STD_LOGIC;
  signal gtxe2_i_n_84 : STD_LOGIC;
  signal gtxe2_i_n_9 : STD_LOGIC;
  signal NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PHYSTATUS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDATAVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXELECIDLE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_RXVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENN_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXQPISENP_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_TXRATEDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXCHARISK_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXCHBONDO_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_gtxe2_i_RXDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 16 );
  signal NLW_gtxe2_i_RXDISPERR_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXHEADER_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_gtxe2_i_RXSTATUS_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_gtxe2_i_TSTOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of gtxe2_i : label is "PRIMITIVE";
begin
gtxe2_i: unisim.vcomponents.GTXE2_CHANNEL
    generic map(
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"0001111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 36,
      CLK_COR_MIN_LAT => 32,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0000000000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0000000000",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG => X"BC07DC",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 5,
      CPLL_INIT_CFG => X"00001E",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DMONITOR_CFG => X"000A00",
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "TRUE",
      ES_HORZ_OFFSET => X"000",
      ES_PMA_CFG => B"0000000000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER => X"00000000000000000000",
      ES_QUAL_MASK => X"00000000000000000000",
      ES_SDATA_MASK => X"00000000000000000000",
      ES_VERT_OFFSET => B"000000000",
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"000",
      IS_CPLLLOCKDETCLK_INVERTED => '0',
      IS_DRPCLK_INVERTED => '0',
      IS_GTGREFCLK_INVERTED => '0',
      IS_RXUSRCLK2_INVERTED => '0',
      IS_RXUSRCLK_INVERTED => '0',
      IS_TXPHDLYTSTCLK_INVERTED => '0',
      IS_TXUSRCLK2_INVERTED => '0',
      IS_TXUSRCLK_INVERTED => '0',
      OUTREFCLK_SEL_INV => B"11",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD_ATTR => X"000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PMA_RSV => X"00018480",
      PMA_RSV2 => X"2050",
      PMA_RSV3 => B"00",
      PMA_RSV4 => X"00000000",
      RXBUFRESET_TIME => B"00001",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 61,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 8,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG => X"03000023FF10100020",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG => B"010101",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXDFELPMRESET_TIME => B"0001111",
      RXDLY_CFG => X"001F",
      RXDLY_LCFG => X"030",
      RXDLY_TAP_CFG => X"0000",
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_HF_CFG => B"00000011110000",
      RXLPM_LF_CFG => B"00000011110000",
      RXOOB_CFG => B"0000110",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00001",
      RXPHDLY_CFG => X"084020",
      RXPH_CFG => X"000000",
      RXPH_MONITOR_SEL => B"00000",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RX_BIAS_CFG => B"000000000100",
      RX_BUFFER_CFG => B"000000",
      RX_CLK25_DIV => 5,
      RX_CLKMUX_PD => '1',
      RX_CM_SEL => B"11",
      RX_CM_TRIM => B"010",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEBUG_CFG => B"000000000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DFE_GAIN_CFG => X"020FEA",
      RX_DFE_H2_CFG => B"000000000000",
      RX_DFE_H3_CFG => B"000001000000",
      RX_DFE_H4_CFG => B"00011110000",
      RX_DFE_H5_CFG => B"00011100000",
      RX_DFE_KL_CFG => B"0000011111110",
      RX_DFE_KL_CFG2 => X"301148AC",
      RX_DFE_LPM_CFG => X"0904",
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DFE_UT_CFG => B"10001111000000000",
      RX_DFE_VP_CFG => B"00011111100000011",
      RX_DFE_XYD_CFG => B"0000000000000",
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_INT_DATAWIDTH => 0,
      RX_OS_CFG => B"0000010000000",
      RX_SIG_VALID_DLY => 10,
      RX_XCLK_SEL => "RXREC",
      SAS_MAX_COM => 64,
      SAS_MIN_COM => 36,
      SATA_BURST_SEQ_LEN => B"0101",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SATA_MAX_BURST => 8,
      SATA_MAX_INIT => 21,
      SATA_MAX_WAKE => 7,
      SATA_MIN_BURST => 4,
      SATA_MIN_INIT => 12,
      SATA_MIN_WAKE => 4,
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_CPLLREFCLK_SEL => B"001",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "X",
      SIM_VERSION => "4.0",
      TERM_RCAL_CFG => B"10000",
      TERM_RCAL_OVRD => '0',
      TRANS_TIME_RATE => X"0E",
      TST_RSV => X"00000000",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"001F",
      TXDLY_LCFG => X"030",
      TXDLY_TAP_CFG => X"0000",
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00001",
      TXPHDLY_CFG => X"084020",
      TXPH_CFG => X"0780",
      TXPH_MONITOR_SEL => B"00000",
      TXPMARESET_TIME => B"00001",
      TX_CLK25_DIV => 5,
      TX_CLKMUX_PD => '1',
      TX_DATA_WIDTH => 20,
      TX_DEEMPH0 => B"00000",
      TX_DEEMPH1 => B"00000",
      TX_DRIVE_MODE => "DIRECT",
      TX_EIDLE_ASSERT_DELAY => B"110",
      TX_EIDLE_DEASSERT_DELAY => B"100",
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1001110",
      TX_MARGIN_FULL_1 => B"1001001",
      TX_MARGIN_FULL_2 => B"1000101",
      TX_MARGIN_FULL_3 => B"1000010",
      TX_MARGIN_FULL_4 => B"1000000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000100",
      TX_MARGIN_LOW_2 => B"1000010",
      TX_MARGIN_LOW_3 => B"1000000",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PREDRIVER_MODE => '0',
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => X"1832",
      TX_RXDETECT_REF => B"100",
      TX_XCLK_SEL => "TXOUT",
      UCODEER_CLR => '0'
    )
        port map (
      CFGRESET => '0',
      CLKRSVD(3 downto 0) => B"0000",
      CPLLFBCLKLOST => gtxe2_i_n_0,
      CPLLLOCK => cplllock,
      CPLLLOCKDETCLK => independent_clock_bufg,
      CPLLLOCKEN => '1',
      CPLLPD => gt0_cpllpd_i,
      CPLLREFCLKLOST => gt0_cpllrefclklost_i,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => gt0_cpllreset_i_0,
      DMONITOROUT(7) => gtxe2_i_n_177,
      DMONITOROUT(6) => gtxe2_i_n_178,
      DMONITOROUT(5) => gtxe2_i_n_179,
      DMONITOROUT(4) => gtxe2_i_n_180,
      DMONITOROUT(3) => gtxe2_i_n_181,
      DMONITOROUT(2) => gtxe2_i_n_182,
      DMONITOROUT(1) => gtxe2_i_n_183,
      DMONITOROUT(0) => gtxe2_i_n_184,
      DRPADDR(8 downto 0) => B"000000000",
      DRPCLK => gtrefclk_bufg,
      DRPDI(15 downto 0) => B"0000000000000000",
      DRPDO(15) => gtxe2_i_n_46,
      DRPDO(14) => gtxe2_i_n_47,
      DRPDO(13) => gtxe2_i_n_48,
      DRPDO(12) => gtxe2_i_n_49,
      DRPDO(11) => gtxe2_i_n_50,
      DRPDO(10) => gtxe2_i_n_51,
      DRPDO(9) => gtxe2_i_n_52,
      DRPDO(8) => gtxe2_i_n_53,
      DRPDO(7) => gtxe2_i_n_54,
      DRPDO(6) => gtxe2_i_n_55,
      DRPDO(5) => gtxe2_i_n_56,
      DRPDO(4) => gtxe2_i_n_57,
      DRPDO(3) => gtxe2_i_n_58,
      DRPDO(2) => gtxe2_i_n_59,
      DRPDO(1) => gtxe2_i_n_60,
      DRPDO(0) => gtxe2_i_n_61,
      DRPEN => '0',
      DRPRDY => gtxe2_i_n_3,
      DRPWE => '0',
      EYESCANDATAERROR => gtxe2_i_n_4,
      EYESCANMODE => '0',
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      GTGREFCLK => '0',
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTREFCLK0 => gtrefclk,
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => NLW_gtxe2_i_GTREFCLKMONITOR_UNCONNECTED,
      GTRESETSEL => '0',
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => SR(0),
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => gt0_gttxreset_gt,
      GTXRXN => rxn,
      GTXRXP => rxp,
      GTXTXN => txn,
      GTXTXP => txp,
      LOOPBACK(2 downto 0) => B"000",
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDIN2(4 downto 0) => B"00000",
      PCSRSVDOUT(15 downto 0) => NLW_gtxe2_i_PCSRSVDOUT_UNCONNECTED(15 downto 0),
      PHYSTATUS => NLW_gtxe2_i_PHYSTATUS_UNCONNECTED,
      PMARSVDIN(4 downto 0) => B"00000",
      PMARSVDIN2(4 downto 0) => B"00000",
      QPLLCLK => gt0_qplloutclk_in,
      QPLLREFCLK => gt0_qplloutrefclk_in,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => gtxe2_i_n_82,
      RXBUFSTATUS(1) => gtxe2_i_n_83,
      RXBUFSTATUS(0) => gtxe2_i_n_84,
      RXBYTEISALIGNED => gtxe2_i_n_9,
      RXBYTEREALIGN => gtxe2_i_n_10,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => NLW_gtxe2_i_RXCDRLOCK_UNCONNECTED,
      RXCDROVRDEN => '0',
      RXCDRRESET => '0',
      RXCDRRESETRSV => '0',
      RXCHANBONDSEQ => NLW_gtxe2_i_RXCHANBONDSEQ_UNCONNECTED,
      RXCHANISALIGNED => NLW_gtxe2_i_RXCHANISALIGNED_UNCONNECTED,
      RXCHANREALIGN => NLW_gtxe2_i_RXCHANREALIGN_UNCONNECTED,
      RXCHARISCOMMA(7 downto 2) => NLW_gtxe2_i_RXCHARISCOMMA_UNCONNECTED(7 downto 2),
      RXCHARISCOMMA(1) => D(11),
      RXCHARISCOMMA(0) => D(23),
      RXCHARISK(7 downto 2) => NLW_gtxe2_i_RXCHARISK_UNCONNECTED(7 downto 2),
      RXCHARISK(1) => D(10),
      RXCHARISK(0) => D(22),
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4 downto 0) => NLW_gtxe2_i_RXCHBONDO_UNCONNECTED(4 downto 0),
      RXCHBONDSLAVE => '0',
      RXCLKCORCNT(1 downto 0) => NLW_gtxe2_i_RXCLKCORCNT_UNCONNECTED(1 downto 0),
      RXCOMINITDET => NLW_gtxe2_i_RXCOMINITDET_UNCONNECTED,
      RXCOMMADET => gtxe2_i_n_16,
      RXCOMMADETEN => '1',
      RXCOMSASDET => NLW_gtxe2_i_RXCOMSASDET_UNCONNECTED,
      RXCOMWAKEDET => NLW_gtxe2_i_RXCOMWAKEDET_UNCONNECTED,
      RXDATA(63 downto 16) => NLW_gtxe2_i_RXDATA_UNCONNECTED(63 downto 16),
      RXDATA(15 downto 8) => D(7 downto 0),
      RXDATA(7 downto 0) => D(19 downto 12),
      RXDATAVALID => NLW_gtxe2_i_RXDATAVALID_UNCONNECTED,
      RXDDIEN => '0',
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECM1EN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEVSEN => '0',
      RXDFEXYDEN => '1',
      RXDFEXYDHOLD => '0',
      RXDFEXYDOVRDEN => '0',
      RXDISPERR(7 downto 2) => NLW_gtxe2_i_RXDISPERR_UNCONNECTED(7 downto 2),
      RXDISPERR(1) => D(9),
      RXDISPERR(0) => D(21),
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => NLW_gtxe2_i_RXDLYSRESETDONE_UNCONNECTED,
      RXELECIDLE => NLW_gtxe2_i_RXELECIDLE_UNCONNECTED,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXGEARBOXSLIP => '0',
      RXHEADER(2 downto 0) => NLW_gtxe2_i_RXHEADER_UNCONNECTED(2 downto 0),
      RXHEADERVALID => NLW_gtxe2_i_RXHEADERVALID_UNCONNECTED,
      RXLPMEN => '1',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXMCOMMAALIGNEN => reset_out,
      RXMONITOROUT(6) => gtxe2_i_n_170,
      RXMONITOROUT(5) => gtxe2_i_n_171,
      RXMONITOROUT(4) => gtxe2_i_n_172,
      RXMONITOROUT(3) => gtxe2_i_n_173,
      RXMONITOROUT(2) => gtxe2_i_n_174,
      RXMONITOROUT(1) => gtxe2_i_n_175,
      RXMONITOROUT(0) => gtxe2_i_n_176,
      RXMONITORSEL(1 downto 0) => B"00",
      RXNOTINTABLE(7 downto 2) => NLW_gtxe2_i_RXNOTINTABLE_UNCONNECTED(7 downto 2),
      RXNOTINTABLE(1) => D(8),
      RXNOTINTABLE(0) => D(20),
      RXOOBRESET => '0',
      RXOSHOLD => '0',
      RXOSOVRDEN => '0',
      RXOUTCLK => rxoutclk,
      RXOUTCLKFABRIC => NLW_gtxe2_i_RXOUTCLKFABRIC_UNCONNECTED,
      RXOUTCLKPCS => NLW_gtxe2_i_RXOUTCLKPCS_UNCONNECTED,
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => reset_out,
      RXPCSRESET => wtd_rxpcsreset_in,
      RXPD(1) => RXPD(0),
      RXPD(0) => RXPD(0),
      RXPHALIGN => '0',
      RXPHALIGNDONE => NLW_gtxe2_i_RXPHALIGNDONE_UNCONNECTED,
      RXPHALIGNEN => '0',
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHMONITOR_UNCONNECTED(4 downto 0),
      RXPHOVRDEN => '0',
      RXPHSLIPMONITOR(4 downto 0) => NLW_gtxe2_i_RXPHSLIPMONITOR_UNCONNECTED(4 downto 0),
      RXPMARESET => '0',
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => gtxe2_i_n_27,
      RXPRBSSEL(2 downto 0) => B"000",
      RXQPIEN => '0',
      RXQPISENN => NLW_gtxe2_i_RXQPISENN_UNCONNECTED,
      RXQPISENP => NLW_gtxe2_i_RXQPISENP_UNCONNECTED,
      RXRATE(2 downto 0) => B"000",
      RXRATEDONE => NLW_gtxe2_i_RXRATEDONE_UNCONNECTED,
      RXRESETDONE => gtxe2_i_0,
      RXSLIDE => '0',
      RXSTARTOFSEQ => NLW_gtxe2_i_RXSTARTOFSEQ_UNCONNECTED,
      RXSTATUS(2 downto 0) => NLW_gtxe2_i_RXSTATUS_UNCONNECTED(2 downto 0),
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXUSERRDY => gt0_rxuserrdy_i,
      RXUSRCLK => rxuserclk,
      RXUSRCLK2 => rxuserclk,
      RXVALID => NLW_gtxe2_i_RXVALID_UNCONNECTED,
      SETERRSTATUS => '0',
      TSTIN(19 downto 0) => B"11111111111111111111",
      TSTOUT(9 downto 0) => NLW_gtxe2_i_TSTOUT_UNCONNECTED(9 downto 0),
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFDIFFCTRL(2 downto 0) => B"100",
      TXBUFSTATUS(1) => TXBUFSTATUS(0),
      TXBUFSTATUS(0) => gtxe2_i_n_81,
      TXCHARDISPMODE(7 downto 2) => B"000000",
      TXCHARDISPMODE(1 downto 0) => gtxe2_i_2(1 downto 0),
      TXCHARDISPVAL(7 downto 2) => B"000000",
      TXCHARDISPVAL(1 downto 0) => gtxe2_i_3(1 downto 0),
      TXCHARISK(7 downto 2) => B"000000",
      TXCHARISK(1 downto 0) => gtxe2_i_4(1 downto 0),
      TXCOMFINISH => NLW_gtxe2_i_TXCOMFINISH_UNCONNECTED,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXDATA(63 downto 16) => B"000000000000000000000000000000000000000000000000",
      TXDATA(15 downto 0) => Q(15 downto 0),
      TXDEEMPH => '0',
      TXDETECTRX => '0',
      TXDIFFCTRL(3 downto 0) => B"1000",
      TXDIFFPD => '0',
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => NLW_gtxe2_i_TXDLYSRESETDONE_UNCONNECTED,
      TXDLYUPDOWN => '0',
      TXELECIDLE => TXPD(0),
      TXGEARBOXREADY => NLW_gtxe2_i_TXGEARBOXREADY_UNCONNECTED,
      TXHEADER(2 downto 0) => B"000",
      TXINHIBIT => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXOUTCLK => txoutclk,
      TXOUTCLKFABRIC => gtxe2_i_n_38,
      TXOUTCLKPCS => gtxe2_i_n_39,
      TXOUTCLKSEL(2 downto 0) => B"100",
      TXPCSRESET => '0',
      TXPD(1) => TXPD(0),
      TXPD(0) => TXPD(0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => NLW_gtxe2_i_TXPHALIGNDONE_UNCONNECTED,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '0',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => NLW_gtxe2_i_TXPHINITDONE_UNCONNECTED,
      TXPHOVRDEN => '0',
      TXPISOPD => '0',
      TXPMARESET => '0',
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPOSTCURSORINV => '0',
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(2 downto 0) => B"000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRECURSORINV => '0',
      TXQPIBIASEN => '0',
      TXQPISENN => NLW_gtxe2_i_TXQPISENN_UNCONNECTED,
      TXQPISENP => NLW_gtxe2_i_TXQPISENP_UNCONNECTED,
      TXQPISTRONGPDOWN => '0',
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => NLW_gtxe2_i_TXRATEDONE_UNCONNECTED,
      TXRESETDONE => gtxe2_i_1,
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSTARTSEQ => '0',
      TXSWING => '0',
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => gt0_txuserrdy_i,
      TXUSRCLK => userclk,
      TXUSRCLK2 => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_cpll_railing is
  port (
    gt0_cpllpd_i : out STD_LOGIC;
    gt0_cpllreset_i_0 : out STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gt0_cpllreset_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_cpll_railing;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_cpll_railing is
  signal cpll_reset0_i : STD_LOGIC;
  signal \cpllpd_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllpd_wait_reg[94]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[126]_srl31_n_0\ : STD_LOGIC;
  signal \cpllreset_wait_reg[31]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[63]_srl32_n_1\ : STD_LOGIC;
  signal \cpllreset_wait_reg[95]_srl32_n_1\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name : string;
  attribute srl_name of \cpllpd_wait_reg[31]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[63]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg ";
  attribute srl_name of \cpllpd_wait_reg[94]_srl31\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31 ";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \cpllpd_wait_reg[95]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[126]_srl31\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[126]_srl31 ";
  attribute equivalent_register_removal of \cpllreset_wait_reg[127]\ : label is "no";
  attribute srl_bus_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[31]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[31]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[63]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[63]_srl32 ";
  attribute srl_bus_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg ";
  attribute srl_name of \cpllreset_wait_reg[95]_srl32\ : label is "inst/\transceiver_inst/gtwizard_inst/inst/gtwizard_i/cpll_railing0_i/cpllreset_wait_reg[95]_srl32 ";
begin
\cpllpd_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => '0',
      Q => \NLW_cpllpd_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[31]_srl32_n_1\
    );
\cpllpd_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"FFFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllpd_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllpd_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllpd_wait_reg[63]_srl32_n_1\
    );
\cpllpd_wait_reg[94]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllpd_wait_reg[63]_srl32_n_1\,
      Q => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q31 => \NLW_cpllpd_wait_reg[94]_srl31_Q31_UNCONNECTED\
    );
\cpllpd_wait_reg[95]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => gtrefclk_bufg,
      CE => '1',
      D => \cpllpd_wait_reg[94]_srl31_n_0\,
      Q => gt0_cpllpd_i,
      R => '0'
    );
\cpllreset_wait_reg[126]_srl31\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11110",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[95]_srl32_n_1\,
      Q => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q31 => \NLW_cpllreset_wait_reg[126]_srl31_Q31_UNCONNECTED\
    );
\cpllreset_wait_reg[127]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gtrefclk_bufg,
      CE => '1',
      D => \cpllreset_wait_reg[126]_srl31_n_0\,
      Q => cpll_reset0_i,
      R => '0'
    );
\cpllreset_wait_reg[31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"000000FF"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => '0',
      Q => \NLW_cpllreset_wait_reg[31]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[31]_srl32_n_1\
    );
\cpllreset_wait_reg[63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[31]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[63]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[63]_srl32_n_1\
    );
\cpllreset_wait_reg[95]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => B"11111",
      CE => '1',
      CLK => gtrefclk_bufg,
      D => \cpllreset_wait_reg[63]_srl32_n_1\,
      Q => \NLW_cpllreset_wait_reg[95]_srl32_Q_UNCONNECTED\,
      Q31 => \cpllreset_wait_reg[95]_srl32_n_1\
    );
gtxe2_i_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cpll_reset0_i,
      I1 => gt0_cpllreset_i,
      O => gt0_cpllreset_i_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_johnson_cntr is
  port (
    clk12_5 : out STD_LOGIC;
    clk_en_12_5_fall0 : out STD_LOGIC;
    clk_en_12_5_rise0 : out STD_LOGIC;
    speed_is_10_100_fall_reg : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    clk12_5_reg : in STD_LOGIC;
    speed_is_10_100_fall : in STD_LOGIC;
    speed_is_100_fall : in STD_LOGIC;
    clk1_25 : in STD_LOGIC;
    reset_fall : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_johnson_cntr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_johnson_cntr is
  signal \^clk12_5\ : STD_LOGIC;
  signal reg1 : STD_LOGIC;
  signal reg1_i_1_n_0 : STD_LOGIC;
  signal reg2 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of clk_en_12_5_fall_i_1 : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of clk_en_12_5_rise_i_1 : label is "soft_lutpair85";
begin
  clk12_5 <= \^clk12_5\;
clk_en_12_5_fall_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk12_5_reg,
      I1 => \^clk12_5\,
      O => clk_en_12_5_fall0
    );
clk_en_12_5_rise_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clk12_5\,
      I1 => clk12_5_reg,
      O => clk_en_12_5_rise0
    );
reg1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => reg1_i_1_n_0
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => reg1_i_1_n_0,
      Q => reg1,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => reg1,
      Q => reg2,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => reg2,
      Q => \^clk12_5\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \^clk12_5\,
      Q => reg4,
      R => reg5
    );
reg5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => reg4,
      I1 => reg5_reg_n_0,
      I2 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
sgmii_clk_f_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFD5"
    )
        port map (
      I0 => speed_is_10_100_fall,
      I1 => \^clk12_5\,
      I2 => speed_is_100_fall,
      I3 => clk1_25,
      I4 => reset_fall,
      O => speed_is_10_100_fall_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_johnson_cntr_34 is
  port (
    clk1_25 : out STD_LOGIC;
    sgmii_clk_r0_out : out STD_LOGIC;
    clk_en_1_25_fall0 : out STD_LOGIC;
    clk_en_12_5_rise : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    sgmii_clk_r_reg : in STD_LOGIC;
    data_out : in STD_LOGIC;
    clk12_5 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_johnson_cntr_34 : entity is "eth_sgmii_johnson_cntr";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_johnson_cntr_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_johnson_cntr_34 is
  signal \^clk1_25\ : STD_LOGIC;
  signal \reg1_i_1__0_n_0\ : STD_LOGIC;
  signal reg1_reg_n_0 : STD_LOGIC;
  signal reg2_reg_n_0 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of clk_en_1_25_fall_i_1 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of sgmii_clk_r_i_1 : label is "soft_lutpair86";
begin
  clk1_25 <= \^clk1_25\;
clk_en_1_25_fall_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk_en_1_25_fall0
    );
\reg1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => \reg1_i_1__0_n_0\
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en_12_5_rise,
      D => \reg1_i_1__0_n_0\,
      Q => reg1_reg_n_0,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en_12_5_rise,
      D => reg1_reg_n_0,
      Q => reg2_reg_n_0,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en_12_5_rise,
      D => reg2_reg_n_0,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en_12_5_rise,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
\reg5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => reg4,
      I1 => clk_en_12_5_rise,
      I2 => reg5_reg_n_0,
      I3 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => clk_en_12_5_rise,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
sgmii_clk_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sgmii_clk_r_reg,
      I1 => \^clk1_25\,
      I2 => data_out,
      I3 => clk12_5,
      O => sgmii_clk_r0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync is
  port (
    reset_out : out STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    enablealign : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => enablealign,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage1,
      PRE => enablealign,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage2,
      PRE => enablealign,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage3,
      PRE => enablealign,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage4,
      PRE => enablealign,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync_1 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_out : out STD_LOGIC;
    reset_sync6_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_sync6_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    start : in STD_LOGIC;
    initialize_ram_complete : in STD_LOGIC;
    initialize_ram_complete_pulse : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync_1 : entity is "eth_sgmii_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync_1 is
  signal \^reset_out\ : STD_LOGIC;
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of initialize_ram_complete_i_1 : label is "soft_lutpair119";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute SOFT_HLUTNM of \wr_data_reg[28]_i_1\ : label is "soft_lutpair119";
begin
  reset_out <= \^reset_out\;
initialize_ram_complete_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^reset_out\,
      I1 => start,
      O => SR(0)
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => mgt_rx_reset,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage1,
      PRE => mgt_rx_reset,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage2,
      PRE => mgt_rx_reset,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage3,
      PRE => mgt_rx_reset,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage4,
      PRE => mgt_rx_reset,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => \^reset_out\
    );
\wr_addr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^reset_out\,
      I1 => initialize_ram_complete_pulse,
      O => reset_sync6_1(0)
    );
\wr_data_reg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_out\,
      I1 => initialize_ram_complete,
      O => reset_sync6_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync_2 is
  port (
    reset_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync_2 : entity is "eth_sgmii_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync_2 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => mgt_rx_reset,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage1,
      PRE => mgt_rx_reset,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage2,
      PRE => mgt_rx_reset,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage3,
      PRE => mgt_rx_reset,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage4,
      PRE => mgt_rx_reset,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync_3 is
  port (
    reset_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync_3 : entity is "eth_sgmii_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync_3 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage1,
      PRE => SR(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage2,
      PRE => SR(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage3,
      PRE => SR(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage4,
      PRE => SR(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync_31 is
  port (
    reset_out : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync_31 : entity is "eth_sgmii_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync_31 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of reset_sync1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute BOX_TYPE of reset_sync6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage1,
      PRE => SR(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage2,
      PRE => SR(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage3,
      PRE => SR(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage4,
      PRE => SR(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_wtd_timer is
  port (
    wtd_rxpcsreset_in : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_wtd_timer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_wtd_timer is
  signal \counter_stg1[5]_i_1_n_0\ : STD_LOGIC;
  signal counter_stg1_reg : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \counter_stg1_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal counter_stg1_roll : STD_LOGIC;
  signal \counter_stg2[0]_i_3_n_0\ : STD_LOGIC;
  signal counter_stg2_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \counter_stg2_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg2_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal counter_stg30 : STD_LOGIC;
  signal \counter_stg3[0]_i_3_n_0\ : STD_LOGIC;
  signal \counter_stg3[0]_i_4_n_0\ : STD_LOGIC;
  signal \counter_stg3[0]_i_5_n_0\ : STD_LOGIC;
  signal counter_stg3_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \counter_stg3_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \counter_stg3_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal reset0 : STD_LOGIC;
  signal reset_i_2_n_0 : STD_LOGIC;
  signal reset_i_3_n_0 : STD_LOGIC;
  signal reset_i_4_n_0 : STD_LOGIC;
  signal reset_i_5_n_0 : STD_LOGIC;
  signal reset_i_6_n_0 : STD_LOGIC;
  signal reset_i_7_n_0 : STD_LOGIC;
  signal reset_i_8_n_0 : STD_LOGIC;
  signal \NLW_counter_stg2_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_counter_stg3_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \counter_stg1[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \counter_stg1[2]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \counter_stg1[3]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \counter_stg1[4]_i_1\ : label is "soft_lutpair120";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg2_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \counter_stg3_reg[8]_i_1\ : label is 11;
begin
\counter_stg1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \counter_stg1_reg__0\(0),
      O => p_0_in(0)
    );
\counter_stg1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \counter_stg1_reg__0\(0),
      I1 => \counter_stg1_reg__0\(1),
      O => p_0_in(1)
    );
\counter_stg1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \counter_stg1_reg__0\(2),
      I1 => \counter_stg1_reg__0\(0),
      I2 => \counter_stg1_reg__0\(1),
      O => p_0_in(2)
    );
\counter_stg1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \counter_stg1_reg__0\(3),
      I1 => \counter_stg1_reg__0\(1),
      I2 => \counter_stg1_reg__0\(0),
      I3 => \counter_stg1_reg__0\(2),
      O => p_0_in(3)
    );
\counter_stg1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \counter_stg1_reg__0\(4),
      I1 => \counter_stg1_reg__0\(2),
      I2 => \counter_stg1_reg__0\(0),
      I3 => \counter_stg1_reg__0\(1),
      I4 => \counter_stg1_reg__0\(3),
      O => p_0_in(4)
    );
\counter_stg1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_out,
      I1 => reset_i_2_n_0,
      I2 => counter_stg1_roll,
      O => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \counter_stg1_reg__0\(3),
      I1 => \counter_stg1_reg__0\(1),
      I2 => \counter_stg1_reg__0\(0),
      I3 => \counter_stg1_reg__0\(2),
      I4 => \counter_stg1_reg__0\(4),
      I5 => counter_stg1_reg(5),
      O => p_0_in(5)
    );
\counter_stg1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(0),
      Q => \counter_stg1_reg__0\(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(1),
      Q => \counter_stg1_reg__0\(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(2),
      Q => \counter_stg1_reg__0\(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(3),
      Q => \counter_stg1_reg__0\(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(4),
      Q => \counter_stg1_reg__0\(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => p_0_in(5),
      Q => counter_stg1_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => counter_stg1_reg(5),
      I1 => \counter_stg1_reg__0\(4),
      I2 => \counter_stg1_reg__0\(2),
      I3 => \counter_stg1_reg__0\(0),
      I4 => \counter_stg1_reg__0\(1),
      I5 => \counter_stg1_reg__0\(3),
      O => counter_stg1_roll
    );
\counter_stg2[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_stg2_reg(0),
      O => \counter_stg2[0]_i_3_n_0\
    );
\counter_stg2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_7\,
      Q => counter_stg2_reg(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_stg2_reg[0]_i_2_n_0\,
      CO(2) => \counter_stg2_reg[0]_i_2_n_1\,
      CO(1) => \counter_stg2_reg[0]_i_2_n_2\,
      CO(0) => \counter_stg2_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_stg2_reg[0]_i_2_n_4\,
      O(2) => \counter_stg2_reg[0]_i_2_n_5\,
      O(1) => \counter_stg2_reg[0]_i_2_n_6\,
      O(0) => \counter_stg2_reg[0]_i_2_n_7\,
      S(3 downto 1) => counter_stg2_reg(3 downto 1),
      S(0) => \counter_stg2[0]_i_3_n_0\
    );
\counter_stg2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_5\,
      Q => counter_stg2_reg(10),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_4\,
      Q => counter_stg2_reg(11),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_6\,
      Q => counter_stg2_reg(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_5\,
      Q => counter_stg2_reg(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[0]_i_2_n_4\,
      Q => counter_stg2_reg(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_7\,
      Q => counter_stg2_reg(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg2_reg[0]_i_2_n_0\,
      CO(3) => \counter_stg2_reg[4]_i_1_n_0\,
      CO(2) => \counter_stg2_reg[4]_i_1_n_1\,
      CO(1) => \counter_stg2_reg[4]_i_1_n_2\,
      CO(0) => \counter_stg2_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg2_reg[4]_i_1_n_4\,
      O(2) => \counter_stg2_reg[4]_i_1_n_5\,
      O(1) => \counter_stg2_reg[4]_i_1_n_6\,
      O(0) => \counter_stg2_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_stg2_reg(7 downto 4)
    );
\counter_stg2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_6\,
      Q => counter_stg2_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_5\,
      Q => counter_stg2_reg(6),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[4]_i_1_n_4\,
      Q => counter_stg2_reg(7),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_7\,
      Q => counter_stg2_reg(8),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg2_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg2_reg[4]_i_1_n_0\,
      CO(3) => \NLW_counter_stg2_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_stg2_reg[8]_i_1_n_1\,
      CO(1) => \counter_stg2_reg[8]_i_1_n_2\,
      CO(0) => \counter_stg2_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg2_reg[8]_i_1_n_4\,
      O(2) => \counter_stg2_reg[8]_i_1_n_5\,
      O(1) => \counter_stg2_reg[8]_i_1_n_6\,
      O(0) => \counter_stg2_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_stg2_reg(11 downto 8)
    );
\counter_stg2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg1_roll,
      D => \counter_stg2_reg[8]_i_1_n_6\,
      Q => counter_stg2_reg(9),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => counter_stg1_roll,
      I1 => \counter_stg3[0]_i_3_n_0\,
      I2 => counter_stg2_reg(11),
      I3 => counter_stg2_reg(3),
      I4 => counter_stg2_reg(8),
      I5 => counter_stg2_reg(4),
      O => counter_stg30
    );
\counter_stg3[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => counter_stg2_reg(5),
      I1 => counter_stg2_reg(9),
      I2 => counter_stg2_reg(0),
      I3 => counter_stg2_reg(2),
      I4 => \counter_stg3[0]_i_5_n_0\,
      O => \counter_stg3[0]_i_3_n_0\
    );
\counter_stg3[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => counter_stg3_reg(0),
      O => \counter_stg3[0]_i_4_n_0\
    );
\counter_stg3[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter_stg2_reg(10),
      I1 => counter_stg2_reg(6),
      I2 => counter_stg2_reg(7),
      I3 => counter_stg2_reg(1),
      O => \counter_stg3[0]_i_5_n_0\
    );
\counter_stg3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_7\,
      Q => counter_stg3_reg(0),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_stg3_reg[0]_i_2_n_0\,
      CO(2) => \counter_stg3_reg[0]_i_2_n_1\,
      CO(1) => \counter_stg3_reg[0]_i_2_n_2\,
      CO(0) => \counter_stg3_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \counter_stg3_reg[0]_i_2_n_4\,
      O(2) => \counter_stg3_reg[0]_i_2_n_5\,
      O(1) => \counter_stg3_reg[0]_i_2_n_6\,
      O(0) => \counter_stg3_reg[0]_i_2_n_7\,
      S(3 downto 1) => counter_stg3_reg(3 downto 1),
      S(0) => \counter_stg3[0]_i_4_n_0\
    );
\counter_stg3_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_5\,
      Q => counter_stg3_reg(10),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_4\,
      Q => counter_stg3_reg(11),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_6\,
      Q => counter_stg3_reg(1),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_5\,
      Q => counter_stg3_reg(2),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[0]_i_2_n_4\,
      Q => counter_stg3_reg(3),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_7\,
      Q => counter_stg3_reg(4),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg3_reg[0]_i_2_n_0\,
      CO(3) => \counter_stg3_reg[4]_i_1_n_0\,
      CO(2) => \counter_stg3_reg[4]_i_1_n_1\,
      CO(1) => \counter_stg3_reg[4]_i_1_n_2\,
      CO(0) => \counter_stg3_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg3_reg[4]_i_1_n_4\,
      O(2) => \counter_stg3_reg[4]_i_1_n_5\,
      O(1) => \counter_stg3_reg[4]_i_1_n_6\,
      O(0) => \counter_stg3_reg[4]_i_1_n_7\,
      S(3 downto 0) => counter_stg3_reg(7 downto 4)
    );
\counter_stg3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_6\,
      Q => counter_stg3_reg(5),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_5\,
      Q => counter_stg3_reg(6),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[4]_i_1_n_4\,
      Q => counter_stg3_reg(7),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_7\,
      Q => counter_stg3_reg(8),
      R => \counter_stg1[5]_i_1_n_0\
    );
\counter_stg3_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_stg3_reg[4]_i_1_n_0\,
      CO(3) => \NLW_counter_stg3_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \counter_stg3_reg[8]_i_1_n_1\,
      CO(1) => \counter_stg3_reg[8]_i_1_n_2\,
      CO(0) => \counter_stg3_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_stg3_reg[8]_i_1_n_4\,
      O(2) => \counter_stg3_reg[8]_i_1_n_5\,
      O(1) => \counter_stg3_reg[8]_i_1_n_6\,
      O(0) => \counter_stg3_reg[8]_i_1_n_7\,
      S(3 downto 0) => counter_stg3_reg(11 downto 8)
    );
\counter_stg3_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => counter_stg30,
      D => \counter_stg3_reg[8]_i_1_n_6\,
      Q => counter_stg3_reg(9),
      R => \counter_stg1[5]_i_1_n_0\
    );
reset_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => counter_stg1_reg(5),
      I1 => reset_i_2_n_0,
      O => reset0
    );
reset_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => reset_i_3_n_0,
      I1 => reset_i_4_n_0,
      I2 => reset_i_5_n_0,
      I3 => reset_i_6_n_0,
      I4 => reset_i_7_n_0,
      I5 => reset_i_8_n_0,
      O => reset_i_2_n_0
    );
reset_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_stg3_reg(8),
      I1 => counter_stg2_reg(9),
      I2 => counter_stg2_reg(5),
      I3 => counter_stg2_reg(1),
      O => reset_i_3_n_0
    );
reset_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => counter_stg3_reg(2),
      I1 => counter_stg3_reg(9),
      I2 => counter_stg3_reg(6),
      I3 => counter_stg3_reg(1),
      O => reset_i_4_n_0
    );
reset_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter_stg2_reg(11),
      I1 => counter_stg2_reg(3),
      I2 => counter_stg2_reg(8),
      I3 => counter_stg2_reg(4),
      O => reset_i_5_n_0
    );
reset_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => counter_stg3_reg(3),
      I1 => counter_stg2_reg(2),
      I2 => counter_stg3_reg(10),
      I3 => counter_stg2_reg(7),
      O => reset_i_6_n_0
    );
reset_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => counter_stg3_reg(0),
      I1 => counter_stg2_reg(0),
      I2 => counter_stg3_reg(11),
      I3 => counter_stg2_reg(6),
      O => reset_i_7_n_0
    );
reset_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter_stg3_reg(4),
      I1 => counter_stg3_reg(5),
      I2 => counter_stg3_reg(7),
      I3 => counter_stg2_reg(10),
      O => reset_i_8_n_0
    );
reset_reg: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => reset0,
      Q => wtd_rxpcsreset_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_rx_rate_adapt is
  port (
    gmii_rx_dv_out_reg_0 : out STD_LOGIC;
    gmii_rx_er_out_reg_0 : out STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    rx_er_aligned_reg_0 : in STD_LOGIC;
    gmii_rx_dv : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_rx_er : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_rx_rate_adapt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_rx_rate_adapt is
  signal muxsel : STD_LOGIC;
  signal muxsel_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_dv_aligned : STD_LOGIC;
  signal rx_dv_aligned_i_1_n_0 : STD_LOGIC;
  signal rx_dv_reg1 : STD_LOGIC;
  signal rx_dv_reg2 : STD_LOGIC;
  signal rx_er_aligned : STD_LOGIC;
  signal rx_er_aligned_0 : STD_LOGIC;
  signal rx_er_reg1 : STD_LOGIC;
  signal rx_er_reg2 : STD_LOGIC;
  signal rxd_aligned : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxd_aligned[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[7]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal rxd_reg2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sfd_enable : STD_LOGIC;
  signal sfd_enable0 : STD_LOGIC;
  signal sfd_enable_i_1_n_0 : STD_LOGIC;
  signal sfd_enable_i_2_n_0 : STD_LOGIC;
  signal sfd_enable_i_4_n_0 : STD_LOGIC;
  signal sfd_enable_i_5_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rx_dv_aligned_i_1 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of rx_er_aligned_i_1 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \rxd_aligned[0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \rxd_aligned[1]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \rxd_aligned[2]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \rxd_aligned[4]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \rxd_aligned[5]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \rxd_aligned[6]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \rxd_aligned[7]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of sfd_enable_i_3 : label is "soft_lutpair87";
begin
gmii_rx_dv_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_aligned,
      Q => gmii_rx_dv_out_reg_0,
      R => reset_out
    );
gmii_rx_er_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_aligned,
      Q => gmii_rx_er_out_reg_0,
      R => reset_out
    );
\gmii_rxd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(0),
      Q => gmii_rxd(0),
      R => reset_out
    );
\gmii_rxd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(1),
      Q => gmii_rxd(1),
      R => reset_out
    );
\gmii_rxd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(2),
      Q => gmii_rxd(2),
      R => reset_out
    );
\gmii_rxd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(3),
      Q => gmii_rxd(3),
      R => reset_out
    );
\gmii_rxd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(4),
      Q => gmii_rxd(4),
      R => reset_out
    );
\gmii_rxd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(5),
      Q => gmii_rxd(5),
      R => reset_out
    );
\gmii_rxd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(6),
      Q => gmii_rxd(6),
      R => reset_out
    );
\gmii_rxd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rxd_aligned(7),
      Q => gmii_rxd(7),
      R => reset_out
    );
muxsel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCA8CC"
    )
        port map (
      I0 => sfd_enable_i_5_n_0,
      I1 => muxsel,
      I2 => sfd_enable_i_2_n_0,
      I3 => sfd_enable,
      I4 => sfd_enable_i_4_n_0,
      I5 => reset_out,
      O => muxsel_i_1_n_0
    );
muxsel_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => muxsel_i_1_n_0,
      Q => muxsel,
      R => '0'
    );
rx_dv_aligned_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => rx_dv_reg1,
      I1 => muxsel,
      I2 => rx_dv_reg2,
      O => rx_dv_aligned_i_1_n_0
    );
rx_dv_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_aligned_i_1_n_0,
      Q => rx_dv_aligned,
      R => reset_out
    );
rx_dv_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => gmii_rx_dv,
      Q => rx_dv_reg1,
      R => reset_out
    );
rx_dv_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_dv_reg1,
      Q => rx_dv_reg2,
      R => reset_out
    );
rx_er_aligned_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => muxsel,
      I1 => rx_er_reg1,
      I2 => rx_er_reg2,
      O => rx_er_aligned_0
    );
rx_er_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_aligned_0,
      Q => rx_er_aligned,
      R => reset_out
    );
rx_er_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => gmii_rx_er,
      Q => rx_er_reg1,
      R => reset_out
    );
rx_er_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => rx_er_reg1,
      Q => rx_er_reg2,
      R => reset_out
    );
\rxd_aligned[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(4),
      I1 => muxsel,
      I2 => rxd_reg2(0),
      O => \rxd_aligned[0]_i_1_n_0\
    );
\rxd_aligned[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(5),
      I1 => muxsel,
      I2 => rxd_reg2(1),
      O => \rxd_aligned[1]_i_1_n_0\
    );
\rxd_aligned[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(6),
      I1 => muxsel,
      I2 => rxd_reg2(2),
      O => \rxd_aligned[2]_i_1_n_0\
    );
\rxd_aligned[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(7),
      I1 => muxsel,
      I2 => rxd_reg2(3),
      O => \rxd_aligned[3]_i_1_n_0\
    );
\rxd_aligned[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => muxsel,
      I2 => rxd_reg2(4),
      O => \rxd_aligned[4]_i_1_n_0\
    );
\rxd_aligned[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[1]\,
      I1 => muxsel,
      I2 => rxd_reg2(5),
      O => \rxd_aligned[5]_i_1_n_0\
    );
\rxd_aligned[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[2]\,
      I1 => muxsel,
      I2 => rxd_reg2(6),
      O => \rxd_aligned[6]_i_1_n_0\
    );
\rxd_aligned[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[3]\,
      I1 => muxsel,
      I2 => rxd_reg2(7),
      O => \rxd_aligned[7]_i_1_n_0\
    );
\rxd_aligned_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[0]_i_1_n_0\,
      Q => rxd_aligned(0),
      R => reset_out
    );
\rxd_aligned_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[1]_i_1_n_0\,
      Q => rxd_aligned(1),
      R => reset_out
    );
\rxd_aligned_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[2]_i_1_n_0\,
      Q => rxd_aligned(2),
      R => reset_out
    );
\rxd_aligned_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[3]_i_1_n_0\,
      Q => rxd_aligned(3),
      R => reset_out
    );
\rxd_aligned_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[4]_i_1_n_0\,
      Q => rxd_aligned(4),
      R => reset_out
    );
\rxd_aligned_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[5]_i_1_n_0\,
      Q => rxd_aligned(5),
      R => reset_out
    );
\rxd_aligned_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[6]_i_1_n_0\,
      Q => rxd_aligned(6),
      R => reset_out
    );
\rxd_aligned_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_aligned[7]_i_1_n_0\,
      Q => rxd_aligned(7),
      R => reset_out
    );
\rxd_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(0),
      Q => \rxd_reg1_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(1),
      Q => \rxd_reg1_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(2),
      Q => \rxd_reg1_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(3),
      Q => \rxd_reg1_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(4),
      Q => p_0_in(0),
      R => reset_out
    );
\rxd_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(5),
      Q => p_0_in(1),
      R => reset_out
    );
\rxd_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(6),
      Q => p_0_in(2),
      R => reset_out
    );
\rxd_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => D(7),
      Q => p_0_in(3),
      R => reset_out
    );
\rxd_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[0]\,
      Q => rxd_reg2(0),
      R => reset_out
    );
\rxd_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[1]\,
      Q => rxd_reg2(1),
      R => reset_out
    );
\rxd_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[2]\,
      Q => rxd_reg2(2),
      R => reset_out
    );
\rxd_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => \rxd_reg1_reg_n_0_[3]\,
      Q => rxd_reg2(3),
      R => reset_out
    );
\rxd_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(0),
      Q => rxd_reg2(4),
      R => reset_out
    );
\rxd_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(1),
      Q => rxd_reg2(5),
      R => reset_out
    );
\rxd_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(2),
      Q => rxd_reg2(6),
      R => reset_out
    );
\rxd_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rx_er_aligned_reg_0,
      D => p_0_in(3),
      Q => rxd_reg2(7),
      R => reset_out
    );
sfd_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFCCC0C8C0CC"
    )
        port map (
      I0 => sfd_enable_i_2_n_0,
      I1 => sfd_enable0,
      I2 => rx_er_aligned_reg_0,
      I3 => sfd_enable_i_4_n_0,
      I4 => sfd_enable_i_5_n_0,
      I5 => sfd_enable,
      O => sfd_enable_i_1_n_0
    );
sfd_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => D(0),
      I2 => D(1),
      I3 => D(3),
      I4 => D(2),
      O => sfd_enable_i_2_n_0
    );
sfd_enable_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gmii_rx_dv,
      I1 => rx_dv_reg1,
      O => sfd_enable0
    );
sfd_enable_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => rx_er_aligned_reg_0,
      I3 => p_0_in(2),
      O => sfd_enable_i_4_n_0
    );
sfd_enable_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => \rxd_reg1_reg_n_0_[3]\,
      I2 => p_0_in(3),
      I3 => \rxd_reg1_reg_n_0_[2]\,
      I4 => \rxd_reg1_reg_n_0_[1]\,
      O => sfd_enable_i_5_n_0
    );
sfd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sfd_enable_i_1_n_0,
      Q => sfd_enable,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block is
  port (
    resetdone : out STD_LOGIC;
    data_out : in STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal rx_reset_done_i : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => rx_reset_done_i,
      R => '0'
    );
resetdone_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_reset_done_i,
      I1 => data_out,
      O => resetdone
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_0 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_0 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_0 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_10 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    ADDRD : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_occupancy_reg[5]\ : in STD_LOGIC;
    data_in : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_10 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_10 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\wr_occupancy0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => ADDRD(1),
      I1 => \^data_out\,
      O => S(1)
    );
\wr_occupancy0_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => ADDRD(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[5]\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_11 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_11 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_11 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_12 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_12 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_12 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_sync_reg6_0,
      R => '0'
    );
rd_occupancy0_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => DI(0),
      I1 => data_out,
      I2 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_13 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[3]\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_0\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_1\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_13 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_13 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[3]\,
      I2 => \rd_occupancy_reg[3]_0\,
      I3 => \rd_occupancy_reg[3]_1\,
      I4 => \rd_occupancy_reg[3]_2\,
      I5 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_14 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[3]\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_0\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_14 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_14 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[3]\,
      I2 => \rd_occupancy_reg[3]_0\,
      I3 => \rd_occupancy_reg[3]_1\,
      I4 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_15 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[3]\ : in STD_LOGIC;
    \rd_occupancy_reg[3]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_15 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_15 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[3]\,
      I2 => \rd_occupancy_reg[3]_0\,
      I3 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_16 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_16 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_16 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\rd_occupancy0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(1),
      O => S(1)
    );
\rd_occupancy0_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[5]\,
      I2 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_17 is
  port (
    initialize_ram_complete_sync_ris_edg0 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    initialize_ram_complete_sync_reg1 : in STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_17 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_17 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
initialize_ram_complete_sync_ris_edg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_out\,
      I1 => initialize_ram_complete_sync_reg1,
      O => initialize_ram_complete_sync_ris_edg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_18 is
  port (
    data_out : out STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_18 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_18 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_19 is
  port (
    \FSM_sequential_tx_state_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    reset_time_out : in STD_LOGIC;
    reset_time_out_reg : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_tx_state_reg[0]_2\ : in STD_LOGIC;
    mmcm_lock_reclocked : in STD_LOGIC;
    \FSM_sequential_tx_state[3]_i_3_0\ : in STD_LOGIC;
    \FSM_sequential_tx_state[3]_i_3_1\ : in STD_LOGIC;
    \FSM_sequential_tx_state[3]_i_3_2\ : in STD_LOGIC;
    txresetdone_s3 : in STD_LOGIC;
    \FSM_sequential_tx_state[3]_i_3_3\ : in STD_LOGIC;
    cplllock : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_19 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_19 is
  signal \FSM_sequential_tx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal reset_time_out_0 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
\FSM_sequential_tx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3300330074777444"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_3_n_0\,
      I1 => Q(0),
      I2 => \FSM_sequential_tx_state_reg[0]\,
      I3 => \FSM_sequential_tx_state_reg[0]_0\,
      I4 => \FSM_sequential_tx_state_reg[0]_1\,
      I5 => Q(3),
      O => E(0)
    );
\FSM_sequential_tx_state[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_7_n_0\,
      I1 => Q(1),
      I2 => \FSM_sequential_tx_state_reg[0]_2\,
      I3 => mmcm_lock_reclocked,
      I4 => Q(2),
      I5 => \FSM_sequential_tx_state[3]_i_9_n_0\,
      O => \FSM_sequential_tx_state[3]_i_3_n_0\
    );
\FSM_sequential_tx_state[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D000D000D000DFF"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_3_2\,
      I1 => reset_time_out,
      I2 => txresetdone_s3,
      I3 => Q(2),
      I4 => cplllock_sync,
      I5 => \FSM_sequential_tx_state[3]_i_3_3\,
      O => \FSM_sequential_tx_state[3]_i_7_n_0\
    );
\FSM_sequential_tx_state[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_3_0\,
      I1 => cplllock_sync,
      I2 => \FSM_sequential_tx_state[3]_i_3_1\,
      O => \FSM_sequential_tx_state[3]_i_9_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => cplllock,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => cplllock_sync,
      R => '0'
    );
reset_time_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFAA202020AA"
    )
        port map (
      I0 => reset_time_out_0,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => reset_time_out,
      O => \FSM_sequential_tx_state_reg[3]\
    );
reset_time_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B8F0B8B"
    )
        port map (
      I0 => reset_time_out_reg,
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      I4 => cplllock_sync,
      O => reset_time_out_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_20 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_20 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_20 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_locked,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\mmcm_lock_count[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_21 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_21 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_21 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_22 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_22 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_22 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_23 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_23 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_23 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_24 is
  port (
    data_out : out STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_24 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_24 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_25 is
  port (
    \FSM_sequential_rx_state_reg[0]\ : out STD_LOGIC;
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    cplllock : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_25 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_25 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
\FSM_sequential_rx_state[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5050505050505070"
    )
        port map (
      I0 => Q(0),
      I1 => \FSM_sequential_rx_state_reg[0]_0\,
      I2 => Q(1),
      I3 => \^data_out\,
      I4 => Q(3),
      I5 => Q(2),
      O => \FSM_sequential_rx_state_reg[0]\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => cplllock,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_26 is
  port (
    reset_time_out_reg : out STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_time_out_reg_0 : in STD_LOGIC;
    check_tlock_max : in STD_LOGIC;
    reset_time_out_reg_1 : in STD_LOGIC;
    reset_time_out_reg_2 : in STD_LOGIC;
    reset_time_out_reg_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_in : in STD_LOGIC;
    rx_fsm_reset_done_int_reg : in STD_LOGIC;
    rx_fsm_reset_done_int_reg_0 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]\ : in STD_LOGIC;
    data_out : in STD_LOGIC;
    time_out_wait_bypass_s3 : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_0\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[3]_1\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_3\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_26 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_26 is
  signal \FSM_sequential_rx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_7_n_0\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  signal data_valid_sync : STD_LOGIC;
  signal reset_time_out_i_5_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int : STD_LOGIC;
  signal rx_fsm_reset_done_int_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[1]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_7\ : label is "soft_lutpair92";
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
\FSM_sequential_rx_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2_n_0\,
      I1 => Q(3),
      I2 => \FSM_sequential_rx_state_reg[0]\,
      I3 => \FSM_sequential_rx_state_reg[1]\,
      O => D(0)
    );
\FSM_sequential_rx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B88BBBB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[1]_i_2_n_0\,
      I1 => Q(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \FSM_sequential_rx_state_reg[1]\,
      O => D(1)
    );
\FSM_sequential_rx_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => \FSM_sequential_rx_state_reg[3]_0\,
      I1 => Q(0),
      I2 => reset_time_out_reg_3,
      I3 => rx_fsm_reset_done_int_reg,
      I4 => data_valid_sync,
      O => \FSM_sequential_rx_state[1]_i_2_n_0\
    );
\FSM_sequential_rx_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBBBAAABAAAB"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_3_n_0\,
      I1 => \FSM_sequential_rx_state_reg[0]_0\,
      I2 => \FSM_sequential_rx_state_reg[0]_1\,
      I3 => Q(0),
      I4 => \FSM_sequential_rx_state_reg[0]_2\,
      I5 => \FSM_sequential_rx_state_reg[0]_3\,
      O => E(0)
    );
\FSM_sequential_rx_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FFFFFF57FF0000"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      I1 => time_out_wait_bypass_s3,
      I2 => Q(0),
      I3 => \FSM_sequential_rx_state_reg[3]_0\,
      I4 => Q(3),
      I5 => \FSM_sequential_rx_state_reg[3]_1\,
      O => D(2)
    );
\FSM_sequential_rx_state[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0CC8"
    )
        port map (
      I0 => \FSM_sequential_rx_state[3]_i_7_n_0\,
      I1 => Q(3),
      I2 => Q(1),
      I3 => data_valid_sync,
      O => \FSM_sequential_rx_state[3]_i_3_n_0\
    );
\FSM_sequential_rx_state[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FF"
    )
        port map (
      I0 => data_valid_sync,
      I1 => rx_fsm_reset_done_int_reg,
      I2 => reset_time_out_reg_3,
      I3 => Q(0),
      O => \FSM_sequential_rx_state[3]_i_7_n_0\
    );
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync_reg1_0,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_valid_sync,
      R => '0'
    );
\reset_time_out_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF40FFFFFF400000"
    )
        port map (
      I0 => reset_time_out_reg_0,
      I1 => check_tlock_max,
      I2 => reset_time_out_reg_1,
      I3 => reset_time_out_i_5_n_0,
      I4 => reset_time_out_reg_2,
      I5 => reset_time_out_reg_3,
      O => reset_time_out_reg
    );
reset_time_out_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3D003DFF3D003D0F"
    )
        port map (
      I0 => Q(0),
      I1 => data_valid_sync,
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(2),
      I5 => data_out,
      O => reset_time_out_i_5_n_0
    );
rx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => rx_fsm_reset_done_int,
      I1 => rx_fsm_reset_done_int_i_3_n_0,
      I2 => Q(3),
      I3 => Q(2),
      I4 => data_in,
      O => \FSM_sequential_rx_state_reg[3]\
    );
rx_fsm_reset_done_int_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => rx_fsm_reset_done_int_reg_0,
      I3 => reset_time_out_reg_3,
      I4 => data_valid_sync,
      O => rx_fsm_reset_done_int
    );
rx_fsm_reset_done_int_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C302C3C0C302C30"
    )
        port map (
      I0 => rx_fsm_reset_done_int_reg_0,
      I1 => Q(0),
      I2 => Q(1),
      I3 => data_valid_sync,
      I4 => reset_time_out_reg_3,
      I5 => rx_fsm_reset_done_int_reg,
      O => rx_fsm_reset_done_int_i_3_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_27 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_27 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_27 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_locked,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
\mmcm_lock_count[7]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^data_out\,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_28 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_28 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_28 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_29 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_29 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_29 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_30 is
  port (
    data_out : out STD_LOGIC;
    data_in : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_30 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_30 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_32 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_32 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_32 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_100,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_33 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_33 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_33 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_4 is
  port (
    data_out : out STD_LOGIC;
    status_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    independent_clock_bufg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_4 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_4 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => status_vector(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_5 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_5 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_5 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_6 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_in : in STD_LOGIC;
    data_out : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_6 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_6 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => data_sync_reg6_0,
      R => '0'
    );
wr_occupancy0_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => p_6_in,
      I2 => data_out,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_7 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[3]\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_0\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_1\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_2\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_7 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_7 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[3]\,
      I3 => \wr_occupancy_reg[3]_0\,
      I4 => \wr_occupancy_reg[3]_1\,
      I5 => \wr_occupancy_reg[3]_2\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_8 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[3]\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_0\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_1\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_8 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_8 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[3]\,
      I3 => \wr_occupancy_reg[3]_0\,
      I4 => \wr_occupancy_reg[3]_1\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_9 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[3]\ : in STD_LOGIC;
    \wr_occupancy_reg[3]_0\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_9 : entity is "eth_sgmii_sync_block";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_9 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of data_sync_reg1 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg2 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg3 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg4 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg5 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute BOX_TYPE of data_sync_reg6 : label is "PRIMITIVE";
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[3]\,
      I3 => \wr_occupancy_reg[3]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_tx_rate_adapt is
  port (
    gmii_tx_en : out STD_LOGIC;
    gmii_tx_er : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_out_reg_0 : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_tx_er_out_reg_0 : in STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_tx_rate_adapt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_tx_rate_adapt is
begin
gmii_tx_en_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_en_out_reg_0,
      Q => gmii_tx_en,
      R => reset_out
    );
gmii_tx_er_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_tx_er_out_reg_0,
      Q => gmii_tx_er,
      R => reset_out
    );
\gmii_txd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(0),
      Q => Q(0),
      R => reset_out
    );
\gmii_txd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(1),
      Q => Q(1),
      R => reset_out
    );
\gmii_txd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(2),
      Q => Q(2),
      R => reset_out
    );
\gmii_txd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(3),
      Q => Q(3),
      R => reset_out
    );
\gmii_txd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(4),
      Q => Q(4),
      R => reset_out
    );
\gmii_txd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(5),
      Q => Q(5),
      R => reset_out
    );
\gmii_txd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(6),
      Q => Q(6),
      R => reset_out
    );
\gmii_txd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => E(0),
      D => gmii_txd(7),
      Q => Q(7),
      R => reset_out
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
Wm3a4jvkyGrJZbUauuLXJ9hSETgdMDgCPFsCuPnH2H4u3XzFQeiouXymgo7r3DTsWxLBdNXB1kBw
aIPO2flcMw==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
m5PjR78F7a42BnSusGfvvWj/QhWwotzIhwBCJW0i0LrfPwNwGPqKpNAQM1dzEiOzB1pzZo3VRp3U
bwm8WAGWUI9ypgFzNjSKj63wvhc4c7u6YY85oI882gCZwZqR2iNYrwb0g8/9XKNzS4hQFvelhE59
h/mmXPxRu+d22JXoy88=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W9Bu3QEBmjMzC7jBBiTWRWOO/jWYVOYWtIj1Z9UAZu7J0a/Me4XW1r3L9KMXGN6kDZ6shbQl7Dhn
PItoK4ZO+tg4Z+op88cmEPKEOCC2v9Xp4NG3eDSQxBLPPLMjtZQF7MO4jbNd2Frxv8c/f6Ex/aLk
GLNFcGgC3ADMDK7VvitRgxzLlLNUV1wLBFAxuJl6GpU7wViTS9XDtI6GWDJP/sY4WIm65+FIogrC
HXcimmf+7r3VcayRH4ieg3cDDc6/fFbNyW6JXAgnr7M/f1Yna07GwBK/tU60OaJLhaH8xcm0vspO
05Sa1ZyNSwEebSyvPA8TXsgDy+ZfPOdMfSEFDQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FanA6tLNPpCDSFm/4TsARI534TDtWiBwDvFTbPWyGqs0WIBrTbxISmUysC2n8daBbyCS6brSraIT
130pvrFo54Qx+Pt1lQnArh+xRSI2csNCrWlipa3OkbvTyZRj/b+l4So+zoypyhTUjL/EZhClcOEG
5UqNJwdApGOFG/voKFwEb1ACfjkPF1V0m+TBLy7E4mSphCL0PODRvqRZbgzB95QFUUYJ+ckkvcHg
PUIzewpRNYiJv5Hc27B9d53qLQ87V97LArTAVq8LeysK5nQ5Oz1JbChAN3lmld0SFjGyOlZGRiXx
zrB9gmxg6/Juz914queERuduj6PzqsgVJ2yalA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a/oDlJwLfw0mogzk94c3BOQGW7A1C/4/v3vkQo2GbvdvVEefPnuL2CoELnU/tl6MDTyJY/rmbkyo
tP0U5dYendR/A2WAQ29p2XNTAMWH5vFDSBsKI1c9KXUnqlRPD37invxjcT3d3MUJqlkzextzmEpn
0zjQmDNGyL4P780kw7GeSrJFAi8eWAH1gZPq5gmsr10C1Qhurf5KO4cEm2O7ej+KB44WERIxGK16
jI6DI6qY0Mvg/XrXwYqv9oKWO5y8j4HYukcwq2EPRx0t7lBJm19eEWE+h0Fyup6Ltd8I/jOXumdA
4N7s0eQyqb7kMCeIny8ZvCPYPIyoZlENCDCMTw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
CI115QVslbgGhSQ/+tptFY3YHAfLsU34XRxxw8MwYJpvrR6wGuEhGoBhpEJHklnCbuo2qIzSNa20
8d+itlURFKzEzM0ZYHAbZE0dPlnoj1OYi+qYyY+zl2ckxIu2n6HASWwLwP/iP5RdY/bVvox+rTAz
4KNf+GF+zFnlSK5ouDc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
KyiBtaeIzS3dXkv/i+e1WgTlP6ac5uvuOelr3D06gWpZiWb7GComJaWBVS9SQMJttgynDaUHTsTx
IO/feN0kMifH5PWr/W0/Da45W1d/ikmvBk+vitywM5uPrzP9+9yHsKCxDrF5QLfFb/iVB5j6ifsR
Kk6k9hScI7s1CghuXS4PT5YlX9XyJP2XHUYYaFTrPo+TmNrvMFMYJM4uV1wPz9D2J5kQy3warHOi
pg4heEOV4Cjqn2I7K2SIvT4tIouf6ArjSho43Rngsa0oZ4fmw5OErsOGXLQl7sSRDhTVzaJTtkjZ
64tEHp4tz9UMmrT852zZk5dOt3El8NleWtwlig==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 266160)
`protect data_block
Lv0nb2Nd7s9pK/BegvriLh9+bPbaX1GAJkGqjEHWhCYAfVtMZU7t7FtmTI+4a479v5QTDNYIAeIp
FtbtKTaMMqxAF8IYNIHM3EFvTA2jPHFykDurLWsz8tLJDe1H4DChowrGSM8gp+pR/4M/ANDZJOba
v6l29UDh9wDWjuejsKY+tjagk5nwkWKy9c66PxLzP4VZ12YlxDCscn6o6z6Y9U5450KhJqgOwbzq
tgk5SPttVnDplA9KGI/sc1PTtKbl83u6e+eZNg3yJywo5s3tS7nSCpXTgGEb8Vp429qqa0s1oPK3
hRZltw5XXR2wR8CT/3efCBj4Ks+TMIcTSa0Rrv0f8hTH4Nlznvw9TpT/BtIHmNyM2UXPXn2Dwtl5
GbumQEz4hOxUAzLx5NcQcWpKr+o4tKNpoC6ReIfjThCgTwfLGjDmjBVfzCvBrHgCeKlg5H53ICEB
pzRKBNkmW6KpsBP0kEynOdeoNzFicsolwjrOXwit99zMpAkk1xpsBEJ25opKdb0qdn2uoFnVEzHe
qbWycRpmDbm8a3ZoURuTS+E8994L3gTDK0/MFO0XBTFovBQeCOCuEs73GEShT+trQqurYYtUvsWD
zinkn2GZyHaP6doXXU4WaJqDQsi4iRWU+SfJAj5zP0Zcdi5aEmDA3aUQn2/34vmeIfNvlolW2uWa
cf3jq2CVF88oxtdiUZy56BUBXD+KoWO1gV7IlfBwfJULyWLislfb12QnuvbG6vAgj/8nQfqu/MAC
abaXNTvYiHZAkgk6m5UVE4zgxTDpdOMd/UKQo1PFZ5UbmDA227bs/qkWl7Tbc4jnFz45UdQogC5H
0SKMSkZ7hrynOOGCwVf5GkURaqwgIta/TCH0W9pE3dnLTbiXQg+0mtVZPQ8iRMXm8kTzGFLP9G4V
1LHH297D7B7/+9Z54PUbU8eAROTeWHEGneiliKD32YI00vNNofK+YCvb+o0QVZJRajgqNL832Aed
99Q5x7fVuxuimEHXxWSLSwrsCROMYF+4ZnpbhNwpMIHbHwa5rzSK4t0h29Vheb4FjO8I5u/dH9OR
SD9gOUGevmZLBlHcvCPO8lqF0y96DvHcShOEGvyu9NYoocC3wt/axua/p9V5K/yCsJwstlnoRkXq
ED9T2ltiqqZtCi02J1lNo72x//HG5qEWolfPsUdAPsDACdvXXSGFUxqF/czN3aT9n+MbyuK3RXqL
zeB+mr93pEKbPAR3crwnZQPnu4N+2r5UTluvaK0ZIS09APls+qkxZJkGHhKcDEzh/TDHRd36eO60
ZgLw8eca+6gcmhBX70QrzihDWVwMFmz1arwc5PgyY9eu1fwJGShtnEmLMasnXWIy7y+2rvADJuHy
J1JuG7lY3eABVYDzvzZ9GDBXAgW+a9GNXTfUIVPu/Db3WF3aJjreQNaXyrEqdo9jFJo363QilwAu
g7V+Bv23MPiqZqCm6NIcjEjpkoWwmUqNwOEXhwngM1NIjjcoKL7hCzP4x7GlKcyvLIJifAdIo/W5
VaKEho/Jgdtdai6vQWHBTGHiHbZ8hmog4BjwR3lWVzfbJjidN3e2Z6stc9okRF485fgfeI8q++4P
UV+toKOxnU2Eq+YOfqSNU6r3X/wa9zZQko4ryTuAWvz+bQIZJUUz87Z7nLJaS4VDvM45XY/aeICW
UKZhKPm3v+y7xo2RBEyiNbN7ZA+jKxkUi1hPR/3Ljt7CqgZTRTLqfIeurMluKOLI0xjn6PQ5vpTZ
zVpWlwFKnQeyN3FTwMFMeWCVjgqwtm5OFY+ImC4bGW6ZsL+pDbX3m3Fw0Z3vAwtnil/U//0bYSAQ
l8wFRsZruUl1HMZQhJV44h86JMI7BEmtYdrjywS3g91DAvZ6POiBnLUVSsGGevWZq+7DJXNdXrNl
YfkxB9TeYT7H5kmtGtNCGcQ40vmNmzMjvJ5nXE5tAQ6zn6EFrpAOMLUrA6ReDUQKS+WDxIU2+6oq
EQ8chAG3Cf7AbIuieuI4IastK1WPS7IlHezJAzh+S/1StSMt30tOgK+txjrc1h9yto26H2Fxp3Do
hee2WKrvLrlJh/VxSzZdYzrmZxJYj4QCV55EqW7cJpCLvmYF0tZicoHZgPMPcv4BKLRSes3Nh3zk
RmC9N8X8j7NnsdjZd3xMgHEwXHYbyU4TelzZiAT2YKsdKLhv5COaHX6m3fHGdZ4rs/OSFBO1Arxy
/yuILVp9hEieW6631B9axvDWIBKcDVjoB7iTFFwkkSJyqDggBLrVn0bb1mhkIgXE4AdzDicU/U7r
jFb470ntfAohkxI28EcMQc9bGB1sirfAFGDbaYPlE7ZppCNV0KpYHVbbsDsg6yZntwLrXYE/T1rV
2uFgX/hT9sqNwwlqdqQeTJTnMKqR5etGAh/C7VEFwxX/SOVWc3Th4spMGDekd+5gVHrnB6N+lO+Y
VNKSUkz7HzMl75IJ/xNhZJyWF//E9v54VqemAlG1FDp2DCtR1WW8NpuQwssIEnu/v79p5h/mZeSi
OKBv0teH5S2QLBv90Q30Qfj/sRwSsXjI5YCRihzULX+PUATKa9KM80CbWWAm8vL9NXmRvpz0erwV
KzM+0YxgBBf//iVxoExEBI87pg1XIfqaG0PNlt1uwiepJMbZblx8jb2PPSvUGWAKoeS5o5N8d5jt
JMFD6A6E1MudC/l9SeaX2KThly7Dqut/gZvXh8ysNWae05LUeCLu9DsiuF+5UvtzVqEzN+LJyB6C
Q9LVK59Ehnds4Ah2E/yxytCxVrB1up/Ymgqjjv1Akt7Wj/Srv8UZyOvKbwNTqJWZ9EqMMKhZwa90
stjdZlckqLfgFg7gBTdMZ1Ti00joEGnG1EcCk84BDKbRC0S5nnh3q46rWAU4MQO/tABg4/L0BSBH
af2ch4CgEf8EMNTQ87YsaCiWts7tyHxi6Bh4ywq6owqO8+OyU/tGYcC1roPCpX08zI4XBw6L6eLI
ReylTk9LtBY2Jwea1tOZgcagyWBzOohzwYOEdiwpjneXLjR9ac3JKNn0gd3LET6hSXZ74SJnsXXJ
ywaog3OIpNhY4zlLhNiAwwVqr9DAfe7uyxQe6pup3xWojmRlPVSxNPGPaEgHkW0CeSy2tDObJm4j
mzCbtLgjclDlJeKXhDKiPOXOH4cGiVsZN+GpeZaLOE5EQHNG92cVSNWAkP86VmM/SqyU9Lhwbcx/
clU8SyOkWECRD4loYehaw5CUpnLBtGsZFJlIYrYHIhHCfpDBLL1T/FTd2RkYvvpf9p4s6xBnzJ2q
Y5QLg6kXp+2OG/JjpfzRUQeZkxXZ/gVbwNf+tF0xF8qbmDXdVCdcd/Ki5nX95ByZxphKn1Of45CN
DcDSecglGYNTnrRnE2ZNEAqJeDvsqTO1YiyMNVD2CElDzpIHuRL1m8OZbbx8JERA1dv4+ocRB0DQ
EJzvuaiWHELb7+AvBtZAi/onAu8PaGlzt1qUknFRkIR85bdWqdRjZSHoFuJINcSi+Rtd4bU6uZ8G
eKkx9sDlQ2sSeDf8a0DVTkCpANQAApTpSoFYH2FHFlLebHk3FytJ2BH13O89TS/3CBi6RYqAeREE
URJ9QFJiNp9eTD/o5WbKpDwUD4ZeaVAAF+nW4YrcLKiou7EpWkfiSK3tNAiCQxbYTFkmWMkHWkmO
qj+OBceyMI9QkNFxllbB9lgt1eLCzur8M57t7f46kjjxA5zCF82KTLUgnK5QgOZ5DehqAnSD8Eix
JiN9MnHsJaft9H0JMJ9Fv4+A3pgPdJl5wbgPKa01hoxkand12ql9F+NLQdSrJRo1Dl+MjKMOjiOB
NU835QUXaQayO+iNptNrfCt5bBlCWIjyeegX7/7BQqEQrR/A+8zSlaCOpvGUJeIdQ9j4oloSytb3
NgHPfX6W+vjvSG/oFI9texZlkq5DfWAO7qWtD/csNj5koLzFx1S7dA5qoozmyOEOE/VywfMwWNPl
GrdB79avsYG4JpxOn6UDMwN7kSDn5sbKeExCXQgIgTf6JjnTsTft4s4Kd4g+kNWmG5WurTzbN14E
7yXFDws4+9LjEcBrGFO3ZgXLidVh6NcGaEjTbvgq8JrkhiRlkWB4rO9hC1sahC24yo3fJtIbiqPK
0nsKAXXis5HU+qIdmvleZ7cuhQrjqcs9Q/fCXK7y2BpMi3HcUR71g9yCSma2sbN+WUVjJb0wO+2A
Ht+Vx0xrfiamRy8TFkX4KbjsEg3UfCbQ4AIGo4mHHW2xrYXaTzy9MSoeM2hl/E1fjrVIoGqdx4/Q
Jon3EltbsCnvvbjVwiV0nh+3pWD8+r9fNFUV8HrMbm9L2H6W9fXTbN8vdRGeqJmovxWI/YzUjpQn
ZGcg17ykr44AAOVw+NeFNG/XClHINRJGraHb+Q51MNuZkwEkD7g0qfozgYFH8MLpS6zm5qovjQn2
2R2EZb6xvPrXfMYoxUy3HqEwPRsGZo245KViBG54TxpsarD3cRISvAzutjM7QkV1Y4eCQbiuCdQv
DxLJFFeeoRaV03upVtS4GCLsTjr6VKxA9d3ivD0ZI1jzUQzlWlO0RY3QxHsDD2mNGdEgHISbdloc
9jketkgjQZIy1Vfl9hT2O+RM5PVgzBuY2fPmAIFRH6kjc2oFZvGfSBA79s2zdqvNk3zS7Gjun633
2yDOdoDAHvaPMs/y/iVGGngelYbqf5tS4QdMLAjFR13xWH64ASOekLGylE8Pw7LBPjrvfs0YdNgw
xBpfce0b4lY6NymSbOAUDPooDNb4LYhugr3o9uHvNQ4sZTgPNHttXHKjr8UO3IA8OViCKNZklK5+
A9rjTdMYW5ZTp001uVPVv+9DThyqkTsDz8lKHaQESdG070f30GYGM42UR1pQATXFH6NODOPc0CA0
/86suCIeitSz/hDt2RTjYjcPQ+OtzaVFANasx833DqzeKQ2Q0gtHTt8SPoaWfE61rNJGR5PCeqLW
LL444DFH6RkcSqsBw/FJFvxci2SNGNA6AxLhwHFjl/zKYVAZqkucwHlzyqV70XiFyXCSBAhOLeAD
RRT1RJgU2i01AcRyPFhraL/221kEitRSbjY1lJ1CrHOTT+YYIBtF8yT37+0Dy8b/P3bBru5dGBvx
HndyxYBmzH2cZOMntN/tcUoPZ3qPcp70g/lg7hNGEGQ3ve5xr7OY8Utt/WTripEmMYsiaGwHMdCc
4U7yU3w1wWw7LvKJ3r9OKbKQ/4OGD4MrDiueYs9UW72XjOfVSS2PgiaVG22qmHlAQyEyNWWO4UaH
WzYWHHAJj/g3/uv6T64FsMxpqkSIu/E3Yvve/PYKKULhYK0oG4t1YxJTHHbRWEPSbCJR0VBc8Z34
uCTvnaBFJOpCPZ0GMXfTO5bo/G1kam2BAN2mw5mXdqsc89Poh7uOFS66SXlxwQ7yJkRIhQcpD0K0
Tc2nJjx24gRLC6hEfXcZrMjU1rLT/0yrP93cDvuto12M+d77Wm0feTJS7OfKSh6bahzbX2McWTo4
syP/GZTLHeB+px8r1l8JZAIFOlKVMymxEHj3NQHXae+kRY+pd20iIRqiArc8QIemQnMS5skRCAY9
CWyKoruN9LRrUGK6ViMFEMQNt4FrkHboS3+ha6qsfEkdvSOvWd8FYog8TqqdCIM4Tu+LF3gw7qxI
6xyaVJsga/drHLhXtDXn0jSsphr3FB36SdENu2QHt+TyEqyh9FZKtUNuVGt49o21PWvacNTw4+oo
HJFUMgmnjyDr3iQijrKTqntk6G8aOQpEEHZYwKb/5mcvO9x0oId96ftDe0TjdfrEFjCnjznIfpmn
vVeZjiSnIL38GQ84WoZeZSItVaiqIt/WQl5RTCPwex251jJCIlMcIXXvwHp6ym45PdXVhjYa1cAs
LmmgLJlPJ0uJGxLhPx5UW+Z7s55YEEAJiSQLF3iI2oQhEy2Ve2qh+LuPGnUPZud3MPNHIKCJ2wWW
TKRiCGhxj3qV6eYOhR2XkAEOoDMXjKucdHajFA7CCZcaB9JlNfvzsDVJ4KGcj1FKswgtTsg/Lin7
Xnfzo+gU+1AyJhLEPNWHiQbJ7UFbFubFT9r4fapUG0Mt3QGZ7MZwSpfe9PWUcCZGG/Ho6XJYKRVA
9PfcS3d/as/BkxfWnu3uq7o+Rq0phrWjw9sqG1/umZmhFJZ/xwjjGisFjG+4S6Xn693aP+awSks3
15f7GcvfdzMIAvLRzPf/qfyUkc7fl8o5mDEay6pkpl2Ec0cO3x8GMpurPJYNjx6SDOzYFZiPHfjF
RMFPh/NjI0xQSubuw1C7Nzw8ig4AdfhzCABNgtl97Gfa/jUkKNqlHTF69rm+TuNWBKBKdOEhSUTb
P2AkvarcBY8USgWAn80nd0SJPiHPC+Yi5rqYmeL79aauNTHxG0Fy59jUKwJ1u5z+TMr127yJJLoB
wQGVcjahA+weYSgj5DZU8vGV7+K37ZjtFQ6H9BJp24QA8PrCkLoSRaQ4LFh4i6v7tAXtRin5/jgI
D1jmxO4sIDYgpmD+T+scYqErPKBd0PmsK5azczHl1Y4EOkLDf9l6eZ7VEMdd3f/9yJ00MUD1FxL2
Fi6VHjp9zQF/2kIynKgbPrjsN+mow9QE5iTSp5MRKPywlgZKHglbosJM0VN8A2HyHd/fNbWC3Ea9
eBInpOMCVb02cYKmRD8st9AOTSwl3I632HvfjzSbFyy4n9WEQqv15r9RemlH8c4SXej1T/Q0g8AF
ymJ5bU2CT9QNLwrnxhzuvEbBLhOWT40ziR047DyBBXINcoJm9HSl2N8RWwO5MCFnrqGZ0sPtzI3o
TsizxEMv2z9kfLXPvkTR17rjIm5Bu6RtO1EM+OeIjifU2fcQMcLOvieXQneRPN5JCM4pRN+JFTB6
Dboak4LBKHjaRjOjJIP67D3i5jNdYAKzFbXcR9QJ5Aa/F8gPZS2ecQWR1rbXLS9VeC+kAtt6rmOO
ZZFtrvpJK0fGFDYA/Npn1gVNdkd2a+zdpT9cnVkWLw9P8xPF7Zkj/asCbjG08y131XdoXp5Dx0Ig
C6P76zebbRpElyqsMKKPigxfFZad+BkhBqZ+2TceKOzThudkjL8RoNrmGog/m0bs4J9GxwEH/0QA
Jea18f8BkD617i/w8Fw1slnFCMbZ/e0kouAn27bCyAX14TGNRVSJ/S1x495qupMJsHaNIi7hJUVu
gYGzlS8muxkLxB0Wr1OSIPFqkPBg8EKymdTMgjfpIBsDBy6XkjcGeKaTsTDIIVYeTXTIaFQZeY3q
H2rKCmRrvG5+TlwmKTGGaNBwR3hh+USR0w/u6NpGYBW6rm9NNvPw8A/jDZz5P0CDbA+ClqJeGtbY
gmfTINzi9utbEmqzDtlgoMaTlsfezZvbUxMBUyfB/Rtfloz9wyiGajmGAVRb8AbOUjvPHy849i+S
gvmASGHYVhF/hMeh6Lvur3kTfX5YmkfHEIrASmOdX9LLoXOsq1WjjmOgeWay38FK/mpn+8/38vhv
XPqwAzt8MOA2L3/p19YcjogW9Kz3t+1puVakteGnMzNOQpFx+UNnZqc4rdTCrI7322rtJhSmFkQf
Jrs7+YgAL2asbMauNXb4L8BTqKg6uHcSQ3yf3NEQlVM/Hhh+2WFINnBfAXSmr+dSTarVVGauep7Q
0pbu37EgbtCP0uVJBmvva7cHhvvRG/gahoW0Qabh4Wswo470RGVNB/Vby1lKcHl+nQSvHbjsWWL8
87jiBA8YDHuOgrR+9hC42jsAIZCNNgdzXYuqBwlVBnkmOO9ITtMdn9T4Pg3VnJCpdgH50u2gbLgd
tLvEQwpg+ngiygDbEKemfaIhj6FN+jfIoQjwUvZT9APCZRIOzyF0kt4Rs/zQGbk6h2m9/ADDyRZS
9oDhzisIeI47z6uQ/8DKbMnIh+VstDMoLopBOS51ufA0udv4/xBkZBMnBFn0+BUiqc9cuS+cDCss
3mAxrshqsHeyyvddXaD8qgKV0A3A3GTyP3FtvM13eWYFYVQHQT48j/rg4Wd+5isREPyuhL83Puwb
rOTGgjv3A4LO6rbMr9IFP1OHp+7OS1A4fCgMgmFjYt5zLKpLRtEX0agkJlXqoWSMwv1rGR//Sp9y
8JxHQQZeiGQkwWQ6XnxT1RSkrzPTd0GZbulRXFpNnESBFkbB1TkbJiRcQGv37MrwGRJQNOD8KxOd
tIU1MaUn3sMQuKF0UKAl/OX1LgMtszvuyjb5QfmN9QI9jS6caZ7BeNzsFbK4aVN0PJF4ECZ4A83p
o72wn5rw9ELEjqgjakmOijwsKMoKBvCcg+B6Y2N2PL2+ic2XPxzI41rFeeffVAu97UnyeHiAJvJk
pAS6RBDOf92hBDmEkGTzjGMgm5CG1ebbxZqs529ZTLHJ/CY11hfVxWrvcBM/D3GbMjokOw0daGkg
j90C9m8kO/MbjSNYQfHpyUTQDU5NlYpIbKrKxZlPSJCgtfeETXDlYBGcHUTOWrOUyKjSqOW+I6iR
8CJ5ZOJWnMewMbObIHQjEmMvIEWT9dtMQoG9TZHtirGKEvzD+ZV7Yyj9uTgzKYt9UASUZ+qs+dP4
xOaVi9KJN5t1aVWykuHcCPjGqrssaUkFAylAofpRecmkemR7RPkMQZxJ3yXpfof2uXLADMgsHVFH
p6sWM0OezUL9/IWLjb5RujB60wqUErCWH+5NQjVGgmgU2YduQD+mOORuJDBP6LNZjcUn9ClHgKJj
AfVL6WPHPdBJV65pgK9ACByHqYav2KGC5/hXYcV6Lmq/NNXbIKLQXG4RAbychhaVNqBOpaRDBzUz
/IT6e/iXSkpx3Ycc3HFQNfu2K7CNMlBCgya7DlQXS7WNBW5MYPhnkt40ZcDZIdNKvWXD2j9MegH5
+TjLJb0roZrBsfkxl2NtGyux0oBMNpicGgU4LiFpT/ra0rNGE+c3vt/B7mVh+TWv40/QOAzDrHHd
3P3rWAfwFlSMGrkpUPcsxUoKADHl8rgxNRCRoTP2E21iWj3FvLmtkMxw23S/FqeeK1mdz2fVmb/R
L4xPmi4n2ndcaFMR4NMWALi8JAbqsf0RTGegergO/rV4hzP6eFLCnZaL6H2LHCT2OX9en61SH1Th
FnYmT1m08C6TWykRCArYIEcxkVcg4JT9goKkssFOTq3ZACAkkf3Hm2ODK08ZpR1SVvgiO2n870z5
iq1dXrUAmjg+jDtQNuFWfhXNiXm/ex7ccitRx7FgJGxI4GIQGuMjP1rB1NBXRLCnPuraTN+13Jcl
oLsUzi0UZHjCWwq7hcfuT1lepKUjZ0wcNA+6o7XqireYg+NHhw8iys6Kat+ldLByZdvNjeviCIsO
hMjaBMudhREfOmCUqqBD1qfg3agQTVPP65U/XUXjxByD0u+CdETnzlUoQIM+uKsb2V/C+DDYw68C
QOTFREBzcsVpdPuBWAdvbZ3o8rdX6BN0duvbgJH56Pq4eUTtFoprk3eWs7+HoNrnPzABq/SOC4zW
WmAvDMqENOjl9BCi/xDAdq7rVGYE+ok3Gh3qS+3pVuTRIYqegPHBQ/q7bKaK0rbsvRC3jh97eMJi
kGjf+UHW0YeacXSLXTytNXzF94aknUU1drMYHQtxq0QAEf+YUyt5QdEXSm6qa4+6ctoQHZPUxgly
AG39gw9I8pHVkMv0i6bU37TqbLvTXxDJ6euUCyFHmjIPAqFWyxmGuzZU/jnJlBWg63ZoTDXaluju
YuE0Hp9QPl0VXlOD64L0BN/R2/3NmdjTktIiOY02w9FQugT3YY7AoqVG3H63516ntUsdQ1oGa6DE
y3n98+nldMOG87snplIwdujMml9d2E1HW4IuDxzizQPLqy767swHjJv7RdKpTTLwYQsXuOPIZoeu
7KRSAkkn22qYBdgfkn+ri8oVO5MSnIEOTQ//GGnUPPz2LJesbg+FXemIMTEGIvkE49VPhayL03nm
ddjByccopSM20HHuzMMaxSBERO+3R3wdmm+4oMSjiZtkON6FUoRv707N21fcj+Ft+Q0O3AVlO3Bx
tDIEP6B2bUglLvSkWlPV4mRmjUh1lWAyq0j3ZQLdVoN4TaiQS+8jUYebsrp1ZUDbHArr0ogPlXSc
MFeXvz6+2UExbTVJDyx9Y5v8kAl00b4aG7fIXUsrn73AwB951skI3xrpgezI9f6r98VR9D2bJ26a
Cd6N5juFrW5fACN9QUux2G+//lxZbPtCon/RASxKRMmV2tnZoy13+4c7GU/C5paFz4qBQMNCjJTf
nQb8Ri6n4qCe3LWjv/GdLx4zk0I8ntmFFZVAdig9lRxGZ80Xwz7N4UobMtXDc0VZE3iwWpLinC++
AhE4gwLFgdMB4xfmOQHJGdtz08366coZeH5QL8LxxQLiv20+L3W5BVOL9yQamB/mZOPXH6rp5P8I
t0zXkefnrah7zt4nQk1dtUSS3VQtb56e/AuLhfWFqc1MmGOjpegFUA0SLHr+RNjK+93F3t2mkcuK
+ghTDxvCLDvw9DnIlr9w6mH+dIHdcECLaKNCUwj26eORk//uZI9/el29oYh3MCjbIFWlcORVytpg
bxCQWRvEtF0df7rpVu0wrQeJgz4eGnDgXgpX2kvhz1zIsWNM4u5q8Rx+mDUPy0EcSinLgIDAKOYx
WSQLFxva6OZUljR82uJMCyjyF4fW81Qr/pnrwVeSasVlBCFBHtR136qnGvVO7BmMrhn/K1bnAZ9M
6w54Tht4Zcy0H/YzAHEnhE2r11q0J6dG/svZsz+VxCdxxY7BXXaETvksq9Plx8j13iBnPT6h3Bbw
rLSS/1yD/9ns0oaMQVUXJVKFgZs1UoC4RUlP1DtvQHym4Ip8v/FT9lBb+5fi5ZXMcTX3CwDIAsER
4GOBnOsc+qvLzoAEoqugxZcKo35D46/GuQPPLLMQ0Iqjh4gsR9Hakvi2no7nhaigXvHzEwT2gcc3
z9R2g4EwS+5HTu87gRorNWfS3K+EcRBSysUucWnceCo0VYd12If+hx/JX+t/R5fgxJJPTg+DRoMG
sSEuhzqfq9JE2mb0IQ9i3nA1Y4XjoAE9y2AeQ+RTk2m00DUscGGwYx+98sP7YE4wTO8JJPSLAoBA
mo1iltETenAz2lYXTehVtKGWSMmV99RCgXzuS55p6NegjiZfX96Z/PKVdJNrnwmOI9VZDtcbXcCm
csrJKOdmJgA2pqH5lOKaMtzsSGtTm3ZJN12JP5Z4yN7xbb7ivC+s4mi4CP0HZKSiIJP3mBdef6QD
dbDagR2+ylCZBDOgKrB6I913gHQdPtAaRw2mUzAwgL9AtTwE0xCn+dj51XnG9LcfaB3v68ZAzK87
QsZwBlwOQdnqEo3++Qq81jx0193L1JRy++DSN98RFzANwOdvfCH4S/W85GF5m7quVnKjcbderlq/
PUsTwZOzmmQHOWSxH8Jx0weaggMXvNFuuzxOgVk1ufQBlRaRGl3c9mMtllU7tPiIy5nGBPequKrb
9TF5Ncuy6NsYCMvKZham4tlWaoGArlhARSTqIKUS3X53veHzfjRfKhBpBAeBmMsG3tsO1Ns85TQj
ASSRVtXlmaw+joD9gGp2pGm38uKvQoER+W0PZECp2f7jlf6deKI9d816nYJlZrw6EDZzxojrQiN6
G6h9nslsO3hTvF4fYEa+PsWpHF4Zq+VlfDHB45UCSgC5FpNKf0fDhwY6nvtg/usVnCUmoGj25N9R
Q8oajIMZacEjGVGwvNo9/kT8KTFalAHrjUV5PpJ9vDgiRhFOBHgGNdjSMFkywL2YrbI24soCvsQZ
1j8Vn/vFKvxKC5OeG9SdzWutTI2Dj/NnGKyn9eTWYlQ2e3b4XbjE9xLR9htYi2GfGcJbGvg4iVOx
Jl94d5Z0cKWS9/wqz4SSMm4jLZl/tGVWnWZYfiRJl+BXy+uTra7+tpL7fad/aOchISt+Z5UZUJ+j
nnMtG8QPhKbnSix4DbJ+wVLM4PZeHDfkzWIZ4owgvgDhwy6qEow+Idhj7oiSdesFxZECEPcgqB60
qXnKhnB2ruUDZ1OziLtyM/irAzsA5bevOK8LYH44VDZiFwAbmKHBzR2URnTEBLMsftwm3chkJCUA
lND8lwggxvuoxKJP1HX/+5qFiXbYG49yYg6E4wecDqcr/deI2Wy5fCUYmx2SXPg6A96qIT7EtJDb
Mo5oaJAHfU6xGhJRyAxPJ7RFldwdq/IhJLgiIK1gVoEd0WtOfz/d73+7AoaHQWoAnQrZ+CaUK5p5
5rvcXRqA7hH4ma7VHp6FYYtbOThsVZYcZ/Sl6dD3zmcA+TRkb/M7qgo+PKdN7V+EWMj4PfqqIkzx
6axg7FYM6rpeo6Kw0GWOzJQofMJcbPK/CBVtkuK/HlGWFNzZeB3HGqFGelAReb8M6C3Hk73NFfkO
lsG2htniMTxpOSWfplgMtAin4oMhy8ljobSqVy6R9gcEMkILXaUo+HtW5xaUT4uLpsBt3G0x4uHJ
7eAH/Z6DuhMsvtNYOjRwn5JMXg8wPxoaOEuKgktPhJbAcMKn3kqF1/wuhXaYI8F3deciBTi3xxQO
7L7BEx2K9QVr87nSxuL56bw00o31trtWLXJwsPYTJjrNkBPvsZLQnErmlS57T+I4TvoHcBt9EA2T
HB29O4Iu9Br6SFZOHRYd+q25wZxR7v+CWLys/lBWH9AsNuJSXNmBuPydu4njSXR4Gib9mJrhTMMP
aOHcHBgCl79iKyj/rvglrHE4ZwHO4RWwN+V3k6mii5mUOCT9cz8cEJXMMmtBWtMYRbtIv/mA8oIw
Lem7FYrm3VIOB/4kfd5abSpZX7xMymp/xWiPsjBjAFPOw+/wtYeDa8m0X84ajF8lueP+8JT5Uh+6
eSs64eVQw9XzzYzZoL61hJBTNPkSkWjRt7Er2DBbd7EG2i/zQZFdhs8Lj3ITEnJgNOCCtyobcKgR
g7UCqRGhoUsYo60wJuqJ8g6FW8SglakZxJf8Ww1K7Qc1qfsDybUJ5R3E9awgAC5rQ0lG4JkzcHL8
3PyEZqvC5srFoTtTM8QqRMOFjOgPWle5qvXyDHgGHJfgyGUoAmbudT3q7TU7y/0oLZ2N1R+PFaJG
xw/BV9EIvr3z8VlFDAjndmhMMdlQgP7q4iVNlZD7rBVE1ff4LmA+BtxIumzjq57dkWSOzoSRzs+g
ghG9nK03XbwQTIJlsLRvg2sBjMhobcf4ENsX+EndpyTNYu8XWDzJZwMlklKUPTZYpFAai/kF0L3I
cMrG4ISGJvbDvz5r7HeQFdvj7IeOIMmHRC2HXWrdMa/jmU1qaD0LDb2AUZ+OvthoMUxcGMfTwSKz
/lbceVYDe43edW/qxQHQ8RND+w9itwjrGRcvp7QWBQA31gxxeSefn0qGz+ly4oerliFDMLYlhPJ4
VWhgyUXkDNpUbHOx01A2fQTz76t2DdkivxbgAl/LjweGxPcX+sb2PQp/irdmU1ZhnHZa4SfwdTlM
TTMOnoBdoF3NoFjIMc769wZsF5WV4Bhkz8B0tKk+UVcgvm05KZTtvWQuIlCHSxgdWuoHvZ9u/WF8
YMYFy1OYeLhDD67kfxpjZRU+q6RAyv+kKda1ViCzjlIONuiijhe0XjRZtHAI5+tVcQebIb0rKtGz
SyvCH1RBVnLfJU1a54C6z9QZeoZZgSc3gQViXEYT829FyjniCTMby163RtsckIx5CM5LzuJPIQkd
KVvnAz0fa0IaKhNyAivKAtubQuti247mVrx66Z37QsXiOMHZDSM3VNxWfx7o8gxQcejz3j3QYY66
yJIX/43Ir/0dnJNM5o5iYn1eZI3WVEVUg9Op+HeJxmewR81sioLIGPAUltH+XJN/tzhDpTu+vRSl
39cDzQ0JS4S8vLHFV11r7XD7msQ7EIAQwzaHoSIwOMhZ1rxdx5SWKVMb+JP8QPPmaBY2XTZAaZ+Y
3mZBBH8MCFpCLIbVbo6JXwVRVOVy3qm/r2XptzVxXt6/LQNNRwTLRLJpxGG2/iC7y1LECcsg4kLs
RUM7fGIn6gGVG9iDJT7BU4xuQZ2KvOjrJMVQliVtnwGuBV4dB1kHOK4dY0rgeFxrB6l60t9ePuVy
zvQKMWiwZ4zHxVoEY1ec39tYnyIXjxDK4iO6d63TT5Q+XJq5xscntsb33jFjkw+AYdte2fQTRjLn
VODDD4j5Fc7e42FNCho3Q9yqsMB12bAZoDd2YklgzDwbNLIU+zfnqIxMZ9DeGIGJ/eKzFRbjp5VH
F/eeDl116y/8+VSj+MzLqrZ/h2Yq/7bNvie4+AwyHJD5i/0vcz8LEK+BYRXv7/svdtjnH9PlGiLD
iXzsByMtLtrnrIHPXcwQX1chf0hBZQLXxvf52fOyqpkTsg5f+/Vi/48/RRKdyWs0513Cr/1HbKAp
JWMRM7UJhamHSwHM3UmES6BtXmuWMWUOu1PGcf3mXHt+5NV12os/cL+e+S9WkMd7jxGlYRbLbH1A
8b2y8O+tvvj9ZKuE0yV6T/6e6OU1AyJg4QiCMJlSkYo/9yWzuTXoLFT7eb4w0cpBJYv/EmRaLVXm
JvWIM6PWtc02kxcDEEyZnxOHTrRroBe5pSSwkUNPiglyromksY3p4LYRji9HWT3p/6tUwgmy4AjA
ZHjZMnOfF/2sq4N4u8h9b/gDOUB98OSFwHnpPrYw0TNC6CNSFBqTEnzydqBVGdVFkVBxJyXRvlzc
WljCRBfF0xQzBkxeWHK8NMzji2eudVaXVt7Od0cvN+hDV49s3Cz7HF7VWAn8M4qjAIwGCewaPkmk
Yk1W9WD3ngq8yUYgUIAtIRV+MeTYVeI4bwlswW/3uF4s83oEK1/rk3AkzF1Wd3blbjJIllhKOeDI
vTqxhiW7Iu/m6X222+VjwztTxRawPCvrkO08JQ97do5fXLcJZza7XQBjkRj+dkdZxVoQF9wLMNXk
gH7ouK5sYz8Jf1ddhsc9QLWlmPu2H4C8ACitsq9osAB7uLuXEVcuryIudrSbrhu+DYxqzC5CDP70
hUzz7tBrPKz2SSNrQIHWKaW+7fCAaqZCSCuQnaocSzNh0V3zq6Ecc88GLoR7Xpie4IA9TbQNlYjz
HhLCBBNS7mvDvKE2OF09/ygCBOxTLsY8tsi6NhZLKu7R3rRLcErR6xdo9FzSui5+KQYymh6OJuBW
IOYGJqFIi0ddfi3dnXtfWdHf29zbN5ASs//ADNZ9OaoydlaVbMCniHLyc5nydHp1/quXejNF3nLI
CqQTduqWeE1tPgDNKikuapkuWWLPSqOZjidV1Yq1ZX1v2P8pswFFP7N8QWtlE9mal+TSdDGFUvaq
LmULHqcdNHUfUsPKKbBN1dZ/wSCihuOrXk+ZMxdak6CheYoDuqmkOLt20xhMKGDhTI2TgQpbzkDm
exD2p8sydyLyEuuC1NJuQjTTS4TIQ6A5gudMN7dVB3bYGXbl8X8FOekiKsvh5PJ4mOwlXqSKwEOQ
dMDFmzCQ9BBzhDsOHCq7ElM25rJnV+AA9kfdQgn2WD9duEOpeq+8wqTIXK7dXJGNdiOaa+sNE23S
/KuYEqMfh9BRzWbnADXI8Kp7WY0U4k5MzJTAuPqnXoMLRRdLG55jEg2x2rsziWa/0/g8iOi6eORm
SD5UjuQG/+BHTUxh+sRCrioO2YZl86JrvFKZxRRg1rRwpXUfR3Vd2VlyEVsgu3BX5nkxQi+pZY6n
uSV0lEfp3y/aMgNCf2XgBaTz2Tn1MGiPVGG27fJdw56qsthkChxQr+LdK73FsAsEvXDf0X6UWceZ
UbwJ43IJ4H05JyZIELSuEF+WeG5eDP1/cVjtCzV4+S1vYxtJASYJdgtH9+xUnM4hh9wylCnCtxKF
GSJOFrlACf85MFfy5YOT+a/U2iwCPntTmKRxC4BrmJlNgxHptAhcpBOFLiK2XurPrlp3tv8xlh2O
G5V5qqRSyLUBGj2/WOK7EP0j9jbSmqkahe43synkHgUhESXMXDbeJMDA4IZ0JH7gaXKk5z7KwO9x
5TD+hWvAE5QdioWiEfOQ5CwIQLopjO9cc4BKOkSHj+VhClKDzzASAZeqauxtaJQft2eNJyx0aDWQ
d68oAgJqlXj8ORxOlHU8l5kBz1rCF8sgtsZ6UpTTMD6uvhPQKzR75Vqxbn+jiSOytUhgDTPkouO5
rchu1tx/2itDszlTudFrY22+TvHwK5IOGtM1f1GSsiouXe745zCbnvniNGnNziFIkJ1ufHcFhvSy
THb0w5pZclW2NMdWX7u7Rijf3olQtnLYYv8EdAkaw4y+u5C9ffVre4qURR3bxAkJpI8XGW0dpLXM
p+Vw0NP4iTZUXZYPhK3MMlPK9qJp3X224v0PTmpbEdBFq7DbbTwEZtOXiCVVw/tfDw7U5qgfKv6m
/fpH/ijHdrnyEtxPQbHft1U18rbgcYD9PBgvyet8IzAAUZbMDLpM+hAeQ5v/FCKeNIdsnx3qCesz
h+wK62KeuO1nj3n15C5ry4BXAcTBm3z8BqxSL/cATxX4paZHp3NvcX0p1A1wpGX6Zhn9TTxQuW7z
HoQjpuNtAaraqeh4LanhpckY5ws6jsRfKMr4jE4I++70CFkhF9R1j8WQ8Lx+sq8ygMFK90t4Sq2g
OV/D2t5ekUoNOp0MdFPHUG/CfgBxLsmjky1j2SyfFaQX33NsqSP27lrFUQezrb19UlqlUirLbLSB
8keZ4V/nOm5C83WoEYrSEGjwwjRXte3ZJeyJTFY289HHEDMQNeXWRszonZIafYtRlesYcXoomWPC
0/P27fT3lqqLDfNsmiBHCGM4n3AiD+4T6isjY8NTN69CH7vFFnMYWgol9DHb18mDzH6VWojX6cCg
11Trjbch6MyLVQw5We4tN+yM1jdzdZLMKIgNEZkkeeCJ/tvbsxqxGMoL2KBKEqgZz7yuD7D0yj96
posh/HPOIKeMR9kISc+CwNjzM6L3kyPJCxk5s4fG0nJWKeEP3lmjhI4C8AYm049Ml+VBiqOw/9ZM
BuL1ZNAJM2l6vQCZxolVE+Nj9xJqnR/ZCTdXRpDXk7Lg73qeP4VjA0yL4GYiPf4w8n/CA3Wpd2Ay
MnWYJ4xWtxUwaGiYx8YagpCsfD//hqk7TtnFPmCWaFJzpJzE1/w0+I+W0jWHlYRAaKnZoTCiqkNf
8fzm/6tdCcdOSDaja56kq7zvYUGyscb0vbitrV3j45eAbbZtY88a4FAVc58OmyZ/10N2FWGxeHJj
/cKMkZ6Dva5IXijIbhTLgOudhY2ANShHCjE/S49RO7S3ukb4+CaFtVMbFspfnACaUkwRFrchNhzO
EptLeLMCmWuVBqiGDmVp8nX0c198m+3KtQAZFhiyyknm4JCYuncSFMlkPLh8YNKEeW2vKG7QeGST
a9YZuT2VBQbIlU4AbRi0CP/xMyiT82d9TxixnuNYubrYB5Xo/goVTp7Pdt54tHdouSfyk+Mqyxy4
LNHQR//kjWAjTnyh20nqs8J5Pn2YTseT3r3YzHJptZFkmOIlGJCwRRXMGCeVyPSXhsg/QIbVRk+8
i4O4IZs5IzkMdcxOyhJvkdwnIsQ7E6KfqpGmz5RMbZ8VKfpm5q3W5/nHsbpwFJae6iIXyC7IFZ1c
XyTn4NLc+ZcEJwjtr94NNpxYKrTYd1DV8Dh6iU8JXmaJfLCCUXlFBkM8Bo4Bh3yGemUc2i/OjjHf
Eliw8dVYx5rAPan/JQOlrqoD+RRU697OzIldvYT8nmkWB/xKXB0MXnCt9rSC3y0BHawQZ9oVW4Ru
Tv0raYIa0ddWP16BKwf3Bvkxppymk8uVmWMQ1+Fo15xf624Sa9+Vwg3Evbr46tHQBkculTrAEsrZ
wS6nMNLTxo+o9N/dr3GVObA+G99J/CU0B/leJ05SpC6mSEKUCugYYNw6U9P3ZqT8nzFfHKNk/7DF
e/ufSLJtUAtxcr8JXSyImlzaN0lUnx9BFP2eE5QDXl/u/XjyZnwtHs5yCyYRo/QFwEPuvM9KCIqn
cW7pdCe4twPPwzNo4+n4v193KhFq43jfulv0oUgfgbyQ8tERwTeNZUCuko6zfqNChaFVkUEOd8MF
YOsPByU5QZAtyvweCBoTyE9d0XmnXJ/lYNS7pBfgClGuvQ172prLSA67yJEQ6+/ERAwCxTb92a+Y
IhAlJMXR+V7QEKS1yGmIQPKVIwbfPcbWJGHszzhp87Eyo+9HOAs/AjyRy6nkY9jTu2SmshYSwK/T
ZTmEivVRWM5oS9bBtHPOci9rjJZ1s0IrPu2ygqAaBawGJ90fYmY3/HVUW6h1V+0m2qkVz793n1c5
PasTXRK0gs/EY1A50K2Vzn2Qpjcf1Rr52GhD0N/XLXqBwvkASAawLbPJ/2hW+Vwu5cLSCCXuFRSm
ZanR2HLm2zoxNucle+Na6vTB/KxedPgebzNLNlr7STkjvsDJyQzb9AKhXlcaKvC1oUc83WubmYH4
u9KYDYYcPR8Ji2fxWE8nPGBcWGlATN23T+Ut51iu9Rhm7lO46MrPESF0hxR2XuKQbz5bUVmh8g34
rP9HVdMwp0vBNbePWOx9swqYu4HzD0flrbzle2iCnfvfKQFJKwR0u+8REUntnH06FqDc4qr6yu71
QmL+Y/U2MNypjdFQDNCGqtxNQsPWDnQBpMRTAT8iCsbtjT3H39fgxucv7R8qqj3MzqlC9pLIOw25
sh+nWjpZF8kUbn0tPzhooH/lteVBDjsLW4syGqK+o6zDIAzEgBdmJX9FrFRxdsR/a7YKl43s9Soz
EGq1nqhh8pHz80qgfZ94a0cpVEmKcWFfTDRoIV1baoDSV3QTO2pSh+1WbRRnK53xnPeEosbDfL07
rMokLeLQ9wF97rXf6dIVrK9E89BK/S9dRwm8OcVP2NvTIvczQG30bii8om+UVoc0nCispqmn49UK
pWy6qw9kDZVC3LYjI5vihDdBLlxP1tkNeLlX7uf5ukqsvTdRQfZB+pQblk13zBIhp8/AnIQ4SzEk
SzqdadZp2/EmjPedmzRojWVnRVdF6B0m7WiwY7Me7UK+gJtcLxc7M8SlDIXK1ouZ0RoMiqoWxXfB
eae2zIlvKddnUXbBa1JyXz+1HQHfkLSDEjBmt0D/jeBLr2an7uQBYBQvW91S3xgkDzwsu014ji9i
tLLJWii2o+0XaYp++x7fkK/PK6doSuJIpWxE0BvQyaniLRGXVPk1osvQBfV11VmhR5lzMXWIyaLB
ZmnMNecC95ZbFqeeFuroAn6e2TORnQhI5AZPLsLygr3LLqTd9qY2TJSAfEfzssURzcKtS7qDEsQu
D+3Z184PpzhQcbvXpvS5XWf8DiOIMwg41rjAsXTvNIIxWRJvGrNsdIpU3M6kZ+25qruASDfUnDED
iEom9kQT2x9sdzTuhNCgko1aARs0XhE/GImJY9Js6e5O4D9Mj36DY0QWDwY1w/7ejjw1R8F4b7o2
5TpO0MYTEOv/FOjCMhvEzeTbFJQ9zvjJCWmpTgVxs3DJTdIJV76OW8j1FcedsuE+MlfWQSaPvV/o
AKNLVEPMZsgGhjVeJkQApLmajkSKDQf66qAGFelOkI2gTonza718WOP0zDk+7APBlC7oOAd7zdP5
fytoYpoAXotVEPxH3Qc6MNTbnLE3X0QDA14GhaoEqvRE+T3mAnY50/So+O2DyVjifZu42uBUQvnx
qE/Hj43hOZ9zWzyiI072E+ACA1BcVqrUPy7jlv0qYrxLaFQwTYFPks+QeLNR4KmKrlxMamJZeZyc
oIoc60/QlYC0TYxXAbpoXgiW1MDcJIkedanx/5S4MOVjHMR+sVfLu6eFoPLw5QixR9AxU0VoMZhL
QS7mtBavX2Trus++GOzB/FMxezl6nHh8rfypZ4B/umo6q0pUKS3opKZcuYhB+MVP/OjXN4VJdHI4
7NP2C438RFhz93m6Sq1FEPL7BGdaBhIA6zfE9sYjDOvxccust3rx+VB5tLJVV7AyYHLsQMzDtfAw
e6+edIv/pXxCw7RgsyoWl4dy4jxH6fkrnurxXxfefmmGBauiIp/7lRDCeRaKMPXOtWsNA9/ldgpn
KEK4KAA2vBl4sc0I16dNmfm3DjWkyLNeAmf3XALvnTJJYEfOMYCoewhZOizcJTk2LpO/7W8KWNo+
sPQ0R2ZEJ2mxZsB3g6ng/5wbZ+8kAzUKIWjoQqdNDdGrD9J7CVILa8gGpHSMvXiKNogXAM469UZ5
YyzkE7g2PtqSYRxBeWhiruXCpCBpPx3VnDdiVryW5JFP7p6ZQiogcbH04pqkWuDkIRHVwNKWi4cf
Ix0hbPbjXz9j2hcX8RraxztZHmPGIqA2dqZIesl8lvqpkMecXmCOf8aWnCgqPzn3+jRgwFFe80aQ
boLkL72bUCF6GV2tKiPOJ0r+PtS4uYzpyMM0jyOCUzjGAcmukCJLkihGEu7b0TbPbg2KbLeEyr0N
aPuoIlvH0dcSdNZvqf3lHuzTByB2sGmLkAa3dPH3Ziemhu3FSFe9ZU0JuUQ0X/hUYxuVD7KlFtvW
3+mKHLsxyCsSqlPOiy2j4UGNJV8MXIalZGSZv2+/wIn/bfuVXD3LbpplhWMf0q9wL4xEfjUc1oBd
OPP/+71nlIMkxW3y+6xZTU46lof9+26kfaAHEIkT7sfhQtW7UmBBfa+bU9tT6xJv+TxNqyqjp9vX
kPFjdscK6jhHOKeCdPympeQP/dBhlpswFRgUzf6f0qW1f1LGuQarteIS6+vCUYqrW6+0F2lisE+z
qdv1yWWZZvqFIR8MYxek6hmltc6FRSgQmtkyNrgnf0ja8A+ZqPaeNVGwrNJKcfg7+1xS8PmXpwCO
0ivQxv8F0rTJHDdPUtk52WqR9lCnxB6G8PBXZ/PKQ5mavnSamfzFD5Tam9dQZNvC721qwqcN71oZ
FztW5Q1OZlJ+5+E/7e7Qgb970zTUmb7HCKN1sHqeM8bL6TkL4alUr1TqCsMT2quGXJ9ay3HuHu9l
eifmKKxRxOjS206lZEmG66iZgTbApxVEjDgtBD2f13yVz1aQvuyxU+DTBNsJ3foBpCJav6i7FYfb
BuOrryhJcj6PoQ9C0nUIxaW3phcnP0HmzQXIzsWcw6/KuA0gCEgiTj49Y97YO8CYbUzIjDCI/ck2
onfFeaBoNhWXIsVvOO9+XMW85AWfZPzofhlRfYw2+EaHHqpe+LGWR1Qh4JPkshvgWT59a8CiMo+N
KqrqS6q8rDVPPBWgY4EYVyvf5S9f0Csc9MBDKvYHzv4QO/WHyT+Irclq6cBHTd+cNqTlSdlC/OhV
UdKBSaA8Fg1zHzYHJk5iZMuqm/8F1Qy7tICI86HJqklfLK2yN3L/Z03JNFclqc6n8Mm72+gV8trb
MRKDdyt5gwpN8aTj33dtsOJBBKxUUphgcx6gMICSRJjqWQ2WbVQl5gpNVVeVr1JNg73HPOL4IoSb
ZJIHw0VBnMu+9dWZalK37OhL/n1GAaJfpS2jU3dkYqZ4gaHONIV+7bVrGeUkWBNHlD/btIT/Esny
S7ZwKgqQS4Az/nhaYP2EaUV29zlQO+7n45mMvoRRRc7RqH0VCmcHGmn7XjvcEKasSs0CMeReCzFp
TBNDIjKvL9ZFXiqgYow1Paa1/GY2FaoEgnHV1lAdy2NOmLpLOF4c+43jmt6Lo/X+pYirTcta6/4Z
peqVTEctIBkczAGp0ana8APQ2UCXC8sLP2GB8+SM3DyqxzIfDC3WaOrldoLSrl6a88tX+uawSLCN
ZGYs7R6kRQCSkm5x9fNXthzFybsW3xf8gtABWn61v4bzbMPbF/hHp0sBW7mLesQz+Fkyij80eAr+
SzieINTAXHv4xSNUa/nfQ9Mjla/gJeKZTOuKRheL55fvvNZtxW/s1Q+Sx/HsjhCnxqf3VheSHDHY
iLYq4hsF+jaMn2pN+NVNJXuEBIrp1p88etMnLx7wMeEKFD+983zdZhlbulplsJr58wL4vLZaVvh/
akReRL/YLtKXz33h6Xvb9mvy3mtoE+a81ecFFjNEd1SaH7Azwt9w60lSwYqBCDeg6V5yYn1pCbwR
66Gmf12HtIABH9lipTugmAf6EQAbw2OBMfCWn8kze9jukL/dGnNo0Q2YFhhTJiEfi6AUTz3pEF/5
O2PhPAHx511LmLhYCtCPey3oBHN0gg5I3c9K1wquXPifCjmsjeo++fblWO5dXWG2pdhKxikXR0Rs
a3FQlQYl5wiMnHhLwy4SOq6RIP7Of8BSf39TfXIVc6mmGrQKAYjaX5tqyTZofFbdT/SSmmNTsYp6
graOHnP6Mn/HWB5aQBXGMDrDmfbgy8shxhSrio5AWHDO3BAT56qC6hoDQ0b4En+GErPOfmPLJ0pw
MnKZmkgsnVUPsH5L8eCBVIHEEY9CYnXTWcJmTOBZXfohg99sGgErMI/YdKaA2CpJfzJ3E3/4lc6z
2GuT2x5fAokXxuah8RvBCnFbfG2BCq9xhRbu6pRbs5H7jRWCAmYK0oOq3b/zcrZh2H8eqAOym0WK
87oho/udPvEmPKgwQp0I3JrCNqFGpEHE6rBkYYlUBz3T367b6cov4fqfRIjY+I+QDUt+7bdxWjxh
IhwYEja0iwLIi+i0OuH6steWewdOrN1XmF1Wa0UJPmXukT3zPf/FeYrOqtNr6kwRLxfwpKjsHV5M
UbHv4m1WYqrB+tg7P4wrhTKhRGEOrVgMj3n9kU8PxaCi4CkkvwB7L/JesvJ/dd37z/0+GvRrmQxY
wLMdlZAM3s2lgt9BYjmhzI6pZThoq0SQNhcMQ4XwgHiTA/1tiWihHG5U2L8b8UiFHnDTC4dL0pMO
XRvrK5j/tMY4QO8e4fWRSza1FfhIjSimHMQduTssRZLv12rMjLkuTOeZ4kU4AhUGnopBKBMsBlkS
hj5I4UtDlOl081DCiHoLnpnqgnd4kAg2dMNqPR7EzzC2dVt+RwIxV9ItPI/U7cQ+NCwC4JQy0p20
Fh67ihmEWLibleSrp9xcKxbN7v+EyxgyeIe80ov15TuAhPoF68V87WoPoVlfWbDHUSy1M1tGfOSP
y0df2ng1+eiJaKJk+ugc1Bv1UTIb05HSvBoaS4Ghe8c4JFylSeWq7KHbIqLKZ1JbnYD1S+Zc2nLp
jj5fXKPBkVGqk+8yX2FEZhSo1uCrHMF9KbdrQ3spy7ecaTUz5O5+ju4zKIFfoF1xGgdKWaHM7N52
3A/vfJJYKsrS/7QmfaBIo9FbLIxfmDj7rLNvOTHkAvU+5r31QJJ2j8wjleJChZzf/eeMM3V5MA9X
WpMLuhrs5HvuCrQCwIr7aJHvPsCNIzwXO7bKxGizVSvSrXvDW2faO1Y9AlSy74dUD74dAgICNGfe
ENAzdvtqp1AHLLLhGUn6yPFUC9Obu+UdSLFRqcFUfdzBoUNib+H6xhAVoSdVKfVDszelyTAQLEBm
nOOFRj6ldA4je1ard1uS6wuZWuJVDzgNKi0OPHMala4ytukaPep/3XrFw3zLgr1DziCJDBzeFMvY
cH7Ua0JZ92qAj5ZOHjCLaLvqbczf5N1GYEkpU3kIalCjwIPki9K3XQs2RXiPKVygddrLkD+eZc2K
7qfJ46usLqTVSW1nRDoY+KXC1YiKJAKSWu5hXcmdE8MYHu9sOQ8Ge7ACxgi+jZfhM95Ic52PTcgQ
F+N6CnQfBhVHwW/ctvOXdJSapDONezm+5IUzs2GRSzhW+UBst+d+3R1gmT72qd+m2mxAwLj1LV0e
JXDDbxevjNggU7cJAM29AtvoRgOR6/Y2oxQUI/kWbxlwW1Xphkbv6EcC2IXL7DGjY/9+GpyzaQ5V
+y0JUzBqubhWWRJb/5qJ4nBbmaG22b3CgCqHgRryYRXxQ+jQFau9ZC6saAfUje6+E0R3pzc8Sizl
zJtzE8GI+fMNiaijLPLNTu5FVEBFZoG+YTTq9nhyDvCygsbxiewtFjA6Ym1pA35C/iwBxLJuHAjq
cdE55IGHPXt/7ys9OvCfksZ4dsEnZ6oYai7GvcOxxuytUhYys9MIe0kIDJgutwAQxgnRx395AypV
C/HIwjOPkOScpqLHYqNOdA/9IiQD6kYe8KixM3sWRdRFA2IhCH5CzTmeqJpVqL7mIQqL7hRb6M/V
Lw8jqYX/jw03yIIJrjCj6uPNnzxKSqLGBYtMt9arVKrl2r7fW92J2ZwPKJvIdxKarqbufcf16Lmn
1afLrh27KzuZhoiT99F2yKiJIZLMQiWQrJYAsvIjX+RLDwQmqViA2RrypoLXIuhvnN51wEVz6ZIS
bN6U75fPBWFtW00sd0Nd6Dab7E0wjK8cBRCBqFYUUwv3kMrROfujKOxI09w0sDdKZ65/tSOdKfB+
5nPFYJu1S+Q24NIEmEZIIOopu5ofb/mdlT0hHU2HWITWHowaoRNhr2daZclas+f3leR74l+V5Vqu
gZtNbkFK1xq0KFpa1c1iwyTrYidBQ7miO2cD+JoGosDyMBLu2CaCPBqsv4qJ3VrrltE/J6IViWb/
+qaia7ZVdh0TDr27KyWc8a1T3Deh+wB+6mX4Sbsxt0fhKPbMKg4AIUIGujn1M6kx/ozO6oL2h3jL
73aiQ5XGE+8MLUZ1+jHMMBO947EY/+u/eSiMNHdQG8SvjdzcmfdiGih98gWEUdOXTwy0aHlA52cu
GiuaHq29h6+gFo1jTU3+LobQgJQK8u1hc3jiAkUolPL05MDTU93Z1Fgwb8p8LXiLVMLP1Zz8ky72
uMvtVorb9bT+PMG8VObe1gM4JJQkxSLd7rozZyqfKX3287+0aw6KfkX5b39H0GBMTn4u0XnkM7qY
/7j5Ij1t2o8MTRVRnwuLTsyMRtzYuG0yT3LR0VJyxPjd/ZtQuW6k0ZI08hLJB7sOMen3KsWagsNi
DJEZIt7NAkhQAvx3tHinZ9dmTLhOflB2BujXUUOftTAaLURWcR22zN0EU02qvtRTDH77gQViToQ5
yePkYuVVdtzRcCsxLdazKLO2VdHtYtKIv5K+vT05XJE0TecaoLiE3pDF5OKCyg0iSd51cKWdGzqs
DZH9mqyaJU5ZfAhyps3V3pu86olmh0/YdZSIxbCpuVZlmj8f9SOuCA6C1/pzhmxYtrhUwm1fuRG9
TR+js8Sk8KFJX7YE2yOLKQzSOa5ucO2lbZ/62YzbV5r1lMTebCGMIXuNsnhVC/Aiq/8CNxxZkSia
51Q41kgl74cPtkMkm15VB5iJYf3cUcreryQ+T854iCjf5SxkgBW9gF+g3RZqy043a037P1Lkdckt
2FJbF26tEdsS+72T9uoGnStbTNv6ctPGUMqnZz5WI+kdE3/SYJ8Sm/xVaua0QGfSHswy+6NlS8GF
1KOE8MjDdSuk0bWUKfCyF0VME5iResb3yYlm66TNXb+WL1mp8oKoYRO6lV7AP/AjRuhwtUZI4GA7
PEng1hDD/BSCY/k8ACVBWDiBCcr2b5S/oTXTit6tMFt3g/dRvFcSTPsJ3x5a3HaBgd8/DudIERY1
E81nnFvBDqA8iZ0DTuI+HAP2p9+00peEOUHbThyjn90IujQsJtAHjHYRg6++9lBu+X800tCcHDw6
2RYnAZJHkfnejZGw6psz6edb7DgLWwPN3WlU4+51JDYMQ1+FNPciyVuUcEdhkojd7Ux1oNw2FA5v
3yQZwQkaDwHDq/mOhadDph1MIDuTV1leABfxBrYdomYdPat5ZYdj5rUkIbq1u/jbFzP4mjh59YdU
0qlzIwx75FXDxab08A6uHdhrk53afk06M7iSWOaqkCMYIV+0rR6qZNsNw0jIzzdMFhoAcyd5e1IG
15yHXueSW7OdwW7BBLFLMDOp50uNILlvjTC/JV/crBeR0fZU5JcPwLwKnftdqyNLWLb1YWf+azGU
BUeav7cwF/aQphWDsX/mES34ithQ75A+vh129vjElWJfEhjAzgkaVMXrEHFPTdPrmlcCNmBUFa7l
VeAmUV70gVQ+HnRTAhSeAr/kyr+vKmF5qoYb6zrV/Y50rAZOgclFPrZBUZaNGwCtJCmEzjQLQXel
lmE9mRy2GiLZmSYMZu5Hq1n1qQquRo07mwj71iBIdgHq2Vd4YDCd7Q6tQOoY1fRjBnMPPhCgfM0J
zukZd4lUw66GxuK/g6manyEVxYDRTTKBV7HaCKYFn8p1ObyOXI4g2kJoqSpMfUOligezhHtsb/cJ
w5ajYjTfbQRTZwT/ETT1GZtd0TOpV7qLgZmeqsj+Tw/frjfu0hraagGtKXL1GsUneBDZZb7hGgJs
BNenO3ig+a9Xjdj56f6iQvmp9PCg5QrelVNO8k8YFPMvEJGetjPKo9yLkbdq9nKEhbe4lkWP44Vb
MY5ri5cv0e4yIySRClFOG0pPqfX4R+lEAyvHjMA8QuKNh8LFg1fnYNFgaUDJGOXE8M5+Pbg5h247
Xk4hgCUojeEF4b0WE076U5Sw6IpBpuCF1D92BYV26nFWXl/bYFZAKapPzQBemVMCtzY6Hh+F63zA
LGyl8XXYSKWr0peEPpVBy+p1/1FCawUAhecAUn953t+hjUyWgICQVDvuJCWJpeCfGVrfzpcPS8Nx
KdHN9chR3id0E5O7GiQpbjotWb8qTnGPSLAK8mhoLcMbiqZYkj1O8XhB80HmtE15xAJBDDS+nOBA
Ht4VBZMHTviABcr6pR9t2WiDS7X/lMgmC1Rtl2ypY3WfX9fub9ISID4ruYr95cdw++Wv1VE+B8mJ
738gEOs701UFwsEBVGvwhZRKocEYJWdwCj6uTcKi52VwX5fnTC40P1JhaUMWO69l/8NuVLedRtD7
yz5LU4vvWq7HDC12bAB46uhYH+xA1HOqZpnFrk1PiqddNo8pjvYrDTCxiNXLPeWykpsprq0aDJST
4RLluwt8/peVAPvO07FL331H9TydS7e00RIVwruTbpDciFgdU+X+Z/N1g5VHvvp+lw5CXur7OhM8
vGoOmalug3rms6ruK1OwAtDIrv3kTFY/A/8N7yHIRMJsIwjd+Bav/xAVYsdrI4peQfnSv2sUoahK
d7Jse+49lfNYeKRo7E55yjEO4l8+Z5ooFJBYeq83hvIMJRX3HCIGfwOh+yHlHOAdIz5KChOhYWLq
UYR6avh+XvogmEMW5fFR0VL0VXaTWBeiSSKicX5MXd7LglHuKdFbtvgWqg5zqjwEp5cI2RIktuwN
tTYb6ESo0XFv9aZZftGo6bv8eYfnOw68HdOJlQ0i+tizdznCdJWhHI6drGb7iinc6PCk3sAQrdCc
fDgjB5fNCO8mHhWEINy5tq0q2DT1ruwTxM/G7E0O0dsZZt0mtWGUBmm1aMxvmo6WVUyPbkc69Me+
WiOq0/U7IHbmcDhX8w5RMgccrsMWom+Fdnwte22kTrB1XoCVS1RSuxjupv1PlYPz7nt2Q0kgHjAf
v6a4lP7/OBpo02rf7UgqydYmj42eVkPR1urf3EWiGNcxFfJLKOe5wIUu87/SRjhJr9+QPQ1K9myl
uc5ehAPniE5/PP5Bf0NFQpRQBCzOv7/1ZoSkDj3xuGXFdoff4Hll4LBbwa5iJqBSkyDQujAbyzS1
zEt5k9mS6YdnkvO00OCjN9pgbDDrh013zWO/RVPQanF7uvi0lMc38+KaMh12oh0tLud7qT3YejXP
D/RpH/idCUVU/P2XF0z1qdVw3wn2uEUt9e7juw3Jezw/ex7iUrOlzACxt8BX4ZJZT8Aef+YUEzZr
hkmyrG2KLrjgaDxDvzs0e0Ao89QaLAJQvBXTjChOLa4z2N+2yrzRf9FHAGlI6m8a8THfrYqGJPIE
oXrcKWbUhUQGN73x+HqaDLN9ZMJXSxi24tPrPw3+5+yvF2IUF2upaS5WKhQRG9G2ddRsrukbGriD
gDgqGWbV3+sqFFcFK0YWFFPhMcihheo7H7kS1YZhDWKlPgf3aUEXvpOkomia5QQ4lrnh8PJa6Vnr
2czbSNDCAjV84jKYyUWwyeTzWIRDdO3ir8/Sf5XXuiqcF0vT+5wea090XvL4NDi9nrOlqpXgHtIE
3cWSoifJ+cJqZ9CHtzaMiQGRaES5GkxEC5VKCrUtaoTZm7Wn5agRnnW9ciSZDODyJhScIPvxE4zL
DAZgw2TUZMxqHKKjBvlMSo58hxvVY8LycBRl4fkHkkhOcMxtBdajtE0qRTO2Zr+p/uN9v31xtyQe
3Qp4i1PBLrlUEQvuzWZ8nXcqYRM6VSoXBn8703vezBGw1hZZWwwku9ol+Q2k5KmynPHa5rAioB5W
2JFDivYdtYEnbeuT3qL+11n6rE+7uEM/4kbdfONpPSk3KfsoeLUdoFqbXnbcdL1BaZfW/fxaO63U
U82tkuR4blDYTP3vxLAVQG7N4TQ0HFb69YFPjETZ59BIqjbFflwYxWVZQJ5+I9jsi9oLN1xWxp5x
Od3mwieBybHAKSCXXD2rQU8I03aI8y0iCEbw3FOTVHPmYw95wI3gqu5m3OzjGCoEh53nDE5d/5rn
sZB4z7AZcVAXLhkrqIDmIqwovqzBjV2Xhw5+O2Okg5n8T8FbHVItKG30++ACz0g/YVN7hKHJJvmh
ljfXs5/6k5h6SRTavoAfFHcuRigATwWqTGohrUyxOnmEieKgUSTTa71hfJzFOy6Q7IoqP5slOyIh
5XPjrAxyDiAYxTuPUPeM/EDFAs/Axf5XRDE/t0WtoK9fUZoTuj3iKJ+se7pYDPkTdLdNEul88uLZ
qy9saacFvfYuRnxFWT3Czu1NvlsHdIvnY47fg5SFAlowlMaAxSQRBbE3Cmj3n3OstDjbQ8h0W1k/
wcoOMNMLP5Uu2vWp6EaimIky9vxFN73m4dujKrHikykGd/On4vfIcaIac3HTq50MfZAmkz9L0Bt4
wd3lONLTA5ZVCQk/iQoM9T34T+TlwJANNwXU11XfjHvxj02gxVkAjcKR3OSdZYytWna/g3NPpBao
GzUJemAKqCax9RzFX7/kpHcI5GrY2IkOpmg7qGHy7FljPOcAP/8+WwJ5+BoKiuaJW0NGS0dtDDzG
8dJtBYUxCsgkuEX9riC+TeOUawL3ZVScZJr/764+kSrI7O7julbKt20TYaEGmO8DhrTYYtJh2J3V
xu4/wSppzEAAgh2s8WVO2vbcMEUXMPnZMXc+L5Ld1Yjj83yeuwbRUO61G+/L4zs9++TI5kzbf15y
oqvbv0FmVqYWh33L/teAH7iM/LJx6m+MBYs7fYbi6IzrlLCfzkIsQJWNk2eLYcFSrNWNZ36iip7y
EP6UY3qQvapPhIbjjcWU/cciMe9okXv4BPX1tPDGan76DRFCWAmDILxJrzsfxDcggb1jCH35RUER
juvc8NQ78coUfWl5bTAH2V+gt7RBEUuicu0spwzuCr9kALUxIrT05ZObOuD0PL9aTHQXDpMVHy8w
k21ViiNOl8+nXBv1ezpcUiKcIKSjBe0bKaYQ2KWCpwHu2R6tkn8+2RdoJkDqzMjeybolM8Z13jFY
XIZO11I64ryo9FxdC+elGYr3062HqvCk8Rmi2Nvd7f64zcQL6sDcaJxH1QDlLFJVNF7/NiYNa2Zj
FF60iqMt/a6XbkWulqKwzGeecAI37lwVYesB5gym52AvkSfJMi+DJKv/nVnc+F/h/njyBp488si9
9F48Zyod0GIX/RpVJqzc8iPzbNcZtw9/2emZIRdKNgdtW2DZDDq4t2rJwvvNF8Eglfu6en0/HF1B
2CQuCV2VZbKdueu8KURgPcMgEXB9LRIxqsl/uLUx4yabvVWPLj4hSBYvJYau1LFoFKcuH3Q6n/m+
Dvk/8fKH1QHvTLRshuVH2joHlJZLnkosEcuyq9zhxrxeB4KaYmhkPVMGiT0l8w4fsvVa1/NS+BAi
qCMaZrfDpcsfah5mJ5wD04CG3C4DBhJer2aSbkHTlJl5WFVoW8f5HopPFS4QMBBCRdq/mas95nsM
VBIYLMer08V/jq9V/pgANFxvrimVBxOaYnngCtYnFhezr0dxZSYE1GEvs3lNGKVzz8qXpdHcJWN+
OceddOCabRoltHL99dl5HJzKfkDIIJb3Hila5RNVE8MA9aucit67vVMJmOfX4lDcJoGRL3KZKifh
bolq2tXrrv0v5QIPQBL7yfx+a/6K4sX+vR6/dSHHjFpP7PbrryjJ+f9SMPB9Z52beVOPMSOpgcNY
OgAg05EmK5h8e787z2I/TjRknsc84McpMq2Y3LcwWfJbWSCwKSZ9Hr0N9k2xqJI4wbt8A9DhB58G
ir97e6OVeOv5is9F0jvPbEUd9OYNq7MtWjUec/ewBohjzbqctDjHi+S9ziT19ojStY0YdfbIRu0S
2m1f+/cTIBxarm/5bvgzbBpe2tX4BZhTP9X2r0kU3E3UE1UuQH5DnDGIr7G9qvmIWVZx3uXjsFAK
vU5cz+fMl7QnFl21bzkJ+XybTp3tKSWybsF8umE/Fc4Pjzj3Kox2zFmLf2KaO+ZOiAAFASxh4ryj
nfKLL5P3cbsdZacH65M3bzqujABx1sp8IELXj/gxIPFi/PRQ/IR7yO3HuXqUI66X6hyGuhUjmVDe
uVJZgm0g3vVAZNlRi5LZ789wRpOkG5EFezPTVK3OiarLDGKai/6sjkUps8Qo2Y4EwviRDWAmBNmX
OPRP2SuYseZz+ZPlsJzdCKtNJolMvFxHLN/9LnnaZHQnphQDGztKFDbs2Y9JBGvh86ELWMEMf7gU
hlu3C9ZXa5fH3SfsDUgmCvhORG73NRSF0897fH2e5DxdXQbxFxSknJDvj/AEt4TOjNHcNxbEs7h+
NYc572dWeOosl8ZTf+GTTi8v658978+ZjDzWtXw85XqVogokUgwhC/P5eh95hgRnR5lYdbvthHto
hRclC2+RwQ25th63SxVMadvmyIYk/ZC+JRSEFB0M0aKkxRD9lF5+IQZBoyxCgkCL12oq2zrF9HFo
JQyPGZa2NOj+mtexUokcG+Z14vBUo6N/UzeftoPFxE+1dYwp4hayJ82muYjYRdfvXMyoc1OmjLwr
VCpmeCKQgh0NtcPDtEtJTIB3nYdNUHo9je53q0Ywo+dax8G6tv7tKstYdLdpRD3Kt9nKQ+F3MbIt
Bb58BMiotmiuipgKqQX8jkyVUDzTP+9jseS9vW5DwC8SHF34OJGD6JYE/xEYQnLwh89aonVlV5MD
xdJ3H00nA394G87KOaQH/KfjVyiPmajoTFAfg7JzuwJ9moAVqZscbdlAe7lQ+IScFsGDMH6goMbj
Z1G3Oz4YisMjdX0A7GdlaGfJqzQVzFwhIdXPHRI75YhF0hHgIbStFYIEJC3NjZFY0sYjp4SxKbHx
NC8tDRWIITSISWlvT+dkEESAVTSMrCfNIX044vyGnN0c9q2Pv8hcnMGkRrbMHvnV4SkVU+L71vmh
AzeckzEfttwyakp9QD3ji+87p3a3kYDGKamfQ91UtAj5TNdiB3NJoy+QPZo1NaT/p/IrkfxmLlGk
B3Ob5yUvWcUlrUTsD7W4lyNgvLrIJboHaVWh1lE8P7teVZYpKvj1XTw6VPKrrerl1iQE2CWJu/tf
dvl6jrLtbGBpcmI3lg23gzQlIyOXZPXQJXUpAe8BzlZzuvl4BmHgQy0hbKMNOJc6JaPkHMasXuic
7DYBB9kdOYa+M9tfXEHrtlVzPs0VShoK49P9jRi+vWF8ooN2ZnNsCkpE+8c9p0wRABwP0UdQanUV
FhYhMPTtpeez0pnf5FV0ICsbCcfdOB1VGegZ2kt2WO3d7JyfyOhns9JgRZbKxubHqYvNQUkaiuYg
HDvC4Wc2zQUOunSqM5e6yw0cPxolkeatLutCqeOHeGAicdoyUkPVc3lCwi/XPT4VR+xm6wTEgS2J
WA9O4siP0+ygcHXAzcBLmll4NATLJbYnRkni4P9Howtg7m6gwFi3r3ht6SOj5tdXZjeb8bIK4bjQ
3D4Qr+B588h81ChE16CCw+PZbqZCE9/3AcQQI+i41lB4o9MXHcuWUqWMQqJRVnCzwoRZ09/AIWGa
Oe/zW5SrM/YWZ2wSe7pzlB0hY1+gqcYcTjIcRZcmx2JTbjWw2VBmjeAXsbBDpDnyih3fJhBJCOkb
SiyQewU07ys6YkfaKVDX4RNWgN83u58Hlu9ibIqUzVhWVSKEgRlTcBHw2hPYu16poY1ufH2w4za+
mtMGAeEcSlP/u6NZGArZNZD74oZn3Ij9ngWuPnMxF08ociu6UoJ2PFZPgtbE262JiSLVTbqG0YIx
/mxf1dYofMbX5QZPpkTnaIr4kdfvjNbTRBovQGfgQOvQgbkckNQOSxJ7obC2sK/WhFMsoOl5IyHX
N9xEIQ6Q0Y4EmBX7XTb46HTqA4IHD4B/VezFhbDCeQhmziegvaToDC2vFPQGFI8Em3fBqcb5QiyM
0uHlMIK9FeT2A7i7JpA1p/lsqy4L6vqK0zlhUL/WZP5U9o+Pz3Vkt9eoSbrS875lwLadzEhockfB
04fN3/3sRwfhWKY3UfR865KYuTzSUcb3sOpFOhfXNnAdMgJ3jDlekoH78/5eO3T7l0LN4uur7PJu
D/Kd28yyfeyQ5Qb21WoFmt42/2+pxwZ5o9h9TXEZeclg6C196pNnZbwhn0ZgKfVSR4Am9b+56lzd
4wTWJU9W2wlaFkS28QPVMNq/CrMjKawRIa+c/dBE9rueL7CLPaf/KUYK86J4+tFO8SA0jJ/fzvDA
pj1Mw5mokdNzKSjmiNQVJNTli6REXu9UIxK8Pt/ohE4BQlB6fsDpQGd1WmUAZg8SL3UawaDx/yw8
X8xpF6e1CPbq2PXjr3nu8iSm6i87mNBrJnIYtnHnXVj/BVVuI7+odTCU3DqolU7O9V0bhOF5ihSg
ZFTIn0UZXpmagRRk+rF/CyjYQrL4/YS/PoSzUUP+yyq/Nbnz5R1ZmUHFNGDrQUuQ/B5CWv9AX0AN
paGfN4lwsjMQhY4U8hRLII2xvEQk8UHPHrt3QSe0RhqKzcyVATD0tObibTU6mS48YjaloFvLUE4o
F3qO3SbhYN/sqnQV91oltnexFGVDh2B30I2xn5yw+jyOAMb4jH5/hjm/TuYWBQQ/OY+VN8b8UNvs
VxpFHf8X208gS0iC+513buMXZeqK1HNZerbmanQ2EUg11u26JN8VEGiR8+XX2IMCi+1gzsztekBG
u9cFu3uosOq59c6TW/00R3w3uYDL52Sim/1EIguDW+1FLkwtgkRZ0MMw0r6ovRmeWOaW4yXeG4Cn
Dq24qzBW1q4vIypukAQtdDHSvE8MkKeQFnqKzqWef/mnp6vl7PsUsc5WEkLxVtvlOUEw5m6Rcz9s
OvHB5ukAJVaMA7FWVcjm1rQvC+w/MdtG2PMk4cw9RemwXALaug3O9x77mRkJ8kWz5ILxwNoc1BaS
6ue/0FsbC++hzTgR98jN7zbXP+nqtFIK0/v9YZ6lYhkYekrXC67+QQoYSXW5FmaA4vBaEID1GkC6
hIyrARQ/qEJmLPglKCzP3DDxep66jqONhmDBWrzfEezTm4BEpsS/wTFhe+VzK40r3lCuGH9MRJe1
6vM0lWRCP8xVZIj3KZGnOIRxnsoQnph4Z8cQTSWTzhGvccGHbmmP7wyhiWT2NTFsNwOwoH+/tv15
lBrOiagzMZjVecIVtGqvJ/Rzss/tyYl+wpok+MR0wn/nAssgVc3Hwwqs61MuKPvZfvxMQb+XLdUG
EZRvp3nS/OLh1WyG/vj0D8dUwLmX/1AwGiSNlj9+C5NvtcbXIWmxv+3RaPtKAxXoG9w/3A2pjVpg
rGbSpDx4+PrSNO51tG7QsP9tR8ia8tZZxABy5tZ6XszrUfyOkvPBQ7/JBqFAVc++ywWYVJagFtiP
lEnS6wt7gIqAMbyVhZhkP/lLbIlPrLIR1/9/2To+NFN88mqYMyOK6b7ZCkMTbWXko0V96vpN1HRL
6b9pnuadmUursNAJv/c61q/BI0ZRAgPE1ZLr/jmei1LM1wRtBhl52j0ffmsmCx7HNcFqCwv+dQah
Rd4QzCMhq34DToFVleiq7Sa0nFCCYkW32aQADdjCjRRz5WsKd1P31uCWElqpgp6WrvUohtgQxzCg
gM8ZlTlve0Hae7EBF5in+FI7Qkf8lLq/cEzVBDMPTJMykdCILksQZK22ZHCxlSHz5orcrRsdf884
E8CbfwEX07Z6l1BfKDiWZPy3lhgHpq+zl9FpLI9SM8tqyePuJRZLIGl/Ffr7HJXLiooED8I1UQpd
Y9k1wRUYGZjGOhSpiEQdB0LcyoMiUxqB3JWYi8vD2Iu6p6zaGZ3oLDsftOoZXliwE4PIO1CglGcm
HGrftD+59REyKlXcUtw/MVtZrzfBIDtSE/13ttBWhD/kuK+0C6C+XoQtR2DmRwf0Rw1lNmp+ui6z
cQR9u+pn6GD0OjwgJKq+r849zH3l5V1RlIAXj2Wfh8rB+tQrnxpvFhWrUMQUo0QfcYJYZTuJcmnZ
a5fthl4S6qJKo6z0Lyk66qUecQu/KTw9+CPxeYAyEVHZrskJq/yUby75r5+hBjKvS8ZqaQ2zJ84W
PzuuGSU9AVVVedNRbul50+EszyNyOYLpYGS6MdFZthTQ3N+YUngwsgsH1CxZjZbkVGLDX0CXX2GI
2wsS+DJR6yFCPXfi1nq5pM4HmbtL0OeAr347mzgalcpOlAi9xs6/kotDDkXnf/cS7XrxQrkMdqeM
rhDbluv8suiaFqfW/iwqAEAWaUyxZ0QU8xKoE59HaMNZvY+ElRNAnXFFxCzZoeQtZGevWJFwiRki
4hKDyGfaMAIfRLWOHbfX/4lDKq6SL9od8AUMYv8NeMsjgrdK4WG4Fk1B/bJMQTsPoSEs0tSsij1F
3/cXd8JKKLMUcfMJTw11dtgvScPiPIzb8LJvo206lz70u+d3c9MMXWtziHJVmWJPl1h9mzhC5h2d
LPxNWrLfeLJaHWGuoDn2ZGBnrffu1Cl1iz1lZHVcUH07tckq85VAT4Hl/cJDZs0GiM7zHaYbrrYM
KlAlLkmzDVehS0M9x0DtITplKXVttpm2wuBp5qOhB0T01alE/inKb6J4WWQsimuDeBLdiQsKw9Zu
EuAzdrjSF3M/B5tmVVNgsgepmaVNCIv6c1ND05N1wFvrUJi2exObY2Mhf2N0WpXp2RQqZ9HR4o3o
mFT+PV2zL/2h4G5fekUzF7JQ6a5XjJqAAla1uhKv+ifvDG7EqvKFvebtZpWRHxFSBT1io7tKnLrD
nuIVAbDjxH5eDuuEJ7+N/FTP52ACv3yH+Q4f8lrhi8D0gGG5YFE22sz3NLPtfyox0xRf8MUqGHky
BKTu+WsoLdRK2WFJJHzJenzMgzAg0XCb//XxbIQZC4O/1TJVRlhdfPX12EuCPoAMQiaEWWTUUPEw
42vWxyqYUpE7yDQ5mE+mc4VMfqUMjdoWqB6Y8gKBiRzHIi5Mym/sg+l0nTiLWzlAnvBhMDPnk0ej
aA6/f2ZozAE+4WoaPSCnSDhY1nGReaptKcy7I+JWY3tFNep3gjPqWCJZtZQWsYxy2sEtM/7RAd+8
E0YthrfNfvuyKfRvv3oMg0i+geKaJh2WzZ8YS1ENO39nAUShwP8Hifj0RCFuCD4rVLleLJO48zrw
026loafJcqot+hOv6HLsuKWWHuiU9R0r/UYQYKrSEgZhtDcbpSrKvcMh8Rxlqk26tAH7D0iC41jQ
xBOfHo8OuIuu4XnmEPv5+7Ij/IgNhioY/wWI/4gtSPpn/d4kgaySdD70lqHO26M+vWXc5Uw9EYdo
hwVKwnQOei12aumyZuLF8LoyXeBdK0DIXPw8oU+GU0kWqYP/nuZh5X4zlwJkSIUCixTOlBeOYY9K
lp/DzwsAs8h3Or2eHPD9D32BwbeMujLE6pER5M113P78DYAbdZGvDEj7gGymG9crsHqgJvZs7NBB
O50rBe3bczt+Xlyt6CtvXqx7bsAUlYxhs124GpARtcIi3vUh/YD6rfdGGlSKnwwpC/RGLjIhF3o4
8CIQueTyu4cjXDj6DIBjsM1J7Vo6GJ/0C/ZpeKm11MsNI+bWb0XdrhhwU3ZoUqKg5sMyWoxY5d1l
dmXBRgUDdnHyeqc5atekcHLxvFAkUXKAkxkipugXbkdeqCyRWypQ+IvVc09T10NGffE80XBxh0PA
vq+wla2/DULFrphMhN52MFxLep/ON5/tNiI2/hSriU/IZW6shp5izoATouZqXTsU2RDcgC+Z90j3
W3SqsRPQPy87L8ytliqxbWPvRzBWGAxOcF1wVT2Jo9PsnxApIjJq9Mf9Pbf+WMerp0L9t9e/GXOS
B1q1pjgAWcE3wIkfLhIl8mfQu6cyd/hBO7Uak2Rac6W/5qe+WvjQy/4ZOWrFPIp3QEaFyP6mU0Km
5YIwLCv0eR5Gx9k1AraePjdM3eqctGWo621naafMdM6T0yQ40iGbbfj+CgxhOOAyz+5BQSIJItAe
jbm/f9YgGhp+oejsxKhgz5B0WjwmULr648Bhbcr/zK94FWOllsUARSxcWNPLvemIODOjIth/14gK
EUrdx0Yz7zp6rb9FSlA0M7dm5Yy7oaEDQCOLkO+wr0p6dae+hXNaNZc6Cr7GThJiE1CCBHALrzGz
s4m340m55trC6q/EEN4VaBjJkUD3KMnUtIR+jN8uKyIyVRLe6bAQ1z9kSnodFzyZ+plhfnCNRRog
ASwnLx18ToCkQlQNUOId1ABbr5zvykJx6W+lswFLel78BhdXMm25aYVEbwL7Yl5vZ5PLJeB7OQYD
4Sso/JI6GpfScfr2iu+x7pieSRwDoo8OlzFY7H+m3nDwQ3AlWoM4XKirIzmLWkNfBaFreNdBQajH
Prwu0w1Wh8gwIhboaMm/MCGLzZw0ooXJjOGcygxWkGHIPSyDn0vybZvBIMtWVJ8Zd+P2uJKYyRjC
1IcpaQRox7nNGwl0eQvG3df2fdkt/lgy5C/P9PSZ3JJbfea3db1TNloYNnuUAZqy92AhvRVT+Arx
bbYZNVUGLFeQjfCnidT4zAeLq6HdtEWHNfm7QlEGb5+9GfiunShBLus5vzBVJ+0ZB1URgM9VgzwW
Va31mGHCGuDE+YFMwBA9tpV1OerT/s8rKMfMqLAnlcUSox6I5E1Yb/dPZgOBbWiA2//dhdazq+v7
VVu6RUiD+k46ytEYAyQlKOzcvKAaqtk7iq5shjR9vbwn9cP56lnw1IPyhqIFxejYUrvIYG0npqbl
bZZJdOBhN1kxVhpjIKE7QdNQFertvYmQKMk8NKMzQAoMohX8QmC9Dw7yUsojgf5VOdwqxwswMDp7
rCfeuR0/qinafVk9vzFemk7Y/r/9Qws/SIGCyELTQQe3IYpYJPRdkkKIGJR4Sl+lNAZWPi1qk94f
K4+0a02zG24nGBQ2N5arqX7uT+T2UbnGeEE391HLDuaMLXKGfQVb2USsrNk9I6R2nM0hlYuk7/Rc
qYzXkWOHwYvZOCqVftHtul5Q3w7VcDGWOlFf7LR/wtY+yY2tKIVP+eejMfriFKTY3jtWFGxc3YPk
b1InLU13NfzJpcCDFqc8zbcWHngVyCCwq9wwc/qVlSjBg3pmchtyQd77VGgZ8WwQWuyzsA3BSz65
3mVCjSz6RQIe77M16Yxb7liZZKQabJzzCoVBpl0Phabhg+SUMSa7FyESkL+Civ8t3omhspaAnfeQ
7Cm6BXFLXVeiXj2aPkgSIYnlwocwP7Brutdoa+qzt9vHMH5sTofNWfp1GPcrtzEpInVwCuOAl+6b
Y9Maq5sqYvVFiAumA8nCY6x6Ff/UOVu7Ji903KBnWwW3t8ZYsrTv/qgYwPOtjRC3mkuuk6Fy2zEB
QAdPY3fwaS60XJNW8NKijiWtbG/3BfLvwRDV1Aa6vkHaR74wwQJ8dp7pHgXqcrvFUiUOcj1AHvpx
Y4+YktyRUekLuErpCM+SoXhptGPQV3hRirzvAQKb8aTys8GEguVBEW8YoxTs3PLqan4l4Rs8NBj0
pyV/c+vyrAZmKc3xrbZv/dbMeXS9fYtMvd2OpTUzeSIPvfrZvo2jg7w33+XsLt4lqEgKnuK4hIui
r/HUXbQgvZJ5rOTxsV6brzkHmpOCkX6j7R93OaNoxA5XgMAkbWeS1v14kzhh6NX9NnJZqiFQXPpL
V2gWEg6UWxQD6OcTymWgwBjIO9c8oaIxLHtm6rYKREhErxp302cr/V0HhcYOrcGiV7j2pmnS19mE
vCojMctqc0g0wiMFD1NaP371x3dPsPHFBwQB3LtfPSP3Gz2F+bPFShsG1cJJ2QWDi0Xxj+ECS62N
VrF1GB8da5RCoJH1SdTcQYPHPwrNsnYbkRHdbi8bxP43SBz+M5EIgo3ZkpxwZ54r5zTLOfjShXsH
KcFrd0xktGwyl/ApewUAL2KvTtksHMZVsoH7W9dfiSw680iNvarWxPDIKzuZBVZHQ79J8gYiaJdR
DkYDC/4bpWR9EKv2czE4RdzQt5jVCKfqxrTJR8yAJekCDeqJw+dc622lXoVXrfgAUEkjw9++o4sb
31d+tBPjEDfWr/mGcrMVHjdZGRwFuVQ4RQkqPWjZXbkPCL3QIf2VaViBeEEDzMz+R+B1FmSTKRzD
R/v8XxKXHmLHwHqBadGE0Dfv38OSBhdovbEdQaqBJ03I0zk6pCIax0IYczynHSc0Myhs1Ddf+X2B
0LS+sSrLkPowE9HOHELl7KvcCtiHZswoImAD0hEQHhaYbo2eqd41LrlE19LiU3t6ldWT0rwpFUZY
jLdeTvTcI5J7SHpoZ0RXo3ExY52KYGBYTzjyCr/LTZBHkVXTlUxK9hhcpjtYXQjbSnkq3XB46F8g
AB7djjnx0arzVOHDrsGJhVwwQ5vzgxu2fn2HAzHzOGzMOke+W+oC5NhD7zJHNdCuYjXN5v5l0hfw
KFjvFcnO9poeG+SFKTb8ksCfJZUkxNoaV45NyVW48zzxuShzDCqxEikIR/lo+mKVZcEZGvGj4rbo
/kXhnwoLZjcrofcdNM4kntQxTDGt+/4+CSx0sCfQwtBUxeQhJ++oEUPA/EKpZSW2fzLjsxwVSP4y
vHYBxOZTNBwffLb1J0gxENhfL4JzLvPII/o+iv7H+3kQwnTG77eEYjlAMwAI0ZVtfqh9LNaBiOQQ
YznbzwZ0/wVYy/2awAfHWNVw4CXLecFRLSM2SR8sgyw9LcXJZqD7r+KudeaQweBLWGSWXrVOgsOh
z1otqeeI8K0x98rxUVwIrED7ndKuqVt4gEAcalmMDTFHi3jdaS/VvD8gcfWNPQmGLD69VOafx5YE
U2Py+Ji6Em2/vLiokx62wUFsaxc6WqIft9KkTgGLs76gIaXKbaRE8G4sGIsasvEoYvHPYHMBNenc
CyLSljlgMRotrpKTEzDu47n+p4uo6Q88NXVYO3ptAAs8ModpopcaQDckwN8FkbWxaL2LnPjaZfSo
xEyuQ3+D2BHjN4PpVL4qTq1SX19p6/mA7AkRjSm4wPvaYJbv7Wp8DBGZNvahPEA34l5C4ipE3AUk
0pvSigWNf3GjfB8wpXVUDsA4LlY2ixGYxHfaen/Uq5VHmife4GPnhnXB6/RI8UG1rf/hyuZFRyfT
TgaVgLarmE+ezDL6ij+29sXcRnxRl64gLjae/i3Fssmk+zuR/AV5vxAQ5FmOBbNgwSiARiYYbOTL
ubv/A6LiZX6MTmgWS6n96kTzQpaaYMkzBTh9/8+0yZg4H8FZq30Rp0nhOpZHsaUhyJIfN8TcZgWA
nLoUxsKhbtysXoNf88mFQLk9TlT0nuNjfnOVHLUIbVa1BCov+Tn2zCzejTuaOQJfFYihiYvWHaKJ
Q90/es3G2R98GRZXszCJkYkDJnM9YJW5XXc+ZRo8r8Fy4CVFoyo8FRrUEa5riotrL4mOl/xjYYhE
ENlHXXdeR3ssVUq4j3CY1Z/Xfjnr5u+TPIneoeYikC4dXcI7pUrZ55pviIBWlcji5kjRgaRziYZ2
tppvb78aLtsIB2yCgsmmaXDX/aM4YB2SNVcrepgdmyhuTDnw7wDG1nxh7Px7H8msNNiS5PAhedXW
smGMwOzo6cmE4I6XKJUKtPZdytTBgnVtX/Ouqs7xGY3tiIFB7mkhblJwTkB2rIi9212CORMYELw+
yvsSy+/HCgQt9goVPquKCPl/9fC5LJeLjH7rqtgtOpgqGK3s4YFEiVrJDcuk5Mhyp0rriYxppG9M
RxnayQQOL07L5ntI7U5sz7x02cCEcChwVSP6AzFE05R5ssXE+ukoWLVjiFh3VqpT8TSn3nVyMqQ2
KFpEQc+mzNi6VHYZGerc3Rg+ktfFxbJYTK9J8OM50LZlUPQWoRiw+r5nEFd/L4xowimBO/YUYooA
tUI4VUNa0aoD6DlJa0lOPp0qoss90xek/1ute4LqikW4T08O+ogrO9gB4eoUT2SxsQ9R2aJXN8Go
nOt4SBxdWFmR6mkid6d7nfaeuXiPODATTSoXXpS6KaoIjdJ7ahgZ6k0UkOv1J4/mJd+KihwhJh+9
ViqQGj2Fg6h+tc4jotlf1TZXoN6iIC4O+vuxV0OQyWLrLPaKCRuXQNQp1D6aygIjrxDlMRn+yT8p
qh0ykOnuVRD0nBnra2wCFZMXeT2cogq/KBPrUo1prTIrQ3/EL4h0y9/KVhM2lH4IB8ssSXh4hb4v
sTV+dItVVxDBxBSes+fZu083unrbaD6XoOe0tahhcts2R7TKgKA4UtSgq/XpRv4ke0GlctpNCkMp
nEwFzCZIFlO2CHMrIyC9VIMwab3XVNSK0D+zEoyBriKD5nUMU6Y+6/UexuWC4HdMQx/PapedQMFo
wEDk/KNw/uh+yCL3ygvf5vekhDx9xbCdcJSJvZWwc/S8+Geoz5C3ij69tEbUSAsZEUvbh9Vz4rF6
x0eTtPBLbTk91UDdWMrHhqvmyQH3PG9JeQJsCSa4MhcZHXRmb/9jhl7sHHYOWr5awn2jPAO0iQ1y
G6IcokS9JWAqdbAMYygwt4I8Vyi2vIjY9OChmN48bLfBquHohu1QwfVAfg+s1t9aRI+07M6t+TAa
2OvoJouIOmC6A/Zz1Pm/juauDD0uf8DETCKKKba1WWFKJC6IKio0XlGac4F5PM+XxIVdAGAJCrk4
p4ghrhQnYFBfJD+7McyTjYQ3ps4xpNDp/m0cW7HtVisWZuJt45xaj21l5qdKSiZia21Ggrv5L496
HlapGcYerGF2+BFc4t1XxDGjQpYNiy8nnQrEa6WmuNwpSH7JKks7Jd/78z3vDDgt4UPo3/dRwgnc
A9OM5BkP5tY/ctiTV6qJFhRg75NHpvvCyyzB3i3bE/TfW5XrGBCxqDFuTIE/0Tf3Snqkcisdzs4d
qwlFNOb2fx6v1JFSkaIT9pxqMG3qMEcL4pPfhzJsUVea51GQpFpjrYB7min3HFTRe5TeGP//ZbmF
o0VloX06ikGSZZO2DwpTafSSIlMV9VncAok2UR3m1LsnM2x0i+bpIiZwptJR4qi/avym61Qfyzpd
6+AVF/Una4efaWJ/MdNbTbO+0NQ483F9Eq/AyUZ6uDGSb/Ia98xM2fZSETYCmkYWkXtO49T4bBBC
cILBlqIkpeGYwY/vJ+P2Rq7s8YBSbt0hG3wXRppPu7441o4AF+4QwukxKVOWh1UPwTCg3dgfABjQ
/BVdTOKDSaZdD062AwtQbgwHf2YbOsFOmeBDOHTKeeI7Nxdq3jF2FJWm/SOaoRu6yf0li2Lytey9
fdbfAaDHsQtl2hDSQddpiEn0InM6H3VGBseW+YO8oeDIiDLd34solGHDPBEbJVXoBk6WdYVbz/td
APi2Ih5hR17FThwcbhVyvIZRIUf5eghDa4vULiRhVAjYg6/8tksQyxPinq7M3C5P64tV6fV6/gof
oPshpuhXgsPGv79oYUl74KHBxK5yzb0QI5xkwLCONGYnPJhf2GGYSN86AzWtVv53nKb8QQS36KCy
qrwTO3QdJyJP0CfXfBRfdMBkNkq27saOMM5F1s7CydydmojtzEHQ44mvgBJrUtoRIAd8b4C8yWzn
Nn7E4GRAfXdHyG2VUdNdWwAiaZIa2hmymeSi5UuBhVz34hfUZ4YzYgELMCOQITsqHlPO9t19FO2Z
couZq5kCtUYIi0Z48Z1sMUOVk2+5SImp44B3FhdGdF8gpUu+c0Ow3jjIrh9MwHcuGAN1+sTQZnnQ
OWbt0s/OxYLhV5I9l3HeRnMe9Pqcy1bPfFYqyNvclTO3Y7PPVII+V3lzr2XAqYVFkQ2r8qAMN49I
QnPE8qqCZQG5a6NOSFJZXBe2/YOsS+yFWB1itTUDAYlcDBBwxAowCXV9M7b9Yna5vGY7Rju2fH/W
0h7Yi6LAAF1kr0VuYbtSno76bqwEVeurxvYjuK8lFWjpZF16rb81CA1ao0Hvx1X/0AGI7clyiFM5
tqbpJGvd8HOzEycZWKMTC8NJnfcN9ITU6EuoIyauWTQtahfECzAZy/QnNSjlksJ5BT43igJZblrM
lvMqK7GSSU+cpor3ydK21Ne3XPjOzdROBS5Cwq9XKmhL8yZOK/sDetTjkeOAKWkA/jBQIpgHveXO
wvxYwIJowqHrjEX3Mw05yxbVqFP72EC+rfKISuBpoQuRseVuDwCMCMO+YVjaGOyT38TYeg7oMAig
kmLqyeesvhptqHoQ51TZ1EQT22y/I8bnDWHDZ+bB0jPeGunweVsPFR+dUopmRyyEk6Fzir8VjJKl
/cHbxMPUh2tgJtOxYIDC3sCMrdYgm+khKvSB3RT2M4I/zvzM4+TKtfci/wkyeBsIsocrV5MDUArr
9JKrX22NnR3pSioD1HjH/SsVFpcr+IkAgaq6Ok1un3s9dgI+l1BN78uu4vjQROJ3idm8ZxSxWlGk
wSZcL5BF2na6tDRbBCNMXAswowmqQxodtZeekO3AevpmZibyVYVsO4AFldkKUSCMpNefsHpZK3Cf
nXoyVQpsgWjGm2sXc5vGwwnOe7pvulyfIppKFNtKH2qYmmr2WI1h2t8YOU6PLc5mTEQLLb0J/urt
Kgrf/bXWh+Lkqw0O4lt230yTqJWFtiwqbblFReIho8g98xSM4HItxBVIWQ3nm1/Ep3OO2RLtvW4+
Q+aTh7n/G7V4ToqKEvyJoV4U9U1c5AnRnKN0OPsxMa19uf4i6Dp77SJ+y+CSkCfnqEC8YUehLYDw
b/HWVYHaBo36OD8snw9oSz9EiNtYAna+xIDPPsejaGNnKWGmu0TNMQGfu0+0RIMPHguRC1yMzF+U
gmSfUWgE9VGmrDP46NC2GFCXnWgIQkYDna1t+qkLOd3PgdwGOyL6DftbKFduY4VoUB1pAHFLu0D/
0m+Xfax63JSL2j0tzJpgAs6AUiwg68f49JTpgZn2jD5W93SvB/IORgnmXludJLDxbJUDQDFA7QuB
boCMu7CL9N96y16ofz6dUrooe35tFfymyJm5CAE4z+QDu0gbT/KqGtgWlrNZi3KBaoqzC599azi+
88aGylYlazTa9qH1DjgYYtriVWZiSchY1w08DpmUhAingQBezNUbPpGyKkscGkwz1GvMbmYYGWhs
AdhIrbNUjFQTudKDth89FZnBN0kmgDxNTUzt05EYvkMBZ6Kpig+W/i3DpdE6xLKMxNh0PeuOpAqT
RGWWbGP7hzOyP1eUENQXAMpu4XYtjHFrE63N0pbHa+JVlRmHYdv58P9PN2p2TLB1C1dBD36O/EIQ
G6Ikfiy+OjXNkIFFlWittIeFQVAk9p4kmn+qIxO2jWAy6L75p9t4vNTqZ23SBVJM6wQw2reaJpI3
noib707+TLFAHsWngxiSMfk+vCZOoJHRA6tcBTMtPWQHxuwi7TTCLcGZr1et9CGG8xCfXkFEixgD
esJIJwwlj19gr9NM+B6seqO6h7Htv/aadH6918foxa5Nyx7gVQrSYI1RdIXIyvQjUzWksrWUT2Mt
sTuund1YWEEra7+NbCR4UL5dXayUgHAy2g4uiRBR45Iwib5eghKj4SGP31ZjkUhNFboje5d+PAFj
k6onQtR/Ynf0JwaPe4vKF9+8/OhAldZPcHeXvYM/O5JFuplWZbCsnsBDGtiV1d/+2MXzK/VeQ47S
oHZHA+UtpnMb7O6AFz0YaPcfRWdWGiZcJGLxPvotyQeI/rY86rD4gtnXNwePAXNwCGDwWwP3+cIu
sOU0ON4bhNtZi/S9OQj8nOun+iRHLCtR5OAEaKKQQnN/55gR1uakN9dGvxPFWcLASb2tGsK6LJHo
fk43XCVDDnmnosGxUC0SetYVAYAKHgkZ8LvIxd28qLbxU3J3sTqF88TAcImFh6kDlWqqiwLvB0Wa
1psVJoXNodbW1eBrrxq9eIsuQJiCjpiK04UMsUy8B9TtC66lOzlJwpQCFL2FMIQniSKj8RocFACD
Cspt21U+ok04Le9Q0MQHbRUD4r+fiYmMP+OilZcRdZeXYP3KWn9AMytTREcj0Srw4zjsh85aljOE
is40TFgnPiJJSDnbuO2k4znYM9UPbpqwbGb8alZxmnEFa7QHRR2jV5MHMsjsSGt+8qecypOlwC8V
A5yBoM6iwubanMBahadigkNNyWoVyylMD+qi4DA11cmOSTyrInLx8Gd91y0DWFwabs8A5Gedwqv/
DowhkagWyDkjRlZGyKeSMXlVpT31GYzmGiynqQdEQwFm5Bsc++Ew9Tk3RT4XMyAiSP4JcBtu5Wb/
b2+g89K+bKdprmdO4S3BSeYiCMYiyekmHU00R4gOIgwQRJ2JXAla6UM70MllgGDglt3LDXlHmqtl
G1ATqWsg5GXYxJ64MklSS61YvhSL8oobgU2TldxhwSfLh6ZoWGARxfBK5IeimSkS0MMV4y98KEKt
mRfOKLRqAap/kWM+EQGXRw6V5mkWESU+c6jaAThCbRdkQ5ibibHezc7pP26RSpJqZ9HixRmqdYVU
LSpa8OXbPiID5qTQ1jBN4nUelodJnF/NJleFJHT6R2JdIg9RTVqJm6Gz8BZynoTkSxiLUi0ZJQ5E
ZNWT7rbnAzWtSsp8T1cWWPeo/BNgsOAvmch/5dS+T+JylOFos8F3RGOOuU+kj+BoJ07C6inQZmDB
vunqA5dXWJKF9cSu1mSmMhJdVLwj3IC6VyhF5h84IXH37tTljL/FEUAZ6pyuvuooQ3V9R2aM/wWp
S5wzfQT5dhZwfDy2slQcrtEe6UrPAsrS6vK3TMPnYFj6qHp8ZsJBKpr+vXtWbeXfgfgJVklz7Mqq
5OsDr6pUG9SFKzagwbG2BSojS8fqkGZXOgF0kjJeTU5aG9zyh7fWUn15x4g2za+reFwfDY0dvc8Z
xP4ofskCKPFlItaeL5/ub90IuXdhR+M3UDnTQKT/3hyXUZ/HYV4+p7HrWibiBh+w+VaATipMMzm2
b/9Sp9UxzJtnE09A40aPUOAiuLs57ufAIFVLkRtAZ/0Wwc+Jpf8PMzeIdq/LIty9yqQTuU4hqXx9
sRux2Wcd/ociSK6NEOEXRGmUXpEA0UET7OsBNE/U7/uHJWS96alGOGRihpJ7quaEqxH+fg5jEsw1
clstZXNSp0EPHLLozP223M7YRe3RE7SjjIHDz2ygFnrxqW+FnEkRouBZRLdjCzfi53FWZZKZ8onA
4M7lqZ+e4dPwrmQ1TjCnUhzDhacuIl1IO1yS6SmZnF7MvNFXaPyxNfcbemC7GzSZ5TMMT27Jw0oq
cpXcLHFs2cgzkkYXAdxnUU8ZZKm7FpAelmx+wVPzkmklASagu8ZvhE3WEaGdYoJEpICVROe1aDim
d+kVOFvqkEUrCh7a5V97NYrHLqTQ/ivoxGgdXBkE7RHHyfSutU4xwnsI96K2Fbock14X6T8iRDmR
ojiVXbTos48M8zpxGE32IDoRtAOmXYIn3vF5awHYKK4nxTF2wKwnNXVJb/DaVZ+oTNnouf7qAjQX
rz39KPXuRGj/o+dFQGOssL9fPWJsBBqLaizHq7Y6hnV7FpQRqRydCnezCYohrX8OZzsvzn1CBhYX
tIb0989vHONpTBE/llJMRcxgKFb47kADztL2zq6JYbRqvZujmM7XH77l5GEQ51GwV8+XZy09g9S/
xwA+XD+dbtdqOsNKeKmKGlSXkvMrV32MOOSsVqxxkyfVARjJ5WYjxg4y/YyC+LZd2fvanX+ryzin
6FC54SKai1ie3HtE+rQGvgpmKCeqAfde3CSnhOuCyFgJP7f8I4mohKrIEDuVPZ9g1ZhnDp5mbCAs
5v//hKkkMnUy5yO91f5rqOOb7NfJD0ezV4F+7xiOvnQNAXPgT6+lNkzywnYEVM7CFYynosDVKwjY
xEdx9Cy7kvk/MyjUAQDkoPwQQ39PmnqmgrzxCJYfcFReijkNVfTnjxg4HbP2jCRBjVsAIC3mkw2a
kTOVysP8tpmqlESLaHAzUPise94mBqdaJ/A2t2RiO0KOEUEJlLpcQHuDr6pDZQqmzh92fbiR0aGD
Wf6+bXtD84KWucWcxmCPf0WzkJcP5Sp5vSCUwjrACs/+4xAYtLef9q1hXkO5IgXVCwM70HMAUiX7
DU5I+XofsB/NtsdxwrXHsE+uAjRrJnfZNKum+4iNrsV5vkUFuTHZwwjk13cCG+3v+MgUDkZWjQZB
/8GHGlqagMJx0cCvWmcdYinhP8FN2Mv9u9YkwtT9Ku1PuFABUk+4DAeRPYDoelNVeRB0HKDYogOy
vidFHw/NSuUIoHwitCiAz1nLjZV6f4Kc17QQ3gW8KUwaD9RNpJ+Qau9zi3uKbujASOBz+kSmtq+Q
OIJ72LAgmWB+zDK7PjiticI+t/nvLBAGvGek5K41tUX/+0sRxr9/K9nYhBGsCUwP1X0VpjbLAyck
sTzugc6WkRy9dQ1KIzbCZznx/PasWzafVQ0LotngTEm2FKQbT0Ac9uxnOI+pbJ/4e7Uy+qEiavXs
VLZv9bdN5jxRddkaVcYLyp5e3y1IfTM5xB/vQS01RJHHnjziXcj0POFpEWKhrf4YNEy6yFXCo9UN
I6a3/KJf+/iJYprJDHWpFSyhAmmsBBLEncyw+632tfZQPRSt8Tyvaw6/9aFPGm7wI6nC2Fy/hH8i
x5IWVmI/uJnVj1DmkIiNoQF7ysRCyDGgQ3sCtxwrgmMTvbVinyGFl3XigDnsR3U3oVtA8gTpNpP8
CLJKSzRSOXxxv4IPGmt6ZLzR0yPAlw8GQsauLeopgMLH1ZPRo2ooNP5livK2krIMCWLP3do15ax5
FXuD9L2c+H5RiO2sd6KU1dLGeHSbOrjv6IS9HO/la2FHmlb/K7SNeQaxSJfoWb8/xONQmKLZfe0C
dkg+6VN8SGgW2wU2auVgtXAnmrB7bTKhxuhilQE0I69Rv7ILhhmzi39RceE4CsiehVx3yMRFBYat
jbi0y8RBbpwBWqQmccsOECbeB9cGgLHnt3LKRHhIzpcqITWMp4ddWTF4q6ENDG/iQ0s8wihkEwHI
Q0K9RebFO4Ky6xhOwOCwRAPpDKaE+zqNEbI6mWkDZxaZmwrqQNiY/dSLwUEBXgIGgDmSC1rb7tc3
8NwcMIW1nYGFqbxQcJf05FtJrquvnEwQ397WEgKnuJCMx0/9vShalQN8XlEjnw8lmWGOZmQ+CuNs
uUlFimfaWJ9fl3itYLCLKBWeUgn3HCssXJGnObU8czDMv0y4qu/KGoqtcwomcNfAt7e++Lf2z+rL
jM2x9LyafWO4wHOZk48HS6lNODtiOeKpaD1BA1TVZ98mLdnpnWjLx3BZWLaVlgj8RjVCN0zWUk7L
hy4SETd9Yc9vtnM3vnauga8uVnSGmOZNfqYHebGnS4tzvi0vzgjjvmap8qhpnpigTB7rmPbKWv1r
SbqLnipyMqmK8s3HxFo2DA515BKK6e8rEbZQ7kNHZGBCX14KUJnDVwedphAEkFBSOK8bqiXI5f6Z
1AIDhoKU/ua33Ep+mpVSTkDdvv+qAN8QidALLBqI4QYcBZE4euaRTNhgqBuFu4hSWG+yQxlcs2wK
ob9tNadVnitG+xMOZvMymK0/VtSLO81sFcwq5Lpr3y6mB8yNErR3XP4GfiErtzY6/h9DqPTmB3IT
ZpQM2JWBqfYMXs6juRlOjaXDNyUiZ2TlEJlUQo6DUzVWOAmozdMQIbuwfwVapew3mJc/nmHGuS2x
FJf0/alzx6TSDiqmoWZOSWk264MIIj1EMMjF1N80WFynsAjyfPKHpHDhsqTpSPJi8TY36aQ77fTw
u5UfFG8cIEIGFxWXlpTDwy3SM8Lh/t/Sm4++tFlJ0pqgoII0O+TNxCdr+udKqDPHuoOitIxgcoda
aK7BEKiwLlcu2Smax38wzDeAA42/p80htEjZejCP9kKHT/eI4jILAkFoShobXlVr0Lp4jSj0k1z6
wK/omEqsr1rMYrzSjzMUxCwIYWrhg2JQ5TdWeTZ0gRMduwMY6GTIx+WOECelsLaZzDquL8ovLX7Y
vVRegTkVlKpxJz4OkqcM7NjEPYlNkDq7CwG3WkULxY0APKCLRMZVjy/nRvJiWFpdFYJM/9VPl0sb
ZZ1YRgGujmvZNq/71wNfu5wFenzAd1sQxfI3SImwQAjCoOMXNfVVCXIbRhPeKbL1ducLE1Y672t3
hetHzItEC3HmnHP29cXzX7vRO4dz55FZiYCSm8Of2B9kPrEfUwlRXqL/rLBZHNk0giV1OZCJhyft
rfjMMa5DwUYXL4Z/auYlaYH8YjIkJ7WUlUe385wHjoLg49TO9NxU94ufAor215qoI2mB6peQikkt
D1SD1qqpr5Kc4rPlJULbQpx/My4qrr0IlGEa/5k2MglbWFnpRYtbXSyGMmvue+cwLcixTgQm9MJa
Vwbv5MYWkDAMWMrGS7H2ZOzJfvmUFUQWZghJTjyzO3ZMWO8s3D0xrkkkHIGdz/lea+0Bwh3NuBPo
VkMDt/0U5sqJD/V6PnTRyMYm1RmuFrQh6Fl+DOr1oz5SR4kYktQXFWaow0YZLiXi1R7xqTtNw7La
jhtZvFd34MT0Syxbj118ITUDK5Cb3wksDygIMh0nMqzL7Huge2C9xUmNX7Nfi1q2DaUd1pQYsIyp
eJzD3lX4NogqBVepqjK5BjQlBcYLOvwQ3aYuovGEB6W/mmmOVB9PqirXYMAhxrlWxLIDCsyJifGj
Y/CZkgdx/UGXfLMttli9p5VR9VOrjlh/TJX65XO4ivQ2jePT4nQuJI5vuml0m7i/QMQL2LUWp23g
TA5X2JdmX3hEUIIisoZAX63sUz+oAQsU5F87n8gcU0p3JnbULqR5Z1MLeFEkv3PxDhnCaUjhVZRX
vykB0GE1ery/ywT8dvyJ9GAm0gkzljo0PWoWvqwUjm3fn7vj596+gL+Owv77Bm8RGbd7yRxdYdoE
ads1qySgCmRMtZZ9pUSzt/XPoH6C73rQmNmkv6zsGXQXWu0rfmWu3I1ST4Zz4W4yeKOOYRqs3ryT
hlMpva0Ad9DG6j4d64hYId1cYTFCoDup35AkpECkaDdIjg0dY9KVM0B74HAhw3k0p3lzZbL0s6Oq
i7UGATxOUL9IUI952BuusuapVI+pLRdcWwvqPOlUC85HStIDqEXAg1lGAKUQzp3WpBNb5PV6+FX8
k9LV/Ywls9gkJcpxY0ofCTpMDq8FLBN89wix2pL1jG7ZcLmh+8yATsmIKMjL+z+1w8OjVMep1ZoE
stvVALqfvW52h+JLtjEshO/AMMubPD/GQ9cS1sF9F7omLLSzcIgaIyhOY2C65z3gbZkUZ0pPMqZO
3MqCUWglbLrP9SIvafLDYUVIAjnLqVE71VifgpHZgh5Pw/NUdq17Vjs/VLDUO7bXAUwt7wVIA53T
CZHm9WsfCc5XKEzhmQJx/6fCBCPB7+nnX/9DcREwx7Z83BLUE07EhDREUoL4CYtcrnZw1lMJeEjh
jdxmdDy13jk4PjrZ1OS7vkagA4O1Y6+YYP4X7K4E5jsY9K6CWDzH9ToLsILsRBY8Vvsm115vJRCS
K71+J/1XwetsBikSM1XgnP0Ssg7gXVwAZsqCYR2HXwsK6lttTw0paHPZTZLdnf2+PzDOrQXQOtFd
l73KjKdlBPkWA9ZiT+cnup0x+h/Ax3tswAgsVdj/i6+fNh8pXWzHLi7muzNz/MckF/613jmiw1iM
chXxbPeRZROK1R1dfuqXYNDVLFz3DYXf10sXeLeQCaTm24+ZuaR2VtAJEzbaxxUbmcxuQy5Jaspv
XFg9hHf1H0d8uYI38Yx0DG4lvPQkUrSsjMS0f/pnZzOnj2F3hLyoOFi3HCl5cyoeZ9RMGTjD8tui
KIAEGw00LSev8zOw4yenIRjN5gi2YQNXoC77tNkBOwUsLwY175muXdUQBdEiYKQ+fTq0Kcjh4Xoz
x3nKyIcpXFOM+jsZaq9MnnzDdmJz9PY5jZ0Fx79uFGpVvL8xRw3Fp3l1JaRFMslSUsYr6+O6KbS5
aNsNMQRW/Z2ZYdbRzTvMnHDsF9KBzD/64cEhgaCTUesAtATZrZDzIYgkB0X3b7E7xUXXnd+Izeid
MdkfITHIMf56eoupwlsUsa1h+DHLGKdKzdtCz13qBrLER47RTs7ZXsJps+SyRad6M/D7cRK2yDmk
Zn3nKgwTjhqa7kw0isI/zVfvG5WEKKGcwaFBqMC/c05WQBbB66SNxOGEJ3YZxB0Zg9CqXpAxaL/E
ufyYHiPwSK96bBbRLh4KUc26JKxT2vxwvJnci+cjnQ4430QO67J7JaCg9cS8t2laMuvjHqB3D39G
BhjLkRmcFiUSbqxUL78UkUTz+7eVN1g1ppdD+UIJq+2Am7Riw9+gWrmqB/ajVNiK7wXd48Rs5f2m
gioRwUXj84htLM2rVIXo319hcIyHF0z5dloW596YZWlKmBAzVovtV6V7O8xXxHyvCkdBJk5p+Fs7
pSd1WtEEfkL/A1xgCOxFfRMvJfeueW6/o0dirOSSuZO1hHPXgw6Tmog++Ol/I/9qNrFHp7/IT6om
jtclvUbS3dxZrVjcSMT19Cogk4g9f6ZTLPrVYmDRc05ziqW3ZOCXpQyLtTfxa5w+f2YkV8NbChkI
OiHYyPWrqnKZVz0OGMJuNDyFR/v6ELXtihcYa/Yzw5E8XcVzRGdyjRAQF7dyeGr60vggGhQ6uzTF
3qhyn+DH/0nuBZPaoZoqbK/YyH3pkbufYMJ5gP5o7PIhv7oy6/C/YkIuoMfOGlVWHPM/cDVzkpSV
IWFrb06wD88rSvyIsIb09Xl0EI8DA5ngJxba0Dbh/3fT2GNsD8X0bmAFpvFjOMoh0VgLIcJZAIv/
TQ7c+IIykYqINBkmVJjLRAKhKnbT3knSla3vxoFMiydNOAg3dj+U0AdNazNxtholqEwzahATqYdZ
CA16i887FYpO6YNN/rjGHEZDkAA3LcIyfFeCAwloNseVk6OVtqCUJDWBCHpI5TZWm+KjbPzKMkim
17/d7E961Hwc91rCUBwhfwv4f2tDCqcocCV1g6ye5oBWZPrSL99f2Kvb9eWuAz2KFNXLMmLW1NNj
46jjzBC29CQNDQr2r9b7S2ayK27Rw7ubOMzdj8YAtUeiYp5hcDW+C9TR/6qHxkSr+Lx+vKEdigW5
pc3rmImtPbLngI3GUTQpAG+HMhAYkJv4sy4ZqB8AJUtq1JTOF+75leIM6Aq8i7QqcAj0kRfGGHje
v71jCFJkxzAvf33r3aogffqyy89XurcKG2oOlQ7fu/SM9Ptt3Uep1lxYrpf9z0t0SUgCtR59MNlB
sQQdJtoPg8LMgI1TXAg9BMiJYI68/MWCdC3VlZaRS2PU50rYVNkPx6PHZ8TLRWAP5Yj9LdxSRMVi
HE8dxk/GwzeyGRjEqzwS3Tlx5s/oxaRKOaIj3d9asxofN2MfmyFoI9Lq1+VxH3WY0JOGE/Yw/lfi
HCiAXqk5A6BhcBoZxBUqAm9xXNnJs1ErCF4du8BCC7QpqKY7/PqSFrLVVxKPVWjskRfROSRt35Ck
1d5yDKFqpVzV+2kdwuvhkbComTqkjL8a4R/9tjTyBq5UamvxWSLP0pFdejxiPtqvX46nHfznsJ+w
ZbMOxYcF4FCkmqSfeLNetWr+XL+7X3qhUw/zBJAk02QT5fuvhJ6g4VMgOcOIbTCk8piimByugji7
zUNo0QuCENBA/1OP29zitZkqoxQJM1KHExPf5w6jFiAuBtJ50GouVz8lI0+w1STOoBpJjJNejS7U
F1dAMIZV2SYXd14SUQB1118w6pDEyqHnnZ3hZZFh9FtTROIQWx6QumZxjOLjqe1fvBipb809jP0i
IW2wuWBojUBaatoptbX1F4mlNx1O81Dqm0EKloCf7Btwbma8L4ryMtUntdL97La0XT7GY6v3UHPW
3Rtp4IbIwZZ7S2cJ3d3thGJUL8oqVf1mHtVdZ6twXCJXYmA2nVlv6BBUwDGGxD0Zdw4OXQwhh1yi
++hOv9FpH3C5GXo8ei7pB6mHUhgeYYkp3/mAPGYmS9MtNahNYI3H6yE6byON/diSPjFQtGgpuUPS
mpzwZGteWBtdvqpIzlcKqb8j10WT5gyjukISuhM1KPBhh/EM1UhlW1oet21jcPvMDp/DCkoC0k1T
DdcA8VsVxIpHLzqsYfC1tolO4xaciog/BazYABchWyOL5sFE5iIDnTZJ6vOfhciMQStL77lSy/t2
a1qnyILUaT/+evGG/BnzXBTt70Kh8K3veOXVHIYqXXho2j0knJBMk+K8YHEoSPMr64lkwvyWfwoT
69o5i3fqcas3V/9NUxOnQaMMblw70C1AmKLy2UIEjBwdc9g8BSWR82kxOTJry+AVCdEIxrpyhZRU
cR7C07AWoBkszCmv7iGlQewFQ80tIopsbjHvNQSjSTaCg1Mo0L75wcXnpFLpzHr/uONUfuuEzH3c
a2Zhu0PGt8YIeVKWWzk2zPnI/5QoZi4NxiVSnIK2Tm75tRc90itbiIoeFDz4cT9AxptOv0tSuIyv
e77bJ/wyDZUzaG0dLLauEg6YfYx+OdbF49aLSvVCfdOXTmy+eWKTDKQW3kU2illnUgiC8vd2DfI9
cgth5jcfbgUwvoDheexHjsfOs3yl/qTfT0f7+MrBe0p2WL8fjzXb2CbKdOaiT522bmXRFzTREOPV
3ZAWxXmL7i5QtivoxVIbfulIIljuMT07w09k21vB8uAY93JWcbpSX3G+GJjTYpR5rgUD5Lqifkns
LnDbe0Xm3KWAppguchs/MrwRtmqozbwUsfhnT34Z7thofK9zmRUSxqzjXjGgJ88BSG2YFwmpicqJ
tIff+P2dklxvaJC4VT1EQsjxOEyPTBwe13PV7WR8Y8YxxFG3MCRuc9RQLnumoPhpwCGkMc9O+0ve
5kcCl7iPGtBDlBGMsU66+H+s0rWyoSBnOyFgHrKFsDh/3l+qmw4+bx4NHAqLOVcAfpGjTE9SoE+O
2Wu6FPsu5+iUyRU5DiRmmrAgYopndOpjU5tWkADkXJfA9KnXx0qWuEvUO0TSqoEVujr+v98uyXXR
2lmcJfq28q5rkwC9+g60fX7OmcVNHRgiomAZmVht0QVnRq4xM4SvCmRNv5CU2dcghnb3y+SCbjEw
12c1Th3BdB85oInd3xwt1HygztT0OC7Io7k2FoCNAyju9oKmVwuc+Kr2D6p7mDG8coLp4EX3Btlp
CJMlykhU+AWu+cU2H+6eVE2IZ3XnoS9ZPIdbv/PuFXGDQ8E8C6cOoEL/igRIiJQX97In79BUKP2v
CdvujhGx2UKfxSWAjFsoXh1jnlXy5VcWkpJiZmf9BKBfJfjkgQ6NqoYHaKHGFgworKBh6RVaYOvE
IfiL1mLZW6M/zTs9+OErYOMJFqV+dfhqwhviTfU4Lh4ZDSx9F3nBEIJtGGZzoWBVEodHXJwHL+82
7hzil57BnMd61u9+KwjWhkuiJKRIOW9sPDsvNAsb0JGFstSDSYohZmNMfoUzIomsBKyLr+wPxobC
6Nw3reV+lViWCeHmEaF5Qxv6jYwh8TzcotBUOI4x8Xb5DKlcJRSv95FmH/xgtHNU9mY7WHh2VgoS
QVzE6U2HWt7eC9p5oo0zC68J//KJhfGgPx5RspRiv+gww2hhHRflSai0a39L8xk7eBqkpHE1nl9G
kQzo1oO57O7GU7hEn5yQ26fH50VHZyPTp39HsMpIca5ndPH6GUV5BJUcj9gCPmxGzPP3Tk9hHb63
YoxnRzy/iJbS02/1/A2BXdhU+qSQ694+ncSV83pK59tjwWUvnt87Gpey9yWD8OPBBb6YX1IAynLW
uHw0gNEVOuvdv0K3XJMoLtyoIb6qeIpJQz2Wx0YiaDj+cKDjnnmJfvDT3vDJMUxwofLS+mpA8/BN
PiTxijYpZSqJ9S+njRaYZdFnR2djj3BXgPu1w+bWECe2riXhtSrK5AOMhslN7g0PyzQtaMbEjE5J
n6d3Gs2Ce+0LL1a9UYl6C3p2RgTZlXrica7NFpAvYjzl1llMI7MW+rJSKYZu+eQ8+OD4j8lc+cle
xyTcHDPP1acDl+fcl0Wu3snEJgyMWVb8grf/NmMe+xpQu21mb/p0oVuBdb+mn//IJkJCe4O0xT0O
2ZO/fv7FogtYEkvun/eRTIs/LZlIQZnoBdXfKPs7+SqCNCxMRPzv710t42c+TemtgnMnUFXPZsYF
UC6LWmJttnKmx9oG1h6PAP1zWLjwlGVvlEie3J7rgZZGdQfngTrmJl24rEp2DRwdMw/YX0JRITyZ
bIM1/0xgfD14RO73BOo7+q+E6lzIFSqR03qYVR7dloqfFRj6gr9ZP/RaTq9vsBmv3C4hMPzYM30s
qrazvdx/icMcglTEUx6Ums26cSgsT0MVXqppN2dkmKKByttWLaPNbzx5W2yRx97YFEDR0l6FGkDf
8eK3Vvva1HyyoxprgRQ0G0Iz+hzfDVhA1sPud6XZHU67invCMlmJ3OmZKEHC7T1Y5cvY1L9jgcrh
/TaI2o4DQAtRUmWX9cGD/CWW/gbYt8ngPGNjziE6kHArRMkZ8H7F5mlYbJE4y1/2NTB9bPH6OFm5
V7Aqtrw+cd9qjO5A82J02PebT3e4dviZQ7ZRNKWssppQTqNbZhD79eRo9KAzlvn1ZuK6DAHZmWcB
DFQS/vukY8KQhaNKlb0E89d9D1wnQk1BDQLIosREltNz6vkYPzEc9pYp6NsvwVpUH6NiJsiFXm7J
RzmXqpgScl7bUYYDa4LIDAkrSWZBd1Qwk918E7quOsUlRBG176f9yeakt6yvRJXvW+Z/yxk6yyKX
z2FHpmcicrvd2MJ6dm0jJOjPVynMdIHYmS0jvWh+6ZA0C+P/MW2aYintYXcS40MONy1+fJ0I4bMn
m/axJNyjAQsg4U5v5ST+Zp3sVrFgA3Fhn384NUK/Y14FZapWn64e7Gle3xE74IkY3Z+WpQpq0IqN
BlrAY8x3mV3CEB8qNHyzCvQS25M9q/N74CtolsEduVGC7HqARoRS9eRCitn4RxQsDfL6tv6g4YJ8
gtjGVxGMrNFZGJV+1cXZCQL12hwUA84r1Gqw+dHTqrNX175pZYxTKenPHaLqsyV+QFKz2LYlTTAr
KKKgIXaA7Su0ZKEVtBtZXGcQg6awt5xBvDdjwaZIAHcoOkGY7uyBElTnJIdmHdPh/m6E6zkU8Dy/
800snBE/EBo+1QhNtRRJeoZYMQR6Xmodw9VlIAwCSAJ1kudCOvtqlPYn5ch+rM1LXUnjBwPy3SJI
klk6NFqCN7Tqlg45Ijv2tW4zDy8egHInWgHiz/d3uZzOcpBZksHlSm+ZpbZGL9kNPGeMTgCSG2c8
KYGhb1qvXGLoszI6GK+EsWkBrksPlE3IgoG2p5fg/Wan1n4aGZs9VwwtxMBDI377QfafhZHqZaFG
RS7/8TxfOepHuCm/tk/iWAK6uCCdsE9TsTUV+ig8fut2Hdin63cZDcWOaVKakyGHA5OzeGTTYUgU
7xh1pDcH6y2yQroAG2wMBr8cG1ugtbYjHIP2IZWznjfkcPAUvKWEpyT1AlOu6FWwNzIQGUU0zDCu
dmbFftSBsRPjYQ1KD8i4JAoZMHHsv0ti2+LMIfymGhRYXWTjhQIsS2/rZWoOUvB7WV2AWydcfaEA
a+xyYw1y7vin880v7pehAHEPy0dNqw3HsR2BpyF+cVTFhzBcSpnCdXOT1QG7Bq14x7FQZWxI1nR5
LfbkPq5zYkEqYwNz1LlpjpyqO1aMM82SOWiAHxIuMxhBHD5ZQ+RX5jrNVffOepgqxb2plx/K/ywV
zHNVVB/UUfzhZ/BOFLsA+UFq59KiS1uIiFkmXszzCqQVY3Wf+pdigcdgWhWYn8yMAORsBIKXP5qS
OiDbTZ8DGAr3q6vtI/Rrj1Ar0ny4x1u+3hfr7TzWbn/X6FSsVc2PndrUlzbL0+24fitLjSbjrBwP
hu5uWvC0fx9fCRFmWB/4qAWJmq0QJGSuNLn/YvG2uJa8k6tWks8AWfKQ2egrANk9aBCsceo7fusG
mDlsmbVVcAfJeth+tDewsyJfJhX5kRAiy3Y5nYv89d3fyYeGFbTJxU+bqLH5uYG7/MqKhjJRi4fB
dUdvbY5RNh1q0KVY68v3BscJKQuguwLuTRLdwpS6A+MbcRBd6eKpxRQ4WLnhpJzULsoOYrV70iAo
O0YsnznDlXx28xxvfmcc/ySkSLGFl9bdY1UYazVnPlNPjgX9y4c0liJiWqoccbCbQCVVLqu+bjoD
unny+H3C32tsN9xW3qmhBfGTCyTkE7vgpRWJIMVmcKMXfADV4Z3vuy8B7ZIVWe7XzLWiSZL4P6Cq
yFHWkUs9CVpA1GcAzEvjiF1ZsF4A7G8Rw7UMMJveqyvdp0hCfD5yNR3OcHkOtyk15vfFY7HGFffs
1KP3v+6RrytZA3ii625/Agje7xFsYcs4nDDFXHCQTBbTaw/geqmwfN9rhT2FKlyjPVagxqjNrZLz
P1u1NIGttQV/pU2GVzAB3kx17lcC3bfPier6YRvnbrzEY3RaqVppDsXKFJVsalp9BCrTTCB3g5NG
zLnvp7hHkDmd/i5dFrN+twpASKUUzrv+DmNRVlbsiHVfum7aaobPeFD9uOiatNs7kcx8YGZwhwaW
DbSGbIpSzrNhivPIzDjpze4CUxz/B8Z1G0CNxNlq87BJX/OuPMrGECxZtDPQyQeBu7wJsaP4SYz2
mrO70dgzEwQUm3Pne5d1UBkriJm1/xsKAwvVYgdm6M3PP80vTIVyM/JfwoJpxNmE+TADl0DM96M9
3ACjjL5RuAOi5uKJbLyh1zrgqmEMPPsNI8t3kySCsCBr66r+EdJORQAA3eBf+nfb+XZEamLVJNkv
q+b02WInRLvTGsGgFlm2+fkdXpDmPnZ85ShhdKYqPddPqmYuup5IdGuUjoawW7ihOyDZRcB+m6uh
7Jl/CvsFSV5KCLISdBzETY/DqNhS4G6xEDmwIJwFb1s0Z6oa05mRd3ZRKwJOeokCSj8YGEVxUEde
1jbM4oxqSlQSdDJLkSI8lQFW/JdEL6xwonAtXTdnA/oVWgsSgHc1imjLhpSfykY42w8HuVER7Mki
SjvcudrbsjQPuOMlia2sulm7unE48YJUR5gSGMXpAlvBGEJb2Mc8Hflpek3BlO9dq1DJfhoQ+Lk8
x04UlBT4xEXyq9o7hC3beIf+8BvvoMFBYDVOnL4HVQD+MOwHdc6Q36zrJL+Ea2HGcfoCEM3AlTQj
Hv+vCq5Z+vpNUlH719BDGz6U00z9tDxB4y/47zJTBDXGG/vuy6QCUlgYRs8yE3cVw95CSjgpLX2P
ACvCHh+jOKIh40yG75aKVygcLeOXMMW4ZlF1Y8pzDRW5CVvG2tGRgR7db8FJvCwJ+OIbgyyRAtdT
+YzHRdfXY2NgRapihMvke0NIS40KC5sDh1calabeGiCntopDUGROqJcPLGbtRcyJ8pHZXPysuVnL
qKyMl7YrLikNjgiKjBHlRpApJH4XCksqPw0ZNuq5h3CJAeqR1G+D0mnxukakvPerMWubr9QucJ0A
J2gu5s6l5YxL66EbsUfE0NrPujCbaAgNFPPB7sS1Mq19MJV6W9A/QQmAIpkm7pfLl5y+o3vYB5QA
9y450SDqf73Z73mpzyUwFXWg92VSWKzCe8B3afuKEPo7dwmVVI7cDnBzCjwZU8jJU1EPYs7aiu33
MwS/LcnhN6isag3pasAdtOZ4f3kELKoO5xKHnsGF0i9f3AIyQlOVJVOQzRjVKM9EviJqelHBClUA
qUr9cposdhGbf21X4pBdq7/CVgwH0ZXAvZ0721B9hLT5+dZeHMPQuRcls4yX3kZqTghFXxMd9Rr7
2G2AYx8l5rwup0A00FEEILK06m7GbXiqe3yzuktrcNApfpo7Oo7H46O9EQZ0+2cX1m8/ZwMYm5ey
rPAhTckB5OcO3H67Fl16iI8C95bVC+eRGXX/aSMAzEDWYx+r5XWZ1XS3UGNH6mQNn6Llv5Hty8DZ
iW7IsjO5YLl9SvX3Esg9zDQj/OLhK5bZ4Z3aF1RYUWxrqA7qvkhYQ2tVcYUXbNix4juT+Likdq1D
zZSS1ljyrm+u3PmJEzZGm8HoC7l3oNAqkT3FZ/5CpzCvBjqVSOSd/hJU0o/1SRZIsvNdkzV8B4pd
cAEAH7le/NDQnKyv9ejoonBEOYm+vq2CZ7KDVeKoVqaC+hb3GIfauwd400OfV3Cc2Rmkm4qj6z+H
D4zzW2aNx7xx0UxGBF8sRleN8XeVNFsCmeL2hVlgwNO1ASoDJgI9YdMzbtfNDpxukQhThkhqYC1c
F0K7ZEUqAw++VkQjHv2v+KXtOBBwAhvNdFZ6/EzBDrvYrQ2ILBs9atBbIKRDJ2S7eOfjbks+ct6z
Aq6sHqovPhTetwilOzQktNJYS027WZLCp9HWL8Cn8C79KAUxqpZoONwwtA8G5Kd1aXFIlIybL6qi
1eujphL8fnt7EbCgfNwrfI1SWJE6rgqH18qwhDywmLD+FANXGTxS8ngbC2d1Y1NJvlFyEXVmh+df
/aeAukIY9N4PAFyZFUAZ5wA63hVaZI67HWfLhrnGM2HSyJCHtEiCfcc0XQFdVrL94meyy23S9k/x
gpaw5tKkEN2QOpPwmBI+z03uqbmiPjl64MB9YJgJGOKoiCi/zr6FeYX8J7BSu5otTug6+ZfkPfCD
VKRB4tdR5tiEYKbc4joqfzrcPsemYzcIJCRSEiB/dLixcTy33ftGn5aU5Mx1ZB+hEaysVd5D6936
yuP/+oe+2eUx34odZ2pEH2nh+ZgB3p9cCE7IWay9p1GcMQ/vhiHgVXKvoolA7M2kRMiHnw1hVgfc
gqrIU48f0K9O+3EWJqig77j9/+iIqUW+vDOta44QFfIwDgBnYnzzvhkOUpaUjZhpqAcr4EYanijC
OScDxq53Z4IXxK8P1D3EvhL3ItUDTc6lQHrvWIAheKHtZvK86UH1CPwWEmbVaBKGS7WJF9jp9j2u
AH4lXL2xNfRT34BE9KgKU94h8qQphEmN3wAHblgFch6Gf8ZZ9dzWM+4u3c7wXDkqWHkDGlSEHDEB
OuWMTIHME6vZ/R7/JDuhc7pstSGa57rYtdJk27on+ZYFfqngtUv3lgvBUumTJSx8v6IxWAVdCvsh
webDE6f6P0F2j8wbleaPqOVoP3+eWKTULr5DJfUZv9xul8yUCb69jXiREWeqbP+lnjfyVVRpqmZZ
4vHIt3jjWPiDvlQNrR6IzBB2YI9SG/3yegOXJWIL6IG82/4qfiQUeyH84i8D4PCVBqnmxoJCdNJG
LY35690dFAqUvc8iUGmcNQ8+LrBamPHmMErwgdcF+Eh0deVxLZXUp3FHk7fYxycmH/fFYpMSeusQ
KibZcjXsyRhMOpe/Dj3/yc5KZA36tLXWYYz+9nfLrpWFV6AUsTMrZwi7iOVcFIMtKirzWcezzQQx
aN+JP6A7TylMk+mUjNhnW8gbcqtz12Tdjl195Sb4bh7Czp8v199nrRwt1OLf2xYepQCrh0BuffRC
YFjDI2KLnf5mpanZJikr/L7oIimJTaDmGO94Q29h+tIacLX5T64fUWKkGL7haW3vcWvZyNFtxTa3
UWM6a8wqfxPF9W+Il91fnIF0SLbJSWKtd3C6lgc1/AHh6Y3rSAJldih0Rx0pDbGUMCuHwSwuEqUV
F43ds1lTV0lI2CtJ2QgbtHfRktdvH8G1lD9zifPBmnE1rrKydItAycBMMIJRwSWa3CVxZrGX0EmK
JxK5K9F+syJSRFUrSPJPzM2tzllnzX7Lkwu/iAH+ef41gHR1m2StNxHXsKNogqi0/FLdese+sJCQ
bdKavaTIIY2rs1ghFUToQsHwrL7tQFPKXY14oW8FW+xvYsRpdDFjZ6F57bxJgiKo7T846npiCFRY
dNSGFzv0p2G/OScjUWvLJ8repygF2u/gVg6ATRZhp7+Q/PeHiL4AqWW9u4Rk22JimgcBhfC9KYAO
s4LzOgPDPKrffHqvRpbDmnWE7YUes8lCiJ6Fe8dl1tCHrNMbhPgIWSmksWQvFfIAVEGeaX3aut+4
RyW1x8ILRSkOQW+EzEi2qUlWYl8QFGTHm2XijZr9hB8wLy/kOF75FC4dfE1PCWOmFKIjwQ3Pxaf0
923/xhWT+BQsGJL9ot4o1itpOWuqELtKjTkXiMPd5rswxEhLnoF9M3VCRDu3lAirLxlA4s+586PC
5pnlt5+xEhHaLCFkXnXrQp46VACwYAy/244Zte6WTNtd5MxnXAxXwfyoL1UMXJv8eVi1o3G4gm+e
d02pxAfDozg5S3VgfVEYTN76WCCVosAw8KbimxwBki1EmLFp++R9k+qDL/YU8hgunBicoowRMi5+
T1TZe5pobQXLSyfwfz/WYW/GusomND+1syTC5U3OO8/UWDU3tMIpXC4Gw6v80qiq+o5x73ceQVr1
gk7ap15849bcDDVfJ20cV14NOSkSqhFf/IbUOYGfowR+gmyuFkuVhYd6FRvPRxWivw/BitxNJIdP
EnzNeQleGEYgCVeCbSIY/bNhblOVo5Yg+vO1UD3DmVeHWSK5Qw3dSkJD0nLxDY6jU8iuKSSnfLk+
bU8tRU7Oxcizt8TwNlMvaRSY39ZptmOAxtC85hGJOp3P/1yG6ZnEbfLBTCfgc0SAVdMmto0FQ3oj
hIcwaUo1VXZTjyW/vx4opGqs9Y3QGyt3vzfO+FHJBJddZrvVe1z3X4NCpuoyJLJb7lNZd0l9Bfez
XOqzJ6X3A/mfxCR52HV+uQ/irEVnA2lcWX3jc4HyRsmFTBt3NbuNy+5dUFaZ7basROCihtD+9KBs
C/078iKT1rTnH3nLL/B4b7wgAdY6zTLrVZvbb8E49Sdvfd1yU7opPirVjWLg/EYNGJ3KPndREHw8
hpg8hppqAKeOlvsrp2m2v5/GGT7p6JFPzoRT6OXRMj55IrcJjCwZZf+Ta7Sr03kgufDf/+kH93oZ
3f5B5+YDQvVHQSAjpeFrDgLHaGs61eqIEzjCLpL9hkorq78BN25N83fOsN4rIWxkUTzyjvaBjacM
bxQE2Cj9Y5MQA85ROITT0g0mTro1OQDh34UithsNaJuSnAuyM25HToJxImyWP0wJujIlb6Qo/GwG
IUbXXXPS1Agwl05mY+S6D//SJRXtDQP9a6V/IX2wqd2374VPNZ+Wvn2vB8iAVzjSA5kHz1A9tMtr
jQYpwckI2hnaGITkTPG+u1S8aUczPijD2XMaXhHBP8kFzn5XJM/mIbv2t2oi0dRHAHEwPadhUQmg
MXTvBfLOZ/dEgHS9c2iM2Xs+UApo6BiMZ/PcGmisYZbQs3GhpMbCvKzy6n9rrEXxdmg2D061OGN3
uXHTRVUgXlHL3KTJSNZl7CJnIMmuerHLjfEfHOt4HkKKYkDZGJ71nRPycl8FigqaVtQmILPJbjqT
oD1R0Aas8B0y5zzS0dlC4mF+O9F7OdJP0d7TaAKsaM4ctC01f6ThVGJ3PsZytf0MjwW7EF6H5q7g
Ef06Yp3UrdJesmlXMnhmpXk4gi0PZh4b/3NlMVqChczjbXgJyNh9pHAdrMTNufH/3eSNTTx8x3dc
PY5/aXj4au73iv8527X+V84+UT7FRr9/hFRt134DsQ5FRDAYS0COp3WiPAqze29BpqcD318MqMpr
VNhN9GHvZWGG+2iQ90KGu6UAI0iTuMuej3EfpoXuPGgjHZ1Ejl3HEc75xKhmpTTRit3sw+tfzQrK
/eNOmeh/3ipKnWB1/c4XA+NPYxQFasOtsAhO1DdzFZp+VBFN/s0/MAJGnI0xv4D6EgMtlZ/EzAnN
HM3LryFsS6dKxRDkcFEyhyjdbnRzJIQCHQtLzM2iUgiCfgtSnx9kBs4Awz08J20J0zfGd4vytwhH
CxrSyofzz7Ja8DbAniImEXtfO54oFozhYblQzUqv2LcqSkKxg5M7sGrT7cBdvKAyqipvaGfhT36B
IywlLVH/s+kOc1gZ55ZSY8v4png9z9WBR6JBVzm3pLs0CSgtFQ5JtjdDPgMjQXB6ET0UWIY959xf
42HFWa8TmMa3C9Gi0R8rYnmfWjsIPH5kUBiS7Vij0IzeGEkleLAjXfz2qhOIH1JZeWtAn1GRBsvp
ZwUjNvXlZ/jped3NisUzkvzBj+tHsPvDbAj7JK1fHRRxBObEmpavDZIoU7hlbJQoh7hM198yM4de
6oja5BdIOWTHoIwDd35/VnDemwAgkaxLLuiJ1OvKPiGbIuG8RmWjteiIkN7I0Jm9xtj9jO4KA1OG
O6cM1hAN1MsvOALLVHfgAbuMgCZFhOEeyyvhcoxfxP/cWemuKqu/YFYyYzhhzZNtAjO2TUHzB3/1
LND1EbHAJ8ucUHosWmUiUmxRGqvC58mCC3N3pY/gT2zdowX1HyugNO5zIBbUlBhqQpGOAcb/4nOe
BKCosK+A5PgoNgooM6hL8G/XYRnqGquwLW7WRVWGBlbIe4WnAwEbtt8SaHOoiL+78E22H0de7xHz
OgVI5WVCBrI8y8Cy3uxousJVq/pA44lFC2JsinquA8K5m2zeynMUpz25Aj4DAOrqRo59PirZ+J8t
Ds26Brg5rwS4zC0BZx1fQeVeDVCcaKmBdqa1Qs74pEkssDMYZ6LxglRFyYtT6NXNwJ8bK3aME450
vJp6Gr9PhDg//Q+Uf5yEK6gOagIpKI4BZgQU+wx4gfGQsTBpyhRlpJBVN0DhTrjkyY4SJv0mT05l
ULFVc9n1KV1g7pg84LyhfZjeI56C84ZhYIR5rfKxafmGXa1+Y07s6oVU43T90sTzYyKdsqGdQccs
xmkUwf+4XedZfHLeD31uaLmcxta/t4Y4xTKmjleiwKpnQiUYORsrK+vlN2fioA4yOgsTODObruFC
hxmZf86Edzz4Uz3vWe9ZNNFERPzR4KeySov2IYD5ghFTBx5nyU1u+JCuOCgroS0fs8vnjYVOz31N
baHW9gfxj9YiTXqw2CW9iSXKj7Uxb30LpDU+rREeq7Rsh1gpEHrvQp3ooxGNZEpX3K3m2HOVX1oF
3aC3haf6zRq8xhcl2sLSK/EUCFurx1xb9pK6m3UzhBUxeVsKizZYpcQaIXyrEP92k3SNViCOcWxg
Yo6IYPjn2vADRiwI26QGM/Eso3Ipm8zxsU7PHsVBKNXdD8cSRSSzrniatCwfEfGzrBJKzfgYNB8S
zgFUBAsQj8+zAfvZpREU0v3S/XqShXKICWW7qSmrd7s5v/GdawxhuJTOkwKzsaVDRCzbjyKvL+fv
5QkekvaFoslOvP94Cbz7D3Rjz+nWH5QQOMaWJIrkuRwSeai4MBOBWfdbEhB70GVvIEErXTAPs2Sn
eMhiMvDf6SWVOPnUygIqZDKc40xJOW3hodUW+jMHekr3utUcMY0v5h7cNaqJBTK8fsiG3Fys8uS0
kzVRooQeSHLJYr1AYLreTtRqin1qdl1klPrL0OlNWNFo+jQ6YVn7T58aKGCMWkG15zlMXGpOOFAo
2vy0W9ggQgePieVi2T7W4j+X6nUTkbpH6mmxQeMFP011n7M6bvhDVdpa5jKXrH3tV3wCF1klaCeS
cX+P3PyXJFsmbYqYtU6C2opVQMMZvcI5WmO2zqZ4vrbxgRsCI50mRdnzGH2xDAqTEyyzzHTBYepd
2j+9f23IVL7AoKBJVJqooTIOXpgO9sa+44xYLfbS8GrqbqSzTARWrBCVrWu/m5IPdm0sZq4ZJMp1
FaKWKSwcyimcymZ9vpWsNc+0f0CQH95c86Y5e4NKK/k4mgH5N9TbrXr+9WkbIXvMCge/MhBtE4DK
jEhgyzvYQURqFKYvTSqyEcvTJM+ENEw/bvjeafHQmabDK+weSmbeOQ0aQIxdN8aH2IcZiM23E/MQ
tZhFa6aZeZtTpTN8STSSRdRd7lLsU756pMw5fEyz3nX6f8W/LblUQpGR0QbPPWSS7yGAZUyugmoK
5vCgOzuSlwCzzKQwJpRULC+ed3x46cKRVV2Mh3SfDzIK0U5ysN/Dqnic6EqkaJ1jV9a5+9fkZNlO
8NwvbEiAeb+dTZZguQbVIxJLaOuwD/NHLgYJyNL3OwjhZ7GR9U2qxH0XhC7c53VkpYnO0R2OVUkT
q0cAiZYsnQXEUBbshPrn2HlO1Fdq1PHdPtq/8xG/N8wqnfBBnTgf/xXxu08jabJLBwuN/90m3ukE
FhZbxYNPprrVdNEWqUBCv3BIYPQvewr24nypRxWTSiMQmWfI8TbAD9YpXk/DlfH8T/9SVG69Q5Ss
csyoLz+WFPTAVhoUF1W3s8g4aMo5JUiWsoq/Ii5rx0JB2jowEF1yX+soWb9MJnnkC2ehIEeiuXe6
L7JSNJCG9Ksa/XfZW3h0S2IydMJHAvo7nZC+7zscrmY35444eNgrnt2RFdW+6lOmgAg7noi/PrVJ
ZyHDoYIBIWLOJkzEkgY/FWCq10z3JTvU3cD0uFE74CImbr8qOtdKPcIYKek8HF0RUDR82c4DlicK
rSlLUuVqvnpEysX6ACeBo+SVfvC3fu26JDisghNBWvdqll5azlUOX55pP+4sUelA+mJQ1vBKJbM5
ATKVPEFs0g2eZpI0eY26hEyXfoGySUYLTQ3hPWjajdZZun2jSWKfYpVELUj/9bmSUfq9Ie3TYk5/
p3NVCLqolB8Oibqf+XrVlenvIqinmulWCO7DlL4zOIB/FK4lWVWd+E4cE72wGQAD6oBWXXVQm+w5
AKBEHgdcApxn0lWmZWmLz4rBWxSNgUq2Da4PN17HsBGZwtwA2WhNA7+AjPHnUBe+btlo3ov9QzCh
KVjWx3NuoTcVHa9RXnB3T92bU5mwWDZPrKqMW7P7JPj05S8cn7FkOWY9UPavK4FgTW9UI+6BtRxr
qaIt6WEl8Ct0gt6nVeGJuptbd9GIGqnjfqf5dXcg+aEw3z4iyNGoMSR139pvC563Mu/M/IvjH4Xc
ni/4fNElqScB722A6HaVNM2jjUrt1Y9Cxq0kDxjcZoQFbO+H5gYLVIizEJaDt9GgCnSaPqxxfZLQ
PxZeMbUzL20IGcpBtdeS4VP4VXiZMPpIgvwKa/WAPJnFxNi8MHQxE/2+jH0J608Cjd1QAwRlHeKQ
zC1F1RXBa7c1Y7uuylnO0YOcmmXQZiEh52bmEQAoY2wmKdQ5EBd75HVAbEIg3dg93CNGRS8DJNwj
6oid+QKmmvC2deNe6EfJOAn1U4g9L+AbB8dqDLqHNSEUd2ejAVh1urjT/jVwyCh+IAISg33vHkJp
rnlBSs0kKtHAU7/8ujvFLZ2/5nTvRNij6YbKpc+ApVBrFgf5OYnxzm10V7Dkq9i4jzhlu8ZiLTGk
9mHvkq7MVqetIKxZJec1WKXeexV+rV5V1jtsVEmKYuRwl+FXl1gD/0IvH0P4uPdjhw59QyQ39OHJ
InJbgSSPCYDy+z3uLr8QMQzDGe6uvxDeopUBubEI9T/Z099oC43eDL/0x51n3bqXujg3fvmCdpAM
8wOB88VSqSL+X6c3F4FxJNDRk75h1r6eqEKYkREG1Bkv8rmg7jiy4QeDpe+5msUUDZKC67vatRmb
vdkuhE7RRHXp6GQZjPNPDezEhXXZ9BOC6DyORjRulIVAs7KDpthcM4T1MkX6OmjobGaGRcB0IexD
WEhFcW35Dm5uAnJtLCO6mzf0jsNzkJxbXtfw2NWM5VXa9EXkv1yPHwjgR1RAMNrW6GjYXpi0Mh1v
w4th8I+Uvk+YK4CDmpyfsIbJ4p/qJR6apcqo/Hq9p6s3tT7rGAVp/y0rxEi+zValDjZV4EG7UW64
4uSJX5xcyeRaji/TRcuw+Al/ypGyFhAvTB0Cjch3MAFnhhKMV9R2hiJ8FmVFvdUOuG6kigDJV6Yo
PI1dUq2tDqqvFdeTOb0HYKBI98Yjlx3A+PI+i7GOC4LHNOj8+Fg5LTqxV7A7yEtE0LrfGuEEZXin
wTyiUxoCaYTBrO2JQHYHk80Rx+dz1rCCY2/7/jv1Tzs1aZJYgzLmHVpgz/M5Dj6r1P4Td2MkZWjv
EiLtTYXcuQAaEYxWa4R2ZqRc+WXd3+FAuFeGmF/mxEh9qrxPcbW0lppoEOwaGUZSYRzVrDAG7uhH
7LRDfoWm0hJxH3LGV53ksBlrgwmAkRoTpDcSx8FAgGEzJAl532p/Rq43AeYl4dTqWDYxIk15ysM7
TiGDcgZLBAStMlSsrffcks2ygIbgZlfVBeBg4dZtJ0fjzogHAz8ugq1h4UPia2qfS02iZcHB+Nf+
j/2NyKhN/2nDqRzxFefGreTxDfZdlOs7MPSzuqanXGZLqDwkZXPp51BfCm7px4EyzDNI3WQX1oP8
PgxtjlJet1UgSi/ze0FepeUFCgdjlIxGy1WVZX6SkujjtpEEzZt3KPDWu/dXDKuDOjdXBfr612nY
NxI5mw5pNOtIg4eESUsFrEBZl6oPioOt+Tqn0ZtW4e6QDhpbq2FAHEnxhkjAE0OCCfTCWanziHtb
w2IKqqx/k+oPvskNrfz5t+RGKk32gmbQcBPYRL58AK/H/oh/TS41kzkojfe63NIiPFl97ctpzS7R
/h5Xz5EkSAvdxvimQeDbkPuLPNk88oeS6wofyCnRqq4lVU7KEWXSQ/beCYgE2u9r+DMkvR7K2E3w
qVveI0d87OIAA7v8iO19HbvpI1krs15GhjWt2cpzxAERY4nfaBBPqYI6kkWOw9xa7DxzZyifTc2t
Q5XaN5VtHVe/q7E7vlrAHw2mppsztm413/1kKmDT0nI5uN6GtTO6TnwE0xJEQemgl76IJpvqkT4a
G3g6BlpSrnHPAMkrzpY5puUdsXvUDrv/PnP9L89S82tKsl2skIP8QPNuyEcKjUM9gB6WUuNMRh9v
8fS5sbTK4+RdWBKLOGh88Lu2KJXkua+z3dUQXWU0QT7MF0ISr9sHM/oqlNW50XAdoUjWzsYUPc5j
GSfiiqzFX+DVKIhzkva/sRFUd5qxzd2GzDB/iDWxcukNZwpXKqzjDCStZ+f7yKa2Bj+Sy7WYpMq+
LDKGtTbuClrmRbAXqeZkztrGJUumUH+uL7tpsm2t0yo0i3wiDXRp9ZQl12ogtkmkc9FMaNI3j/ap
DCM28M9JNzcAh08FieaMaEoGzlOju19WwUgPXq0gFL4jzqRXeEgjBgo1muN4AiQMmaS2rw1kJ51i
9EAi7oIoil+Y5pDAlagE93TXkkt+XDIhlx74d+UQbWm2QAg7WShdysx3/423xQLLoitgDAbrn58p
ROM4ZHwAQLf++kgWRMQ2SxEmN4Cw9ChFFt3VAPa4hxQJyJEGA9E3axeK0YxIAInkFey6oODUcddn
CrKpBvFjCAutmHIxeaOSpd6aQMD+x5sirUgwJ469rFa8xqygeF4f04lEQKuv0TaDqMb4Dgxjv0xO
/lbb2Fcbi+x9q3HZ7fws/IF58fa7FvxLXjZoZtuihaMm2aJkVjUBgCemcASkBmB/gv3q5W3Xk8Ip
71OapXGpvs1KaQBhk3CzE18BPTd7UxZrnm8M4ciMwBu6dqrH0xynkriPw2Xsla2lLUB5TeXHgw/9
u7zCb06JopfQFEGANlYQVA/KPuQP8qUESn9UKNmXNM/RcnTr8hIJbRoxg5QeEwEprOMn0xWTpT2s
yczLJVgMIowY8UyPFbUp5fTV9HUBiw5Vzb+cXIRRFIvsnyZ1Mkv4IV0XhK68v9B4XLktysBIRD8/
QvD8Zc4CmipEaJkFvFMmYtb+aBDHPmcUOIIIQ7GOgY6uQDbNuk+dPT8nLKbikAsOOV5vc/HM1G6L
Vw/R/Z6C8DDOUkaEopAeBkxhQrfgugTMnPoDTAzg/zVwCRz8wR7t1VdNImN9/5lA5YgTepS5xIIH
QI8VB5sKDfbJBTRoADI5ZDwvF5rO6wQXIRhH991MuWB3Rm4iUyS6kyb3TZA5jTTEV255+RKmwxjQ
mTBBtYv9a7tDd7PbeRdioe8IGEVhb/swg0Bx31SZ+vi7CVUlkp91rZivsxsgjbQdMviKcGb364rz
yxacKf+DrW3iZ+bkapuHQhfD2yGm2ajd5KVHowz53vlqz80HmBI5fhjx7DUraX53LEYJCMhJHpKc
q8WEykhBJMnhA8+Iw8OP/3UbgTOw/591h8cbDj525SOMnmrkd2qkkhVdtJKtbIf384TKZL+WoapW
gvVc1ratNnXwB+1bppBHmFviJ0EygKPChR1ymSSjguMeJuUp5/OHQipzNAmiC2AxHlhyr8O4LLXd
fHr66U2gjAad0x0yyR2f6RLlhqGJVDCYj7FAadqFt9olFwYniAjEpS1rYdpptJEsBzp/RgfwEpqx
Yy7elAw9kwVehWQCU35OslNCuR0nUb1HSsnZby5XviNdR//NDKsxQxBfJjVEiyGcqxy7YRHTtOYU
Scd3ddwsSEAV016U/N4JZ0Yw42OHPbms+ZLwYV0oWBdfYL+nQTCreIp9KwfdzjgQLiDOcKeCdkiX
gKvWQaPgP12QvDXhlGXWT+Z1tHqBZ3xpZJnCDBaagmSxlGE4KoRFgL6Tnr5qe4bowv58ltrcMNYn
9aHkpcGnuIkDQfvUgPNwi/Z8LrEFTJQrO0aPUK9mIq65EQzWRBxWXEoFczYpuM61oFYIazZPGfTJ
cpdy6HoaMA2G0QDkGYsEFylCGY9VKY0AVMa0zl0vYz+ETbBtQtBagWQqBo6bThVxlnI4JsDcu8ie
P7naLm7VBRVVTuUW5HD6sxe4BmxzmqmpdYal6ptKBqff66bMeXLMhemUg3iIAyT9POyq+romNMey
Ir+HUu8iIiPmIvs+psGu2Ag2TZZe9zHxyjZ6BALhR0DlUbhE98IqLs7q2kpju+B3aWTTmJIPOCuu
7TCFZVU3PV0v/PfFXWgeUAwLdyodC3pkLon5a3L3hrSMNyUM663XyYPInX/6pLpmOZYkwv7fdiqf
mjjtIoRFP0qxVOCuBtPYBL9kQKkIMtEAifG3tgwnlmLHDybMxriyPHtDWhMm+Mi41EKxsrKQQMJl
Z05PHR0Tp1fnZ+vLJx4qoiKqm47mWRk3MzckwAadYS4kqL3u12g582b1CMHGWNr+e0A1T2g9ie3U
CS/JSw39e3Qq6NQV0W1485P/9AgIPbxY7LqrMUvf+0Jlej0PODN3AMS5TjUhHebk3t+S/XvXLpm3
OurMhKRHc4/aDaE+BsX3S3dlh71GJ4YQkmGPu21rIzpBYLnxAra9XDoJpnVdykXhFC6j4fe79MbO
XCV/4Gg6/pAzMsZySLp1WkD/SYaIhFdUt7HfY7/Jk3OyAl0fb0+5yJExGeo75oxuc2tsCHo42g6Y
06lqd/8pffF67dOESn9x9s4XxGOwXpYk4pjqa1ztsLhO0VPCmaKCkEVndrjmqIvlhZeJkbaat1IC
JZ1cXCe//GzD4O58b8R+r+oGRGDTbTq6LaUq25Ab56TEhMEkyBjaGIeQaFz186y4S3X+Of1BuEG/
hQxxr1hRj+rFrtJ4WfXxN+TTMh/Xwa7ZyP3saw2bwqtrNFxOhcGOOUCZZSd2KLyNy8ibj7gV54Z0
co454we2jyct9zbFedoe/JEpBLwzlDprEQIDyE5anWsZjd++/N2CwJq/r1VYcFeMiGr2jWno4G5i
xlD+EMCl/sEjI+89D8WCO3RGGGualfi6pYpTcoJboBG1Pitz6IOl4vBVnA5g8ZIZqUhsJ6n24UNr
7sWqgCs9T6OQWJ0HJ2UoMIDhFH4HRg/xbFd+FIavD9481+Psfu8v7fZmAJ8dgmo6/AFzWd8ULfsh
4akqdh+5ANWrJtS4DTT0HIzhFgA1wwiQApCmNNtZQOtqK7n9tbv6NKXanA+V9dNhtj6qs4+rOopy
8Ros6AAb86aFP2Anybx4YFEC43wuSN64QAq6U6PyGdZkGuKZ3v7PQqdu35GnV/3vg2ZHn+eQ8std
XZQHaTqjfCi19X+LfTWgy+J4xYssUikso3YYJxebm5M2gBUjwMW9BWCKkkWQ7RWX2XGq1iszKKUd
e/ZmvLXpiZLKvIwSEj1HSWDdPb1ygyX4CDR9uC5z73Y5lqwZoI7xVTs2PR3r5aoW2vsMPF4wQo5N
35ODHz4c05KVlkYL2jqePcf6AlbE9MMgWu32wP/fpjhdP/WEqapMf6CYb8Nn3BkVaBSshR96Xw2S
fOrW4hdCVT3uqZG2uCKchQifq3NElOK2bAhbk4P0hULFnM8G2+H55dXl7iSgYnjXMoZ/e8Oda6I7
E9gDiGk8vKs2G4kdDnJUfFbnZi6qC+WErT6ci97xcUQ2KxvLKCkW2EU+uSHvObz7F9h4QkbIuNf4
LjfpXCV/kFBqcKkH+1uX1bFT9z0Fh9UX8HgYox2Nuq7BAYrHsaI69MQhQbBHMvozCw5A8lhnPpS9
URLAmMG+ffkqvroKFOsNyuVsIc12CeOpqwdHaw4QmmKIXc6nZzgtB6RpF5J9ndZmBsmwgYm6fU5n
VMbNjCcipKxseXFBWbqG8dYvy8BiEuwvyuo/if5oq+4u9rruyr72fG6G5mbSp3CGJd4shlR+VjUR
CoIbQNoAvYhl3CAGr98iQLJ7fsR7p/qkEnc+MqA4V/884aNU1VfXZNvNOXSaV20jOD1VR4rtBLhr
xsnoiot/Ef/feYLxB9/8FVkcjus/Fce3BoAuqBxNLqCXhvWO7AwRSSdmdjujQF8RlFpMA/REpNNw
CARjM1HNJZzXwPDH1fXVbQpwa9N5c34mQZwOn9CuCr+He91jUF7LPNTaSLVzYR0gQsbdcyr3mDbQ
qwCKrwVDxQgjIE7AljwaLD+pgGVRMk4f6Hmo3eCL9qu43nLUQSRuMo8SyLAKpDTeDX4QbVKGEVpB
SYb6mwb7pD5YxEKPw61SLNvDNS3NQOBOQEFYTJRnu5xmLUsjTwYGXOzyGn3sWAIYFSVNoW9Huze3
l7l+apP5nKVbMbfcEZv6q7FYuUmrmRDEoFDwGGVmbvWTMfeDyo96OdX71hoZpjdJLJvvXqEC67NU
fODrGZh1YJdRH2/L+R+s6fSjjkYgo2gIYM/PEkMDNr/U8Z5vUcDtj/3v4McApJXOXc2+dYpKFLAJ
0OYEadLRtx3k+RoA4WeznprPgVfpVfXAFjY/iH3Uo4VUfmVv+eE5HSzuFPz3cQ32TyHa46OiNbxC
Z68/KhqV8+XkVlvruTGcoIH8t5oWdATWJOpdpSAURNhuIjeFOFVLkomCI4p6UNKPCLZpkotCNWF7
Hq4SPzMRoYGyp4a4oYrjC1mCjTtZn4Y1+bkYXY7Jr7YiKoBLWW5U8Ed757Ekdw8iq2CLfUHKn12k
EOrGPvOkVE5QcQzBP3S60RbyC/c41/zpwtKtrkjuCwv0HWVvfgdjVWc6w7PAnMBYQs26/i/TLMcD
arUgnwRi2GhAjM4NyVzpsawkKu+tOBMQnfNEe7Dbx2bazlYEVN/5SJXTEpxSlAGqX25C6oWyLLcI
Ac+xm/JCnE6Cq2dAuVDnOr2RPglq5czp7ZzFNyRLCyt+khXM5fbOp016GRe57RJRsY5W+Y9yysdk
bpeZhSt1ijZUD3jegDXPBK22Fbda+fMaYi3NhTTHMejfefxHTDxKM+SOadToSTtHXwA5YbW34otS
tJq5IJXjFTppbJYNQalwZvCH09R9xqkDknJ8FXk+d1nM3cBlsm0FAMrDHtMZczsGVwLJOXnqn9cJ
ijC6L/+3ak2wOWShEZRLj2HKA2dCxvBQ17wF7AwdjYPOlog2m/mCmgNadDC1Nh9Rwe8/0PzNTcR3
uChxDOMjrQHu6jm0DxOZ3eft7j1bJyRe4KeWV7uDeBCu81wsjtYXW2RhyXw3yieQfvz2wX91vTGf
aZkl1ZwqF6OYXAWJgPpWlQ7gwQC1qsPj16ipfbKzwoP4tgQsw+B80NADVEO3S/qICXzMSgpegWEo
3ow2WqJpYfiChSEm4+pBTiU5C5diAafxfhQg4xHVkJRNbuLqDSMqfp+ZNy2ExrKIAPuBgf2nHPq0
QrJTUssptE1OorYdlkiBdSwbmh/Obl7BYMC8+Ng/wzUoIZ1cX/0wQ0j9Srv9ijdvM5G3rUBPZlue
Q5lJjGtQq3BkR3OLmzmIeD+0t4CyhvjTPyhkTb6zwVgbWnC0AOiYbmSt24lsMWQAkULw9a2+zCpU
Y2NzLVRYrfU0A2gENP+4ZLZzWPvKe878rs1VSNM2s0OZaAcuBbi2mfBAS4PdUZv+tKBv2rNfcnut
vmsoR1tEVVdMjwjZ3gea6oidGxA+WnySq2gtfqlinyiM3tjg9GEfv0jB73dccqA44bS4slPpmCEV
K8uq97lU8BnzXYiEhq0zpLcczUKdbsk7KDU+4uo3BGGdYVH79Hhkz74xIe8vNR0/xee/S22WkDHn
lq0DT6tgKTmngUsaKvERhCkcRkI0FfY1+ZYu+MpmY5CSUD8zYmzBy9xpzzuYgxY/r1eNn0zOWZik
pjD+8T6h5og6xhzJciJthkXSfzKRbE5T2KTtXPIMeu+6NWWPkio6dXIiJ1anTknhcL5vEKxg3aRK
9AkPhEknnHIMpIhHQNGEa02OZbEjzAykoINodtYYaMLbLEQs31kjaSbAWW13MaTXw7oWJhlUa5iV
iBYjQ7NnyRPcviyDHe7RJZ6eRlEDPX787fLHMiOXmXRuNwO1H/mvB+jVLuJCJ+KyyNzC9A5BolB1
3MbLZKootaZPAiifMtrrp9PZmKhI0eKcUq3EnDkw1IPCO+BUMOyTOqzP1EB8/aSllqNosoJ6CBiU
RHkvNzwQ8HAuNtKwawxlwRpLERBFolVPze8abCTa1H5N0MVzf7SgUi68oYiPuURuHvcigyQrCNVE
7CSb8nZ9sjc7JlMOkMQNOX+rFea95MsehYaFpFg3lLL6ooMS9/jWhMFUpgN2wTW9vPqngcvJx486
WzCLZNzoxMXnWT9mHCpxa81hdsgoOqCWpN7CNU8D33LH2cjnF/vq8pmVy3DVtP1UtdjYv/5YbgoN
DyCdr6vsKpX9+WWT1jWiPs7hWnjNnaKlq1muj/CWgHdxcxlvQtctEx6nZphgD8DjcCLbMMzflp4r
g60y4q4yBd1UZLmyurCZesUD7tRNO4NVLUKmVa0K3yogN27BSA3FEnTg1+xeiZGx0IT3xdrOcsju
mdKVKOVuF/8pNToagJOA+KCx0V+nk/wLCHXeeF3jeGFDHRYypzICGKK4BeAZgleittacAS7INAQF
IFRh1EobDFnyO/Jbav6/p9QvDe8QNBfGPglIEsY88T7dcLCwILL0N0gbDn9gl/N1TMN0o5NtBaRI
xzRdEA9bC5H0e0CcAZ9FLhaImnbnVi9YcuGVcqHy+0vB5TTujWvWbJBXlV8ICI8ptDbbqVXQa3n1
bC9P9H/Tbxfhk4zFL658KX+eD34P+Ci9QlNipidmCiWfqkSvh/Kaj5PO7VnuVgahL25IWsqV4KFI
FAv7JtKnECeQHoEXXdhcMGe5iyZMSJYjqQjoE9OxWFsA4K5DVi6argl54rez3eTcmL08w4ih5FIk
ZipwRq+HxWXNWx8JFgaLeHDFT6C3qU/v7pWbm7u5b6QRyvoKvjpAueQL9MUr1d0FdWy0tQYUmmxy
HmWiDCaDwsPcGwP7CpkTszDkBTg2NCzSJl9+bYmDPiQfwFhx1RNx14XWJOl3OrIy2NJZs1rQ7obg
hgk0B0zcUZ2YIbKTif8bOwgckPi0mDiN8NByMpe/x5B249mtZ85RSfzv8H+VGr8RSjMnndgZJE25
lWVTTxEjIWHc5MqHrT18UgflyegkQ4+jVCM8joAFYXBXyb8JOfPShypg0huNXHmj9J84q9ijRnrC
41JJHWweWO7RNfe/2E5sl6LTpRkSZdfxyRi/IwzxnfzW+C7XfMEzv92NsGzqqqVmvmINtHgiOmDK
0EMg2uCfe4pXYnkvOOQmFKnLkkDV3l93bhWGCIZ+QlctBKtpzhSrOlFU4TinSVxr8d4+EUiCzlhd
5PB7ZTO0LIqSxwHXFasXs0LHI2/l5gG8J48xH2WVvMV3tZTaALJS1HFGoXsGPqmZJbCXLz8dHDV2
QqAq/ABkoNTf6qstFSIhJCtY0zSJfz9T1vShMxZ/EtASqZ1dDVEKYXz5UiYOGVTcz4fIxPZYqUIV
RN3HxQsHzRweDQhZG52nk6PvJGHtTQMgft0T7OoXEdfnrM74S2fgmrRcfDK1E3X81BsKXdL4ZrrQ
oPHQkCSrB1B4b4s/E1/2g3198CeDeKE5u1jwJbw/Uhrhx8l6np93dWaZWYydcUOl+bT4cmmPdZWb
b1BmzZmIrHazB7lxqhaL2bmR+PMyeh+jnIxsH2nbqA9nueWZAKg2k2lSdrqUXOOvPtGwUzAjLgiv
z7HKr0Usw3ux0j37Q+NEE0HAiPaV2s4FYcrv10Fz8Faisk0ceKqFS46R1TpeZExE//JUXgdPqbus
lwiPGhAmQbKxm6pzQD491jUFCzKr9hu1c5qP3+rjprOOs/lJC1FrK3uozMsZZZX212Jqw9D2NQE/
H0qpvUulfsSUo+0SsgLpLqQOoEq4qXwLSdR67L0yD0kbOpX7lPTUIF1r+8cgnutT+3dsTOV+PA9v
N38wmpSSFZS9GHDlfMRW+Ed/1/03FNlpL7HI3YJer0sZzX2fRTO1wQcGmX5bHCZ2EnDFZEn/ggpA
vTTTMen4ekT5FdZl6EiCywePqf4T1TDagbUudEtCFoUxcotGgYU2/wrSvSlGq2jTUJuW4iFFwsHf
dgZyCvqu6QyBykJKAiUwozyTWxakI8sgRZAAgdGPVjyc1yH1ZZhoG5IvDC2vJzyqhR0ir+mdriRT
6S1qTi/go0ouh4wxNSWIISP70LW0RwyhGz/lzSqsVGKXHYFzItAUCsKOLL0+GaJ/+NPLpr306SEW
hh1ZM1ETWC08ob/QkmdRNTXXuwgDg8QCEH99XEJSwwLa48jn6YzZywd0J0gOE9cGZmC9Sfw/TJ7Y
QYmitRKd2KHMAEF+M+fqMPNMLIHvH+SmRwwYwvJW6sq4IhB30ghtk0OBVWWEpE9BhAGvqv8ig1+X
KCulIZDZfPvSp4BCZdD98YCOG1qlliTNR0bO3EM26d6pc7kzyCX0tRNIWrlrEU2ID2XujBz9wq5e
JFWmGHgFu8KZVku+IAznJ7vs3dIFLpl0XOk+kUaLCK4po31T5wUscpNowKSh5O/su59+Tj5SlyPJ
1FlOMpQD07dhznvyQVoyyGmB34nIak3YMivbUhOs7qXkmcd+5irBigSm0OlkGbxLwfmEzEjYVzrh
qKOs1M/dOJ1/POqVczwWe0MAGYy6RGW6i6GLa7kwdrUfNKtH5o//twamKSQd3YzPckjPbINgKMkj
zhVGoO2/dfik9RSVe3/QvqzU0gNQUr29mRAwT4wMdmSbMHVOFnVrVjgycuC7TyDvnrbFizGV00MO
xDRKEkJ+sPSoJ6HtW7wdeuCrcY4nFFt4r/m5vL9MOshdwZpoPGmrYklpJhRDgUSkwXYGnM5JP8df
PqlrgZkhB1U/Q2ZcMlMoAa3bwKsW3KasYbFJcPydEVjD7GQWfrgePbE3OAScZWN/CTqESSpgw63a
jYwI6xvYILUhLRLBn80c74H0mWcp4HiZir4nApq6wQ/pwdRzfIjJ0J2cbLxZztOYCpf5sSYWgk9v
YWV/gVDKKtKawqsJgcB/EPIGv9yA5sAOccgnaRjeU3wLkRtaODi6MmGDJEbKNas6rmV4etpPwLWq
hkdpgBcbOt+NHicTw2qVZfRzKRUneKmhEf8kqUiOoZ63olHkwYAIWoPPeN6x4wNocXdxFwTZSH/m
erNxJssNP8EgBzat+2kUxiRs/GdGtM2BNWNqxNumNJ8aWtsrdSLx30Wuc5QF+LJuCh3E1h80UFpR
XbRyJKcAbFc0wstQWFQdQhnIG2lcWtf7V6iSoKC1UGENX0VoqU85M2c0ztlUBItyKopPGPYxp9/U
sLFk82BJNM1JZb8vkLtZNmYsweTsHWk7AgyisfKi5a3U24SCjY1u8qfkRnd92T15hNyQy/ej2JY+
QbNUXgZni0Yojg/DaxOlW0y17NrJqJVENSn77pHH5gq1LWnZa893BWTcrJIV+GvuKqelWX0Eok4M
ZnQ0CotuslyIOiR4n7NWev2LhFLewBgJ1D6qMT8HTzMIYxtra8sjWoUmhxFT43nwtSuNHD7CuAtu
mk0oxn+CEsBVZ3Q4pWMRM/6egxFoXWAvrgl6KtaEZlsGjxiYjTvSt2vnEmepXviVtm2RCWU/KI/1
mDaANth1C0RhWnG045WSDSd+rNtQWTWUgHm2ULJWQ/yTLpgGsxeIWJjJ/MIH6EOSaRomgCNsZsKG
Fz3hjf8keaRXRZ7UND7PKsZaVZsGvwpdEc1xmvq39YH8VDwsjJCAOuxNLB0h69dr5ff0H7eHQh50
JUsG2MsewBuOS/5P+w4Yshcdxia5q7+d2CFmz0OCtk6535QUK9VFb1saStcdyEE2OwyPRNmVWpgt
2m4V7V0sTQbjrJWjzW9KHKjrXqc6AdhPjifSAvcpTUJupsuamYfcrS3pqpzOzDNmFopIhQ0UFoMM
vXuS3bGtcbZnXwsIvqgfY9Cflzzl14UgESCtzQDDxF6O0G1WTaNGDUyxh9GIbEQ2fLmtXayDIYY/
raxLM3Kd0bvhVzB76on3jRBqFiHNucH4LBKWALVVOc/pHS5O2mwZIuyqaCozPWVMSUNgiECyN9gz
4ORz06UyeYUiAH1RJxENDEQvuQyHaT0S+tFcRUpITaWriQmfDVxTngfUcMJ4xA9bf/1KAQanTKjq
O6bwFdpH7ivBg/8hmbx80k3b06jwBvKI2EnJpAKt410Gm0jpe5egAXdjci9pi22zNYgf5zBMMHkF
C20m5YeSwsQ2okqEaUeZRoAm/tw/IW1MflIq15Yavi0M+bajUUVbwXj3EWdKnZgXLOnmmIq0rBh8
dNVFrNfgMRGK2AJY66jUrSEBsmVD4zwqF/o8Em9ilC4OUQbPJKlNeYhS6dUbIRabOKTax5rDDI0S
TPD2RO1QYHTRO0l+gmhgqygRn3MRQFdDcSVjoxuO1Ntaard12NbU9+Dqc1xKm+32GwZofZpczf/3
pAwn8aqt+4T5lZJfTITHipoh/tTAZxrXnOBEgcNovdsHzyzuieoe67njmSHZ0YN/6IL1Rmp/zHYL
0JPVmQdMQaOIA0zHSu//x3lOP0ZwArTqoqAaWOv/0dNBLxBMIzE73wmSwrI/W2WtqRjtdJusM+uq
FKwWoS1w7kp6h0/LxWjatkoVrG6gFgmC0Ko5tmTUWgG9N1PRtUtm/FeOeI9nNtXJcMoj8et3WRto
uKCu5/WCrqAs5+hc9eO5414hCDXbPii+jYUp+tPoB/6OvyZo9fhq+qGJBlxEoR2NXSKv0GSsaSIq
k5PQTW872Vqtkz8vR+E3XSzOwil0FrQh1EQ2BfoNpjaI5MMG1GvgY1TGno53+Er/y8jAYYSGkqGM
cdB7F0EsRyheJXwVsSfC6vbnUvIvrpmqAjWwGcFhFgtcq6quSQm46Z29D3UFSoF9uPBRo+XR7+Xo
01PJMGnORrL5wMnFMK8QgBR9Vy9IXCtYC6kml/cUMwuA4Lk/VcaojpJnHLcclP6XXrRS0BuPVOIW
j8mP3ARVsYujEYz3OD3zSXbtHKoEnuMsgMl1xY3WePSHoyF0MJjaC+zcgTQLpN5wNB1Z9dwxIbOD
iDfQSK2Hf0ZChCRKCDflOTU3qmzVK2+UM7Oh935XXtYU44uqRQI4KxCqBoHYP2Y6EO3H7okowdv0
t5ww/aq6EYZgNeU8H5DHYg3tC7PXlJ1r9gaZuOXUf9lSLHM3VCvBdEo7CdK65FAsJcGQNO7ZMHpM
jw1vPsVcRTM3DZUrMlqQUcJnN73ozRefv/DXAczotaWYvuZxtlJ0/QL1r0TBPdycS0f3llj1FoJJ
o/iAuKn9LsQbfWFhNOGt5orWoZc1QjMEt8wK70KNjxyR/Z2U0HMA7LnxqfAkaX39qv9dzEwkOKtV
3mOj1OQmN+hKvWbA3HpMtuTf4UOv4PDlzDRqwKyiNFhFTrfoYbpUqjR550j95AUDYtJCgNHRPyLc
IiH0tMVoUQt9Tou6VRzMGhD18PSMxmbeXRRlotlkO5/AUehp24r2J2sTQH+xS732kYz0ch4aBSG5
y14ab80uNMZETr8nEdl9lqmdujAzIqFVCoAOM1KbtthtdW93oLNzzxX9klmpSBZi0Uz3y0sgKaks
zuP7BcGPLeef7qNEhvBWOeCJbxD1DehWEkUrEcw0L08K+l50pAWTAlTLFt4PiLZKRlVDoRJvshYK
+UTZRBvZoyqsw4nA+zEdSaS2eG8lmp3dyw2OUlsGHub7w3HOAo1fxOQEj5OYJUKZYXasCWgbGIcX
2RX7s+qw5QBSKlZnWYll2a7a/aE0Vwifc3n7zZxATUOgoIQHtSFbXD/ZLWgspA6tQlktqMsZBG7P
wYCQc0LiZjk8x7cB5ZFgo2bOVbj7FaEZdcWgy8kiJBMD2R9/cHsCVwBhxOI4FHqJMNIva8WNe5rt
jWs/GRKoSrId8S9aquj1bf9En2n0NElWcY/TaCsdm3MaUV84BAitWzZzGsmPY/H+1VTJlaW9+hOi
qR0dtev4Tq8XCLDMG1fWgDl2lCb6bT0C7GmWkuEgij3toeYE4PZDJ92Ckn77VAgaIBHoQyVExJVf
LQ0DAkgAYE47EG0nIASHkIETrHwz7iCcA30ujRWr6keoLa25rFBYrVgTnoRvpkPcJD9qYL2S7vDM
Y+SiiQK+C1DUMoQGH/Uv50Z0GCc2uARJRupRi7WRGtmBxtl0GMxWcNiSJ9WxrnXbxphda1VOUemf
sx6//UMfrm9NHXeNreGpKItLR8fEv5KLSkhC6QZ+Bio1cVdE8C6VoU74yOGFWruFNaX4n6/rAV84
U2ZMSyYFx4Pk6kop8xUDdDhpnNHaKyrucovnqURq+gt9JpskvJMuw3AmiKQFn0vvrfBQ/NVDs+9m
58G+qBnn7G/GxAjwtbvv1XkDwA5OF/JhceBuDcPDZRNFE/HpL3VP4R/fFh6+CsLUzTqBNDUZxiS1
ukKMM03awKhAU5fyY4s0wR2kBKnig2L9QO0y7H3KWGt+n5uW3gAIdTttkUgidG0CpOvuZy7qFIKy
Re5VRkuQF5+zA/piq51eE8Njd+if0Gji5pfGmhJLk7h97S2MhM4LMnwjCOwki72l5yC5QgV1tgg0
lgFakNn1IQTmFphRQ/BaV2J+euA36Pd2Y8bK421WL5kFLUWbgmtjBSIHc5SBwM3bUAyrtoMuMA3Q
b2u9GuZ0GfXR9sUJscRDYmJ28iijKULyLJjYU9vQA0C7gze21ihPQaZGtFG48cYqjceaQCB4hWTs
/mfICQNf3gGhIdXBovhhinZVLACi4kPGX5dib1/DFt5Yqhr0T00ek7US1Pe27EL6AmB0DA7oeV4P
OPK/RSx37P+i91+jhdIpBzFMGYAfCi5PFDgbL9VOVTIUQAD1Tt4DPu3Fa1/n3dAxymXFKUb/U/dN
CglujQ6PLPCPMBOyiD4syL76r1P4xlt2uhf2EJ9VTtbsSPnHK6WAKrvHMTHnyfrIYIJEwSVl8RoY
b38JL7O21ndC6gYHeUbqYUaQBuCzFtirI4EumBx6xpjmWRPVM9gelVtbIyM8e8RzO+IKtke2Ofau
Uu3RPtltHkWSHtvK2HkILTV5xlXAC+OiL/DAlAw7zCZpW/OIr9LfjDuwACNLfLBCX/KhP17+mcCr
mWGU0x/B69tCF7SeEff/3/zTuv3fXIx4dytTK/RME1DDbmeZ/NAjXUU+YYgRokKVQM6q4Li7INSM
nvTqPUCTJXA+yoGLvrFHV3PymrnmMZ66C/Jsp7+W8FDl4CEEVujGEMBLdHZStQHt/+1r/5ysclbQ
MxwWq8B380QjG6Ve86dEiN+rTkCMrNkK1pn9h8A2iTtcYnDeLJCmw2+7SDNfVZUuEyetLKcIRHUU
FuYZsKHTKCWc7Zco0P3qa1L/vtnDlCOcbBHlcrwjV5QaGBtlOOsZBFik8iX5dQV6U38T46CethWU
4SbNj+qY9jvbCzTzQJFYKqPVfO7p+giyasVQAUFvxFOz8PVRlwhtMeL25aMZo41lc3aojdJ1u98N
TSDQhwXCMjKqTxH8ibGjKFcz/6YaK100HqCLqooErY137V5JoKd5Np7ms1ZUFKe7vFAzrf8VmDxT
J+IhGW/qfaK3vyf2Y7f2FV42/YpgXcjD0RxAMIMJiB2BA3AoMueZDJFD6z4SWtalYaVzJ1kQr9c1
tEuP9/6rtVRkUUDK5j+Sq2EONFTSiG+6zr0/ubwi6+Pcn6ZSlx3O3cSXfxh/sb3vY12w0k6NbtOt
9MkCYie3NpjivSRIadTKvQxFh5pN+m/l9RUP8NoUXHcXQ9GzIInDLqZYbt9to8fVPNSn5lcqIKt7
QoswLOMTaDkNi1nKCG3ZbFtIuhCqhdiXN6tT1YGebeEqKfMIGTfHpGSGpvX6vGGqAiisK5Wy/xCY
Vt8LSS6FHHBrGqWZ2+unedi1PxGdd6Ix7Yy7+Dw7jPZQuWGG5FoNSULICctZmU8q6sjs/qR6IpEe
9doLL7gZujTOV1lMvqY1xvxWkATFXTmDafrRqPKIxVCObTNVSVcD8S6KPt/ZD58JM8Qgu7Z5k+DJ
zyhCuEKsJxXTUSWAnYAuTnvTPqCYokGBVcE2qY2Dv+ZN/5aINt13b6VGrOqK1FiE/BP0hXQ2LUNG
LnfOhJca3hjLGjmR3UrXyB0zTpwL18GRjn5j7AIZICf/CBmYms/zX6XSHxtdFi8nhvBssvflZRKC
qd+4CQqk110ZggRI7oJNeTOcUz34J452Fx7zlooByB8QZ35BJ8BryXJD2eoU/OyLjl6DT3+g0Ksy
pk/PPT5XLx7ZKCmQDG70O+Uuo7Ue5sfwgcidM9OLukYrCjDKNYeMP+tQB1brJMfHDntd7jasMbkZ
1s4TdPEIZF6UwHtDI2YR/91IAPIDFKFKzISAk8Eeagi339vB8R4PR7CiTpzEts6knKMuokcAJ3y2
4VSeyKCP8/NJqAamqk14rca792VHe300lpssGIUFJUIyx8o/mHuiJXbxZAO5jLZJ1NcUXEbUrQGO
X4IXDoM+2SZOnLD3cXx5dqh9TSHChzA9HyPQFHNeF0/NML3MoO7n1Q/dLn8WiyRCGzsKwpDcMve/
FQvVsvF7KxHFgUItMUg8bKTREQs2Gc910283FCFKCkBwEB4AgEwk2bUH/E59rG25+V5b0ZLkK3Ss
vA945qc4onFRRekAT5oQztApM+UwI8eQgKDOXKhJhoNMwdMk+GQpYX8E/oUZsxYTFDTtreaWeq8r
pegMYR0QVySuawsIHOScJdthnP7jCPrQ3RKlkiBErVYrcofvQpD3wJp3GZgp5yMuJDM4Ox/3NuOg
Y6ym7k2fMTcSdlgFZyYOGuThHpqagt2WB9atWwAPrzJOtEtv3I+19fJ5oOOPfUZr8JPrWOczfgdL
vKt9i8MdcwqEE8hkUU33K6ypnYvZDq5vai9kdhzaHHSLk6A1XTI96XXYRXppLr0HQAEH+rR9Kgq9
wgUIqk8rC5G5pTz6eaOJ0uGbMeBDpY5yw54DbJdJC+ucsiMTg2LjwnMRmL+gATpZ4U6Il85Ha6cF
RDh/itoAsiBNJQm+skKeJCDGokdwTH52WaxqEWg64M2l+UKZqVeAju3afzCmoD+2Q4pnnKeWQ+54
8RvTzTdLiTZk+grWpRj5LyEMjLZ1lcXY449advWJ/0Lacrj2nJeKFqP5Gm0zZLdz1c8yYwXnXoKR
IbudWw4iGuBV9XDMEfxCe4rUGyynGYrYDAdpIOvhiRu8+4S1NYWCs5lDEs3J0pgRAHM8nrBlcrci
LIzGiy/c5FBzxZh9mNMwFTShuC1dxcWd9w0JU5npFcxuSuq9bz4jobJeo21oXRlHl5AbLOXtBxMQ
lipkVJ8H+YnW8ya1UCwV2YGQV4N7NcYUUVHolEdqctFvCKlcEO9W7PxPQauE2iTfGHww9efdafeH
YgCA/Aot3qQ52zUpHFCd6G4mL/80eZvfEK/Dk7+xDtzbbQLhwwOI7ErZp50q+JTPca1miqOA59ND
WL/4Q6fedSn8c8bL5zBhBf1qMBUGP75ZI9radp3JKR0XDmphU1/6A6OV9BwMwQVWdl1VN17xxWCZ
q96W86WmxzU+vcXKaqUyUgOD3n6Dn1X152D1hB/EubaeoatEvMYMz7xUgaF5WE1VHacceHw5JBS4
Poc39ag09fTBXfFReJDg099gRrFk5TdqGjT39t0us0HYYdwWy/tob9r9oMiFEZrnPpeOh9tCeDMo
c/wXP5j4TFlnu3pBIJEaYgEbOB3H/GWj7q/a+F1RCXbxawE/uwVV/xaa+qRFjJEnGVobzowZjo/O
DzrOcuCqfi9NzCdgaEqp+6WKJ8eHtdwgz0JQOWfqNP3cfpv0/VjShVSvtJX0fNQA5AroECgwWsOr
Rw+NOK0A++9HTg5mFGSiJMnoBS58cDi7PJ+rPIHNo3QrYwsBMwTga2NhKGqQzhg06V7sr8+N0FnW
IFgUkO2q8LhG/0fC1ira8gkS9C4UOKiRAiFBxD6YLi54QiZsY5VJzNBXkEDtssbPDSc2X19KfpVB
p6MgCtxGCVQPS1ISoo+vPDI+4kBOlJCSwaX2uKqg6sxQWcTolfEEYdffiUyEs6HdvH9IoSs8qRXK
u0syfIfJ0S6f493kKsFPLrb6GONLjO/Qih9grSZZz5pGuJfY2eREOGnnlDLuXX25PHQ++FclHUGV
58B8Pt5cDFHQ9fq64kC17VAKSvQEw2L9DuP2WB95lO3hjlFmmmsFKZ9I4ykjbznym1R5QwxHx9M0
J7dbHne/TsvucqDMrmH6hT1ADXs+Hz+/918bkudfWhynzZiAFfSIByNLh0vojdqQikdoFA19N96v
XBH+CmFxiX/iSE9pe+ng8RaGnsIXT5wYY0kbOlw89l6hYPaST+i1YYL2KFptVM7vyYiIhpzXLSyT
4dUSDkP5PzRV2E0gs6DGSW6vwwPw15aKUuBOGynYEBclQotWArs+9FCQ6RTKlspT5Yt7oruPFcqU
A6EmcLaSCtX2AL0PLQ9y/GIDUQ2LK5YzjDB1I6LwFi1l0M1rQj8/bQvJ2jUhRF0wg7eBM2d7PRx9
K6IuwvfASLsuD+EYwgZcl8sOAn70XRoWxWNH3VabtO8GldmcASXkBBMcFj8K/m8BCn6krdd8D8Ap
zJwbQV/ku9h1QWAgjybTyLwxfaA2Yj4pcEaz6BDMy7B0SCwsTF7wxGv7CQWQ0rcnGe51VPGVqIA7
rx2Sgt+10XjBjn4yqfoXiF+iqksrrjQOoi8cle3xuRYq6+WBUbPVWsn79mDYGN32c6WkC4BRcpix
ChN+uEcrxKVuqaOWL/yDy0e/wjVT8sf/cGvtmig9FYvvaeWHGvEmHgpDtdMCZcx8KPdKgqBmr5mu
XtApj3aZbvK0tEVdhvOGNeCcHy2hM6BH4pgxGQCEokhQwzPGoyf3TewcooNwfDVgBy/dCeQqSp9+
orCRJhm1uh2a0rzKxXvIptNSulxw41TRcqjhl1De9DNQoMoVXTkX/wUM5XB7HiQe184hiDBT7Urs
50oOEdrBjqtqAZ5q7wgr3S7s+IO9aDXGOkNmb6tLMJx0S1OmvVofuKtHL5TP53w5LUmNgkBD2WFG
cvmMnGDjTE22Miht3PoT4fztPcxYSDzwLGRq5NzJgPVJBFnFtC05eABa7dMgWwFdyhfFQXn3aZAf
W/1fNm0V2aFvXGLef9adkLYsvLGPuIs376m5uqqRBgiKHOjVEe/rhLtAbY4sb/l2cTn1/V2UM90y
Sl5dcGCfLHJ9E3DZkSHLyxRbZqFupCu2FeLhFgpXh4cjsW6opAntmV4ZwFjR+PP9vDoV1k7uz5B4
sS72nEj/aY0ywUNHRtGTK+HXT3T2kUvAx17zIaXuk09yq5YR+hQ4XzyOqjiJV1UZFA7qyXQgmXsj
BQfY9jgqVFMElPLiDPAtAmtG2Cj2kcmoFBAGMwZJYnf6r3fCA4lskxfYZxUdFRRgqsYVTLrcB/mh
Vchg7aRzrLC66MjxjG7Kz5SKTNbg7cVmvcxDu2VVAFKInll3slP8g2VjDzZ4G/p9eZk0dRqtmnTJ
IhpwLagr2mlZEa6w7ikBe/wdOHWtQQybZYtZm1nd2matMn8bYKozLHsIiNQSz9euKlrDftTWXx6Q
KpTosrluXZmTv0D+DlnMq8JGlLUBHRSbVIKqpACSnq5Oe8N5bI/ZgOWsQzTgfv8QSpz6F2iNCwZS
qTd+2c7fOE1Ma5cU6xZlxsxTAF6+3un5218Ma21C6Klk9Kc3FtOJmXI/CKAWdvBl6EKdBDvUaS3k
tvozK76PbGqWZZUHDJkGYyt17bH4ve6Dn5Y71UsV2QNveQiJUKH6GksmHRiaaLMvtCHX7+fEMhy8
SVw08sPnlwCgMc3HSb4sUQMjOF9vKkKxHiI7QMzaT9/zU4DSl2+p11G8F2rzEfZh1uoVFMc08z1f
9hbSII6WdozvFHNyz3zFORLO20qM/GMKuSblhUY/AQEr095ejuAscmtEvq7+dhd7997rH7SOppDX
V2JRC2SVRtQHEl2OT+QWPenZ2v6k7EKrvhtO25lAHqJyVYyLnwjA8Y3H0NjBO4mEOjnt/uK6JhN6
jpZWXjqpt/57y2hVM9B9WEW85r644nyhmZ7WaGXXHC0bS6IS/rLb42viJXE8XK7ugYLP/0An5gis
YLwaqb/stqpINtccLtZtjguCdmgTp76Usp2/1/o30+cfDNCt3+2Mpymxkjp0yo7bw8Enfc50EFc5
X6symTcBAotBL+ETRHpED9+lUJXbg8QsDpokcgW7EiQpl8GEWmALhAZNU8/hoj+SsWCDyFCzLUlW
IaWy4JFKZ4C/FLpjfCHoAu+L2Q2X2qmXpmG4ELtPydw0wyhVYjNPg9/6xKznXHtgOg8EjqMmxxaR
NYmE2RYvocY7AJwlnDvMX4MP169SpwfE15gaMFGwt0GRLprL7LRV/hJaZ5B/zhwpi9wWKMuIKShH
DkNqs1ByUIb1JQWrSogLD68U+e1BmmNHSIoFBVf0EYIRZoMnNqViez8P4MQJp+MnbzzHRSP0NZgu
jJJpN8tMwnGyIiFw78IMwbgR5n5hD1ttE1lLJZ0a6mA7UWRQ1BcImCaQB1OxJZk1NRUpVQRkBqxd
R5+frh4b+O6KSbmXVczaGsXA331M2Olc9/4ZE/yadEyteG9sFrm7Qn/LAxjEuVgwN60Htv0I40zp
29Qex63bHpK6a4JjfDEwJGTfvjSCielkfsD7k9D9pMJLCuwRa95xQJ3cJsd64YnXAx9EoiWO0B0I
X7yXEk2Jqnkxdg+hPhIyxHT2DV69B1wXVBQCR9pvvvDZFX8UL0TNNM47tV2d7jDxzLRI4tQDU9EG
Lp9TDbCqJ2Wiy1FjSDpCPgyQS532NGa/1p5W8C2xua/rM72Z7Iflzn7v+SJu77Yfr0aM3eaqY7fW
L7myqv+nwHgSoPGIOI6UrJzd2SCvpMeYK+8dAHTJqKVP1TK691B/EmQGGQdr2qi3kfCDX7mmlRoZ
q2GpO3kHBd+kJKNeI1FZJ/VLr4Xad2i5LLfIuV0U7WAEIT3XaFm21lIiUXPgRhznsaRsvLhsiS9W
8ZoO+yygFK1O0A7stEkDRLw8B8O+CRcmxFQZ6k5PXwZOaGbPfvJbaj/27ew0Sw9ob9/nkZZr8xVh
V4ovDg54rXSEH2msoqdNx8bt8wb3+JaGr9kJOJNabxoHxQakBuIZX9m0OKdFmJtwG5z33w3xz0gw
MY4nfuakPX2GsYJaX6nL6WxGo4qyJESkipT0paUoNxIwFMdzxUQqiIELMLeXCeff1u4DHxNDv3Qu
GyazKTDFT8RvEeTrSjR20KxdhBronzEf0NLrLVyF5Bl1H8li0KiNH1pXxLlz/JHyMBmjNWnfsoL5
IPq1gGQxpecj7LCr0v6HfSud0RlsroPRplNY4lxLxFx86JK3H5eJn04Kz4lADpJRI3zS3hT+bEIl
ebXxZUGhyc6brVDQkqHnjiqckp/Rcdv2+IVrZ/046jkLD0wVZtq1bwetFGg+lo6JEgi0smfsB15N
FZ6HmpklNXBpzNyTv4nakuCglF9KtTk3qi+/RSm/akym6B3JQNq5sg1xcTCAbPfXSYzKu6Xx5QWD
A864NShvMStYagcCDIeKp9ly+6DB/nG7tpLPRi85JlaUEdrGBJiA/mBBY+WnCnN5rhh/o55jVo/Q
7YFiiAaxjMViAvVOphFR7dbgCKUmwqQ+eQQuRJPt/IafnBKa8m3Vi0KQnTZgVWP6SrQBvvFMsYoD
I2NsIoQsXoqAt1hzb1RMI8PuJUuF1wh73CxakrelmW+lQdEkG8R+GS539owMoByXFQyzlPbxq5Dl
qAueoomChK9aF5IZMoGCha4y+Jl0wtsax3K1ICshkWb021ijPawT3L0OO+1FYngviBQSPeDxVBU1
9D8XH0JFR1le6IChNHLBb/bTOyTKiKdjbEUwB/yF857VXvPcpyoopWMel1ETCmOhxzzOz01juc+j
HFXGTjD1f8LIxHnTzVuy1oD6j7Rf1exER/KKd064doyia4KScxMdFdSDS41EcxSdekJsKQGt+v7x
p4bnkMiGp3r46fVBWBC+2405JfzdxEShKiaJjP6jRgNmcBD5lxfiXZ1E3ntdOuqpvcHaFaOknzZD
VQQFI6uxF/TjXYWxC/Zq6ccoMk4N7yagvYuZiiYZf6yN+dKJn05pCAoOK1ktRkKuzsSWiBLWs4tb
gSeA1l9Dsg6C98YPww7sOOae1j55aaf9uy32cKAfUsO4/bAHqoEzPdMgVmTGuhmV/4wj//FNPquS
c+z+N6v9Ez7kpLSneM5PDXqNzIEulIEZxfY1oN2InnA+MM3L48X/OWHKKa5viq4Eqdh2Mswgj+Iu
QExCc9shkPY+dgrhNPIr3qOu7Yoakr5KNHUjV6RfLWCZGVWIwMZ9Iq3M8U4d4Uz4yNwMrA3dUBCd
HqTLiazFuvESkvYcIz8dpsEIV8J1mX52kU8Znogvmuy6e8g1qXPwgPW2Guv4Z8yOM/moJOpBKY2M
d72N+VbOHd0i9iVh2tV0knoVQ68JcJTASXlAImX+2Iae4CBdLxHOL82U9ooxdwGsRkRv71X4a2sj
jKRA4AVPfFyk21GDQQlSBYgmRPUMdrybtKiSEgR14bDV9QjA+BvsuZ9EVip/z5wjsO8wn8BchpXY
hyMRoOFc8bhQs0OW7IryEAhnxmkAEZJK2KbG1C0RSOd3rz9DDNKjYCo0HSu+P2v0XuFWox1DXyXf
ewWfYbcHAj4de5MphR8htfGFJDKvsWN7wI0KlppeyNJKS2JsiNl9UzqJVFwyGqZ4xVkpebhfmmx8
3hZ8wm9xQxzOmH6Pwwf3HooT6VsASzo0Sbp7KOzRzLoUN4anG62I6kiTCYREAdAS5RXvswJxEPDT
Y0ujCfNOO77n6mVxm7TewaymsGDpGsUXgdYkZvBP9Hk0mDhwqL5lhcrlHP56LZswj6o08Z6ae49f
fRX9gjgqXQxz5S4ge5RV6Iz2EYWr0iuRRZZp3zhc6JFH1vHY4Ze5LK9Xyd9aUq4VCdnuIjb1RqeM
osgqwJDdtzumkahdbXAh2qD2I3v8f29XfGPAvnufrFrGRAZNJRQ/qPtluPO0pBpmX7bF+hDLenyq
y1XzRNxxL9fI8lusdl8w/dUIyeca2OsmXQlm7ojRdgPrDNj1ywXXjvlsY0jkUPd61wn0j9J2rNWy
mTO+acc00tcjx2vFAVTjlID0DvvXbMVm4590hVPP3B+sGSP6LNWgJsFywVJ4qyv7crdyW7yedBiB
bRYuhgccn7JA9VHvyGR9CiyEWWucox0QzlXDr1L2e03bM+TqHejjSMtPMmOFdugfTcMr+h+HzeNo
nT4gFEuXorOo1AVSsw24QGD8JrI4/Z06phC+aya1XX5eDW1PByGp+MIjfhXcM85Ozm5QMLdIBZoY
2iUPqclIq1cLlPQr9BsevnKRyfLbr3ajGl/BDHDzqsHVBVHPq851VQGz8GTWxk8x1l66/8xdHyLL
BHAb/35Ll9EYIAwuvgQXEr6LYonxV9x2pMqUQteUMpy9Sr0mLlIY2cQPqeMMw4U+9XTnv+i0yWFf
K3Y3qV1UC73lHWY2Otsaw+ErVyOnwvg48pY4zB/ovcB0d/PqAUoS742tjcEKy79vIUUDWEnjOdlf
1qiTpQN5I/zUTIJlQFDEuyajr2PVBusVYuAsRPnW9jXxbDQfsIGs37XBFNmaeXWyuMdnibi7/jvm
GiWQQKCg1s/Ba+D9JctsZ5nuCkDGzzujkI6DzLFD9cNQSatmD19CsCFkp4DokX4mERCpfMWirpv6
QGFHZEb+k5c41K5GY1AJ3I5D4B72gCDgk+J6ziJJV3DRspnB/W2I9ep5M6hfDEUHoqo1/q/cGzFW
cX0dA7k2urb4m8c8W6gHiTFzFZ1Juza7a9Bykne9e/KPuTd7G03PmTwk0fVj93dkSOjNOpQPPOYi
RSGct3Cq7eElUWta5ta0AUhNyD/81IbH2KZlpfFEmsAulZf4gU2ZFInX6bftcfxRYV165dQKBBKJ
PUBSjZRKeeYq5/MmUbpbQTJMXkUlXKZfnIBhsJaHbiuuQtrxztg8whUuU+3uWX/lLOKTPZmJFUvO
nZlDK1A5ESoHkFWExIn1ZLi+LKZd5kRneR8weXkLaD3EahsWTW0rxvsO2qnSJpfSp1+PSfOTpkDw
Mi5GikOFivlev4ULt7nC2qHKBPdqFNP2zEZcnUmlIky01Ab9Ghzm6lmIq1cJ+kt/AIQYstTQqQ/Z
2V0deX4RTYuHJmGmFUbzIUNno4+04Mod1v9/JTEfDseIwnWRP/g9G6AmoV9PKxUcMsiYqoZH3OQ1
gsZYo9OaBcodkGI+ddZRBrNQhERNrOtn/YRAdDzdG3XoD7z69wBvQTPO/5CYA5QztkXInP+153kw
tIjyLgtyp40EO0GOxqMZacAhboD6Dk58ZR2EPenqJgNkccOkZEWCSIrs2delNjsVG6i7iROkDBOY
Yr/wTX0/cBJoHwOnMHIBUrM2B2hzcLRI3bL7HBY2hwOtWkntumBvDeuzDylMvnoAmvxsgk67o38a
Hk+8GRU4Y5ZA6OrKujh8BcXKbSDVTeJr8zpk+mpssRdzKetM4JBex4Jnn9Zdv/NEfASDuFEE6m6d
7MnWgd2D5rY7LRjg15UFQbfaqCv+au4pyB0byi7gomwKKitjfxWsbm5GxSqhTsy9epLJKuC7BL+w
pX5aLsSt4t5T+zgdr2wopGQpNkwCpO6aPWgnaZafbropWjMQmk0wUM93GEm3uiaLFclIt2hSePlc
YXCBESDWEZQzjzk1bdIiC9PMOti2UqZYyuGtwo+9EVz5IdcvOGDtX8oLOYypufj2F8FPfUrri/QQ
Qh/EP4Z8xKHgZHV8BbdcQ+UtAX2kHGTLQqZUl4DHY4lIXyDl332tF+Tvwnl0EUjgY/HyLFEdA4N9
5iWWMu2SljvojajaAIcWLKo+E98NDcJmxgbFASoFVRO2Y+CsckngkN4zP0v8PqIhp84cZvR4n8JG
7HsVPcmgXAZkmPqs/nWRz5WJhwazo+4hIMxQHk57ohb+dmFu1kgJfSIIRTYdtU8xlVc+RQdDVtEB
iP3ZRrl6fBLYZraaYj0DTw6FD2Zy6wUrWtFj6EwOpvRxtX2mDcmZsBY0sU4SXpXpObNkVhTH0iTO
u0/pTQvbGXEdw8szJednUar8xJf/oQmTuRAAQIegc9EaWLYBV8+Y9LZVlmrL8Gq0bjW/bN7mTASr
dTRoy/c4MPDD2PEXWkE4qPN2FMEV3Ot3XkCQocbMxr0shy32gyO5ngwKY0/aGnZHNqT4CpgjmFs3
OVjzr6bSNozclA2kHR4uokQpEARvsSBXQNrCxAyJN0lem8/uILz4tzkV+H9qEih90w+Lm5xkExJ6
tUAGr+uJ1/7En6Ne18jZRUFAU2GM8csM3KiV5ktT8jmzWwj1bQvP9NLVdkzxgesjFZ5ZJMazPUeo
DCx/XznVjZSfM9F2T31hsZlwQks/jz3I9GUi+52bB6PJSdicUAPpvgxpuJxhCSzBCMkWLwQzpk+K
Pt0/VdGQrcKTCRyksrW9QT6YrPsBqkP/wKeJc4SS+AMRlF0g98WI0njYYQl1KBEbntXhyO0ldoB1
sCf00DGp2eJw+rV24fY3CpsM6zfD87xwgCz1w99PJwBSAIFkjxsUEgUZ92Q8+q2nQeN+4/oSGqKC
H6j/4t4DbO4h6/OVdUkhW62+10xWw0u/OOXt8v3h6nvdlrL5wc0rYpOcaHm1QsSI9oGrn4nkhqsc
2F8YFWI3/PdfBxBqCuT2BKZityOMQjZY3K9r7rPO86WBbJHnNDHl5PfKKvP7/oAucfe5ZRhEc12b
v+f8oYqiyg0Sax4Q8HN8zoKLLcG13meamVBzy6ss2wvP5PI2BHailMVgz6rmEy5n6HXULpUpWEIA
1wpH9yVEMl4G03vyJK5JwLCURS+bBi9WdG8mtE286bea3rQZ2bgu+7huBY41Z9hxMgcr3iPIvyyI
aUjasigkxGh5EOuPH2LRyscYF0gWOfyqbbFYvNVRtraNg2U3uENgJYctBQHhKsysdYiKDMZzBOku
k1QgBdI2mcmeILAbLcvcvv71CpeLG0YByGIMbx5gjNHxbn2Qd2qWwIJ/SuTXUilAjoNsg9HVcTzb
PqRpw780Qlgj+mpr+HnXI9/mKAx2CDqtpRqTTtjmV8rKGeHloHzdZYUcjyFFYXeAXcDIAaJdBF7g
k+83GSsLhNq9MfulG4RCUkwm1/GPaQg1sWHY0ZQY49hl2qG/4oPlRDe8AgtwPCx/afOEiQQdpDLs
lR8zjc30eNCnc78uAYg6wL+wWrZp84LZ5jyYaCffSYVP2O4qpONMRfETcHE2/jELvJW4MvKJR/sS
B1dh4qhC+ImkDQjozM07cpMHfSNbmQjvfYJYx7tvyxYG4GEdLRmgYHeH97qIHLELWx3gjsId5cgL
ZkxhfgWRCcO2xTkOrnVztoAnh8XP4qJuI1rtA04Fx1RhT1LZjhhk8G0TQQ1P+or3j40yjdmxMJX3
1y4XSYe4qlkZs6o/Q2CR2P3NyUmXB5V5s/PP2hgDB3ncznnxHWe5Nh+GS2rNm/oEHni75Ih4pI2G
uvRm5PSwqIzLrHWSr9vTHJCdqCxN24pQgSmkraX1zL5NGlDsmkTmdObMXyzalXHPmcyQOTkoSRSD
0Il5XLThdWV2sVLHQmbIeCWxZGjaPDdjAiSRN267zGQTZzK758EP6XIDihbZXUUvtWw1axUaHmPP
dLM0PoY8kqJqP8MHLz763b11M7sz2zskOCLThaJvoIluAFphSF33QNjwp2y+nua5nMcNFYIom1fw
9HGFghC87gZy6Ry/xZ0aZKZgmKJ+yWbVK/Xv1B4iWtuiakxA54e3ULJVq77nPadzRrNO3ybr2XZb
GKerHCgt72S+6caXykCcrDYD3jsVY/TtG6VB0JACni3Uexp9v1iSPTgwb3oSYb34ekJXwhCwtiAM
OnlKqh1L8zC68hhN8orBZYnakXlhkHeVRahYg/Cu0WzQZ6uf9woGilPVcBx2mkHnR1qdtOtfO80E
5ybdDHttzf8drSIHYj8hNz0Blevr09IPrR3RtgiuZTJV8r+n2mxjRX8Rb+G0EkxyPz4dj+GzRRfZ
+1YpqvZZqNcHFkIW7dvgw21AzNL8XrZe6ZDTFR0E1Ws3LwgoRMcYPpljednHEPdhCdCE2S43qkgv
BMJ/2ivzjy4R9pw0uAZWBCMKHGnNZvZtozReokIBkUGU8s3DBaPVVwXNGGGLLQnKyhMiCClG8KKs
3jwYxnXiiRduIIaMbD89huetOamH6+kWWN2IJxjAuR97ZyELzW06zSGUsrjn0eVfIbC6rzGu59Pv
62VhVoEALaPdPPgvMWZ2IlX+Qqvf3ygqplwWVZxgRmGIe0NN4ehEAzW4iYIsQzZ1lAim9f0zKQYj
4rTWd0931DBptaOZEYw7LExd2o7sur88gXu6N3XCG1aJZF0UjPHGaT9F6hypUtaYGvp1HvTbjFv4
aSPco/zu+EF6PSmFH/wCNVnvoGca9CRIWoltS8hBX+xR4po08HzVOrGuGY4QVOWy0WXBGynxPZP7
XOxLcrIDvi5MkwFnVWABhxRKWYPs82taSrSDQ1CSApTze+B51br/sm8jjZ+fn49czepPoAbWf37I
jO7totMCWNMJvkS0GM2AlIVacuE6Q/9uB92Ct9DI7di5DbUcoz/idaLN4V8REPvqsWbNEdvmwLhr
Y9IegaYmPHsiMIpdZV40XxT+geO3nj33vMU40KnwI6vl0JMhPWuOLR3F15e7058qZwTADh5o/IKn
z2ZRw7ULlRKGUDf6SpwBrZBPcSb1jx7opIOi5+J36lMoqcIMwcwUuTqAtUK/sC1ST8XoSRIYBEx1
lqGMfSgnAao2YmXnxRQi/aJy4aI8SbKNIRn7Gpck+DmBvXOcIUiD8Xa33HL+CMdvu35huYU2Z9X9
CIQIhIO6OPjyyPaRKcpGSE+eiDMtYAYJktKOmhxGydJwiabLkUh2iPmvOdsCA858kWL2TKNc9vjI
Fw0cmNsNUIjW6q1Fi00L8+4bQYE6BOf3ezenfz8vbMatEn/oip0vaW7wvKDw8GXRno8h9+3XUTNj
X2VN8WdNoglJ16W+Iq15ZUC1g4U2N0dCwxtbi+A6COYioQOmVDrr9zKfi/0OzqS9URtMJvkxMr4L
UofUsfrAQSvWgo06enkMKVoU/fpmaX4jUYKF7RjR28uBn3/7h3JfJsHzTFhc92bmHJQ+hcwf9igi
KSzdvwfjY9OJF2LWPp0BVGdDCxlC3nJiCwF6DpXZ4EXKfmPAZkqmobUjfFWPNPsVFGKR3w/iFWHM
pV6nynqBGul1eDZSrpOh4l6XvxyQkNuVke0BMiGogPWKQgrDLoh6zz5sPZ13YWcGe4UiD7CX5kbZ
ih5nqoIlEqjlGwCGfaD45cb+FZZczCKSdF5pYYb3WN4k9LVSK0xaCvvCLpllsKz/ZUzMZrMRdu0H
8mct+sCd1BJKuXd/hb2vmq3bSUUiwmSjuHMjVJZ8BYNZ1Gz4NLY0ONVOEKRHM4+8guc4to2kONx3
uL5aibIRhB2ZYCKMfT8qCGpSkrakTNZqo4zeMzF2IXx+ibUAuJEF10Z60q7FuKwN78jnRtjf1DT2
/He66vCxvHCX0dPVjljupdSk5g+Fa3Mkzn1tEY5jf99U4UIDEMvfuUKbpLbOn/pKNQGZ8VA6u+qj
ZoWzqS9TIAKD4Yxl66+HKKhCgI928jRPx3ICYIzCCDgDfKqMyjuBhXHIbxFxHBRFaCU/6zFaNY/Y
h+C7Zc5kck3MZzuzlzUUZOyh2glqg0BUcCkQV3TKbptSaSgW5zMSU+X4KzAopU4faN52dtSfFthD
CIWNMABCQ1MJQrvbqSaFCMP2spsPAUTYbaXW+RhX5Z4U0Bxnv25v9Rans9+Vd/D8tJbrkTIqqgH2
wlVRe3rMzKN7qxniHdM/ytzW4tqVr7+Igpu6VbOMw/Zyr+kJgueBK9DrBdQAJSkSe2yyt+lGcM3/
CNSFLcrBjD7SG0Qp3BmZeo1E8m5ogvYlKF2w0Df2suhQMj0R27RTGGP7AHBH41EdDMcODQXTdhvr
YbPWyz5TNqoPsFvxBD8R+ZhcUXp+yvtHc950HD8aAKHThP5c6kiRQv19gG3P3XCMzJMfkwueLFPt
4lC9nSjKay7h7AvuG+ZiH0sKFs0efy3Lg5MSOWquM1t2IlzCaC/9iWsC52oQNZQxfMBWtIMjDBzA
F1Wj45Gd4QlTArYHl/UwcCT9fFVoHwIWafSQsLV9zr4d7VDACVuDDQRIrwgxwRIKSKHqAs9DFE4a
Srt0dK+acLkgu6JFVadqBCZl2Pbc7qKoLzQbAIjdF+Kqso8sCwSREEXo30QwaKVlZgMQbZwQm+GN
a/WfjKHQ373DD/qxs6+uMWTBiPFkAMp/dR/7WwgpsDzutjmsZiLAVnG5Xp3bfU5wDNM46y1V+u6T
iOcXXq1+cEIghp2Fm3VPWBckFx7rW6sSqWMbXSR1pGzIC5jWqE2rpwl880MjmZQlHl1v5W3lLSRN
yn6HEHtcQoUeUNnETVhpmegEK7z4tQs8EOATbG419ZoRvn9QEPF0iNMeQH1wGgN25esZg8zg5XpJ
t6+4mAwECQ8b62QWi8guTw3SpECc04Yikacs+aIm+6HNaED8/svWdq27eBMtd8EF7J4/40l8tbx7
dqPvVWzp7XxLVIUGRpvlkcAY9/ndC5/MamCeamY7QE94irOGhsOIsVgMCtNbOHILQFjdtQ0mQWPh
eZ/SQx1Z0zeRzxn3pEuVC1fMCNOTlwIFO4adQ8F3pj3gCIcY/6NvXcx/pqW3Mtw3xiyRvxiokloW
n2u2z6UhsKIxMMm8fYCC0klwMD4rDfeY9s3dGYNH+za/taTLy6KF8rr809SpPMR0XeEX///Rv+iP
zddfdbbdoiK1KK+8BI1P/CAX5+xb2RLEzqpCx7VuAcWTMDh9ef1qItlInU8+xKopFmHTsVujc+Uf
wGEY+dfiUt3oO/8zTQeA9Dc4EHdObkCw0nFYJVIp6xyARKdqHK/4Jkgzq/0W3sOzDqVpBbVXMtJW
6VKWKCfuOC4FawqHUjYhKemm9vG+9tcUuelU4YLwdITxfMdxKEULTueriIkzqMin1fQKlb/ZKR5o
xD24EQYQC06orthuC5L3GP9LURjicXSsZJReLRLep4B+9+EkCujKgtOUASgHK0iDptVtRyHK/9LI
8i7RprLa+M4rIcgDW0ahLST/LueCm+EjHM6pNCt/ldMcIXv/qbWbXU7v8eWGRTAKxMiUAC8imQEy
4uar2EkZuOODNTQ8ABPUFbyHBWTw6+rGjPnodARVeo2wSMFAYpEUtbQdSKhQQqr6nJkiotmTbz10
2Vav7YwHccFwn07hYU0jK2UsraaRUv8gR3z9DkDRgrGmzEK9Q3f0V+4hbDzn7hJ4+iUb6FUopVEV
4lKKPozdHcM1jmdaBTm7bsPj+x2SjZ8zBFbO3518wX9Fhez8DPRohvmraWjIZoubRCMqWEpMuBgV
ZoLF2/fVszdIevhIFwP9jfYIDypcwuBBV4u0mNppBG/DLZVk8/9IYmiLONBWqdTPr0I9bbrFRoYm
z6PX6RY4EDnZqHsYelUD2lfYuHXXY8puWo4dqsbxjwGqBoKxJ6RtI4BWUnr2M7iMCioX6a+hYian
eW5h+WziQtKiPq7DvM59aAHvPDGPqRw3uoSnr9MxgFS8+vLHGsqRk4PR+2F4olKJMCIg18jAwcMo
EKZlW11rl7iXfUL8k537zJLFpHDiv+qx0Sm9dPLtXppCT4cldwf+mdByvtdRX8Y4PN6XQ4uNsdwg
1FTpn87vi7ceHg7KCosTdbBaM5FKRtz1W+2YwQWvFWsQKm4GrO1DfxmXg391tSn5fmnvyb6121Ac
i7KDPQTjY0GuNzCOau3vKMnQjpxngR0NTLYx+Z3puQbzvuLKP9DAHNhXpAj6iZH0vyQwwG2zXMcL
k8l0XlbYYhuyTnf4BQQ7Cs1N3Nq/CqX72ffIOZjAky+hnskIk2sWwavc+1cJNjSxKo7N6vQb+fz/
evQi53y/MTkjsnfF9o1nxWfbDena/WvCNnOQ2sL21ccLR9PJv4UHqAZvdxcZs7O0Ve+bkbR3YLd3
N7e3Ilnk5RK8VIdPz57K1EFeZ4o9nKHewupOALvymMKtQtkMF4i7jLqNXCj+5l9pbiJpul3KR8YD
AnLZTTZE7ws423vSHEfN5rpH3+maAT2ToktO9x6tXJwo3rctdpbafAmXi0xYiRpyZRr6e0Q2tzCX
CmBhwr13cMmWpYS6yMSxPQ2BZYeYLizPiXhQ0XK9o8S0j2i32DbxQGFTfIwFjg3aD3oLNGyvwXm/
Ye83GspM8itQRSgslmUInQljT8vbO0qp1JISmDAQi3Co1/KTQ74Q5qSTpSKm7MrQ/eFQZ0G4Q/fa
wcRXbhpBjsIEnOo0MA/Oz0i7dPhcMocrJkad86Cp6FnNcHJVrhXBGdg1TZS8Ri+lNDZgtu0bINQ+
fpxeEpkdU80nT6911zv/BZVQVzoOyHryQzRTsa0lGwiCKur+1xDPrHgHZ8qTV1UIDk+Xv/Kj7R9c
1+ZFuhzCLOzycPgcLap1JJ8JtPTwoLq8ScpeeDLLOy8GDTP/n2Waomu6wERI3MMdtl6M9KI4kn3i
WAtXNUy16fkVfmjHDV6XSHXDLX0xF4fRw6M+IRTsaqqw482sSjcJP2hjEGVLBz9+Cxj6sjVUfMjb
UODuLJqJZGwdlrzEdcTcTlUUGA6+sbxO5DqLxvzvX0ohO7gWFzH/Txv8C+OW+IvZCXezvqsRkYeH
ivRTR56O61pcPxSGKqfB4AR4MIqZgqaA+dPK38BfL06S6YPkeRMP2yPcrmiUtMQ+Z3n3GhByK8Og
s+DFPuaHSs4MqSOtUhgvr6KAb8vM0ClRZUNkG2ZPQTEm6veiu2Dpcx8OIphh82HpVNmMyMhrHKyK
heBPcFx/rrwgbBzSQKpWdlw0LhoPHv5L1EbikIgctJ4DiJqI9bf+7KMNhPSuJpR7v7w6P8b7Yg94
LM4UMA5wNFi9qevk8jLqGGN1F6X/k7QZuZ32t5J7zyq+7I6OlKKrRx+Q1MQnlsAlCaIme9ALaBd6
HS7FjYURmeGSlK/Q5Ypf3j4Ergf18kOpxWU2toni9CB6/5a+X0O4S88zGuGUlYB554+BTGpvn4Ah
/XG/y5VXGs1+zUOs3GcXreHRg1m79npA1Azex2vZei7tfIuwiW66XMuRCrMpOVROpnaXarCS9YUw
ASGca4zMD20Z4YPqTT8ejuyCfeGnrNn/O1KZ9fMAKT7tu8LYzV2NOVriOJm6SK3xQO5jDLVfPZFS
DdXaoeY2O5cFxCDTs38cXJOiTQZ56spw75IhaDU/+yzdzU3eX2j+r+1Bpa5eJqEj3BO08yTDDpDh
mPbPYsg5zhNNUdvTohHXkTmD5bwxfTrHVwsnWy+7YCIZwZUQP5Ya4At4CZdelsdMLucocVZCGpgd
3cDNExsUf8TOcpnsnLrwzmPO6nNHoBl6HCwkhmcm+o2g+LElvo+uzCQE06egXn/5X4dZgCeOtkHW
J0kZwvPvl89+3KDh8LVN4CU/y8ncIfsTmMBDWOmCXpLonQM01Rl70tt7mvroBLw1na5YccAJpxc3
ELool0pPdRmMorGJGDC4FsJ4wUS0EtqMAeMHiUHlSmsxCYGmCIMk36AnPrilOVsb0u3f5X4ey+L6
zEhyW3qcLNPodH096UWzJVIgOa1rYrg7p+R7aOVPGjlpkIpdwHtyTx5hNZ67VI3Xy+nlvy6OOCzo
F6EuCcgrfOciDjmK5FsrZDyShDGQTLAIhu6KFHnblzDZA0ZWPJdqmF1wAsvlDGeAtX/NRmSR6kff
5v/zPRBh1OcGHPSjhGfrjs9w8pOjWEJ32OB5zy6SsYWvfnmbpdhZCysyuN6F5a1z6gn8EpfjjAOt
XqFWCFlI0oqtwL8XyWjcgiJJTuClSzbi/7GtPW/cPAUSsiNCyc3U4VVVu6DGgERQBrqjttu5NRC4
FZy0v93XkCaDjbOoEdnd+vQXTETnKCvdh1uQAYUQ1jq8zOPqKML8LLyuUDDlLueNDjTSllPE+dfc
sM21eQwBy+KJYtleVcCjyvWOSyu6BH+1CFjsq10T9PH6NpCOjgSDeLebFO8FQRxT5TjQ4fqGfcOa
wGLo7iv0m8sTIWQGbSW9hpTBh5eDWWM133XFvBKRRrUz8KGcdxGPGUQKWuYU836lvIJV6yGK5I3T
xZbEEsX7vRonTdPD3S5sMFdrMXc0bHcMEfyt8gnG6Q3QxF6k9vsNuTfFc8gQX/W9KdEEtkqToaLF
VirJPlflmPpbuFl4rtL/qq/MNGXsF+VdfU61P5M/lHctgA51mbs77oq6TXtWPCs6XmE2BN6KRenh
qFNYnAfJKPPkGfmOrRKE0PqocSF/UHqeeoC7jqSwyOTyFkxW3Bm1Kzh2U1W7p5uWQW51hP6REH6K
OIG4Q/M9VcgJND0cctThQG48RcxtxCmXjALQq5jcTN6mB5glMf9ZIomcMJQQwp2O23JhgSEDufBl
qqqUwklJ33zRPmvLFTqR1yzSQCGrJCRZEHtKq4owk0iYTMMgCF1JYkakv113sxipmeNBWf73ZqXO
LP8kR5r8gYOfjicuuLbi2rxuyOAGnG+oAXQ1XpbBDPxPQKtiYZybpfvV/M1OTOnwbAmaqpNHbm4x
uQXxdST9nnMZDcgklZANo6xW6f3fTEpnVi2IQsNZgPx3vlEt/RPL7kcRHR8wtgzvgVNlJcTmcfNv
qQPLtND8L0UOADP1TPmZRBrLz4QXTM7DpF33aJHSI2KfxuNi6fIUwi4wzF4pJ5IfzEUcgDHBsPwZ
lgFikCbj5vGx3WDEmQMlTq/N83AKa/OdwotA9ho/E4icWwcpMxMGAOAfLAzAsiPzcz1O6tZo7ymG
mUVOTplu1VOrgBGGDOea/6V/afuSU1IVDkmmYgbbZQThMB5s6/5Z2a6X2gHtegyT52SLG4FCjP/4
kNIWCm6XwO/IjVwVYKGq+cDfUgF6EUuRRtr7H5lse6eIIseVMFNwyGJ3ZPMSRONS0r1/7vKWlnb4
Eozkvltvno4Ynjz1yMJM+x/OdgYAan1jPAgeR6qgpBL3lW9ZC5AeGnmSZENW8LibaiZxUYyZyTxP
W/cej36M4CieLqExusiW5LsN74nT35RotP81kzaGOImSupo6hfw0Jph2eqJxiaktNE/Lz4FORCrJ
GUBa27oU/e4S0g00V8CrEz+mte+e8M6iGznFYtmnDyzyTtBijhzza5YJ86ZS6wo9Di221qgDJQgo
y6LaHbB1U4QZamaD3wq90taQ7bA9ofU0c/mKjWnFRwkeoBrY9wJpQGM+A00HuRBYjvzvgL6wd5Rd
NRI8wW1weUtkcfcVtO0fihBfqWNeuHptiXztiuNGj1ZO/479CZ1jzpBEvAT4FKRHYQyqroMi0P52
RJ9r8JU4wOEoTkAwD7KS6W+gIuAiGgT05t9YdrHDcb20lUGpR6k4y//H8Vk007jzl0XXi/VtxF+5
2Vz4TTg2HLLnmtLtem5XugnI/wX9oDIuLlRmcivJFijA6vpR6b+ZSLNm27nTypl3TNMP4iqQe04Z
f+usEfKr5U+vcZKipU0S3C/4bGC/Up5ihyHTPoGRnjiKMxPKwJNUZKNZOlnu4iOOwRnZ56kKLJTo
3Ld7uht/IT+BLSpAECTkvbqgDW0k5Cday0zBE+m4YvlslEYoClhLxttgg8bAP529CVs+O/t70kjK
DQCAoNO82s/g/9es0aD21EBHI29heB5zsgdG6ZqYY1PEMczr2bsv0kbc7n8DnK6zmFeYiXfPyc8N
nnueB12Dcs+YuNt9Rz8WQO781VHscEp/fm2zm4Pd9+rxGfaQvFkQFmnVpOA56E5ZFVbn5/M1pDiN
j7I8zzWRM/5orN2VKoFHw+9LoWC1WOm8R2OAqa+FbSCDfkmsGOo1snkXEuvrvZF0OCh3kAEavXgb
UJUE6JZtGqKCZznAHtvOlXiA1tId4p/3jBHdtzFyZ6ONzjdzqFQUMpb2et5QSABMC1fIU4PD9Lu7
pmWL29bFi7LD6+64fjy0AcpKG36kUjQB0mZZY06ZbNlSvKOLjPTaLQKj2nW9uQy7odJgtFNO5Sp+
32IG8kY7emJQIxuFmsUDAsa1ORpE+6XvvEUd6LigZ4ltCOfU+9Zky0TAnyq+0UNAIIHodTpdllxd
1bdFAI3IE1g+G4wOg7Zm7mByCyWgONkE/Q068PRE059ff08EzWVyJJbrrwogs46iErHKZ2SQgbEI
yUId4xa8GT6yD3N+/Xjnvg2j9LaZ8OYUX0qmda8EVjN8wE84My3q6Xtmy84JiZgV4pEaWfCIt84W
iVbY1pKFIJ2nGJpTWGPwR+V7yrn8blqj5CZcXOGvRPccx4f50/id3DQ9mVaBUkq+fI8DXl0tvhWt
MSCQCH0RjtTQld7jAPKhPJr5T3Ynjn7UDgA562jKQ/HNgs7H1zblIB3wiObDscvmhyZJ+P+75DIM
0DK4m8qbIBKLPomU3UNu3ru2dnAQAK5c/vOkvaSYXoBIPF7ggKa7zXoeDCeDTBRwySeY/BiXOm0v
XU0qjHC6gOLLELDfq0+buyW+2Rw5sk8NPvigdoun3FAIAbsXbVVZk8W7s9cwpAv5SyLXowgKI47w
0T+A+5NxsHZSLraFF9W6Ejork4NQfV+ldvLRz7bVcf7MphhcIy1oclEMdSTY66/ZL6pEvhWQ+IMR
MxRxeVLhFokvkcbV/nsxHZjSXs6FcVVVJ9u2WRBYssr7J5LucsYPiGcUsFr07utl2vjDAVk3U5B+
I3CGJcOx89+vn8P6oKe/v8sLRH3XdKNz+4eUsE7wdfCzIeDWgDgdvrfdsQC0kcSh+TZG6R8m/H8m
EYBezfCR/iPHroBvx6dHA0ja+cfsr7T2nskGN4lplDtLfq92B60c+zkPKORECiNCI3LxdfZhkD6o
HKw6fOWc5wGNJmF9vUr6oyn5jITmbu8qBuFsujb25mC1zvkguq96EkPvxtDweek4WQ9zHkNDSDRN
pHECba1JzSfuKa13B+YsOVw6R2J2O05miH2qnJE6khaJJE66cxuF5LCxkjvBUACnxh/ehGJDHC4M
BZ7D93fOUBlFLnvuRTlkhEAqStZci8jD3Q8s9YZ9KHj8ZqCZ92lckds2ggNMpOPCa0XhAcTGJsX2
iUnF96lcUKpyEZc/4pJILgn8i7HoUvTkuejJ9tredZH+BDA9C5WuOKK2NeKCZkp1YkkUcuZDGSDd
gEWAvtHZBNxiT9uknf8OTZkMCthmpQ7/0GEXTCpTlP/zTS08sYFOnQyFWVdLvuHP+DtQQq6AnNHg
AIiqUF1JI32SjToArw58mdWCuTNy11vpOigU4d/j3ZAyx5PFGy9/viPSg/6NcoNaxErixqJ9wQ5P
vILP6mL1UxAJlWpdTGngjuW7VPc4XhfkkR5xf67k8MH9z6D6MCEGNGvyaJ1TG5hMQPNem+6NcINu
YHROFLGIzj6PVFjfs/GcjHgN5GciEKHBLnPgn4Zg1cJz6gJhTlSBDQ8EsMayBGee0z1HBJrOWJ4f
4kzRjpjIkTewV0Hqv/rX2iJ/7vv9WnYPJkVUliYvlPkK95RGgmcZoSqnH+PA9X6Lofmpw8GWo1Vd
ZAIsOFaE3QmUuwon5rGjgQs4MtgKZxBNJWhi5UvbiS/xUy3stUCKK8ZWV8ZSwto3S8VeHhY1HrI4
/RPID8sP+8AHZHEmfqMXjAcXLimalGNjnFMD+glF1HYW6HcUr9mudEqnItuBwJ7IvPEsVhiyLYCD
mgxR4f9DgwPSuPv3oWAcHkMGo3WWMgfJNyrkzXFpKKyh6ICy4sUfWXQMR6SjuOABCru9VoiK+dpg
GuIXiOHafnBKxXdsU7dsNbNjJ10wcl15kixz5XfK2fue7nHk9+lccF9YmPwwlXH44XLhX4odum4Z
vmMTqFQ4eQ8H4fxmy39kfMjNcoe9aFI8ezoRrmFhFdVDfuVvi3/019wvNkdOsDuKT/7xdynAc6h/
gTLX1kYAxyapo3Zm/BN/sVNTiCbLf65xXUMhl4T5SdfNgKf3l2KptNjyCrUa0lz5gZKkMvxWlfhQ
SgigNgzzlPT4330MR+b2itqAlxsOf7vzZ1PCRapv2VwCqSH6RdoxYW3J0LupLrkMrZf+UgjfvaIy
N57NAA2/1cjv2h31j1npCconLMS1b4oKZ9s47+IjLmAvNsRCKOkJ0dojTPtBABvUW+fvjYkkQwJ/
sshV1tuYUG6Wkuqe6WffV7gu2joYr041D8lvyoT1KyIMg36VeN1sQnasqzxGv+wTdf/uIqQBdnvR
JT5o1kh+YJfECXTFsA0tzfLbWFZ4xYinPIaTJMV3ctOwDb/X/IEpIKtrd/GAi3BaucRmNE0xtLip
XzOnJ9KSpR3d3bjwtnkHCvjl21GKq+xi6B2KsI4pQgYYdzwuKLazfEY5Ul5tkZ3zaw/RBIs2zj+s
X+YwwgIiKcESHF6xzgqH2FbWpbku+WAdfU19q3QdLaZwUWsCLgr0WlpuwJ3idAPbCe+BHToiM8KG
0ECXwXMmrrYyIlHvyBvVsTGYiIGPbmX3EaruiBOefhdTIDjRxTrKWjcofO60011hEMHbdQ+EaGJP
ILSwlOP8tGjCkV1hNuIn4VMB2Rdun3XM2VGtbi+gJfUGurt6xmgQaAdnBxG4IQvocgwXgVZ3FZIW
62ELPrqzM8pzyPRGoldJtmK8ZrEE3HbdH7fJkDMu3KWbJxUI7FLHHtJyOcJHdT/dGSjJ3g4adJRr
784nZT3S+q11InMD9ibGLsGU/DbvzDqo7vWJRkT5JzjdDbH6qJz+vZ1xsU7bGgBOg8DKV7mQiUyH
dLGbi5FjDSz4L82vdLNWnqxi/Aj7W9fnIfsXRvdYAg8zLlgHw2kSVFcPVq03PLjc0aLy5PNSWhWB
jEXPvNTmCtkARRG/vWfw+X4aPkuePtpB6ZMAee9P59vcbjgqsuaV79UpNnBycgk+ae/1pEp+2EXo
e3adpMTCZ9dmqzc4ZGkcRgxCXsMCXwbtEyz7GNL644Kdggg54glBxXUP3RK54xiR6lg0BkTwGZEJ
rffEGnncvCK4JjqmI86d2j5cDORUHbT7KOWA6wPrmWF788VoNexb3vSk+sHzHuE7JYBaTuHBmj2A
UMgkl9TR6UHmBMVqn0BSI+rHncYzKXq39s6Y5b33+Gn87nXWXEF2nrm6G3o9ZcczDsHv6bHSROWj
n5o5Wi6341V9jVABI7lZCG6VUX8TM4+bf6zod5Fv83W4fewb/+5I8PMZh//Gv5psnLMqwQ27umEC
V3G8pYNwx2KwqYaMzOSgXtVU8Wh9vh+ATfXRc+yzEKAg7vZobkT04ulZ3wCR3cMGA9pnwRbPQtl/
rdQmsPXpcCRRnJEAcukFu37/SuakMUweW7wX24omoP4Awi7s08mdU7abP7wYxhLa2oZgd8Dmbo9s
8GOOl4mUJEAkaylOHO1T4QhJdFWevwa0vn8WL2ZA9XRnyVUW+3zD6D5DgCoaERfVXyCXUIETlCaI
/JSaNjxa3jqcqVrTrFURMcz2xiukUzy6fduWgS9GqLcFlTOPcnKFlvMvdFmeSKbEkoarTqPvDTnE
lmeSWc+Xe/nsRy7iLWNj7GTtdqxyFg2urM1cApTx4aZbIASwihd6KR1sNhU6inx9UtXC8oddGsjm
OlyYBtRQxWgBGntymGygiUvQS3NpWvsKl1xNsLXOkRJbIkEQnLU+dJ0+SZQiyURPFXEy5WvjrZmS
9KRTsfMhkhObP1bgxO3midBYDUu6kIRVgBLdlmtjOu+xXlz3eKoMME3vF5CKa6Y4CrD8LLYs/eVs
v+iNzGPaanIJOS5ZIB+agYIbdTGsLGNpg3U3pBUunAzcVcPMNxXO6iaBuFPdhSbeCVUDFt4wS+Kc
0+1UFP8y6xFvkxjD10F1jq3KfEprGQ8VQbxZU9QsU8SFxERsxzUE8qgV5UNEt+rtWNtXMob7nWrq
X9Ii3eu1ZM1s4gZq9D48soleX9ul3dXIhejygRPw5lnQYO6Vm/XTkDfk60a7I3Ac4AY0piHP6M1q
5ysEUR9M/2jpoTHnRk7RSaOKVGuIjYg4f3OiJvxzJaY4CP2rw2/0VJ1PCj8jJQvFerswJdfXOcvK
P1H7b/pgFjxBwZCR9v+KXg5oXxsJHHSxgnAu7cY95pGXWv9b1ZbLEg5s4QIyYU6oZDxPnjg3KIf1
p8NLE2/Z45o+3w6KQZqfQw5PnlABSFqUTwpfiY1gsaZqLG9rAXAKevS3bpwh/rcQocNIGMahKoi+
m5yNymH/obRVuuMbLCczQLtPKyFUGf2cdAbPjhE19tC8ZZrNjOk6pyhOA0Ps3oTb842Rk1AvmG6M
3qqMKlX2ORH0kohPefoE7MgzZZpNcwnFNIhNLNP32gHePLn60rVZBVkg4p05Q+QpCfFzDOxPavcQ
bW5/Ys0KCLDHUPFu0q9NECPBiQ+jyHdgQfd6HMjbYiXCVJ1w50ZsjbgS+TuxJz9dTCt9J4rrz7Zb
yRVWeu4mLNZVqFyJ/oAA210YGdY3RrWLkNd2FF4hAtMicqu4vKtFaev2BJkewyf6Sp6KKn2UW7Ek
9DYX5Hh1USiqNqa2yxLhoXI0AkmK1ERFTUP9eQQmYna1kmFH4Bxl795FUMsp8WgOD/VXSOTOaGWW
hTLV9CClntLgBM+8Vb6RvJt0mTBKyWWSUfocM8oeuMW1k2Ld+8j61fh2PSnhqYsii4/r+FSBJLCu
zp3owgIdcWRF9qKdy03yEHvSb5tWG3brWMFUlNtZTzdKuoHwr6DxcJ+o1E4CJ8/lA3g4dd+2mT6Y
lcEStLkCwrRNnjbklBtBPYr3xtFiK/kfvzNgQUoQcs1+oWLZTAxaimeVwtYHq4nYXPW4IDz1faJl
glVcKIkmErwuWhINsCu70whazbjntGoyYgWnhlqQEZSmhmzJapI/WsbUMpXNW896vK9Tu1HYO+DN
TPm4ZgCyHNYzzdJTK80cfaFCPLVrY79TtH8WJrNw8gVWu/GLXFOY5jvLF/2WMYPuZXI9Mh4OtqAW
x6+uQ5JfP0y9BZhUlGOMufgWc9ogWrE58uEywLrf1TTpHwCTXKUuNcZqo9B9U5UPJ+8ThhUUi0KW
0JhIuJXAJmP0K/iP2XbwmYy44g0qD5A43PFsebHt6cI6NmtDPM3cEUio0pFoX131Y7A2XjjzEZ1u
I9oYJUjUiRSEKkPYQzBkdd4zzV809QM6LmReBU/uAle6GatVKy4DSK20clUdh29QADRIMs1Aavvf
4frz6yrx7wmzRpk9uKR7CCSe4d5b3CLW/EAx7IPePAA8aNTWBAaJD3ohR7wmg1sUhdEZ+wK5kEtl
7h7AsByCFSa8sJUOBf8L1CpyL5LT0R096nQaqBSBVCIeBHkLGxu0j1zrAhRIi1m+diz7Wj6Zxln4
OMwb6k4UH/2Iwg8P8Ggd1kdmeukpawm5dvdlc1ikD88sUewyf5Ahcy/Zct1P8VjFFN3MiPSv52dX
dWHpTX4L2+2qHd0vTl/T4P2HLnETh4pvRhuWXeKBcmG7awQqUP5Xii7KRcNO6dT7wx5uIKngvkJK
c6UFFd9BQCg/bVYIKP00HS1mZMh+HpxZMP+Mfj88DKTUtrIO6/dvi5eJ79khUGETn7vykgZg62mD
GUXzZwRP5rS2Cg2BdlEcGCfMcB8Uh4+wrSP2cbqkIYGIGFnw3pdLaQJZ54Q4oJlfYQeHSHFjfDNw
rwX8LLWP6x+CRGNTpeRhleDRu4TKwzPW/tN3NznzPk186KvBQNLiwUMz2GYxu22kMrTBONZLKqfe
TkiUpVLU9zGy7B7yD/GRH9IewTc9pFb/5iyDXZLni4T0qgwA6au65dXTGfbLi6elB/iNzy/xrmKh
3RTO3MYpDHj3UB/UN/jXRK7TDP9mdVi9CMasRtJE6Sg51fy4fRUgUtPikNH8EGr4u65OijLaDe2E
aqHKrpwUPVsrRpTvntwAg2J2njEgYqlFozIpK1LLtGWO4k+4rV3Dd+4bfPBBXnIdVwGRYr/lzWka
DLipNHiooSXCbSTdP7FN0EgwW/5K8eqgAuSa9aWb7hLIG9JAjE0o3s/xUgB3BttsHJ12/1y6dwrf
BKhoy/SPpJD4xCZC4esaFk+XrGQd2pTNexU+5vKNfsk92aqdDIctdNRx2WpMbTxMAKWHWK/N2TR/
iGGj2HadaoYJEzXMH+VrwiYTUyXL1gZ6s5++8ud7xBjczrF0QqatEB5WGGmXMeMbF4+glEhR9OXk
Qoobb9KhQJGkH5oz6vrKgfL9SfcA+8FVy77IvtU66QghKXiUWARBrr8Wz2QRHj1jH7G+x0XvhMh1
Dj7CLp41Z5HZsaTHsZtWBoJzolVcZ4O2CiYUfMBQZx+UX7fCdjwGgdcqR93VT1tnpZ4F3PznHwhy
e02syO8GfzeV2T4iIKeMx2SE7ghE1d/7nEWfZSkJ8JUTicIoIMxHNTV4DF5zK+RoHZGFepcHNUwN
BfEGGRV6A79bGfioPNyRSrMYdhcXqqywhiHA4e8Eot7Zb1eOJ8p5S3MRCV5PUwxaTEs2Vn69PFY/
sn9EygwtDr//qIlx+4aLq73Y030KKoMLB6G7GyZiTjK9v2AbalYbh16MQGGiGzk+uHqOvinfoKPW
b8ZJ/2rEtGREcmUTVOCFrRpliO+B2PDnQPhjQ5Ra2nkEBcmkxfTZjYfggzdIxUXeWoc6H6p7PMAA
M2n7VmbK+bmLAcussRazebSl0coZl0aCCWxtOIlazevHDpJDHfLgIbHQJdJILGMw8e0M5J4f3fM9
NgaUuyCZmpg7tzQNhK2nFyH155dVX0vUXgZIKc9ykypSg6pcAGVYcrEM5SyLLduWJpzXOg5Z6HFz
iQkyg1RlXukmYF5o0kTRh2/6RKrO+BQFdYkGT5SJXu5DZ5jsb6TXGTfcQt7OXsVBqXxVqr8s3Rft
izjD1bC2aZiqNzP7u7jNzjIB0g9AcpbdZUODUvNfG2hFqTPLLbktHzQS7WZEpUvwXKNTO9ukVhSh
qyHvC1G/yqnzdWCLTyeuGA0jKxZKkv81tDOoiOQ92HsQLO6luDtdcJzpcejhwcxQz9InAF6jklvH
yMqHrVRVbJUEoXM7m9XvHXRSfYbnor8OMWTjlfsX630siJzvqLTewt7eOmJhZ6JxMl+2xQ+GNmCz
9ATshzsv+Tp3+WngXZvC3s0x84xbzPj0PuA/ywkE8cFtpYsugybS/QTowzGOharW5pbF2+LrlFyE
iEU8Bjnnhz90Yb8rJIbi8VMvi124x9nes3dx/GTDt2iPEzc2/dMQZaK2KHLGoxdhtWfiyIUqMcW1
D6vqu8yaR8qygyncoiqeuJgCV2Auole2cI7SOzNfpIlwVmtFK2fiP/GW/lr4iyqmT/EdypBd8pXo
urjlQKLuTth8h6jEhc9gkXBkFVw/SKBR6XQ7UAl8+MnmbdUtxFhKY6g9UjH//tNaMRaBat1mTo0i
xEMO9ZpOCpuemj7c4okaiVRTwOXYbOASpMH/WNlXhN+c77rqKxX062iYovoqyJLagCNYC+dFLQnI
u0mqi+ePcu2DW43e/ntZnOU9SS9KwR+JEaSgLowQfgmGEPQ5ZE+vJ3Tjr6QMUvtPt3A+v2Vx9qtJ
Ls2FEV+dpMlwIiiIj339CZ5HwsOPl+gk2egOctTpm0/U0q/fBcAtPVR3FNA0DrE9G3pzvOjXary+
p7eXzXbPIWb9Q6OSdpPBIApw7pLGWxdkE39MivaN/j8isizC5csLmYEyNkJgq85zRbXQUEal6LGV
fnc/nv8xWBmIVuvitC+8jZLiDphUtCZGOmjFiVZ3CPKJTzYVfV7NSnoPesef7761ZciCWCtJjYgr
qMjtXub9rIzX4FlgtIXQ+jO3rlFRulpvOiuxxZiRYC5CVw5y8YDhZehD3jYCGn+6pKF//MWyTfvt
jntV1kGVPUKQhPRdJ04A9jWfAtJMadLJK9fB7iis4eh/cgiKBfz7h4FgS++BuePAvryGT0BotE4S
1gK3s+v7q90ajDNz0UxPvUkx09RmHiDC8WVcrLA3758N5lFn4cSU9p2wC20z25TVQk3H5ac9zLUT
WI7C3JdM+ZXo/KhWngx8nhOp4IrqRY48tGmFqwKpTSDrVDu+ZfR6lfS1osrTU5NIAgDSVRwypRmr
6t7zQ5zN9FtGosLYOw8atyNml/dwruam0QX7fZuUxwJ7TX8+l/gkaTtC+AoMUT/i+iUEMOmluv3c
yLELpDvjkt9HQEPvrsQq70lgfT+MllGSUnoMJyg9Hd/grjO07b52WIhIlfuzs53/jZPOrFfU2tls
VZOaFeWYvfzeldWGnm+NyVzaOWEaCDVXsgBZLCn0VqhyRzEI1qMa9dWO4yv+tt9x9Cb5T6DxTc4m
XxamDihMqbzeOZ9Syjg0U8Kt8DbKnthuzamxU0SCImVNr0GuDkMph74IxQOIqTQOSj9iHlN2V5T2
ya9nAd2R/N8U9YgKSGc62o+2LcxMUJbeDTItivuKEh65+nNCONunr8wwujr29Mv78QRKq8gUPjkd
Iv9/fg2c3OSmaobW0LQmM1CMKJCqDhu1sj5RqpA4ZkGhYPS0ft1qBg7UxjhwkF6dR7t2w22Pne6I
RC4ta7Elusg9uEkdJfqux/VIQvHsYDeOKKHEuVlv/c3/VgIUFtrYqZ+V6UGlUU9taty3A7VDFSfq
txeMI+IMyDFgvTr6jdTrWa2z9DDcPGeysK6iNC1YGBeSAH6e17zcSEpgcAs2qWOaaIFIivETTP/X
jstCglFkRS3pUFmRm6mIdPht0p4cnA9y9onLw9qCvmOseWmnepIFZvKyCI0zefG/465dpTaBgowT
3VRgG231TrSAQt7hhVOG45pF8dgkWMPko2402eOmlQ7yzQ76C2NrWSrP8j4/zEegfB1KeLQwORw7
HxUw08Q6rPBuLPS3GzHHlwwYP82GF2db/yw4lUim9N/SzU3YjhClV7I9T8J7nNproQdQLmpvNRq0
yNSddYym3IxeAeCSR2xsdfDYiX3jLaeV+1zKKF2ywYhUEuwrMB1aTWve7yZ8aveYFWpez09NaRQK
EeqfBLp7UWbhwTiOB1e0eLL4q1XWzzmjiKw1C9Sc8UAHjqptQHkg+8xak1j3CCikf2YaI7w3whLv
oRkG+fVqeg6AWohvWFhfj1N+d8GW+/OyFqyhsR66DLZ7ubzNiB1USzEmQeG+GLx68ASV8ATEf6jI
l/arixdS67WEpY5oKRvLXJW2Ou8B59m+o7ya2Q5cRYk7ZmZ8+rz5vnK0GMxdhwdS0wA7kN627+A0
kw1k95XcM6MVWXI12x/nrb7e6OAPDaAhJ/RCUh2fx5EvuUhDi2f1/wB3uuLEk5uKyCp8TQLagcGA
M9ihI3KH6k7OiOx3VEJjt7/IP0S5QU2l3a612QqPRqONEi/9iCzgVckdlZrgwVOMHiw1v4pTTf3T
Cxq7VHCbl9+/+8IwXNA4YxsdweWuRqqmU+18OAqjfNaVyAJVSod6Tr7cmtARTGTWyh06+UhwEOcU
kydbZSKOTJJgxiaoe1TYNM35rccWLPKXlGatDTszXT4csaeB4dUF3Mgevn3T8n0hSPJbWV4ETS3P
cG4BGtRx//rQNhCgOuhd4wai4Xw5chDJ08ze1AtmoUnXz8otj3/C+GrC//eppnzLh6avGaGLWTCz
fKo7h4MGx5ETTntG15ggPr8Y7UkN19Vn+unFF90sHo7V57zmCTXX2FFX87tj3dT9LVrxPVoSI50X
IllzoDQJ8EWjBLVtnFDLFMAdnKW9uLLxtsUA11+g/CioIYursr1zBjtx3RcdHaO16YulDgCjSEQW
XRSZCdAK2II5M4F1N0f3up+U4HuO7cCedMdKfNgPr6tdIm3Pv+iqgWUj+uq1dHi79q1ULcGYA7D0
101+/Q6TZaaMH+HWFAPhdpW4IUcQO3RlzQednauD5hlzkoTmhVkLe/HffxIxyl6hs5rcVjJU7Qs5
x2ejQFyihAobRV3DOaEgFpT9wm/UcCzw8kWk9Slt/Nl1LQuwrMxmKuMyk3Zv7iz3w4XzeSID85UE
OL8d6XtAaxEwJzB+TVNAe31JMmuItRdKnZqsNBGs4RAyGbsL25JWdtoB9coq2QuIfsgI2dQOaDQK
bBcfxK5+zUcFfj+xQ6EHeKkoRTT7butErqM2YgSLhMWu9a7gxN6N3VpHcw2NaxigsdY9hE81MT6J
T/RLQ+qjiNRx2+0DcsTbI+1ctM3Gyovqm3UVwvUvW+VnsoWpDvQjGS1TwOhW7lEG1n8olD4rca/v
B31dKEi6d36iEOKGPNZbIi2ynD7VVZ6XPAJsq977DCWzphd6rI2OYDmdFWSiMt+WvhgxmQrR9d6t
MHZkyE1pbFlrBvdaqAIpBFfCyMHGth6SdR3AkWhJNDtNnAL2fso1FSgQJqn2grHnGlMMQPF3f+EA
tb8IopJhr0ijwfayuXSp+gasc+M2Q8vWJdpoLdBuZrYqmKWaoFQuEGIG8wpNE7o9+OQPJANyyCL3
raVEYHVKS5Rme6+z/slfsbnZk3ouwiiNw5bYdIL40nyvn6CknwFhEgU9y9h/aoNIPM06CDtyfn8o
1jXKEOlrWtJzlRZkQvG21fLc0LKTZMlKmz2u+VwNV3XcXPRFGYRYttrOGd/0vYrvcD1/Iz+/h933
/POiFpNn+14i0t2OEirTUhBy4l4kr4m8sPUMDWMcxmBWtZNVAfX+ybefieb3tmAda/O29SxLreEp
pMivQGfnjGMyd9UUNIa2X38nOPZbZ8kKMswi4mssM+2+E0jyJ5cnC5t0+hFLzzzfjmlw5bUQNmd9
TbGvSMtZEZSenVq8AvnxHEepwzE0lEZYbX+jDx3qJpaOOljaL7RaYEpYJXM5Bp38OyaueeFVNr8A
mJgUfe+kuAKmdKWgBJuLtmw8ugO+eV8PPwCQOLErRLKrvrioRrGCQjqJr1VSVkqP/+kmJiPZqkTV
mlVMZsVeU79KBHUGBR9Km6ElEGWPDDK3N5P2MG559I7Pwdu9WTV2dklzRzHWNM783/JRI9xKkUWp
Ldhul6bC4IIJABx/efNJ6e2w5yi9aH1X021bd+r+doRw2c1k4HUM8rmoolUsG058enZHW3SGDcWJ
Vx51+A14mQu0sJMk8h20meQCaKMbN3elnLTvS9D5ZrmFrljxWkM+Ssex6biIQaQvuRYBxomOFH4V
wt3cLK/jYcrGhlhNgea68A3+1a9uw7fKD+sS7deSjvLxPYsLqTO7LAX/XnIijt+W/ygdazrlH4jK
ukI7Yig6M23Z4VA78Y+sWhuJbH7r4IBwf7yQIyw7Q690yB/v5+x5640VUfdDkT128BE1ch1MJ1EI
0bXiOAAmw1Uobj3ASoCci2XMnMeULIT/Kj/nnKX+IPpq6i2jpk9gzTCDd/SquJBGrRllnM7mUFBY
fL0J7vpEr5hzsE5rns3j7wJvw+zvQ2cQVvEQvdnVqvbgLuwl16u0sHUTEVN58l0j//u6ynwQElyw
5GMf+zoKwHUImObF0ztYnz3UKUa75yfEIN3eq/c5yWtdg++esbzHypJgr/2Fl9l6XG+Qk1YcvPhv
Wc3/flZON5xkcrauLGNp/RRXDxAFe8xJugwf2art7/L+jyEd35OdcS+/IXrrzwVVwMWB0lWPiP9/
EiQS2ZeQYIxtjilVbGfxToaQVae+ZaFhf/vdi+RF2aQDRbyw/1Tfv7iytjgCa8wFpEZPgcguu51U
yCzrvz7mL2bYXSQHgpba38PIrCsm9CLuyvtlwpAfkWrNwBFB4/2NaSEif/DNtcP2HPBlraZl3v8U
gskuv0XlZpxATQztJz+tlF4rDFaiWCba6oBcCImeGN26/LZVUnnL8a2nzoXQfysu30KgsXvyoIse
Zu2s9fOlmRD9cXQhi/rIY6+d/dtnE41Wg4pVLnpN+tajp86QhZJ3wMWG7nlANf7nAEcEo5VF/31E
loSr+0q1TynuuR7wApGHz8lue0bGvHeddk4JqYQfWEAKwUaWVGpRveAvQcYa6M6jIV+IqoasuiAl
066Ud26iV/HS/PucWwQl3fnKzR3JsxPN4mD0o0XZwRsuPD8MUkx5wH5zFdIqZlxG8XAQVjKPuacW
wgqJZypuwZAyfWhLVNbooAwSSCsLfp3PCeY006YItCTWyBGWl2pXa5QNpGOz2tbTQ6kNOIL1kRel
Z+jWOBevnoyNeTAJPzx46d29QvfsYw2bJ89MAaytHbfLDoUJUUzDqc9RZxT3DxJyP37DW1VceyWI
VTlXmsMhhmxcDsLjDMNW7kbuxczxZ7CQugAxR3p2y3OJYtQYkEhWVen+9AqbCoNRFLaxlQQLu47o
1X1jjHiIpyBxf7s18kJQcjJveW58S3ZjuhK+SJK+INvCUTqXBLUG9gULzxDamItq1EkVKYHj5ozM
z6sXiTRzSqqyojmKRzCR01vnhmnaPIwGUlY4vJ2rWf6/Vw6F1rH6U2NthdYegQ9elnobWJUwb+vz
osF6BTRsR4TG+YheDZQj2lHZ304OCpp0HTCp3FqVTykfJ71nOL8kAS+ZRRxKcFxQ+LnezWvYSGH0
hsrgJhxo3998BI9rdwsiZIejkKqc5fZAE3nSSQOH3knjBmuUSl8qyOqFogwyPL/R42wBU0cFGgRF
Qr/+xs29gBj8JJjDRNcnGzUnDRT1rFknMDksGQsnK0G+cGokPmbnaF+JwFyWiEQwPwYb2aDpz+36
9dl0p8Qc0cShBuBeaBk3fd+oIsmqkzbAIwPXmb4ysviXedGZa/dksm2TRigRAI/mcQH/ethHybbc
SJS3gY/bPfpooiWqvjWx5Q/jHV2G9gYeL2IYbYPwGp542vJgrpQeLrFx8pWNufhK4OARNYIbAP3P
wcisLpjmAOx5kO0Rz4WLZOUK8P4hfcvYlTmgN2vFvWCR2SumJPogz2G185skzNSoTXZHNVcOuPAg
b6ZuBnsVnxtuS5nQrkqZAYxrSmGHRYM0Ajr1sLakBZBZRWCTXIIqd/GpNWH5EeBF1cGonmyNjn+C
KxnfLcLbaUq/AH4fjrwN+ma8G/Hi7YF52bi3cZh6TUatRJTbyoRhnzkPYk6dLPEnTCO+SicMLlU9
nTvilTnn8skc/3ufTEQwO+pZSwghZ4BrNTpZzYq9KxDdvK0K8KQPm6lmxqx3biz4NhFmFlKCfCpK
yUP1DUW32gKk0wN2aO3PZDSmD1P5adBzT3jznnaRBB9RNO2NZ1WvJ16TW+2KICMcFlq6d70rToqs
kUizD6aHOhjC9ZwUv/GNp64CX0PdiUi9vV0M17cF8kFdSOytJE+ZXGSPpyOiFi+GNz6HPNgVHYKm
GXDfjGdHc4vySYRbkrDFSRPTPvAsZWNWYKcfC/KuGqVLoffz1fl5sfP9AcHIzkPb+OPMumCJqwCx
jxuh0kwNW/odWWV+isRl+k/hg1dXDsfn2AbmgO5jr3FYbx3URgpF+k01PhUcCSSkNxLU2lpt29d3
qhiNrNBGy9XuY/CaJs+IvIlHtPqFvvoGNwgPr5lqPbBnDGQnl+lmc1L8SD0JN1x7LpTttmZbu6Pw
SiLCaU2nidHTV08Ey1YtIfJJQn3sizYQVwQ7POlsUucRocfbwtGcBsMVxLC8/7uXW1y07ZqRjPWD
i42O+TssYFX+/Ulzb19zYZMbs1n5sjE6t2I3TeGSXnsqFazutoir3WNHctZwQFk78KOwRx14WS/z
8g2CX4xW3ajA11DZ0SPQUPnsuLKZDwItAebg1DONqAtMUHACnbE3njW3QJENGhmmobPLHSX0G5mk
Uh9bBdsNm+ghBLRGXnH5s4tvw8KOUSO0agFPQsl8zj+ZXyM3PFj4p7yZtKJ/qZHex6ydurpMOL29
o/rNiD3F2TaFjDa814Tv7LbAeuM7GZ3TRKOu8sj8EDsgNKfUVAIpJH/D023QIX2S5WgoyQdFTTjk
ggS6+mryPetsrF8+KfTAlMy6NOAEBqOMC2DJoY4PVkxAmrcLp7ll26bI2lZXZEvOUisVWIa1D55m
3RFC/M8PgOx3yYjDZa18rifvaPsu+OvpQKoIzGqM8T60sPXeuSsOQ5A3DTPmNK/VWsF1GQtUGR/R
Telg/+9fNc89FVtknTdr1ZMTP5xYVScwe06tTey+2m0t4+Wmz+lu8uOBVv83lnUZzBX6iKDjscsK
+2oFP7sf38mJ1XF7lwFEf8PBtvcuMlqZvHbbpBuf2PvGpek34hGW/7gaF7OMcoz+AGABg9CqrZrQ
U/zguS+rsG3vaPGkAyt9PX6kaVQqjzMV96N3QO7fCbHveWkEfo+QvYY5RL7ATXVLChSrjsT4Tln1
UjTtxoIuO2cGljTgjf1wrWflgkhaOWuOvxxPGyRhUu+58urVjALPgO4fmLG+9FQCGrQ0opvcQkIk
zoJjc8cWqqvZRrTVAz+ehfSGrn/wOWTVbBOQY1IMOgmOt5MRfucTEaugdvWj9UgQAJcsSBC4y/lS
GRYg34EvFPUx8GXOscm4cG87iZPsnrH4/FiIoch+/PIKtTVKBiPASDK7wuxQFT+okwExGTc66Z4G
otNIizeDsFDfTEwgxkGZmnIFZzYmOe1vClW4TwaP6YruVSumi2jS8X4M/4ask1tHNw8yvobMmnuH
XqZabCoxEtYHzct2nUXjKbIE8t0LQv1inyE9HPJWOK6h0CTOL429Z5JKzD2mfMkGrxjexzM2sEZJ
0zN8xrRPqiKAbtFWAoBYmRYW7FcBe0d15eQCp9srJc8kvyvglIx/dn4lsZnMFl/TAm/g9XwotyJU
oj4r6zZwvrZqImuAHALx4TzDD4TH7GCmZpB/pa7dHcLkUuf8IkJsi+v7WiuSXC2PyqaacVkdTRv5
sFgcMwMHTgjAYnLPcuqyZGcZ1DHsH7XJlGPL+4x/iAgAAG1rqa9SNtTH8+uVYseMGG+pR3Mc/rL9
37LsLtuQK7Q9/MpSh8n0y+5HvSLvk4hmW5A6E4Jau/tRyxKK1irutKS0cb2nPuhBNeRpFoxkCj4Y
9BTBuTnsulnaHeD4taEFWuZJzehKceKmn0GV+GQll2vKWP5opjeGn2uAMAVLFsJgHJLR6EKo9uwT
uIgQdpQH9R+hJave/IFD/ilFkC1rFQ/fkUmpFswCWD7rbbjUhq/hxiebvwGj3OhXi0FlYmnqC4Xa
/aemwIsvM1uspPA0XbT+Jl0CJgsFIWaen2Qz9D8Yg/vXTJEsgi33ZkfuzbqiUA50LnFDgHQqhFqQ
nP/VIuqZObRaRNDV18apNs1xn6WLYvVkkDWdFSI94qTZJMDEmNkdSQi0m5HUgM7gHOVmI7gKIhT9
42Xx1po8yJcoILqGOshOJEuK36DtvDZFtqlk6TZlHVqZOb8chE1em/sLz/mi6YnI9K2U2bUZuK4z
xJOVktaw8+b1RgLcjIfpuW3rdsCcWPPJimfZJoQVFFCji7kAzLm8XmN+SFNGcxT52DUXF7SJQAh+
EJd2/DM60Id/yowSFeIm14ZyUuvU+vLA4dWovE9P4thM1e5H7yeMhL18eB7ZrzOkr4U4AEtCqqU8
vT2bLYWvwMPA3wjwyh3w5P6Fi9K/9e3ZRpJhby5qb1EPoJFzlIxDCpTfUFYd3KBeywRjq4m/Yyg/
jKtyS9iukJScp99102kYGlFOYK0GB6SM1lQoNkSOQR8tHSHaWg7CmDCXLDiyELnz4q8a7G53d+lv
5cgKnQeHZFOQJpS1qGcI54RRmKtC16CHld/qHtNbFxBYhQLVezBLanlX1rgWOChgt9SCnQ6ij47h
vU4pYWtWexZIT9a78YnJp7blEJDpD+LemoV1C32s49hclBPT9M6Ra4gKSOdiFCs+sHd2cPhyqqkX
KGPAyezxtx9qUoAULMNwhJJbnA2TFD75yiFbkurDJBlExIXGCONOmkshvTJi8lopGv7qJBEuaFvs
L0gmdOTMFKIyiDwTMoaWHDr4egWaoh9huWU4TAqz4i0IrgkTyM03VyKEjYolvKZXhmHAQdeQj9Nx
oEG9Jr8eYFhKHyh0DT8suAD1YmjbpbxseijPzUHjFy5VBGteTi8vBupN2u85sRLD3KBRIt64vwEy
B80gKVurEbf3TE6KeL10vQ8TxuBXviT0LXV61WnQq9by1ftUZ55Q2hTX/juf4jDz++2JsMC+bzKS
kWgNFa2jJmnRqYtbWhlG+lfcujgD5VAi2szi8P4i3sfz5Bk3gqNWOZlg6vof38QOC7Yf8LF5hP5z
e2iCmv/BqB7MFrnWkbFQTt/qomCpxATJhLiRDFaXspwtvQ3NfZ0z/te5pYMB18aZOUd8hdngN2ZM
yq8xJRtxlzxe/FDrn3r8zmxeTZY877aX0ooH1OZhXG0QBvqs3y9ObirrJ5A2RySE+izw/VztoUDY
fVDmWA/eghA/5ZW+JT0fbsJ+GGfI9VncgqeUPYRu6+ta3F5xkAOKE4fwJvpkWNmbwTiaTkZKLV07
xXXRhkVj62dkHSxkxgCoYypUON2jeWqie1QCuWZUbC7swAfXg4nx3Pc+ohGyg0n1mZa73F+N7QVq
Mw26Ushwf+O4ojHlZO1JzVQq/+a0J8IcdRwwVtpgdJA66k47nfxfYkUnRJMV7rA1Fc5Phec0gRdl
AbiKuFF9dD+CLep53wV885cp4rPlqldyjhrKosrY+o6ijuuKuWZhyLIZCFWbkSo07sY5uxTqPZEa
wXmAqDfQqjc1UzSdghwrVdaJ5e+8XWLVJA2e7Ro38iWcH7ZtKOeS4BASVdodBGr1hbAM9tgdl6IJ
KkUhbzN/lYbVCPsbGp5jUSup41AtvruYRcGRoAnQ+aOWNjzJE+EB7NZxVEQsTY7+vHVZVszQBIG4
uBM7GzQXgHd9jACbogDKjeMaDhXDA+Gur0Qiuhnfja4O+MNtYN4K5Qizk8qAnE1uyYfJhunfiL8P
v9OvR+PhHIooRvr66IvkSj1g6TTGkAfuSwtbJoEl/xmoKskcRKfhdAAQsNfpw09TzbbdTAb/23jO
p7K/RqRoW+OFkyr8hmTfBf0qxgPMZwyHp8MF9wsQ0PRgse54fbsmoXM7j89mXcOWTiUoLPNl1we4
ruTJwHYS/TNlbjEj/jOjooQFcC4PCc3iVOmE6JWzs7tPR8FIkbhWq/HaRkwK48SeyhAjCGlh6G19
+6sTCdJYwNEQrYhwywkj+VeuMRBaBXn0xHEvKX7719UACrCR5RdjP0lJ3D6harum5YwalG6X/3BR
ahMdqPzXdj66OYYJ/VwvQnRryair+/UJzHWGTjD50u61FiQpGn8QhcrxbuERa9fTbbgaCMBGUIkA
AQVAz7+cJo5IcrtAgJfkDKE9XL/iNokaKuGNdPVA4vJjakDUa+ALc3QsD0WrD+SLEvi3o9sbxOHS
rjYoo4PylyAiAWj5wAj8K7B789KCeTgvWIMwLiSpp82bkwHNFLj2IfDMupEsypphWFgw0xHmaQr+
81/i2tCgRvQ6j3iIm4NqNz52+hz3FiqMTvVZ0nM6p4g4v1JIErdOZrLrFhxcG/IYqIw/3OjPL8f3
Ex7apVyl+NGurpoHs9JkemWPT/kg4PDfXrK22nTla2ES3xCFgrl3Qp4XgIijhsmzPVD/LBTSijQF
DjUtx/jiBNNh/05DtIk5+8tmM4KcyzqqloXsfVTxXY8nyBnI6N4e7G9mWqxGmDWwVFr+QVLjAXQL
3R26PhnwUrvQp1/MzdTWSRbyRteyNxHj69BUDVObeV/XvMeUzGrwFwpAgiqpa7hRD4sI2Q+lOyq7
lUHoSwmJAGIfisAZaVNnenJBSXKlkw/N0/24Cfe05MPk8ndLhrfwbPcNU9gl/DuvBC0zOc4j7HSo
mZ1zAWhOOM4EZACBF8iZKZOPhrg6YGKTzAA821aehj8N0FSCuaoh/FqSITLhupz262tcxZwsYnpn
4crkTOl1PbiO5c6m38+z4gwVdIyaLrO3ov1p3kMdLrYHO4/Bd4FW2v4ZKwMFK4njsGkOfzjtnkTV
PUDHQxFU5u1+abCd1pm6NdJMlA/00Dk9YU7F9/UPWxrWLFmVEv/sHc+SNFh1WyQBkuit2yKm7/pT
lVvPI94OL6BvyLSFbLCY9M1gs/+zzZeaZUJbnTL58CrI5qBoNDgEx/PBc1OnlXm2pX9dOb6FqLFI
NhQAY8UMTb8eOdD9hAuJ9gUUnwPPMl9iC4LaClWFGuEi6zTtNWrS/JtEuOlnVOUYh1LuCrMvvG5f
aYeQodCJJgvvmBp/sH5kN6iGZjE2N4yb1vlPxIxKS6Tf2A7mCTrCVpr6VIac67UmqZL960+JbhjY
8/Zp/WDfm7JCIpBVyaQstQ4cdRsVb8iwoOjeRZNWTq3JUbH5V1JbVo9T3BVLbJv8hcP+ljNt+9p1
cMhQ4vT6zD+KhE8zheZ0bNNQ81hH3XqL7HN5/jB3ZVp5vU6kkVtoqchR327YiCx8bIaC26ddcRXU
6usnzKjYVfK1z3aZKACGvrjqa41WbjD2ioOr7EuI45sOITDMx6lWsU78axeLbmghuMdUeWgKPoeV
zhQhRnabrGg1K75bmrHgbbCiiLYPy5Iau5j/fuMbgKpjLH3m34FABDSqaiLzDtnElF1ROvceKSv8
OMmK43ia/RAZ4Foq71IjuIKHUX5e0vD8QMHfBfiOdbK9QkFzNgPZUdL9vpMbaZ44j+Z6i7omPOel
RG7K3Y/Tr22dkQMIvq4tw111PJMlRxatDs18Pja2gKvvzUG9LVRYha5DkKpE2c6M8IY7j/863qCE
2VRnYLE7RCYl2WpJVZBjtKqbq0D1/KizAHPlAi7U+YsL8bmv2vaMXsSHJ74oL+2E87Jv9ZjuuZGB
HTrgeBEuRdPf0ZwGh2ryI75g3irdAy1omP0MposoHg0x0Vk74IgDQZllAxHkIndP9N4Yu8qM26WS
Fu/lLvntdLB339wsc4L0i/rZqsa+Tn32aOCnf6YnxRj9E4U5VMRaKwZ9VhPET6h/dtqWUzFjINYL
U0KK6W7GXqoopTBeLig5VoVHcLrfSou34PnaLs6ltnZ8TX9LH5PtlQby+voAHEFKJx5J5vJa82TA
RwbjFlFxTwktexCrfkLPijmX+NgGqL9kUexonzPSOFVNWDa1cqtgKo0ulog0bILKQ23GBfMe+O0z
8ZDBsj0XEIVNaUilEUGOhq3J8i5jNmFul0BHwk+luARlFcx6eQ94cNuGv7goKkD26qNat7fQsV9R
OkRMs4DAwn/DZ4CgVzovG7RPxqPy1VH5oZhQpD7jznzxjJHOFkRct4QFByAsQGaN3HnUKBgh4No/
SYRHAyHkTp7IJyWrT4PaIuCZ+gUcESulXtZ9Y0g2nLfGbkRWKGN/sg67GR48UbgwxJQl7RUEnZ3e
q9gj7exf6CCajstm2F2EodUq8VkI6ZUQBZUjWsDpom75CcjOnW4jYtkDhTMxpJNtscHJZoLlekoK
lehVc/v/u+SOZzQhjTmVlPpAoumNlKe7Oael5IzWPSoo/UPnZeZtX+C8qfzuoSdLBDlU6c7T/F5O
OZyF407ncb1DpMiX4JxUPKwfUAoyG4tX5vta6CFWMSL47VzwKOD3Ktz1oXsKlmN8UPvU3fG7JYx1
Vu5rqGHkPCM7ZNOnzTj0Z7UzQBbPBlOgIjuzTaP/0TZtmLTBPZ2XmNmm0xKlKMsQE8aqUBuJIwcS
Ljc86Gnahr4t2CYTcfdQMX7itt6dE1bR3ZB9TfhvZT5VptnfHK6VP0UAE48xi0ylXpjltlTTLzLY
BGf5PIfQhFfSHvXxGcc51ZkeqoMA3LtFfgjbYrV4fBhUy7EaXPjgwPW/TcajmwUpayq4CIGfML/h
gAPZgMIbAJMXrQQrxfwalQORdVFZxlchKynPueUzGhSQKopmqGU4U3bnn7n0po4uTNZAAIJIFQLX
chL9ceKJbz3iHKMouIewEPeisM5gqdLZqJ8gMBnCLU8XA9VouW7ykujSQ8Bj2RQ2HDgKBxVHaFbe
MIGJdN7oBUeLNHnad+T98qPU3MIoH98EDAEUnOzd4mFakcFXn3prfMu05YEr9lKSg7Gg7NVdXLCc
ayZEInsb9sEUCZs9HqHwki0HOCL4CFCKrRIEpy9g5n3QjUnjPUw/OysMzReeh5e6n6Nf9kAHs+qR
uKhMFTl/xoLnfnA0FVOb5SAObIgKHbzoNSKJYviuVZ5yZF4IeIyeCbhpPwzhttw0pd0bSyBVcSia
Wi0t7Oqw/5poJ6QlffHAihqsghaMDD/KzWlvz0jX9fWIBJPKmJy1X+Bt6bIzlVoSupQNzdbmQZKJ
H5mozhdiA5mOGMXHZWzrErLpL0MfHrF/8gPX4gGsmN7gHFHTIQ3RlEASr421h/0M+n9qkdw981qZ
u4s9Ml5n7jz35DpH6lPjfQ9EHef0zuhxoPwwKPEUybBE1Y17YOGZ6NUcVae4BRiHWZXaztzi15TP
pH2MMTinx/+c85IhLyTz6mkOpUQepnpdkS80qxio6AU8auau2V021+QZhkdtlnV/5fos05L9l2nn
+92vfoKWRFWsdMiEB+mtsv2sm0AT87rsNpKBN12HD26pt0hQp1/GV8Vd1KmfaVbF0PtyQfPIAXQL
T5nYuCu8v1eE2ER9w3BEfDDna4sVlm8S7lH60kS6TGSEMyGz3b4cOk7qU30yduQXyhnmsi2l55tc
HhmmSrEMJW5lJ+l6syPGbPkr6lZmH1DApYM9xRzv84qZ/mCEqjbuN/kbeBqETOmLyP7A+oTHhPYm
t4WhBw9wub4C6qXAF9CFfACxs0urXBXsSCiiIbnShK3/TCmAYj1Aq/Mvbk0dYz6Ncuiq6w0WjuV9
rchNrQPXhADc+fvcEN6en3EiEawIZe+RizdYaWsRxGR81/bHv4jZQy2p/MiZsOLLraQi4Ip6Vj9d
5TE5+2FwNmI16TFBdXJK6aDICtsQbb6rXzmCHm0wQq+IaPMRPGEGqWl4KS5PbNjcBxNDfbtdnCTs
6BQOR0qfILVL3X82GSXJCHIZ8EfK6uTCPJ0wFGLCp6SsIHRpxNa0jJyFdy8nNUBRfb413n3XAWit
LCArVCOGqRrCmvpAilJsxgGh4CinsvhSJlnIIjh/gUBp54ymU/zVdWlg9m403Fa1bWyQkIDOCdq/
+GfpyZ+wZ9hM7zryv2IfQWNPMEOzQIp+wqF2vmQyAgVRKCHJJBnH9ekv8wHia64sr6ChpYU5NYmX
B9ASokuSipHYgVNwATt+nMSg3ij+XGV17GJop5cPmrc7ZL1Zvwe6wrixHjvy8HAlxhPTtxTF+EEw
EoM8VWmPHatXnx3qSvm7MbnV/R+LYlOU66d9QdOQyuNjQCu2MoMfZBfb8D/v728uWo612/1VqwB9
orwXb3eJgehEl0eyd11fGkkRyBfqYLB9jlEAoOPGVF6wwbTCKYMyzG+xIcrjKNwah5NmEG9lS54b
koV/kRhVfPlEvbfpmuk5BtIuKuQifOj+jsGe9+hhcWAK0/4MKr6wLc7hoCceWLR326aHZASsYa2I
kmPK4OUgIDncxvdHhuQH0PC807U2rDCSjywCvK/QrWpH2uP9BM436IJh3i8ZJNN5AxRrkIQOpG04
YcXnFFnGxXbg7ImAL+x7eiQSsYyFbJ3ilRMupxdhTeOZ0eu0YRvUzaXuaoK8G+rjhR5AoZ3ui1Tl
9Wq03BcJmz6udddGwuE9nS7mWR6hfUTn1xehRWPqyD3qVe3cqHyI69u9luqbNU6KU0+UcWRLHjou
NMK1mrAq5oKidKySTH4FzE5Y8VE/ViHNJ7cZm8PpmqL0/9ENrZj6g+VXCj84SU3mKA2boa1dEUkv
l5nNrQOCVvAgseSRT0982QUsqDDS/xfV6sPh3UzlkF8D3y2Rscd65HlMnDqz+sX+pFz7oaV2bDtc
VwyiOYQuur3UDcM6Bs+tp797WzsGj7d6Co7lZPdFOx9ncw3S2o4V4+GBlgw+iIeSzlhE9e/NnjKF
JcUbXqdSZMvK2z3GIoP57swzNcVbMeFAQwZSiVWbe8sHCoxPGYd4qYmfDu57LiR0rtGL9Bq5K4xB
itf58qEbGzJGsDYSd8cIHmwJron01sbQXUQMPprWsaw/XbwBU0zkNqoTqbE3S/VvVd4/9upTzr7c
UnpRS2n8NcgZ0Tc0fOCRyLqUVaiCSMhSUpy9sZUVLQtUxsVvtzOmvwdRk4akZw03EAAAAm6CYzIw
ETHlT5HUcvPaR6Aoln5o+bY9QBvr7rdBAkuLC8P2vVCy7gGw4cDQzXyox3KIAektl4NrkX6Fcd8d
7fpeAwH0Vl+aOWETtJgxryDJRs0lIjxDzvWq0VKDBS8wzTVhizPFZjj0pqMGtmgzdHEynT70N8zI
OOwZ3uzlrwRULVENZGyFPqkYQXdxIbjNUPsA//nm24EJ1K5CJqd4fYOvd/o6BSdJBG0jkvDU0HFD
8tbX1FbRViUjOKVuLFTlHAHzliIrK+a/c2MaZXSDcv2HA8CIHl4TN/Q5Jnbmh6KndoTVD+pKUb5Q
zH9DFEENN8E+JijyOGza4fjYjyi629BWGHQ0HmU75Jl2OMqpRqZfeM+rVc2ZonjIhw3rNi2fI7wn
gqjtrketnDmbd8jS7mZabnIkm5HFCBicWuv6yk/T/tyMVz2TyYxDnMFnAbHCE5cify4wrbiVd1tS
4i1vjGjNH0wbsUC1BdIUbKatHs66DG2ypl/DTncN12IEm4pgQ4+EWVoIqfeYyfh8XEQ8DA2PHU3c
df2510JU9PRsqmZYjjWtUl5xQdcqDECAL+qpg0KI1stFMi5YAnULpmomHFg5toYVP99m32Iu4UsB
RG6Qo0oo22MVTIsOpf84iIrP/dizZg2h25M87Su/6qW5fPk6CMEzMnM80NcGnY5E6b6M/NFn6nI2
OOObrcwEY9uRmOC7s4dZrl2bHKrlHOTHfo3g0TIn7H5LOjH3yiXjI3xSAUMQrEOsoz7E1ti2a+D4
eyeR04g0Rhswo24B8anXcTxnJaTB2uCkwDjmmV/tqSB0chE3hSPbgPhpsTSzD8hWKpYZtIyBC7WP
KdDRK8ONUznvZf6/NEdSfGa0+49e+1yZ1LLJTG4z2z372Iy/qd/yJ7FyAWywEAzJ0ZqviJXNUcDw
qEDvzWVrQinj5v+fxzBytBXb9yd9N5A3D2hWeQt+2X0svd1aBKgcnDsQk+MLZ7GRzlzOj7m14yV6
4sP/gEgp3UH4YLdu2xl5LFH6+cTIrNxKHZFVJkXvGZE0ZGLJ383bx1WLW2wExqYu90XKaDfzzmh2
4WZey4ArR8ErZ5XyoJ4LaZlsOO8nCJ0fnnb1NKJf8lxX2mbHciy1zVTwXWIHFo7Xltjh4f5SxMGQ
N3x0Hq53xCCQ4unF6prkXcNTaPrmINwoYrIAYcI0WgUuTagAyMi2gXMuXbvjUE3Boagy1UzKb24r
ubVvB3PnDBAjY+ep4A9CeDMrx8Vct067K8ckqcy4zgBIO5QHh7m3nkoWvwtO2JXoyYy7EfA6oG/4
vt76mDoM9W7gWNrqrd73UF/V+LUDzYA9oaY8GsPYerrsBxIiCP6gZ3cAxm3MjIdo86Z45GXvfr0f
sqLZyBXv0KDYazYQM1X45h7APnF2xOad8ODnRIWfgDHtOtCXzEDnU/aSvbHWbVTZar1khXagphwI
fM0ENqwDTgeKJWhP9RVk+C7Nhp/5AH+YpXMlrv8LqZLVY3SOOX4Kcc0lGnkFabFKa9LMi3KrU4vQ
wC1bB0DOlxtXZcd2VLWSIubwqVTuAui5Kapz4MVTms2htd65LFgkgVOmxQV7Q7Zy3rTT4nW/OuV0
rIN+9BdnGodZey7aqQGiah6oGbFPS1pTtZjjX0e2qrOMqqE2F3+S0UBUVSyK3ABAiaVEIOu2hYs0
JQI1Hnf9gxNuXgWLxF2RzgI6LukncrKJqtcQLsQcfgdy+g4SnQVa90fQIR9ozN0chXA5ZukvI31u
5389XkTV+t2ipvIVJeapZsimXiVPKKz+k8sY3qHkndlz+j0pFBMEXQbwNozHQDnD2ME6y1jHDH3l
UpqUci1Fx0odfiqbZ27h0PXySDDHK9qabk+OQtsCx+mZUDEjsOoWrsnMEPh3GsG3HS86c+8AX3Hc
/oIYyYUBJ9iY3WL0h0MWKKujUdBA5/EM8Sfr2J+nxKYwad6plPsGWF4sD0CyxgNcOvBYThUS5Gz5
M97TZU0ke+6jFvFVfgO3hUhrXURJ8HkkTIhIOPhtv/rL09YtLvJBHNBZRMnI5B7i6qCsI2GPxUyl
wePg03MksJ+ELc43JLQLc4Qre3MqT4h0zh4DiXNlFEsYBQQ627xwxwEPdmHDGKOvoQ0qI+gvzxuU
kojqNTBxnABqKkJ8ChZ1hUeQ9UTBAS0HS2NqEcc7BXtkwwWB75WM3dJfLq5bgNj90Up6AgEao9wt
XTmSFneOnANVvZpfLR2V7TsqdRK4Umd0s8bzJvtn/FVH8szKhcPmfnHsPqjthj5UlbjBaIa+Pmuz
+k8VxhWFO1cChrm8LUtqfNmAsXZiNSZzrDzLMCqpDYRvYx/9cuV7Ct2zV48I+cjl7s4Ykb+onh8W
wPHbN+EhS5ntbysaXlkRTGBKLYbMK4p1EsvCciJjo3rudl8UKyPLnAv3mFnhw954Jc7d6Tg1oT5/
dw0psDFa9oHixnJbQEH32iiPnbd9jmnnvOsrbP4SN1i62jnolaVQ5OjXLxI5gjrY6pXpthFkkAbW
FmnSCrC6RjJhk0glYXLj1WBaZhu221VNnv2EJk6+dHyQxDwUkipvsM35vlFiYNYYu6z57M0OFIdn
gPNcZhRCyvK3wU0jnns2vB2vqCZ+2N57uhhQyhTEOFj/ZB8pFNLpwR26B3WcwtNlA1xzYToj2XtH
XGt3a9UrdyabpBo+9z14v0BE15CMWsbjuIAXA2pCWAZF5dN5FYL/kzWp0Qvm4CKC0Trcktp1df++
sHBychGSsOgSJTGhWM+nZ4xaGriI7wMp3jAPJVHZBjOJjhfxtdXj7cLciK8qNmwhBlXs/teR7S52
DHewG9RlAFVZqTjzx2zRUu7mJt0bKL0hQV/SzxN0ZZKMwlaiPfu01KZgYWCyJpbiMan6EoP2tSE1
AOBieqZk7FVNlfbM0EaALFZevwD9M1rNSZp91xtm3FC8htk4pHQK8pJfs7fVjPqG5gUtOGgG40hv
BW3isqCVbhJwoqu5U7UgKAOrrlZbQ21dZoKoEUdCJ6eqR8Sv5L8HqXramxuwwen9JyaZCS/M80k3
tQ2dpw/6Fk2WV/J2oCYTgUf4A6S1LLB6ZEBbHvgSYUYNiCM93qZnvNmHYTvzfPdCVvhS8x15i7f/
gCqpdhNDm9JHO7wkMpSU8rTmOaqATgFUdvcCmVXIUQ0Ol9zLgoktd5DtxyKeKuTrvK9Nskgx3lIP
g7RDe+BihdWbtkgI8L8mlsQtYUONq/yNF6E3wnRNXOSUagIB2bzl54Zc+mI2ktIMoubep3SwF57n
wNJjplMlQwesuAHO+DqMuHQ/RUkStDwIcQpLoxj5uuF+5XYCPRTyPDULKxShuQ+L2VvcCPGkBVAQ
qTspTHMdgTtQEaU5NRro10ivFUsefXT9/301q02Yl6KSW/HNJAb6Ehb7LOCSqrmL90qtJKYPIjmO
H2jy+yt5BIWXINB4SaBwWQhnoAK8IeuuQrZN/BlIgBgZ55Cbzt88TNQxMvGpp/cczS0M31V0da/N
XhpIoW3AX731X9Xum2eJLxr5UH/xcKz7P/gaXtgTj1TRSoJAqG0IJTvD/IfLc7xbsagzgwqE5UKa
RU7kKFSFKGm/TsxNqe86GNctr88iEjn1Nooop/s8ZIwf+Tn6JxN+Gqcwcz5jx8dkqpvTWIvvoGBg
K6TsDyVMB4VpNbAnBUEqWuTtp3oIcQQCbRv35ze41XVJ6MlxE+LLBVfekOAERsrQ5JbnnDZD3HBQ
2nFgxya6s4xXtg+EH+0LkxBBUuWCjt3dz29woz+0AwQpDAmVfGMky6AMGpnJMT1pow0tk6HsdY7U
8JV+zeV+SzQMIEWyA+ceJIfPikLq1fPvlioGimBw0VF+CSdRZnycKzxHx2tGpqjCIISuEmTOEPMT
UpyIp7SdGnf7XEKItEv0f1NH1VLJ3BMFG+U0bQAgdeaczYFqcgr0tNgi2nOqIDHd/Z+uP/LS9zYJ
EeZeHA3OXqzSVTZR7tq+sNARfN3NJuC0GE8+KWx7fqYJSAuWeJVGXyMcmeciT2UK/yylXhYnd+R3
k6/F4QXvglHGUdCuMsd7hwwl+4rxnCG2C3kBaOuwYMRQk0zT+pe1I0dsMrSpJyLa4VSxj4Ki+pde
clGheH03+DZMkcSU0Ls2C0v8KxO19jK+LW6ZbXBABLurFgFE8tE0Yb1PgqvK7AJA/g0yOuc3qGYf
YiErxpcGHWRh/1q9VoWWFd7v4ajK4Zk4eun23yAp7HomGYtxHzxkA2viDpi/1E6gHGf7rkKNR2oo
RFoHvbRu3NYqZknq6Q6Gg0JrSD9r17SmzzkBYjtVkDJAlox3K6Z7lTJUEaiD0Fp3VsGbgbgpsCRx
AvsoMrwWV8D9KaITipo090LQeCEMKuCnK7Q4I2JEY8+lZw3pnnX/reYMKCKBqkd0s1LBTZs9Qkdu
Xjh1ii/mgNjITdBLJv7ZqUC8cyAMNMcouKB8vEbDr6r/HJVbxiUPBhnW53oHBeyX7WDWxJ8GQCr/
nR0YOgu2jJq1Q4BoT1u30Wu7DtsT37HrsFmiEaif3Qb1oDuDyZPrOwjTMIuoT89KBeTzLHaj1dZ9
pN/8BjI/CXYtvdIWhVqBT96C4gDJ9nP+m5mrbjUeZk7Dl+Gg17QL9EywmHqHhWTF5IXCBCel2Fuv
u1BUudnarpIcGvfC4/vwm/bFScWlx3LUDn4AwQzQYH8rHTgm9M2uQ/UawDlGSDIpSDQVi7ZFFfdp
mMSpT17glFQmM5yliOl8fArnCazrKrsJqlhoxCG2qsHBOa0crhAldAtyEH7CwJQGhynsXGUfAKvR
jz30To/gKTi6B0R0Nz/nX2BFti+kbfXo4JBcep+mQJyVCXGUPNUcuZFUI3JklMBb2fvc73jwVde4
PrVZ4QhqHK5c4CqdUinT2th9EGGlCAsY2Ki6U1oy6HuD9YoaNDzX88+EVT71M79Cj9IzsMrnNIUH
8AxEgr4ZLZi1oWVo/BU0cl7QCkbw94EmB49KBCODhr4D3c9kwYtNyZEehxHe7nfqYQa9L2VrJbTU
8duZjofKt8wcAHW/JJp8TSSnlhQtEXAguVN+CULA/gGAkWT0HtzfWzWD7xEWa6KrDpoftXcOKv48
1NGKwTGFjH1wcdjj4NVBVPo5JlFRisOFko5SWzjmTj05JLsuAXy4bT9Rx5LRqtFXf+V5VeD/pnmH
zR2Mkobf7vPNYuqueHoQnHjl0xBbE3yiHEQhsnCEBXyrmooEddkRILjGCbac5Bqhc9zvIO9ffA7z
pwRJvGbAyr/k3XOEM2VJDTr03OCZzaS9lWsBX85k1SWo3tXolsLm9gxf9jGpdSrZ+2E0qhRaASuc
4DWUXoaceFzasKNsOE/Wwmjk6eHSHIo7KUCQVMd/gwOocQGnV/I1gUAWMZMlGTMyLzgvCf6Q/Opo
aG8rTB99g03CH+1DxdKyWWARhPw8OTKU16um0h7ABDL9v+ElHyIJXWH1OHKfmZjzMVHipST/+J95
CpcsIeaib04cFxlsjX2cJms3Uvtrk+xyPiF8y1gowUYiGu9qossIoyACseeY/ROVeBei7vWwBV0V
Iw+oBCRLjcrF9dKdewrkNBUuNNdIeXhr1UbOyFovo3fsHr94YkbaizyYZG7U571C/6fLy2xdwT4O
mshgXzsCPKkglg7Byth1QjHSg4oVMYr/OB0p7TbD43hrYcP86JE3+w9USKh3PzjjBrd6NzZemTiN
pHv88hkO/kB+/qP0RE1wl03eiyeyPTNOXs4z0CntmNw8Ttw3ttjCYyCkrT5gBVNW71mS03gXCKEq
YlzQJwL9RVNKRDmFNYH0nazaeNssIwCERDDqcpZC/WOUNzFhjHxJFxFvFK3APzdswdde2rxzYaAt
Q8VaJEBTu2OaN1wgAciDHZgBxKZ0kCEPfUTN/Pg9ASSSl1zxv9M79SSXvHYjaa3TW3IaLmXMCYcS
tGqBpJMgLppUu1M0VqK09WksONG98oB/pG0Wf7HPERE+UFxN+IWSG4DtJn1FbYFzJO5Lc3b5ZIZB
UgIcclIzyPxWgLeHpOqYMD8wOrTqDEWSzCaWyo9kpUqw+j0AXUoBd7vwURlWO23ioEuGIgx2YLVh
7NDnTl/ua9A7h2Y++tSneC+Uvwd5IETkHyT3zWYg6lQAoXqb7eVAymxyzrC+iMMAg9Q1b+8cxWAc
6+jp2W/cX4nQ7okSvu09aXEEeje1SzMaNtX2gnuec9I7UT7deHPm50gOVMUoCj3X26QXhWqdXsHJ
t7KUKmkTxh3i0w+G+v/rlGECEJXocCVuDpPtu5jr6AtVMZl49K7Yf10BsnKP1CscXnPCQ3NbRtQV
mLjKXvamo0PW/TX9rD40yGBdvm/pdyyZdeSRoA2NvHxn0h1x/5dNi9uT5I4AwH5keiVxnpN+g4tt
7IZprNb4von7WkYwedwzz0prOoKdx3xCAjG4SKNcuCR3KV3VXslx2lXHRaWx31iOtkMD4kZACH66
5YAaggOZUDiOziMHazIjerWTkAD7ByXQtUUIkRvDP1ewDelLP0FsbnHgdP3xwJzOW0mi5rHi9NjY
aVkOdn0wZQqN8IQGykB83WBaRWxjDlP6RxD9AOqw7Jg8f6It7WRVRYHWAerhpL6NNKOsROvAmOjK
lx+hvwwODGYLgWNbbMPa1kyUGAA5Jo6Hjg6YWknBsxByPDh2mMhVJPZgiuhl3C85qMxCfFNoZxMZ
VW6VejQUkRPk3Wf1wNBEWJfnidbYGJ/vbK5yPxztV7TN1K+eqXuN0yMyXzQXzyjtLXvdnkLQiGof
qFcXnYRzsZ8Ei0zGB5i4/mfaeOYwEGyAqSQcWRP9jgK+WydjgiLojS+OjJcilFtaj7JKu+LJmy7h
Y0Niqe0Y9d59yKB/wsgfB1gblQmcgyESoOKYHZu0vcVGRC+QxRK3fVG4CxzugOg9/hEvq9fVcaRB
5FXx+TDOS1yLzlhIsOvND+kCoyrs5MeBdYN7sLXTiLGAUw9zZiO8vqjM20w+PJAznNrOFQP+3qcE
rQ+MwUtsZwTnK+1V32wX7/PCV4d0xOIUdRUcGC/mGHAqsD3vIguNIpCi6Qb85F6aOhsgO+KBI97l
vWqcQq5W1VQtMgAhs2k8aFhkXXkwd/IL9OvT5DsLU4HACgHfP0qulSIwZiJuvw6+KksXT0F+PJl6
wWmpBLErlv2ZZT5o3y6Zg5I6aSbxy2qEIquv4oH/7xhHAGEwyYfCk4wfvb1YPiFKy3Elp9maG5Cx
FNcgepnY6zQU54yiI/IKPcoAalrE6swAmlTV+vb4KG9nNraeYaY4yVXcWfrkwFfizGx/5J/DpHtP
vz3TQ0UG2QCEhcm4ljT+dByjfmSJvKnGuIEKInpgv5wSpXKCdjs2yNXHdBccw6jHeUwE2RKaeG4k
cqmjx2kAw1QYMpYFcEhpwgu1UCCIwf737sXsO+oYb2JV+SUKOZGgXApA2Ogl7e2zpmAXc2OCulSx
VwjIFWSNcHfeemN7E+dyusvcPiHYqAvEadrZ46DVQPUXS3WAwOBpPdL3a1Hre3TKG8HcoW5LQrxy
yNo5rk/HoGbAUUscIdRB29V3adsuhHa5fO68jK0YVh3jzIHqkoQqwUwtu676jUYEMGMCC2inmvzT
eKNjVyAZol56QbLkRoz1NKXBx3BSys1Qykukf8T8PNGJJN+I3QLScAZ1paMFEVBvMOJBX2gHTYnx
MeBZP5A+2bCA6qY2Fu4QfDk9gCCKk3XrWHAT9jq7DU7y7zEDm+8sVq/1MbMIzdLGq9R55piwA9IK
QfW9t+KUZYrs9GGFoYymemcBSdqHyx5IWOesyK0zSuVjcccOwAu1ZvZ8IJnCIrYVHSlq27mhq4dG
mHHEzHQFO4d/WCpU7+Rl6pYCS2nrPukYw5+kHKmHkuMm6MFntLMyCT4qct8K0sQoxbsqxXiJcp5V
9bffRN4A47Jll6O4aXlRyzaLylcR5XokzjA75+KJpqNuAutlTDlXVZ2lPzMRc9mrDGGZ3SUd+L7N
BcxCNg/TGofJx4IZI2hpxtU/A9B6TDGUM2FMidPzdQn9QM1r0BfvGo9gyDHGpk39pHeN0CpF/exo
b5zNpbQvFcRuVpgqfWooIE8Qi3NUXeqvIOhaxafAJWwi5IXlcTeqmRie73cgTybmt6nOn2WEIZc/
uTOnAOyB8mzm4W0OGUci+bTj2fbDy5K/BmTFWx7WawkIlKiJICKN695V1wbq+C31DgnfAoQpJDJv
T9SA6BX2O+Hn2n+Se1a9bpYTx/5kToTQRHmzvG7fEPoXitJKG3ucJ9jQc81CRadfazqJBoPS4lho
xUEo5ud7DjrZNEoTR5ZgPVPgDHaNNnNqV3BR97PGUYwn1oS7IUlgiuK8kyrn/lx9GE7GLZk4xxx9
6W4MNNdX8qckevQHD0DIvhUnpzB+9PO4EfO27LKwN0QiIj0cEDGd6e7pQSlT7IrS8c8ODJhTrHKT
wdFZKPAHcD9sngZIQwtX+DPhSxOF7swIhpYaASqURaNRajPTndWltrhmMkY/wsEweFBhNebGAE59
RPO/uKvQkMqornq/nVFjDLaIzbOlitYIpEt8L3uRdJlajRwIvQtrlaOW+Fgu32mGXxR7fGUuFNfS
zjxuzu0Oi8Fqca0vUYVH2ZOZCprGPZ1qh5OGPLwlavsY73kwYJwhVjmOXrcCJ6FtjDvZCGMf0PEu
/EtZozqAxNRamEs7ChBmj47yZV5Kes6qhcVrST1x6PxlgU6+eePhYJ1sF4mZvxGwziaphjc0GG+u
PClOCEJ0PIMfUj4KPdBsAX7uQWsLXv2XWBmaT+mZ7q/3bLZ8uFbawAMYtoJKOE0Y2TJiCQfBPVCu
+q7KQMcO/zjjbkY3TvV1BTHLTkpxOwiyUX5hzwEFPKJjpEFBU8tqTeKKlVPN11Pf15Npr1aK3nOq
JA3Neq95cSTuGjWk/96GMJTZyb8V4BnNKLVZHpb4CGI8bGZXcRoRZzwsTNaIb0lSbQedDr0ZNeCT
6IQvGgeXpRpztKKaiwf5yCfiEdKe1in7ZI1OZLdAdVO0k83+thfeD3+NNYexZyA3IHNMYIyBb8JK
BfPDsjrr4N0JF3wNjwF0dGsZw2vAnNez1Y9uJhaSnEnCT5ammN95gDHjaCVcupo9RCDMXimJ6v2s
yQbkb4hDVrnvZrRbA3feqOPYvn3JeeeICNS4JTaI1QsdeBRvP8lEVuEhaO31tdTXJpUuMPNNLFC7
cmcePqnz3lPcyulwA7S92RSVS3zcEryliBSSInAjO2CrnUYvCnIdiO5sl3tIeQPBLLljFcQpy5DT
z0/R9Ff57YbZbwTEJZjBGHLqhtPevqF/gHTCW9tXpTXgH4mbeOPJu3H2l+53NlMI23h2ExcEI2Hp
H4z+5WVknKkofRHbb5I/nZKAwriB1ETA4XTzJGXYMsBbVWl4/p6Q1F9zDNVmWmt2tGqo8RVr4ewo
EpOYMqr2snLhZITU9qq0xbqzUcseKSiZcLnB2TUNIi2gwdg2Q7ag4kvUTGQ61owBtD2tFhgMTLHf
Wa3QuDLoHtOXgj5fVAQMK6xd7G7Atvz7fGhRf+BqSCILJ+xnHyBhUslSHV91+mXMhZnWpRjacjgv
jWZ883Tdupht5znFi8zf/3RFzjI7DrVFVuBO1rSsJ7Yey244B3BPvBsgNV0f1rWv1KlV1yksq8/Q
+gq2hrlDS80SSSwpUYTBQBdCi/yRCO3OR6u0+dtrHYJBLzF8LWHI1Iz/5AgDhJF5LUAth6Y8IX9I
DOHcT4gggrS5b2chlmBf/IqHLW//ZtUcwyzpOVoxlshKhg1eJgwFsmf+ckQl3FXqJSJu9IaHs8yj
Y/a3u5lxb6tYt37Enr51Flxb/tMfhlKRlTv4veSjLbJ+9g5vrM8/y/UUc/lP1qB2JoXIPvE/rcKa
aI7FRg/gM6LoMeRO79NCBIs8ecGZsWpkrrxWMtuujhgGgZBoPDgICbWFmUR9fnfCAjghWbwpFlpy
hBe+9pFl84wcs88v1F9KcA+3u4CaxD5t5hENI64+Xbox78ERBfG8Zts8nBZ7VyLnZl2R2B5SemKf
R2B7LEW0H0nnN11DCkfjXAkEyWfjPs3/J5O1dvifoBIFjV+usb5FZRKpaEhZ9MWQD792HEgQjUZk
OYbMelb0pO4Uva1QxXnLqia05Jh3jHtCq2BJH33PPlWXiBOKS/5wPoAaoV0f/KUC7tl/eMkuNLTD
bZ6xmA0BZzr7h2m+aIrSKIG9IQ27DYKt665MzDVHAz7ChQEfLLynBiNDFUGFVIWDwb4D4vqA0zAU
4YhDWC778wMXYNJtmPIOCr10vkhgNjtNefu3fg0zMQCAQBcpnpcio8F95ARef9NrnZQ8pfxWL8yu
0Yh8yxIanpRKozfFt9QGjcc3JqO0ae6/IfgaoVBlDwuNranzzxdMrsuBgTbWvFOZyZupJZm6iDwh
PAvro4xAu7vtUoJe7gxdhvHzqytmNuR2uerIYqtAMtmngp4F/vv4+5eXRZXRZIDJxcaZjpzV5sV7
ZLJoIgmYgF6L9yr6zcHWM73x4ZTYv0Ny0EmmhiyvhobWcEEa0X6TEtxXNpFJ9q2SkeBTry5UMDDL
DhBXF0KrVNOpXPf4D4pAlDtncXv8NBjLx13xj5pi+9L7+ZNiF7WTNERbcTJiqwJG/N7DTDOGLK3n
SR+uhRuylb5pwqY4QB8PTPS/vsdfzMW/n8BXPo1XZwJ+ANY3K31+yZ/m7jWrYtGSv5MuXfNOBKZV
/l/CZ1MgSYsViAJA1hgFHPS8Ty3nFPAfD/18V1CVhzfqOQDxCnVs83K3tV/2/MB1S9NDBN2XhlRy
JpscTl76B4PPulGzZmfyLHEhbXf0sNcvzhyhakvNt2S6Qzprk1U5F2efi7JJYVwW6uIZH/0uivwp
ofLRIiSYXsg18s23S08g4GiYiI0DavrX02F7wC2QVfmxc6/w4zYWZWFLpVLfaS/Ytsqv6sN4TiTL
xhC88e/X5CyfrEfsTWrhqxhGOFCIX64RVXlmv0XT0tJbj3865YHpD76UikMi03Y9LpERXIrTbE4W
QlxI8OJV00UTz90rHl/0vrjqVcp471DlhLu7pTIzDw/LXJOay6t3Z4D+DS3rLnZaPVZ2Fdy9KHSf
0j28+HlL0g/NekvYaJuu+sGG4INvXyX+5md7rNhvF/tUERgjCUUTcnXh/m295ecZl8tHqjSD/SXY
A2QxcXx1TVurwJLYzXcW4lhVW/gwMErZheyE68mVJ4hJ+Mz8shjYzqdW9/lGMDYcYuGtfGmXlfE2
apXvY32FFvkM/56cQjzZp71WWLx/Mt1lek4vpj+3ExwcNELCKyKQgF+YJVzMnt3iiAhQHxNCEcel
AvSx7MxNalo+62m0Xv9EWuLvKBJM7A6LWgixlV0GUX4xM0ZOSEMBLXod3GUZ2ZC7aP6tGHEx+Ck5
JlmLGgeKIUifR+w63MfdO2f18fg2ZrrvwJRCEQJ+TzqugSiXTBrNmSD9JbvviSgG5FtclC+Dwoxw
H6WLp5kZtcJD/QEeFy2CqZO51SQEUDhwkVY0T5THHr+mmj6qEnbqk5Bywwpc3NBCVQUPMMWtLc9b
ZAMhp/rcgp1RBRXw1ghPh8MtyfkUJ+neskxVcV8TuttnbN1hMEMwUj6eKXWg4+Tj9Ky/+AUGuuxg
19lDimEOl7zfvr7adPNS3d546YeVpkS81xq+CYjEDiqHyktDsRTb48/6JcIl1rrtD1UqP4bHfslj
5e3WTEtHF3COtAclsJ8y3U3k/0azlSJHC2vRgRgnHsd8YO9loRfcd94TBAuk919aaAGDD5Qfuwb/
RZltN3huQojzPZKVq4EX4TirLjHXmhFcv5FHQ38tYwo/L0+wmrlWSCY9DvEpDi3nnkCwUXHIWKPW
Pq63I+w7xSwwzlNwajIvg/ikNwME2w69mMenUmzwpGE/5Z8L7Ow2+oqYwI2K2D+n7PGIdvU0sqWW
4zUjWV3EWxDBSJDELWYNFAACYK8gU/+FXkKSCLF97CFsO46iq042WqJrlNkEFhsSBvCcqyMBghIJ
cTBcxEJgrjQFuBDMfSQ8EerzGlpcuVsLqQF/WpPNqa6ZZLq99VgiEUqxp00J2jGRbRHxN0jXU/Bc
wQD6Edm9p8K0D3v+wnlyR4eWr3mtuWarveiogrbq2hFi1sqfotYLysW3q8SIT7l6/kXQKMWA3+R2
cNne4kgjbUdX/8f2p0vidofJg/53vE9qvyrNrct3W2sO1VLOaabcu/7ZSil/eUo3vbXvC0ibzphG
r7MGzXA2dOHpyvrnBPirf0+BQzTI8tFoRzqGRPo3pk2cpxIP2pPfdgijldBGaIlDJz7W0l2EBRkF
VnHWEUp9k3QvOYVHMKku4qGR77nrbElX2rtl7Etj9zzjC0tnMwZMF0Q26npfH5b6NcWUIdU+1Z8R
9In5pGqXRlOu2tVMzrJ6vXSTi9WT+4Xr47RUxcugTdawHbhFtY5crQPvdHQmvhDnD9ezsbGNp6uf
LNRZwpfh/cFP6kMaItT+1S3rDk9lABZbu+QZybbk9nM2mLWLbGj49tRrSH3ncPgQTuvHpDdz89sB
MlzVdREp8G1zuOI1dFC4oGclppq1ZsUqXG5k0Omv7BsRhXcF4/09Lsv7dN0OR76ncLoUmm3ow+ly
yb4tXZDxVS3YVEobAAT44vwummR9iY7E1qhUxx5OY5ImbD/9p0uitUXHuPtYsOAw/twpgGV/bNYE
Wl2DIPbAbwPRIymZYNSLZ2effmz8wcFbpirxEw85+M1wzRm0eaMOuJtsiJV6nfAFVa9mLxzHE374
EuY0iF12YBPcMSqQw1nrht7C4OvEHpPnscyx7nx5Pn/4eX8ioI97vfXEBgIombzj/sfNcUXYCfcG
zWutQ0VujyMbaEdtRyU+sSN9Cf91rYrKkNA70lcjCcPNNMGqaM9VuWD8LAFyCAjcRo0/NjpPNMa2
RvDXIU/VwAOV/oNSknBRDMKoAzqzHoCwIAHuPXINTcuIl7nauKynhUsU0OyMz7RJXEY/hvfjlydX
G8wsxIY/yBKigZoITafGyPxHAcoftNfX12vdr9U53f8E4ldoD9bggg57CsAexEb2fDsGr1nxymKM
U7eUq2AX+hsYUG3XoBlKeXrORUNBT+wDe6GQuAu5Cs7eNeczXvrC7+fB8OHCKYzfJqQvHVXZ1Upq
gpxyiATfoiO5FEopAYqNsuuKkCYVSxZGBcpNa34ytGDh4WFSzyfSYUjrm0USyii0ATW6fhy85noA
4YXID5pgGR1Rx7mkfYKVNp2zQDoI8n9doZyiXEu3wEmF+FrJ9HDr7S5L8UTasFDatZ86Is19AOT2
p2qeCGPxX2sKgxXfuxxpCU1WKtDb64NaFo2sDXmLs9e+Ry64v8qd0QNfyQcqvpl7AblTHP4Yrx6j
4CeAkaCZ3BuWPRDMMFFHEc4yXg7adUwJmFxqEZLxC0qd3RG+42VCl0Tzc6huxNg8Oh6bpg3eqb8g
pUY3O17nY1LU5D1N71y3MlVknJ3UweS9AAEiLgegs0NDknV0RcmYziDVjxx52VfPf+docweZJvlR
v0lNDl70x+KpvnTMBldSvRLu73bE0Ucvey+dxueAW3uQu1hnSZRfzfrmLZdNpNUpGOicq/zANIwf
jvrassMvFTcYn1Luy3U4d6ldcyERbjrZ+DXkY28C1iiZACZJz0n1+/wCxNGJ4Fre09bED1B2V0zm
j7epCNUAXAuo/t7GTKVvHLgHlD18tbAJmYgVz/zP0Z0pSMmvrFO+DHR0ORrucLDl2CoGCIAYbuK3
i/ZpmnRJWNBO59g970DDE1XkblaHPdTpR2bOYKwEw3Wni2L7G6gg9wzh9GQaFtc4oFcytx1/7kT2
5taUfnolz3EhnT0nh0UTc+7nj5T24e9Hq/M25EEHxquVt69UyQ1MCSv+qZBweMOqckAohGXkCysn
Hs5g13dR5g9HZ4z3GlxmfoWi88DeZRkoyVQaLPb62EKtLNck9/AHKhBREvE65ZcMTUhJLzBOr7MX
3yyW4/kiGv+TN+iAA20b3WnOeGYzKxMvFoRbRi9aBTAhKAQh4O/W4svCcYl+iJZzKvhQIFIJBy3W
emVcBN/ccpvgReclUfLSPphy82VsB8qXT0qBxwnqAcj8IvFpzcbmgVd4nN630ILdHV8oXtUX+EaL
Kf0yR5rVYmTWhkaKb9j93SoF5+8ZNDTukQv+XtLdJ7gOEawgt7FEbaShPnVhOBhZREJcVZiMzT1o
QTpCpDFThw1R4KeXhkC8zkmbovlRSW7LJrvia9uU0ZR7JJFnKdTxw+iyvNEPVMEzPEihC29BsQ8R
cxbrrkbl3mGu4IR1KkQerEbPTPvm1b5qrCoNrBh+TsqGysvmDcFI8tMj1D1C8YcT1r6kNdO/u+v5
AftGG5XCWLmhAUPk+FglBIRQ+Gt7xuAZhFEqrivnf5ws1zR0mJlnTka/lxQfdr5SmYsQzROgDwl+
COb+7VLfny7mbmL/3lnZRoM8LUNHKiDpuyH+hffedkPLohQ1r0n8Ok5zpqYvTOV7y69mPxdTrWTI
xntXjK4tB85flW/UpxZ8w63PdM76ZBn2gdhEmx16/8mScsO7eY4jrlokPOB4/4SZL6L7ZQJ+9DR0
QqsUWApB0FOWSpOBH17zuQQbHKl7ODdITF26tDu/mZupTDMww9rqsEjr7zib1GHPYpB3aEAzRtAu
Loe8a+Mb1wm7Qr4ulLeSPbxjmeDh3QeRZfjRrXmn8Io3vJKyOovQGb52R8Pngi/hVA7TheAkeiKC
iMhDjcnBS1OXkVGRtfql4kgfIsydrE2ePpwzeOOh9HT9u4HXfDWPh6wxuMXiojQRn/av6HJHiHs+
PFynVNf1Ybs9x61URFXhVMhg72nZJgQ2qXbhkTxeAQjtUGTgl9d8V01NnKti05hy4IDwMER66Rye
2KynOP11bHRv2xXtaygXHlmAOi4wlG8hE3VylctWJ2SXmStW82mod/WDJYs8x7CaCahjdOz0JDlp
BJ9IOICjZlynHjcW27bNTKcl4x+e0g5MnnPDDSzdpVdH9NHk1CMZTbPiyn4g7J3ME1vZC3ArQ2zN
7RLhU1bGvt55Zrvg/fNuc7ckAJ12eBSIMe2kJiZ8Idol1lKbTTKymnmSt9D7RWszIq1hE5q/YvfS
sYEcN1lmK3Oj5PawusCuLaVLfxjdlJuHxuBB2GYfqjpDpgqRuJ6gHe/HvaykT8UN8XEcQefVXJDr
MUI8pe09CxnZDEZwBuB+vUItTocoJXXzno/xixk3DQxTmlE5HOgw7wtE6mSS4dYA9/t0T06HcHBe
2GriqTO7IPIbSnthrz/TR1bSNbwDZexiJBqDATJssLASuIUgIPt5PIJWs7MUqn5e1TtbX1VsRlwv
9j6QYqe6FXPafinYVDCgFWO64WSloZ96zzJYQSxVpD/Nb310u2WoV9JytEPXXQGUSuJu9Fqxsn8z
3KTvXvWUH/CqqmJggyBOvouPohhYAHTSMQFNQyTBz6pJapc3Z5Fjz1JADMpSPIJRQ+OoDRKBDNwS
jQWRWlyPgmR8blM+TQOXCFG+jKs4Y2sF8jys7Z8hvfDxe+ShHRAYCMRdHHmwLF3E1bVpmVhHBSpX
4oYEW63Gx3C7qUvTCE2vR6gzxXP1mH76anXZBOe0MkVqU86CIykfO4RA95n7PHugjeWYAo4vbVc3
JuS2JuoUyJ8mXvhM4iE1SowfPCggTKXrKSkF8M+h8mmjejTL9v2YAuyZ0nWczeM5pIvtR119utMd
/j4BzwDHRPWZxlzvTRUrML4qp33qT4kWsEk8r6gJUNgXPs/wGdmNvjJXv/f7SiC0KU5CKhewDZDE
qMtBaU3fjowDXGWjCrFOjFr8DZhvJgZ2EDN2qwvATR2yCt/xIWfQpmeqhWTV9gGE5VZyUFXRNl9e
PjjHoPSCekxsCZ1ZbZRlkpICuOpjJZLPkTxwzKgaU1zb8IAUL+ChhgzPkIiD2wCUBKNYIf/x4HmI
xGoO7Ohux1QPp3p5Jvfzi15z6Lq/BaSNqkTTZE+V8LamEJqwO97E7Vh1CPUFts3E6x98qGvcows+
0JpQF9Wg/3trRNfeuSC2vEsqE8gXEu0P/SH5cwLkKn8ae7QCfGvLkM7P8l35hZjZVNtXznD3kxjq
b3LYZtrsIR3l6VQ2GECaJLykaT8q3pcZNYkJ2enptuOKsNlF6yDwchozKEhCLRNYtslIQ6MyQhO4
G/wdozxzQ1b8tPZBMuoUChOaBAjiXWOYF7PSnIPklYJINtRm8Jjkn1o1COMlgyUHgB3BTdgB34+a
dFiQqW6B7N679lOCOX55Ks+gbVrH4ceMjwXlzlm3VcCKCTjcNVBs4BPxIRB087IzL8BwTgDY+JGs
42zRjrMWQ9UbcSyr4KM4q00ned3RKzRjtBRrciQbtxHUgxY4sPMUSV+1uefflwONC/etZv4IPSQx
lRQPRegIuGN63Egz1g3mmYQ3sUuJfWm0QzgZYw/qFBCYLo9fvRJ8WiHUsp91dz/WVJMRPJ6+rtpq
hizo8Ka8sCtTSNJ+fSoj6ZjiDLDTZuQMLSy9V0RhPPfLUJ+VN6e9uRUtScfEWdMWuuqZijdvSYV4
nGH+IcHKZrAqpXsmVQNP2cx9kHpycatkJ6fX+Lk8nUuFLYhtLzqPNVdXAkkcTr3QhH2cDM/0L+Hg
RjErjqLnDtgUn9S14KbFEenNbG+DjDjEzjYZp1daqMixTH/BEX6sHFIeq2vclkFeRuj1aO0SlNdN
bjn4MyWfj1bZO7edAD7rZrTKZaVC3FMDTfrAIp+C/wJQbcQo5WDs3ZqmJE9FjttgZVk8bi7tuSOB
6+d2Krgk5cGTFFjRs9RItr4LZniX1nK90eJOg56xed15gggeRBuDxlsWc5e5utfC13Ik3by1yOFS
ymCeUX8mqMFKsFn+VCC9qLSkOHgA7ujuF9p1d3vPwscoXo62yVqsDdrmxUBURvX9GYwFgQXtMx8H
8ZjDVKlv98pThFcouOa8a8ORXrvUp9Fr0hVX/hlfMz1eymMMxSt/RjRlJ2CRjjipRbgex761KBXo
dzdHikwZdSUF9NIdpoZ7w9/8zU/la8ifem3RaCvTM/nbkHCFmljZMVFMXwIKosoQkjuD5KVA/WN4
jknLw6eTXSwars21EbW4RJLr7j/cTDWcBbXUuc+WkeBoI7nif1SP681e+yRD+4OS8H5begaq1zGW
7WQLJ/sd/KS2eABt3NME2R0of7zysjc1D6w5rK2q6BGuSBUlPHKGNsDh1lNwajgG+Ki4NEm0LCM0
Bw3kHY4BFsgc8lMcuJbD78LN7L6Qjgj0/dcSfCTWX6sOqkkvINeBh3MHzihHjAGchSbZESbRLZsP
kWv/pRN594mtqLtbCMMi6XJSR8+rQb8Pb+5CIKR6WNBw79rfo0dZ4An6Yxemjc0LgeW3wy/jeWtB
NKCbixdniPT7U2350gRYDqt1go8s7h8thbhNUTYHkifLDhNZrMM0hrrHUA/CXDCfmgcSneO3owdM
+Dos3LVsVnELH3ylW1LfOYA4saoq+Nq0NwL7hpmRZF2emQqPMCxe6NrY+CGU3cLwWgTvzD3tId02
i95cO2v/ftysbcDU9E3GQpovIQoavtYsyXjwA7GkfJYV4tLQAr8/+8YW8lH+loIykDawYx41cRCD
xX3/aEDwu/0Bos/7BxuKYVP+wm5szN6xu18XBOk0DWlrMVQIv4unbdZseHTJHz18qzln7/+0jSiV
aTc5Eqz6INUhgvnirvogVeITA4K+AzcjYtH4Ab/JvpZMRtE9+IgMEi0cEMpdrBXsNV32aL+w1buT
1IuKeDVHunM26YlXsjIvTv8YuZgFU3KnNObeQ/JPf5eZuE1LOPWKb2e9V70PTCFqbW0qkWgUUsKH
ycsRznkhr/lHHUdPAwHIdtdL2ttHBtvZu53IqANmuSY11oBdyc2tE04XXiE8TdhJFpU1nXUErbzL
8vOz09Z2WtYoi+nmsfuDc8lJ1PM8Z8wVHYZDGqA/MySZPdNxzoJidT5bKWSmrYtJmJBhXjCxhqrf
fWK/a5EtGVo9dfkzl09p5K/FxjR1n8dIwe6WA7zEupW7W7BhqQjFfE/2L0gcZmTB5TvKKp0ocmEI
Z6Vfk2LBNreDQVTbuKt4yZ8GChFNW7wB5o9G2JKgSKOie4I0nZsNR4VomRIx7Yt9Lq+bisWLpP7H
VltXgBSU/uiEALuEn+v4k+WkfZK5eriG6j2IP1Y8DZil0/T1rqoUN4PJZ3/jmBvVGiP4vXU0Gz13
QzMtf3N+3d65mrMv6dTnBGi/fqNJk54uZadp+lUM8YvVuTonc3xf7d32cB/RFfsiFFmN361WepH9
edaHf14iNOz7+994WBas0MIp06htMzp26cvnls+jSZ0TMNkWJp067YAiZzlMx7ZAeaVA0JQ/JsMB
/WmZbuokkaTpbvFAgWT51uvamtJFYHELfptaJZaqM48l2woNzgfyxZztgoqg3HjPcc/yKWX9L6I5
uvsz8D9qGKLOxz3OdhHy0HEA2dvbcg5A5P4ecudnvybIeix3xkxRi18XFLZMKfrH/m6glFnvw4Pc
UUy0S4vKy2tuYXCYlvG24iwpbA/6rUljKuhJk7XkV8LKLNtZUPQIebiivSrlf9of3MVmG+aRaLo/
PT7KMdpGunAbvW/wi6QPfZCGNUtCvUHwIWfbysjJx4wwGZlqvxQiz0YBoQie5k2msCPN1B/0S+TJ
HNywoKMJx/db086leFieOvV//jB2xQBV8YFYLU9FJ+j6cHscvmBK4dVRE4tREYShC/C+tgLUhqC9
kuuPAmrScwK0lrt3T8g84YIcM1/pSiTeNBfVYOaMgQ8CglHsQfbJ2DXqREIfA4urAMw+XFu4FeZu
5j9NBXOlz5uzkes8RYqVNUrzfOqCuCT0IcNiRiG6kHuT3XNtdKWIJ5tiUp2n68L4bWVyxkB3iGcB
TzxzrVgRkUfH18z7SA7vFq0iCwespGDnkI0YGYvYLF+spnFGs/mqxzobsCE6Tk6bEzgi5YZTHFn6
Sj/5wEmAWd5NLukjMgHT8a9Jz3tr2TfK4xHOv1WadeSI3QfSyXgJzPtgxoHOHY5IVckgQiVbxtZ4
PQhmikHfCYcKLvOHxacWhaF+wwG4Rb6s2iDctjVPfXZoe+ZoDSdc4BvqwhTVtYvO4zjuodm7Og/T
vTZhmrjZLq6XrjGY6Yzx5RhI1GyxkSqs9j1FhdOOzBgeCKy6N598yZ5Ijid/kXym8AwWzJViftdC
A+aKF5zSW9teM1jiKOykH3Rv+Iu/R0rZeJNtwM6L1N1oILOYSB8ObswgWATvVJ7ocTQlqi9fmDEW
L74p0cmcgwhBiEwkS/XY13V0AIsa5cyu2dSKeFe1DtYWwgSG5NpnwFTVxSPrQOHcvzakbYjLbVet
nRB8PopLfF5hSAZ7gbdCuQs4j0uAn3zdPOpQBkY5t6SxzjU9JmolwpG4u9Lf6NQv7jR2leZsbNhM
s3KrrZo3LUqM4nAp7gtHEpAePmH15/Rg/0L5bUkBrP3SnoHXmZ0Mt2WreKTzrh0FUdDj00/hZFhb
Co1HbViPdjxMuMFPhOXT7yKP78NpkF/PiRSifdBI4UAU1pK6qENnBPhyiLEjV2azClCdEF7zgCv/
8oYDD2tTnwxCUz0hjbAGeVQLuCNtbYwjOSMSGW86R12RGA964t8xjKszmvvGbRwthpXnOOFdoz6b
CPZbIwOtHGgyO72x0gltQiUDyuOl+PHHNE9k2wR0Ot/9RJflgQGduq2Qr9wu3lUaIq4R2NU2Ofi/
EedvoaIFEgisWxkbInRCCuSPbFooZsHPaU7c3zWc8HKCJDCoBdQLtXJ3KQYAO3izrYlvyP16yGVV
HGM+PFProZzysvOs8iKO17m5APFmC/mSlFrgkfsrLI6wTxxIyWj+sBcYV6W8IMELXCGkIfjRpP7V
UUsf0jOIMoIN64+CR3wsxCphNx4ibTCeF9R81KbKP71HB8Drt8s9D1R8R6lRfhYhG1Nw5DfUx7CW
qYQl4Smmke/c8bxhLZ8WAgGpJJSktfyQSY+Ag3WB+93jFXIodhZsAXMaP1/yq3FHhnbZ3dFVHtd/
1g71/Gjqm2txazghkhERtv54gfWZ0P44DMHUXaOQrwcSmrTWMngtNfJ3kaGwT9QIIFRTS3aL19hR
9z9In+85ivEJ2EwxAp3OlHt+/m80n3JKR5mezSa7/AXwYcL1cETfzymqm+HdNOFmDAT6Q9E5orjp
hmsTWN2njlc5dYoUhG1t/PqkYIhDBYcMKipLZ9pE4Sf5kQyz9sREh1uSRi5BCy1izjTZY2+rJUZ0
so3BNGaCewDQKgMJFuM3C+cPnohMQ2BNemZxVRFepvUs4ui3F6e1sbfa6JLL2h5kpDbafPt3KO4H
1rkvun8bOhjcKn37UEUnsol50/1sMDIqCoyRhW1ufGisRHLA6KJN4PUsooRmm+uDUMKwyvgTH8/7
J51b9K3dBmlWL2vfbsdpn8gp3+TzCzBRIeZ4D77bDPS6fev4PMprt86btymMjlHl7TEiAl0VY6Ce
N/AR6crrSgL2BBYJHHMV4Ngfzy2WAudLj2DkDGDuosueq221FS2qdlGrJFuurJVHc2Jv2suPXSll
4bXSLAeKLCFdtJnlpwC4z1HzHLXFNSam+/9o43TqUSFQmcpGj6wDX5olJjwxnk9p91dJtNtH7+eG
Gg+VqJ8IAhCs91NSA56GCE6X0a/Hsi3mOVwChoyMIvwohnMYpcmdqy0nR445KIvq0TM0DHUi8chr
TayQeu4nogWPRUWYlD+pNGViFu+io3WZ9Vs+KNX5ytTPXXqwtUcaQGvQRIKarnhobOIOvBO6XNiN
RSDVwb3gPqwvE3SbETG4bUZuFsxSJQirlcVgBpv4wlLdtEYkpH9XzccWRbtsGzfaGzs+KjeDQ6CA
PlLjxLVR9NPHIH2chjdY2lkYSwiuV0Dnlgyx4dcJtvMUYas7RUEVV2DgsRRpxhzUAJQrJT0CTeha
Nxv+8n/+/SUfhdykw6bG0sz4+qIYQ7t9O4SzhUOJ1NpOMgdQOCLgGcxaUDZIfZyHLyvdMRz9aYWm
I41TZZaz5yYLVtn1zU3Izj+hWiuskuJ29UY/ucuwdx0zcbSmM+01SUIhcRh/xX6kWJpO0KZPhLt0
VGrkW7AJ5VvGRtofsGpx19gmonD9O2XZ8mQauj9jUJ5NY7I34RHmJg5bM3SRlRELluuFkilkEpb3
l+yLUQ/K0rX+n+zSUUuKzjJ6U51wWY38HB1WeqtEK1s6dUzM4H3zO24USxWfByrYpKJAEph6dhrs
yJvn0mX8L2oGWIMbHhCu+7+KBeiRJNakYf881g9FLbg3lnMvSQsLpvxXE9+9/ztgPY1fZwZJeZ0M
XISV02cqkFkCBayLiA1XaHSqwGCBzWOmWSrni5H1hGoqRXoLvr+Zbv0QxPt8Zc8sKgKtNCL3m4kU
CNEHT3gBIPFamNW22t0oHBIVg1sXZZ9w3SEovMm6Bldu3F1n2iwng/EXBDhtQLDNKV+TrMB7OhUh
1c+zEa150/vx0e7zkkT85A3ISe+UM1j0WmM0NEmpEVr16dqAfBX5wbEK0RM/Fkf8y/g5RQARx/mT
YFxTbl7dydrNuMWciTcgvJVyoGIBZjzC/kf0W+rrR46YeT1xrHJuiQ8NN11PzXchViVawdECqEB/
6QXDP0J/RipL0TMBgyKDJ/fVKAsd913wB/fVH12rQCYHfFnSJRZIh30yfFsbK5Zsq+0GvxjDf2l8
RMmm8f98E5+u4D6u2quOfjsgGRXP6Xpv1HzwBzLLTYecokobGHT/rVaeEpDVBWCG/N1PdpBf/Z1m
mI8Fau7vGjvchHdaL05LCspFUuGdoWujvYHhrUYX872Fi7NG0SDztQr9hQKjJ8ot6Oiq1A6MUoee
Pq8xnHfUrYvdWARio4BeTQQXW5mfYbLyw6g6ElHjnr1O10QsHQ19d3X4jiufcDLLhQTwZFqKeSnY
OakNbKFz8sDULMwjB7KwcLWBjSv8xYMEB7/rMamZD2eHuaV3bk3SiDFaDBqiePtdaFQUk+9BiTDB
Mvq3TASwmJyP418ZDhoRD9PRQCROknCsb5xiXdZVrcjCRksecUgqGvyAyLNcQAioHbZyDJpLuAxe
ZBx6MyoHPggzmH2Ll5Au+b3c9V7lwuLx5SHPOy+Atp3c4TFc3Baib1/Gz9JOlr4x9NudDT2hPbDw
pgYqP2PWXMt7odguX4D/0HfJqJItk8EZbDZVWmNdybVEyezwG64EGQ9+qeaxkMVBQySZcrOZEC9E
ChyPmj6NCuNZ3f8saVowicFG2Jstn/rbyV344NCR4xq3aGj8EPw4/8AR81k4KMrnS0lh8qfEYmw0
6cNoBTnj5lHWMs3C0T5yToG8AmOUcVPy3sImhKANC2cjLTU5hCRq5usDsr6c+I2kjaQWCPG9/N3D
ghVYbmnD6iCwa7k280V3dhhnEXUFZJnvSdH0vy7XkPrP88sb8pQyXX4Vnvl4usidT1nHQhAHS8j+
uRVFhq9wp57GjWjHEWfeIJc5nLNz1+c+AWT0U/H3OiKG93WCq41M0jZrRD6mrW3D0ubnhFuRYjaM
2JMUwyVFk/ZG19M7V51CkRvR/1e97OXHfiyI9sS0ssWNFYHr5Kw/aqrxvaLnaXQDxbDAAULI0XZR
73qETo+/N0QGR2MP3OoIcB8rakpvv3RkdGB/qYhB1PuTgF7G4eFFpEVdfLuaRR6t+zgsx5R5rGVo
9kr9xYj2v8z/MgR+lhM1SuuzXODgZC/pe2zhW+9wPYbm6QcilgLuY6i9NUY3oRKQSbsjL7ZZYLTF
IKvZij5hNPXA1NB/zet7W8TzFXS/oIIAQzdgvPYwmGQ9Tc1SSiZnI9jXvgD98Rcu+iwoxSP6AfBQ
gP49WkaIGjtGQl/85oF1eUMXi6bVCAvILfsphqZm+9FCundvx6MprdYrrMI1XItISI0FNg2cxMqk
xOOOz8gz+tNX/YEJG+1X9rVdFmLLAeMlu4dIZWcpXfRewT1hqtxskfBQZdlU9JJ5KwWrU4d90xYc
HDK8mPVjeV5A3XfEv1mHdxkqQCqKm+F4hgVCF4T7b5GGjCw8boalJl4CwiqdgU9tcfiOIJAHadUS
tvdljiG8anQpAMt79HBRuYoeoUPNvEe4I/NqPfVoE04OUaBmznXmotjrbiPJfqoOh6dOgCEC2uwN
30ZL3kYyzoQzeXGxZj6D4cLhjbJa85Alw6N2i+MswJXKa9xgKlZE8dZ+n+hz8K2wciUb4/RmcRwr
WCxQ/n0D3ymX2Vh6ZZMHIkCSkX07VarWRq1JexrjbRgi4+qJv6GscXZh7vr/7sWhYbmHL18KylFL
+c1sPbRjscKzr36AYjpoiZ5w79Wu8DKLy/833Rw38lg/sNOjgRztWSaDcugqSzvQEKH/aiOr5lFN
oLEnoXJjuJl5VF2TMKdkpFQCSLzurAvVCGwm3xgftZaclFlB5cLZMhDNKFFvaRrgPe5dzWHBE85D
n+18g1TI+urBJHmBuQqwqgfwZIqiLEVUOU6iZUMrTKgnbEj7FMuLZ88BXH1+H+OtH0tqSP1EW8s+
r6Q9e+GSC3xXcPaw/+c67U1L7hfqWktN3KholKra1iaYQrJXRrNRWBa5Y8Rmrk4wJsuvDfQSnN3j
4QvWQJP03H9pPy57JszNgFcgHusIGpsoVv/lnU+WT/9jWzZG9MTBwT1wULLpc0sVE23QU4HO0NG5
DJhCg0v0iIHkZo08fIpGaTqbkm2XpWKhH2Lo5m+fKJQzvTdHb3M8AIpBchD5I1wnATVpuRnPFXfL
e8TefDvH1t0/+EWupuhYuGOchjuK0/a/Qs6aMf6vkhFbuiqHi6x+eDCPo7Sr89bpzTxv2+VDZYop
JNzekY+gjZQ1VS6YiS3bmpALuHEVhdsUObbiQVsMB5iYC7T1kNYKqYBeYK5PFH/SeXIi6rgUfhaF
1k8Snxxkt9dXfzAac3nNIOgvX4FcnB52EWzGLA8x4SGomf+x8M9FGaJ5cwKJp1BXHHRDVBeYUEmE
6GwqAsES8o70yB5trx0KJNJ9Va1FX5mulT4JRxXO/l1CuQtSqxO8Soqtuz7Mvz2uaBFSfMpVX95f
SHXSrmSOc96ma8xRHEgsqAd/UThS+ApWNda/k3QJ1RneSv/dmSi2ezZ7tZ1aBq47ARpCYcc4Dw5d
ISpftdVnIhw3sFV1fCqnSNCuwKo+u9E82hztfo8KvEmWg/kJkJX45rJmrSr8PDrFuTH+QNGeEXsl
rA3kAQZzXtzYKB+asfSOjlrja3xXuy+O0o587B+lbwTMfzvzq1N7Yi1X3ZFu5xwYgqvQ40dIJ9/7
mrbFfEnnJ4sR158ZPqT2FnGRsrEr0Xyztpp7ajDhYmSAJlG3gtMNBMUYNZHq6szCxVho8sxG1YVa
tquptf2s6jYim0iaw+FD38/XIA4bEaF3vChuuUXYshZfA2CFkRAI4ys+cTsYX7lw0Pg2zIfB5qtb
r4krHFY6e4WNAjzKNUk0hZ+XkHAhxvefH1n5CXBUOJzTDeg841bBOqZf7hOf4VZoVva0Hd2AvTYT
z4hRdKDzkFxmw1Id0q11k792dy2OSoMWWajCOEga66berlI0FZxThHr7383g+JW/n646/tJuZia/
09NOajy+reZqq09FGBG17nrrUhqEvgBML7MBMz0TGpMea/hg8nvOOhH22yTb7bMjNHonZH2bFwWo
EFLO5jHS1utK9ZejzPBn5FqC4LcjRD/W7QL2KkpfaLJzO+vaPI3QoWMuqRy9geelouhizFoNz2SQ
xccij6GnOavOnc5/rrldHBsppCVUR5u6Pn1b8O1RKNB6r8uu0aDjWGoebyUpN5AoFqs5KJnA8NVQ
nZM1BxUDCx2EOGlhUJh/Sn9KJ2At6krPJdfLqkYibWtFqiFnnoecJ3ZqZ4zQaj8idN27qUx9gFK+
WZ/BncYoQa/eYCi95BucrQj5wEkwafbZj8wXNUFwjIC6m8rGwaesjuf0TcktTXe7I+0JtId4wEZK
bESTWh0z57vzXMJ5ulId2XHdmfwof8fzQ7tsOtpSx6zt1EBbNbpMM6l3n3H1wdZg42xcYRMUokb+
RKZKyKP7RkxkAUwnyV89r0PxCoODTN07V6ndgRrW8WIpV4S3AUfkW6DkvtbZQHKO+gm16hfXZcz7
ITvbGuLjdGfJFAiAM1B9wwCmjduu0tSzUk3BTzFOeky/RFQCeuPkCLDfGMw7ODmMqDjXuhKu0COY
9ONlwfDSbvWu6Xxtbz6NNX3vC+GHUhb1ecXjpwB3zLvYOAcWuXDonkphpY9o1DFm3R8mOp+5MPhG
KXJ8Grlg2PEmveGU2LBh3YjoMPwaUpSO0pV60XeOQU5jdapCvv9LvSmWbk2E7NVG6Ijy2KOC0+jk
JsMaJQ+2c/Sb0cnl/3gJsPwoZBQaGQ36HorfZ0LtlZf/8mHxzv3XC0R96qsIGux77MRvDHtlifS6
PiwOGmridG1jDzu/KV++jxlk/S8Hap3gHzOt2gtHUvl3/hIwj72Chuw3/3PjjkZmrW9HcfF4NZcD
WbrhFT43fqIMZJpFAx+duc+L6yo5JMjSIxvzJMyFrq8bgNhS99YvMroQJLuwhyodRNI+sxnptE12
HYi8/vTT1h3GZOaVaU5Z7Ma3JHrgWKfS1vn1SpT4uJg9/55aWl/mI8Sd0frEqbtbndFPJlwBvdfI
GQiud6tcNeo6Roux3UZG71sZNgyG2+GNPxloIMUa78y0fikeBv1P9q+DmAB0P8c0DEC+ChhWkJ60
6e+3MRZrG2z73smbh6BkwNl9Xv6/kfF7c/v6zgVB68/KuZP2kRDEwaOn4lGnjx7WKtDFBvsEYG8d
xMk5hAbVS3aWWYeWVuFyu164lWnhhP3mqsuYzh48MtRh+LGdBIwSDOYwZlclAgjBILX2Y20Ok/HR
LlsXInLSUdG7C+ibUmwY/WQUVCUD/hAEUYhHEICNk1zQJ87aWPiGXhukA5VAoeHXSbeyHPQIZ74P
BL4g0Fpir1t3tzI2qnnenC0Eqy1DqY69XbWy1QqhedTCkB20KhtYWdkY4udhdzI/IvH7V0Be6UHi
aNEyXpBM913atlbyQSTiEBZ2XPszVMAmP5118MsDts90sTyVRqad7yEqbx8+0iqIIJ7wlwGpxC0E
TXXGiYeuB/5Dqmd1I8iXnA9NWRIpDjZYpAH+NHudMPIkqjDwjCo2V/flOJIsikWlqUYAfIcFo3Kt
iAMhmjdcY6uhS2widK+OXs7UcUcO8GC5K3Ya2HoMaa352DWYpnhE9sutHHfr1tUY2EyB3RhsZhyO
xhfCGkdimH9DqbU2D2zjzQ3iXuRtw7vl8ZJqjXDT3lVYSTS69I8aZPUq3mLQdvjIpsu4Zmiwsrwy
SBkRptd7It3ZyogOY+uqIkerJyOJHE6Ir66/Jkrq2f9O087wtozuQa0CoWwezp9nkCLERAhpX5vJ
ZKWox/xV3A4FYrYfWBFJ5+xNRjjcS2dTRAWIf2zpzumRGU1ESveiNP9vyu6bz+jgcCRTGUzzss/w
gsAkF99U5gTCO2KvrZUd6yyW5r6/6i9IbabXuPgotElKC7ERU4zmPyxx8YMJiUDL1tj5YgdzUWQQ
QiGM66jI6Gk1EchMqVVWAvwuXOUnteg5O0x/i1YqAQpAHYB8/MveErsrRbsOPEH8e967hP1SxP8i
2pZ5Nk8syLGYKwVcNgxGrpravKvejqzWhKzl2BN+8hxCEwX2qHW1CDGF+iuZDg64NFNDjI1XSSB4
RWjYeK2115KaWAxTRCbd8QBlKLPZnCwp+HAJ7oVVlN3mtj5Y7TBxBed0gnZNNcBW5zaoaw3r3AkO
03i0EPlGgJ8BUuRKqpHsuzD7nQ5RtAjFM2kT6k9Bid3HQJo8O+HMfQmPfD5nJPvhRWYMPtdmd9Qw
hiLCrZFlX941sAsf2M0h+u4FOLv8i6cz8gH5uVjrHaPHk6nGauHumd+UbFqxcjoG4+WG72Yh17fa
WAuW+XzVuJ/ww5WOzCRmjYdZDv10xxLG7wfEZPiCSrEEUy+N5Wsl2Mbh/3ySb1q7ceIdzpkla0hb
wQ5+4YaZCpUENNzDomhbA5ZUWXz502svIcnVrsz/DNfm4SZHjG3iKfEEB/G87DQdzBXmanmN5A0f
R+GbKNNeZ38TqFpqR5+AeECbabQgqbdPqPRd9KYlBMtFMBcxBDZ2zP+tgPWisxC2Ls0s3LlL1DCk
n9OoPc2zRxTJyXjq4VzVmmV243bNgnd1YmNcOmmaZrqCQDijKjeRSHfkLO208qRkVjU71tbyd6Xe
Gkz3JTsRv+8w0IbxDJ/0fUgL5mqRL4yto6EY4+wgz+ckUrof99rig/2TTX7GKlXQ+34kGfZVdIFT
4UVEESmfzpnFDg4a3XNj0q5tPoTjfwLfdbrs0OPpXDKSJVdextDucuVWHHtC/1OCY4ysgV8bj/Fo
8lcQSSsWsskesrTzZCedstUcRMb/4oaS+2UvXwIwKlna86yl/7UuBZ05zotMwMdcPpjrSRPWc1FC
bh7q6KTRWzDdn90RiMF9N+40/WWJFhzvg6VaOp4dPFmKq+Mfz5eEGCmeek5mkwkrTRywRmGwz42m
QmqrqJ0AiKfIMFZMpVqD4FzFQkBLnV0amQUNO6GsSZdUpEov2ML7M0tm7Xc6IXi9cPRJYeBaxVmf
eYgYsnPk4UaMqSKbcJ+Kfvszwd8U0jXNVpGRsnJ5XXXziUL8LbkVh8IwPwQgZTPv19+PVD2H9fUJ
hGwHmz+cnReCuYGpZr7Ul4dXBlfOrgO9CaLp6Y8BDpL56MpZNmPrzIcDpQpa3c3opkePvk+lpVfs
if4KEN0dLSDfTgwy5seGkCv00kgJ6hhJ4/eZ9Mv3Cpa3xgBXmXyfptohaqB27DufaFIjaR3e5bXI
BcOq1xE0dRmheVIq0fvgBe7X0hHpsdKlryMKKjB16u8y27HzGqdPOti5kjoqLENDHom+3NJxkpOM
Rhbfg14+AXQATZoaElXRs7ZLFx0ybQdK22E3ZFGJ6BtONaxJIMNDpfiiHxuJbiBM3eHzJpPbO1r/
/XHJ7z05WOC5nBb6TbCkOSuN16RCOIcAZQ0ixGm39w6AEr9upvi3Mbo5nQvDBcq4zV8BRaph4drn
WRGNapqLYaDb4M6oyNPn2qJXuc82Y1a1S8jlC+Af7tQUBoH3DyhRpd4xXUu9gJxLiG81O02bjVwK
GTdRzZKF7nNIe54TfXjL1Z/UIJB9q5Ia594r2KVdl6SGxg3ShnA/DZtHWngAuRrNBao9qeQlTTKc
LTU9HwH0a0Vf+iNpks83Dx5XScbNoSkK2PGMnUw98iD6AXlcW0Uf7DkN4X1SqmdLUv0Zs1Du1A0f
FSbshsabPvkbAQ5dF1Uh/0lM+HoMWXV5Q/6ervUIQwEYvEkxhUe1UotEG9EdqjofXAy9dtJxlMzE
k8mmmXqbgWszpmRHE1JLNC3yEOdOrc6E99Ss28sZwI2hwDfVknLvXUwRb6Ev/PMYhWd1jdxFdzyO
3w4RNaG7vWqrOJcOc6+s6itrKykqMzt93xJBVEa1E0IYvtsO9I/AXDv1/bnmLamA5EG1sjQ490q0
I9VFdZdduwGdO37z9YxKzeL81CWuBC1UAiGw/7hHdtcSA0sICIhalWWQyd7RSsNBEVRWJJ9UM6A2
e8nMhC8vZqVBObEimOj+uvTPw+PvShyg1WOsH7zGc9Kli4IjWe9KeSwO7Hpn4YbiNW4LUQaI5EBZ
Wrtq6TwRYWs0KRPXVFYl/MH7A/NvbzjvV/Db4feZWnk0+QZWIyjX9ftDuyakFsghRZ6VxKuOPTJ9
H/ZZaDF9jEoaHJ+8A1iJZ13hUmTE/C+w/mtSCcTYsBuad5i0/czLasFhc4EIWyn8HCl4hlPLjrxo
XGfOJrlmIj8ibfXQcAAlcjCgzob+cY7JSunqXtAesw6//dnr2S06VXuewHbu7Sqhwi2SbeMLYwEl
WWp/KjGsJXc1ML8FGFCNU4wdOInM3QGWD9S+3Kb8O9jnZKhNq1CTpEpVTDshbikhtLKYG00QO9TO
oL7GsZIT63/ibMnOiphoNwuieg+TlI5FWf/m3EDLdRdsWUB808+bIVqcdYTPvA5fXC2UbUYltSz3
Cv7n9/um8Oy6dHV3m4TCyFpUW6QwWyMbNfk6kLTIxJSkY9CH5jCRHH4VC7XUBN2fyZdS3nBvdwlk
k273TjP+yOekd6UBvQ0ASgu+Ti/41HCRmfiT7UsxEQAKf9srV0yrFCZF/WdvQxHSeswRYm23OESJ
DIyQ1qXpHjx/W/JVEyPhmoyssxKsuBRqKopqKEKnV4dvZ9I4C8SWWIOSFADhuV8Qd3/zx5yibdB1
3X8aywu6AcDsmntK/xCqYFQIQTFsYDaNpRbNbFMSsGFuN3CfA+2G04wVjUu8mw3WGHRH8orzk5wa
JNpXjnpwsxn4ucXDGjzKwReT9lVDy2cDLUzQtN9d2/GUEZjzBxkqqpv8wbHibK8ndJbqGI77/sR5
FIjY4x56s2CGzzd/yW+0N95lm/a1Axy1EmlVYnmzD/l1K6HmMtge/l/hZp2PZ8oxC9Up9CpoQr5V
l/pTkGB6tx+wloXkGm+G+M7c2Swdf5gQL/IZDnHdECa1HOBQGPDp3d2deb7SRy7sAT1OSKrOTuaz
LSsptrvNO634BvQhixIldANGadI7qlRIaDHyVsA0BB2Io8a22Vo5jOrD/K+M5UAaZTw9/OsAAfct
49GtLZTZ+p6zbtU4XulLqk0632cuWb+LTYekgwFh/MaEle69xEyhxlZ0N0Fs4RECStYmSB0Ud4fR
DUCY6g0bWg1EMjTz4Zcq3njL6qjaySDJAbSwBxavIpNhMFl3D6S4NDTeoIyoHHkpuChtYnTs7arC
G4QG8RibU2cCCWJWV8vSoNKwDbatmuxMgyZXBmEvsron+w37zBPAIwXwQ68l1ZdOGrgMucQPSPKj
ggUZGYAz24J6vhuV/E1tkQl+XrWf5YYHbldIuSp1Wl5GHaa+zxIggPDZ9pI42w+RMNB3Z+6Yfnmz
5O7zYaI2z3wlZTFSvDBb45qXK/n8vU3CP/3scJ3aNiDxSJn20qREueNdCz8vvd3VsLdZmmkYHw89
hi8kvFMRUu2N6bvde68OjTVnWsvN+MNqYbRb4XZ2t/GPvJSAyZ7cTTURu87WPMAMhbxyYDc9UMYt
qhbK1xWE5wjoYVdnJZngzSj6pqzH2vsX9QSR/KD0tyadLKUwYaC3mqUz2QCJCmntledYTVgpAD94
MNzv2DdMe914yvkuB9oWcXNS/NYa6tJNVaCgTVELZFek9gMYFW9vvu5RP5AzQlOFNagGdIqtEiN6
+HLcgrSzAuu4yyfGF92VHwTZHUd0qYqClhJN4goQaX5fkkS3a6bL5HnsPZBbEBG5taKH4wHz8pvW
FclThmzvoMfEcFjGT4Y1XfZcHOfIHEGoaU9w0Cawz6K5Hk/3M2QvfX+jp28nfRjzJP+GjVLgdxbU
stWEgsX19W7w79Lvwu4qKBKnD3QpAkytt244SgiF/ZrD11EEUXPkh53qsJRWajIzyHvHVPo/M/oS
1LIS02WABNEw6RBx3Fx7Il19cOrV6365oYSi3yyVy+M+3t+5FQH26IV+Pxy+SYfGiRtCrSn56RlW
eaOTT/Q5vhnpR4TKNBefLemAcw8b6gbgr2Q7tWIe7/Uc5r25pZvDIasaHGv5UIgYijvMPnA8jvp/
KQFztyuMTDKA7OBYA9xONakU3I3VEuzNvGZy92dPzm7uHeKTT7v/+vyN+xWF0Oo6ij+YL/tRRGwy
APdViOROYNxGySiqcs8bkXzTWMeH8a8OmllxhbkrTc0q6FrWOUqTSOIh9WORYxgoGQ9m58ac/7A2
raUUbHfvRabVcg1QJVv33JbYRiyfvTBUKsAf041rgf7xres1Fjp2iJaj7gHDcDFS2QRfFYBHQ0zr
X0ZOazu0J4lOXmpcd0QuNfa33N8OBnFvW/BJ0rePI46z22AjlPTfF8IvKSeVFHWJcBr2y2L3IeUO
Uv/Q2xBagUDUacU6hOODZZPsaWAcJSKvubvcmVUYf/W9hXMEz2xEMAXTytUqSEr7S9pyUncMqjvy
z1bZ+ae6ioQTWwJ43+l/odxQRPV1d/z5jMlYgg+UYHH35lCQnohZQ933toW2Ox5xiyia9sX7B30s
+ErE3HmNcVHal5ihnQK158xLcxaBETPgg4L27+STAB68wCwuDBZePA2+gSOrJNssI0MKmb/2Y2Ys
PhHWyvxFCf0/msxyYSBGFoXxFw9dNePEza1izMiPCVYRvKcmh+jvnclnyhUssnQEGh0ws+BJZ1qm
4VhEBNspdik0YNHBX1zd93DhxkvRgcfobmTtaJoQcuYZ40woBgyI7C439pMR9qnzza2HmIRAVMuO
kcrgqvFqJwz6ZIPPT5lc9090/C51nKn9r1sM6yPsOQeKRRvA/9cuWk5357id3B1fwbFVW3vxgIIg
AOUX1pzDh+bKaGkWMdYNzyey7TrjE/135KuedZjx3hIf/noQOQKavxThtj/S+kiDql95EZYtjT20
SskEWKrdpjmcqO8vLRg5AmktLdko0THkfkk5Ap3piXkN4eorjJfaDKIizso3m5jCYd+kS8MuQrGQ
INvu8OivGdv8RxqKY+2www8vastXD3jUlqR7KODMjikkkMTLOsiG2OHku1ro8pwbjOal1Phacg9n
kjlETTPZUg5HLiOIVclCBPIGdpvEf45ht+LNriQtYMglF/FKUxYUU9KlpsArox0JOs/9+4XRHghN
DA1YhqGYxTDw6vuDN6qRp/gJceif4Wj5mfakPwZb1AF3A6T9og9v9Zburlr0dFY+BtDWPp5j+bFb
+Ih+x9vuYOEDmWQ5hgkywNw7C8nYUwLh8yvxJ+Hw8lV/SGTAiRN0PpPwzfjGkmrddmLz4paJEZYv
LXolM4jywQimN7b7fs8+VahtRXcKV3w1OIW8/17kc81quKjwN6qbHmzfVT5caEcRwjWHTceZ7Hid
Im62l3YmIaoTMeRCduCWb8KeKddDM1iLlQRpvWV5AgHQy1VKwCI/TpvfxENdP0XudNMNFKfuYdZe
M1PxnYtqPv9j1xknn6zJBdUGcp0rmfbNhYVhOk+3nee0dqIw0Hbp3nthlubapHqbm25kXTKU6RNs
OsmwNsR+7RqCMqLNdaf/74ueDddblgpmKTsScrzp9Zx4Wa6Nqbtn1Sg2LNP5PtXDlly0azXCjAfq
PxcQKB8nLTvGI4EsXIgz6TtciKEWxDneC31YUjWukA+M2PIDV8F659vdFYySjGHSfY7U7lpz7qKZ
OBRY1/VrPs3R5oFFPUBbHG7PrcNSGgdGKFowfLbDU1ji53PuGqACkM8JmPSem0pmOU/44nOKB4F8
R00JFq0GeQiSfyC9ZA/SMCOYUy7iMtu3K/lGTF6HvF/9oJGpVM/tnLR2Ji1H7tkf3dI0NJtW2QcJ
5LKZeVEGq1ev1SDe96AeoONAGj9O4UDhZTrfiG61hemQIiSxFcspRUCCmcnk4m6o87mwupXqC+k9
GCWa8NpxBit2SihpxsB6RVFboi+WetmtwdoDkeCto1MRwsaiD6tpTY3wcponWgDC7T2Rw+jW7RB0
f+VBEinrpyU6UEkPEH4Gkv0+Hz6u17qmQ6JFSTrsbaKQzwlq24JM3+cy1zohyG3DXTZ1Y7efKh4Y
c2A3iXZsSqej8qrRlHof4SUUu9A1lgVMXttugER/vYGj7QqNucYuuVp3R3WPVeOmJn6aUKMNfk+r
/6HOIvm/9cWsNhSkhBEvvnyDYo7gBfcrM9r+N+cZfMIHPVZQ/oa+BbTfhU1Orl2fvh4EwFAIE1GJ
M2bbP5h3z8G5VGHXikZffQcSIdOhCDFfRagH5YHA3wjZLiD7lwr4VZ4gDyMmhwyoCyUUGUCiIfnG
OKQUaaqOiLoohbwjCaGMVX98yeoffkK9yg+oSOaoJLeDz7ZzZ1nNjsXmwThEnrk4oRDFyadZ8Fxv
Eg6O7Auge23f897yzPpxB7KinycwNTrJQN6bIKqC/MluNtNed+NKO/tjT0Odv6J8fqgsFC0Ew1Dj
yBX9iSOtE/edUw0Cd9SrNLf1aUraT8H6/oc4d7Zn/Hc1FAAsNk8D0nnHSX1P6ju7VtyaHnkMydfA
1TO7Zv4EUiiFiPCbdXEvEZL4sTCOOLUE+i9xDff0ITd9liYnv09lGgcfnWvzfJ5tN/MtNsj4drwx
zkzfk74kPUcUzdMQCWlOXuu4rIAFaVDihZactiyZ9KFGWejAAjc9zJZbPsITOMeHoKBm1n08bobO
XgpwUQpCBJdgMNU+9mg/JtSUXc/Y6WBc3+YNXiL8vem/ZXnZBiJH3lnqtiEE641ceq6IchVmEvHO
y3jLyJYD0jfrEP40M041uZUw0uzzgcktrt0Q4ZgIOUl0KsHg0H+culKebTTiRg8IKfd8UoyqFa3r
BYEK5Q35rONXPVzPnNEj91zvkD7T6KbWS3EXSWY4tIdm57igj7bPtiYgQ1Nd0Dvb9da3NWJVDL50
jKTgTRx6yzc5+QK7XWYG1I5ZPL+feUOlb5yWXS7Jrzk7YSWXw0w7zi5Gu8fbnPrZf2IqJxeT+5m9
OS+2Ntf8TkBmsi+avnSSYBzHdX8I6d22tD140XX6P+E7xqS6HQjd1qj8pNwKyWnhJ+z49m13W2p+
ThWa99BsCoacdYjaxzn4Jha8sYurMHzIGBI5fK8wxOfwh2dA/neYhb65w8hc3DZpdG0DpzlN6ezk
YoL9D568WTqvkcfO8lPkg/BQ+uDZQegolbRgnk7doDn/ahXAvNjMRPfU6Zs5kLj+cYSqJiOUTKI5
hhHUATMvv/fvllXuV7o3G7GYqLHrQHWdOo5oYP7dkNMPnJ9zuhNWmvh7OVsN/xnQ42r/pEB/9z4H
uU2qATd0en/TM5OqVZcmI9GRxTLSr+SkjtZripV8IsLjxwX2Wbh0UYKnOloMRgR85pMW8SqcFlky
k31c2OgSg1VgVGdBJtfgfrps7vgjnckSy1uwTgLomGn5MH7Jj79OBz3w0s0YTlDntvIDj7hN+erS
DGWtT5EHa6lzDXOO4QHn1kNihvPPw21VTjzxO4KG4180TpVYHNbvLsLE+TbVNudYUofxA99zOwZz
8iY3NyP3RE2bJ4o8wEww+k3xvzoT4ClJKHXKdNT+WQS8txaQVwAFHCdKTHJx9PCrLRVgfTy4cu7C
fwShksIw2J5o7wFy1xMe81W96pqvqr80wAk/OHy0/38MebRdqfxbLdw2C1ZArrO1UlBzTc0RAw9b
Eh1ObsVOVMw6A/ZW5XkxfKDp/HAM7zsZV3i+9yOChOaXmDHMcpJIMPmcbosNF7asUAUJgOJmNHWK
O9ZgagckbgKNv5BnSdhHX7ecXIQGyBQxgwEK4gL7CJ9IwFyEXPtpYoiBPgbY82JW2PIbLbgKZAPw
9zeFGHs1MHwyG6U1XXHwwDAEg4rQZBSnPZYh++3G2wct4Zzp2FoKz6wXadAv0aGgDf9vi85V+h52
GC4+PXdgo7nmrAsCwEAl/Z7iYVbOUcCYpXlzUQfHVxJGx355FsDvEXumbUHDajvIwGejVlUVZpeO
VfMx+Bicqv1b+ySbzQRikqGezp67HcaWV03FUKW6QEZ2ZaRZfNWUeHXD5h3wbtf0KKxBRPmLi6pc
MaBTNCLzmdZnerG4qvEq+S/M2l56cxcke9fCdvT4Q70SPmBKmySLvxgWhWaIjIsPNnjq+FzWm9UD
tv4y/wNh4JLbVZLP7xlnhk0e9ehiDlv4ESjWJPRkAqof8+JUgGuvAoZ/J7isoTAWbrJ3iqpuUr82
VAh54ER84lcK2CAw3Wt9CMGW9gIjEcFAcB9DBzHJ0iQNjF3UfWFJw4RlPfE8d2UHyZWGUuv97Oen
F3YI5YVHBJQwdHywi0R1FJqxG3kZtsISyjJAKKCJqBSEqHha4GJq+lo1hmxT80FFbmSHxTV4NZxX
Swzk73Ut5UFRhe3cezwF5Gk+JWRi4jMWIf+MldU16gkGMiBavPFpZRt/IHKhweCrj5Fu1WtP3+QO
fpaBQJ61wrP/sBlrljWDizSbdTUbN8BeW+DRhV+o3/mgx/mVVj+8Gq+65vOVY5yg6OPbI+LAP4Rh
TW1uaW75objTFGCiRk8kdWmFLtTKro0gNJj3PC4wq8ww1da2s7nWGbwTxgXnTEjmxMe+dVoqTuQS
ub7mPpcAb+dgY3Gz0HPHSHukmPW5JcBg58TMjxH4WTmFYA8yaluM4UTCYkEvm7SqfYrnVYzD3H8R
lx6OytHI0i3zg3iwJoU9rl1sI1zVW2O2gXCaIsSbzohxmGD1ew7U5P0Zfie0vAxynfIYMhih5Qo7
ej2m8RxSF2r9WCJMsr6fqitBtWK4cw9Q4AjE2lVVYbIP8m5zVaHDULhh6jpAGTl3xalr4LSZIYzw
mazbXvzXI6S3R2QHeCoSvSvDnca3GeXBlQlIBYdxCyxMZbnaY61oiVyem9lO4wUuMRDf89zj1CpS
L1mzegIl324oaCZtuW7rapkDMG/hI9rnfnU6P41bw8J09vjHWLAT1KFrRHxoP/hhBQVAOkiq2d4U
cB8kzWjacJ8M5/C8+0PkzUka6KBlJpj1LMt6bn6liZhBee6fnXFV9HPzPq1m1JhatUUkSQYfXX9/
ehXUNS0hUeopZ0GPdsKpGSCZ8eD/NSC2nuB3jiPyTGbRTjMMGNZNqHlWSFyjnq5Ey5xA/yCyGaa2
jLfg4IoZfhqsQfmxQBsMRokE9yZ/bqTiKBXljKGAsq8MSrSmn2fG36hFC378chLfOt7dEgiVKZTg
wQ9zQ+DFRibuBa1CsmP4fJ1VGZvJ5oeBIDTgD5dxIZJcB1aUGnsQKlnh7qsXGoj9CN2D5IaSn5DS
fHn7AGBYs2JNkA7LqlCTqrT5PC3PU9pTZYzRqSVNpB4Uhgu0+EyhTzBF+jiOrM00xN5rRfE/l6ak
8h1aFNU/sqDiAJfFSB9AB5ZnKa+ROsODcdZpkVMWPNUSJZ1lma3qbNUCdABp3MrKiSqyPzEnKxsP
AY3HX6FibeVllzj99mTkmPn2eQmKEMkfzitou2sag0QSc66oMNfyRaW7lzToYbOGxFKNUHogH60s
9JAovTlDaeWlabhjQOTK4O3w0eT/lVDz4baqBmmCH45tWOk1qnB0IZAinsw9ZkBHxpFOW4k+p9CY
UdKstmy6ovlactIpkwzZ1bOnT52r36fY5ArxBjGlOgEkiFazWZKaxcjK7lljEvXpFAH1XmvGZteV
EL7O+bG/6nReLcpE7OaEwgF3F0NkGJamD6kBTXiXWY0+ynGIh/fRTMCY/dkzOwsMyeITJF2VoInm
mCxQNMPJUnHZRwUpu7FiDnNNUiFf8jGHS0hUi8a7/v7jtuGYNIRzm4XC9lgrD88sc1sq67beDKKj
jD/2mt2qG06Xy3Zxgt6eK8enJNN2wK4eOHQYJnUgmvoSQPGRfaC2nMhmqEcGvaWSze0MHFBrUJ2a
aLYCIOCiPtzOkZ/wEqDOPl4ltie/YL/uQS5YGNezHYVvUaWTgfVfXleOdYsTQxdnl4f2ippozMvQ
v8pirkBlJ8C+yNcHVdNz3E474NImu19Q4GLXkI1hzYwrnI+rnJlAYBVebQFlrpM6+NKw5wAwHBxX
hQNLgTmaew1nbP6h0a/Kc2dD9+oC0VdV1Yklzek4POjnHm3Pxml2HjKythru3Ao9338G7SucOpFE
uBxkbgBaWHrnN7fKWu+sKXFohqO2yHdHRwQY9VT0u6Of+tedSsuQsK+FioDwS2MSaO8Gl2geaKiw
EbCUrY5z+TJiPZKx1N3s7Cuw5I6Aaqbtu46X6uCsgYnirkHio/Q5DEKScZJIis20K1N4MqI12lpS
iFcIloDfhKNdXgtri1SdXT7BgxeKNez7Km3GFT88J6m3WHKkujup8LpxM+tD7k8GXOL/OPw7/VJ6
6DJMoHX7sz8sjzq5ztCxtA+aPKv7QBfteibpEtgi8ZZ7U+p5WRKxMyZBmW1U7Hgw2TIIOgL4k+PE
07sVh2Gy1Gl6CU09XibK+dTXaefSmXYYUBHrVMn8Vh4NogwX7TKLAOP5EEawT8Ged7YgjJzR2+E6
dYKPUiiTvU7wjsxKJrqMHjO1RdCrT0pH8r004HDmZ7hAYksi/DNRihH2u99hSS10EvIJbr9+mTZl
oFb8zZ/MwXRhylIfmrtWq3mkoxGrBfd7Z02RHRFu7mXP8b5vtYkEqiYyizSBA7Waj1pAM4MY/40F
Bs6YwMYV36ZstWDsN5U/vdNi3LcKgu3DsPVGrDM41NNdfTwHH6RGeQotD3LLnP0tc/lCFlY4cCqT
y4HA/1KHTVJOmC6lDEwWyfGlMMjujszN5SQPfdD1SPIRdZqFGwcVv/E+YGD3mKGWde9n/oJt9t/c
VIwDRAK5aOWaYNeIdZoFzffpN7ix8XhMjL+Mu2ViCDqU1abOFghuUG3JXOQt67LHJNJjJuCaoPyk
op3gniAfC8467l8p8OUL2989yrLCPDlE3CASXUjZoWeNaQFnU4aDu3/5YGrwwgk/cD7ecyBNngLu
hV8Pzk9jnO4cET/g/BJ5WJiz8P3n6BpilkOscPrATq1aEr27hruE2LFwzU7TbFCyQE9A0bpY9Z7G
L7NSHVUZ3Ux79yTYJaI77mTXXKSEOXyVb7uCls0Go48+Rp2uYDlXIwciopV/VHJJwIdBcvIdZE0E
+Z0mHXunhZwHUhKD017zJhbyDcVWqhafehLppP+8I0IApZl7Wm1RiWWtRlqCQneqV99zCo1OP1nK
WXVhIZzSfiONl7RLnJ2qv5oeATCw38jeKzX/+V4aZiFEAPZUagv+VKdTp/NrOxFUsbkQdVmriZI5
1isPqZG6FNViZinHC6uuLUPFZIE5/EceJrxcfJFa4ivkIrwE4PwCGLd//BBr5JjN90xJ7Y6ihNUo
rKaj5kObgKJV90wYfjWHcEmm62mAQRW/CIVo816+6wAbe9ASg6DKEF/hPZney+TXwenPKJSxnRb8
D4H4sYT2l0rH2wfLIUul7fgi1udnU9TZ6JU2CIha/7dx7o48m9qxGS9z+QwF5GqDwwPKRQtrEyXA
UqNnEQS3bUTflZMnDWYGBUi1XEFwlSFmDf254POp707WFmSG93Ttx7MQtabPQc2mBi0r7YLb6607
FKPcGg6XMupQFsjjOxOVeT3sVUiPJHcHsfAGjeVpS4oM6eBAlakNOtdDj8gm6Hp0Y5iesL/T7A7d
1aD7uwa4WOLo6/wqacTdmt+Djs9ItADk8XnRRx2KcyP1/HcTZc3s3EI/cbmzdm1Kj6jUgbSCoVyv
LcYvAX1M7dB9wR0h+eJABraXWpsvMSXRYjRU7W8S94AOf2dnuf5NG3GqO9Wqu4/6OsPs3LCBS2Cl
fmZ31fNE2zYVmnGzpg2hLhSer3RfHoWVhe1pb2IbUs4i33NgpGghLEHdUGN8HTU+6jyeOcLMAwGx
F9LdScvzBGCTyEMOz8Ild/dTeOsYrIqmH7CFn5F2mB4He2eT32aYNxmRRYL6y7HhNaaLgWlphZ3p
EV3X1S2ZNyYSXGaifpJTBqVHgKVSTMG0kJFGDrORksb8EEjaSRSF7J0L2gTIfUvUA18zqMK2+6XI
Ktxb1P9cVf3mOg8LfAAz5ZDyxpVjB3D06a0b4Qge4CLGnbwVqhYH43OwNmRmagl1xF5YEcoFzlgT
dYr1f84bJYj+eQOcMFrxNvXIe38Di5oLeqNihQIh62MVUYRft2MrWegC/UEKN0EITxDP6FE+zE4S
o/THVcMDQWGXT6ZzuoxRvW2sw6Wvg+9pjZJ07RGBOwf8dEB9cpud8VwF2D/Sa1dEoIwTWo6CbS03
X6VWZ2wz6ax0bO3QLW3ay89M49TUWtbqKn01AuADgVV1ZE79e8hmyEfXwWC2W0rRzMyNH3ZpraeQ
LFImtaUqaSqDRIIkwoNKY8P/J9gPW2a/Hvfw/rFz1/dx2TaTkklp3kw4LNxRhiPtesmfShEpc8It
d7HEnczCEweLk0HYJvnpwpyywqLspmbCVN1ajkm1mj7pAjjGeh72DJ4JHhzMTm2OouZAN3RJBWaL
E7s3nzwSJdIpGjCpc0VAjWqyHQfEKS/CATqwpvxghGv4QyUXEtOrTA/ZXCVDWLbTAEvP1VA172Iw
oV7KR9GMPhcszBQvS6BeijvUdI48eOIdeLkPzUl4xbFCUrl1Bxp2N3RYt0J1I6QJvb5ohmeq1oTy
Jo57nho6pgs1UOteVwRUML6RWtNgStmp61yJZf4yq5z9vEdRuLrss8nR9cmO8PRBSbsy/aH5xu6x
WrMxHCv4PzOKZFon895PjR27GfgJJ8LVVqHIPBZYfhSWFOnRqP4tzkSMzYMs+aeZ1AumlYq/xy0v
Zj5YSppIY6aU36ZlA8FkpWFpu5/99Zz75tuKAhz0f58KF59Sq3T1DS/4GATYTlh7hRR0j1WVhBuc
PsJUb48E+gE01j3mSU1lNgCyvHwjx/9ITpMNZUwfsNhPjf9p/OnO2kJqE59LTHLqfZUdi78bCGPd
46Zn5s7w50PFQ+fu/Ij807Y8ggjIdQpcxeOUq3JSEbkTpZhxliBSaUD3LW2Oz+Y0sft39Z8RbXwB
if+RngsIoI5bEvzcpWGexhhL++tTo5if9AIKhM1D4xjRDLZv1t6TIm5SGh6ZOxTRb3ER2FjZeZz1
LQpmpcD2LK5+r/ueVw7gRxLHrLv53m3t8lzqLITNonXA2FIKKaIZkV6BNKZCXMhSD6XXsDXMKrK1
TDtWUIsDxd/2l+uP44pa4wAdxTQTJqbGl+Gb0V+7c+zMt1naWzoepKx1UaTRLfhCxJROeUqO/z69
Ct7eItvTmxlIPq3nK+JeKdqwoB9NjdDoWPGOZxCM6cCrTzKQzwrDRaOA2grqulbKD9Q0pykIV2/d
l8ZTtPOjKwYTzuSiUDpcbTiAdomENSEn+GqpqdYe2SEIGy/7iSLmqntc34etUjt7d7B0G54m+zLi
8mRhqQfRLlh3GksEkOGZNzO6UymOGVxdceloD7VWBZ9/j4cbsRZZLBCp9trysewJSkO23SuaZeLR
tmaan5MO70dRC4uDMOAsIE4GoZI1Q3E2f6i5MegjeJRtdRrxhWqxrB4cOhBuU0N7zEOK70KGbN3O
bRBCow7kEsTObZ4iGWnGyKPAAgB8ZYjhJsCu106LxZtAObmNiI04pO+KVxIrbUyl7FBdp262+wMZ
4fMU6G3eENS/ykn4hYwvTEE8uSifJfzo8JpPCrlhytzzY6ZZqBsWz2QXGCy+hfH50giiITbnebkw
M5bN/tq9dsSm3LBkedAL3h6sAu4EEftZX/i1IlFpACupMbnYhK1RGuvDijq9pH8PraVvWt9yX5LU
8UuHTqYfN/uUd5v3sw6SR4pi7PQUIXvOSsZzFZYQBY85A0BdJWKWp8sVFg2EdxjV/paROpMJpnpN
frb9Kr7Pk+4nRswdut9McTZqvAaEfI4DTfmGBR0io3URdjgjqyW2NfpyUWgffAXogwe0gtUNuICY
yEfX0RqB8MqIsaFbaZ+oaUXaskXQ58U9XUyKaky8wJqL+a59NRAbry1XUA+toxIMHGQ/6H1XFgcY
fi134AcM+3N+y4zADlICUql/DhqeoShyYPvFXHBTQvc6Mg9eqBnhblhGc6uFbamfPsZ13v0fmDMV
71lb1yu7WX9MIGJYlga81t4LKnvO43/aVDEPJEhXpVN92Ul1fLINGjQUulNLlxnSJdr6wZZDIy4z
tIS0NPWMVSkSgRkZf0UZYa/cwL+E4XTC96F5JJsOfdnfYOmEA6C71wGduz8gfMHsBU5WBo8vAgbT
86265Ef1ncJ3C+wDj0nvIvlC5JpjwZQyZrpcwdFBCeHETVOnikDexh9WfkC21KrBpNTpsWJSwhHg
95VmjnQqaWLtaT9GKg0aOJUUMBcWn2WGQvuo4mJ+FfLZpzIbjGMDkcH07HAZIthOaWBbsh7BLanq
Ts9p5i5LYHctZ7jnAQUYcpYBIkURTZgfg8GckG13l9+eWHRxj2t/A9g6LfP1n87nCCB3V3Ody+TY
lmg1inBmVuLypW0f4o/5G0D5WlLKTwF7YHjG+UE4/8F1j7PrUAnOaZChRpm5i6Kkc1f9ySlopGtY
/J5TNlmbqqK7SlhqyjiBERB01oyCSBPaHrMCyG0AwYNDZgm14aP35bi2Y3kwzDnAB5v33W+Rhr3Y
RSniHdJbqMlZy80u3BvTr/9yha/plAiy7jPXkljoDPkBqZTZqtQcjykQSMiJP82MfVJtAYIN99ET
PR5awIHhqJk2eWlt/C7axYqPip3kw6+vpV0KTp/yqQnwtIlCxELJWrjsw7G5TeBF/4h8HvLgjGhY
p+AfWHIo2nweaRCt5k1MywqcfK+D98uy4WMZn3Guw00hftQgokkFpQqEW44IDpq4DQa+1+tL1p/9
/7WqRUc2L5ImiXxmE1Yy3bXx5k0AGI4LYNTaDBtR+ZjmyufRaFGPiWq+d8BwYKmszfa6WZa47ncR
COqMSk39L1lH5YSRwDqBEMvZDtnG/TxIYkbk4a4v8Ze7DQSZxv5sP3AYlFdJpyvS+5e6Nh1I/aoZ
3ouucrGnlLATdWxGL9gW0bouaBICz0KbxQ9KK7IW84bWjOiTXpyG1Me3nt2OGTRcHXm/3MTkv3Ad
drYKCR0SAEsCMe+gG+qF0HJXu8EyA+HXum7FLgylfzFsjTqauAFdKEd2xfo+FfkDFcBM1LIN0IYL
1d87PB1A35CXemdmNrdDbII6e6iuD+bOc1WB+iHjVezo6hkybU66hCe+X3dGA6ZzhULRhbOtVKyn
aZMAR3k3TeQgf1p2bFkqp11N9l1WQcaFQrOnS/l/MVLjiOs/jreCFk+VsxekAdLZu2BEKmA6yj9Y
AocY2CcCvNKzbtXXmuawHJsDfTeXQ+XEIINkhuBY8UTsE0HgAwr3Rimsu9e/lLIDhLoa9GPwQ1ZA
58De3WEd7vvaaHKKPlSjag+vHRJqU5otnlcA/pqcH5hAD55jUaMJ7MSKq81vdmTL1HziNbMhxC9s
j9mLcWUb7ndNIF5c15HoryebFh5mf/EngKBfDohtCl/Dq3QApNOdhHWtq+GSofPTM7Bp9UOWX2EA
YLwoZ8PjxiPRGbtsMXfvbGnY2+vaIiHgsR0/5dTk7QiIu3cge3cpKaXjS5awSyH3Q2arzmQ7uCcU
dOMDd1FZ1EliSC/csaWmwkyXxERSoEnkHwGU8fjjKUBQ+bpRP3QpZ+LUJhK417ZW4i1OpGo08E22
yjFiJJ32eIWNzOX/CoX+QM9t9+NsSK0/Aa0WtcVBqs6ezrX3YV1I1//YBdGgD1tKQnsJIuiXFt/N
IOyP12pijZlyOpcLocDjlhld1MdqO8sxHbih2XAEZyJ/Rjwg0raoF3VuZPZzt7h0Uu5IbogSJLvx
rD1R+0rDMOiKyidQTgCxOw5QZQxZHzQRXFEeZtaKvY+eIV7McJUUvC8RIcb7aCId8m0MpwYzFsqy
NUyTETsEk5U+kdQA3bSYujdtcm6LWQdGedqMFDKEEyjuF7DIadFJRx32/Syq4YrV4jkmhFxuICQO
c63VHVXyprB6lqb9L3zj3reCqrbNrYp6yOL0Utnl+hgbleq7G1qKK45uTroYVS71FyI0i76Zvs6Z
LZGTJqBA9Hsvh4Zppejp08OBuaC1LgCWJvCgEZO2kDU35FnmJ1cNJGpZJLFcgo47wacZejDhl5Vm
WmC+LIKKxh3QNoNWFogsWwjZCo4GVkP6YkdT3vSKSSGP/djslqEhSCgGNoVjqfe1yUQBq04BafZj
07Uicx/bHgHsOwJou1z5m85GAwDpjOV+fC9Fu8yI/p5poga24ovRL8bwZ/wll7gxzdCZmBHdUHkr
jW3LWKX4uU3TTwQtQavYKHqJeJgTbr0dSe0J5cCgEprzTGAuWT6pvugXLsOYwvNtCS9+BeQ5BIRj
9l1Hxau9a8m23taE4WtdRYQOfVIKhTIfwxbZEu+zJ8kWmD7UtTxK8r2LxgI11BvHzIuasvO6PZCV
iQXZKBjGtBKrVdv/uPqde2BojLPeqSt8q+qs0NdyjK1HGab8h/24HJ2duXU/YaZLC1aOTRFYvlpz
gt8eEcndlSK7lMPinReBa9lgVr3WDvL5O2G1pdOncoGQg1fuGoCvpi2AZU8WURAIjLGuyluTTDOb
1m5pBGrAdxQrEMTvUejMCU/zN5vkonE6sXvSvRt/u0ebTE5+KTAqk7KSfNMbvjjBqwBvVbDuRY9D
6Z942eHDutZR88wsCm8UC0F6/Ed6C3UWhKpizcTZjbCHkhn/uMeWcXg9qhU1lbAlafua9yIxshGD
bIOafPX8yjaUfAcUh9Xn8CutKfu9TmfthpByomrp7IszsMdwXALUcvO4hmd8qWYal+DQhSdysax5
4ioBEOG8O4pbh87KApbCZ8lTTigfT7uBwS5+H3BFj3y4fOf8VP6FeTjan0RDRCWoclM78zE6G08v
uMFq0QSrYVGlbukVi6FRgAUa56WSxFbbxYAOdhP0dzLFUR/ox6RsM5/kqMdZ24Jl+KVWCQJkOTxj
6LOZF6Xk8a6B5Mn45UYw7yVxoGEAPpRtjmkeeLxHyC4zUeQeAjVbl9gBa95umq4GiIUGUBxh2OfG
USgt+B8CMqCyBydDWbqWpbTf1xi0NcdAql0PXjxkHHvKaMyWC3vt5+hhJ/K87ewnEJedZhH3aIkW
9dj9stDPc1tymBte6QBBrkoYLnha/5eUfIq+jb4kYgNJcf46AGI3fNdqHYCugIl5Y7+d1XuW9Cb6
7g/6W0Z0RSF01b1y+ghmCnW28dcwoNpZWvWaB43uneuZqkAT9HAf8C5ulfvAf6QHjyoqLBnfeMKI
ELSaCHNWssPVSAr+WuhvBjTLtFe0Yofy2ntjhqKUaeRrIhiA9gCsLmkuUSE/VTPUQ2xxmHSey4o8
QNiZjTtbwWfnDAEKoaLY1q1xlVJnF9K2s9jYHTsN+C9gkQ8N2OtGHWNKzjrXbk9NzDydHs9NsjwY
wOoVR3nWAbU5D4fjHYAx5Tgl45RNH76hWoLpiJZbPUV/FCRVCE2y0ru9Y15qF65utD+H7eVTYomW
JuiwJPMmLxbl97Bco1LKC8UALagPzw7nQhZlYf8ziGO22vzC0D9EJMkAsVoukIVoZrtgW7/Cjnh1
psBuqY05u7ikUmDHaRGddo3Or2D+iUJk9/xnbBhjUweus3omJAEwlWa/nmbzET2X69qi3pXIMiOZ
bdKes+Q9rQiqRt2AMmqdNZxCOWsuboZesRsV1t8ZKJ0y8sv8UzObW1IvOcLoJFY/4pSvITQIwfJT
YB7sYRLW1gnjZiiZ3rEZp2NToQ3WcjxhXpmQnVaFe44uorhcjY0dhBZooWKE4ljM+PZiPTTTaZjG
hhjG5EA1AWNEB6AsLu2vTRU1YWF8DIryJz+niJX5MkqS7tkLWvtYvfprnpZo6RclLFsw/S8B5svs
6WEYVdK0eYyTvYW/q9kRQoAYJiqiJefq/ZN5If2bW8eET82wfwhYuEYLc2AFxP7NWXsM3rCx+LNF
7fDg2iC0VlcFyYXoNnsozqPNJ3QRlt6gIVc0qMOqk3ap4+lspsDyIN6oXrQONk0IkESDnndtN2nA
aOpbnULE168cuAgdRo/jGCcc3Ba/0HQZpwVkOd78DaZZ5WA9pri/gjROiXXl20Rrb6hdHAP+6+Cl
IwWShNzBJeBbPKoV+u5xxxe1W//BhO1oFhkj0YgzGnsUrR9WyTZkzH8K2CkNuM9mxa90Bo53KPBW
YJdSn4LpCUqROZVjLR3LNfLxdvFd03yFzPQ5n/0WOHM9fo7tDcxrrywtjo6fU0ps9Gnndxw+lVDr
WYQ18r76r4MEzjQppUaxPbLGjx5ZkIX987sJBwbji8mXuTEvF5aWUsN9OPWOLlJ1EgdB4ZZ67blF
ZC3gMXwf2H20c55HwRmaqbhnh8rRayKybtVxb+Q0K4QJ03WR75xcaIuIO5CC3H9UgXibpE3ZWnih
xfZs0T6UIqLiCovJsZcrpo9c9raO3D3FtiQgOm2w9j1D7K1PeCn8NP3addZjeHpnS1eQRUGIFqyo
NM2882F/xCK/xA0Yvm8fyKb9/Ng55k3nm8YI0nk8phrFSDeqIOx8IZMRPHMXxwu6zUFmjiuFY0oR
4AWeBfS6Ufr1q/RO2GCyuXXYCu97DcyBv8dSC+TRCpesLhXc6n3L3Vxg/XN3AHpntfw7ChDNjC0w
8jA0fohxdsU2WtqlhHe8qeAb/0o29EW01Z+NrRdEBXGHV5Y79jdEKtNBfIwb+QH8GSVyOgkKgXYh
mNfKdQtEsGM8ArC72FEllcn50DlDsDbh7bcnEkDcNqhiyb0HiFozOP1jSCrQQRRnT+djDEzo4ags
z+tcctJotGcqNOOMVy6jaDTK+JvkA9rFHuBTMzp4U1Z2FEqJCdZVk3BTx41FTteqCr9IklEYxdr4
8eqH0EKK/KMC0n3SLZAJx+J5Um8cF9KfNDQcy7UcwQCUCRYuv5dk9Hd2yZ/9IL4TBICYfzFdUuNH
vCtFJa5cCtB8ThkoK+tEujKd48UCPH4f9ZDI6wEBEsz+lpIW73ge79lsJ62zdVjhi6wqreth98Hg
fdj7gXcI7Fl70a3zRe62rh6Z/7uroDz/RY5Setx/yDU1YWlyKhwiGwb1bPVGPUhZ+BdJqjGrJTqj
2P5Bij8564Qc5Fp0NgW4tg3LD/b0+wEBPpbyQY4UxVudsP/LTgCar0zq/3Bx/AU846xqhr4Eke/C
+/H8cvJpdWrXyagwL5TBt8g7N3Dg30iAxcQjfSsUddFPxnbClTDtwE86ILlJtHjGHbQzRPJcuTky
MtPAoa+1MEV4GxrvTtNnI9/d0iwXse08cawpJdZ6dE6RwvKy04L7RXl8yZTT83NDZXiVYFJ+OwFO
YZmznRyfxPKwUm+2Y6Y78EJ9HKAKv5gYmUJym3XhPQIDJkcbZITA+6FH4pr9oFm8/CC9mdhAqBFZ
IeReLj/I6oqJ/R9KsSYabA/2knwSWbQosveDUu0P/JAVI8ll5pIEWslOyfqvfvnd3QhKVo/vywBw
UUywowhS3cHAExOB8UJa0V0fm/PYeaSf/iCqQ2hzlaewu+eNKy9nvdk5sIX2lkWUkqa+FwdZebDQ
omiWFhrlmz/AG4AR7cnxu2z5p6+0cpZKd9fyUnuNaO4lQlestGBxtODsAlqoksDH/RLgo0uFcIeY
unKyxeYQh41BNJWcxXGFnlIa8Zyy12QJLb45hH5PYbHvcOJOMJ+6MclCDegV7w+ZoIlWZNGSgYVa
WIA8j5ogeRFkO77J96BXUs8jRRMtAmuS4K2UeQLZVHRy5X+oMTPqeeoZHrpdArTpQyFm3QtQCB/i
14NCp/IKA8AQuO1IghRoTjOrRqMCzij48FRLwHb4Ns9R6UwfUeEMUsURO9yguTwDYH/AIM6LbX3N
ohiS9fYkt0LlsBIgj5fJevxZHOwA1hsGQjw+ojXW+Ras2xa8gQnvS35w0mUUak2Q/VnMIAbhrjs3
Dz2aS2c6UUfFUsJe0RX/Xe0OIXOpMuzk5rqMbFr3DuKUONO0Ljq8Co0phYaAKaeXsarQKgYrTX6/
AZ9nRrDwMotOhQal4ne0NMMPck+dPNucwvLXYi2rtrIWnA5U7FSakad9FoWHWBL8Tj2VFMidIC50
XmSIMbc8yZls8DDtfBBj4XEiSq/506f04Jho3z2pnNi5zj6QnnUYiiIkNeZDhNsDJtJUj/SjnFNC
1fxqu4FzfZzP6viNleFPEC7jFXVwqfV2n9KaA5iQGas0xI599uxS6sqXsEa3Rpoc24kNUHEBYEXz
8QXqhvdicpzSwGfzwj8q0LlWI2PR16xzf+ptJ6begsqMyppVS4YbvBwt+mRL4XezI4/iiB5SFE9I
JA6AKjZ162KUIULDh/X8QCWzy5UWjFkrZd2mgBP1DdhHOKafGQzSc6lL/y+BJLXyDZxP2TxqtJfR
idTkHiYUlRW7tJuouXgG+9hHQ7xFxgpe7fiafHT8T1GZfMR7nnR2BF32/U+KHFipDEdn/4OQ3mwK
WwK4GdLmlXDXp9jwanBXkRREKF9SioWjlGrSdti/dCHiaYq1+fKVjGijjIN4cIIu2wUxpIZCPIrW
1jrgssx2WrpzdyLFO94q3oEkWkp5eZIOFR/m0JTfew331ZwvzFA+im1MjH+W+VJGfE9okA+Hdd3s
nps8oI5pVvhAMG025xvaaWnUm0usiU+JKCc+mVEM7n9R6AZEdIDIBtzvEFJvsattrUDGfZ/kYUOJ
284GO3WXkNSgf9l0/QCYsErTM6SydIi1HcxLoQxtlcPMIsn3DJ+YG6SH+fYUrM34a6DF6acPSbSO
O9dBH0KGvItV750we6dXH4E4Wcqj8czrbmm04peefWfnfntoZqKn8kmYDR4a3J6084yPikQTBxxP
+jbT9dJgUsuQBxpXeVi+2KNXJ/NIkesoH/FpYStjpQXLgcXigtser3AvivG2SXQt0zZ2407NF+rk
nYepi8TrAgnd0HdXnW/DHc4wJZY7HZcmKNpW6QzvXR9hjAEguAk+w4R/00EbXAVJc6S1DuJ0SvfP
bZrKQ0bgWYMp0f7Y7ywRToSqpOXD/3AUCIs0YXZkCqCiOeGQLDk1uzsvXJYBJ6XHe5zBlHlV8c4k
ree6ycCcZmocNqR3GM6jLlbfWwYGh2fLdQ+t1HQYWUAQNFARgZg3iquNS4kTXAjj/qtz+AqSLzon
WPt+WvgfgFXRwT3oJJ4bLk3fPtn6Tq/oqjmvEWYLYBGeV/BjXqdLFNjNosWN+BblMtwjA34Pn5LH
spCTrcBh8/YEdoJ/y66RHxRAtnsctEOIgRgglV+i1M392p1GPqYQCVcXqBkXBh7zp9r1uqgPJ5de
c+XznpAtyoIU3frqjcDAjiYjOUxU/7AvUCZ8tTgauT5ah5vfMP73D9UzNau07b8WVwjhVMhhcU0q
8tBE/WNSGtGUOm04dxM7pyTpZRn/7HyQbMGaBJKkHPbUbO2kWS7bMKZLEyCx40V8nriMK7UsUjih
+jbHz24z2LVFxn1mzZvzsAqAetSiPZzeBf7OwkoPlDE+Jjib8XGAXpFQyIBT6QhAfg+kQvD1pd+1
0A4RGo2FpX5obzkMqJnTY2IK/0k6ErU+BAeGQ1WZBQXMQ/aJscYSh4hTl6vH6RoFWZ2dGG/epoNK
OGg/3obkIWMjGbV16SkyaoFm+pzXW8iUA1//w7SeiYfXK6DqHdH8cmaJu6FLI/TKCuIDgOOKp48V
Ip22TQVb3t4uvopltZ1Zb4IRL8q8+gv+ADRUK6m+cIhT00PvqSbxKOeA08JU6yE8ZDRB712/MpGJ
LMwblSUFPOQEgEpTVXi9ipNaGZ6vxAAwJBD/3IVhb/48ORt/r4h5MOQB/54D8aw/nNs+9wkkVS4M
MG3w+VYG+gsgDiw5VuW76+uiLQQnk3KrauTiHte1dBimN7CbbWTF5v8/gW7wpCvvZyrJcDfH1ckf
On8BdByePPFMPaG8yXrka16u9caK5oIMYKRWaKsT0jkhKxpA5tcYJSW8UHo67V05tpIOcNMj+p4J
gN0pztuO7l+4ZN8zAzwpgQrMIacvKl7AdW0t+pbzIQ0B++16ro0pFcL7FjGW57oQdE5ZxMkgvg0J
b5OYy4baz8nzPn8B6FZWI+pJntUvVDGyPlx7XCseqMbYNaxjgMMi75ioOCj+x/ODTXHbtK6SB22x
xNqlz4ISe7R4Hc8F8L1VGA9qIioNiYcIDxviEBf/42o0wj1dUB6tdO0D1h4bNqbw9bGPqdaGx+2b
Ac1RW5X1ChBgG+Wtjl8OU56ZnaaHvZpvFeF5rL9lN/mWX+wlKDiG4oL/sqpUbCX5ymWDkMhh1HBB
HQWtqCHDm2tvUgEHiGcBbLKGcfPyVrw3dn01ha7w8A3p7Zj/+69dBQ5WD35ivlxP6ARIz+511cza
JRcCDv/1ODsDeKcPCLdqVlFmEI1lNSV7cuaFhfsnbcRlrtICNYNUJ1AHnN+FAY6eXDow/78imYE/
HQ7BjOK12i85O+qXKFOGvFWQ/yrzPxjXyRAYNIhmkIjJcrSLS4PAwe5h+7Dj/MyxuTNkNNkBKQGV
R7HxHz08cIY4WOs+eVXBnnxNDwttP88+v0AR7Kz3nkXA4hLKA4pZFCN1eSfAAtwce6otYjTII2Ul
phAyNt1ZFLxOgxS9GdZ16DZQJ16Bvr1H5N9XocMHV+Cc6XDddVlE/+l/lM8bWs8k/3WmZrq5bL5H
4Bpk4HgKtGSAqUT0cMx/uIYoSlDvSVdohdZ9LE7DFNcgzr856/DEqjtBkL/w6DEUrt9ESP6lWSMW
J+T5zU9YNopG1PK2nxdwFaG1B8FY2/KOJXdKeQIoNHX1nRZ2iV+dfw9+UoWohmZl0Ug0HeeheNW9
cmXADzPRbSf6TdRKSU/bg5eQ7+MEgjIMQTb+lT/6o+l6+yqx6ZZAth4xOoBu0r4erJ3xdnI3bNa0
dpBakjLPNtK9EmxCWigCP5A+HAq91FECh25PPESAwx/ZrHih0PzSMksF7yovrAo2rs7Y/4Bwyn6O
FbjT35tj1yzDhUIjjpxaYwmVWxHpsgWReYDv/qdS1hkX5KMH49cIlwx0zTC5xin9ev+iYLWHtjEe
iKtf3Oricau7tmb3VNQd3PW1xrq1cRzHU4zJclU+37BJrorvy6N+uV4oQsOcVRPL6B6QvTeVrF95
QZjK/Irk64EwJsdekoSvEoZNLD3YBbBE+NSeppRzbD3Bpx1odgU9bn77TniZpTQ+zjHjvCbOkvD+
WK/XvXA/uZZ2PzxYhMWAGHvCrgu3umWT+v5ap8xE+eaVFi5VXR4NIxTOTAsTxf2JHiVn6RXUH3BY
IQN+qlyw6HZeMDoRWR/wm8tu/qF1ar3YnCQe4c0rDv8k/11qmqzJD1W8jeEm0Cn30Qq474oFz8yJ
xKaH6BGeVq6q0Ek6t4kxy45Y2wn4qGSRkqIWEkLaiv4SiitijsgFDf5Z77KkLZiGStrtcWL5fwhE
SB2PTkUbsf8OK9bvLrb45ExawsBNBVHaquEOri4tjrZnihNZY6sHxCcUGTMC7eJnV8iTTBYYsHkB
ucpoOK1pQ6U1fVIvPWvUK7YNNqjAOlo3EG7ndnVCHbt+7jedeywhN7FluU4W9CUJsOpgvb0iDE/C
ziI9k/36rb01nhS8rhEhYuP0WQawoq0kUVp4CLH/JTzHgnzi3ZLZMG5kmzz5Uz6RKhnPxFqq4aJb
crN9WMklGiaX+3L9DwMoPJ9v3ct/jL2ldGSoiVJXfffbtWfBQ0h/pyXVgKXPpb+DhiQtL2oaMl/k
5mumevogTogf3Q8bD8BWKoZCVayDmArtPSrAHzm0LIaqNwCTm3OpL/Wr01Wb7rbuH6d/XAQ5tPsp
wdTI1+tVMBDpEi9fKHt0wnrGsSZUcYqGsF/3+knWK/CExjTYhz27xfAREeHq803XM15ZoHORI3Np
UfU0z8jXPYpXkjBufUHGf0ReQGf6lnFKjSUfppTEpyQJ1AnixTXrrfwXLu49H36FXXM8TswXejUi
OWu/51X/VBzyVfAK+EBmnW+0KxmDefa65w9tUyju3lfXD0stYyOxbYHE3KR/nrPxNr7zCknZyz1x
Ad0zQl1SN5EwaeDJ3K2SYfS14n9OAWP/5Eg3iVXEYJTbnEIeD87vcSh3c5BuzzpBXYw7OKdE4XIq
yWGDcyvV7UtXJxFAYoSKB0PYrrWvrcExkMKcMbr376WOjXKCy6S+t71cUwo2b6+zC7O23p/fXIDN
llEuh0RHUeDnrM4fqCNuDbIi7SYpZK9/lnlOLC5SFpBvCSmeocZcPe2qkFVK4bDMrLDgFKdvqNOf
PXDtKzAySFha12ixw5wi/SP3So2ELktOfmpi9jU/LNtK5NK8lO1R+lkYxNY23a44MVVPs/tEz9ew
5y2zMStZwJB28wkMMf6d6IcbEW8l30E3TjX2NaAa7pR7T6LSKPRLeaQ+cHhS9AqoodLfTzvryU8A
mM4/tmHoxRz0+BRAa+UdvMn66Psxw1DxtpQo49IgBUcxE+c8CV8veeDZuX6I3HwZAPLfv1laekDy
2br10ISnI0DgbcFruFQT7BtHENEEmTi1I0JbgAQfWMp+cCCC5elqPeeiNb0ycm6MaKypNpNmG5Q7
bibY/wT1rCkZyYEqLkhqJbUwXFOEoUAkK5EsorBfQViIDV3OkQE1ueW/MfLxCiNKegMiEmwSjaIO
SA6GXgA8u8EubN4vGIxxJq54Msy00imevSscvmcWReZD+gzAFSbxjAx1klJl4VsZ0S76sNU4Mkt7
jhYFUuj5ltnPQPbR3ilRSEcmypWAulpuHOuw8duWaVfRkXR5ZN518c2t4gIoW69DjPZ7CpqIHkLX
/gmw0msZ+LRebtJYOYDXgAn0f/qK45TWtX+G7/0aT2VKiS0CzsHo3rIM7KuxOaX/jJ3BHDPrI/Vr
5/RbU1KhEHCvrBMw3xFFKtBNI9hPKbuqQPMEwwb6tt/AfL3PJdLNKYWr0uzgZTp9KVy+gy3Gj8RV
tfHaCdCcOuiJxiki2pQyqedEcsXg29T/zSRawkJN9nsEohqaoKRwlWScFdRxC8yD4R0yOYI3gmaz
PfH6Pxw+k1tAiGEcM+UQgD9JQ/MP0JMKraMTQA9vtDF8+pNMGfsH/XXIR5aXVuynG/NB3IclwHKs
uuUd4B3qZFPMRjdE/+Bff3ipz4v8oSyq79nRlEldeqKUVvr6yWQ8LT8hhrvx0QukzAYrqDa7xklO
Wx2BVhDttqMPjDdKedcLtdfzcVaFBrZkfr4mC63n29bJ4uQZ2eCMiwEwVSa76YyJ3YTZ0lHzAyQg
wc311ywZcUbBNzw8K/bs0z3D3VqAFtZTARFZR5Jf3nPf+qDLV2atiOB71ra5Ayvdim9RlKuOyh2q
WgOO6yocDxDX4EMr7jZ1ILKl6qyCkKYbfGShReJ4N08gqxKg2+IpkxW3ltqwAJe//SlD2V6HKYiA
JPcWgmmKI03L7DqMYXX5snyzreCJhPT0VGr7OJSW0sL2AI4dN9Tib4GhBCqLd9HTvCWkbTaMswtS
qZcQAOB2fnliSJcGnJ0jVIQFHvONID4nKm68BKVAmWMg7YkHtzMa6/Jc9rbFtJKx4UNzEEEfCmJS
MoZyoJOkpTSdmSJbHwmh8KO0/EggUjmG6WSxxWHHjpwTdVxkfR/5pjeqdLxjWt6lVNCZlVAUQELe
0EedZxsSmXljP2jL2g7w7OsrOk0fhRJOv0roicQrOBGIrxzx7ykuHVo4o7R5xE2trDvxiL9qGdIt
so3o9xpHPhYhhxy7UL4W2R10O8kAhrylMLp1uA480qdIPYuWnSlZlnf8VXdn5zdGrfHhmmOk+Ae3
dQh4NEmHGXcK7QdjwXFUdVOg3aDrVwP51IrXTIcYB5jamYvPVlg4NYHjzrmv6CfEw+/nK1Hnrm3m
XY0tD29G3qL52nGBgeYBi0wuIu/cMDOrl0x8qWMPjyY3VVqjc5w7WOBAneYIBF3KTykaUC8GghQr
ChH/Ruj75P56sYBpALxevxoJiLDB69EKpY+/1cbik5yi9YzSfPAc3nLc08gOCiYfBztX9GfURGC0
3CRWw9GU0AEy8e+PZxD6vQ4Ntlk8VKAoZ0pia5elMqX4gkJGFBbJITDehxjIDnwhMuqCGGdpa9/1
QosVcrD6x9e8HbX+fUWooGVfrAuOq4z/yboTdaZX0TG153xT4GHoSkkH/K+NiNwLo4kN2Uuwrecr
kj5diJNAh5DhGBU9t9wWU6W5stUDAmND3QKmtT6pTOiXyix8GGT0d7e5LHECXff400/3OTsselj+
15jcGMvxwf3ENm6uO5EDs3WXdReUz02UmAXoSqSEcBT1vV2qsRNAs0sz6oe2CZ+5VdEv2M/K6mYK
lTASENzevn5/kIuo+WWbOZJzMz/4jbnDhQ8Nv97UsjmE0MPdErpD/WcuTHvfH7l/jX9cdThEnd2V
MdBCMbDwGdH+sbU/GCaQLxj0+Zz9wjbKEQHTaKDNOQnwy6tmw/7knWOzLFFmvHTI6Iu1IfqohZBE
/CVhB8gQEv6HVPa33VvEqswJJEJfqvjqWCT9SlMb409iyceWEIR85eKOQu1hNOx/QkG1KxT79ZhG
RhhXOpzAomsPXLqA81cmzsNAm4D270LH3I/WYNDSeUjojml7aXhm5k7eXonTk862py9gnsIZfc1z
XT8ikU3twfSslgALYWmmOASz1zyzkhH7SqmYZx1z8ZyKF7mBav4YUmrSnXHMRNT6SkJZUvJvpGEj
ZG3utaEwz2pTDRKdeH5KkyVPLNRxg+qXvXswK2eM1OaEz8/zkLXwyY7vYnrBYuZmfDRrDoyAc4HB
UHNEZOxofu/R/h/a1mm4kEPgZkfbTRAeLZlw20nemOq2Buk/OlxCq8fRaHqGtvUgx+rENA/8y6UH
kneC9jTLzACa0efK8G6fDsazma5EkZeYin/IrZ1JeQNpfYkL188/j7CExMaDItSyBjWNCCw1nPzF
qliLA39xjfJYbVi8zqjo14v/Z6mFZ8h/drt76rgvxugzmtn/BA8Sz2wnET6GrCLT+oJfO2+QNROD
Q8oLSykhbGNQaEjcLnAFFwC0kMUegb2l4R149gQPQZogmcqDTbrtYhDn5YTpLYnv1SbfUNtHOrm5
5j7vu3cvntmmPqVVdN4CztEmqQqOA3XWlu919Y290Tmv+teO9zNfFvbE60JJ6gxcekR2Frpoggk2
Tqq5rE3l1v99SxbNlbE6devo8dSQ12TXAy6KpmIMo40D0JHxBQEqsQBzMGwAUwVDTmHxBtNNzC1Z
vUqh2Ze2HYfcGH6EpvN6McorTHfG1GNlMKZRKn9bmda6sEftAU3D0em9gqF0F+ECCRRz53M8V8kD
lVvULKibQ1u8sqy1xJvODT+LaOV9qSVfdTZvRk85sf0b+dCXwY90QZHT3np5CrfgtUggmvj2d4HO
KKEtnlJK2U22BYbJFmcu5RWjpT0iwN7y5tzNdXcTqUVlDu+iN63gj85MzO7RWVoXF9wzGW3GUeqM
YIATthxz9Xg5xaaU4E85iP5sXXFc5LSSpWjj+TPfnZz6jbiQTVDaRHyxxGneF0caQEdoS0IFZUl3
9GIXQg7SJk+GHI1sUuHaACRwFtV6bj0qWuT6L+8iNrseTKGueLA8Yj5GFyZ0FV/Z4ipyNj6Bjq6L
HaqjRt5PKtG0XoFIdqL7KDj9DKQdUX0B6pN3vcFeBgVX/g9llkOFFa3pt60pbJyygmr5QESt847Q
/TZBSNaGiiVHs9gOwZrGG1ROTxq5UUm4nRirS6dzioin4CALqBGaG4ZogztqZGcl/zu0Jyxn89Rb
d0KFrhccCP6/CbGDs+AjuEG7btspkBvpelcjZRo82TFe5B3qfriRf7Jj79fSx29jGzjL9X9yXTJ9
LU1kVfVB/ioK1/F7xl/xe/E83EFycEb4nZAJ6VzjvpOCxeUvcyRQ9NoY2g7SJXnIW0r5y5SUurmO
+yFAo6OE4HclO4g4kXLV4BYd8ni/lb+IVxpiH/fRE+6vUBRnB26lV/8kjQyLR+fyqWoMV5WqUmpL
mWUwFBCuNltBvGl7b+DnZU8+4ulfe2fjfC4/YM/0GmN4MBp79bUOv1/vzbPE9MdpitM0m8G4xJll
dB5aWfYWt7p1wTMWD43jg8+Dvj3kR/0nt8xrPz+1I3iYu25TRp/wP3EfA4JIJTu+ibQrd+B5vIiF
T3OAsPJRdSqSz2RTNbSRQjWCQXjp7Aea7/BsaZ5n56Wz3FKnQwkjWHx8OZAeW49oKi4IXU5in3Qk
4Lm7UPChOS1YzdwsWAZ8BNG3/tkJ8YFh2T0P37sBjUMryPn2GiClp9NI57zyCegYR1MziXvJxuAY
9DhSB4qL9W24ZtrY/xqe8kqg8zm/9vX6IySAcexPtJsUwuFlCAAayX29YXENXeZHR+/u8Y4IB0ff
MAwxQ5X9KCB9rOe531+o5LceeQedRg/B/T5Sjbz4xSBf0NnU4X5ajvoP/Yo3woX1XTjV5IYpK/rJ
Mzvqu7OSdcR1dx86PoYG32UuuFkiptBaV6WOY6dJlwC/a1qwN2RD+3wBq8GQnHF6ZTVrSrBLE4eZ
tz2yFOhvo7TKHSwC4YlKetFWlGxKtQmeTKyi5tPvJ8nxAA08M7la/Q+7GQOhxyovtHMlmCYp8ECQ
UgH75akm7i/1WOioT0TmtycQPmwvLf3nQ0puUWn8gPflp4gKnOQfdByuBoN2j/SjJZs0kdaMN2Hb
QZZ1NBvSOe+GCflSpyum5xnLIcxRXasXpAOnZBirHgfGE8ledzlj8lP6O3hx/HzAnT4OpydGfoT1
MfFmwuY/6Ye6RKxDcqBXDeMS7SsYyz6vK2rbWtL8yWO59dt4sw7ez7bEXzZWnii2ZS/I8Y1Y9AGk
meUQi2hZmkIqzE57MDKn8y0FA11cbI9npSng8iGX1TbdydCMXtoyWnvBuQK4THzILT5hRTgLyvEK
S2lfxw+uKoP4VSv9usVGfHWDjAh9Sj/QHhlbXxUstkS6E3tXc657qw4N1K7C+FbGWWUmg9sX5Yz3
1cSYBidhh4VXZEU/4WBJV31Cc0+vlmNjcH47dF4zbHSX2O168LJmnQ979lBSMeShXHq1pj+exRzR
c0snFI4TfaiGsZw0AkWu5ypn99HkT7YqoXRNXVgQyNfiAms8Nz1LcDPia1iC1r+4AIPHseMnUDwI
5Qe+uYP6zDQ32Y0mktwelghPLtCStctRuxgWIzW0eXLOinoEdqFDM8CCosI2rbAQcOZ67DG3vr9x
0kAEO2bBKx+rLx30qnQZ9lMwMU9hyISD8G+eij9UoTpwKzzP4zFGY4zkrWCK53/KkKsEhw+sbJC5
ntdBjSc95+JcLwNdLh2s4biNeRdj5RsohZxGuG5RfBaYxcgWeYzn2+sNXf2fOP1riMH6oLs7w8Xm
m1qPbJVfrK43w0MPWVVjq/JOo8sF0Z2jN4M/3auQLfMONjpODTcuEIbpJj46DLc8SKQHgEBDeyIt
V7cDmj8YsBw+n4C9KSvZNjq9CDOqYHmRUWFOvbnzojm/3xyxkzn57qMr3usfGxfoOf5TIofgnFAu
U9urq+8zGjtL4F5M9EbfYnB8CehQXWcRnwvrQEr+Q7BqsMAY7PxdmHgm2qC0mb7p//8P1q+c+5a7
bnFp8575zP/lZVAZAcWP6bLvatcXTyG2/Ifnv5x4tgz5Rd3GLiIvjDM4Y02it8bZKDr68H+GmIEI
GZuvmI4m6ZqQVUGxhrfpimAAcyQXFF2SZ0rn0ykW+CBnHvsXiGWmDW9GH7z1v3B0NU19aT3XbPQA
omiHjXTkUKsMrYIITtphYm8yMgFJCreMkn9EeFeD+ktS0sfBeJmepE9nIsgUFnWpSvxuSFvJf9QL
QrfF6ve82p/cEx779GwmvUObz/1F7ItNxSAx/MBZ1zClxy5KlswoOG7ChGLhCOLZKUPPlJ0M8ZLj
zuJkZca7IgKHUwc+ffvjErllwlNp3NqzvWiGVuPmHJqGreMVrf3PumGPkcTmjZdywo46KduyBoFK
byHNGS7FMgc+IIBQV40EpKKAMOnwWVEEOgqMnFin9Gol4vQy2uksvrlGLNjWjpfLmfS91GpGSpqr
22b6yVxdXFp4tFQliscV8xiHIyBINcXC4l13vER8QgVuFtJlQok3TA5rPDN00Gm/LvnpVhwRYqaM
1XnmylviFtDLI8DJEL4ccCzIWxz8BQoaoByE5Pr+1tK0+0NPRwBDcKMm8Ajly6t2m740YooM9KFC
GfhqDlMQU74r3gfZ6wASDz9ks5/E8l3S1pLlYHRPE4BAGsFtBaFi8WKbfl3YvVk7UV85i69u8Dql
296Qr0WD7cKFgBDN0nf5Som1MkMejBp2LHaN5cCRHJDVf71wleIlFMXpmI5pPHAz/N9zOWbZuhxo
8BCKhvlyZQd5Zqtv4PzE1uScoNLQFtAiKMUN6zqcb/w7E3GslrdEff6IP7H4Q+n9nLShnzEFjuKe
bNk0TrnN4NSKp/4efdxhu6Igdxu1YF+XjDA8HIbLFjPedBCJN+RzXmy/NQjB7v5SMANvU8d6dKoD
ubk642n5f2vunJlIIxekvh6b6QpMMwOuwB4x2SzBYhRHKprI5Bk84CG37WmswnWJDFmYPR9k932s
8aUF4rO3Dcen9rWcIwqWOBI946C32I5P7+maxScdK+bFoCxIaLGIPKnrnbppfCALZ5UhPM5YJMge
okGgUjE6aZLZ/k4iVGFcTpjd0ORldPclaPAJJeCyuaO0Mqi6YpwyXNVx4I2WL2oaq5CTaAIUpyt2
XN+9zgGRvRiEaBQhpJCL41GYuX54NYNVjd9uKumXLi89YVnFV52ShuVl+jriHuiWCkWzsxsBlY5P
86DpU9WIXuUKa5k8Et0XzLq7eXSanyBbQvQC+o7s99E5N43/y7Gx/255T2Bl32nSVEtd2kQY6Hp5
DQWFLxKJ4UJ6ypksZtEAwi/YbZUQmHNNHVqDGuSX3Zi1BtSHRHsvdsJasAY36E1APZ0a5NpSUYTt
1Rg1yH610c1WOEUXazj8L4KLUJRQUOL2lHu7dMyNptuiX/n1SvqaVWbnjysndS0EG8hCaSEltlkb
4WB4cjdVUbWJ1MgEELWrbXMrnPCxucc6As13kaR2gIVbeHbhtNI5D16mSweAVt5NfKsxIARWWZDF
pZbA+sprb62uS7BFBAG1c3rJ3O3NKu4IIkmHXalqiZV8cCpxLcpNI9869n5zQsyOEPg74ScvN4BJ
UqJmMgSZVIpKw2s0KBU0RLQHkrq6PCyG+aYbXMQAWFtQsVwMCgILPMI/3jOhLBj144AW6GgagMMv
q9C/Ri4/1UOS4HxR+SOO8I4+puoDdtjb3mixA3Uu2khD9rNiWCnsQEIYZi5lVCBWs3VYq+iu2wCR
rFLp8fr4mc0kpr73iJHKRQIVWyIK2TRBdunDKshB0UGGJd9NDSOU4EL2YgiWSth/cKSMPxB4+k1C
ZT1780OKmkRXUOolm/NxaaRoe0TbSKKlRd4/R9jy7ThUDnFDgLMnVNuEZgFMIMaIDstHSKNauojZ
JJXfTNcgpD/1s6fQWqzs87i8r3od3p5/xkQL+VGcaHYC3BGMhCu9MkScE51x0/AjHcyD+NruApwe
vSrcJkRxYm583zRRFJgq2U/RnnPjAiv/JAxHP8mvELX/IznVaiNnQt+u+YC+IXcAZNDxB5SV7/ki
Jjd59KqzOi8pk8jW2rxI1g0JpPLG2RxEX/HbWTCKUDKeS1lRcJjrTfHEp3tHqfxA1QvnfTPo8YK8
gFbWGjtYoyyXYghkXUriulAuZINnOtLw0l1n6TD7hhPJPXfWIM4d8L7g0P71OwJSk24qA7m8rfPe
1CMFSETuWIg9l2iGhL4Q32B4juHFfihNOv9iqKmOAYf3jMURy/0msBknUlWJONUkFAkTocMOdqEp
khRUgcauEhx5DtHxwe06iKeP8e/54Rm7VFVXSesjz/DAa+2K59Uek9cZSCvvG/nTFymuRRk7tT9k
Xdd1QTCuldEhCEBUvmKJkxP8CqZyENGuZwdBBESgAQpcGc1qHo0EHNhVEUd8TYNMJaxU98NaJu0E
qmqrMEb49rd8SmMXw3kes1pAQkMsQnPOQeTR0C1lO8SWXXGNmSwN1QP2IaRB9sU3ZSvxyiFUHGuR
RbYKgjuCmC3+PfkHZni99RzyE0NQRfqJTBulDvil3tx95h8708tvQHHpvV8LG7GvHSjJO4iisak0
5yqvTQvXHiTec8KbQz9gLYcHFTsAcXHeAbwQbcJ1qMPLlxpAdiHGAuxIgw+BAFK+Lt2QHpvPZaOV
w2qEHsv2l48ZVvjIc1+mhP81y83nIKLcYdY0l1nGqoErKl2HddZZiHIk4BgxmNCUPXLXWDmQ/bJ9
EpsuJPhbWIcrj6LbEJQnG9Woi8wT2fokj03yePLcfnRqk9swVQG0LMXYJFhAjzQj5jsy9zPA8iHX
W5pfs8iKTIeLAad1yHrR5RNUzvsHtBgXf7vLrOAEnR+hF8DNLUofy+u9ORJghlwpSuuo54tlsugv
3b2+f0n7yVT+YfHLr0/JY8IdADX1wJaqKsM9eJq/dq0swCRAd42EVCKOBEafiAjhI0vC7ERIm94k
HeutDtgW11DDWI+WoPDi/ZVRe1GMNRqCzAjQmNkBdKtafTbnOZVXVNyQbDcEQd3pBTZ5phhO7quK
glEcLgsS9X+/Hgwc5+/yGTR2mJbsHQsKfPpNNmGsU/DG13cT3M6aXzrIAMRhuMNj3qNwxZLCB6JG
yMGclP1FBLZ8fkHMxfwubdKt7kg2iziXuxdmP4cm3nRZwVm1lGReGZErl9069be4GaiRIqLKHYaN
N0lN8nRviAL/E8iRR3X7GCGbq4YxuaDxfIXPwyjZkWDMdVkGMjg2N5+w6HoT8PrzgzLRFz6exJWQ
xbnI0AZynwoAiBzVZZUgjz9JrT4F9bgi7O8rMcFbQ2zB7yJEFqxavG7CJulMDBVUBMCQoWWZTKZh
Upytp4rFjkXLqjkzbxkCjHygiJekooBuAssavIVClsL0uS5Kqpo5m/9sZ8qJEDqgwg6yy2A7X569
LdyG1DeJPAMa+7NElq+kCK+w0a6C/QDHCkOBcntVOsAfvhomvsts5h2bgLLzJg5hGIMwaep/pmPP
o8QrbBvhC06xt5MitRLaNhWm2GGmPSorId+KeLZSMBxbIG1I/l8LP5IONcDNZCpFFeIfpPGToKlG
bG2V7U34vO0cop/spYKutzpBl8g1+kFJqAs7iSbA4VtmpaE/Boise88Juj+39xKZPov8HDgwty2I
9Obg9XyLNVtnJRW61BTB6JkSpMKlg2j5ooCqwk2p/L1aYGxBMljo3mvBPP2EKiG2MCeAnNI2sx2M
wrSJfQMtgPbZ2xgPVr6/4ceFuGb/ywosFBax00qGoRScrfQeBg1ve6GkWPTlb07NRF5+96+JmTFa
0iAJYDbjIbfLbgMRYCWFh5LPODkcBVzgV1B0GUGS8UfRtvYPekMJtRPj/txIn9TcZ4NI6eotHyeA
T78yZuyhjiL+4tG6KbHlaawScc5W+LJxT3K9Lfp+tQV+X0h+Ysl7EzrdeDYBDWZlLen64U48VQWK
BejqCxOCbprokTkNZifH4IwGY1wqpWWQdo28j0LoeK168vqgp7yFDL7Am0fY9O6iMj+nrHJFgd7o
RwTymOaxr1D9ZU6Y9yHbvcZA6ChMbPtgyy9eGZSp9Lc3tl5IkOEDFbQd/dvudS251gDaLTlevJSY
cZe/85yD7qB16qIN71VZe76ZVCV7suN3JxORxWyAsDnEAGn197vnRc6JMVefsqpEQU6kjOBzHZ/I
RKUtrhQd0hPuh2ig8HM0gtPH0ba+MldGuO57JqmTvaI3uhpMs+iok6ogelJmv6jiW2jSbPm+MpiP
SwrXCP3k4swyIx1GeF7Yr6uKtPlsUVGyKzP1C6Q/6bvAwsnB2+Z0p6ZTQj7m2An2PcSmT1H0BWtZ
vFH8Z6Qc6ZE8D+dRhFl90/uq4mCalQG0YZjXWeIFwg6VY/UcRRq8KoXJVyp4SK8oR/p6ruq1t9Uz
qHIp+764cSJC0xQhMGp63kEmuDQtEYVmO970YBrooKd65H6yHTMRlHGDbIHhTLR7T6FhYpyWQ5g9
vBKfiG5BuFvkauwi/TAME2GSwJTPudSlZkC2bxBvyHj1jsv9QCfnPzeFzuIFn87PsvcEJf+VcxAA
hE47BeceA3M8PDpwivPwDtDTEPlEWm9aMP3OqtISZhLbcbdSNs30Lwu4j/FiCcq0ivRl/blppvHa
4HvNZ6rqfAYyOzBCN98b2yaRHSbNlNZi7NSXbf5xEc3HdK8pFx6rCWeM8YRjZPOcUPRZ6yy5rRLs
FjtC1maG2mxL8MD2DCJ9GG5PNVYwY8J0zg/N1yPI+3LXzxWT/Lb6fvKdnHFybuhCR3UFrka1wV5q
Tzns+/EG664jLja2838SwSSkNAtcCFQvsULAVBA7LtdinAgu+H3PKfMKSmDHwVC5BDSX2jgSmSg1
rBHi39Df2lwRYpcIlxQSkCLb2IVD7AEIaTS4MGk0T5mQS3l60SG8lwSYTtTRbZ3G29bb/dnFrTDJ
V3n781T51qdJprNF6TpFb9KeMU9U0sqF+QC7m7k21gUWyB6eX5EqTHAnqihIBj+ewTKExbX7UeSf
MbSD8MLqzk0EwInBoCuKma/7IuHYIN2LZ5jb4CtrMV0Oiu8WxsyHN26BUND0pF6zUDEZB6JTXTUc
GFZLAmlireY/8piXzC2tZpF6hTPutCZCkUz1P0yW/OWgJXBypHr00p7BKIQXFaPlrmj04D0IXpQT
13Jwsqp7dsKXazl63ZAgXNLI/1inePA6tr+GHF+gr2pEF8ASgOEmHfuTGdzRieKzkFOjGicIg42J
2XiGxU+mnsrbP48TyzUZxUZnkMAN6ts0dh/i4x3ZuVwRnslBynetCFz9JY8WGQGGiNGE1Q9235yz
ftGUFZbNUCRZCMRcNJNkk35Bvzowo2iC9EcEqCIt5lf6l+FjOoaTwX82a7EuA/IlOd3MaoioSmkK
9b1EeXvfLzZvag5O8P9bnb2kmysJnbwNPoOu8V997mawkWitKt461isPYzO+3EiBqtAW9MpnilkD
MO/OR/jNV/1zNMNVJBFxTCgKCaUaIIIeVsqNwO6JKk8948gLSlIbg1poGN8eLCvgkHbYo3xr7pPk
SojlX8ZEmOWsV+AmB+3PpblYOODxZhpMNuxt613Pm7Jp0KPHyBUvKWiJl47SWdZjioI31psY9FkH
PmWdLRLjd3NgqHDefmDidTLQY854GOeoW9oDrHJb44c+oPee4hdaD4aoyfW19DScoIrGFVXCN0/Y
iMdAcVAsiRAfQRh81Eay+DObs827h3soiN7VBdpKZh9EWOIgQIdStlrg1aL1qe9/y6ckZ8JiynS8
HcP04JqzwMxA1p6xVjq903nkz8IERQqb/E2teuw5DnWuuuzvxPwwjHr0czESgbCbOXoC3Km8w5iI
TWEaEgEnNN0O+K33tucfYsrYUpQUcJh78+EXRvuEzFV4XGzTm6+znTudtGUkzGS0XTqHi1I7q+SR
1I7U3dv5545697jb9y0kw/hEbA+84FJr23otFlx8T5IHiau4R5DsBpmBIZu+0QeECCSlC/CtXzP8
MO8YKe2svkjJjfGbTzlOWVPr6gM180PnqS1OOvEd+LerbPV9cCPrI24pLc6z/s9VV7rzxMdAPpeB
98JOddf2Aavc2DOwRRkv4N0VCTEhlFnhzpxxOzyLwUkcFfn8m4zcvU7apNH931EpEA28fZChqeJX
SuyUkyspggaj0mKPDJnWbzm/YOKzM5Zp0i/CkluszGdSLyorP262Xj496NQ6rSbPc6c+AvPVWBvy
HOFTb9tgFeQgfTAUM6GUNDurDTtOTLrMZq2PRcRgM2KD6qBSefTeNW2fIGI2tEgG1Zp8DlNgwdHL
+MDED1HbzETMBz3PmmDkK74xxNyfJSjlW4o/aG+bno432uKzCJoQFn2/ZuEv1UrgYZpEc6yGEZFn
wtNodmwak0uKDHMYdenR38WCqr3AvdQxjdysYTcGlhEqgmjrq+zmgb7iaNSBZr7pD6OGRwJzLGk+
G84klpczuK2mbqeqLM1sZqrJNV5whd/ORjOPwB5OHtERPaAls4AVAoEDw6DoBKNNpPFXJEjEaFzF
jHzTnRjB3YU1V95dqCgMMFsOoeLscDBitlBnWu9j0cs1ovFjiRerOzfVL+WOr/jZlE/jv7qXmkLP
PoX0rOQct0jSCVfFECArDQEFOMkbtmj36q8jdi1Zx40yZh9c7AVFj/2wdcU1phRh9tSeQNA65oWC
EqJ6weEf4F6ZdTTfgFnCAiiyJpDzxo9FVPKBcpZpcK5/bQfn2zS8Fft1AiI2AG5vuNwZyzet4NRA
NTKMM5CqQsglTS2jfCQLvCa/R8NOUpO/bpZj0nabAcs3PnDbXp3Et8FMZe4tpugY/+4zuzR4z8Ih
vF/ILHDskcukh9cVLrLqd6KRmkL9iKQqT7xH4CMvzoWvjZ7GNJuatSyLQ5/6IYrx/Hbudm1gZA91
Zi9NUhiD7R10sbLHGXrDwEXaqD4FudjXV+L6Hr+Zs9R5ZJXdd3tU+8NS2cNqfr/6azU43VyKMMeU
uYxi41pNXC5qCg6gU2cXti0Lgq/UiGRYpzz9F4aiOTpCYDjJoKhgGKxqAlLDE3PCek6sDPM/nAum
Vu9nEuUByhPG8KDPJyB2D6WT7ytGl/SA0rlA/VqcntEKrFFdR63oprzTlAeMrJ6h432Z0539rimd
7o01KoLwS/Y+yoDEfw5wtLHF+IseM8Z5Yn+5KEJ2fsrMIHjaxSZn8kjkDkqeq3gQ2jMN03AqecUe
Jtkzulf865082D6zR4TkQk+yzSSsVh8gjrEbP96oSutGjpSU3w7Hms1aCWqVqfsQ9J4rm8knxrRs
Ns23p9C50dgc6p6vNNMeSVmOctzXKwO1Ler90yYsk9xv//9wKasTB9h/MD+W1hV5PxY3N8VYPXjE
JM9YTd+rRISfqB41OSQrbhCnBQbNJE1tsmF0CZnNq1Lva8VVz4CbXcUza6wVjz8f5lwC5P2ZKe2S
tGw132zk/YJHR+ahqNvgq0g1koIF8YucCcc5EXP3LfxuDMoqOfDcdYGieazc2VB06QwPkTBT9dKB
KZApzST81YfXapbzZBCB1ZIU2gv/NDs3Vlr7IRloHLYvjk4KliSZkHFjRpAHl0A+eKRznDIcm7yM
8+2j1NcQk8FH0X57ze1nEo55XQhsIBuJ1UUYBuNvkablRrMbArI8TmOuyrA1X6OdBb1IZemRmUVm
Zmn6wt/7kRA85SV4bpaoI84NEUrhhxlHK8CpKzj6jaVuL5jjV5uDJEEL/PfHrofof07a3Xm9v+gS
p38aPNJhBdHZNOje1laaGnEukB3CM34LAUe7SbdLSMcG6hKR8qhg0VV0mC6IqgM28eoRYjCb2VMv
J3quRv25+q6yoIsYDR2+yoApdYJKzzFOwLXko6+RjB7MhbdCpPvZ72CS+Rd6Y1hhZ9CgZvs08W5N
XF+I9ZOZarc55QgF+sGYnItUqJkWe7j33kbWdXOC4gWLgmCOb6zV9yw3isj+hmosDle4puingIxC
8sCbNCJbN21YQALV/G0bEgjyR9ufCHbs98K6LttjMdHRukZj0daiaV9lvZMwNRQUME1I4etB1Onu
SMMpHJwkqfyDAn1OcrOea8OeOCU3mERhiTKuZ7YKJv549CFCzBcv44T4lzzeTU6AdUVN1qvc5OmY
fqUGet5Rgeo9QfwzFG2DppF0ZrDo0O3HcKrNdM2oZkp+zZvn/3Fjd4M2LeC4nlv4HXU94Ca7FZHS
IXgoRbFzwiCcfaWS+76fCwNSeq5gH5zHT7ZZNLFAVyvWWEiqr/xmLZKcjkkWR8nizNFOIVV0rC5e
gqRXgPOPUrMQeG33EtxZNdy2ATeII/PriGdnqkw2cVkH0KDWCKNv/nWSxHIv3erWoNtyCVL6MghI
LiThXjGalxsv1pyKOBEjlPC/f5WRTDOkolKE2GkWImYdC1cQTm+w9W44T5rnZgBqbMU31F6rH9dT
OtMPZwmek6dlCBrla0OKYaIwzJmWlWcbQSGG7NLpGJdVYv11KpOyqU2roOlMuhloy0irPFAFghXZ
GT3H+X+XZjpF+6z6f2BEo+l6umQdZB6JBPX8NRSE9HO7OONue4BQ774x4VzzT8g9L11CVtojQWQG
jN/JWJ36Ywbd0HNpfUEm3tx2oODHwl8kRoQ5j0Q/+m+V7/UxuBKsDkMT87N+yryElmvAviq6i2R1
frbJBraDm13JSzd+I8Ot5QDCk44K87Z1FzzpoL/c8zx5m1AHJnES8UI6+9NFJRd6ixL3ObYoL6wV
UEaZJ8WaLT1+FGDiD5IUIIWJVZQfkDcBINY72s6Hw+mOUDNwLV7KHj0Ks8Rwgkkq1EyQr54jrKiI
+8sJfYArubA4U1cl2n18V+flyPJ4fa2pkktfPg+jo9/yvXERQygoRxx7bEURVFws6DHQpvYqiL9K
zX6JWHZJg8n/P8qMiFyPmoYnRCzmV3rXmF2TJEf3tqQtz761q2MYJUx9H45NR5KCSTXpP/ieGAFJ
pVhDPAQP1xSN+WM/2T/fNXhpNVofH4dyfvZaLths9p7HiiyTv8336XC05hlyJqwKOluMzABv9frI
Yr8UEJm40tTWkDHf+feBj/nsHMF7F1k08w19sx+WCplrKxa6M00DJQiejPJmq+xL/e2E6BIQCmdC
8x+HlzeP6wGbWRuKzFMX4QmF/sIEFzfg+aikZnRw3H1mCctr4cR8ezmYjtKiamRjr/f2b1sZKpvQ
w2Qevlylh4pVP3jnBZxJg9I8AdZhUuqXw8N2WuV08xHDmSARYYECytX4mPDo62yBZ7/mSKHp/cbj
10Ce8+SqYzj2sqaQhzQpfBS6ITtKxwXk22XggwtUSradNCJZI/rgF0H1/OAN1+v7G1ZNwhi6vGhf
ZxzFheDSMPr/frTie3nHFd3yHSq+q4P63jYlqZ0XpkWwsNLbFVnTFoRkcwkdr7c7ZvaiBOePXFhl
2Dpol7x9lrBeiFvfLJ9KhskrPYQlOvl8CqY64pfEYVPHIzpFIdgG4cElGmgptQxlPw6GxjBH6VaI
mzdnLt4hyrz6S/L1NKAYAS5T0uQ8riF7zR1cF0n5EFgTyjCpO22mNk4NmfnhsNpQVATGGXUWTjig
IAQSXVQaT2xspSe4wtU9xioefkOE77Aehm7wmDTEmjDE9jGCLVD49r4oNFERrwRd8gp8UswUrBc5
JCsQmKzAvZuRBzmjiD3sIJeGReFxiWHMmUmdrnclw0YvAy0O5gfsiIbf8l8cAcVq637Dqtg2t1sz
Lny5zswpy1I44Majj2sm3+naVFOtdwfpZuqZaXwPmhzX7MqL50jsug72CG9+JMa7tsiYFTYeQOgp
R5pu/qYHaL4OpNNTTJji1vGWC7lsvZNgoMDQV4uzqIWUJsiRGpWKqsPFxaq+3UuiZ7sAYT0nzfsO
Qmn/76gfaj27ECMbp9s5cs9DWgW5qokn2y1Yjp8CL5wrrSJ48xPxfIkdbrg6aUKkb+NDCFmnY1yC
JTH+4FKW3pKwSmRWryCGE0rZ+m0B3nzOGBzFfq538Z4IaSRC3DRyJKoREzq4EyZOsnkWI/BoUqJS
deNQccq4SAad76LYcnARUEFvaYwpqSLFnH2Ezua4eCa0IWPQHnVoWN3dApf+PxTMYb1nA/PQFKBf
/WdSRO1ajiESMQNntF5MsZ6LeDB670b+u5CWh+/72sedXMTBfbvwDdVH3iqL4JKmqpDLYx/z8tBE
94R8Qrn18EAP39/ZCtc+nX3o9nC7MFr1f4CBitbhwBXwQ4ioH5Gr+pfI18ofKhBHpXvqSffZSAsZ
OagS/9PRpGs9BWI8sG5C481U6J9W9sBlUSUkI6tgeBYOxy7Lei8Aec9IdFcpzImZn8A0arNbSeXS
xuEAF6u5cKLmIQUKFn1nkYQgP3FR+r/ntrYoSt6EH2mwRi2NOM52QzbisJ0uGhrlFziqAj57IvrK
JxQvK7AwvA2AvmkMiehyk8NZ+fG65Xxy0XDs2Lf/D8z7cGJ06bqB/01EQEFYmAYy/TJApptVm7eg
WMcuZYKJ/ew9Ct+vaPe+mewVz6J2gtPdMA/n9MdT3gGYNg7XvHSowBYO2a0gzNjBbCjdruttWSDB
NKzn7ZdkW/iKTLZGFC6mgXxp3aQQAzGgTE4tQKMUs8CEULcQW+9Gq8d2MdDqf1uYAFQXgFEfmMDd
wyqxGkdLOAnoJrcJI9SxAXcJS8SLn0tGhXyD7yBMshZL//SEnVeft1ZulLnmcUfyBm20VqQUfVXM
K1TqCWObEjuU5yddlqAtz/S69PfSNwZ9guAfh3ilT02VW9mG/yPwy75u4hFSw5vDfO/GjPyCjrq4
wjVXshEXYT98hBbpUpDQVD+zOM5gkzWyh6ZbX9RWGPre9tK2JKaNp1TdCjRv7X7RzoD+8NKnCqML
oQ9N9pYnfxnQsRTFOHb/8Pm8R3Ss+rxAm89Tofd6ltzm3FlKbOCJ7fYrvjtcWpAKNPJvVQFHNk5A
bIdJTybekESYfKTcgKrYlPrPlqwMzKAiP0xnOh5QRL/jQ/4vkg5JqTqQBHcabhkUvhM3Tcl/1Tec
FqXEffDAkSHIH46YPEIqHvBJTywbIDMiFQrnyAaRLlgW1LDfAWYGuIpbUwSapwdXHIJU2P+blfS8
VaH3sw0BxUcueXXLB4a61YFk9pOoE5Vjj+Qqzv5oeDh9uaQ5YRPM6Q1dKyCRymysMcCjef+1YMOf
A0Qqu9IY1SlB3sdMTib8Cfp78XzsZykgA2xnGcaw4QU+WUlt4/T8rBpu25RwlnZdRmo83GmlSGnb
ixvjRYgnnYHmBYAkMSs6vnnKl/v1u0OkG8DQprWVV6sbOHaxKElHwnfXZCXXHq5CErjYbIN0dudH
H39hAajKR5vNWijSAUEJMgyPNJceiInQt7e/YC9AEEcMwmGuYdLI0ytqd/n81COjRmYhE7GJ6iA0
Wh/7sdJPQpPZ3ZLqWJYdJyPJt99qHGpxX+9Bx7chtqk3SlVZZBBtjpJ4JSPz8LDyTyStlA1j/RkZ
gcZTYzb31ZQRlXEKUm0XffpAHisrOgsW72YphvuhMsKxaT6VtMAcI7Lc3VdS/HczyDQtZXYjUZUE
oZJBFkGlltSqUZKyPY2SdkE3UaMhGv6GcRUqhkZf/RCgQKhuBQhec4FDObdkWYJio+QJqcLaaD83
muMY0HCnoH/uO9yD8GWqoT1VRRPuvZ+jfn/DZG2bklvg77wRHN3Ww34yzCG6tJLStDcMyi5NvDTQ
vRd2+3sMDbQFvNjSmIMS+qN61USNkTiDQpX7RG2JiATNrjgw70/7aiFhTjurd5U2o7/ap2YgRile
R8pbLKipTo7UQx9wVUW3ys5E0Wa/fANG1bZi03O71ZFltYuEvqVzhfqf0ljQW6IrOjWXHckTNXAI
E3Tw+oOJqFgLqitTDF9Or8OyLcfhagHFVW8OFY/L3JgjjwIuUdvTsoyPW9YmQ4kWMXa7ByyWQYJn
pXqo6mz9A9k/XD1m3k1I3EEvjJNJproHlY/7CtkHa25xtLHx1fi9/X7jxrhNbFFCOr18+8hXASIF
LkXfdgrrc6rNTMMPRu5zCx82ymS1V117zU+l7Duenxn0uWv+iByKvwLDmvfYUQWUwwfPnxpZaxXZ
q8IJHY2ChB7dX7A3DF+MW6aOy6rbR5Ons9WDBqlgOxHhN2+WlUd8l0YzvtxAxqKUeHy3KO37ucNQ
zYGAPosSgTlanyxjV5x86wQHjMQtoZIAlxd+qZ1VqGsKBETWLl2KWydjLLERl532Pb5m2WAWFJKV
4QYTrEDAdgzYnS4owenzEanrBEndsiklkMwpfQaHZtl1bp6tWqNct+4J0RLTDM3PDKlzW1NKKiWD
NDRDd2UJjGmSU9mMmNAwxqks9187mayx9BfkbhRge3gfafSkpR+ralE6oswSnYPsbvpHYRRBZWuc
N+ffk4N/uYSerT3OjE5can/c/a51BRg8nUzOdSfk2InXj5Kr9Uhb0Ddx6m0RHi4/98KZnnTGu3kg
IUljWnnFjdJYQ70BIVWUGPVQWCrKHUwWFlZV7i0ORAjSJcplXw+qZsEVEdDrulFOgKpWqqPIY2Td
JaU3iFIGFEXei/KzKlVANe8A7bavgqRJ+KyhTv3ZCnd8LV4H/zHoL6cX2xd118MvliVDXLDl56Jw
uw7i4Dv6og5e7oZJaue1lN64V8/sHlCM4obHSjXLDGLq43f+iuzn/f3WnB/KjHEEMHpEd0SoZYxx
a2nq7CzZ6ChgcdVbRlRi1B8QCVN7Gw4/YxxdTs6fGfIY0L0d+KYADIHaVZfKCMkjj+o+QvPqDQ2Y
b35D2OYTJAChDywRm9yMn9tFGkk7Vm8bqpiN/rFIMfuqgfpy4RHfCt0dYV+QpmyQRxB+KjFqT2zY
G3wffJkXDn/d3xHmAxG0rnSLV2J/PSt6ZFuQ0E2+Szfcjc2SrVx+gPuN/6KThqHlbeQF/hMvYOMx
DTz2Po1RC95ll5zTnGn7kNER4lNsLrAV7GsBqXy+FbhXhajTpT+J+I1z5lNSfz4945nM4OqUTqgr
H+/n5j+xErhbirx/ZSeb0qn+voflntv/4Y2luriCnO6fYaYpn44LXjl4t8vwtzxZHkOXG5IU0kQU
mfv0znm7WNCgZzMQgdvGGaVupTk4y8cfmLJmc40cwCLSVoLFZLnUS2OHfo3EgOV530rQD+8rpDWw
xxj0AQBYEPqwqIf7PWH8vZE1fHdpDITWusLlRzSM6zLyhKDh2goHYdqfG4Ahh3tUHjhu2Rk2+8/u
hz7bnZ+LXx2cxXR+RRoDvMiPZV0BYP51aR2rc6qH3bj9Wa4aA98VSUygfnYTg0HJsKfpRlKMxH5R
ltbCixpB6fO+3X0DlV/qfUyzsEeNis/ht2D7RqJfT4PLY9EhiyC/7mNrUz96PVeIdVqTcjVoiqd1
lDN6Mber+xDkYtTg6fBQogz618/kf4UpChWjUKrBpCsFK6B04JI5KYWFGZWUzHExjltL6zR6Q6Bm
KgPWmSnWpir1Xp+Lt8KLG0WxfdpwTOY2+C/0hDAEq8ulBkE/F7W+TjjMSHz4s5P3TJAJrM6s6aKA
51NbyWoDA/pF25xZ/uovvJ1SeFhf9GE1IAkZitEoz64jCoaXgIQFb8eJvYZ+te8noC8VccgCGDJy
2K/BB4bbUjyemhBnbFyPWGIigxoU+xQsc6m/86cJ5BKTY/JC/99h2XrcnR823+EDzX4ww4Q/jThZ
Qc8Qhe9ieOaY+y7dGwHeqsA3ftgOmv9p8BmUOLLIH+ELsTA9tOVORs9m7mSUcGGQaVr4k8m3d+v9
BKt2pxJxOg2lpMwXAf21aDo7uxfEx5Og35dlUO0GOogTD2ZgauJXLVI1Qp+4puqZL4u1yDQMG0nE
E5iwXFsI2gJHXatzArwqJOKq717AYE5CuZnGfD6Yq7GZWRilmcRmohtspOCKDfDXp+9gwk6nl+HY
SSia1wxJgOM+vBhrmWrMffUF6+k/47risMurCuUIoaVML09LKXI3hSqQnaD+pda3Qr3WK2pAVnAb
KUEs7tYxz8QBdHQZfCENhDr3mToa0xcLdHpkufqVG2PsigORIFtl18Cz7qNNDmFlzYIa70tAs/jr
I0C8JqURQuNZr8xhewwhfhFmYogSHu4yLuPLOyCmrvGJWMsrZDxbs9AJ2ngUvjAlqOaR+A1Pa8GD
IroZkgnVzALKekwG7NqyT5MIdQz0wQpyciufZjoYLdx06wiuR/ke3DKIxOaGoThkPL40NU6b1dVH
RBli1cdOm5Rjq+tvPs2AuvjNQ2+0Wat1QeXU8WmU/DBUDjFR6ZsgluvJWLKhS6UHdAFkd1eFynKo
S69IL49llU5XnJma6unWVvWzid8dVc7H/Sob55HTsVgCMXrP+jnaDgL10WFFv7N2cLdMi/bDdFqE
FMnCoEWwyoVpvsFijXxVGra1lpCu6rBbCI9H0c1/E3FtJfP148saCjqpUf/hrFigu3dR+tUVzQPz
9kd10hnj084d5sIah8kRfBhOGw6Fx+HQ8fCT8HwSfyzgO/si99e8CKdXxwuCBB+96NE3ABQuQJ31
BT3YC9MlvoISggF3DMca5ZT9FekFooJFAWpMcvYtnQpAd89AKBFbaqSuFA3i4tEk1ucwEYU+vzfo
R105K8Wmu6UdrEt0quOqF1KnK6HMp/EBoSCCKtaUmRuMTKzZjJHvvP9eT4neGXySoXyhunkYXVlJ
LTCLi4cqSAozorbk56dera3P0H6B03aQw3sqaUEX2zBEsE91WJGCvoDlOFY26PxzI/9sC9+IFFgK
svhHYD5x3wRQI5yC6eSobUd2iU9pcnjnN8S3fIf9uvTeIb0V/o2VLzoctLmJzQ3+tiujPtvqKVpn
rC5C0dPqgruFiLJGTS4TXE8PsVvmXDzb2V9Z6N1x3T8AEAhJnQnGBkvRdGbiHCpIhq5sREQs81Y7
W0HrnI0Pz+OhZY3U6RuMnbJqK9sKBif78cmkiOYHQkFFG76499GiKGB6jAj35yizYdIKYGegRTdy
TYmr6XkqSjYOZiicmpIKpCmnh7qi6GRimm+F8hrd9GMjSZTT0I6g+d9/6kDxX4TYDRZzjGJp9Zz2
dwI9Q2Hw5JYjTWbizIWGjlORoOhSsq/PyLSc+aS1hTmR0Wc88zIxmu1pt5SNy2Xk7nASx1Zq8ceJ
rmdwjUjsVgpCN4d+3t7C1MoR5mlPdRV36tsE0mJB9FKBH/YiINi5nmdW4ZSC9MQXKOrQ6++zfzy2
L8bKsCAAGiu2lyaXh0hbaxpzDpTjeruuFK7K2tgeTlarhhvEkgYxjG/MJE6hBTif8M8O3FJvmsO3
xfZtPLvR/E8VX1vtwkuMT8n3N6Cwt2zOD0a94XhQtri0qGUCjWPspolDwO1a9f2wgq/KhW0A0B2I
TbuSyjHFinBiRCvNHYC7DcvsaanjZrxFLs8BOZhticq7EHWieoniF/ZuJfwiWQl7wHmwRVh7rtVq
fgnkfW1JHQKnGkHzfLNVW34CEAV6Nl/Mf2pEW7TKindoPFLokn/n124ri5MWnoNkOSudGuDEuJfi
ycx9nW7qt+AuUs+VvmDbA/3+Z3t93xpBp+lnBUMCGVWXnhOy2i25Mto1Lp2AKqI1AwH0gcK0uu4o
dAyX/D/PyfF2TNVNUA/DMlTOoALPiVO2mteGqEQGxAW8cLDcARzyMTobj2fZcgwWYrHxh2FPGofh
oUKHX/BQZ85PJlst4FK1xwngPV7W5Z1w7lwFTnfIj/zu2dOuyil3gOySi3HN5sQ/RShOLh1tv9Sx
sqrDvgNBVfDMakvVFqhZbamPtjdEiPwl3sAMvNBVCbQTYVcGX9YSCkuBFSaygr/WQBkwCZyqNbnr
u/tcSIMglon+pwgkjl3mfPZGWsgLSz1KvKn7rqmdBqGHsCIMrk3tOX+pruqqnQuTbzg8ICgrCMr8
mmDInGmxK26k7qf4XlZuqguWvJyJND0gpBrJj/4Jnm4DDSNa9XxO4l6ftiqzyKLSN9vKb91iWWSV
oIscb0WdFTh+ARBEFacIm84RNpDngp4Tal6VQRp7biCihWalU00HGbSFU/ECb10tZ1ZJu9ucy6kR
UIOc3Y9NTjkFzPHfjXIGNio7xqmzcOiZdYCqrwHBx1p9FpH8ZcKv1RLuBXi/+1+RDXAcGTZ1gTMB
BVWjN7DROGxirNkAeO9sFsI5+ELVjmKtXTRwsbRj1BrQrIiOZ8Jy0QPkdCmCddleb+WviWr+Q664
YL4zX6/vwUvWoUyC7NzTZthhxRyBOnyit6k9eYrsCVo4WKHqSLQj1nLvXpqPlaYThAg/Ajg4oaro
Y5qOrrAUS9htE2P2Vub/IL2Pb+o5fKMBt6WXmsFuM8dPCyVCbeSFQyHGzHpwjM8CIMYRuhS2SrLY
Aohhkcrw/78W0FwzEIuE9BIWmuDUZB4iyUN0IDIViq7E//gNdfMbMSdTXCKPk19QWtZsbLjj3N7/
jIeHPOiUvLPsLHJSy3zoRWjB6hUDxIV54FOilVUdwSoRwLGGqGG36jHx1fiydjOQL8U69ftdBllF
yh64A9PyfFs8scNN33oSMrC2r8LHCzWGxxsCTez9PP3lvj0IAknv3mmyG+lIZeymY+3lYo2FvFca
XRLJF4E62jBnSvsAGoMtiMCYO9eW6Z5jbrSnL9nII7lVnH7M0d/V0ByCjy+Ox9sdngnI/JOMUk6U
sjNzvZ7JVrzW8B5VQYACPq2v2bWt01bU3CusqFA42xa7rISgIsGFDo0RBBzfmkezNQDgNBLEf0uK
XtX29HOJg28bSpmlfGyRqCGShrjw2F5JFty30U700pH6dEveKrGU5sGbnq8R/0MScyFbbFnCGj3j
wzTq3MZp0Jp3duTNXE4kSofScHKQQzyvB74aIOvXOuCbQK/Fzi92kkRHj7NEO/NDuy75mlo13glj
GNp9wcDnyJQpj2NuP6EpdWTjpOyWvGX6dnVslnk0obe+z0JQbAkXJv5t/eLR0nsyLJHcAlRzlNJ7
vJ4kpt+Wv2E9e9EvpwSTNvkYqUvJUZpK6jmfG0outADUSNyWKBr1XVEE6zg5W+48yQoWspsCpvV9
UeCrVstENWa9JBRebWBgivUbj8RyVZM/5Vn/bxSl/CKHzF7CghDpOsPw1bqMjSORA9xotMJ5t/uX
kT6sm8NRQ41cRRdXZU1/DR16k803OzWj93FhkboiwQnBmKf5KMCj+wR2SszFUvwBSauuhiyPFupk
yf/rXqAzFJELQ8VfKwFWUMTYf0UC2Fq8D3qYGgrmD/s3bmw/xUSFkFFHkqu4MLZ4O7xf1ajqM0Ke
Yh5nPNdtYyB83sRWCfWiS3PHJoPSzA4u6Ky+6/XESdDhHrrJfcxYVBAuGfXodxmGkgfV03dliQml
Gr5I76a+O30vZke+HMigZyWCthC6bpbisIj9yBXd/cMT/RmdXJBlMShXDtYOVZK5tEJllY1c55H4
p3+rtHqNd19ZbRJscAt2GabPqxkPSRHg8H6+TDisiFkupk2IElcc2SwXEZUdwhHUDjy9fVRk7Ng4
6WXDCYk7kpBGQkZtqXKI7Tqx/oWMQK83k0gDT9sQXhDoc3z1moFiVB2NCBlZTpykhyZTPk3xd1Dz
g/D3pWdC3WNOxmeXHPsbPpAqHzeln4LynMp8Z73xPFZLJl/HX9oEG68Lq/hJj7QiavYGdsRhBAnf
/BfXJS8WWFSYwzfqOZhg3pxwtAgkVKFu8vTP8FKDjjT0N/ZijdimuN92nUcefbwcPUfQZ1W3v8pK
l/2WVrn4no0NtP1IV8YPfaEwWg8Nh5+6RpuDqMuPYMZJApH2mqeNiqsNipsfJTPmiwql793je0kI
0VDnzRpjs491Z7qq52P5OdoXo1WVSmT3KU0P2g5cgVLFh0oCajGRRiKjCk1obwoNq3PdSJPlRTOj
ZxSsOK1bzUoypCoW3qfccbDPO+F9TlvWpEPx+lWb8fzzyj4GsPstnk2Hf/SwBZutoaluz3TIJjLY
+OV1Gt4cnxKawKeXqIjivJEsO6J7ihq7KoNSB+DZWKBUqHO/xM5eZdIvymza+2vNKxv+TxasagxM
hCv3K5g36hMuJ+q4W7OAztmPFszLsPCA3UE8XYp6q2P96Hmxq4GvpZjbp/YXymPbORugrLGBlnLt
8B6uU1AI0phUOHQzXEBWjpRIiqDVVbCAMpRNrc79mE5WUWm7zmHv+PvuqvwfTWKUYLaMhDOVr0to
3TJSdEzen62vcqWkVGE/clSo1u0elc5v6xW7s1XooebJChHmkor+a+rkeAgerZF8uy67oOnOIBF9
QMJM7ucMTvBptBqP/hb6fhupjfdDsVEmh59vaZcgF8j4JdMXWJVdkEC19q6cq0Y8wzopoqX3Pc7t
IgA4b6eRtqZ4nzpcbqSYzdAVjfbpb3XcI+jb14mvZ76nroY3SDr5XRkJ4XnBZxurvTGI2oUAUb2D
SnP3GZ96sCBF+AdRNbF3ahki6d9R3pa/uJLYL1If3yDVm5ABc6U7rb+cRNBmGaGJWODILayMngJv
rO8nmhXst5Pka45CT9wDyevLq4TQhL4Dc+M/kckTHpv6ySGJwwRuR3Pvy9v9kN8jNFyw/uAPVcSh
ptl65cEibA1VMiCbu5L/OMEKst4UQosW38NaMhFoWu41u+lHcTgBuVh+dJm0s46y3WGNj2qc+B9P
WTKBwddrDdRAVAORxEM2kufma3qz1ESGQPo/vdmHJn7Sz2TrCfLtiL+ON/JvQrQGfGHXF/a9md5V
Hol2XiEVSUSnrZoy33eXr5p/pNBlSnOzYBf+MzUwShMyxeqjxCPmZVZmcbL8MwSLqVXo1VRHQKyL
dUUhP+a6HB6axTrq7WzKfkB8v0U42bV4EsLGDJAkhBH4zqfLDCElG7wgBS6rRX4hUsWs3sJIjJDC
GWt7eZG8quN5wMxAvluSGQNBoc1VwPOynIVMbPIQ4KQiySRE/JVuGydKFo6M8m3dG//Pj2u0I2pt
cCbErepW3oakvrFcQZ1tVZfS+KX1g4+cDytZWW66Tc/A3ZhJttQHgjBUklMBpZ/Dz3eo94+jgIV3
APYXGL9s4sb/b+4wrth1r/tHi6oJBYIWY4/iwZZpnib4LWEh8VAAziKO8utBV+jJqdWTMQQBnCso
pIwltSf9PrgWxXnk8ALThrazVwOGf3WYGLfhIuiKEy9shhlLnRNyr4WcyfTaZvCJFIW/lFkNoT+A
PAPwAq9v0g5Y6r6zUZXmoDCI6Y4as2aSNKE9APxjJuq6ZT6b+Oj8suNEvdNF/YCAatmxyOS6DZ6E
KK3VLV1qtx/+3WaZCXQEj5vav+8S7vHde5MI3jM/SvoXi/x01FhAg7trLgLnPDjjvwvd7zOS8ZHF
fwMzQoFSLwv6KSnrwFfHcAFOl+0FBLrYg51eljdCcOfHcmSy3OX0ZH0CSUWx3C8qiv7Le3frxkhD
Fv9Yh6/hJ9XTRZIKfqU4k9HXDwyo4uakHr0aKI8LRbjYv77+TVPxvQodTlpo4TTQlLSyPig2UwRy
ATcQxBAhj0TFZj0Aa1rzHZ75SGGK1MBbs2vhBNqdlxSauffUdVQtTahN6zSJsnwnC2ApwmpmsS+v
U3yHkXs4AvkpV6uGlB9OP8gg/hRopPJ8nJuoUWFLSlDDBWq3mtRsTjzexbron/k/K+bzSQRHLJmt
pwyelDxaNDqAvl2WdJrJU/lN/lUzFo+iXhHfrZ64RpGvBWwNfUl3Oq03WmbgJan7BXGwTxbB62Tm
CMcx1diqF9E9IeND5kZ1/2xjh02uqmRZakfD8MxnuLCk1E809Qk/klIxFxQq8sQavKPQrJ9eR0KM
VWWn9yaEpTL3z5CVDxIDlL82si/EAB/75JJvOmEubh7v3nZw7mM4lb5veF0b1IxGSQGQ7Wr6WCiX
RUrI6KreraL7v1hOV3h2KDXdKM4tx0EQTRCf+Z4MUPfxb1aaZidtw7zQ9N9KC4yZk4bLNRtDRPNz
Ozftaa8wejnsVPTB8bN4ELPNH4hPoZco9ThE7e6olZwc+dpE7BCiSE7No+aE5Omdhcj6XE4z437i
3Xg+b6XXiV5XNF7QDzfw6r7l8sFEH9LbZGLUSsV8euEw3AemKxyPCd/LgwqMnxkrEkcJJLEHRpdC
rDXH8txFeMemP1Hpq7LEwExVijXkwmX9XOXs+tr+Wq15aebik6vC0Aawl+xq1yy+QEQtMNoQYFR5
FIyZAj1IlsoMVq/NFtnS82f+pxZNP6cpwt/m042MEAd/ZOatGlTi45FVgIBddIhMlbXHsbz7hfaE
IVwDcUXz6Er/oVZDmoYoAlywumzUbQ7b+AcsV/S7ze2vBD1+L9p+FwAiDo0FNX9uE0UAY646uhij
5gkwpN8woojETjsOPKYMWotPOeys+2Cqq4idNFKzRGLwq9ZkjoM2vbZHAW1Cg95EnWO0ZI5aamHb
c2lyhYoIUB75Z1+xRD0jfaogOg7AR2yRxmRE+2DwDL00WReD/YijHf3HgNTmYo2NgAH7VSRV5ZAz
61etD69DlfiOfS4QA8hAAQxRMhlod+rk523rSzHApr8AAhD304OZsYCuc/porbORmiNsYb92IW1h
4h3lBZo/hJ0DuK0+9xGWdFG8QRrLCYoixmxh+x+geDnjJxnWtNS2uU49jMn32Bcszwpa069Oj+uo
zMQ8AFgrB7c6El5Sc45+moVSZ2iIwmdaB2UFdLnRT2RJdzHK/b1MH6Y3n8nXfJZjCL8sgov0NOuR
oP7+IkBasrLHQyV1+USfVvSSABAz2anssKyw/UDgaHWbdopzuh/PH80BleRCkXF/Cj1YLS1Iahsg
KflaPOq8dJEC8q+5dpMXxGeNdDDidFdgRHQLqiFeke9COLlM5mxOxqoIfqEf+mSVOaSET/HYVqLU
XxGqI0uK4h8C3qZoDNMLKJ+0MlYHscAvsBV1JyJ+rTxiDIkC4jVx3JLv4P//OWNmBZ3umBk9LiAU
l6e68KBLMxgYfqLRDRBp7ozxA/PBri7DAYuRh6B66Io2KW5UcVQ0Xa7zkAhepmHB5FHhIO+UMxOn
8oer1iycFitwxs9E3yNj3OzdxuE7hwKbQ+PePg3N2yksD3ZGi/sLk1Eslaname58TmvDluJb+Gfh
Jc71wmT4ZCuibYAVOH5cPDkFMjju88y5OhFeT21YBP0MnvWwYcIWiAXyN6sD9j87AXnKhmgUZjHi
U3VZ2WFDj4SIkD8Qs0v0vtxqOa2278ppm6m0NQ7ZehugO8p8BSFNFePc9umsoiUUbduRJJvhNSYk
tCG/d/W3G8vbnvy1A0Dx1NSzZsXpnMdesT2ZtgBdDw8vjeikHR3bk5z2f7q6LN0u34hJJ1qrsvlK
esIIlkpDohtspRQvEjfTa6P9ybcmoiGWWpRBC4HuLeRjNdiaCr+dsUhpKYuo1Vor2lsop+RRh/JX
7dD2/qJp/fQZTaOaaW96VppGw2vKiKjK0j1Asty+9cbsV8rlSPfSc/rScTelyrg/1QX13NKOtpNQ
T630KHfoM+a2UdwR2WGzsfE2pBumDCMSKRAvZn4iC8CpXSntQN32EmMl3f4+B4UCFtEDeye2iXGL
iiQcI9SuQ8eEe3sAFAYw85u5PfakXA7A3JqGpUD2sf/FjYoXzMwwIbtqD81fz/mdrUoHzQvp6CY/
p9CPBBDZoC1pJ1SpTJ9QVUEssXWB0VfRxNxAamMzXzhaUZJDOvDsius6STDljod1FjmmpfjbDWIU
wJk7dJifoT2nB/DHj6nzpywn1oPQ4ETlJzAKLFKKymShfcbN1FuG1jmng/Q2Le8HVATGLrksLBaP
6GTKWk46eJC3USlJonDDZ/ghNIhv5FBZ6JFDq9r9ED8kaPptz+wj+s1or7O7CRJUv9ndwmVEZ5uJ
yuSp9fQIYKza9oWik6jYar4duj2Cbj6AdXr7BCU0C7IOnPrIcCfCSkgh10k2FIPr8llyCVk/+aLz
0jBaZyQZxCBw6tJS/q0lTGGYD5E7TxZGf07faY43p+fMLLZQe7f24BfB4z0zFMDkG7sF3vvHOqOq
6GT03q6fvGgG/ppuwbGUeG3qStu25/SqTrbDrQChCRkP318IM1y6Z+UagYQts2oh9Dy0czXfzoWp
YA2NMehv/RveEP2LDNNrjUktcwvOxZ3UWC+mCwkmUS0/8ZpJr1LLXCefZxsv7OWXHMNA7ywOHDAM
vqFu9OWYL5FS7f6pNMfEEgD3VaiTRvb/j8yTOadzDJmZC0TnJJqJX61kwx09x3zwYCFYsdsAMXzJ
wmzmYNoEm75uthdfzdWCXVjbGXD0a5AE2AgRwiv8fv8XiNikZ+Jl73eyDOlUWGojcGmFXlo6wF6a
ggD6MG9IJBXF/YEmqLbLznROmuFpWHSi7PR900vTICQp791mYp4z3EKDNd6xXVDtC+fmODzKf9+y
ualQtyMlFUB3tCaxA1M9SaI7aisANz+lBjOuPUO7MnK6f/dGWvfFVoedCBCDqxTkdGUbnIOj/+bW
6cbFdTrqe5/1xWzD8dRXEZn+KJp1eWfqJLJkuTgr2z8v4DIqfy3T8hg4LFmaAj4WG6dwZdXDfnWA
IK2AZ+FCYC0qJ/MOsA5UgfdcTQTssIbDB84bs8E0zs3vZYMr815wEArs7z/SiSitB3IROibttKGg
CfSXqpLmCOfUCQ8FK5IqTkYmbhU8WHkhlKA8Rl36nxkKjlAoUblKJdijfzPD27HW57xh01Bud6yu
Xmshzc3o4b7o1VP9ufMo4dp/Bm4cH/kcn6FXt8JVxGPg1OOs8u8uBFN7Sa2egHHWbcZuQX23Dt6F
bAHPu4jMb6JGY4tmPHTZ1Jl9N2Dzi2GWtxTkIzl8tFiKEvE29/exF5h96KJHALDM/z2MFX9sfZvW
VQprZEIdtYp+F4hmuIXXpNDvgXKyOk2gRl1K/sOkaLrUzouq+ItBSKgNVm9o3tNj5NJ3ALpFC6Je
BId1mntg+/CfbD6FwqwmvYO9LJV+raZOoBH5OXDM9RlmIepivRQ4zntNi2UcWsj7WQU/hPnm+pFh
4ooVKZixljgEfVgyYb/qC8rUmuNJfHQVr6mdBrQ5umqGZ6BbN6TQ3vVyLo8Kq5FBY4RfD0wvfZWT
rrWePCTjM+cvIZ6K7VrXliudPNcrsfQt2y+V8MQ/zyduabHyscPRiOMC3PEstX5Ou+1R57F9uCvj
Gp2x6vHL+VQXDuJLT8VUctLfpKzTXF7jeb+xjkuvOUyhcucvN+6/47sPGu03gyrNiQ5k1N4WcNNL
uhJhU9/xeBVdvtyTjXdTHIrN3UYiWzhb4p0m3wdNc8j/9kukZ3o3XcqQRXJuBQbNDI5vdniHKYEX
n2awUmbDPm7849SzNL4hyADjy3NagEUjQbEd9yKDsKfWNVo1xU+xp8sHPRS1zjgGbqnwyceIwZQX
+EG0kkClkcKVcHyTEl7kmO4B3ButXTfYZ2LliLMzgSPGFpusWo5duJz+lx8+pSa/rvmZtmylGuEK
6ooptaV15qRe96PeApUjwfFxaYE+7KP+levYbdMDX1UMSm8XJSHCH/BCUhO3sW3u86X1o7521rNF
/OriN0JKO0mRXVO+JmbGl0HwGW44W2t3SwT0zWO/2yTcV3BPbzxWKYY1WGfXX0DqSYsuAystxxkV
R3adt2NGK96LiHXnGEgjgT4nyoObjZau836JodUDmqY5gaJX24IUAq+bVkpPRv19gNFcrP8gbrkD
YSEBK0c9bkgGydoz9cHKsjnBm7XqFxmfcL5qCiR+NZsSpjHIjhgtMNn/mLflHsk+a/QVvKrdfWDg
Slg3jZctXBtn0LWBucfpmNOHlwW/QSGPGOvrZeNDQen1Z8B7jjW1JpAJ4PkmIDx7DcbWSzYB+gsy
puiqQ+1oz0ABCZj20QuRjVYaUd383jwc64djbAdBefUWGbm74QSfFRkXntqn4VTGZemofNc4I7PL
ADW/AeLP/JVk19HYUCvio2M2T8O/mHEBKHJCnOck6QS9iNiuDMSPkDUEQPuaVbGt3QqiN1ABIQ2w
XFZ0TbZUYySb8S+SzVb/0oUFOfYpey5PD0c+NuHztslE4fHuoti5a3gN6qvwXtsLxsJyRx9RDsXU
LzO9GJL/QRksHjWLjMAhMvncBcWQS4QjHpLhZExZvnWv9qE068vNFRhmJKg/WEKFxrD4atPT+cWz
C3i1DnRzmxZwDtDCAdFXQUDqI+mKIhmVFehbrU6Ycx/AFlchFhhzJEVDZ6pcy7HvvQ1zTn+z4Xxb
Dld7FxV7BkD7FzKGObKzJRuZl0CoiGkrCYGQm9DZxCC/Z/QOV5IZ9c4GkTt36qUOy08ArYor0g3b
nSuLd9CIZ0/KCziSEk6mToVA3rZmYUjgsEd+ysoCx3w2jZD0x0x0KaL38Bd5P8W+nUvz14QpqfQC
X0AvcWuVcr+XdBeGjDldKatA/icjbn6k4RaV+vr3sKatySiBHV1km8SsoOadUv4Y9adEZzju0R7a
A1OOu8lUCJ+tTZBlhoq36joxQCyhCjd7DtOt2FzWnd6ERGEP2boKbvnt2/uyP3J7RUot0pEhDG4o
CS+WTutKDtVFASlf1GZFtFbqNb5Mg7NE8llydsgaS1hwyPbtv79ZuRHlqYSHbGnowc0/4hcTVMXl
hTiwO30y/S61TiN30LFlHbBxk2G7TdsKevLQ+PlrHDjuq3c3eA4yVYJrc45+0uz26w/uvm0k86aB
Pxcwmd6Zjxk4EavK+6wqRhHiRxs73sM1SRFWHGkxGkGIChE3kKMtVWrSrzDPIbg0ue35DkPCk2q/
Njnj1C4/1jcA80ZaEVJxdE1b/z8w9il00uG2YnZpcfkgPUiIuhPacyYq6GAMwWMlEoxZo135il2n
fCE2cJ77rK0wbpZ4ZuLil9B9Xo1X2rEOiUXLPTQXTpHrD5WZQCxKsnLcdEKlxBVGPyRCl3sJ1mps
1Cb0h6ExXDHdOVkG/xDYnJ2tcq8Mp/EZYi+NL4ahYKM2FEIHESJLdLt7JOs2VV55Njs63eWk3nnL
pyz8t8lROfIMP1emAylRoFgWoAcHPiDf/89EXceBHNqJ5jwN7SpWHkL5P7qx3BxiJD1X24FRPhQF
A6IHpgO0OF+XhdmqJxKWNwFKSyiZdm2qx2qwEdwnXlkA2nSUE60BNXLyVuHorKAn8gsACwmzj9CF
8TNNoML2CGLAqQFqXFW18bDPRzHmSRJ+rVQ10hbM/VjduqGHqKHVZA2YdxivAjVgsw90I/rjL8N6
IljKC0HRaIwq3itzC1hQx6ot2rpcqhJaJxamPJOJJQl8KVqE/nblVZZzUBJxam08UZPx3mmZdMc5
m4BPBHuXKliBlfBYf7UKB5b7O6GDJgEHWvfUrkLnJbHu1m+MRNN9Exbmk7Y5yr6ZVyIqC/ZYHLL/
Avcdr7kzxgYHSPb2wswK3R5KSj/pbd7lSw08KjEQBImZeyKSYzVXLDVKWHskjoWLVgqOzpA96Xsl
y8F5yVRtRcNLAFwPfSq5TvzjDZ54Wx6qG2LtdrjGdbElXxUR4d+e4ZJbWsSDMiEAbhIAfhef9lTK
rJ6LCgTLZkh8m/TmPEyk8VJl9qP3DYOrzjqqXp+lgYjledYP3Y8ZiS9GvahNl+53g5/GsoehPJZB
zHWM74sYNC65k6Jh/3RafnjaYcscmGnNbF8i8Qr5tCoS7IJx2V1pWqOAAP6xGhJMvdhTuC7TSTia
bQ9XFTKyjbXQPtj0mbKSNOIb8yxt6wltg34k4KT2TS+L8go72JYaXY7BKNZo9eS2xF+Zb0b4Hpph
wNr52FB5/Lt+WL8LfXWW49zP2xDsREsfxZ4X01vXzgg1/1io+P7sqEbV5MtpyQZu5CKCN0MVrgS5
ZC9yM1zuT76HAa0fidzXlq0gLwzkImUlkyRu5SIaxc9bWmRljbGp/2bUYwDlBzbYPmGnhDzAPNby
AAMo3r8IogQawAdl9B4LPSOqo5PVl0/4D9eBCaf6sWdX7dJe9i0pivNYfH9esyaT4x0mNqbyta4t
gWUf2Kacavm1a21EzQF9g556N6stX2tCgPndRwq5IJdaDxv7d8nZzBbc6+dUeb2DWYUlYgehB+uX
i0BU///pJR/eSsy2GLsFtFYGQW+ALWAuiYuhuCLUhcAhFYfg8whoW2rJwKJMVDWkdAVKbhPscKjj
z6a28H/3N1dtVjf4CnggSqrc1AqO0z6xuxvaAtExhTVflMs+3VAPVsnmgW4DckOAuw9iS/X5mlh2
jdLoS1sL+GMyS290EOW7hCPDOwKZx/wK5VvpOQcC5+a7cf7Qr+FAblwxcerDjashuK5rbR1p4fGJ
vy+lDwzi4liXFwPsmrTh0QfS3V7qT/JJlp3X44AtiTMnawsvJ7ZnAr2Y07WF83SugfVQBVQm5lqt
fmo26XGELxob0uspPDxLU6ep1hxJXKO5SW/kJZQ3KSeZn50ZKbsqmDTUjIFMky6+99oRdeo+ejnY
hzVAG9VU2zh+cdHKeN0yEQ9PWTQQEv/7hJr4yZ6hqcS8jMS07/0M9gWhos+Lie9xL2Z4Mq67MAgj
5FHa6lVxChN2VKiHY7mM9mRz0xJLFgSGnTZaQkKeaXGfi8mIIf+2TpMcslPQ+qdZY8DkDM6rvR8J
dwEci5NsxkXPSdrLT9x6aeXPSqHUNK0H2gz41WqArM+fHGTiLzZGTsAsjgf5Z9s8SxXPC/9LbjBl
ShUKEc9abG6J9CDjysMxoWiJHv2iIfX98M4KLKYFgifre8AfHTgEugnRhTluZ8/6pfi6Cg5V+XDE
f0MvoFO4l1iJaZ+SDIXnevkcmP4CSSf5xlZxctuzky+q0oOLpAGhRQ2ziWhL52O1cjNob6heUpBG
MTmkj4YMZh2i3c598Azec6ArgbmwCfntZz+tJV6xrw5RxxwHbDu3VGAmbyXQViWvbAw19RNUq0p0
YikDYxj5XzQPGtKVWhjwzQgRk+gwGaYrGc9warD5e+p3ZJmw+kysfQ9IA18bkZ+z+K+m2Ia59v/W
p8sj6Ih4d9WE1P+DMR/PRIv8RgUz3dY/dWsQjy2ma7uMRFt+byo9PVmlxwAOFCPGWf5E4uOeey/p
JsvSdC98J5qYnz4MznKhK1i2gR0ytapy3x457hQClOA1UpcHCiqc48M82p7FHNfXFWZeIRz+9t3R
U2e+cozjHxOMNIoaViy6oZQsdhkAX1rGXn23qAwaWfLTHr0XaSDq0h4QWKehUAYxZYYAwk5K9BTc
U9ZSy4J+lYGJ3N0gcfD1+8XO7R7fv8gH77M0TOas3toIJZir1JBG5bbYF8PNosliQfJJ8uTt1zho
r/ACZnJpHNIsugHCfkWF4VUk8UIwYAXIo2Skg+kSIakrV7CYtXvmDc1FFN6E1Cx9N+ZbGpYqskaX
/+EHgzH6PBQUb4+/RXe9RO6s+R5Qne9yv52A0errwobdlqbLcxvYRWhtlkLqrdXUsljmaSjo8a3W
2mk8/sm7rWAB7DAcqFD8q4kcW9CTIfMQ9kYCr+ds1owC2yf0ZAu6QJQf+XU2TDT5zwYmUpdML153
KkOe1vLNlG0hiPTH8SJUwNzo88BHEW8OqrJ/fpeyZiOHvNFmA6iWMmHsTvG2K/OD758Vg7pJsXCD
Mic0WlUAvnNTlzd+PkztIYu/Np+x1srWnkRHis4jXSeXfLdPw/R8gzs9naWpTfM5HRuod22Vv2u9
ecd5kk02z8tgMT761kcAHyWBF/vnzfajeP3XKXfl+aNeaKdSvBx94L+nfBL269JTMAFEv2PN6KtL
iWhsPxoboQENSyDBefaaaQ7Uc169poufBxZF8Adj0jvoxarDa7knGjnu/vPiV0SLDCkvyuBIFsg9
6fXd0U3Bi5Edy9mopFlcKIsGZn7oxHToByVnoimf56u8AfvbCMKxR10LIvTdGaif6DGfNl7s/4b2
a3hV2RQR3P4VfnJnfhKpdlpoAh5axOtlzhHJvXjzvWp7wj+Ims9m5z/rXWYQilUunT6gWWJaKwfl
AwsuMS5vZefMTFtXroX8xczToDQLVbsuXoMleyyu28Pjioi7YpmdvjGIa/JMGHqfo0k25g0ZRZqu
xZq9hAai9VCNWDKjiIMNcGSnk6rlonZY8xco+8yWbNvDBC/XqrpyfTxk53E22hRjN5gyIXSB/AAg
8Od+MilZQ23tfj+ZFPEccjNXnhAmGiADvqe1fsQ27s+uF407K4+YnZmLrgjhVwlB3vH7VA2U4w1/
Ka+CyWzWxOJ8kIRgzlMfHRktYFowUvxYVnj1tEI0CrGmoyuE8cG1rjIsHFC3P0tN5Ceagzz5bP1M
KSnuyiMblAT86PslT1Vdfn5rtb8yyDHVKppUp2rpxdjwtijYhdOwREtuFf8l1+Z+3NorUpAFZhnZ
8Dnppa2ebVAAqRhon57xHd1zc6Vay5D6H5GkTZ+FNJCft89BnCMKgRU+XJ4msomG+0iU4RtkQgg4
6mIPeMuhHEuYHA+HCSzwTYNAe8v+GUeWO1xH6DIxRCqWA8tsc9t8JyVPCSAr8YnfpA1kznfPLXfP
qCIQqlxf1J8ycPI15i0aLJe5TRWbquuKQkwDsaX1oQLd6sPFUWAAk56mYqAm9caIS1IIDLdToPRh
+eYSWAJYGcowl7phTCzQAXAWsmab/2LdJS9bS6Nv6UkQrAiWg20DAsg0NIHm9P/pKUU1z7uq7tOr
dVzvWl2FFmztWRUonppKJ0qBKkPKLxoj6iCwGICHMAYzXcHfFNrqXwKVxbZp519gBA8vo2rjqbFK
L/aebJtkj5pOmyvw7HLOb4aE5rHwos1I8EiHloz3WIcn8ewhiSh16SgDHPhc/kBZ372GMoRB7vJd
tzr3xf7OExUgphBqWhE0jOysG/qsF0e+2+2UFeO0jXlq48tQ7ocWh5tK+ceuXRtJrOYx0k6AwAEO
2uhQZhfRBbB8akN3uAQpfMwzvnaAJ7EtO/JeaQKGHbCCu8tvfPHUwWafgMG6NBWEWt1CsFNmQD9s
8967EsJVZS0MJXyEZYBVbPe13k/msc8hLyTYLHJXynFvUS67dyr2yBCjUfh9WIXGRwAvmhUOQmfS
p9tK83xigBHb9H3sgvIjO/vZLXSdT3bkzlErNMkLL42xlOgC4KHpsk3WUYpDLaO213bgLV0FcU/h
iU/85Ye8dZXXI36XQ57vqhSsIM+yXW2Zh6xaa1ZvDPPUzbxw+nGnLEmQ4DLlhzL6/BmlKSTnuUOc
SujoHJHRqX7Keup/FT7YtGHjv4XFcY+D+iHJC3NDOvHdAhjLP8gNS68H5ClDfsgjQwVS933ws5Mp
V29kLX7PkdWQwl/sIf0Ykzwnidk8ndqU4IaUGbfqXcunogFMbkSsi1fMSY0Iy7aWyzkXrpGgpUUR
44arK90uRO8VMSozjA2SDoE5nmvSLIfqVaYgy+NjvAVnUY8PGlq72vtfDETxcYpB+I6jWGTMlRer
gxpclR4uAF1UBi/+agPo5Ws5LxOb4hqrMWn8EEql+O3pI8b0ro1JSzkU9bNU94zRrjLai9m+26T4
f35I2PWoCAea0SnlAFlP3RUahORFwUjNWiGxVK21RS1YI8/SbvVw+JjVJb0dFjxX3I+GksUES88V
2VsqNBvATo6szsTfvxcqT7jfq8Y4S3P0IsjLqTgF0tUsUqN7Vl7w/PgjRooc0XoV1Ky6qOf+g/84
EQUXrLXSb6fCQS8ob3gkLi9V2ocbGbjM7RRy2bQvJCO+kzKjcI/L5KeVNNJMQ/T+v579f17SG5lH
5ZuKsguhlQ8yrbjLkWqRMvCaxdOkFG3Jx8HKLCk5Kwi3tkf374UJbMDkjpxYIhCbfDB9LU9K+Aj0
rYQ7wE8jo8OsZzUBge7a57kEfRphl1glMyEVLTYtp8oLKIOHRCl/IBPenV3T2JpuoM8fxLarPnLL
T9Nthry+6ssMhF6mYiNH7K0/vOGale5m9Sw7doN6DPTm2TU8K56X+Zzny/mwIyb+JDuPmVME2Nc8
pTFsPQpUkHTheUPUjlVAD0sDeJKNHvZ0OEPui0drFWpeFSiL3+cm4syIwzpo+WPolqzv7fjp4Hmj
h9vkHhoGYJFCJ0giV4faQRleEDMtgj2vfYOVyPqO3aUOjzrTbniStjSlTI9DiC8Q8APANqtzt+5K
BaMxku4YKfUOvmWZ9cyExETg0DMFPOeAXEK2ld5ltwkdfwecbEDtCnXBkkUS7R4oOMP9Ezt8sSET
dRubiUnPxY/49aZRj84FxWB5vX5z0JrtJwwbmvekfZx9L1Ts2L+6IPN2UFy0eN1BFGWiUa6ngP3l
uGVxlCOYgccThzb6GE0rxJRSzP6L7rAzi+tQZ720azbDvu4PlZlBNQcnjwtFEZRIEgpzl13hYpx+
qc1O1CyObNf2E7EgB0Z4M9nTs7NKTn0aV7AsIgb+0DFTtmO3SLBLBpbvt7AKjfkyQNOjlJgLRgOl
kEpiFY+hfZzOA7Dk+W9vXKEekwmQuXv/IqChdVrto1ACHP0M0nElyuSq19Y+213K9fH6IYVGJbB4
UNHpodyYiMqwPbQEmuasE0M+HygrGQYIeUv7ZVW400dzCEKwPwY5PtT+YyJ265b4GidR5ftDKMxi
X6jOr7k/iSaQvEoR5XBa9/q30E826M/s2YtZIjQjfzbEeZ20BNQwJAlPjnE1NBydO6GTJ7Xtqz2r
FvlsCEPivYcE+hwlOQUXcb7dO/w/cKs7qEFKbuT3cBucPF0gGN1KKDbNXsNFLvtItS2cjdSnQBIZ
EFug0pFv/dDf2Wwtn8Clqbqejyfu1rSqwgl4OttxeSiO8hlnA3+udMaLfQpxrC9KE0Aqauqq/lJt
ogdyxXcKqhCEW7WQRhI5LKZBjr4qHZzv/5sKd+YTLkLqfW+U2X7xWLICWuD4Czwpcv9Cl9bSrRDM
FIEQiADcpAlZE5/KIxr8xAbMZhrjB+n1GWZ+nR89/rK924X8J0QrjwHWGpumXPh5NjzHwXX7MCsv
IMPIxXHoCu1k4jl0uWUgQXVoZvBgUjCpI2cnwaCAuPaOFGTITym9Alv6j57Ao2I0ahV8QiBNoFXA
XOub9S3uOjFqKmQ3l8Zw4ZGac/3uK1NQrdoCBThoLJZJAPO0D70DLQ6+tMvyyLMQCb+fEkodYwIC
+x7amZIkarwFvn/i10a3e+GTgoqj5LTOHSGb8weblhne+ON2qKylIFqCyimfo7e+3TW4xO+PDIjD
P+Ojp+HTxGpImObPS+q5pXJMRjWVq1GYFBbCbrSCY8O0U3bKmY5zNQVC2sRhPipcc16TxToUiJB5
eZiUOZOI4hWRmQ2vrfNIMbtVF4BevNgOFNAzQueqtYohYRlBWR5i9cmLZFoUhwUFSr/wpwTYyTwn
Yq6Uy1+m2c0A1cuazSVljbcWCYin/OXI3YR0W0PO/BKagHcmhhymIrpY/Vt3Cm5RwwDe0uwybTHE
MtcXBNWlj4WeUIdUURTRNyQBIJPghebGl7TiNDlqZPfV4BQvT+P9hFUbKgvAQwaF+gV6g82q58L7
VBMU3RUExqUhF6Gcg5D8EQ/ypLcv+LgRwxpcVssDdEoDYZl7qEZwdnNze6wrK5l3KCMx40eQkmau
8j6M0Qg2mkY0Dlk6A/KUGxKgOG+Y2hdidBBJcjUeVXkvUgvugRPcENYFX+ZBXjALMLTVCxOL8/yo
bC7V9Sn5M3t5UVP5HCKw72mJlq3M54KIiiKLx4+YCBMsTYbDXiteUqOrFiuPXrSISbet9Vnhe5vU
fhDaYHehePJV8sv+We/rxPGLDxyRH6CbYt9BEO55InvmFgdCBfGQ3uhkXtmOKw9GiquXBAFx0XoU
h5IiG+vZGfauQR//8tdHYlmvB9WYOZrXQ/S81nT6owX3HligassvofkWTZufKBcWF5ntcQeOnHme
pI11X46evBfe58KxVzkKbidtWIMl6DXw9u8fPbILMdFsCrJKcnGQJQoe58zsDwVN5oYjMc7iXTlp
4GGYriv6hSW/1H5G7oZbrmejSDwjcHNSFNkxgZLQFflcwNNNABJbAdsXBwvfyPumxqIuOQ9FRvom
CR6MJzWcqQjBrJbczFtIkzQ7LuEvcnYK2TT5iPD7oVO9thxqlmX4yRNYJb24bWxokGSoFgVY1gah
RTtq+8SmakD+idtJTbD7t4xxYT+oiNihddkipM6WA2rSSiOK/hJ+nH0df6ag5Gka89U8ZO9/DC0F
VJavxgzbG76suLCuXe6SraXY9fLScxjd3e7dn8lfj47SETb9DU3NXS5I2Vu10aj1EG93b5Db5ebk
Nx66rxwx5IvG+2VAKNa0AZtNTZpYaD9ygUPq3RhSJDEhyRn4gFwxveGdeDNMOlnkR7HctKWRmkIf
6qWqiwYSa7fQBMOPfi+hO8Opnk/32rTwXkbd8Kz8PUbcnSzESifTPiZjtmQvxOwnYXPXF+j2Ba62
e3vP9NxCB0xlddEVdWz8MCfaxhRG8ko0yovfJVXUCQhc75xxJ7aWldXSpNxXrOuZvANisowZXE5/
wN9kjDLt+ZuRWC5Y0N67kBlUOgWfI1Q0i8vqiXBRtqAX5h/YvOp3a73Q3r41GFJNpyqURuQXtgV7
LIGdGdAvQ9ddMFdhaJMUxMUkwMq0Yq12LnCXGxgFcrrTLnYFu2OKSJ7x9NsFaXlyINYeIjD2gd0G
0BWNOtUvHdiT6qhpaIBEPv1qz908PQV7D7tAabguP77Y94WXzhAq7EWcz9A0z6wEIhKvNcsGNdC8
QXxs3TXIwCmjrSgnRhQfwv+kauHKWCb3kCWjnHi/S6nap/jFlMLx57n/avCbnd7HwWTmokfk/hSr
sTJMZVqN/643zra8hI1OmVMcXkwy7a90txUwlvmzSoFTmVVcUbUP7Wi8+8MDGZ8/wZdxY4Zjr02H
MtSwGXO8oernCaoPtXapFDoV8T7YQ5QiBbQ0DayRNoE5QGNJXpOGjtVDScfk2Vox6ydZP2vLN3w3
IyzdTc0N3emaDQK86Y+hftM6ObHvth3baslC00pKNtfqSBzLQapyT3GTSwoExsmO2mMAzNUkk4Vw
EEJtu/2uvqu4K1ergO2ZrCEyLdo5vpD//uejFxr9O0RFzVWmvJCuBX2q2ciaKP+IVtF6SvoeUVdC
KSEOqsBlKykAj+JsnoXV10o9XYPfHxX+MOCxpRptvM/DByze77+eDqgxxyqhbc/9ixKnFyV/uf1t
VIg0UGSk0xzLah/IudGwyyr/7FaRpuZEyYSV4DFlukHTZfEdfLydLQw3LrPWvoZDETzsDYF/K4BV
pLNUSz3jx+xq1kxwlHnI4Tr2oBuTx+NHkk6EmytO35t3HUv0SttXFWeP4U9TGXchmQiFrFnduxLa
/WBh7cYobgc6Kdr2oa7b/JG3I2MQ+l5RPNNT98MQGJJ6r2POZ29Gs2Ffa5PQ/Rzjq4UzMtFWUpyi
kFBvi4rAiaaTA5iq7Ug3B0iIsyHecSNd3iK2nycQNdUejiCkl6pDqJUWGBNCu2nuwyuT4v75kQJs
zN8gJZgH91VeEVrpzxBQE3bqfwl5pwHQbop67xUuW1s2d5GOD1W6+Obyr2JFAbGMJhBH2cYuTFMP
VaNcI2L9lPtCvjBwTF+NbS/ZBK0SYxdI7vxnp48MGSCb12fICvPJYdTSAyT0Jad+Z1z3HXHxRVjW
fr0876eMwRGC53NrZXuqdr0RyAscieAE5EAA4nawHmrtyjTLr3almyETZyBUuwxeruDBxcbnQmax
x/VO+CuXuYZrRgEiMGEF2lw93YgszrW18OysPV6LQlNK6o3w1YQfj4yDJ1zTi7lbE4TlywytUyDK
uXtMSuov//2Ax5TB03OtXx2Okp6FoGMVhLAyv66F9vxXztPLeP+CnGZbkuQOAMGL6nLEiH9ge1fn
LMhrNIrll05Hylnay5ALxEXz4kkXVkqS3oOTuAWxgDN+/hL3geAaxsWSxMcxGlbZdvooj6TYkzOI
dCPBpjET22N7soEHPXlA1TdksUes6BRyOcdxh7OaUlvt7d1hzCOtqKZAa2SUKrVSiJSdXdblgK7S
VzY7j4BRRMKATqbySXtuYuMIaF/d49bUr5uhVEOImFO6QRkQPgqLDQUlARnB4BL8guJijntKN9D3
LJgwfeTlLD12HKnd+eoXksRpmDRpF35XIc33F5VeC6zEbrBUQBs5UOp6S2Ys4Kyed/srBYT+QlZG
HCSK4dMVN6mmIGtcHXb3MYL0AOcYvjzfZC9P9w8gfwciXBRUbtxZfL20Zd9IQ/6fg0q44CBRH/SL
EdiiZujOQZNcivtzhd4yLzUDCCN+j3h4I02SR80kuzwvMJhvvHmGmAbNNy4E8Z5bSmfZ5jtD1BV6
Wjg3NEu4wDdkmHmKk+fY6jlhhf75GdEHByMyjpsssxiV+Fiy9dFiIcCH8ZGxWIBPmWFhRguvpqZd
DdIC6zacVVCTQqkSkpbPzqTW1pDC19rMGKN4oUasGm2oWMQ19oelZlJLiouXs8NHBw8Z1ajsIb0S
9UNLigDjegrUCDBQs0TVFkNzAUF20AfiRQJo/FH5ADJRir/I9p9gs4iCVg+rkv2ndV6XECtGvWCI
hyG0YjhE8e8TbLyGyECHaf6vW/o61IckDqtcDWaBmKLNSjsUNSXTziGiRKeAn0/MRtdJy/hYuqPw
VlZ8URIDJUG6++L4sk3DExLBkJXzad4NpVg8M2lkL/opZCG6azGYmvdKpq3D69a5KWMXA7J7FVoq
y4QbPGdr2g5PEXNc9FE+1uUdcjJIx2IkucVDhrkDQU8tEYse14EKBE1D+XYkj1UkYPi5DVIKYMla
PWQGc4GJ3IgyWXHo5egeh4V0CxeaAK5kW8/ncKyvRpmPrAZZX54d1+bLMzrNvBlaiggHqT58ucqV
1H4KF2oQdo/j9A0lowpDBJT6zzUxmknrI1UUVIuqKN/TTACnwTe3syCZKo0aBTdiJ/vHfBtoK0P6
RpuW429NvawVm8TfUwFwccm8+nv4MHjbg4TP2jDMf6eUxtCIWnzFngZAilcRfzny3wx68cA/vejp
F9JLnZGR77csGMFAShtUIkTu3QQKgS8eYfLE54l2mzS3IT4IB2xeBmqriX32nuBCRtV7w7NEQt3s
Akr7RtVkTLTO8JSTfqY1GpcFMbk8+yhJZPpRUBGfj4BUzmCM+4MwPjAF4kt5ooY/62dGu3MGLcAF
GqNodxV7msNnAWEL5DXn4aU4jT5ereIYM9CyiyorBsr6zvXJJDsVo88u8h2k/hZMGkyyN2oV51Da
C86RqLZUS3a6mQ0PxnQdBRg5qIfF7kFnddxZp79p3vHXLQUdDly5YL0JXq/aoiK69oFtU9YhlqLP
lbgaderJoTpOcSpdC67cmRXJ+gsGAqyB2VT3zfwVGQHho1wmF7KAOdwLAqRdJQIgBskZAfMAj5DZ
Dy5We6dcIdWuC5bfuFSd9/fh+5ks0c0M/qOgWNfDmmfOU4LsPC+vAvIWVQTrfxM53u7iXHj7zRZj
6HnecMan7M2gInuStRlDtLyAQ5AwRlDw+99QXVmLqcvdm8WNDeST8+N3dr0+YULI8exMwS24xITb
NNAkuIUJwx0w6CchieQxpc9gX4nm1hh99EX1NNrm33IjJU7QwVknyJRo7y2hUhRGUDJ7BPfrgQKE
JFblVujUH6WBsj7/amgg3Pf3Et1qzpyAgiwHESKkyWgaW6OuU2fbSReQKE+GifOd+5Y3pttMuIHb
6YjFy2N7HDfpL9Jf8avCeqE+VxfCh3vyZho5+5jGuSflzs+otB/eyEzZAMwRyighdTe8tbNpS+AY
FNwRAxKaFpjXzz/aq9TiWzoWi4K+4uP1E+g50631nW7oNCEhfpDX4KTQGek2BrfKQ/z3lrxxYISD
z6NK7zMtPP3+ndixjYQvgyUXG5jueCPiP7S6ZSckISXJ2EQ8a89H69Y8i1qaavN0qe1ko2a/0591
XOLSaCxddNOJXXVfayRrOSYQ/ROp/oesCJojlmL7l7Q+KG2z+4D+EIjQZcnyKeh0h6c+VOT3m+E+
7z1yP1nosN8QOT8tuD6F/gaNIxRzSLDHYiAFVtgmgD4XZETY17pexgt/Zo8tvchOfp4LMNN2FDkl
5S5vrMLFzy/+y5RwdekzhUO375DJOTcgegnvgf90bBjAN9aoKXuRLlOaCIkzKxzZPvI424LPOp21
eWgyTc0frF+2vrxdu8k0yrk3xjACfH1HHE97yEnUOMmmKTZmMkaW75mxflDjBKMzhUb3c3Vtah02
nam+S8rCDwaEA8uWSY2uaNCfF9E2BjbogYj2SVdT0pAkmGNgq+hYjzW6ld1ctNd7rd2pjlNgIdIX
TUF11qjPj4LJeF8TSEp+zijxBzTu4jVp3WkQ5wx03+XrAufQpPXU4+dBk+Rv3AOxOULbzqsbB8H/
f7U3+mIst4n2zMFG1071Il0dFvwnjoIk/LeVNUQQnYjhs2MoiOXwE08SXM1gFiRC6eNxMYXfVssJ
soAG62HrPrKgFS2wEiUZFDwsOv/cO4U+RWSd3cXo7AMqMBVkg2O31owx/6LvIMzLSVaeHhImnXc9
GCE98ujARpPD2nUIgKuddA79DVC0fpy/rxf+QC5cNvjj8uxtRAQylEAeD/m9bst4lGQ24ZU0D0om
6pmSjkReifV8a7Cnj1nDVPLb0G73usHpPpHBrXADEflr/s0NhYxwpPgupZstwsssSAO9yLXZ5Q+G
pJ8+qnZNMuRBzG+X+TAdK5nG1SWitaK3KM3a4tcZ4E3vHy91T+z910bX2lDtUWojotdPy+i7o9ZF
WyDY341iRNrlqkZsyY6K3E3oa5XtwDfUuDcOPkBNFjR+K/ycRjr9Bmx6jd74fjysFA5FQ1SaaB5X
Kp26zxppUjAnYMj1DpGD/W0Be59V0h7l0M2bhAkO7Mv237qgZnQFVRJ65jFRxjK9pwdL9YlAQ/RG
+v1yOjeAZNoDBk7X5ne1Dz4nu95R6I5/nVR4Sy/EolVH3DI41ajZBrSNeSN7mWJgdHI1/W5Nbm0H
FOjri6huYS375mdQSLs1eRY0Z0tvlOCsdgO41RTXkRo+gxHRjX/ZGZy2zjRiJkGB44wIOYkiqwp7
WhvBUMuBaNiR0l8aB/DAJQxJEdiGwvg/kTq6e6kSuCxCFhYivQS4K8nhIeQ78aomhUy9KSwRLR5i
WaPEeQoYli4zt63rxI4soSgJs9UtueqWxjfxV820y+hKLNZPcVUUSeeWTMdqhJX7K/pRP8+w9+TN
ufgEcf/R/5eDrwbYGQTKiH+bqmgM9q9Us0fTFxyBtQYjw4aQY/Ao0LoWKl/YvBu20FNXcryaiNdm
3OL5AEy+pPBeZtJ84OOqIeR5uz/ePI01DkGIlaz1lBQJkU6ZZQ5eujTdz1BP/pdY6pR5C87JTyTG
2KBLw4vcpfkaljAH88FI5UvOd9t5txocjVII2dHMwNP+2XK+YArHJ6BzviKrnnHxE+ynrPfQtZzC
UYxp9IoYkCEW2yJkQkTsnFk8q78cDDH7RmdoUujBze/Eqt0ZNF/HOYDQYgk2x9axX1NfqIpUwNGG
OCLsw9hTXj++NVnpZckqmhxthsraoJDuMbNRq9EeRYE2+nVqWNWHgYk06tMrEvRx9v3YgExjlkaE
NY56wKN1XZUzf4grXZMIzK1CRMo17PlkWLMx2bP21V/1Eot9yxsXRSJf/IDNtdgQvqjAJ8sL76FX
HLV6xXzmCWi4ODEYNE8ugMlkK2QLPhqn64QVdw4G4MPmwvcvD3jW0EKOw545xYVw+/iOdPv57Yq4
kHGoiGlgnMJf/96XeQ7glyJIZ4vbM9ygeLUQLCuUcmWTKNXiShl4XNGmz59gAApMmZjDxpypbIzH
m4hUTngsBW/dxUP0078kxwIlmR7EB2WfXuWfVH1zLaXjSRYDMxuPjJuc3x2Dl/fdVUsbrpJHTlyI
vYfOlT7Ud11bR7FxgUf8cO9OlZeVA3PlPBRoy0xf++0qqjLwOk2LSoLpz1pGgTTbSFnVFIGD8vBM
wyzT5ZosmXe1cm6vB9lL+GlXzsIZjH6ZGKnsjEwndJ32hbraq2SHI7IzMA7t2eNsgyWk5zy49Jsn
ss+gQQcQAUWaKd2DtW490UGiH8Psyii//rLTZGe68Kk18MKmjeafTZ79n0+ZLkr4RH8yrcfnG+r0
3c+DDyKQRWtzUzh3FKvePAhuV0dLx+lOD8EZEdywfokGuPnK2qpriQRxlYGpNkHxtwllUz7LMhee
H8U6t+v7vAKbzxpAK/Oj8j8qmhpybNOAkhWCiMCTWpL5ccBrrmCrVJiIbDT6v2tYuvSwOU24sRet
XN/GX77kynla+wSNzK7BgBpWHBsZlHHo9aDPHcmGkg7SoNyLvg6UINC+VBZ26NECk5oMXdtJP8DT
X5Xzj8JkNqTTlNONZg1fOTdJL2eG87spJkflFvHcGr44hTiPZSwjWLIy7sGbzYfdSiNPCMrbVpDJ
gOjrxewzYNQ2zEuDq1cMTxHhqW4L5KmS0JaJkdUBLNAKJ0seGWfW5kJZGEEu8KSuTevddV90h+OV
lwf5LPwvQnn38ZHCqjwsCSVtOtc1I4jKdb7v6/932QR+e/3fZAtqwlH7AQUlpRvcQq3kPM5R0J5H
7q3I+nEOngJxb+VkKNciFK2ZsWl1NHJx1R/oWDkanet0OBPMlUnmbCqJqUO8lxCibHFfcuW6o6D1
IYpyP6SNVAO95pzuoVxbAJIDzuWsvTuXSKEtGqDb/h+Yff7bBWsH/1tSZ3lRlKTjqP3Lj4kM6XgO
qxHJu02f5//uNXdKt06HTp+W5I3sP7P2o9DECihyPlW5c4ILD2lVlAZRx3JZ0C6dhY5fy3paA+wG
mIuo16a0sWpVAqOxAsZe+4RBJkyCEHMgzJuNZh5w4Hjf3kz6P3z6ajt1+K3eoCMiekvFS+ufvlMJ
fJ5kI9qrNQ9qJaphgLRmXCfyfkSxyaINGrw4d29UqGEoaM4BASYyN/jK8i5n2bddq/MDvQ7En+J8
16g8f4e8HI35GDC6GXwKYt6GWUDAw1deobxgBlh6zpwavgs2/M/6wXjwFHzHNbtJEQEQSuI0D5HP
+CUb1bsX05KYPzPQFCl8WO9MyC+4se1WMP7tQsa3BfnMYIoIfFu2IR7wDN8W1k2QXZACco+6Tlb/
3KSXoByte7mTeXzNRBmDuGqqkZAkX26alwwp27w5LN/Iv9eEWLeFzMmTYleRvClHCvMOqWFzmW4z
dcK54Kg7L0/DnGYkBaW7q85PGMF52qTE1oqiphk6XPXO7vol5fwwmYtLAAjlBnUJlrKTYhy4PR+T
L+JkrkDAniyz7seyBgPVWtWZgHTyh4vxs/yzY9fBhxRxcErCR/oi8dmRIKMWZeQAf5w7o1jyHIZb
z6q9RixkYIID2ZHf3nBQhsESfQg41lcN3uYtEBCwl4dLnyyHcFyMDRWVOuFe3o3gHiUSkeEuLe6j
2tbno5GkxEWZMgnak5Q+wsTBma/KMr9nr2kyw+VDT6xs1vIJi90EuZnoWe3EQvqGYKvWXTIHYt+L
2NWb2bQMzAggCWe0Gxn4ZXne/7TftsLu13QFjHzk0D+nEKN5STXnbsJTcoQpyzpyOK0ZfutiZt7M
hHCogNLFZnE5KrQS+qmUhOhDBxvIhqohM4KF3Y7iS7sn4mUkj19JgJhQcNuY3KSGOAbMheRZ1NTT
11+U9ribCUTdzluiR8xAvgKRcBrziBsDP50bngWP/wGeKrhWWQ++rC3BOBE5QJDkCZVV/KYQpBqF
zxxPDISJRWGgX1vL42Us/HwOaOqRhHnIoKZiMKfV4/ADWssQorxASm99e0T61FdLW7NRtCKFEX77
WdHS4F2Q2WFjrCxEqeiivh6Aih8zWfBvP0afR47x188+MNUR4cWZIpdcRy/gFG4P01AEfpX8ljBp
jJ0xrKv90lSxkGYRbipU9T5P/a69oFb0sGumucROA7z/h6yZa/unObLDWTzOA+fp8w6xPaUMRRmf
Zm9iEj0eYr8MymRIl+Kk/wrCa9IJHLoTK0Kppj5ksQfYE9aHA+mKDitzjVU9+qV3fp9gl3+qwZxG
UW3x/6RaJyMed49/Ykn1iF7UM19D4wYPNMij7m4fpdi9x7xuptFegCgKlanilw8ppsPtlVfiUUXb
Y6RS8fLqcFA/Ha/HSJvc0g20R4faV/JVVJA8TclBCBQBoOjdDHa/29YQkt4x0CvYqwe+nXa4jPuK
TRzMXKearjsfs8WiuhbBwIgQ9OyBzerMV7B4UK+eyYO5prHu/DTcGrTS8XH0D83vduc/0HN5qFpe
mv+8m+1vb2p/kFmacJ3RGnYoxy1/JMJ1rV7WE8+1/nA7BcIWtmXka5g8HNp1XnV0rKDHkziYgyQh
bOkLWWOViZoNegBoZbz4JsiNf7HRMLR7UUFRoRjq2t1PrkCbXo91MWGVheG3DRjpAH/wIBg8JiLM
6cG3u/3NqHMHnaPznI17T5Q7CstiKKrsRzzo62OcK84pRtqooRj8bI09Nmbu3scsdsNu8b9VwCSE
5Ws72Qt3Qo7GAyvrtM3OfHQFYT/cG3j6Ci14lWzoROAhnoDCjdIWRpnofXoCg+FL1GxJ9r+kydpL
eIILX3WbECMOVLC9bxsotDETCUXNjkvmfCiMWNHG3L5HL5fmAt3bjoUFul+Axh8bxM7uuqZM5FYs
22oxT20x+uzAqMS3ssm+s3DL8tpb7a4Q+HsUA0RDFBuP9sqenYUpX9GXcE6aDO75lhEY4wzhMtaW
SkzZKdd76W7R2Fzph2CG00S7NQgU7TpQoMr1S0Y9EZnr6Jf8DinXMog2HWoIkcOyzLZvzOg8/ni9
ZoD7/NgBKGj/TPWFnZPj/87qefRBleIYoZa5Auo2oi+KHz3xCIKz5oQaTncEjYL4HLA+1UKjbyFg
GbwwiTXsyDOsv/pwNxbETA3aw2jwDCFt0dro/N5F6H/3mKGPa5XVXuWd1gjYXSfJzyz8JA1erQ1l
uqSl5LsWDevidoEPiK00rYhyIpi2vUSz1I8rE6TZ1g19+QPDQcPyIUmdfWonW/KQ45r3X55NKxfG
dX0HsGxL5DifnoDMKeL8zbSgzaM0NHZ4ckVBQK/B7ZxVxRzaZIQQKtWm5Uq3slRD4TIBoJMMUysJ
hMjyVDYftHb4gog0FagMNk1nUhsg8bUZnQ6+IR/v6RMmYfgmtCQ75ErbxZ9hVsRDf8vCccyq5spi
gTUNn2a9SLwPZGxLhFtnU4nFfZDjHjBfqbw8cC6YvMDXG/H7S/NuAIka0eBjK3NxNgK8G/15l+2i
ltG8IDl5sgjGHoS2HLqgBIBpxpc8DB9qqydu0R66d07P/VrFwGXJXoszowNssSzU8BBMgTYfWmFU
6Zerz+meRKAOwPYArwUhcyCG4eo7j1c+TXePctjEyaoTTVnWBIymQZO/7+rVgxsMxhKqOIG5iNAw
BkoKPHBLKaQVcyNkV2FfRSbSnbblQ6HUA2xK3VQVgaxZqkabIZSxpI1C5yvbmyG8nXmrxN8zGQ9e
zLaarbDN1uhFVZs4I9WD0p1xACecKNzM/wMrMHpi9nCDcm6xS2J+Ns6ixz3IbvlEfqpMW5EoOhuw
dj01tBueEq2SXPgLf6dmxuf2RluEzI3a6s5OzChxZY2MK/TNvqxbblqMJr99FVsUzAeApnma9q5D
sH754Ss3L8OJD/pfGvEQ9qD8Wga1/WbiP+IgElX2CEIQQ8rl4oE7RS7KLM5whLWE1hfTdfOL3Bqo
VjAnAICC+G/ZNQ0wRexEVGB9111UJBeodK9u9g4V9NpB57Fk0CTbfXO8k/Rmq/YEnUYQhs/qijN+
7pkoYP8nsH5ImAXExhXd2NMdJ5FMSBYEkI3eqtXh3nde4/+ukKCtPMAtjJbR+41ku1IaAE1Ajbv4
xqlZC5CFmPKT0URs5XOTSKGUgIGGTF+WcQ0R+rHINmxgPZLh/FGps4wDxubTFOyz+sAl6vo4H91B
Gtx/qLf5/5XjhXzgtBNvJrBnvrEsIY+wTB/9PW0VV2qUY6p4so4GIDbVFM6kaEUDX7q9eoEcKAuv
k5OzN1HarmlyOXnFRVsYQCJFEwLwxAl3G6Mug9H0Q3gTAl3dLSvNcpI0yPKO+ukWArfXnP2p7faP
6wtD0k/AFtLyG5vy7m0a5RE0EZpVU4pyKJgwUaaDYJKqVSYNMWU8IqtVnRN4UcQvrljt02CBzX53
9Tg1nMX2ziLYnBuISg4OERnUlRPR0z/oAOf2uaybZq3o/M5SloZmf5C6cQh7Al78OZdgMzdDWziz
Ny0qgtkQBI7HlV66PcdmF2vKuxYwN0ZI6/u9bM/lUx60aYivLudG78qF5ejTBBfzSXAu4vqoO+Il
B/Oi1ZCF/xOzG6/KY0wM2ekLtRGFayRqiWtBxcK8W5Lk6JgGAcPokjVILlntMpEY18Z68TrWM5WN
OpNCvaZTA8l1Iwz3OyO15BUEil/xqM3R/GrHULPL4go6XelgL0lfEbVilZFKQZ/IyXv6DoeAQCah
bEL0Cy0JD3/V0GcbMVeXk+YgffjtU8jqN5Aa6ok6EUd0wZtPNrAC/39QHU+n44NoUGqnQbl5DBMk
rbEDteraDZfPxdULKCuyhaj5c1tzqc6W4LPhCqNIMLgJg+IOEUqvieWaTpN0YVoU0fPciEDj40wO
mGFCy1goG2Sb2tHHGbu0LltSmUBSLCGIodIOEbpDjTZn0RZO8bSWisFzENTqB8xz2pmgx78kOxpL
aH9sifgyrh5OmluAWnww8UhQp4E+0ZlZXyXz2KpX+Ft/bw68SoTTJoePyUAiIZ+VSB8LNUp9ooPY
UU/S8xr34vgSWiIrZhyMkJgnP/hE7ZYQGgk6Q05LUTGUz/Hg1XV0HzWhAVo+602nEnUpHpvVIFse
iKPQH79ZbTHKvvXOnRLVUzKrtcWW5Vntsa2ljrnbhJB9x5zndZM1k0ch/eNGObngcZwdYatYcqJ7
nVYx7lJzUVaPeijaNTCvZlbyPbgfrBmw5ixdGjttiEEWm7U31d9I+5OKX8fE9iMFxJNFP4OBaCJ5
8xF/yzGuNbyAX0Fx47OKRTWC5zdz7yIsAKYjJ9L5UOwmcd3NJI15z0R5u3Kc+RPXcjUSrPhcB7Mv
VVfzFN/bBHgxj69VutUeTXssNaUVG21E4JGthKXEm3NUuO3Of2VuSHd+7lEMgL9ZxLm93twY6c5X
8V0HLtShW1jMk5DhKcybQ7CkCi4OWwcjrcQPE7tXVuKj/2xLs5YLglAKobNSq0WdV/cTwtiCY8dy
0EQCwpW3mcJe7GfV6KvUl54rKZuDKFEpQuR+/QdrrNpRxknPGBX3dz6Oak4wMY0yDyek6+H0+IL/
ASKYTkedzDpOxIhvtzGxnpGHuJDgqo+0FxSNq0OaRZ79YbUfTYqQRkUnfzHvNyfkdb0A8beeHJyh
1RzX8GyZCJ76UzZJ/qUFUsGr8oP1CcNGUxOCf6M+azF3M2wrRAzM33h0qq/ARxQB+G0fmE9oh9I8
WN8hAu/NBQStthupz01V7y7PeGP8T75BMoSSV7n/cp51TpL6izBd4jJq/jOKbCtHyxjdQAhMHl34
02Y2FlWdTGSUzu4ZjzCSDvHW/IAeRGtBYMmHVZFgKqu6kKjLP5F/jH87RK4efKHKXt92+fO8WRGC
WpiaPoegL7vdDA7Lf+kxGjxn3Euc2SA5uVUMkXhTZ0NKVFoiInYJoiQr1lh8GuW8EV174lZAXcb9
tIg1Gw6qi96KCTi/fYpzQSe/xlrZwwjvt9wMfh4dQNM7E4qupo7S9wjljUmj87uwcTSdD84yQv6W
+bAjp1g0bgfovadErvDlQJ27szioZJ5nVWbVUuDsRoqS9uPK0PjHYiTM6GYHVt2eJ6wM8ugp3hZx
L2sZHClidliyV1z2HfluIHlShL8JFhce+tegpuJDWFkuaLmqgGX0Q0NngaARNu8/OriPQ7A9VMk8
YoWmU+HziNbMU4Eq72Qd67izcDGRX5wSwqHXsyYfBYdtaEp+NgG422PLoGSNeATBa0ZF9cvqL6sR
E0cibhcxgNIuyTGgc0EKkRjJoupue3tTlXJAOIWWYSLuHwq6Uph0kDTmP+bWEi/SBtWS6fpMVGwo
kAygK+0xBeKaH3Q9ndVgr4h04bdkqElaMypFzYern/eCGdADSo6O6sGFc5bS5lLlQazEQ2Bnlw6N
GJXr98Q3YOhi/2x0NgsoRaEqmQ7BGWrL4xunqaPVxDoPQWFpxNltKyor8DMaPSSfj0dA/751MEs8
WgWjjUxhwPEvmbe4ZG+TpUlMO77nsxmwShaAPIbr7xT/EpdAg/k+nGlxTxhd8UMkjXwR8nbSNF0z
wCrf6XFzQ30+oOyp8cANZPFPw6bUP9i5Qh1H+B8Aif9U1CWr+oYRWilA5tter2cvaiced4pzXBOr
2Cw6rcxub9uihl7g06NtuxQozmGUKKpaIWeuYlWybSYbvBhW2G/zOgo6IGf3GWxTMLkN1eOjTNmQ
YUMOtntDYwVn4iLabl0e+aCpc0TjkPJxCQaJIChdTvCicB6PWi3z4qzAa1ItbTnDZpM4hvsEWz/M
4ZTlSc1ZucxXNEiUjGFe0cmIFkGcALPGcMH/nwIB7ccRHpQV9NiR8Ga2AkbCcO0rspN4E4TzkQLA
OtijlpBvuwC6hzPgzyj29eMDKIn3qoIv0Ee9nMlKbRGz/5F0hkdBVXsCKdGwIl8CZaQYwp49wJ4l
F170+ZDMFuq+/+4hVuJnjZJJfy+Bp/s6lkSHVVjoz0z/zim4pORnzEUjnZ2jZaH9f9XP2gvGLaRr
18Rp/6Vy72rynkccAYwsQohQC/u2MR/VdhT8fM5YVL+54RNtUB2h5NKnh4AVqP1UTxOdrGVkXOTy
tl7ZU7ENVV/XDg2NH6qfjIv6fKXi1GlJb2yk21TidPCfzG8PpQIFoJy9r/7LNq+kBxuzMeo01y+3
kjJJZuzwUuUXxrs9N09QjGOnW/keyZTDycQxhabu5fEpOsqqyrlajftRKz5yGlnwKHBC4dCehub5
OC8+gGxVjWfO+cggQ8NPduVGULDhjwz4lI07Du6xkLb3LBSFhZYBYIEKDWipy0sXq/qKfdurNkhx
iJzfRFKdNduLXSYRXhXrDH8mWVOEtfQ+eLuDCnN7Sizq8ZzWO2/Iey5eSwdS0BWOfiYcvPl5G1gF
ipdntwS4BAflWWCUC67VOVdmPxQ6wNASwi/2VQiOA9SIFWjrYuG9k+3PrEvim73cIu1q1BiEaxAU
o0lwB1x/kUuJLWTj0UlLvx1oE5lYTa/NpCoJ0qvYM26FkIFQ6+wQKtdx5ZR6LBmi4lZ0K9YQ/MSm
UOgf+qU/l+L/odWA785/VUykyq6azmxAuAiBQ+A/OGEVRTpEYn+KKyizaaa10ORclZVWUebAqLPy
+h/fW2TqH9FLQgXCbW4OWcz8wHwXXijpHB8DFFSnpIxpM4kSMQBeMnLf9j1TMof0KQQaU35kmF+b
pjpu/Rq03awr/EcwbfsZhP69+iSb2j+Xbi0U1RTBTX775qSmuRF4y3P3zQ038vLfodqh2salmBa2
b4QrpopwUta43D1SEjuvODyHxsXDmDhHnUMF4Jc/Pzqj8r5QNOSL7G4sZFlviAlVUuAxPLB3Hbao
4TM05tEZ/5FQRXr+c93TYAvtZHLS2aQl3cFSUBV0KogQnfjMqn774Syhlzo7tEhxvbprBR7CdI0b
pxqv+AaoeKxe5YrRt+1WDjwaHI17+3KTsLAz+3oxq3cVNVvTqUQg8OlNBqJC/m9qRENF4KYfhksK
SMJsZQ+EMZtMqay+sX1jc001H/sd2jpVPwMpt958SmjxmSByO6vFzUqYw3aE9WuKBMcagdkzLa6x
EU8RwjR5/aesxzkWEUu5oqnPeRv2HDKGlMyNZu86b2KPgRDZEuwqVIhB7POI1UEVuVCtW3UTWLbc
ZIryZ8KPCgUPrBVu750WFPvlFbdIGQj/ZsPUtG36zNNjYC6rYsJUj+i+lP9V+QaG3z7qEE4aJ+9C
R4XVpICveA+OCEoJaTptKnihR7D+IrQGVyw4pH4Ow2b/cK3Yk9zAcBM74rCLAfGA8Iq9zVYHk6x4
VGYBtEr1VQopZ+LBRSZc+XGWP7geOyYuCbodz9QwG7jJuPPmb6xTAOp94+CT9aCMnQguI2NbmQKS
A6EWeC5kn20jHF3SGHZP+S5Q+LnT+Zrz22pVrLj1qG/Zd9Tyg+Oph2tkM/8TtTRWl9VuTKLzCzPU
ELX6SMisg1YScm29q6uPYy3jLHJGC6v9P9GAadpQhwSrZkwSCxOLtRdWi68/dbmSzG1zyzLuBvvW
CW3Z12VHG5SBjR7Ui4yAcn8WAI4PoQTyQFDm7U8aLCBaFoBt8T4isgeiL5O5nxNPvdgJtSIAxZeD
FehMtGHIiGLYMQllyF73R/0N54XDKReYtlkIzxRHTAAYjEVydYkFM1pTEFiAxCkviGaSyVvoqaoF
5VQ8eNpMN4QWE9UFk/dII5KR3t+h7gl7AWOOO1PdhcoOP7idbac2+4kb7tiQLQ8YLcAcAI7d+Lk4
MbiM16Cr5Z2Nr69cBJeHUEqFc3yiV0f4ZNWdDZ7XB49ZbvkvaFuGv8xYf0ULFpkDyM2kq+Jo8UpN
c2yFWCF2qTf6ZwCtUOZOfShkUdz/MuUGPoOEiaiQLCNmhIb2Z2olokfsz+m3u8Ha/FKhjSt3mDjO
3Toi1TVbbMjPk+NxKTC10daUkJ4E+XwU9DDvu4/OPzuEjYQiHX5hTAHeqpAMy1N30SK4uKiJMBrr
nISUO6UX92e1Xbt4fTVl3jv2hHdC+te6UBn1UwMqBwbTW8VjO5AGnNr/tknbHR/eo+glddO413C4
2wFz6kGazn9JT3HlMrTsRYnxk6+nZ5gXSGAtT5U/OUhT6LkxFiExxTdbvMsN49LqFfHkvroNk2vV
l3DAfRwNtRTC9e2AD3nNQo+RHWhKlRyx1wZLi+grQtGBxbuCNrMGieQktQEABif1NqofRgg1Bzt4
dCF4N1CESGeZ+xMoWtLxEioRsLXtUnqwqk6F2XxVHPXjWNL65P/SPgyJcdZ1jAK4YQ/qvU0KMzkU
HKeBlv0jiC5LnRQCI8I/Wv0Zt5TCT13P76OH7ya6hbl5QUd9ktvSlYA2sno+6peY0bi3BxeSa12L
3Z2H8mxitBo1LVyI53BLoJaZWlLhGbvV5kyINCQgNxbN7ZyAtM8OegdnUh6T4xz0oSW/hYqqQipU
6dPB5BxjCHvAzosrNq9idmfZyQWYHOcmQAX7FG7AmyhVeqh+dLx03PgVoqxMtKiZ6A1O/n+MlWJJ
o8qnBVGGJRLlymCPlO0mYmD6haKE9WhuGxvebBGOsxjNJBd2hTs+7WAZ58J0fPWHpPqIIwugP1xc
w6XFuUZOT5Dbn8cO+56xh1Wk5tB4IgHaFQjUOxdfOvMMRmgs1zW757yi2iXVsobxW/DglYDLv4w+
C9Oh+AZLW85v6vAwQw18ASQN2fQ7CID94Cf/QaaKMvbmfvuRZRlcW/PhoabxVggbdrTkB3sPEQ7r
TYtQ8s7dqPcMtNjAxpXxzXcsLpeVhfoc5ouMILeIZ7/vA/hSfndgw1iRhNltSL01rZ2JiVijltBt
O3hFTY60U30fALAPPlLMpgSrbvOVjoYO6UEVRFk6oSmNy5T1sBAphH0+gwHAdM434DRJ5KnTDt3x
C+rOk368C7PFZjjAK3o7ER6RyijniJp8KXsWCsTmZ4gjiN64uVw1MBQpfmzQmVi65aGUBgzbtqFV
23N6X9CVlUu1PjoWq+mFJOQTkA/uzTpaZir/SXxTIz4bF/LFvRgNsYXwZEo52WVyyzhB8uKvlNNf
qRdS1As6uzBn/5e/pxZeLvG1xQk5OXo6RvCOBnpyx9NUdseLr4Hfv429daufh0g+5EGNU5fiLEXI
9/GffsLW/fjFxLuAujI6jL7RmxBxJX/JMdb+bJ7hywoeSdL0K/O0SKksqxtThz5d/W6MCkhfx1fC
XMrvzaZ/3his3VpClWdBgBB5SapM1/+4fEF4hFXChlT1mxFsQViSKjVR8h4EE+a5iTnBDlp7HHNh
2AKNsMxi3xkhVKjwAJihuWm7xsBByBAAuxuK9nQIS3p3QEQFycAGe35opvAsDV+0TsQSoC9GsB0F
kyfWgI31yEJKinifREJBT29Rv1uX+cRi9coiFazxFd4oEUdQhdKWKyM4qhdgBEQaAClzlbjz7Ala
zptGUqvEWKv9tVjnZxVT0NKmbqL5KIiHJ75L3NPvqE44f9FkdMhHXcEjCQAadPNo/vbyZhRQM1Ok
K4TcfB1IEXEVSX5VNhR4LPMqCOS4BiTBR5Wx7pd0nzvzF2q9/dZXsvZWk4d+CeHlA4v+3G8dcQw4
KJu9WdlJZKMhiQ6O8cZPWZ9cz6g3A1w1SI/Gs7gkFt1t9+LCBRoBC4GvnUx3srfJ7AH8+V/NFcoc
fKfKKUJwvDi7yq0o9GVWfZCE+YBrpZw3i9Og06c5bnCquaRGHZykiDIMecfkWOY5k5SKn9vl4Sil
sNQRglZddUTywdo36DAq0sg+7wj2sHynCjwa/da6kW/+2hDGEC+vh9lqEFdleSYxKxFe0FXgkT5l
ouvxpC1MijrM09KKOpB5nML6IDjjiKogO/QtDIhGN4Nb7cpmvl5L3GIEfqDB0eGPNbc2KmCp42ki
0O3dywTiEsNn07WDiu3a05XCP6f3KLegUUO4+y0fiEyWL4eIdKlji6EjmcQ8DbRYW/6Fz3QEP29T
/PPeYzhEWY8sqVLgeHBGWs6PnuQ29nSFYqrK76QjDm6vJAFO3DVH3gt94pIrng/F8bZweDvLlMzS
j4Q3UWyRgAEOGxuZ0pO3rwFagpqPxs6jGfT5NCaoaI+8ASR1q3LTFR+mVSrBfZ+MrJNZMwIMzgHz
GWOvkVND0zlnRDrZriOmpF6OFskS87p07L70nwVp2hS8h6RQzvPehMb+0ZP3oCrDFy/0x/xvddkU
LU0CkNj762Uba8sJ7RFq6cVq+w0X5vFuK2XI3FKfAZBggrgQQDLpVoPffvoA0zTfB6oYmChyV4Ad
A9V3cKa40loto83mr9RuxuSoQ2IBeBZ6DKIwh3xVXXK4q29ia+y4OkwMHamEZJ2QAxkded3icu2U
FiBttxqYGvSui+BJ9v7q88kniawxNuSwPqk9uN/vU6nK5xgyiflzRmN0gzyRFHdv2pM5uNgQz+nt
M+iaGgioJnu8tGSiBHMXLR1qbW8pfcTCdVWeH/Z91+aPuxIlfbxTjYK9wsm/5Eu2S0QivLNjCbAu
4ST9V7Y6hRvSzr+ybByxOsTz3MUuROdbMKQFVxHL6wQiiT7LSNEiHKwxdjZwOB+2EGOVmIAD4CbF
ITJg69Dcw41aWOOmW1UD2OEHxsTzQ/aUg6GsdtS/JYBPEjuJA8gCirVnjeGgbEYbZyFBTyYqTfFw
rVdJMto8RZ/j7rvEXFF05DirVGB7OT75jG689iuAKFodYgaUVPa1/IbuAX3d+cIYm2QsW8RkITgs
fe0FAGM/v/U/DiOcqu7ZYP7a6p3OemETjCmCI8LbJKNe416EerPu0PfhY8fi47YL573boB1Wopvl
9K5zB1pxB10m08XbqetfO/JOnlwPjIv4jscr/parRmM9+nXbQpg75/D8Ouxy3wxuibD5IR4FIyk0
Aj2BhB+ElbjQOafeFWNsuWV62sXZj6TNIHL6u6hL8QVG+BwJhSUshmAwRNl84hMCvw42H3tBJUQk
Zw1CxI6D4M2dZiZ0RrrF5X31RFiCNKEia+K2XQu2RfUg7uVbvuG4HcvThZEkhN84GYJjHAxypwB6
PVX32P9MP5tcx6csSm9V0HGhJkgfPob0exathH3Ay/TWuqbyObqFYZM1VEHciijAtFHtL6unLMcN
KjaadPGECwsBzZGQfr+vSaOAB4pUqOs2e8vY1hllXxqZctvW4/4PqDd6x0vLhuIfsNkrHqyQT6Er
HPB3dZuXXawC/O1WNcz0+JqXNih5Tb+Jv2iKw5p+V7Xz7El5qDy1vrFozsb5GwtWNxIbJRZOhqAf
9hNNUQgjrIb9VbcanwWGxMrd0Wiq1Utv//mp+B/qdAU1uEfshwAX/eTxH6y5pRoCejBsFqi8+hWX
qGyJGYVaBx5fwJqBsTFUiBG8vV3eNNIeIqfkeokS27D43ifKgGKRblWGBBYg7xUbl1Ubnd9d/0wt
mFm1hjjo+EX+eGlcir5GaOLTTnfDEzGlQCNTU3MT+my/W1eeQXazoOcSaLt2KNdyhOncywamzkrI
XnPMWgZWOwnaBYBNjrtRhzb0n1WLMvPMafJ3/8jzjMJwu+bdsNyIWHlHiGQqH+Dkm0lk2pOBrh2/
SVCNMXVa/g7Anh1wF1+nx38fqPB73kbQJmgGJPH4DRPhrPBDcto3PpzMRuBxa5hK8LBXZhu8AnG3
YTZrW+BKWubNm0Lj2tZX0tbU9kyBgUh0fnI4ZqfqMNToe0SRluM/ZzbsU5y9PqE1SaeXhy15COP/
/jM+ICv++5kNsZTUdwilUvS3fqGuteXKC8jBy6VVFd13OxLu3TS51H3xLvjk++G5xGSaLujM/CQa
XfjBUvrBM0jx1OOweVXPzetg3k89pYaokpESlR7heKUgfLkK8ufSPyX4ELeAJ2gLM4EDrxlWKyT6
FhEWQQ6l0jH2zxX2/rfbTpQ0vMv+iJIjkwWlJft9DPMbSiZXY06tesLqB/TIPoCSXJJ94yxkcEsF
kQr67AivnBMq8lK0TNM73u+82NPlWLsM7TDIaLVLlIyWwdYWVfj0ArV/XkxCMOMTJ0VhXfHum2Nb
T3dStmoQW7naTj7D+Wj9Bm77BFf2Suu/7yufRFSRlugyGtfbjENidt5kjeY6CTSqXBDRW7KzycbB
E67eIlCWbgoC/pKmE2swLsM99glChMF1rxLuVixu85fIfYJs7CniXZoZzx+pOCHwZTGlFWd/0ICs
5B6fpCFFrZgdwcWzVXwWUPTpA01gheBMcVK80qlgC03c0ZMBL4uT859+p2daQUoQ8P8tPWToLkJh
GYXylPqMLSA0l/RwesyMdubIeCfpXHzxIVmbTjla50G7/JCd29otSmXKHeRAc9oe7/0wDqeyEYNv
MCd2AKZ6L8u+dirdgu01SIFo4204wpWBbXIFtSQkdq5u4TtytK/e5KNBy3ur9fO85GkUqpDKkAzC
/5dP7/J5i4Lhvph43aofO+cWM/CfxxBGLuQaZEvVuJe5aKyfsisx9VSnUgQGE+tVT2TykhcCZFjH
DK4EuAiVHvMoHUG3a6SeU7UC7EbWwQC0mNL+d3jIkL2JnC2oj3K/FKt15bp/OCxzHlrGW0afUyoC
S0beanIR98xmhaG3QZmwPd10mBButK8/+c/QQnepD/VWBpb9wXSBFJUbcC7Ft5JqYSO17v1xFs1b
lQa0lc2/Z5nb5Mt8lj3H7B5lIMFG5+/3LHRpiAeNclGGGCI168pDiUyH8s6HW/CRabttTNsUgEyV
fIy38yZbcY4Z2Wz5hocBki+HQzii9QysPjeqOcdA0rvqagluL9y+gCY/TAmgaVedWIDGBZ+R2lT+
KcHVuPLBoiDxqP3HeAFGJ8WIk9tgjyYaHP10HGxB76hfjHbO7EjE8Dg3NIV5dme/JIxcIfn/BB4P
98HBaKzYsKm06z5cS5SqD1pa8PSA9w3Wbf7ZJF2AzsNVYaEoaZNDaKl9NK5C5lP7dCxmk+r2mEGE
MTGrNljBonJY16jo9/36re7X+lyDeTJZuOBptUfh8xz0Tfnk1GJC+G40fs9znXckpYxzYs4gMQsF
hb1jJ6ePcloTa5V7JN6TH82ibWjszqwY+mnvlIsjPoRt6d56XuYwG6THFY8dqt3n3RDDklpAC6LL
8Nln6dD+vCNCKYG1ulz6snwLtoefx+E29ZNiSjW6PDTnPPchfgr2j9aWGOVXfv0NLkxagG47xKhT
gEkN6T7IHteQlSKMQP7WeySZzzP1Ma4awnhfGXjqPwSQ2CwKOylhXRMGLmHc1wrEE8+VVeVnnTsN
hm1dUxHXWZz6CUhOU7vl1DYbO4ZqIOUStlGOhDXJsikARaUZU9cp1eFSNGQMbm87HifcqC/ECXHE
Qg22Ee4fayJdrmAprSpey5aUFLKcd8iOktOUFORhEiHhT+U5vIW6rDfi3ETon3C0QlcUIq16w+c2
DHRDYxv9ddiPZg7A2bFBpnRNMB8fJs1ttm2J/cCzC41BC0IZgJAq8nMC3manQ04HTjs65sgXZvQW
x7y51oS+vKSo3PfxRUXzyqzDkqFGv+A4cvHcpeUNcTkJjXYZZt85bGZdUGwJA/szL0nLJnxUFt9t
YOHbsjcB2Rz101PIS9fkK6XezcMt5N7fBuv/ZAtxqD1xECRsZ4s5b8ZVXoHrBx8KoxxLM+gCcp1e
MS7kLAAy9gYSTizMuAIHeGpZAJz0FmxFAOkLSOsM1jb0HDB/lovLK/uWvyB3F0cWeIX8w2xBtR91
wIRmIhhYY9MWD6GcIkZAhAQUj5jMFWQjYoFHZD8FvKa6yMcGH7tmiAUZu+nlx56SEWefiVDK0IEb
mje4sESTDpe6nOeemJ4yEmuNQfn50VFDnRvlCktZCfYUX7S1RWskeQwr+GU30Iz+7they6i9WWu3
WVNR+DDplHgSOZmI1kjj5OdAxIUEgDuaBftLT3HbS6aS4AA3j5n1Gm9u/dHVQv3CUi84RdcfdRWB
lQ1ANzOpy3pJMYyA4GY/1vs/LavX+JsfVE7YlqD7t2EWwN2UEzcITpCGyPCWTHRAZKUGAO4g/qPh
gKdJBc3uOVmbRomW5QPzzjxlqnJBaKAPfwH1XzXuJJIQ2XboIAJJ/abmeryI/0velbpgnzR+G+I7
Hm5pokbmIUw5YcXzvt6CJmNbMRlcty1RHlQV0vqKR8xxhlUspnf+2rhpSu5kR7XgYspZBA2okaQg
D2ArRKC8WQS0k9zosEeoA0zR6vVOmSm54dL70KTRxrwiQbxfcJMj3lOq7jnT7mE76tfxk1ok92rV
xCkj5JCgDXjtJUszZdkSog/IACMMcHdZSAKDECval0/dRvDAVOz0e8J2/9HHsXkBB+NuJnwFNFDu
LYVIaUP5FKMYxsLj78FvbdQTr8c2Qho1twRcGguOL9LqHlt5eOh4HZtKcWbtWzF/IKKIbTLafaUN
FMya7a8a2SR7voToSSMpZCbyDZmnDVRgWhLAa2tGJCXMeVyvTQKU7Odz0OhkjhZzM64OdcpqZU2e
4eyiqJl6YDAVt5xtRUeFZ6xYkn69x9YIT/wBSoZk64LryOvyzyYMzcgcWbOlgjzQVD1fGcoPhlRF
RxLEYBYE6JUwWtPA+yGrIYCxVPzGn0GaE7kGEBh/jz/JcprkJiODVWjgAcdR09TKRrXYxiv7GOVu
15TLVWSGTEgXfo8TQ6TnZg2zUd4Q2ZiKx1Or1hxuqgQfTKrNFbSp+z/sbUjqWnFkPO1MeW4v2U4m
eS3qVpdiZfL27wcxQ8aSugRMTubLCg7cQ8pHUxHVYdIo3APd7SOUvloFxqZCs1a5m+DI7JTquqr3
mpGz3O4xv17V5SSUd2jFlpKCnZdOAcis5Hjf290631YJyjmHCA3S3cRIrozXKpmD3NUDCFhjpvyZ
8ipSGV5CUxWHvbRD3EF8yhRaEXbF8J9gRhJVV2kpPMvHYZ4tqDiWe1zUZZHRezOj9f98gCbwS5NB
pY5XU0Y9ZwWxDj5i/bUd6pJbLwcnkDpKovaqpiWVHdkfV/q8GhT6KZrsCN59V/f9EgJq3IpJkrpA
j4G33TtaZDB72crzah2le6IvEejQ8RaWrvirYB2F2hjhelctMCzjaWsUQ+ZFnjxc50vI4UdYpL//
ewP7Tw/jvc77ZMN5R0M3fxZrUTORzRFXxuj04FHCmoKUkUcFv3ql21BaKCas6l7MszGG9B4gHfjm
3H0vdOXcBwMlFCmHmSXqCfydKgQmUS+YuWTCa2JGT00wIFDUVpdcAydzP3vYenoshCSqplm+USZe
tU3Vazc8GKfKd6r2IuPNBVZ/1TlDV58onTAY3VTubskBZcxeq4E1Xqk2RgHe0n59J0dO5ISnvFbb
+vGaPfRCn1i7L7yQhjhgM55YJLgINP4i7bKWQk909fVdNBw2ZytmRrh7XPhzk1/CcUX2AGUEOahS
y9MlxFi4NeglBVU1zKEoLBxd40+gD5UV+YG8LuiPXPnieqkRUBzV3hmjM5dgnJXqfbPHHQdq/0Ru
wpq8w6KHeUAvUq9dv7z5ftOMfS4XagL1+orItcP3zgZpzCpgO203MlOXqe9FPBLr2O31LAyrL7DZ
1wks/2/+vRY9YSsFibVwXinfFl+thdGTOuGSIQqIUiyLfaTrZ0hiwyW1+/OqojVWlM/ylg/t3CAC
S8Syq8TYA/EqQO6M5NWUAi2K2JAoqxA/s2yJDUuZEzQgMOEtxytGRn3OiP8Wpqfnk0VBatqI4jrO
7JSuUnDTZ1ze/cec10+8ZgGx6ph6KRS6Iro4C86NtKO3AHSaXKqSEX8uMUW4BY2463dA0ImitP/v
COg9+8YNf+6KIKjYm1Eahee5f2579aoZmCSia69L7L9cUqnrZlM0hbF/pMKMVBuyT1bkDhuadPy+
d5jEHX60cHX/6dYcBqNsLQJc3lKB6XV+PtJT/0ERYAE+KNs5PdmQ/MSvJk/HTuRB/P7CAom4rK45
TcLajGwsY7oPNKgXVjE3g2BbO0Whhy0mJu5IwG4cAynofo0QAGUTxETVwVqbo1kkr9juCBKJ32BP
uOGnvNDkMWWFEfQaKKBnHEqScSYl4hTrgwHOzqsiFidoGlRmza4WKlFczRWIcUCLnpHXwJWuIced
sU4P9NSDCdZm1I8gECOZ/p0o2g1exlDwIyO3uoi9kemUQPINug7RyEM6M1S149YhBi8qDTI/NVzJ
Jcd+i8yM7VUUDps9coHSHD6Knk9OnX/GBEZGg0RFZusfbcVWWyrIRIwiBZV9EgHxWjkMKefZ5uYI
TpQanjeo8tX2qbobLXblTue6qdOAnFU9IpvFHLHbuh5+5T97b0jFca5+oGFo7/quy+PBXxOD/+Lr
hVCoU5QKwT1okcqNsfi/bdzi2xuMMEBCjVdmly+M2pi7TUi8AN1sp4SSPqSQVIQ4PbmQbJE/JRSq
9RF0VyOgzGHUnYs+yjN/GZ3u2WnMOTFawZbmljZrIX2eLh1bkL8XgE+o+NhpEVpf/gCZiZwTpYae
MXLxPbEpsI8yiH+iJ9TmcFt1hzkRCJm2x/OpkHv9EHKy+Y6oyXSpBhTpTwUWIvd/DAHRB5k/hqHZ
cneqY4uyPgbv+Wo4DEkiFDkeiJFdpXeVk+jd/rlvoKdqcF2u/4F6sydsmCYY7A1UsOBEleLiQULk
0Z3GjD7OoCRqMFYnsi8Mc7fqVEqWUyj2NSAjxKL7UgFSmH8Tbw29Stl79TRiA83nF2lyz7RrDeI8
lKap7FxCpTcSZhemofxI81WV4WhhybMJlkshig/1BkpT56ddRVIwDKJcAQMFjcpZJgzeVTAvzzZR
wo2jKvJXwVKaBdgXconI5pUCuKyAO75WGgFXozCm6ezMZ6kD//DlVsaS/8QebnBdWPRB/tOozws2
B/JsigEduq3H7pXVEekzCZz0sQt1UkuDArjCJWo0ILwHIE//I8LvYDrsMnSXsluaPd6lbC6tGwPQ
yx9QqivwwZMSJsxEPiR5azYepMpIo45aLLkb491QfWTv0SV9oDaWLhcDdcOd//OGTHX8++l2fmf5
1fJ8dXs1n8XMUXzGYXHHXwdPsLfGBS2pcpnGi28OKudAg9JOjJyM5141hQXLC0OgZMseKbfBUQLC
vFtfa2E99X3YFG7CnfcDaKMACZBIlSZt1wrlnX+/+WPn80r+//a4b4D+XvtrOr9TSrIuWBfpezsu
4YfWULYmXuXe8yLkeUI8V2LfsyprqyxF2Gx3fBBQk02qq5fOf7DhIujTSxmafbxGepUfdBGvR9Vz
OSlxC/tIbUCd6SX18b4w+htGREIRJ1Lb6Ueb79+eVu6ry9C9R9HGt7wnRabJ6XrOjGgyoIs/GXiB
8Xc49nqjmffddnsqgiRQ22shDcYHpCj17amYuzfoHEVXxkcoY3pwYIx9RNd2HRUYUVpbLCJCNf/d
49LQWmedrpfDVs9+jGN0lwt7H+gowjuSI/7CgiLAyyBNqfVtksU/8/anymMIppU+NllGaNM2yaow
Iiw42TUSIaXQuHV48mWW9K74Fy9pl/pbBLbOAi9ThrTKrdwwpcLZtp0eZKVBNNFeCUoaMfZE4Mnp
ttRG4+ejcX6fXdPRsXyfrMM2ZX27c4ETfe6uqrxIE6bdbTI/19jyYThNV0xKG4ZhxPh5Ww+4cMK8
14yTUL67s7XPOThRGvKTSnM/gDTN16JLeekqU0aGpjdv6bP0pdtc5yT/bO55PEzwB01fguRQMYiv
Sz2sChH+kvnh4yT67JXnlKrF1oh4k+/PlS5g59N6b+oCeHppJROGfGFFU6L9+sKriOSDpbDq8wnv
blUCaIUsij9WaDrNRTCm2mpMaJW6fJQl4W8WW2NxdyXmqrTnf5YmBD85Vx2SvckVLhKOHm1IlMEy
vSRG522Cuk8PmrOik+s3mMc+SBwx83Z4eeyb9ftqnILlD7sQbbwU1PFRY/HPubm0H7G14UChJmlU
GZygY2WBgug9r+4JeUm5COlx+lkziPhQEiYfqB14TtdyjLkYJyO5znXMv7tz4TAYcyWAnmCtJum8
x17uIWYB6cmWlJ+D3l55PTVYwyY0LMqpthVJJLlQ+s0vvp/QJ4dzMb8g0Ti1RHv0jDVVDdcLsNaH
BXIxi0YQJGo7HH6ohIRHaOj62k7hMP3BSv4cYP+Z6KuPUNIqllYWEaVJjk+zmsnAkC5IxBK9Is8q
unEvmYTu/sDExXpyxncKkZBRJpMYdmuYvSl60vx13n+wwkKqavM5Zh/8QJrMfDzSTexJYLFgRvWd
MlUcIn0Ngni0yZxkLx5Mq1vbWgJh/Trq7eoQSlaUZYvu3E4g8jSZ432CBPIFUSCO5ct0GjSIZC3S
VkHVCWtTNKkr0JwgNZVOTo09oRvxnWWx514MlnXfgrOVXllclRro6LMJLzYdoDxfoFJGvEQSlBgg
yn24QC2elqigrfqF+8T2iXnKQZqaSixguQlZYgfDQnOwsXdaVsXXsYovxG/hQdARDI09OToKPbVZ
SBUlr5C8jBObYQiGFBnprSSH9aZ7zchE1u467MGj0XpV7gGSL72gIGlr7dUGs5EQznnbRfmp7r1e
gImjVJPgQuCYyamwtu6kqHMm8ibHy55q0dzEYCRxLummO6w3PJAsG7h48L+Tg2IePuJHx0AzP9R1
jdJu5MCJ1cEvhJ9MMaZKIKVYyBS86+je1Yj8ZPp/AUVeeRmeEOpCsy67M1q+w72Iah6YlT9ycn31
8SwoaBYLs+GzbwpKH2EjCw1+wyjWVfHWrpwvtQTYLdnrggU2OTM0B1s5l+JIJzcFN72ewIJVQwY6
XgqMYN9dinC/pKhfaXxWhAeNg7KFk3ncqxmDie9pcxozBFm+KhPeGtmT1h8Swsp1bmQPgO7bwxfG
4lHlfF/t+CRTAHD/iPTPKLQpBH5SgvBQKE9eSw4zE+xjis3YsH5IBU9+wH2PcEusN3xHnVLlkx2Y
H/YPmR9K7F1N6WPJY7nH1kocYyGLxMMRyRMnMU5w1HMbbzjtSg3A26FUPeDrNQDnd1alRIV+7FES
EMRFnHYH1D930m6t+dhh3VlXrtJSJzsSvd8Fg1w0RmryOTXfrMWZbCwNwt44aCYLfnH+SMfDUprU
Jec0ddDy0Y27dYEhjmxMWqV484l6OD5+aSJaOCGJm+0b2i1ket0KS1hyK5qM3m711j7f0o0Vsl7l
hzLaJc4V+mmOHFCf72bmpxupeHK1v+fTFNdJtGlkbC2Hgveb2oKkuVq0zjwDgkLSgAdIE9Ax8JIJ
tjO0xN9dwcBKFKkgJLAnlWOJDG2BTC3GDtL3oBCSSU/f14EjfLLH46ZX9gvZT895moBdt3T7z8AL
Dwsfff85bYa2LvATQTaaauF+MNmUdqZMsUrvvzbKERuSbG2fOfpRJ47jLfgu+w48AA5CYvJoeGtf
jIE58PIr6c5G7XhO9y1Fu9zkqeFypfyo8t/JVEpaXdSDNoUK62sXCHQ7oVH1gG1BQPsW2FmEjUQw
5wu6LcX9aWqKySytbpBhaX8111HpSTCk3LwWy9G0Y/2z86uEj9erzqfp5U33IgtR6zZQ3dWGDP8O
PdST3Jv+boZOXsqUb+VcE7PjKi/6uAlD3lsXU23d/9h8tRpmgH7tKAhpo2yb0htcpB57KlaBsXBz
B3N4ftR/fM6zMQCYzlZYmfeO+C1WU40EWk5N4fedslL1Z5ObZqPPlfji/5lBvFOssup0cAvfPV/b
eV0x3YUtqinEK6s9YUgUNvFySdJXMK5JSQtf5p/DB02SlV0QFbLYE47slk9v0g6GBTaKcsvMZ7Go
epVVK2tk6leTvhyZC2NDvl/nAogVeTC6ZGjD2fMgnZt9h4dHV2LL8VH3oX03ots300p1Hl5m204F
pggW0eATq7dfTcTPVUdlw9tM/sOWY7pPNmSr0kCNXKTL1M/R6ELWqcQxOZVT38nP6TYMt0+atfCI
ayRExgYFDlWWZ1lqH/OrorzsI/vNMDiiOCO8bfu5uKd1lR4RAjIumU0iyrCuEwG6LULN/hIxObEC
zZ/7D4uPGVAo9h2YdmUjUJFLIjVRyrEhYEDIVw4gEffa+eaaSlIINU5QCtD8EpAskdDHKih0gQ51
rI1CFiZ9RaUtWacsa7u8MaBFQa20xAKXIGgKmWT/d99fTRjumSaIhS/kwP8nq5qShftPIxkhAXOJ
rMoX+yUkbY8q2JZbMOwos7Olgn1sgfYfzdc4OaaftjkguCy/A6AMHrBHTEsNIaBndIynMi8Kn/Lk
iaDbYuc03Jyj6dYbJLqzMWwcoNV8TNIKBAHpmoq78zpPhoQN3E5BN9RaKo950LLF7jJpqJg1btmp
MPQL1ZBOsA8TNXLhp9CyuzsJdqd95WGyFJcUCHoXtKryZglABenp+IZlO02PN9ZTMQBgp3X+YEKR
uvYSNJTfGo0QeIqpAIEO0zqER+HtBEu478BQDN4CP30VJhlyURBfn95dBM0YSV8edVTQ3ESR9Hhq
c3M2J4P5B+Z/G5NZlU8//AWLA09bmUhuzQQLS8iY0lEsBCv3jmlzX6e5Uv+6c6oWy45kWL/SR+oO
KYpCwEq5l1cLevwrr7Gl5PmVo4Ks05RZBZkpLROQjfhMEpHfkOmjaSBWlQqPJMqSmxh+Y3Zrj04I
UWOUYV7PNh17AARToFDVslgxXxIYpuq2ITz7S59bOCiEYojwW2ZTHAIdRrY0zXIHqxIYTlazLurS
A+bQjpwjzRnpApsewNPCNIPqnoX5pxssbm9NtO/W4dRnsam9ePrnea/GOscM0zWzrtTA6IDAqtD4
8xLTPAcBr1mlIHIG7z98/D2JIf7+ueIfvgLCIb/4NT12Ve2o//zUYQA8NTm7BOjPOFTjAKXtVYWc
NB7KtqDHPjZyW4zqf3Na4wk9Jvz94IKKTpFgQMCXwW67HMUG0e5QpJfhFtPx//l1kaneCJK0GKX/
mUXRetJsPx3goilZSJAqNtWoUShgjKKEZtQvIXVveExGOCF78ZVWd7N1avabQSrNgstuC+WqKB9P
C7J7sxcEkEcsF+FdrD6Lv1YXBjSMIhvvUqCPVIBVn20FH062tEfIutynhjYKz/rVtQEkkFB/UKkE
PJusCjBrgEAysx1RecM4pHrr0/cg18QjTZ6HI0TTiGoQQXPVddXc6FGgRxuwyuv+v3Nnm1zweVU0
g0S2rJOZ7NYGE4UfMs8o4hW3FZyNfp8Dndi6+VaY3nA+oLa95MH2WHPaGXz4ZsayOHoFAY7aG6qy
4aVk6PlyV99wjy4gBSnthJ0PICBXrc2M2Pa7BcCL+SKYnWgTgPwcFvg8Brw2/gCp0rOeCeiLUM0n
6++nzUF1GLW5Uw35ta5c5lkXBkMY9lLOCEC2C1OEo4/sS43lGMa4OjRSVNXZU8YFqobPbVWGl/W2
1KcysOaVzIVWAuHtM5btORvu6+HSALIT1izNcHgT74lHM2XHjZfYG/3ONRU27dhvtr6F8xF8Orqx
pryf1mQDaCpFnlldFQEK1bkPs9GOrTacXO8/IghqC9TJPGuhW0vmuenRDXNa6NXq7IXGJeTjFMU6
rKySu4SLlPxiko7u1Ik14Y1JaHiCepBnw5CMnn6wXHzHa7T+ve4+w3t4nxs2K9SdpCBq0Wq9qzxU
hU+1ccPe4H97OFsI67MWLuZ8Zr2WSvPlYtvHMT2bsJQG4neyEIxtzffEwvcn0gLlJPNmcYv4wkcc
ArKAdoQ9+lNKmjJxjHJueUpXVAg17303dNgcv1X5yvX84NKxrHCS7SSazLzdqx5HYglS040woLLm
P51zWFQHEOMr4F9fu9rfj9EONLu1o/Xl1BlCPB8n04afKCr6q0TYYQYxCDcZU7Pmrbw+uyNWu19f
H84oYo66M6K/1caa0yjAq+FsgcsV46MPWZT2GPV4Cvnfr7QMj2yEsxRKdLvMeQV9S6sTUMKonA0W
6A7zb4Uu2qJLhLEJgEdUN/IUVBYppGddUDHT5+NAZD0NPwj7LL0rwOhvJlbU7f7QZ/at6LQGifhQ
0kEsFmGCj3+eWpiVw3FPqZGmHfW0Io1HNf+BDsUcpWtyxRQ2iaGgaCqufZvNYok/10rTevwoQyo8
27Q1bt4Ty4vXpi8XwHFYpYw7seHHDKUWbUvTaRihU0QMx00hHXYUNEzVuFbuPA9Gaya36OaS6DiB
44qdyvPAxYxhthGKsXHhHodMevVDyr+CxmTBxg8UCjbcmnUHYEiIH2difioI10WbuUAhgd8KCmB5
WZHPyqxHE9VGfZV5ybCcevo9wbbGAVAo+l+hqprBdTIK/gtzcUvY7MtUXwz66wT9E0Ze38BpeqEo
3owt71lxOEJAChU2VbAWoRSSlazW/G3smnS+kkR4UWej9zCgmh2T1Or2MAdert7x3Tq3TUOC6Imu
63dRW6jvvnGiW0T+HAE1cJsbZb4iFrE+E7q57Y3CJeMpIJHLKC2SlENvRyWKfdVDUhvx/EfjzaCQ
wZN5f288+QVSjfCCjAh2IhnoOeD5YalmAV/jrRvwFJZQfEm50hzYof7a0jI5glWrp7IeOUhTUObB
1yAXyf0KmQa4+fWJjUSdB1pwmYXMjxjuhudtdMpqIuCj2TQpjNZVf/XS3pYDe+zuRB99ERTIbHzi
+vBK4s47BX8BUr78jkxGe++XwrOd/qdZEDJZ559RgN1BcEj8H8oQyGbnghjstfq3wvYUamcHXgNV
hJRBm/PcQnd+HYy1xwkkNT80fFVIJPeCNeNdvKvmAiaGVp/vg/E4nszmHGFlQLWX1IYVnf0F4WmG
2tlPagoA524QDC3fKXMfi7cSxTzzhcnDQObojimb9xaDDJ+Kfvr3Q39QCPUK/UhN0mkjjDLrZM8H
Eh1WLORiTcxkiEbqNpQ2DDX2mdb02k92gGaO0wki7atCihGdB/Xtvoua5HU9y5c44fnHaf2PlmvQ
eqGe37tz1GSonH5FSw5wxGHOT3cWqSi4ecdL7/eYKaKbVTvFbWpxyHVSstb+35Zhw0vJz7TdJoJW
p0ykSAZEm6g/2MCjwPFaRxiGYIUT+esTL43B/g8/dasGJ5Qdc60Lp+4cT4VV4Ks2DpMa5Vm6dtNv
bB1VScahalqh24V9eSPkkbwUU0eFakooXV62g1f5k0vKPec/7ljHRZrm9IXwGsaTtZiY78Uoe5fl
KzNwWJ2xBiJVUKIkzDMC/cu1GU/0A3jlfARpkRAItQAdkDuSuxYJHQyhFg91FD3hfzNj5U+3ca8/
cdpzjDWW1NKt5JHfWARKFWchQ+Re5Yez44dhH+XVLo9k0Q6jxmgDmPtuYY7TKbMUSV3PqHBH5b5Z
uKv967YL9YB3lr3waYux5ZwE7BOxLpWtbNOf6oc4V8udc9mLEhaYWXEiYywPHnI2rDawpC+w+Lej
ojxjK2SGSZX9xOkKvvhHnBMGEJBG1FX3kG3Fpxhl03TYEqdeqaEcDtdm0U4qtKIQmhYP0qXkqAcp
yKPBEFXi4pnPow7K2191tOMagsL0nihrQbj0wJiw1VUQGN3VgBo0txGTf6RVH9q7omTTRO20qsQT
WByRZ2FHaqeBGlVMw3AjdKrls8fHlnrXsQ2w0t5sqJUs1TxxU/aLhHvpzkHKJkoLa2BuYi9DnEA/
6qzldgo8EaxhobjiTG4nGbgW1ufMhyutqFTiCkB0wyuniQn9jXoDp8BUUstyyhm2ckZlZimLH2Xt
FThum5nlSv/8tzzT1OZWRDMk56WjQNWooASWJeiltbWSDPfVQCxYAOHABLa+UBOHhESETk2rqqoK
chQvb2iJA08UQ6Qc82yo4zNKLuwS2GBq0e3gUFGFyJH5pQJxMBPuAZaiov/aHx+UrbvKcMQy9mVv
n8SibBCeSUiU4sNRtvgEObHKdOr4+oCGF2KkCV+a9XEcJ8efW9NSHX+VEQvFn0tikaZUgXdpJEi/
rqqPeCwlwGJi9LLjDu5QNr3qqWJRgyYBi/hBfXKjUDIUApWOS6ZF5J2VXAh+yaXh+cE/5L4W/KZv
a3bZ18rKHCQ1KyY6Mwx5q1Tfl9ZwZLgX8z3Dw4JC2g5zT0JBFT+9qIpOLkeGXQvx8q7ASyoPfpG6
qKZPvvyv6gbhpIcsrJqtpBJ9b2SJkclntVEomAueSSy/8vCmmBjhEmFi1cDBox8YmpUIY+FePMPD
7QcNuIfuvGhmonLckQRVnzNQy/Azn1k57Wr5O+V0gfz1X8e/A8bY0Difujv36Zf235x2hCe4+B3v
YIxA2A5/c7NsBMFG8EAMey1zO3YMUChkoPlzQaASkMpWFt3aNM86lgv7cYwyLl+ApLalOpreiUg2
XofleoXyLvg27I3KGKI3fknAE0JV0jEPzNyOFGPVhq+25Jib2y1CyE7CvaJGWWk6OTAW6HGrEuMQ
yosp5CocIrhYmuksqpoNfrDSh5dbGPORR5mq+UfAbg8Ncp4sFEMIREy52238PObC7WzvZldQ0B+3
nsGtAAL/fGnzImOaAAXmFRCX1LF8Ka1Pcmlucj7U7WTMG9+2CxhbWAvPErNUk2BfQL3GX6dneb6l
ZI4qKZvacPKHz3jmHbIBgbRuZ4UiZ+ZoStisQIerkk8gE5hik4RLlzlE8CSEyRSGMM2/ntNl9OTX
1I4Huh6obi7rlbHbv5LPpfb0SNRadOZVE4GC6JISNikObK6JcvE9X1uA5FDINQ92xpZ6rqA6JcNg
jHGqlh8ZWRQYdxiwp92jXiBuiqhA2fRWDCIgyga0pKSr6t3pVA68iz/fp79XZIN/EJW2kFWDCIQQ
yYfwr8pMFckJb+rhY5H72w7wJyWSUVKLduvBcCpDnNRriYxSrtmqSJI/I7+2cm48yLoAQcgZOxHn
XkARGXq8Alnd3E9oUq/brma9Loiplg36kzRDFaoDHd4C48JlMQplrxSfEQ1TRGpWHnhCCfqF+Yva
YJt9Crdu9XPaDuo5UPQf88ZojBPhkwjJB5xSQamTsDYxYY4QxNwlLHBT3tGBZ8Fkk0/CO+1LnM7e
T6qA/jR8O/7Fhv8Q+F19apDYwERFlCsriCVjDaJFTcfaBqzJ5XnWtlYTDWim3Oj+czgG2N8XsGEK
BnXfbFP0scOJk8NNTinqTEfrY+99Nyg/P+G6AUXiaEbgv0RBVmE/1h2WDc5S1l6siVO+hQRC/A3d
JDjD6BpcI0UEftHjoFwlqn3lBiMZ7EtkpA18pvb9Bm48Erk1lNoG9gUh47xYjZfL6X24I76gWQLK
CUf6WU/+f7GOEPuJ8B8YAHrbVkXxw4dF8kTNdDaWImbQd+YrF88A7mMeZMvkr6yOmc6n+UobBuwk
+qlUFOklOKqwLZCTQ00YssOu1wLaN6d6wDHazGq9Z187XRbPz+NCH4WXMmPuxkUszlZFFfDlThj5
2BFCteK91fYu0bYVVhr6qG+6KO2/OSNvuT+zPk8CRPlZfXI9b3L/juuPP6Utv6qyJ0PSNeb0GjKm
sRvJ6gae3gPYCw55GYCam3QM8/k4wcGfWtIEyQ6TT6bxRGgbg2q8BUoMk7vcb19thOCwDspgBJOI
qHgEJNb6nIFmLoArfa2WzVM8I0yhFzJw9j+dYCcOspdT0Ko41TmSUWpYc/u4hWxs79jxnDektHYI
Np9WcXDMeRwoLZ2zRNPGL8O8Ei8vZwf6+fymvUc0D78Vs5BW0jMBqMS68P1shlvK0jkp4g4vEs9e
VcNSen+ENh938V69AkHlWed813v4/1W1eQRdsfrYCBygChr6VTENY3EhfmJt5TeiC3ITxaJ/Jhyt
j6XSEB6z5txt6Z7jvZu4WotUZJfzWfCR5UwRJynY7SH+lpnWe3C00hhxMtS9qRnrsSwaSagrTYDO
7CP8s+RpBg9bjt767wv+rruYLq60V3QYC73rWYGT17OlApOYExJt4tvgJmIs/SZJzlDwaAkSh2BY
3Yy3UIwWgmWrgT0I53z+LfiFow1p7QBqAjOn6eTfv4iYIo90/qiT+JQqkaROMAYNBYGKXfpqnGIV
qGygzxo8y+p3r73+iBixcgLo983wPbUoOg3AITiCE5tcjL4U0N9C1iTpduenKXyQQ3Qe2xBFJ14a
RgICA9pPdwXMYEfCbZNiuowzbvSSkyedFjANCo4DNdIWr2euJ4oeBDH2ZNfYh9fh1mSUw6YTsv02
F4a9J7MV5+ZkvXcFrVb09W8VVCWu/RD8zdIYuXFxo4vMLqJsncyM5KCL7hh4s4gxmQbk3G1Tsx9R
mX8gaZl9fO4rQtun6bZPEtZCJrDOwpsm5SSZU1+e6OUYUEmvoDQuNN2XGsXnkroOjV6rqGZrWI4T
ipwLUPJih+wh8RkJpMJm8on0tNwgiE+VoL08JJYY/So9giCy44fk5a+lE4PEvNK6PV+DdD5cpk2R
iDIQITEU8ol8MrC4IXu0BGS1j9sxfT51as9DEtn+O0q03Lqln1k3cZZWWZQ8EkQxHtGy35gjidEt
oNuTty7jhZxp556isrDa4FVS+g3Jk1NIU+1//L1tLunRyiY/DBHyoMJIHTXZyT6niXM8TaEFxe8N
HMPs2oYOdP1Whzk1R7D5UEq7nV22RCRUPsz0IJZnENYrivc+6ryygdVtJbEH2J2Q7offYxMvUwhC
VDR9sHFBb9P6WYNzm8dQaVWqDUDoEVZu6mtL+h5HuyCL9nriii9R/4FLGQL4cdPlld3kR20g8DGn
uRVMKAZwyr9wMHc8f6FmqSXtulCb9bUuxt/RKatE1zG8LLCSVjhEFiFmL6/jtp4ciyz6HZvD8m1w
7sqU1upqkSP2kvwDygr5ADJ458LNRrPTuhSnzi+S7a1jxisi5Axm4O62tMNfcvycIjh3vlAoB6Gi
rtK6LjEIQoNcbcTmTOD7XQrOnDQuQ4meU1nOGaLc2+tpOwWEUFFVnt6UBZyGC9l2UckokaQxvDab
f20bmt8FJNHrbQuRuCLFKWFVNp4F5p/FGPdWeZdhxEbQoN4nYcoJpnFmH9V9USvSgKEthiURROg9
i9rh3ObOrUjqPCzMIKLAnPi6sqGXsxbKxps8MGhxfpvqTji3U36juTIhomPcVu7glt2MjUz9PL0i
4ecOZ45Z/7cS1DK/Y8557UJOzthoodVPYqbYFw8uZvSMjfXvJdWJDx4EMuXFnr3hIEKdMMztkKVh
kk/5r+NgS1slNfCAUO1Pqxo0+B+yEQ5pVUrPjRkhl++mxX861iR9kcd5ygWx3eop+U3Mb/9xjKwh
UwSKOfO+wEHzaunqyU47kRjumkhgWDLfuZBge5iEgwyCO+Nxj9j5Bi7GXebuL8qAZ/EvyuDmfvxh
dL7nK+y0ow/+zeZlWT5BSjRHEEKuk2Mf4aMTC73litphmRN+i1/DMHXX10JIRsyzRWSUsNHkZjAU
BXG6evWYqs9wmtNcO+jEnjJeh0YRhuUUipniSnjLzfhbF0AP0jw3N981yAdsfVCqAoeIQTjfvw9d
lIHPFW2Ocm5L9neM0LIWVZnSGmTLx+q4FRSLa6I0xlqrRATt3IXRWQh3lcj+kOByQNoWHHe1/eV7
ZRBHQnZpWTYPaxauXnNpy1wTnCSM2yLCqfiGrm7kStCVvnp1MZ5aTzj0/k7wBhOM1MkFIsIjU9Em
+tcwGJ8P+0OQzWuIEu0F7YymVVrRSXGu33aIrAcTvLBNUb/wxlMxH61U7G5BjoU/fdwAnsZ0sIBe
jMlqHLTA3KztyDt2zTXLdWXRWQa6aElqbCDbwAxCG21emQiShw/ww4CJbwRUy2GkT2NIYmVZE9bJ
CJtk7HwyMFO3Jekp21ALCarNoP8XOWX9z1TNm43odHmzCy8TNJNDPdVHS53YoFU6UYH4arwQ5ph5
ji2vkKLYC8GO9JxNftASUGYWRNJOmJDjTzEfonH+/eqJniCbdleHrVxA0AhisqA2pBjM4uvQaECY
l06XS//DtfTP54WYhfQxEtKDGFRRuyNzxsmTNogDYgd5B781+lc5XdwBRibmTuvm4d12ngHEKX+B
9+qYyjfmRhLBvTGoVRPxGQCmaxx5NenXcDY7rxeYTYhubSCdXiQ+McdRyN3Et9XAf4e83Id15ERW
4BE09r80drvSlHKrSu7CXdaoJ+nqLzXxH18xnYqLtTYcVM68jBRBdWUq284y1pvKjLvR1xwhWn3q
5QQyNXrQcnUabp5NoCGZvhgQjz/AP305WB8X2aBElZpT483MZuk+QI6j+cx3c1lkXB23j62qlqwU
8S4IqELmVGpcNvFFfmAJDVG8+KMoFP2GRh6opHNVaHna+gaw0ujqqLAbfEvqF2nv3te4DOCMwaE+
xARHljiw8DFtQzygPuTMa84jokF3Kfs8CGpVF0cu/WrsptE5jirg3QVZs+8NKaxzNmosFXj3UCOu
kadVxJV1tUu+gk4p4dJeXeoupSrqN9wgMneA//jj05JlE1vAqAahACd9XqvSAENMPxcJhWUdL6DI
jAONj5odBbqODz/cVPRXUmF0mvbB86u7psKqvhaYdF+AfYmsfQ5X2wwDT/EG+s3pS9xr7sTOHykD
W5f870M+RNH+DG0+u6YhvJ/uFg7Sstlr7g3fIWyPYq2ar++ZsubxhFQ8HZgAZxWUvLO2VsaUIOt6
iukQTQSnZayV/6NSBjj4H5syieWLcpVI22IUNmXq30tACBjDmPtXQe7ryr8XeH4YFZw/eOAeLQMD
yH98CzAWO89FTqvFoTmEzGJtttrZ4b0DQa+D6XpmTWpgnQc71j3JViHaz3d53CSk+buaY7IuCoIv
8Aa3IlQeX1f90LlxVf6tOvxrKdKia2iFK6cfQgj1XPdGV6THR8wtUKbCLmyiaYj9vNCMP6nmHWCI
hK6TTdV6g4s9xYfLMNeoD50lGtYEFvf+1pXd+DAppjuwiZWrpdbtSk9vn/THflqItjH1fuIS+vmE
tUE6POf3MaN190JvGSZHk7xBPTSbXkwGF9tj44sgy/rcP1wntzQZYFTZgHjHyxbTt5O/ogS1QiKD
KJ3P8iyOjdH3yzl8+Lyhp5LI7GvNNGw3rh/KnltFHhES+NA3syy1tSANQgFXZ/EvaeJAX+moaSO3
81QX10yZIQhPrFEFMavSBHp417i6oyhX51gJv4jFo435a/keQ0XiPv4ivdBtZVvLtltYqhdwpfjS
sOuzNqzvqxxHbTiXE9MYxEMMjdmuriXPvdP/u/9q+rsrjEuS+/V48lPaDB1rwMgn5Y6A7V9w05MN
USZrUhPK0yA8ETHjZdCsOQzxlCg0XJKqkCKwiC/XsoSA9r55VzpyqVo0uJF7O2HNnG4wqZGL4oET
FwfoEPoohAj63nUJdMj7YGDqCySBldM8SpMyn/oXiGAS2ygO4ic/RZgM3Qp/z4L7QWK9eUCxUJsG
YiqRP+hLzM2M5SciTZsE4Xl62zW+/8jaPY1B88fGsex9PXJ5Ycjv0TvlhxYzU/iswPZ7rRlr1YUy
XZoY31ZRmC6VX73Non0Y2BDiTh0zj9cJNyX1wER6mYK/CbkVHYKsLBXERflkF3luMQ0/NSqyGXZC
d/SxAxTlJSmy7OjarV5c+yg7MuZUENPr78scCeosdHNh3g1pVHWEEI+HM5FzjTeCM4730PZeXTQb
8C9UQvqVol1SzQ8Q3Ie4a6gtfLJyMRCVWkAS2cAVv3TeI3YWV6rdSldQcpGFtYfgCjadaiw96f2u
PtmvHO252ckTQb3OpL1e0H3b84KzXQkHbNJ81T6qbelpscb/PAkIzshiwldApsVIGzQvQ08fyglK
qzn4xWjvYo2A5PSextVy4bG+HaMfFGhhFevetq8nZHVVQbmfhvYgCJK6z7nPSK7FdBnUVXQY++Jp
M3KuezEKMf56zC6zDbNPtU8aQKJPAgQ9hDFwRcRtG2r19YnD+WnzjPRWT9bAkbgDkgFZJk1dpEhG
PIZSe+MYaM0VUbRsepQdgIeu2He9J6e8z+6/kXJM8vbniAFF/8kaq8BJu9uvpS3jKUsGyGvD+9fk
nwEPLYE+ODPaHPuPxHtH0WF8aFWcFd6O+oEShnBqSGKBLjk23lLbM5M/xSxl1mNkKahPkpcAkhST
5vJ54446iYbgqx3JYU361srwL2KwK9UP6zTuEMpA/i9C7c6pbpfesiwsZqafDvWgQiX4BWiS/JGR
Pe8iXPBRD+0cRPstHyVi4HdC359IEEMqeijNdv0ER8lSb8AMy4jWPNzpdMgM5mBQZg5qnSe8qvGI
p1lNzEaAl6heueBiKbogPACahPekpu+t2WENWF5JbsBYTZMtfLlf13PRTxft9FtyQa1Oq7PhVXsy
vbM307zg2aXLzn3SEKvs3VPPMZo2kqEEg8q8Z9+g7wtYWxJpdumRLJg3BoHXDwNOTmgSmyMbWBAh
PE8aMhQrLoKtGclHviUL5q3/DwnbMQck24f1/iYRcCNHCpDAyZqHn2YU3S0dMnp7iMKgTB8Eyw6h
G3hyCz7tukkUyuGoevSKVVYAkvAmOPS3oeQeiEojS2iTt25N1v4x625AlbYW0ILXcrO2ok34qnog
fcEIfTeSSFSJCoU/lLol9wXNRvDAwTDdHVWROo39DqjjJxSrtv4rl69LSGrkMZWIAIPR152YssOW
vdovSIwtb+LxchcsK9+DKVzLoBA8lGW0hOJDUvKRfzkwR+5SXLVEBHxDUfWke9xPNIPsLsjiFkyE
YOEbcJSSyzGvuNW8oDjQTJN1843q9HgujfUgSQnDA+xmK+eHsa8jCyGMQ6DXQmr8+u5GGUQea8ZD
vjYF60pYswcnfUy/0VPTzBFhxn+u4neYVBoOwBezp8+gp3GcFBRHxoz8FZvbTjor4hAxJYcLMfLo
mOpd5VMS1lTrFvXXYIGvPfhwiTcf0ntuueKy+CXrehI1tLc4XL8ThZIcHd/VXbPYD+1sKVL8xpLn
lEEZIS5Vpcj5SOVP9sCekdEqfUlhheq2l44Ki49NcUOVFl6LmtE0voqnOPD+UrpnYo7/coVsT+qf
B+sipKgFus7bSD8xHxL7dG3CMDP58jJOQd7Rp1qmuIMxpnu2kvu/kzr9RiPOqSgAWr4Qxrq7h5mQ
2To+sZYIb1pHywgba+hFO0bMANsV4a2td/bdvEXLKGWxgpZyVySf5hpv1C1psXjabMAJ2046b3y6
YhkbvqJpJg9vgb5NN43WcuaCJTgDGpshh0h/cfUKewCxVbi91SNqDewNATfIzP9pDjXsoeiwrGpD
KJEQJSdnp2Ps3MAyEqFpyaazWN7Y7QzKQH+ITkQI1LEVoCeWC6lkuG280eIL0oxcMVypdsVPsW+u
r9tmhHqKmv1uk5P+QxsZmtbsTumbVLVtMlyY3togJjR8ZoYNGtEPdbj1cRko6GeXRUY2phSSeFKY
00tKnYIXPZEWQR/j/uEtjyPX8mOgQMSqn9vQ+nlWP8cDX0giug3kg7joKJV40GuoJTC4HzTH6kS/
7AK29Kb4Job8z1kJ2xa0i3mSbwrrw2MbC5huGB9Yq3cX77Rmt2Dv6QrCQZS0BUQQ5nEQJ0WMSwSY
4JZ89HhPFHnuWtAfyemy3T/VC9pkY6BF2jtpuROvY26RgRBQ6zJNSLRnkiPRrHCHD/A7Zr2v/e2S
Kg5zYVY6bKR2suohsCL2G0fXb67ivaJPfYqAaL8Au8Nep2r32dGAqXdBtoVJHUDRHpgKiHUFhe6e
HcoXQrFG3UrdluaeLS9+6mW7z0Kf98zMb/30m8/LlbKLZNDAcEIkfeQ4RWxsQ4rcWf2ACOw/74Vk
Jo+JGaV5b/QqDvh6jaPq3CVDlC1SUhP/qT/oVPvqGMms03pwN3/Bd/Wxkw2AHYs8hZmbnijMDHkD
HCfz0LvwFIyXgOyuC12xCOUGnsNEzaEOb9CBNcbcncrtZxtwznyddRNaA1tK4fAiwSZ4E5T1kW1J
oUZFzocHrjoedXWVSHJrgYphOlyQbivewxYRkyGl6w8LEw5CU6dq1ZPM8Qj+4VPk24Bkcn+y8By0
Cyd9NTTu2+waZ2jcGj08bbYJvn13/X9I9hLs/rz7uIu0ER5glZhJuFq4oZ54M8ocO36dbdfGKTRw
gWIAJaef9bPqa+HP11Kqj+clPO2Bw+HcbjezMHfuudurro4QdefFwaOsGUQqfHBPQC61vRbJSq52
MRcUxcK8uLMGYhz2bUrmNxW5bdnRyj7AQSvE6Jyb/1PJxpA4qNdnO/GMWF0Pdf5bOsqtBPdtE/uG
iC8K+9jSSP7LS9nXDorrqa5pGT9dO+j0KPe4ge6f1aPHCIbTWzgfFAYfkFg/faHulpYsGG+oD8u0
P99BEUg87exyaD0Ac3NSD6YDsw1Ict4vKHHbfm/Ysvf7E7rugByqymcK2+FBSmXX+wK5Uz+SKaK0
HWcxnqS1rRCOMqmtUT+BrhQov9YLnGramPvmGuWPtDKZ1rFLUwGgQusaDybdRWYx5PvzbpPNQcee
5Lo+7FHIi9Ki8+iiJlGOyIRzQc3Tuy+0vb+tMaIPvxaS8kA8dIeyuzJIJOxe68SiZIrrweDSIMOU
JIeHp7sB5P6FG7/GI++LiDp6YaxTB4sMnL00O9hNjS//fmzosoQBzFPrs2mouhxpZf6KralRtXDG
f/VxZlbW/ZAtBvBSoFsZfdfaofvPI+1utrehkS+SZfBOJjZ05TWbte+EEMyJo2DXU3nI7jlSQS+8
Cgi8vmZjWRamF1W4QKH8kBBVUYdSAGkG2PKw3K5bT/ovoFY8wTenTK931Bw4JUe5I+yUE7LG8biU
hGzL4h1EcaLoDQqKDnO9nXRU63hPPvGQmhpC5WJqYo2qr/B5+sXP3kMXCdHaX9qdUB64FGRLKIxq
fCVPmqvFgEhuhBPF+DGN8ww6fPYz+8GCVn8lepJS/PBJgTi4A1IqaeTc65C/KvAaRtt83m35IQEo
o1ozVw01Q2XhIgGkZQI6vMtId0ZLQH0oYYIFwhXbLdhhTVLJIqLYKwcvKvmvk5fxTsNftsMoi8e0
9SEWZTeo9YHgtcyy1u1eUBFKYjJTQUrLI2+CC8wHu8J4L/U6CLDa1/vrSmMu54Pxbw34NeA9p/jn
YNYPsRS3Hu9LXuc2eL+Mzr9b49ThjCEpl6hi6wceWn9R2B+wMKDdhjwLhieWoAbVLHLmm8cWdUkV
ZBmEwoS9dP+B6CkFo9hjgEO7Fl6fnWlcZoZtB9NC7bD7lqltdR4/4ZZCotn6QRX+p2UVcKk9cCIe
Mb0XKr9/hRWWXv9i+FBXQiEVfSmfRFapFK0Endt7+XWSXTmGsbtw63xEfcUsC9V1GIAXOoD5s2e9
HpPUx4HHeV/0YyZkDLcTBScUjg5BsUbYdECMZoSyFX2aeb6F/9G8HrXolvQ9RfsLqn8aUatFcPYQ
flwh2SOl0CWuTog5d6qbHO36P6OxV/aogNmBSEMe9D2vu1P3VaYVPD1z4M2iYl9EQPS3zUd32XAF
EAoyLZVEKBX/e1BFLzZVolPb1ZvF0u92eG6yallV4p6RtQvdC3DULvhEk8wBpu1bb9YAj5P4stD3
ci5b4ZM7grUpLLn/ujVHUyV5JkM3Ej2JNyNBBqxrFdkN7uqqUXPJquIWRf6MAjlDOXvzsboFsFUc
fnMrPxWvCqMaFsIYFUsEHZS41RPUCBsHbtWwfGZlV9l8/v8AzhOF+LXAUFw1j0ug1on+MWgv/pnc
3/k8dJavf2tVFdOiGfVtmX31MhPcEmaH+xZFIjFE+y2+V7uwZR+u/F/oGOfMxCnacZjHUPbm0Kam
njspCG7FICZQOeOp/q1sE2uJpn1ciPSduKaBSGAodkjTu0Z0KvfLW6dE2BumDPGoyrgijloHfIGm
u+dAx4IGScq+6QTv5YH7MLyAXgJwLTGJMwJrYAZMOp28NhxszPPyKUxVbVmaKakaZWMfGpfsDbYa
+FVClKteBpYT1sJxgfrZZ6Kom+pn8DdSBKPGY6eYWAjsstaYyefZD5Jpq9M7fYc1iRq7qN/rmXSw
vkxUkTau5CnzFZ1KnddzEBp/TMha4dKT3iTAejRvCSsNoIFqJCggQiWBMxA1s5FkRKwVapgSqp9r
QcWK9hC6C/1wbZtil9dzPxS7KQ3fq3q+SOuOKggT0zO9uju2KHKeqBQucrK/WUOWvqOhcLcwdsH4
Xotala7on3q+aQaNyS1s5302MP+DC1vpf1o7PqfDy8rW+fzn9HQjcnIzpjDDLSWQ1MBIF7NCeEG0
ENU0d1qxfauPTN5PoGyG2LCMfwSi/ROSsy0Xe7mPGetCQkstZePWUgJ4TQ20kz2dlhOsRx38jN+F
U/wK+n6Gl/r4B8itYJUmXeBvU2+mgW79hYYlFBuDLIt8TLJx0UK0cpC2rk3EWoxFCaAk88kqdEY9
PoBs834noLLBIUPCtzwufy/OdacGMKYlH4fMsDkdwv5ulJv/+lClHX0TUB2ejHa+FGTuFLe/6Niu
DdCG9SBAUTgG0exjuduNhiofOkUH1h9UCtqHDlLnEwduC+yPI5e56q8zXAeaUM6F5tzkeG9mVTdT
k3zbeGkbXcbprx0LmzZBoJ3UYvOG+8I0BRhe+VzSCmyl0yMR/gyosuRu6AAXr6rNuDGiFAlRVjgp
4h2GoBu45fKJ7YWOXf1/h2m5A8I9XQeIFMBY+qsjx1TwnzoDXxnj/j+fMbjPaGUbqxzGSE5lzXyB
QUvdHfrDxVHBK60rhXJvcbpF/YQd2xynxWSi7MqYhDqjpW/BNnA36Q/I+8YmsTucRF4C1nw2h1n5
HB0FzLGK1K/Ns4uhLTJA9/2tha3fjbf7JoZHN/sNFDHiwDZE68xBhZfZY9ecgMyoxrqNDHvIEm8U
nkgsAdR85NQnNTVaeWiNrxRaH2vNI1ujV7bX6pn9p2KRpBAnYvW9lous4+Yc8+cd2KV9x/f1aMzd
Z2lzRflRQpZZZhNBW3OIVrC5sNb7iedO0QuPY0l9kr5qxsdLBwl3rDCkF1yraEitQnvpPq1IeyVF
+oL0ur0FIv1cz/vF3k2NoJ9PWg65SuqUafsVwjjJPWilAUossJKz7rO6L5XaCPlmHFa9fk+yr9Er
7Uu9Ymw96bGyWxqnA3Wuvyo86UTXaqFnF5s5Q40d7oBckOjX2QL5JY4mZXxFVkMm3vgncDbYAJ/2
gKXeciIQV2iZZyI4miieHA8P1b2rbESUHukkApygUVnT9dN9/8G9/TZxncHB+xPjvwubP41Nyb+D
PY3AJIbm6HPLGLYQOjsVKsh4i1f7kcT0mCNfFWmYRYsqNiYzMwHhjE2MGY/ijhcYZfHwa3Q7IlWg
E2iRwrcH2YeuWRxa0hCvrwlfs2+vgvHvhAeWTZ8OuxdFaAUYdnLgOUIrhgETZfcNMHOyI7wJgyex
VHWyUW6g76woevfD8w62cgSzSNqJSr7UxJuAqJSBMLnEVILTBM7X+qoiA3YFFSk9mwMoRvPbrQIv
seVUgMSzbfCywr3snP0dZVjsUyxioyMVGHrn90YBeXEWcR+bwFETnbV9V3Xa7RnLloNKJA+YReo5
Oujtk9Wfokkgha2TAB1KKopfjSlZ75DYoZIMJsvZMUUO0kaxl4uW+e3GGRW4zEmxhNRh6ij6x9wQ
I/EHdbpnw3Vl8o+6l1lBNvPphJb3zKn2yXvWB51cfQXtD01tOdkyOl5xWZ07jqRD+NXMz4qo0CtJ
CXceX+iD6QPPsnr4gGEpIwuBylhySVqCE25iSgpwquGX7pCRzaEUYmkXxg7ToOKHjrXRfIZPdp+3
YyHW42T4IqGwnq70UR9dSkqvaTRTXBotiQOUZn/GHSp+IFQ3UYUql8zmYDBzYZy5YJ3jAD8r+bpf
ZNXCorX3sGcdnt3jp8z2UnkaYgnxrPgtgOn1AGvMwVRkY6MvN2ER1e7peGODxAFmEk77lZ+1l0w8
lbdBNK4Iy0mAcpA1NX9tv9kRhw7CViVr9X/VERobNmNfsBkEK++sGbes/gF5fBmSQAAdBBGRsjHY
rCtN6gvECZmer5rjC/BFmtZaqtufaMcW5aBmAYR0BGkSuAfjrOk22TPSyw4wLTrv82sPPS2E9NUi
jI0L8PUNker/S7oOJuwD4Vkf/93T188ox8r3VA68hpBjFpgTZVNC8AYmd5E7ND9Xzd6nfFVQ/VYZ
Myn6O+sFZTY/75j7rIy2BYDIsAaTCJEqBBOK1AqWOMnlOc07VnVV9+xsHuUy2azrbRXvd6ZLTSVg
wYhagcSwVeOSsoasY20OO1wD8P/HViePUUDEy/Rpvf8jkoUx3eYtoHVw/cc/4rceoHdXwtnQE4MB
Suk82jbMGyaCZQZzkc1l/OWeZuRevh39hKHXeRp1k+vuS1pzrMf73uAj1pJD90qDvxr77hURktCy
Z1EiU/w2T6G5cTeS6Dvn6kE5vIo4S2wvoRQ74BaPOATH5G5oRTU4/bUMZQS0GgWE82PIHzafQzDN
O0Lmf503cGGl7bYYeznxPErc1y24HeJfH0U98rHAzJXI/2w7GTYY8oHZCgh78F7Igs3WJD7urgVN
KPXqAYeo4UXV4d+BHHejWDkCYwlIbnzzIA4OGmy8m9O3lzetLUVZAUfUxrAJixiN3yA1AyXagYz0
mNYTd1OQFGoCaCDW8DSmBrZNm596PX8YxQNneO2bjGgRnwnbU6JTrBeKYvztBYjLigWJjlAoaffx
rEJ0H36J1HKhnjH7hbu2L+ZXfhUW78nL6hB0qAH1xal7kSXsWP7eS4cZm8PrRokays6B1WHrAiDx
fP+jfUyf3g48iTzSB7B9twW2sW4P0NyBkA376EsmeuxAj3NOEL0q9r3AD99Za9XLrvLYzZjcdVAc
l5xqoAQ8CV/+oUcN7smtABJ7Ssn3XhV2rB8BCC0EC7MDR4OVAPHMOxPKU1/e/KwXD2wWnsvOG4KA
1DvzE4axMO4QUi7HZ0XBP6Au8/6PFh0BkD9bwn3L0T4dppfwsibKJGWEQG0YxxPnurm5nDJ4Iy18
F7lseFGksOgQynAYdVsr5uNKTjVhHBwJ6A9qOw2FmsqDEz5BZ7qoh4MzFQ2lgDEKz4QjKB2QX74o
Fjr0gdZdMqDrCw5MQGZypqNyM7bOnfmtnLp1hOi0d6QsHsfWyphjWMfDui64yMhKx2+ovPWRrNe6
YF/hE2llXlzkwH3zfZYDTvP3wrpf+Sgq1U/m39Gu5bEpye/GwFF24gDXvhZ5YvXqJpnoydrzHMQE
CcasuxqePoMAZHTpZ+5G6JQWwpPW5t91YbuwETlc6IeE+BRArvGPmmugt6ne0LBH4U4qtshtc7Zl
dGJ7uW5UqBmqAztfTZ6+Ed8qMtgMcrqJvTTHhpxRQpI+R4SMUIvvg0Mem6oS0gB8Fc1hLv3bw0Xb
tePcDvebEWlqfnaBTmByrtcfa2q5n35NCiKzxrqVxJGuwjyP/7GelUfSxABU9TbIZ0sTTC6eloMm
yaDElWqXtKY5J85KeZJkVAkkIW5tJN9ry/8bb3iYTOAgVORuE8g0n69dW/PhaETuHafDe9XnGrkE
3Q8Z3+eAANR0e4RSQ3B/tS2PW1MGGhyi557pdlB611JUjFNAwUqOFSailNwGbaffOsw0JmOZHM8a
6LtJc+6mmGwsXzxEU8WwZxVGIZS1MxPP9x61tNkRp/OLuSyrXvQyHLCXDDhQ0e7gU6qEBgGHO5cN
G5BaQfXo8MRNvwHkzhyqN1KrAr0vcmV2YknFEY1i1hTP1nclcnkGJ1+q8aZsH3xPXIUM9tmrwaYu
8Pe6kne7Dwt7VrDoEktKcp+AdDw2u5Hql5jKXmilDgEGH5Af1VV6lehpHX5Dsxy9vBYZHBTcElW/
TBt9Uq0JSIsqtqm5JyDWdn4POPO3K//kf2vTfRicORHUm6H0iPZ1cjGFyN4A06QXajIUC8T+Tmc4
rKH9rsPLyRVny3GZd49DYhp/IQXoQSmo+R1HzpxWq0YG/kk9TEf/zlJ8sgjru4f6P3icUjQ/oml3
/QRp8j4zyZtZe1lohRZOY8K1+Ll6UIlCodAVEfPP5nFpFfTkYt9epUo0VJedtnwGjoi+lBW3kKWM
FcjzyYiF6SIxotKu+jbpupC0IXtJCvQKmAax2uJZKOYlRtplOOn6A+wo1kYebJldn945hYtN0Gvt
gjFLR/S5TXXOO2niAnhRyWz7Os2Ua321UvzHe/HLyJDW3Jg0K9n7oRcVuZ15XGSQEAsqPD6CdJnP
GSX2h+ZrpqmhX7Hmnl7STWDjaymp2EzWailXLV5pr++FXcbk7H1CpsDiJmu5d5Sxv/LdM0FVBDR0
Ivw4IC7Whf1VuBG3hTaGieoB5L9tenz0AQtMGvndTOfkSjeMF1nin9fQCtYva7J3+MphANL4hM8P
Db8QDVYsLcv9r4bes2WUy1hOHBck0+od/4LahEqUYntt8cy5Sv7ZXVV9HbMfwsyi4ATDznIs4HS3
Q4P05yJBS1RGBu3Usl+zCi8tb834N0Bm7up1VsFA0n9pHrt3O2XuEno+MYpZOA97ecsiypSX4SRA
YYc8HJZ4dDle9HHD49ZeYQ1NuYB/jMjCgvR1HtOUupqYXukRA51KOlPJt5HIMQbdROIn6HEAcE27
vLKmip8Pf6NYijC86Pk9BzP0FpB9neghv6xKSlJnHYXKP4JGeoaGFHWANW6fcUv73Xd6pt1RRdIn
SEYXUH4Or7ZoEs7X16MGKG4DFcplrZTYQYOK9d+Wx11xLbY5Ces1C6f1+y+LLB0igyCLVyqfH4pB
OOB74jLEGbf+PhCZONtDzayHT3ymZ+rWvrASje03p2po7v+4/Sf8ZSfFZKyFnZWcMmtG2W3nTOtm
YgQ/dIq2azyZeoBXFHXF9z3StWBcrH63jldW7Zdyyl7tXL08k0e3Q2VP/eH5Dj59giJJP7whI8f+
BFTTpAt0YL+VnkCMrdPnNsladI0itxdy7AMKPReMvXXJlRj+0ivx30ou8kRHkNSQd0p+LFlW0c05
sEdZGsULcYHODEBwatTYoXr4TiN249A/bFSsrHGnk0DoNz01DWZgsvYb83XuTAR3JJg5vPrN4iA9
QHaPXJLg60J1iVrruy+reYVoT5fYOYFUOgLzDKg2HIHvIHoY1Dy9Yi6PRUB6DnLtzFhPeAm20Jfa
ocZHP3V+wpNhinwHQtEfQA7wEokVzUlPe+SnJ/asH8fNy3lrH8au8kGiIYrsfWAR4ba+f/6wgytj
2DAtaZ13e/U1m4zquuuiHp6jom4s/jFlVPnErwKcW/UNhlrH3cLrudWvfJPIQoV6aedMfkgNSp8a
G0foWQCLikhbdj0D32JKaDMw70jlLbs3w0sKTxzemh2r/2IBu2AJDbdXqg3rGuiUBzpGujUX+yQ3
sOuE2+dhUbhFaXNI6dwxg+N1gVPCtMI5EeAESFsMw1VWjR8+7yYFZLK834hgynRef1mVfSvtKqdR
f8E+QaHDckU3DfqBT7DVzsuBxqOnDAzA+e9paFHjCKvXs9syZDp2+dn5YJaIUpla9jpwN//kFq23
uu8YB1AIreIGFkNnSb5xjkal0/k1KFuCj0646jL3iQ/B9+K+5a+Th9GJXS9yfYCyOSKbht5o+EoI
2DPWmMdGJjud6cDZIaX0b6ULEj4zXMJAOUP4zVNSPIfWGsntWHbLNPwh+dSakvGe4YIVYtKwFodU
6ipZM5SgHLNdENvqJP1h8lO97t6TyH3MrqV5Jur7/wtypbTzwxHtVj0wnQnhwu8F0liy+YcUHCsp
T+Un+yflA915uSmu9gCCCFh+6iKwTdLhCi96oTnQy27VUNFmjh/O5vj5imoSCeaVNAUG0NaP/k3f
QlYm2km4ZfmucEYdnN3OTbCOQhj0WIVMJleH52Sf8M4sYsVSxVwaQfeRziOJ1UdZQbXLvJhnsSpL
GN/JH5apf5YiTGAkvgBhMZhbZVMUuYVyDoCRpMdhIlAPlYpnbgrg5mKvtx4Okmaq+Q/WKWomah7i
k4zxrr93va1Yepb7eHvUX1Ok3j6DTGjADP1NLC+IruwesvQZRSAqWHyTr93F7Ne76dny3du6eDbR
lLC8AXhDkI+g576xS/+E3IOHR4QQL97HvsR/8ft2ofZM4tIOJ5zm2Kfpp3qEHi2K11a4AWO+iNsp
W4i+yAqA6vIRhv9TJCjyGGPKUrNDNuS4cJoEEv1ROJDFWgcIFuViIOYdDOHADuH72lJ58Y5eo0iC
WKPSeAxAP6kxiq4bOTeoXwBDE4hFxXXMeYNvPQuDasYH3kNVRBH+OGRjP6TXfYZXAMZH1oEaaKgn
+RNbkB9Q5DYlOrg2r/MHCL09i04D2hSmPbTsPw2l1yAIegvQYhXgQV5K8/zlgXWuiTauaCRfJt3o
e0XnIPxqGeDVcXrd3CDzqy/92muJjdSEotKDMlUkAU45o0AI3PBHK0gkPSnrTBHGZIpKhTYYAxuC
tDX/ExZ+SRk5U34q/w/2LuS19A7yguqLiYJVe/s9b/TOg9aeFuA7/0qJsx7khdPJmfHxNoZ2veqK
7BcbRoPff8ViwHpOfWj8wKCm7Zw8oQZHnPzJPDM4g8rjU6pk9bBtJJ9/TGnQqi1881SvEudqQbUk
z9y3KgCEu7uK6OcWcZ0c5Hi1ccuoVOix0569nOjsTAtssJOQ24eLVMxPrXInposHs8pNtHi17pS3
hKtASwq8j8EnE4cK9sryVsPwkoBx/au8/dU8xQp3Mn+giE7QVhdE5BlppWNooCrKM2OIOWLpEHV8
bpV19RHFk5YFvWW7MtxSgHoivBrYWtIMjqXdWZqTJ3qkFchwJmzZtBiuxVdtGgC7APJiKTBJyRRq
NMeBHex63QOJAgN6XS067oYp+aHxQgYf0dTu3uSU3tXPgA+ndcPLImekoSkFQux47WBOybST7EfI
WqG4axcI0X/HXnQPg3FR5HIheaWHrm7ykVCylG76x1B6O2AHwfoVSzHsyFNNCJ5MiclJgaDBQrHK
JGuPRa8C/ZIaOdc9nJ6yjNaHqLg97d5SMGzL6TiXq1hdByXqy8cWfpdGOCtcMOX4rIUkfaqlPGfB
axPd0s4jxxfEWm7116wg13b0+OAFmKAbeFGSVY4PDuFQX68mP9+1+3MIqPJUqr6ZzUNbsLrPWTUf
puAGKo+xo10sCl7uJQagHf2yW9GyNfmSvCE20lYk9QbOnXIVzDclYFJzZg9HOyVBYefnUbKGoHln
Q2B+v4X2LtGcyNT04gwQA13RxZJHztcF/KjPB6zmQakglh4CVRH+x4UuIlCsDDzNDGe/YMOgKGsB
8O2GyhqBQyKnYxbo8RNIXK/9hCOcXlEb1UlM0SO7Kqoo2VcQSvqhxb3+4k8hSjbgEbuvS9KOa8Wu
A7ovdhqK3fGtmz0iz2B+U9sqAots3qxAcLMAc4RR9QWQJEpZ+hwTMIRMHMUIkTegm4LPNt8qMJaK
cJwvCT5x11zq+CcAXcQ8Vk9TvjHx44M99urKuoM3L+MZXwvndSP8IHVWUGFbp2wxEyM0cmoWEMTC
y3R0zWOwtf2mEMTKP24jeLhs2nMpS1wJQ6GfcWzPYyTB9Rm/7Xj0pepIgH+TVfgelRz//AdwEL4I
k1WbVGaYPJ5whIfX9Ty4duWZN6L66k7AgiI+E7tvCa2YIO1yiMtSYLsL2YPwlZkN2IuFGsZXnR3O
zlkktGAVSTSeCrNM9tQVpgaCDuJlaDneT9VC+5daWuEyfh0z34K5sw7p+t2UqMF6euv+9xCuiyg4
wwf6KME/3EENcIoHT7k/x2FfBG5gyVQs25ksB39QwCodI8KhdLmi55X7g47aA4JOQyyzxbqL6iex
scu4gXkTa0rGk3bLmm1FwEwPEdbqIe8U5RztjqM27B2FP3W4uj0nUfNYn4r8IGexWCv2vZdmmxGJ
AtzEvGy4cQnwiKDsaK7TvoS5zp9POTZ4aH/Ih2CZdR2XukqW2HukNjuivKGKRNaVMb/36V9T+jlT
66gWtiZclaNpA9fhyvfiSYNgYN2+Tl4DV5Pe8YV7BzEfCg4oeq557DZAULzFnmrScREVM6N00Bsz
1FugZV9FZrpMvjB+1XWA3xoAs/OqbynTglR4+9BZJdofsWt3NOB/o6DZx7Smc9FFGyMW5BS+QEac
96hGok4DfzLFQEwPcNGTlv9/OA0qfBHx1lh/IbQqLUxUVjYg+6BYuXnrFMhxeaA09cg8jKKhCIpu
6oFPX+IfGs9lmG6Lqo/xV19hNPF99ecs5Sp0QMFCPErMl97THTVW3xMIrIDqIgkjk4IShrtGHB56
WEC0euoPmurpegQjF9Z7XwlDFm8uAUpjkGyhvqpVM7xJjZtR3+SZBkxemEMKDdzLOE/Gg6g6Hzl1
jvM4JiiA5DarGflKhiNDTt+H+WhtX8VM9DmbmBxDfr5AF97QUoupozcOfpge2t0NNmasvZ00LQ1s
RE1D2UN162bgMT+1Mu6+p/eEsinJkTL1Xp5MHyEu44WZ9qX39HfZpLC4NNUdUF6GTTwNhoaJFtvP
Vqbib4GkhGUT7hPVxC8SchVDfgusy665QRJ7uHsBvpofqmcjgCceRJs8LEPOOt9qut4dSqE4O69x
B0oz1i3nPXPNGWbu5kcaafIPLxHWakIJ6amHEfukonSagb7KIU8Maege70Lz/C58lKDkQT+JVyP9
ktJxTBkgzs7o5FB27cViH1GUfaweXZdzTIXe+3pnQ/M/TJv/sa4bEw4giuXQsJmrGpxhGfF33fox
KLnOUanDQoEWjtEILnUoedD5z9CGBRewUchnzw3Jx5vTRN9P5fRk+SWuiIoGeyEiGm5AmH8z/F3C
X6aV6uC1W5ngWLQMAyEj1AQOd0J0SfLMmDvQYR8IUgzKlhb/Cb+F8BGHZ+DVztExDPFrrbljo8aq
zgVdj2KCTEcXnGBvLLltpZUNZKvCUTVYiRptnwKt4DXvUFrZut6Od4TneFh43qObtYytEtbvxKZG
nMTmX1xKdpWzeluYUStJUv/V7j0E0h97VynrmauTeBsbZaQe4jLjGz6k3OXImdJZ1gZwf6jn1nCn
bVKTc43cmEXyCbG+Or9cnBMHYjNNqaUm6fclvC4H1xH1MmSyC6xUT9QiyveYQG6km2i+zeL9AtWb
opDy+fCsMHxbgT3gy0cZWsvRWT0Ua720IcuwUHCM10nmNAoyVVaMR1WEpPkvAJrJDFBq2Jzjc38t
c0RN8pEhm1kNWheWn/aDiEIohNC/vAE6hEkKRR5pugF9/TnNOgIES6RePInE36ummaOihE1hoAJG
aEzs3U2DDxfJ6MP7x2OnZ1e/oIKjD/ld4Fsyjtf47nqzOFGGj7Kau3UHAnE4PuEMqX5b/lKaNwji
JdV/7YIwyCmW/VedxGK3Wiw1BeVooyW/r/MdIAcA+nPuoXvciVoU795NFCl7uJvyDLJZ7m1J2PqC
lXXUcajkDU+qEYWjXzalwfbmKp3yxxxk5YvUL/VrzSg9RTQt64YhKi9PTwv+tPz7cIwghu6NeC0Q
ZgFVsDj6iGHs2dVOTUDaTvnkmnHOFZuo/e9ZYNJqjKnZXkssO1a4BY+AlN6aQ9H0jJ/ORMKKWUik
h5K6yHxMQB8+ilQMcD41B9gR41h49zuqFp5MJelhjIaBlp6mS8rSL15L+34k0FJs1YQa1fIcp+84
8MckJX9UtZhtBtQw6+bO//dJ3HeH3+LgKuhawa3N0rHJqXHGhewvyan7kh2arr6yNyQTIqmfisej
2gWklB4SYCKYC7hmyyDuQzb1N23qcpsB8jANjpH18/mrcfkwDSmpZDrvxoK9P6lDGIQpHVt4uZSX
bHoOhfLV5Bh4DPO0VnFA28wvV+Rp0N1vX+/vHQjq86SY4PXEzbLFkCYKTevFFoMmqfmUSRGTP5CB
+3S5C9jBzLfhvmbUb/eudFvLW2MPDowZr0y7gCHq3nQtUvvTPzG23psEXMWD/nQENDe+Bjcofesm
2/WCQUMv5zui7Fa51qQpZHupTlqnUaRmQimlnkiDvidq3svF1JB6SRhygWaCRPEHG3OhZyDaaDHQ
9m/7UKCFE5K5vxFbEFQf6IJLuzuZXON8/SrqMo8Fa2PVHygD+3U9Ci5tx8MNRRAW9xjeviwl8Xw1
Baq+2CeTlmR8BlXCTRoEZ0FTtA4wsNL20aq7xj0CE+sBqg5FWejDF6H/y+c71koY3dFyraxTZkwY
ah7XSFcOHa/yK1HiHO3dP0W67VdbHL/ME1yywpSrr2fmDL2lvI3sC72SZifCCNgSDa5gZ5goaiis
/ucdwbN82BoJ5AG2DVHmTym/PCR0R3qZacenDz6oiSZuFEApIOuKmRxW/mjxO4GQHT+rq1sMsSCY
uezhGLrlEuA9mxkedUy4OHEHtT4BSChfbYN7E+NBuMz+GdBx9GIqvjMPoIOKWZY0YrEC3hU+CHc0
6kDD04FGUtlRQdGBc/kW5VqasU6O2assh06qpRL4IKB8cftSG0PBYWnOp2D90bqQhjP40fjU2XDv
OCLnF0IPTH//rPFCvMPlJ1OSXTrJ9+w7bfdCIJ7fB6I05WLhSVqn/JtAdcHKv2fqrkRV15si4fIK
AZczZGj3441rkE2Ddw6LY0xh5Ow4nVsxknk9yuPKFOXF3xW5uADHBrhh1hmkTekyMR/16AWPE6Q8
BDycRCv1CDtVQMW39bX7FtwM1QaidnUmgkHYoUyf5Vd4dBFAmKWoXcS5jsMBVZkxBrvmNdtx7x0+
s0HagbrkhuXhNO1iEckVsV1vCojqMZVpwp5ULRgZbJMWikhXoFj9tfjQv3N8YRvsKCo9MmSS/lgg
2SWzX9RiBVDCx1pP8C3peBdprClFpFZFvOUReYKdSWZN9BGkf2O0yWTsFF1NQqPSsxzZnz5ycAVH
XelP0p3Mrro9grw9XxmBLaEdhuSwZgD/shl3vAJZN4bf30knsJ1JWW7wTqRSlx7fxlZny6AySIXP
9ykU9YUiyOmvy1eAtlPEZV93calGhD6IH6TnJNEHmhjfqzXPqKsicAyacWjiXSzvWCJh1vgQrpL7
ykU5FLSrmwT87HqsCvWt15M8WGRjw3SzRAwsEPTtpS+H03p6HWDYq+lRSO5zdL83qH4+59GRtoID
b8dv+OYg2/w9xr5MzROpQvVyQlc6uzRqi3HfkS6U6pdmg8wYqibZ+FO9UPiHWksxlMLozjiT6I5K
2Ca4rR2p/DZDcGxIz4qlydBIbQXk1gsPGFl+I0kiAwzEbZmkvpC41Y68g4+xu6d/WZP3rVf7Lvnv
nVCjvjMCKYMlzxC+fSs1yQKV4mrWpj2Tajv7OM+xYjbJh2xFnT7z8X+U+aHGbDnmLp34+fO4/CnE
s0ipxN1dsgGTNZkUd6Gh6AcUMAQqiGpUu7dHWYakjF+xdSkoFDFBSrOkUiwFgT9UpAoEEiYdfKNN
MDSXXTA5PCKjKjKB0K+9SKkwoY5IEozPoxb73dK+LlLjf4eTeJ8P/inH5GL2KhLLKbuM/yu7dkb5
nFARxT0ZoNgGFTo2vFKXkRAb9AEVy1Jg9CzhbKWCKZyfJcB5DIELf9ih+RhN3G+pqsdOD2y8+1Mk
q4Ovu9ilDgjj0lfvD2eh5EQARLGPgp9yLwHzqTFo6DM4dhWLenB9e86avyJWB/Ga62GQq3gQPXIL
k4984NvpyfBiNiZF3hO8vZLOoZUnKgwY1BYvZTJgQDaaaiA4hZQFnTLB+lA2ryAuokmiTKM9goVi
/gxjV9yvVVGkwrTKmHH/SOLW8eidtTHv0kroA/9eYlTc8tK2seR/3hrnvi2n00astkVhntLjWl9H
vtL0ubvdASmzqUexAETmwenhU0IPsfEofS8E7j2/OlUayVCHDR3lQxo3FEiQzjgo6TviQP4uQY3I
gvIqzxdQi5fTwxUxfFU6ycBbPgR7/iVG1if8C3BMkN5scPSJUo0AcVbvVLvX7NArLtvs6J5UtrUI
ZJRSibhDxdEg/eLU6wKrkl9I/cIhsgVe3R7sIx5Pm7zYQlpXBNDsa0awPHs30I3LdlA8O94VEiAx
1UZPr/VfGRlAW+5orLUbil6C+BPt3NDBqnX2DgrhcT0pD/wkRXmqmSAylQjHkl8tlAgERNOCM5Gu
qO5F3xTym1WO164kDgpYaz6IOg8iWCH8NSxIEphkLq4s6bcuGpb3SXCLppwLtTpkN2SH6X0EwCzD
Tmnp2OBKFfpghvSPglnh9+JJS9QTeTQeUO8Km0eQvLnA5VuRhVorrmLpVCcCDfX0xCjJH4WW6r8Y
KoQooFeYw95b+foVURRf1kQCl9a6X6ylYFVXyQr73YnRPZfB04ToP61sfyR0BvKR470V7UMBCF+s
kiNDTvctrvFSsydXTOpctuF7BTw2UyWxcmXye7cKlXxb1dJExxmM679iFM9jKWws0QgtC8QxPZoc
kv13c3fAC1Z210JEs1FSjnYcqPtHVPHGlbyjAjLYvXwTPWt+kLaokLfXmZtd4Qh5mZFY9dYcfeeh
4URt1kd6Ky1u/JITljwKBNw+hwLgb4UAnI2C2CMvbIUw/PYaosTWqZh8u9g3od+x5JtBXrpF8u2I
8ToyOFP5xDQ2IltPKvaJz5gJFLG+nNEYnEWLKQkdG5mRWZeQH0I1YGTo9/heHrzOrAqZ5B+Awebd
+x4cBX5p8LyJ36V7Rriq8He9AxkThzc4H6x64z9nLaBoG69m6mnidyxCseH+bCoOpa/8KcwNhb+X
63uHX8t96e78Vo0Cjdh5nLlcmBlT74jjYCL5xNYrEEB8L0CW1+sFECs8kh3+viBdrHPYhQU/buCD
QCVa54Yq3objcM4X74ZRI29GW40Q5/T025P2zu4Tp8HwkHqhEV9KZhTEzVjiKD9d5AT54Dtmx/PI
E4ZLyReOj0mqwjQV+5Uu6NK+itj55kWdP4oxSdskb0ee+nojwPTcCjAYazjpQdZ5QBDsu50S2RL3
p+nFlxFOZ7s+oqpOwoMNrhOPkuShu6fAHwDkV+rBkIbKTA9VFkOz8+lw3aFAUew0u3eZmh4yxgdL
QuCS9mMOa1srgrzeCJ2J5Ta72x1Ta3PCHHpwje495HG41B+6haQQ3N80fSoKMgMLxx3lPjBiCvWT
kM2C8NahG34DdAEMHh0GfI3djtQDFBG/v1jBo+fPSL1b+rW2nkEXK1bBqB5FmPW1Aobuks+NSV3b
LrLk7eShLDXDnnTOO+6GlmfRyc71OAFBcqOokOF5dRhBPzocjLZIiF5UlC3C/imO+f3q+1nkg1st
YqszID8ugndY2XrjjvaDRsAwRT9Ix5H5zgWe/rqu9qgeBhZ7X8efTVP6BEcylg9VYT4URus1i7Yi
jnZpS+pw9vBqlcMbsTkHUALuOy6GwaeJ18+StoiII4cV2HUpWzLtZpSr/O1NU37VwFilITvM/6j6
Zi1XarRrMw0dCvIQtmUrUv0hkWa51cqVB5jNZQxC6MKN0n4rGaAnBAXKW7DACn2ffrVCtJN7W3qT
xF8E7lY2zKBnXZJPQ91OTnBnTduWPjx9/sQiYrKkp53ejSBJEO1x/vYYWF+H7Z0XnvUc2cfGEsXc
JJJSKFKtvrjk/v+NAGqlkK3hZdDhg7wMfEddghRveJyZOihb9NSSjqL3YuJuW3/iexkxrGA+Tw5S
pBzCCVW3C6zYuMRqV3e/2nZ8yitWVlPbAc+qFqtu5m6usedYRj5K5Ozmjt0V4mJTEZZRkaQUko1z
gpXtIpmN/HUrEzTY7YvTzItLjoEy1zPNZ/6EytQId3grWUeV8nW6Y0AGreNUjRvjhUgHEaUrISEm
g69YFcBxGO1WThAGnb5wWYbjfnhjoyafLcZcl/B3svfJRe0ZVDeUUAWWM2Vy0MRd3GaBXnM+SzW3
kiHdUYLcSFnzTxOn4+DGQG4UrVkw1e5eDtgxvVdW6IIkgT8jm38lM9vMKgfjZqVAqZ7A/wIxXY4b
EBmJ0ajxx6aRI3dhK5Xihtesf/6FfzdNyZDK5oaSIGgE0Txnw79/I493bQ5JB3SkRR0fnHJMURxF
X4y2urFgyDS5fNADW7OoJi4OHUILj+D1sC5iMdjf6S4SX06r6F9Hr2vUu0jbbGRjhi9KM7PuGvqX
RSOkw7OamWShJ5vfwo+cCOW/1LFFhT+Mj0Ds1OIbxGBdw1p3PxWJw1akxORWp2jAYP2OzHpJygAm
ah1qAPYZOl20bgEiUx20VNX0KjTdPxIs5b/etRWyUW3kzh/nMyGOUieOEcMUHwngWsofhY0P+dLM
y3vuiA5Xk09+k7rWQI9VByOngFnBXsqmdEzWKr7lom6M+jHeCh7xZz22lDQJOiYI42/Tdx+nMJ0h
o+/gmSTp7Knouuk6m1T1TMxrSGRY1r4eKd+vH3AQAgdfteZuJ+MDT8ioljOhbdkdKxMluE4pKbYS
loq9KsZxjiARkpGPMLfjGXYiCi2N7KbocV7I3crb0bNPthRv4cIQtkkdfD3kmmk3PmVxHYITTyg+
GvK8228IOdsGud0/5IpZTwYkI/elvWhpXqDAMdvGJfGlAwlOFFyRFD/QurgZcAutC+2g1XFeR52q
w2zcJefyhL3dI2M+8/BGDom4VBkwF8wpxYOcbW9qxCcKWyVf3+8DpV6GGZrjk5h4c5wsSTtUlxGL
GfxJsjBfgTl/aDWttm73U/e3PtruoANn+86jeHKL+aSIrUgCYr9gEAi1yGoDWpaIX1rl7vS2fE2y
eSdYCxEWjpdavHOU9Sq9mNU7h/gEYM0wYkweE4w65anuMvIFbn6Avc2baetHztce53zhfTG1bZrt
4/8JLbFZfKD2dskyJ/6nRauopkgx9JXVsr4xgTG6Jj//2LKU8e0Q5DAOopFHtw1Peo1bfVRhbRNX
Of5TW0QuFXbNFGYIbf+y4jf7iyh6R+OKiH2/rUYXGuMgLrSiw5+4nVGJD07BgybMCDBIhIMAvgK9
xgsDC6EF22PRtf+dFI3XXEaTLJP7KaIPQlw4+G7CnhAQTrJHby04wOuZ+ZTpon5u3oyl7mimQRJG
FO/rMnBcQOyJYnDm3kRXJky1T0U8969fkpxGzm086SWkoG6P78JUnfZiAiFw6mhu9kQBQMbtHfnG
BSEkmxmZykF3CuyFBHvuy0qOZXP4PMHfUmBC14xvkpH9c4LjyQ/g0Em6L+S0usrtq3J+c4wR7ZRc
MRkGDapbIfVjqqJFNTIFBfXP1nChfELQW9IhZwR5nh5Lsd6h9b4DlGUF+CEjkORQhmM+vwn7Jsxu
ePBZpLCfSTxzOxQm7p4BL0+XbGjEey5I5O/GGQQR7O5y49vmiGDX+gytGKv2KaVBNnIPmWb2RhQh
qsEG9CyeQycV/jNf/myKu1cC6NqfNmMRbj8UYKeTHNNUdZKNP/JbB1+zpB13tCkrlW2h9S0FYazE
8gf/2BbRtTJuQi0EQiIzck37aYNpYjPPvS4QwSLqsRi1sL+dkDvodMMhbyQo7pzd9Uyd3SlklEZv
p6pdstbQNOgdFtz6qehicE1cUsb4vrU758cP1UUImza5rFHgidv2FIdbbEKmtscRqqkvuxnUKjTR
DUR7dGCbJZaf/Gca1fUbc88q9+qiCF8hiwrqwjsSgLxB6vh5ZCQtCtAj/AQv14GJ8WVtASC6unWv
IpCLBtoIuYEzPAdeKrJ8L+ogYaoxT1rIjf9bEQ3qMhxKKuGL9Ja4BdCYgwVyrlCkyQwulAQ54nik
Om4+Xe3O/o6ErXkkYYJgW/W/3+jnhc45MJ7+LZtE/MvZuRjkbUQrf/SbbRFjmotYOil3loYQmYEH
lzPmeYr/rWTjRgrqyq+uIrzi3QCk3H4WCoqJAGuey6QUEcJ/qRiWpplwRkh7zr5CHYkumavhVN12
RX0LM6mQAUbohu47PtKbXlqkxil+DUKkjySR1dZkFUGKxNGtuFD1IS7znGkQThfANrqnXkqw+RPK
6anSlbDTHAHF8KxEOA5cP/rVucqj/8QxKmgLNLG2S+vZLS9b5TK+6905JlfmwlJntm8xtZtjE02V
4IWDC/gffoQDJN3BacYEt9qqkWkFoHKeJlaSqgyhqBkLLaUR2pqXwEwYuodCPEHQM063oeLbg8k8
PY1+XcuVtG+H53H93eDfFr6vgYCJSZ6UhClcQ3VPNOfqyv8IgIpseWjtaG/mgJ08+WpSq8FGtKLB
AhpW9dceiVTrYi+MC4fRTtj+0TEPxYde6iMKTtwk/1lUqSHyAQ+V8yU2DNsKHZADMGDIIrmoyY10
eJyYypjvySuMi6UZGdP/4Hk5SBnN1xkfIP2+sx/RLaT+vNXnq8Vc7HCzXMydnePNCqgnP1MChjOk
1fwClW/EWxgj2ro+2bIaet8whtOGKrvA+Xe9cs/0/HXIqXrMppvDdjYH1wm7snOxUiMMIuVo1uWh
Jt6/HlJDlVlRjsw2CmplxkW4FKqWCltjpJCM8dXj8LZ64as4NiNWYa/eRJKdy0zV6Xsm41Nr4Ej+
TKGmsaMQomaotuq4JXP5l+lg4zv0SXDAnMtZOUpTjhG1fxdGpLNIfRYbvuCu8hv1r4Px9CYJx3NG
gx/sEicg+xbt6CKF6sJZPdnBQKPz5w047RQFyYSdnQSEc6bM3FkyMTQ7lKCTd4aHYW6CtzVrPh7m
kmNLAgmfLmO4AyzSW46H1MAu3KG2/q0Se99kecbGQ1A8p7Yu+JApmJndT4m40t2OR12pzUdyN+at
Kl1flRE0K86Jh129sUNswdVV1Zf43DdPfxYLxNa4l+mvrlYjkdh44wh+RZAlkV4PagfsqgpBRt0A
NGzwSzvEi9KjB4odYGLd+8IBdGqNzgRrslHxafP0uKNIvT+85RCQBS+QhzdHH+B7CfyDX1xCaPS9
V6I7MFNa/AxB/i8z/KzV1shrtr6uaUWznAbJ/Wz1xPTpteotdqNDcZ+OogH2STsxCtCdo3Tz+Xxg
IBu93eLRjAmXPxbHS+jxG3yULwIvKDM/KMGKFrtFPFCWN/XDKC48e8F15lcEgUr5MCr88oKhgXuB
94+OoPhEGE1GlC2rHdF6MT2YTI3Yki/JgjngHSQuNdG119EZftd9kxI0pnq67dc3nnjXePSeVG6Z
MNn2lvsCyoBuboQ1Y5qQMWTopcVkRrRSkD0FoUbamkySmhqsqUfliTxAx2WilDNkKlWnPVPH5l99
ha5Q5y76eXku07lp0fLGGGXLtp2qyClolqCkd/Qimh3E9WNvEI6nfQ0hFLbHvNx8EArsQ0TzYz3A
NFtY2PmPZLKJvIlQSWvjk59D82XWcGFZfHCHN5vzS16CGVGtbkYDZlKOSzRCCXRadGfgjosbfpLp
u7c8d3u1Lu5EvJigWpNFW2hzXn41eicIpflT2tqlJ3kAFJ4GPeoCP3ZlRNtP90v6vhscinOLb0dN
QTmmIhaTPf8Cvub2lgr+2hDGCtt2HH+ArY3/qVCK0yuI+0NnGBAsKe0KcjicfRalZ3OVJJ2moeQp
1lt3mdmytLdYxIp8brT3+h7ssjDiajG0KoWVgInn0sQQ5mpK/3Fq6aEMQWT9f/eTy5LmUholDjHN
mvW5Nvje1i5HVZsuN72bo/Ci6YPA2Dcdb0alcfZJxdoqelTvkzZq2xDfJbdvI9CZ+SV6/Om8AvXi
GDdG96UKTC953nX2ww46IIu1SoCJZhL9ewAmYbFPMv7NdxPC3r98UPnhVD+8FC+YbcfWROBwpRdu
pMAcznqrpq+VjgTChJ7r3C+KjKbK99qyVfIuCdACg5mAcHk1NHJR2tUmQGyT0vHO90Ihbj3ytpmU
9GnxuEK6qLQvmsIdMnUJG43gpwxHM9Ctnaw7NqhiCotsSZJ2etrjm34Hkc4LbMqC0HYiXZwHmD9j
tJ9Bh47ZXQYGV9Yz4b2BN0VFq4lSZUXx25O/POlujFetPt2X/tMu0yRuERiOR/+xmVyuTFj7J6ZR
9/JgVCuMHYNF7+/HqqKF7Se0aiLRcNeNKKdVN86W63TMOR5e2LLjn2REIpSIn+83oGVEe3ZRki7c
jvq7E4xeGzNG+oISZeHO/s8tgX0QO80ALsJ45OXZ7a5Lr2jtnNQmuA/odRKwFPesNceZGpHvJQ6l
95tmVqzVehckkANLfPqBf+t+KRaA2Sxe7mM08hB+xh3DRCdzvQTRbKB2j3xBe5vPpmWL74f9Huok
IDAIPDuBZK/0brPKlYNY0shaBQ9ogB3Tova06wHmhCfFl5VwTUYl8UzPGhlC4dRJ12FYNbi7d1fF
b7ovMucMCtS3xw+rnKzItBQ2yFppZ7a9DaHTsKYE32CD+auN9/wo0HCl29p8EylsEg1GR7NmoWf3
aOFZR9cw5H1Vzw51+VZaG2k9wqjMknXNjzNMYKtTWVJorKusVM+1Phjhn4gaHp3ZHarqnYnw9uU2
HSVCSUi5WSD8DueNyem5IBBb+nrP/TKpZM0zvBEdIlLgduD+sgRtglH8Q1ulBrrknjy9muHF7vt1
m2Dntd6Fa/RRvQHHwurjoy7W2mw0YT6MywPXNl13Ye5alr5D+M1p6WN3PO+2LUzUWE6pHKCq2TXT
JgwSN7sJMBQNmn2Ho3NZP6fcCEfMGyszYruGOpDgWfM2PeMabp8wic89aA4jm5mqESn3TS9BlE1+
o9J7x6iVb7NgvGXrS3e1dc5hU6HVpeaWztqYCAHIqznUtmI3M9em+m8bdWGSXQRahynzchycLhW3
0bzMhaUeV28/bEl+Tfh3rcM3Q1pmoj74kpqhmiWrDePdVPSzU3Xu7w2C43NPqIhthGwoHX8I/HyL
9Pmou0b+G7tkDHwhdMT3JLpztOXY0YyMA4mxG2d2kzU0WJ1TyH9FT1pIyG+ufZ1riC/vIUhUgwM5
ss0Z4667f9RiF34Cquk803guA89TiLElbseItrLY2mWKiNubE67kTJBco6nLId5BjVUdFhkwRpRC
YDod35NaBi3GDbZ6dB6L5hC9HpFMYtj4nLK8j4GF4lHeKjt335g3AW0ZgMT8ofGEDYdeeubiaNfk
9Griartd+NCGwQrKV5kAy3W+rsn8OOB9nf2O0/Tn8pWfb/mjxVrJpK9pXKaxedEivqMz0Kw9mvi8
wB0jWUMnWNIZjmTaLamr7mYwiFsEzJKi6npsOpNBfJ1Y0Wzcx/X3Io/0Z15OmMYJT+HyuGku2K6A
r6LBJQA84NaRoTBzFBsU72UsnpQgcFnWRsqIMEJRE9YkxpCNK5oEBapiGfEncXepKy70NCix+wbv
QDvcUdbuK7Qd2O6/kcAketKOSbAtf/DfYqWBEZ/YpfDq/u5Ig5sZoKmJpK6jaFquXL18X6p+te+o
Wngqmwg2G4Q0Ntf2fdW/DXVSFuC1KuAUgYWx+5YiHvug7rSEfev4gj1wCRXOlBNuklem0pYpq+qC
mmTcMh0K0v/ACmvJEciNq6rucQmqrhKrVUfDU6KYF80DCnpmVblbx9LxmAGkNpbQaF69ErvTBxWD
J33Z1lHmq00CNh1xrV+JcjGpyLPxrFfxk3YsilyObWFrrlyShR8rYcvSj/521sq1jzPIcdnNHzSN
fmd9/1QjRLuMpZl+OKTU0jDFvUtTBn08Zzm36+xKqHAzVl1VwkjNk60CckPYpxf/kPaWpeCqw0VR
lW4i/oebLwZA0gKN7o4a2ZRqk76/RnXqvv0NNUtRd2uqvPMYYZ71Xog5Xz2GaJS6DUaFzRzhPMkA
hfRx2ME9Apu1CX9MeSm3ZGeosy2CQX8cs6JZ1EiU2pDBLBN9CXVoOLj+vUL267Uk5a6JtWgI2TEQ
V3USxRbvcLyqnDBrpAtl03L8GNhb1rRilvVVJuVjPPQA3WNLFj9xMJLYU7mJmP1Q1ofvi+YJKYwp
KpgVNL+Pyj2iTYGvoRfkz+JILYM/imDVC8JZMZcHWuNyVZozZ80mQCj0Dck+mujZUpVRAwh941cy
UQY3EfKsR3dtLGbkYPxm2/s5w7d3PyF1I3CQP7bTHVqwskAVjA3PaJW8AVxS+/WM9d8wefLCsqTK
U58qMjwFc5PknJe/17IZBq7ipUGGa9wJRLrBVW615WdgUg4LDBqxHfxTkPQzv3434OMHrrAx7BtD
tCHMJhz8y5Xw301NFJQoymvgitGHMeJHsDAlQu/+wkmi2kVdFql+ySaGO4Ux42YcluU9kC/Kh6zu
OQdnkazwF/4/iMkqtvdFsCUfao+isjpAIL40ULg5f5CUct3BPNMeMXqoW9I4+MLS0Mis/JiWvleV
XOIpxzvM0ctuiGWJhKzlLGZKC86uu9nVwP5nIeH/EiHVtmhkGJtjUSPm/x5md0iuOrUiyt0AHEte
ZbgSGiZ9/CbHW6at5s8rncgTbSVVU3wNHPDkREusac6t9ASmqKFoDGgoWlLO/Aqoaa8C13Tx+LYv
lew1n4iqaYYarIgjRQ/jxTn8cAh9XXQA9hc9o1dIfczrDlngmfulDtWaMuD/Yc2rWcYBB8bXYvUt
p4C32Ve3I7UXUvkDF0uw9DC7R9Swy1yRYqwqhT+RoR4DBe8/BJ+WmqAwcBYJIiNTCP7FIu0hepxY
vd89ZXl4DSbWesOkk/QQy9vQGr4N+AzlRnhadck98Fc3ShMOSG2dcUiZiwb3iY+ChC0sVGm5VAA9
cMheykpM8tNmtOu3jxcUlBu8sTpsa1F6YfxQ95xrYlyp0VJiHW3B15ImlS9HqCc/TF62c3V61yii
uNdIWUzGJndss+1/uXXEXmdVOiSGjaxF7cXY9qnsIdvKutZmMbrxSomZrykLTrV1iiokEOs9wLZ1
6i4Z4b1HD3dZ48HXzYCBOg/Ak6fHr+8NPfUSYY+JN+Yf1NCyR9gk8HHog0rs1odtghHl01CQbPpU
w+J6KwoQs5atlBXYUlSZ1EfgnWAMQ8vLOfpRn72zxoMEwsSEjf0awDgTIIbDJPcKKt1IoO4Jzr7g
Hy2OoLgTBKVVSi9YjKpHsljRBix67TRcX/Y8kEbodzn/4AcUve9/T2O4W+wKUr4LHmmzdfHNsB/F
NxY27176HndtS67PtVFU05Zy+7jCGjN11lGSfw9VrleyVH1kw/IRmv3YY+F0x1YgVMkjyG0KKJ1m
ToaUo1XP3P85etRnYHkcmeli42XilvAwr9l6K0XfQKvpb9XCUakFTdhQAcjEplq3bv3WrwVk7lCp
s+Lgnbqbhot6rZCa+luThFATbhYxLWLx6ceeTVoRuvthgG13UF3hQS9oBHuQocwFOGDHouz1+hjT
v87D3yOHNdjrEghZfJsXHhhDIhrToCv9QV0Cb0TB44AsMzTwF4zriot+CKitF05anQRsbYVWbqIs
dR0Jp48UQ9UVKijoU7202DSpQRxqw0PugIv2EID1qSS03mRBupYhwQKr4vW9/dEZpbpk5Lf5kHFW
GaWmdRHx1rPvTT4KqNflOJCieLNcOFzPfCg7dpvHgMwgU2SVuHkXVDZhooSJPF0H6wNpMA/oWEoL
ocbl3Rn/V2dIkoOQWRFaXawCna5XfJR1lCPrGoTWrCNE5JnnXn+3okAtBC27rL630lmoIkmuPrRK
D6kXSAswX2AVtS4LP9BTM9Tqc2F/6W6Q4ORlkbxmWJFr3jJmbjBT5+Mabg9zWJ+snBkaGnNCGqUM
WEddIMhHj04ZoAS6iwjyxLLcS+T37TyV2tWqS0I4Mo4bUjOhRVd6i5u7ub81DeiF8IKxkUWp8PIJ
HbLwrNaC7EARz9z8rdJOPJ51DWFhSJgcZpp7DG60+7wWkI7kqSKbrtq2NObD8qikOPKVWuiAaxwo
iYy4lJUKkDNAFi0ok6hrby/yocwxhPT6DWxi4379vZBeE+1pzf9YwKEmzy2cG9gKpThTuf91cvX8
lgGvUHtoP4nfY/nglh7lp67cY2d6FrBkimVDH3S/AQl0Q8sw8VbJkwFEdC22Be2Y9CxKIxJWZg/i
pbrwWcvdg+9TYmD+aBllaqlXTMsDMC9pzHS7+gIx5vyztd0FhoZZKU5eKR/NCSmig+b3K+b2mCFA
pBkvi0ASCu3YRZrp6+Iy4WP7tdgenbTnQ9xB0r13hnXme0h1G6RdPRIe5wRvDjUyBKbm5eePMnAR
npR2NopUgTdQBk/uOK3h9Tk7uLYx/KAQK3fHNbPns4PcBsyTWvn9QOPk8JAnkYR6ID5wgNgnXPGC
7SZBzKX34t49EFr6khL4T56MXRl+79QhJ0a5OMP5xzbMzSvLyVTWZ8opIOnCaZDS5Q4cqPZp9lvt
BOiaaP1mWxImccNQGEY/2BUMXu4cOx3Ney6n/mfP5AaG4oF5mc+bDCMCEUOuXxGQooyNbAHbc/KI
o7NTw71wPYZm/7Kgs53phkIqdvH5PU8O4SmO4jJkXvoC0A3+Gv1geyLsH99+Of/LUR6wkBZYDlPd
7fUFptCy3as60XTSvMGNr10pzWWJ67HAztnMPyyNj+ubhg0VQpsxMAeMaWrd7v/AC4c9b3Nxdugy
WUVujH7AlU9ivwN+n0CN9Lrkpz39G0/O1erWTO1yg/PS+zbnnuiFZhfn34FUoU80ttNN034TrlTm
w/AUk0c+F2nQncTKT7T0xZzC42JsqMONhEtBueATbCarhYjidzFM789UkCOe2yXCLZG6Uev/2GCb
xrR29CGSj+HOPBSVTMYW7Ei3ta7Er6yoepyxUA+xQQorGWOz3LsI3EJ4yFh3ASyoEO7c8nxE50Al
veoAJ5n3LcbN2DMJeoXhMWwBs/YjRIT2bCL5k5BaC4S+icgD8GEelOsBUzyYN6PKqzfY13W4TLW1
8DpfueuV1k1oPFN9o+YmjWvVBrTXkKr4NIfC80fYShJe2jVRS1Ac6RWXBgNYs0CrwyNNVaTfSwDz
c/JqJ0gB7AA+BypRcJxTXk6yNtbSAvgl2JIxRe9va9M0eAfuRRxNWoPZ8V5jHo6EFIZUCub9OGqY
vbiiUEw3VeVwNH1qPcceqW0Dl7xulZSvmg/1E+/kEQ+nQB0A/uV2NQmLhbYrMOj90SdBGHJJzzT1
z6zcPuRgnoPbemKexzw6vAWK5AtnkTUAxAm0td8jL45lYd02qkgP9/8yJ5JX4cG0kUvttUGkkHmg
MUCYnsmY6FDT28QpaI4p2ZbZHZ7JTbR4EyRxm4DhqLSm31fiBsUU3PEfG5m0t6zS33a5j4/zxMhe
hUKQDE8AvQ+PQlqQjkvaR/XEI8zDnS8LwJpPXlw8HdDSqs+wMqcH2PtS9vGsGp5ZhCk50/bPyLX2
B6GdUSpLYNtHBjQy8hUFXgKbrRj1pGXUm4wyXYIUOLfFWbl2M5dQuc96awwSDczb7pqDCBBSs353
pIR3MlgLuFmx6dZf8Y4OyJgaOQlcSvqbgs1ziYH7pWCDVaIO9mzgl5/zwjMusH/HjG2cuacC5ug2
cMIH4WB8/hGAx61JLjWKgcSCdXyPWERdTCxV3QecyA0HpvqAGhMIaaZHAV5xXzNTUVBkfzvAqFxN
PiLdtrfmi64yK6fPsZULBL/DBJgr8dRlnCOt1X3K9jIsUPY8ADkPu9BEmnJXl5xR7KuBzt4OVRtV
AbCuI+45W8curmX37Cs294Cio/VQNvmEA1XqXmRTMdwcF4U5MkfJEi9GEtFh9dn+svb9vpxkYOPC
sGtbT7arkJLhr/WZHQmAoRho3S/ZR3r4INYGt8DMS80mzuJ2+U8zAZQFsOO+o2zGphy1NsAxsgc0
djR5R6XSvPexiajpLoSKihLTKYc4Mx0iNtuPKXa25ZtcJnFtogRnz7Pqt5cJoyehq9i8Dn4ofQ0+
6mibssnIrTHKtAWOaZ6h0n0RD1xQ1qc63SUMHvSbnu9IJfgKTiqSINnSZq4ZMFjNX9DdTB98m961
ZCnUlsLlNSOoE/8p6KmOWSqCxKYznh1tEmDiYtCgoeFNsvvCNuu/LcwT7R0JvxCUhoC7JLUo2NVM
c+hvGQvoHKCcvz+TsTHW7+zihQY7O5/lAE25oV6jNpHV6wWVAbz49j9jL6WVXH0r53NXAdrZEC5d
2FsWiztYFWdVWk1F66LG/nwwiV4QYQMj4S+46/Eatkp4juxZS6F1G+PDvgYs96kU/uQEEwgu/5LO
+jZHHUjegcJt9dSjuJPkGhdKt3RD3DDV9JNR4bAuvFGCyjKgYnVmskUZoW1ysNlws12LoRkj/w+q
kaGBCJVink1idtZhtePOzSPeSlhxIoQ9rMJHA6zQkXMQbWSqUO3mXbUkjHWS4zeHXn7mgod3/i+O
hB8bxRkZMSsWYAAwQ3V/CPMLJxSvA4FgjgvHPoWyEtrpiXOC6Mb4Z4/HvOZSTqY2DwiyL/ZuiSN6
Q7x9RO3rKwS27qhvbxfy2e1KuzqATKmxGYlI91sB84JJgvqh/Ae5HulDDteL9EtUDDGLx/y4/sub
ZU+FYqfqzkKJQuOlu7Ztn6mF3LUAUoNQOSF6Nt/AIzehLUa6h6F3LOxH9/hmGvW/Cy5qqcSfj4yV
qNfj6uMNjP5qywNsUsKBxMJ6PjWBMyezUR7vspkE/+p1bTu++wvqgG9znPfJ5hDzqIlpuXmS2IzZ
w3p4DUjLjuYteHApxMZUbqODhp35Y0wMEdWAwvgdeZDNk8x10CjNaQPNZS2f29UNDmsijmMYhWM5
bIRRjEc8c6TU71Lk71+Wj48z4wjcfmj5ekH0d+JtKabwBCOv60OJKWOA82y4/XWAAo/p3SxcPBzZ
VUM9SxPtQGJ6KMhtymqazqahodJxtDzpp00v9Ciu8rIn6xDMnlqKpopEVUQ4Ln1YfsMH5gKaauoX
n39Tm9u9xRq9zCRAuGDJMNvmRXxf6Hn9T/v1fk1grSV9JUcqccn0xkJao5a+LEHYwe1WMmnvTfFZ
rOW2q0rI3s+lcfelymoCZBm0qG85tYmFuYdVWl3O4Yty3My2DrmbJWe4eQ0+ixktc415MEuo8Cq8
ziOG8lwOVh9IRSCi+yo0vs3AFO0GeKsiPS1idHR4VqeIc2+8uTIU4gYRAryCxbjvrL/pPpu7zwC6
OBpXAKhNg307iAKSo1mJo2f48hg/m2j9Q3l5KZVYtfHocLF8zf6Lh78QjV7F5KYM9aQkHBdehLaL
QGfk2+FH6li5bDXBotL0EIpFybxE4oHycpG/HJHYqjqnN8DbnE1yq7XRSY8yidIgXJ6JbkFdX/vr
L/IS8a8zDbnOHukM/TjXLxLMqyMuqiTPyfuYoAos3jfy2WL/uPwBX/wbk3pD6UW0S1UTYkObBKAQ
UU71sfxIvPfUGHFgFMxXr6ywDrzPsIi/QvbO+/USMwuG8pssmfi4tFyHUzPxQ+keEbJ1nHdyAfE9
ezEcaWhbS/uAJPb9LWecLIZuDScm+OgtBoLJxiNlUqIdD/FRTep6EhLB408zxFwIFOdC1nGy54ow
cEGICGCAL0RIrnXPyRlP6crOYSqG2T38WSVaxGnvpI3DAAazLK3Pbr+C+XrOlxUohOBj2NuksNVZ
Y3NvfAvFM63Ou+n7mVFJdJYVlBWoasvoquOO7YFPooTs1k0pkjzK4/UPZ5CxgHe2SPSFwirUyXmn
N6vydnVbN+KgZrsilimj0OF3ttpsXVyvrZcCuA38Sjphy6jkQ+SL7NFL8w9EkQ9NhTDTt4j+cJ6J
aVUWYoCAyHqd+ZbeGtm5eAnlWNiWBN2XRisHG1dMaEoolZ9JDEUnLX73GMVsAFodocLHmPb0GJZj
z71EMVOgvw62TV3yVA8VBncpb2fxZD6PtXf9jIwXIObWE8z0Il1iAB7OL5JkHVP6jQrI5jTwH4zb
w36o/yzf0e9ieybeqsM9VuyEh4KNtwyloEWCwm0IyM7qhPJLYp3c2Mh2lSchp2gCT6wo9MsnqxSZ
25pzqlybrgGGsMGn42/QLfh5Unb1EzleYZ59esBJrXOfWMotcU1hhM9MJjY9lyb+HO/T9TIEvRBE
xdmlHS7VZ5lP4myWtshQj8tw0yjDYQ5dKMsOmABJib/2QPtBZkT919arvoIAVdOboyRxHjOI+Fb9
Ef8OG9hPuP/EeBW8telS1YMjSXTY9MuPChZtUct2lovsnaVagT4Q45N4C7vgZHDY01zdsHFy9r7T
g9e/S6tHyqO1Y7+QM8YPHLovHCo51HU6ypq9st8VuRQT4Z6y5ZEft2/TybqrNur18c59KYA0fvkr
sL35v0ECJ/8xZpSPoDZwJzFnQuH92hZLLv9bUP5UNBH0MWHiA/3PparfRAadSCb7dNiiRIbZuA1R
GLDCl5DCCmvfsnJpWRLE2LyaRKYxxr2oT3gjOhn2G76knxsN3wNf0uSqFS34tRvHxBBTrbzLpZrx
pkirmSRHZC5MPijymi2o/VBC2c/xWtmQcA5gEuAjUlCvb2B4vGm/6jeBPyAduuz8G6IhNo2wnZOQ
dsEnH/V5KOwJds+ch7RnesUj7ZGwr3AnG5EbUXpNF1zJPQH9vVIW+oVt1rydtfaFcrnE526yVOd5
GyRe+opsDP/KAj7W6jOgHUHDQmnYY4hsfQKMiFaRSKf2bV1h7XQ256LBRUjWS1D5hDej1tJR0j54
OEIjfVLWgT4Y+c621khEUM3EvPH8QfOZoHmNEw2aqjeIDLuvX7zEdF2cypo81w2wjwMGkvHZGbbo
g3sUUSwXwikWL70pJoG5VXTQErpA01+3cZXJ6LkRfIYbrjCWCxrIqyuywZQA5BekwnJ1WQBEM0HQ
ctdxE5VKZAuAqjMAfgF2wgmmjePRAub/Ga3HweXSMoRustoDvY7Qvic4Uc5nRmOhJ9t6iMZBhGRy
iNg78WUDuaXjMNKb1D1DluuhUdH62buowhJ2ixJ8lr08BmLRWy0E/WqlyRmN9uiOCZzwNpFg8U7o
HpYyuUE0eiTp5q+uK9e1TeDofEutfI3fnHwCq1Q/enLz5KX7QaqG7rTiumg/ywwPZlyWhA4jZMxO
tpZZiTOn5wiLv1kXK52y8t+YDjRu4QGzEuL/hx73x2OHxJyJpy68MoufSN7MU46yDPageuvFsOg4
V8oV9RAeTtqd+c53AIEvgKREZMY4+Ka57lKaK2vygon1lZE4vnDzpetIju5hYWRf9aUIKYmQCozz
py9LXUlRFlJQ7t5vmGGgmdbQC240iss7M3df9TtGMYC2WUjwyYNbJ4M4LU5lPkse5Q1SnfpHPZ3B
CRoNEGCrErMwfZwsPoBWBqJm/+MV+LpgAdMDoD0DhbN2WX0dy9dnr2bw/EnkyYTLucZJ/kk9y4qS
nCOqS1wh1bbV1YRwteHFbQVG0AP6KPiztEbpIW3sohMdcYFPGRlBNPGOFdIxpINWjWsTpWn7BjR1
cSVjQfldq9meGu9MuSMJiKDL3nuS3FH4cxldMwRb6/vTDeZkUyl8Ra1wlp1PptTu7yrB0YSNYEUH
NtBzTiwFqPcvwooeYCh1QsVEqpFuqlHMS0a9LKU4DNS6cKI8GJWkPLb0mQDA5TJw7uxkOU/1It/o
rWw3joe2b9tRDcHsGSJaYplvqliNRzB8OU/yNFXjCuyFFaJ0EpLjfNcFNRoELja633s5HpO3g9nT
1sIAEhjOOQRwsT3O0E/e0YvjkCoEaOU3sWY99/QpOV8JIgRkNIAVev4QxFSw6WEHPMz7GjqPEeUq
VE3oIpwhJi1YdzLwXW03UOS3TmnizT+MHy90uclig0gCFd82wzAHtqSBtFtCwquPh/IhJ2cpxOQY
tYWrvl611YZ6Z5PVQkoBGMaOF+iXB0Iy+T+jQKvFER/xfvysemVHazqLeb45Ko9SISI7LzZoXbSM
k/45zdYoCxEEEFT0I9xrt6FpRJPWH1vrjcgMl8qu2hhgxdXOw6r72iMRFwgXLwfy7fPHsHStmJFX
Rs+V27p+X/2ozykRgEXV4tf9d6VQ5qKB7zUXNaxKpw89xVPncuMj8lRlj4erJDOBPeMwHQ6N/vwG
qCCZZnF7E/ezzET4QBSptXuV21ny8btxD/nKLnImr8H8AblFvQ/FCYUNCbj8yPpqcbOek60kkvQ7
O9mKZaFaayk/JKR5fztJIPnx/nR4Ks9KApipI8Jl6JO6kBs9BMpGolMN+SvuQ38UzCG4eW2mbUY5
iTpUCUP8OIcll3RcuH5SZqkdcov1uIDaeq2TbYC/jX/YbYMl70tN2n1q/6VGUCy1XesYC83mgQBI
+oyDLYcaOEKNjrhOicG+k0L0Q4iED+jn+ZO9cfmKNXiXu3J2Xy5KKSUtbIGpE76nHYgJDrhtfuv5
yPa2cOfgdf/7SrunkjvsZ+Dhwz5b4fxPUFtHHBubJmAPJ+sdZxFuaev9C2i8syNpSATpLBaS7MMZ
D5fGU+luATxHaTX4p7QlPjfIUyTYanmBGs/AX+blAN+TxEdncMNRc4CFmVAx9g8t3YFeaKK1E5Zd
rvP0jxSglo9MRaZ8UabavBF1gbcMLSR/ASaxMon8Y+di2HyfXyT2c5p5HWWM1msfY7JcniwPM2ol
DSE1KrrqwtmDLKtJJv8JyAZyB3kfZnWsQq8MtjOrqGxf7A8HS4ySu6l3X+up4fSAoxCuhLvu9GNo
cPw2Xc+Jq7kgPIkyapyl1EpBEIWN7YgRLksR+bKQj86Cb/n0YL7984pasAb9uaySm1mXJBqQrcfF
/sbXDtp+4gvogsEXxQRFES/xgiEcfyxsQ4AHmf9z8HzSuNtUg+mbOMZYgUXPFaSq0S0ay252gnIL
qLU/8uC443pvsJX31DlIZjH5P8GZKHHBJ06ZrKN8WJu1ctPcd/G0XZ8SlmPFNDZEi+nn5EoOzx6h
JcgV3t282DfYaJJ+7i7PLaQ72/Pu5656NNY0Pk0Wm2eklVgaeOz5bqYe2np2hBGcp15ria29Pbyl
l2aJhBjOuTR+pD/fKvNHi1YZDpgjmHzMV2XwiFUYcghDExYIO0NDGSI402XDqEnrpXxsnetD670V
baKDq2EtF00KaO+I3JH0DFMCDxQiESMG4nskASfgKTOVxNoOys1Z8YXUEUnul3LQ5WwvIJuyP2Z7
MtclCB6yW2rPKpFm0sU6RaymVDBvN7z+USE5h5SWMg1f/VJB9zjMKUFMyWqiu9WhEGling7AQwot
7D9azcTKMYPQd0qMCjf6w6LWAZr/IW5RIpdmYY+OkUadzYffqDjLHwmdKx3w5g4fyflQe4TqJjyH
dR0NZA7jiKv7836fEbQXJE+ShtZOjVcIY4VYbGgAjVifZBPc9MaeTHYepdzoCOxSMAhLAqQgrAV4
gKP8oqlPGscRJsOAH+DyCiv+m0zxgXhOcL8oW7e5t0zvRms1V80MUM2fLVm4+9dReu2EoACm01J+
Eqy47nMO31FQI1tW8bc5/CGpMCWpeL0PO5XYGWIARFfpVXD+0JpDNF+nCVj5pIEYrn+htkszMier
El9zbi68ndvKYr4DDyc+T7RS4aLakR9PXoS0DmbjiEsgXVhPJ9sOFc+ouMV9i6UYNu8qipuyFXox
dMTD+l+GWaATAC08RxC7tn5qoxeSsLmdX1fDSsyoOJot35SCmSVBkblx3aDb4CrdHA8WRBAe1UqQ
mSme2lrauSW2Cwx/abxVnuwXdOQKmKwdYRYY2Y84ubjrjZzxagf7y1KLNIpdy3PAr0vZAWB/1r7F
cOFTpSq16YRPrHKEk0BkqtUVLE/TChPj4mksgQRllEfJMo+DkXjsPG1V443rUKHX0NtwmUjGbqZ1
jSpr9Grh3biulqj1uV0mjcyvh+BX7wcH4y7Kkwf16tRnw1opG/AoS8SHN3OIaF+KwgakagKE2mUO
Awm7E0cCJAb0PA/8waA7jCHSw585uKfNxhxT90Uwcq6vm5UHpiPYj+OZZyP6lUm8FgkRsF9+PKlK
iNPBKgKNzH/UKL1gYSE0XEow8119V7O+fvtqwRjxRbe1svbtgWBRv5ZBUALdah3s/E+pKNdggmlE
dAzIVbWkOqwkgBmeYFoxB7Fr6DSdzBuX7Ktizbm3EcZPv30gFpSEl0naKut0TxxiXBcZjV7FDp5F
Rt0mGVrkk5o7amHPcgxfKJTPfrTA4krZFURhioUwDUxYyU8lcGrR3Hbwg9U8RjrILseybNiAWKJZ
5nH2+01uTR7wTsCntiE+Ughe2OpLclyLZVSJKDi49nuk+fcWCMAh8wG2znHR9bT8Ogt9jwfXFiPf
rVuolsXenEWWJ6XSKkLekI02HqhXGn+yVbnFwLEgqxUVIy7Uu5ZnYgzF3OJa5RpG+Um5h1UeAe0f
zY48LVTBi0jKPw5R9yYIG/Otp4YYwHsEGr+2gXNu72o/HuRmFv+y1Gy/syWu1qBNC8jXteWo+/wo
VyKOmpuBZKOrwYoK1mm7dmUGJRV9ftmZr7A9gA1yAfv0zjZOiwH/bsAP7jCHBzuK/AwWaxI5LFiD
OfF+srWsL84LrAE9dffTV9UuitcWBYye9obFcR2To9ZFYBaXHyZg7Q4m5Smqs42hPp8jHkZXGJYA
ssIhxSqDRNJ3zxInJC7W2mfqjHFxpsn9GuvsROCJcfIqVDYkHHNHkFvGgBXoph05JwaCGdMNQh9D
eFWiiYYK4U42o4j0lAHL9qbOkKcyXLzslAc7IwFnvGQUXxizAKncwfHG6x+3ApdGOEDUJwrZNMnd
KlR4VLQfTskWM9MrGHPrFbmDJYYdb2yQROicW/Hx184eCVtL4LPZDk2TDnx8KSSN/jyqXfjt+pQS
fXpAP1MSGB/QbGD9jtYRsvYD/+xYW7Fbw29OMDkrqskDSbrBryQDBW41LQHfbnzSXaHrCsNHTAVO
T7XRBmLt92d5MJbOu6wnBdowPYymKXjq8MiyS3I8YUEa0p7oC9kHZJAR8vrWsxxZ+YaaY6BK8WDH
hOhrbos6NCEncbuTXb967ZkVSj7U6DfpN1MIP7aK7Z16uSXi94MqwLTaNrfSAYliuRqggp5QdyXp
lrnit78C4YUV7KmO+QdoMgr20BgosvdltNSEe4HfmwhdFT8PVmmqqj/YyxH5gxz6Imat8gcwii6v
goveu0hU7GOB14DXVxara40MXrdZGUAgKLR+PsebgbIUx8PG6dMEXM/e4d497KW6BQU2l1qC7psa
QSRPIU3jJL9Wy626980oZB5yiZq7ti9YQ+CdCcQFNi0aEOx4E7n5Vu3+6pAWOjDfDpTr4UmcrtkK
fVjKYtY7WVWBAg1CdiH2F0IPvZRbiIfofXc+cQzW4WmWSlyehLfksq3GUv45lLte454LFHHAGmQQ
QVvE+fkL8j2Dt2Po38lOTCbIzjyI2s6dT5IQ//RuTggeq0KR8rglRFnbfomu1Nx+6WL4kqKfBnPJ
PUsPykQB5hojZbEIBAaFRD95Q6JuYy4fR7BF3WYlOZpIluOghxvGWa+7rXPBRwKuP3Z0CCt/53VX
OmPPjWA9G2dBA2F304NOHvZwb1RDr4yb6Y8cNqrvX2kuYy84MHizwn8ghno6iqrmJok6vXqK45xH
KLa0vYKx7iKBuPX6fMfZ5wYLT4MFrO+8JYdRh1mBOuElmD8mTtJNVUux0aC/Rg//Q5dluTxSppg7
5aW4XTJh6zZd0Adsxe0qM0EntlF/Wy9j5Ye0s5WC0IO0NNJWHfNer3GdKwPsUhxF/HetnqjWG752
dNgMn5P6yGLoWWgjqYTqdNoy3CbbffseoVcZHgEvpD0+yT8kAaxWU2B58LLEV7IlQEzcfmgXL9a/
cBRImeifQXEbKsKLm/fvldXX2TtTwJwWH3gHs3UK2oOq4nAeavZoNhk/aeqEF3lcr8n3LnTpSTB9
qsdn+LebDWrJFNTeFBzoO8SUv7wWoNq5JsrPL+xz4AKatPs8r28+xbHgyOEs8/jVQ1BEDyswj4SD
TEMxGWgYOB6CB7aRMKqlA6cypzOO2U3OOnrWznnKFXfgjYiJysrJG5M/sfLKKw+S3xSlHetkbtou
p8AO376fVqQspNzuUse5N7NMuSJs9jRi0GscDapQKRGLtOPN7W7DY6hkZIDNGlaGtDqHnh50zvSq
XhbmppjBS8JSSlLVv+glvJ2OxPprbVcIQxjjn3nXALQgsoE+wgvXGsVWo5zeJpsKAwt14x7TC6fk
rAmHCnLXkM0CBjrkQD6K91gYMMym+fLazNLnEw1oczq0SIflVmEF4JKwor2DmBE4A5UZkvPhhif2
5fxUD676zurpiKID0/opGMScIIvxJsjlaZl+j9Q3eAM6cnbrCazmcz7C2VfV1d/Udz6ivRtPwTVZ
2ln03u2pXWWzhIhxMukr4XFaQCA8oo6JKSEvpNYvuDTW1A7jPXilRwWI4Y1B0cMfkkWusNCw9QWo
W8LZpn1uObnvKjVp+6SDZOtMOtbgi+FP/IWnVrRAOcyTbEepv3wIPWAaminLqkjmznZCPX2W2saV
JNXOjCeCggiku80Y9fCDfGYzjV4h6orlpMvFqY5hDQXIUbGvH3jEzD8rD25yWZ/vqOawQHrQZbu9
vP9SRcApriKstTutsy8WpKqvTP/QpOyNEvCt/qltyGH1Xlt9I56XZBFIFx/z/ER1agdJbltL3TmF
VUrWEWlNKoLT4gVV3UV3rba2faXdIbTuyVdu8I30JuuyYucpGVr56JZGU2VZCJj6Oj9cW++4K80t
Urv8Rp0sxfW9NtQWr+WipfYX7+xO8RJ1xJQUvqckBxtR35dvOuIZgcmoQAe+NrUN43kRMny8zUwA
9JGfM0w0JNgbwJ3of1A9T7JrtDaV7jEFsZd1vWVqQjDZRxryDOhzJk2PAyEOyYiahPm4Jhz47AOI
Qi6CqR+le91R1Lk9+Cl0nWd+HIg99vO0MyxohIRVK0Z6SjCYhigk+EwryJuS1bTxd0qas5QIwlqV
NYWxw9M/EVZhFRDYVXtc34srHIkF1MANk4/+J5M13pSOfPt7HerJ1d7DSHNVx+6eEICksNBffO4B
twlhKF+c1hOYI/17zZww7foVSETm3su4plXF2q745oq9cqpi5/RJqHd6hHknHKH4G5go6I2XUh13
/xuWCBvHwWq6VBeku8vpraJV2/psZ//MFpf8lKMqJlaohdxJDW5+7Z+Cvh9UUo1AN7n/v+lEKoiW
AzN7PFvuwkeJCBTg/IT3vt+DM1NxdygLMZDR4tkP/03azXGv/VczkFhACuxlnG1W1l14vtKanq9l
2+8VrYYWA4QPWFwfaG1LNccv5Nh0PDkg/Ep2eIpNYCOgz88h6lp9GgrHp5mZceqjSfbA6w1SdM/w
jncDVBjafAlScHGDzhkNHWVbsrICq+uJocYMe8i+IJZggyi9ltHrfY/oHoYCZIJegkPzIEh3csOM
qXMmnPiC5/sunlTsfY1Y5dR/LDnNcIOrLN6mVz4u56mq13mnA+ItcwlXCPStibICR7cY0U5BS2dv
MOXY/Xc5Lcljbv/wVGSYDrjMlpdlDXzQwDUPJnOYdD3LFQMnFJm8w6UVUlhL3tFUvFYz3hKrrTa0
PDvEcF+suJgzERjcOsmjPfhxALbj4a9a/JMmWGDLNXCjMHXDfYPxQCViBEk/SEwWKDsA1CO3Kr2m
ER8vI0uPMGTf9ffoPc2FIrpOVfi/ED4l3AGdqWTBL/+9dnw8bOPOcp5DFEY4SjEqE3gQRXfgg/u1
pbcp4tLYKmWtt25xyoLuSyKBFwIA++QLuGX8bo+dpcnu7AxeIrxRF3N3888g1w1Q/2C78tbsszT6
u2tgRdP5/wVuhlmCsL0x0QAnn/xeTzEXQuAQoZz6VlAgKon5heB/Wix+S0K+xH34R7woqPXvkxFi
Hq3rpnIG3ZD0ePHyoeIsuNvET2tWMAwv9qDyPQEvEJ9dQctYovSrV/K9xabdGvtTf+EuOZtTWg8H
gjYm+V9fnqyIXuE6qcC5h281dVp6JAQiW5q4vJFDGy1GErpRhu1NK6pRVqVgYo0d4E37UCcxtKes
EPWBP5bHWy5TGnoORxnGKg5cvhCfDtyJ5794y9w0UjaFvyPOElSDL1Izo+U/0EMmHbR3hkmoaPh4
dwHbIX1MqgRJ23cGPL9n5y9uziIRm8Dxn8LaTOdgP09AvdhGtk12vSPTh79gJDgmxdpBe7uTl548
swNXByFbU+xwC7TEo745ou1ubn7Hz2mJI57PL11mrznJjxKZAPPKexCP5qGud/ghXnVxRwux17mO
Dt5saEC5/Q5Ju1hH3mXbG2cpPVS4Za/fhhcC/iElC1BHzDyzvEQK4nSOu4W9ScKWKFGblWKRvfQk
3mBsaUq7Cxm19GncUZsadJIR4VJRf0h+b7RYpSHAuFYVzJvhZ5rhy9HPxfBGbyeLgvB+2Bl1XE3N
QvPXYtfJ44PikzGgfmHULANgTAFyYxZmnQPLHiFeEvuUAIuxzdWZ1MSPFrCeElmS9ScPGFKLwZY5
6izj1UI5Il+OSjd0EcWD8Dn7Evf7nPqPzcLgc+IMAcQYqI2gcKS6WlqRfBxfm80f/ukt3SaRVuoB
eU5NDnloLT0dQ/SAjC6vrV2LBJfkhpLgiXrONQpOgnc4c7wdNIPGAvetFjC/8dN2wFxO1pI1Rf1E
17YuVMVyj6Vf0F5o0zOJfya2OVVhMZLGFG/YS432GI3ZDrJWe0yjp4lQQoiQb03zOD0fuAhBnO4p
km2sGGzwqIFJyuOr8J0wmjvMiwwSowrCYR4RMLZF6QmXPgAvrzoJi1oh4IEo0ja+GaRVSFx7uvQr
IsjXRHn8e7IMAySmUGctIPiqRO710Ck3/iZHDLxU/LcQK7YwqrwPOdT+tStv/CjsODYGGLv+2Ixm
hceQoW2C0yqcrGlM15O03OfR0fVNJOj0DntSKKQrNsUTOLkhZmuGhX01uEwz62zZwsv4rxuVl9/j
CY5YuScioQ2qyxs4j+3K/x9qQ02lx4dnzDVJyXIx+hMzL/nI9cUW/qhwKXPtIDg5ixSW2JyWqgDX
oGGHBF6wa4ijhN9QB3yUDBJG82hqAHeIaRmg1hw61w9cOb2jFj358PnYTC9cRYELYTuPa4D1xC65
LVi/kRl6g4PtBXZdfP3BgqfUa+VXTGMkDALJVJ0zs9W0gjZyNmuq/3vUHIon1lLbBRjLWOz5tjhU
Vw9b4u5lRseewHM0KH8jKbja9h8L/pp55+/32krvIn9fed5hSEF0ChqwQGesE/qhTZUu8ykIz6uO
NNN9ewF7QEt1MkV4JO21clprhpxZkfNAQkrAenu0MopeqdeCF+3mwZD/lYUBXCVDp+U1PWM6rh3E
B8ldD/rallyRpMZd7Pz9dmA0HxYslG5S4wZMgRyDeSkX+G0oH1tgQAd2bEByLQTYUfBoMArUMpZ6
u99fhFi6VyfIMy3Pa8qsAKuG3/EaNZjZtq+6BQ6tzqXVKj6UHAAytBdiGMwIBZ9XE1gguHN6pTH+
s0mmcdhU2DH1XFKUZFHG/CxF9x7wFWeT9VJdmcRel6UflY3ybKhMp6+3lg+2B2pOpSZQaVa8ACzr
7sz7IGOCCYvp6otoDo/9ctDZfCK3PHWxNNiNhFGX10SP9ModPsicY17qNo6eNASbtH6p8acB2TKN
OJd8A8P0rnP27api5TCNG7uuK24YRBryH7DilGQRz9yYrFOR3O6siqrJlxP0d2UqmjX5HCT8/oNf
pJSEAjK4eDj/pPUFWP2zro8gHL13V7yTcEVsr+t/QqzKP2OwJQuSiQtyqGdQs9HmH2CgG5BUdqNd
lsYQ3NofDNMvTts0vl6SuDxjH3BMQUnb1xO5eR+Qah6vuUrq4hQ2uqCI1KOU5OwSIA49KVrtKC7X
8YwvSR316IgGl63EX0W7pZoES/BXZxGny5AP/XxdPGDxvwhAv42/noiQHG2IKObBYvzIAhH7+Jtm
t0qQWevQFboI7IPCooCBCyC+mUQkvWKcGsvsUsC3zvv7k1coGGRz/Au+sS7VlJNjW878WXW+4Viz
LDuJDEmJWkrwiL3rAHx3rQocyopSux1R4uAs50eR/bn8aotj0idkraofgk/YqSqBxEc8/8ITjrCs
RXjuRFtoTY+/KcU8RQMSvXCo6ti4ZMD2BiQ3rYJxAlUKrPMqTFLPe8pxIWF5r1fXmQXzDyDnM+1s
cTkRQu+jkSRG/IOxXmEMZX0U5XYyZkXsjV6WAXUtD1AlP+GWmACw1m7Mo6axxTaLkJtCuljvkfoZ
FpndTVMYfRQ+uT5oW0ZNO02HSmYrYMJrPFi9MH0Io/i+dV4m7s6kJEkZD7N/q6QsWzt59O69AGK8
h/7u1D2wJEVN7EE0mPkeqGVBZd9YSmTpMdJsb6dlH8lk8IsCFG9zeZiuKBxvYGmwe0CbBC0C7BQA
rnw9yUKqmiB4MSDXnmzFIEkj3XCkVtDDT9lnVRh+nCSg6+ZQTyoqE1f1MfQQM64KHew7d53fNCpU
TIPJpiK/pKuM6/ZDA3TidUp26AyJa+bjrZweaax3Wd8py39Yoa+3nHdlBeDayBPXvdhHqYtVLbe9
EoA40bpWGViKYZHih86sn6eFW3LGA/sixIHbZrOp8nq/zhxFCnCl4wFdXcs6JLIRwSMNb7/60Q5q
WwfXT310JLugQkIrwd/8iuR8LCuMcaVVFNTe/KQ41UWGzynh3r12TOEbpCFslf5fusF69Jag1FE6
/PI0aPozDfJ6rZRcDxjtKOKp/NqbsnNdpn0UAeISrUWvlw/QyfSAJ1SraMMotab/iAW935aeJ203
0GwcHjcz0yvSpfC+tDZHW8UbH333CXoGHRUSdvlj3ja0Ot/VPJujFN7Jj49UKAIzAYkLarcqFKsG
yAMQOcP2Kgdz5oIs4Nh4lgwW0mRPenEyP8XL0q4xBhjC+s5A6FMNH4NzPZrnSjqJtKzE2myx5N25
iJoaRzavOfeQRPZQwIOoEUofuAHpnRSkjCY8uJODzgDlpbHybeCMq334U/zKXkBZ3HdtLJCeeZHQ
ua/Bs9/MnAwxAFasnq2bmhCVZRwHCNoBu0ZfdewE+TQYPVAhFlsj1rIHrgh4A33vk8+hNsgeiok8
LfNYiwwpG5uvGPkmKtWZLxkmuAhq7gL1vruuM2Qr3ozpGnXmTdJxbFqNfaiXf2kRymTWlet90VvM
fN+04tX+Ix8iWqxsSHWszD4W0RVLtylScxapShPhMKLkya3bkB0S6MovDI1TAeMx6ZHGM1ZhQtOT
C6zh5XVU+tyQIpn5gDAF+p1la/G8foCr90NBfd/hL5cifNxc1vc2rQi+6b8J8+F3sLJE2Xjx6ut3
8V9J8SNnWEDXo7XJM/NlV/ZKT+6wHFxJDZb1RatC2rP8nK1KdOcum5knSQ9+ZFVluR8wQhScYNRz
xbwC6DsGtUgI+QLf1Oka+yMVu6WIMWLrkQzodAsmteZgxtFzu9HXuvas3Bv1PqJooowA4jiNgts0
b1V9wkDa53qM77xtwe6VDchb++9eFuZ22m5V7K9/ndNLW0w30oEJNh3I1lTTmQw/QYwx2bfqde0W
gRpIaRzJVDrEFnEVduwK5/2NutOZTEvUVUipCJ9sQ/EnWuIXw5VIeT7YvwFGjPC5r7uZSBBOwgqb
RSezIbb7jHkhJJXP1eC+REJq6xfgFW7fuCqEmuzgwg2kyaFjb4jpBxxd5JwrRWZOGNjrjaFGOh+g
e8vxxGgpJzzazaRTEibsH4yeBSppxmv4hLL2D47V7ma5o7D3rvr7CE3lOl7YUrw6NhRUBB7oALPt
TNQ5hObGolXq3SDoXCKdMeiGKF3sWvIOVBynfMBkoV+eKqq5WMlK0s4iamTAUw/c2QLySWUoq9pK
gerIto88SVd8CWp1tZwdSBtf8cC/RtgMAQ9FMXz+5TTvPPJGPrLou3hakBEA7u+7UKz2EQ5tNYVt
fxMB3lBSpAip3LCtc1twM/sZO+wpj63hDHE65DPhld6yz8NSmPWeFvdHUG2LkLUMjYij8GUlnD+I
3kopAmWwiL2W1H9jgA+Mlu69Dv7FW2UDwOc5JPRQHhCV529pnaX27ThE0eMLlGrOfkBGPnRnSaCY
Nhy6tr5D9Eae8N9XZMXBrer5oKr1okA+ANzu3VOIda4wRA6h3AsZHZyHzYRI2SBqBXMsBDbne6Io
quYQPGR8znrhlZyhns3O/AlLGZYG/jigCOXFDS967rc8ta1HIxsPUAHVJbMluaprzOGNWU0gyR6O
a2fhfMb4Sq36KwuXBDR/VtA7MGX2lUB/2Nc/ODef77F2nfFtE8rHAF6piu6f55so1i2O55mGBj3s
XgnPE3s8B7cwrUV2QKM5Ku7IlO4/ZACal4vFpf2ah7zygGdKZ5nhrSXydy72Gb8F4YowlaW5KOJM
v5zjwom87VVwOi/DhXDhtLCm5FAmnlwndXByH7cu4NmjTtmZ7TO7wOMXSFts/5EobMpPSykwH4di
BkLgY78JYBVVbqxbLy//6KIJflQY72juN61Cyil19ne3MjlR2tXy47gBPLVdmoNzD17Odf8JhwGA
HMGMv15q8AWVJ0JE2oGmPEdCdcBFsVLrJiUnC2zkkNgtrj47z/OmpIRMZESHx+EXb8Nn07uPxs26
tN+dmly/Wvb+rbfALWGWCBBrmV2JlY5NDO4Gx6B8yRithSWYFsp8IOn6HnLfqsEzoNUirTXaGBIw
1w/4y/n9ZLmQDQUQODglo14H2prYTreTqKn5dvDYMAKz9f0uxYnwvUyuDvV19rLe1XtNX1xW5DTI
Gykfq7sWb1WhnUV3N/GWogMlLFcSXZpCmbQ+hZ77ZjWC3KAezSmKsbVh7kve0bI999EP4oyzIR2v
4KSGc2UzOdgGw/yLvD4omn/AfKJxA/l/xrqqUHbUzDNb17/kMIr9X+u+N32CS/uzKcAeXleB1ds6
FvilxnB7vDIrVJgaLUiuLw+3XJGy5P/Ox3tpSD+GrUTbaCQyxx03bOQx5xAlP0u0vS8JbaD9wicd
d3Zx8QqTsFuxu197L/6blGURN4tqiY3pNGa/qxL7I21QuGeVVF0wKZdQ4Z3OvBffIH7q5vElHene
x7v41sj4rEwe1yn6Y3A6xwKiBQwxLoE/GnBLbtvU1x2bAc0dqIp3iWOietAbSLjbM2sh5FDCxzjk
AnsSrvXwYjjMrCUeAe2UcH0VMBvU2CozZmJDvSPNsc05AHF9Djr7AdwL0p6mnBPVnODDGc6SBE+9
Zd8QLTxnsYxvEGUxc+q9JygqWJawXig012CA3Y8Phho+0QFUpk+f25o3ir9nWg9gkxZsQNqxtHed
5dIEEdIGMhED7ANjH2gZm1yZyOhAH+2O0HK3V6mmpR3ZrLTXcxjrFNiMvp6KXD6u7AHpM7Fj23Lr
iVqkptGnNJBUxBWU18ePUfYsbwmfjaLhKMBJ8A5XZQhc4ysbii92qH975vG1Ut1nx78F3lsDG6wO
925Y8RBz0JAWxYo9V0Ks8LxSHVcGBpsN9LQlpWaPNg61wAGET84X+UwbeGwMMGTP1BauyKNiBq09
/LXgvsFFqeM9h2QEk/dyxE2PP1dMrZ3trEXFQGVHozxuR1UfFvlObaYE06PB+rjuf8h9idJp2PDC
siXPculv/fP38OxttuFxdc8Q8afVyhq00eH1JdTijMlDTx3BS86Tp/8zaCyaHmgswXojgc4B6UaZ
uKRS+DzSn2uAkMR2GqE7Y7GtDYs4LYgo0biZtYiyXb8EVMgwk+c1ztFd3zAR6BcwvICY3GKSu19E
FOsE8z+dPnK9XcCf7Y/vTLeL24ms8SuV25vjFihIcGryLFjZBx2HWsvG1bHpJSjw8Km22S1z2DlJ
p0b/pPdpPvGNxERI8nuX1A8fwchV0mjf+LoxR0wS6+7bYPCu/BmACDQzT32BN6bmBFi5NLb5wzCQ
iO8dD+rTrzVD7W3jMPTPUcxN5VoI//iKqzfQfPB1XS2s6IEQTXqeW+3tXfO+tOacz695IA2qRgk8
ha8huqIpCz3rjA83ayG3NylXpEag38vmgzXRx12/TsRlevOLX5rtq5TcnNdvhQS/0cdZJkrQlDPC
iDqObOvrsW+O4xrHJJvStVb3vIxp8gO9g7WMIs/A33zd53Gf3E4A2CUdWVsJg3GpgAKxq5dxWKxK
ya/cP211Vn+IJtx6hJmBKWHWylWvvR46wFAp0o5a0GW+TtKHaaEn7Tf3sMnoX2CHzNhZ7PepU2op
zRDq3u7kC5yaBXDA1aFJLpHMBJyAfm514kCGj6cn+3V4cq2oLqvC1unksUnOaIS4yVmWmswivUQD
22k/8g6uRMCQxJIkL3dolu+dLVE3fOr50L/KW1U9kQdDQh65wm9UEmHtZT7VafOoIBH25q88A8dz
XQUYYTjZ1YRMEGqqT2Nj8sa8KW+2JsXbtyfTxjHe3u2TowZqYG4NajUnx4TEhqkZkNPOpvOxEUs9
YNm4rhU6A0+XTvWqPz1sofvTsoNbxlm2TTcGbNqYOAwFXqXt2ASp1zvpWS/TDkZ4aTxvtTyvE9+t
lMCxTuiTLs8UNB74+cI/wKScjHLvg+pDM9TT8j7r760fIxutCfisjCnkGB1B9PxY7F7udPfTjKRs
1DrwtWOPHS5zLgIIR2rEgvKYPy7KSCZbFDuG4svauvDC2XYZiOokV7z7uK98jxK1D4f711lnhlOB
72173cjdMwaYjfCXBTe2X19nJ7jeF/Nqeb6MN7Rtw14D+thFzjM1ILxceRlkE/zEJ/wNORixtZfW
L2LBqYkZ7tnhFrFtPqtHNmHpAHyx/++8TFRGpkne4op87QZ3gDGtRcrufcO/duwq6He7q/vUo602
yem9UXWRFkCJZM8o74zTa1imRDqXxdgu0iglkRrXVibIdnrWDBnM6DYOMl3OFLZIDNC8TmhaWblE
KypzZMc8kAggH3O3eDXdBQ03GG2jYjN2/yVG53KoiGGGsbezP6HOa3+yMTrDGou/83T30QqGJv1C
GQ0aBqwX1E5+Tq0JHL5ROkNAZLPupXL0hq7mgdnuRl7UHUWzvW6KtFXamwOcGkhfjgfJSW0FBF9j
NPsiOLqG19D4xvBnqpCIpLi1JauUDbwNLeHnHcsae7l4Zjv2vAMAbzF6yQtnG9245WG49n1yTMyB
OX8lTialWlJYxbf9TZbWzslZpc9DN2YApKgvuTESEv+nQXZhjrlmINu+pI6eDZN7Fgu+rxqz19Oh
UBzm4bVfPYmo6OtQAG2rHEl7VZ3opbFYjLSdgPexV+oJVY908s2b93jzeM2fpVuiipQCkBwPVk5W
xq7POwD8isCVtNY2weZOVq+8GtBJCSrA3BJQbC8snG2rYGT9mvJzwW3kAIu8iaFefsiv8p+ByiAe
NlsOnxggfC0gprPq+equuThge1beIFN6jGVUk9+NNS0xkA5oL8REbJCf4riHALq7Pz92Oaezpgdo
2YU+pSHYTL36mlNRoP1jtxcR+01P22MX2WMe7VpCZhCjpmmiV9fvkhNL3pIWpiXcvrwUrlLONfff
25ZIJ6/xuYbBJXUFFY0Guji46U5AqHZkMc/N9E19/sEfWV3YJE/zR69RnxzN6GNVlE21bhic73uK
xcdTgrYvOAzKVgpMqnrjdxbh1ndthZTET5Ty92aKORRcCVoXevfQFPVN+D6+N7q8pr1hVvdBCQmr
gK030Pe9EzJiAW/mv7simRwmHaPrfFCkK6Elkd0ph1SlQTaIsqLmKKVtO0kmgGLTE7q8jpuiPAG5
fwumQ6u6YD7Dc09BKtPniajserG/QaM/nK9slidtytuO8T9h+JdaZ0S+YyEmGmjJVMyYvlXj/m6S
pWQtQ4W8WWNZjBQgxbxoLqaz7DKH0muU741anhh4QDKxOsG6uuJi4Fy31KZjKUKmNwwDdV9fBGVm
xOBRXqUyavEGYBlaFDQlBhXPGQ3OKf4lWpzum7UrGQXz0LT2roa85TuUzh/3dFplEUyuLmUraXBx
RFFOMoi3NNaC/YdpTmIMoXC4/Zq0e9aekesMtqpQ9b3xz7iwMBcI781RmB3TXRgJmVMCRVEf12Ny
rJZma6pskZjvwjlsly0Q4MSz45vhUMyRGez2vqFofv5Yjmq5eIHjYHBvzrK5p/SQ9zJYuIJWlN5x
R68aGr8oRYJ+A2VZ8Z67IF9es+zpOkkiLi/MEXxLPx9yIyaTzok7zIwn9oDA6U34+8b12etG4sQD
ZvsTuMgIAm4sv1wgr9gPM1ndecyvqejTLnZ6dxgXKpzkIZk4n1S4qzpGOLPFyPcB7Wj5oypFeYrm
J6sWCOVIxFTqwkkzxWkHiwWItGsADwG6oaDhWSFbOddgyel9SkIlbzkENRWU597AVM0YdTmtAZnq
tOT5gz0AYBXcS+0QD0xM7AzawbjDKIdGDD4OT6s8MZLKUfTpexLCq2n0uah5xwRx8x6kbg6B+dHd
9dQ6vK5ydy0xFGt187dx1L9jMA6iVXdWyYx/fL8lkATg08cdlwxPeOgfg0u5KyKnkmJNnFtn6gNL
4sQrgyt9QzLmIs+vaBaYpFwayoJS/S2uEhuypQnOcIYFwIk+CIKMXpm1W78tMzOUccrR8QuuKRGH
tYP2fBvCKryAU/0KkuQX8Got0lVPpAMJjT9hhXeipPIOKocvqZXiITjggcZTQwCTas+hWZb0D6Tk
KpvXG/YFXYTLoB2j4MyCGaCYyJJWDw8VIt/g/+3GSOMWIWmbR+jNN5vHBujE7XbWXFrAaX0nuw2U
I/htBHjvJaNWGFAKQFPUeV8S0O2XBegN82P4bmc7EeIUipUPYBoI/plrmKymTvk8IAfWYAIwHAfd
VIDw/MGAwmfvuFVam3vwnSPm8UoE6ax29xzmYwYCAsFkevo8y2ENsFgfSfVLMkLvqRU8quyh5u5k
LIkpF6g6WVnfNTf9P84FSRhxKVPj1cPMv4xEVqI8QXMp72dE/hpwWzKrPeUeuFrNZytZvAQDIQyn
xIbKxGdjHlhMWn8L7wpkvm+8rvXtYNdCLw7I3bgoafVVcnCPc93Nz4nTlrujfDTSwJK2dh6TyhY7
SmT99PFvu9QhmlxxnooL0oddYHZU5gNEQg6rQdfds4GaIYg7sBHbcaVqc0j1/W98ykJq2GYh0g5M
IfYzmgBsJb3EC6SxWYfC29e6LwwWPqXnLY8GdguCS2tE0L0d3k5vQGJ6nWm3JtQdFtGPX1Gmy6m7
G4K8C6SgX/kXAVTg8++GDxhOIA3xIA8YmDNQtpQKrJRyur2dO9rdhQmMI7tG9ybgNOmkxOmtUq/t
gIM7/9sHKzGqQ6IRxIvZnD+tZ9SB4KKt6CU6dXbUpON8a5LJUBSPcjO9Iydb2LE/VGFhC2bhNkcq
Jq3R2Jty7TOqVbW6oVV/utdTnGfzXOEMWIMTdzCgDtqWrS9XDLgDmax5WgH73qHMqPjJuOooUYko
OnlrsjsdxosOUJ1zmKn2xj6W++RdRWLkdJB0+ePSJooJJoZ7vEJDpw5ogzfgk/I69tSmaJm8BEkh
7isOzESzHerfVjPihpcwACf1argEjMi6dJxpJl5xNx7+xt4MOlElNrCdinHGiKUxO/rLa7R6X+1t
Bf0cEBJbyrSOvouBwPYw8FoY7PXhtDhhziihRUYkIOeHX8OwO7pJgKwhQ3RCR8pq3QviHkdMkM/d
zN/6mL/MY+pFRvt76iQTAllz3Iz3zRbXQD85jpI87HXBSWZz7GY+H28tnf7poZA+dKytAuhmy0PO
4/jRBCQe9M8ygD4UUGRaJLF+80qQmWIR2NwVSsfr8X0gXCNsaFWkeMK8ylj/H4fPm9hmMXRySAPn
llFFFWKJs0PxaeiM4bQIi83Aff4pNEtHBlXurJcDm8O1GrGFZMhYhtgvXT5Y73EpXZArEf+e3EWA
dG+snlp2q6ZwkvTD+poU2cv+ruSGvRfdVH+wWLStwn2htH3UCIGQaTQqkrcp4pmr6NUnGxc0dRFw
r8m7cw1ai9aQWNc5mhD/V7zGt5dxE2VBO9GYH5v6XFpIZmslaPXiA0uIMefhAJu+pcQDENdNlCcZ
VtyctfohfOmHK7fXCpWkEOqqK9KB2VVyi2dds37QV570TEsoz/Y9WQ3+PWWuzbEr7SJdYdOI3Joo
Ipa2QyblY7BClUj1df9C+xuGXjDtLGVqa5R0l9ZovSfmIGd5IlzSEiBsjejSzga6yuyk57xx8w99
eBOv7zyJf4XxS0xuIEx+ZoFBzVbZSqsBHqKzViWmfBrN+dsMtsTRsoPqBiDe9i8U8aecM4VZRXuw
uu3DKZMaH6xAMxu2YCghxlvCo3h91UiAsZ4k6IYb3Oy5RuypMnOXeqJB9D/hvNBittClikMXBljE
BmRYvgEBejapD9nEfL0SVKCnThop6jpJPF4XufK/MNWqp0CFFtHeD0bZZrxKzPyzkF7G39fZQ8N3
XrHSGwqRSLaSVSdIJC8fR8xSETVABkkGD310IBSQyaArqAvfe0Cysyg9jDi49NYDXJ+3wj0FeYrE
g4IQ1EnEvGA/D1oAuvwv4YfKoohHPOgobCjg3Ep42fsHbuY+TTMye0S7lqHXrtiyY82NUWE8ImCt
WkTjx+GXt+WOYSm0quXWpac4dvBAEw6GxoHsQWI3SPg9QXiXIStjuaf4SbmS44eg+VvKTjaAh0/2
nHYcpr+r28wvvfhZrdXF6vGlZzRyYSdEFsqx6VisOGvg8Ck6ND8tsaRUQY4DPLJvkfaRclezSCQD
DgqtucKJNEyFS5VVrS/OJr1TMYH+2UTpotY3iRCky4en3O/z2K2RAbhS06aCLmT9U2JIQiACgKh/
HvJEsfLuhgLsDj3RMYZroqDLV5HhTMrrOBeQQR3lz3lSPwyqDOzcHEy2txDwarsWRBwajaUI1oAK
3CCHBLXpaDaYNQN6FwPLsUSYqyCp0nZM/FCLDaezZuL7QTZCXY1+XxdSgyuKzg9Ka4U2tokj0/lW
qBxj2mGfUn5Ir9pvlSE/zoogbRh1ZM26Be7Ls7MIXgxQINoJZodRnU83UCtpf0/ILBzMU9bK1mgG
ilI79LCUXDnKpDm54cioOkrd/a4khA5fUP6wNh0uqWLc1abHHg0od6+CF19tvs/VbN575paxB1//
D/8YoDzfgtR2nkzm/ytMMGMVrGCOzdOdeEh5o3UfS7Nm6iNceJUFYbUo38FXLZpx/Ov9bMX4pFi2
J4YxEvBOMVmzjWErN6Y5z2pVQ/nt+BA3Zs+nJBTvQxU7XqLVzGZOcFHXuObnqy4Lz/VsMS7viZue
CPh2JtkJ6/D6F3YPx8scHY05vDIoN6hOTETKODLGhJxa9zci215HjzL3XxZF1eHdkOnOo5apI4Vi
Q3qY9xBuBLUpR85K0urAqRiqPOhjveEWlhl9ER2zO4QMJ1Y0f8i7DaS7SLCce5VbaE//a0tB0uPI
ft67lsO3zT4F+zt5h1dibpLBehPDErVEXz9d+DP01nh+DnZ8bp7dRQ8rtk9O/kzEaFuGDu1gAMGE
J/IPvY33/zPXDIgJJfzZB9Kwz0ysrrfZz2QFDCqg1AP78dx4tbkuZe+mPgLeNLEo/6xDQO3t7cQT
AOPH8vSBGjg7f4McpYDFZEeB8xjyVSjsYtxewSZuA4oA8xJ5VAyIi4B6uCigteHOwm4YfjDiH0Fu
bKDP0mh/RjxfOKiAuELNxfh5cS2NzdY1F/vQ+wADHjYjhavh/ffh2Tyi+ujUhTJH+RebRcDJrgag
m3arCjR/g3hJjbJwacHQj28HyCckvvbjm4/wzh/WWYMAByrQAp5i6PFsvijfUqHrZIdpzFH51vcp
Q3/RkQ11Xcc5QBbhYHRB0VAcKf1JdaOuTmLJSzErfjUfLqOtIDtB63JADt9QJoq96S6jVfTeJTxg
3oo0zOFQgU6QhRi+NGS8vpGrifcUpOKmGUEXn+7S2XMCtkFrOeTEyYsLmcbr3bfAAv5Im+QTwst+
S1WgQweIktByWb4qGUFRw/mWVFosQ5Ts8Nhwy+1xIVtHNbJRznMh+fSI5zEDp4QeLUNcUn5aAvVx
I3AmgIGyC1lHt1smkLMgA16KW+5v+/1BOPeZjuigkVTXLNokUvKGN8hLaUxUVUGN3MuzFOfUK3Q1
wPNnfwMbdTsZz2kOSaMuxWFTG0FBipjmtce079JYmcgMl2/sdn4dbyYnxklcnUEYp4I9/rWccA5h
EN4UXK+WLG4HSKzUGA6yWYxpg0kpE0TNlEGu/gziSm4VolxjqUitPpATpxiSJi536Tk1BYaEkPUP
0KOyZ3A3jQ6FQg7uAlIhZc0O2GnDeL6TUApZi78HqqtCwtr4Gx64w1diMDH49kVESKJx1WzSyMTT
spztOQUSWVYIM11ZkJmoMl6wkWtbp8LNnF10PsgPMMCaWQP1tRgNPZuOgJONkY2M8bcz3Nwjpc1W
L3PAjPobsS8FquzpquRtlgo27oufDWygKhDSxzqpFMjsRav9mp00alw+iGKzFUtvaBE0k921sFUj
DUw5diCu+OP8DCpO9u36h3ED3UV+Sk/GXYPwOX2IwalReybyrZuGT/gW3FBWeLR51fXe4ZBiNuxb
RBxjjQGRFhdLDkh878URvI5sOffXaZNMsk+wYmGvPZNbCL4UIpgUvAfazROjZVLqz6EUNTF5jzWs
iCKE8yYbhyg6/DVU00IVzoQkga8y1KKhDB+vPG1UDEXRiL6EEKql59gwSSls42IXfntbJjmWNLFk
WW7k9zb9ipQFVGfUgKVtLvBUTdh7r2+AEGN6n4s9g/i+FRq834gsuj98nOC6NNCv3bBQAXZ/dsd4
9k72uq9Nt5HBtNt7KvF2nZfZXISAN9etqS9vAbDnMocXZSc+sQHV3gYdA95K/bpMcEgPjflw91AW
lMWDqCQgPAFk4TQce9UBuWGw46QRS6AmvbwP/AjY/IdedRFzKSgRJbJY/hE3n1lcAlqMTHb98DQ1
BdrCtljzrxbBc2rzvL/KytWu1GZ/SnxR3XX42hy39BPyxXNyyPd87B4VP6/BSqBIckjoFhFxMrG4
0usQy3/NngDerMk911HycyynDaGfIlSo1Na3PaRuduxXDFiUjSxEICSLQ+/YMhUtz7SaQdaBqymT
h9u9g5JvQEeXEvhN7eKirq7QA+8lD8T0xJocEWjC1Bsg6ZBBMbDFPkVP0p0/U9S/cy88vQ8wphh/
XZCP9bN2aDGcjhAYG4Soqr6epoXA6XvuuDz3Xu2ToLMnZgG2hdWWOUArZme42oJsSs1KqwziXFHj
IZVEaxNsqqHMNVop5b7Qw0rjilEHP+gU+HSfWDoIwJWTQCEOoVkyzT2SujxPTgLwKdXMdO5zmzBo
xMruqAGmwl4y9ADmO3/vsKIzgcOSNkb5hBcZJR/xKsPdL3zR/hTV+QAP777FLw+swALVGQ6z4Mgt
GELtoW2ERkZzb4bASCYA6VIxCebnPuZ2nVbwKXY4zCenPlRURzfhZKYrDwrw4KE/igozmHfkMeU0
fhOn2yI8LvQTULrqhA/LtlQEiTuQ5WYc76zSKnov/xlTUmiE0EvWichS74NBjZ9l8qYB+xH8Rogb
7DaSKqUiF7vZC/W4lao8bfNyQdKDEzg17e3Kk5QgjrIpL59KQqLA7CJoylQG6f5BXO4VyoakAt4x
NIHM6ArzNU8HuWKdJzlKSnR8n/xntU45Kco5fONl52reQAyNBFMCph8DtkAl5XNhAuprOTr4rJFv
1Lti277ymZJMuGydADeA3Pk+danRFfdyzIDpjnRcZh8OLeCXpme4CB20Pc9yGmxHwjnKKV8RfAES
79VKqjrZajS8VYh77Mmqf4Ot53MD7+tYDQIrQhiowLr/hHOhfXXAibK54vbWPG2cO+10urspAESP
hqY5pD+juya0KSsV8g16afufoiPB8hahg/CspAZxAzEBdvQHUOUcT0BIr8zhh2P4eX9QwQb8umFi
eU7SmKnBreu3Sf9q7TTLYAq6sE1+5VaxxKMDqDLYK2YSYAosp1U18MCgF4YsMtz0E+6lYK9VN6w0
7qTsE0F9BulPg5bG1ou9eDIVd3W8OdkpK90z+LkH4TbyFMKIXYkW6K81H4+rzNAdZwkGa9GUw80E
OVsFfbRdBg3Xv216nS3O7UYj3JBT1sF0/QDvigbJsx4d+BrauSpeM3Ro1/3Tw+Cd1V++iKc9jKMU
oDVhOR9inEt/Mtd+88c0iLWKbr+CoBNHjMCtJev17XDSkauRkTr6p53Q0MmNk78RQzUUmR9OJTIW
UP5N+9CalMUXs3K6DGCFwTf4qz4UgnEpUUwG9+agAr0cg5vVYSRB02Ips/gYmSvIc5XYWbDAb0ZP
d/xJlc4RM8GDshSV0g09Xuohmm41X70Q094R+vqhUJIbqs/1pRLvWEhd12KITFwN+jbGVxIHjW0Z
GTgECUldSEZI27XBpeuDsSE2cgaO34Jx86qr9hr+6LPdfi2xBWsqX6CqQ8fRrx5DHWx3e96DrBbZ
nkrq3xtRu4otHvSJXDf0nQC5NN2PT7i72ffEwMTOTv1RdOGAItiBKHNKOh7rwjx2xb1DScYu6MHt
hkycU8JYfjflgEZ2U3+oWhoKsCYLjf38jeqJLQr29d/klemzS5kasjQn2QOL5mY6u3kX0T+P2k5R
cMR+Yhe+hsVXAm+kccUELZcInu3zMEegvEKLEnMZxMTD2vR8f23QI8kGvQ0nSOEr5n86/eFr6AXo
Qxn7hWbQI7BYx6ZZYl/SDo9HEU4PKYU3UFRWJhw7VYGhteyjNINAfU6dKxUxai8VvgsexOMcsgN7
hQK9F9arqRqzxIFHGCpEkVkijdysfzyAionsweptasG/P7tU5ZvPOX3mx4EASQV9aF7ZDMDyzItd
Lu+hFwTbEIeRNDvUyQUDf58b9N11WP3JvZz4/Za/JSKHLxUAvciV2kamf+9Xqi03vLyS0Q6M9+uU
He8S4wD1MGZPGwULDcMvnxeByNsfPwX3Ktpj+CCMHz6Iul6uBKk+l9WZWA6lT8OuxFdnyIkBzX0n
KVW5fAaB0ln7P0ozygPXgA59uBw8s35FcpviIATSFe5WK+xGdQhgxmwWeA++DVEz0s/mjehciq1S
STBGE5ncAGyNHRp4nL91vzxJJcN5o5hvBO5j5RpvoznNanvDwMglywifK4qEfRubn3uXqZLtUuSe
774AXMDnKBMDOQXYVxPLE+zVgGCmGz2rEl7KhIdxnqjvaa87L5DH0E/15T1lmxPcYPuSWciMtEKO
VKaRK6t3NtQQ5+mJm25E+UP0n/rs13XsoxY96dQws7XO+9oyo7Xw4TMrCGuMSD3J1wRShdwyyg8b
BGLickhJbCo6E+wqd63evT15SQVqzytEnxSmm9vNLztEUOIsJJypcktpS2i2gV+oQrHI4N01/9nv
jd+mVo+KSdp3Us7OQyQUuapuLajHAyVpQbbnNBi6QnO3zluJVU0hIf1q7BGVxKpMs/Kb9Z9eC2uC
se8d9LDu22E2+vOD3ZDcXvyzd5ywf1/+LLG1nPLrUbPL/wXwWUeBBRHx2bHFiEvC02bzij/mt/j9
lxLkGhuf7fWtOcE3gKjgGRRDJAbkgG/bnPijURED1omwnbSqbyY4/DE1O4tf2cKm76sEbJVKCp9a
sYQb+LfCKG0Fm0hruhS+vEW3P3SovuOlqgXGDSbxc3SFNFWUo/fKyU0y1Hj/be9uygwY20yfoXul
g/ENR7B/Xdz5gY8YMwFcEnOTpQ/M6munbEhgXbuuIDLL77t/Euq6Z7jsvGqIHMDZxsH9uKmSnnnt
gtJC9B6XbanK9LCVamhqeHpvZE7ccT/luSGqE2bQJxgBSYkTcWDbTsjE+cDKs62v3wxIo/qGrb++
Vng8jNcZM766itXvNd+QuCi4BqZYqd4Tfxq+6DN8fT/y0XLxMIltOUPtjMvuRcZZPUj9RCjA0tk3
pLeCdI9V+N6bfybgvkSezljgvJv3ex/nMu9HfN14kD3JHRtc9GHqPRH1O3zLcsdujXP9pJn0SDY+
THX5BjZ2C/1yrYgvdXqEBaIu7EopU6kcAtzNq6eXpu8kpCzreEttPE99ps0mawKum6PuUyCuR1Da
D+at9Nyx+pCSaCaZwYxiZrQ46K8Urc7RoEXIkdRXzh4GsSVYx5DidCq6wEBTxqaNleX7Os3K9H6l
tXCX0b5qFIwe3CtKXZarpHZEysdltMsMWZRmXcvzGi/EvHyKhuBdrRV2QjelHrbiyI97yWtECcpm
GjBNQumHp2vaddh480CHikXYT51kHTk/siCNx5yR1veIEy0Yfs5cMH09O2pX7wtyECGWmzVOK6Rb
u1x61lG9mgXg44O6DeBK6YWyVNx+e1U03lhpeNqHZ9mc6kjxcD6dx0Lgy47XhLOxIbLl59QFpNs0
0SOdEHju3dzEOqrA74D5IA+lg3i24NVV3U7UEx6w/LUNy4ew5S07W1qCDbBF3noTPRBc3CT4X8h5
2ihOsOkKpTdNg/wKh0ZvCUJy2uBe+IBDazFXpdAoQ+uBob/36FuwkkzvvtE/U4b4BUGCS5ouG6Kw
GfRwZ6HIgDyUT63Q2I6b+db0eYb4+SKs25dUav8/puGBTXEFxZPwQ2JYDiNAiDisaLBduYMq0A3X
uDqpc8z19907s5KBseCxscL5MQJf77pcfdDwaH28AizvU9KVnpeLpgF4cgG1s4O5ofBzOGaXkVRA
pODOKg5MwbwM9kH9wodi5hIu1JrdIsbcvH1xGbqlX4umJswMVh9Rh+4OorXxNzGKYVtux8IcD/D8
fTWwbKV4BWowgzU3ZyV079P0PQYcIn0q8oEI3SlSpQ0yxuz9TcW07DiK22cycO0shloFloDCgtZ/
0PDOtmr8xjb6CzQDBqKsi4TIO+DcijS6xmTwm+i/7znMCvRTkjssKynJ9qmn9aO3NIy1TEfng4yd
61/qMtNW1ntcJ1qpKyz8CpqbqVu1yOltSiA6ccNauMm9UG3d5pN89wLaAjjSsfBIzy6Ie8wF6H90
/so/0qK2EB1kqnMozitQNQJEGo68pL5Ustav/57P19TIHIqP0Qea9LZfPEBdhnvAruEEc2Z0rP26
QaNN2kLlyagCTHzFz2ROp9u2ccKrTOL3C3rM2Hyat4xRT5lmflFaofuSlQMYmtrkQ9kjwusVfCPu
C5SNbhqgWmoKAa3KwDnDkSso9zyCcoxGDvzfCS5wPpNynrSKnzhKW7DEHiqQ97a0vh+HWXQPiyQ+
p7uD1expUOu+LLM9beqHnDsLhxlr/5AiJ9LjOt/4YvuR5ls8oWwR/Pv0iOa6rRk27j/KjtBc06hz
VPhzzoEt16ek044UZXKTgX81hheyrEaHrl7QuCH8kpl9uO3m4xvj8yKiBWL3lLpRQiZyRxCibc37
ftRfU0jvi0WycTWqUKmp0D1LAg2eeGQjgNj4RlojYll9PevlSI1aue3HC9oVu4CiO1w4FR9O5MDd
H+dikopm/RxQHrRW0WYaM5h77cNmCze7tPFDTiDM2gAkKtZB15mfGmu0zlXabSprdIrWyHwemmb1
eIeN8DkY4AlmqVQP5/4K3VSG4uLe4w6rekcFo8dyWb8R4RoKpUM5GCN5d1p+sYR+skTtO07Sr5Wb
m6pgLSvU7QNcDu4ZPk7pnEd2Vj7CPSQkzVnnZ35vNrLC75BZwaYmrrCEt/WRacVfdpEJWsKbVrl/
JQI5eQx8oHrcNrk1pJWeXmWr855AhjMbbVQrZN0luENz+kP7Novcpew4MLGy6CPIITPBlVVuK4fj
07goEYX1FyeffnVEHxQk94wuLmTs43nXVvODxw0iDt0/FjHhDFXbb8a95QRGnKkXAfT7OHnV2XLt
UD/yFGxJi3kGnGXIB4DUe0CN6pM0S6I+QkduyZRmRS9nXGNkIzO4tc/hwFQwinl47zk0RNWW+kod
EBwmRpWX8fR/BTDXre1xPZ8FOCF8S6GWxvNEWgx9MBQ7wgdp29UWZMRYM4DYhAO95AWKRnmrnyS9
LreGM+DVxq1ttHinZzVzj7JD3P9VUzG4jcItCAEgBys+l66LKT8TiLwsPZp2UQGwv2Kq4gnROzSk
Ok0y0rNV0d7SPwJcTDoZ6v0KgRZvVBi7bhdHDlc8crzFDcEZ2e5hADgt28oHNQZLnbK7+BSM99TC
AEW5DanYQEouwPI2Bz9pMBM/wPjOsgnQ5a3QgZyzhF6KQB1KjZIKfq4O8LEdxfQe/vyiSWWxa0M4
2lSQSVvbxeX8XWsRkChad41eyFu3zYniq1XiYGOt/bDj93zN5fkm/ZO2eG83hl1+caHNs98Xn7Lm
X7nx+8znTJKMhVn0w1CGngjgDQqebmIJ17qob2y/2do370P8V7GN78G0Cei0+Sf8nhr4oZRp+h/R
1rkwNeN5yBNKjcQWNwVd06yyQBoQdxf64IIcf+Z9ne5KnfA4IivWzDATP8Vo0HbejCOXrEQIdrPZ
bGQrLR4OGbpKutsmzC9Sxqafk6koY/fPOUhpBKMG2YIL92y297s/mNpdsnGMrt7BG18EdWJPCLxG
Epsd2sdpstzamoFYSF6GAllr4lMWQUBDTpNoYEePiSZ2VkkmJjSlkYPHGf8ZxD9fTZlPBM3GPWF6
ckGVfImnSlkdiYCatkEuWFzbB1/dfhz990ALTmJ3GSV/rzyvulp9ouc+Cvpt4BkKiR0ALMTGt3Gz
kRjAi+cqhoCtgkNEs4QZEUvg8oo7wEY7nHycczkN0R0CG18MS0ffr/2V0/ha+hBJ3qBoUWWhIHZu
drYhS8NfpWrlqszP9qSWy8l8Ck5Z+kqvDQlOSnWc+SHi3QVCsvGlCF9T8SpU10oVxkoHm30/AIdW
UeLvzNSqEV5V3qBv6qNfilILkHLSKAcaHinfWeRAlVWm01NWQhUEmhli1+2QQgyKHODZ7sUO+l79
5DmdBYP79xWpy1PfsMloRG4/a6xbwOCDJ3TByLG+uja4EO0f2gxqx4TnAnne5Tec8TPDMWYWkwX6
y6mbgqhdyJdN+zu0n0pWoFnkn+FxCXt9QTWqMylBOdehmby53Ojhb4+bSVyMJ08BnD1UzUiIdFdK
NfRWCOfmn+ScUMZrlh8Cw3Lu/ceJpVXr8cj0bkYNiamvFypPY5WJfFEEfNGAdLHjxytiQy0NxLKs
tBa3AH2khR4Xn/2INEdyQOZlWOUSNDvM9oHELYw2kaKvSl8bCENI3407aHLz93kwmBFJ42xlQ5cL
4rs8GkUmIzE/h5230Hzq0AWge4loxBU+ZHBneqAwGKLJpI1krAYVDYz/5g/MH9jsXNNlCYDI8oT+
WEucMas7ZsWkQeuBStrrhqDetFo2OWgVMXSfUFfHH8gpT002nY39HvHEn7N6NLSbil4DZRhYanye
j+WDrXvF5CxpkKv3KtW8lbAovyJ0YqLAMJBeJLah/RWDUryFv4dSjYi/gkL5rmI67mQGrHCFgiav
8WO5LCLYJ8LNBVHr5/SMLpI2kukdwPX9tUplxrGz9HBEUhSbP4g2Y7yvH60G0Jw01igaCpch+DR4
Y5RdWL+X5XncoZ6thxCNY7Jd1ilSUO45SP9QejQHkPI/1mAxPjaA4fNXDtzAQTydZpd5HdDJ0liS
N7ssuwddn6sz5CfjsKvjBoYQqNOC2mDl/iIKqruhUtg38KJUeFragkeUW5sEp2O6WnRdOXJZDVf0
XXQNVVSib8GoaqnjW7ENq5KcCWTt82QJjzE7YCZ54yD5eLzdIN4at3OzRhQQGOMu87wdVWwUyuEc
EaaEqXr/L5z8vbwO97kToAgS8wqhZU15zujF8j4ZBLbxisCEud48dmdCBxQ8zlHeTxuRkyssoRmK
5OVgz9Gm1L+wrSB5luT0yW1NmnzvyYuSNud+vLO3e8zBVUO9lbHg/pI3Al4MAJp/kiYGnu+cvgyw
bKBtsUan/pI+F/7qlLvXVqXIyNrluabjRO5XTFDOSmj5HHXKXMI2xepqEw1Oo5Z6j3dQokrx758s
88ankYF516y9L3tsrBTKM0gACpb7MEJIONZ9ty838HtqAgJn/ccM5iU2QxNqaa+as4NoT6KNjqBP
QjSv1Z7g1xrG2S0FWuwQSXdpAgki0RMgRPBVByQWhzIdmRJh1VKJN5kASsNf38WTaiU9jBaOfMIH
Kd56l+EljBdbToFLbDq6hzuTHwe4USZjg937oYmxQzx/+IvXUxF6CSMua3KGXCyOma2PZoR7DMsJ
GhDRyPiMXR0m8LX7yqp0t4a8BaIg1bvugJTPUa7VuCCSfkfbZ++xcdxfHOb76Ncq6okPJMBNcR4W
i5iCMANg2qDFWqQ6U2BMLiMKyKSipmpSeUcSMd8nUCkANML90W8mYHPsH5aHVI251OgixUcEhJ82
9ZnDS2f2St5k9V2Dw/0KfTdRjrfYaB3CRAa05cBGu94PuBr855KQ3I7xxEJNdLBJHhs1wRF4J4Q6
OKP78i8VQH6VGg2c1ZyN/WQ2YimOd66srvpaDNVpX2q6Sh2sxqjUc/7VZTVr9AmjJDxUR40rta0i
tCf7YRAtc6ZmPX3S5+Q5e5TOoYs20IjnFTyMCxyrKQvr/Yf6jHabTv52Snf9Q+l2Rsl8zi7nKjgh
BUVmCh51i8hrbdV8ZhXR5bJ+pFOJRf0mGumRgDHW9BV2DQemDyCo9z0ovlhO7KHVnZb0KpLPX80N
+H1Gn1CFeB7qYsbBGK6fg2CXGDNu2f0HyT+Wd8WAX0ALU2+N1x+UqJ1QOtXufawbaESv9csgTmEu
XDqH6cWPZVndxn2+4/gyGH03nHzYYQVqCBFrm7rW2q/siZPg2Ea5sIBa/0LjbnXvzdu9Spj8Nzmn
lYqB3nAGAMxrMLLoeuUrWh4By7tgJrjG3F1z+Iro1cTgtd3RGpofuJPA8JOwZA0LV1eUSatCLLcg
w2fg9HVSvaVwpBkv0yrAiQKk7LBqYD3KJrvrkslCcN8MzrjXcYelwrrvIwfjTIwipeuDNe8HCuN0
R087IYBpSCbddo5HkQsheE3AMzaQHp3QIJITJfso+wt8YdSHPqcLkFsZt9XvM6wzXmAzfkSaSttD
EZMkihrBmEodrcn6zylx0v7gBSwE9UYs/GtMPP1gtW/kj7Kk31KrPthilw1YoEdtLnlYEZVZE3Wa
+XIytG26Ficef8EHc9Px4Ax1shT9/a2OzRQS98QIvY9vYyahEEL5uHN6/1tC5qvTsiqrJdYMpuZ3
JdreQgKShuHfp+X38YsKGaBc2r22b01FcjPE08cc3CE3QJVgEC9eCc2I37LlFbZW6feROVeQ19+s
qugWAFnuvip8WPIFaWWeOSK0hasoRulwpgWKvaHhVa76joBQ0M20zNhtPot8SOo7wuzrOLKiJ/wr
La/JOgYnEq3fKYd1USa0Fe3n4/ZzRShBaNTSxI8BqLJli3r6kFmeJ4beCWuTPT7le2k2WS0gLjHR
25RVyDM+OET/1Fc0iOzr0P+5L6MYkCUrabQ1PMmWftDdJD8EaWKGCLOpCWcHskjG1DosoVzSM+iH
ubqLtXJ5Nu6fkeAyUrUg3f0baeykrIE2AYbzQ2zSVBW3sNiRXqCJq+Wx662h5GhZR601AFy8adE1
odIHEzNC7n8pRFchSzrqBK1RjWZRWaUwV2e4i0zwHRR9KD7iEBIGHYPj1uO0Bd8Dy8cSbaJl2AZO
AVmVaxLS/fUWTrqpVC7q08aGErwHu15JEpzXypKLrNFI0PuLvsYKmlKWwemKo17m6OBtW76diGkl
tDkUHQZ+ky4zjZW6OtFq+Dv55gLX8/mkYE/+f5/vXrfG2KsXKrFIgONuS/l1QAjWGCCiwIBU5/wz
/jAoJM+2rfwV1AvKlyntSUCEoEZ2MwXWi4QQiameo410eD899cEzwfTNkEDc/Pz+8MCfOZuuSW94
gLYMIwVLv/OXyLMsZHIEAh6aUxOMIsoMgj3G/qRjoV0P/iiL3NFsTdTeBq13Ov6KUO2vjfgtiiHp
2gr36K7VhDiR85a1OMqgq7GrOKEm7rteeRJdvA42FPQKW8ZisIyt2xdhZarz86TGaXuzH4vtiiZc
Yb7r+Wvj40cTD12wnuWL3VMlcYrVreA9L6+IJKRdSwVlt08OB//0vPivgF9Bx441LQE8dJJnB593
xH7cjONUjX9fwP/Bk+9wAlW+yvcyW5jaZp0PNcPuolR7Izje1x/gMuvh3TeK2lYck+TYCtmIopZJ
BSBDR3syYdDjASbxyBTaG5rdNIG5HvJhciU3xgw6J9TUpbCrfnyYH/H2uobPiHFhHKFB9HUTUZx0
K0ihabCJgFADoW7EcOdqVsOAP9oHtdDVcGEdHxwUOv57Sa6OoCWzxa2+rX5K0rXRcM7fNsKOKQhu
uFibTQqr6Xnz+d+R8ovQfU8VEeEEsoqHSXLm0fq0dqV2vLH8NXlCdgGJagk2+qtPunPwgxTC05M1
gMu+qiuP642pL0svKg9V2dRJ6mFYexDVrZJJrUuz6KpR0DuXuvHxIgp+mR5T8PAORcRjYcdL0yQU
THTcel6f56l1D3SEPDOXGMvyjDHwgFybYxJERuQqLvd2j4CPcUYKz1u0com5NqP0JhRIehjU2tlf
ASbzTk+LnoLonaT9D963EqyJc1bEKfMYG9goii2eOm0Wxhlt3CstSy8yKQ7vMB0qf2v6rf0+izEB
MT1ERmrr6sHf018RgTd8zDbqkZe0nbw1lojPjT1Kmv11V0RWFFOB1vLActMQ/EcODaJTQUmRE+WI
kTebJPekKZwdr1VUzI5LY8kxEIBWqV+TGFDJlmnsmuaMFanMTz58SHwdWlStmlpGrGax9vT2/rJF
rvjmdOpO8+bCs9HeBeRiUdIBRMEPI9g6sUr/H/+9GG1wG6BL7pup0gAa/CnI5wnPYrB1//sCKcfK
qElwu+jBG8OVpg0mfqSA2LEh7tY+cXtAGwJTK2nvrc7SAdG+VQZFgmmTuk6zs+S69OYjRi99gxYV
4dUoXGXJalBs7wM/5mEou4kCQ4CCRR9b39Z1J4vHzKD1f/bK3yYFoWKfkNyD/e9LV8cezDNT3eED
9wukjwVmOuMAkpMh4uD3b6163pqTlboOq38N/aVpedzgEWs+O2zGqD1Zife0YKtH8EHJy05RqDep
zpHviCJeooP+sPw2f5JAz6Mct0a43o/TgX59OBThtzq0zkQnJvYKi/o22W/k3muF62xOjLIjGhTX
urHLify4LtjL6lEAU9gNJRh/1iBqk13tUahcf/FHoicM+9PnsmqyIRhqjFM8i1Oj8CxRMMI8puyE
Zd+LvHiiDFyItQJDMFUjtOfXdVww0r4nv9oHaOArNFcJ9SjUgyw7ynxWUzyxZgQTUyBx4IBSfwlz
3Ay3aRCNPrb22dFKkYpuj600zd61GX82qoM7hCYou+AjitNpJfPf1iysqsva0pEk7XFQbhvw3MuB
txCLLZIQ/O5rC9JbYE3jQXelH+32Fsw9xVSZTP3Ii+i1PGpiADxLjtOWdTRe3Z9g0vC6rOBKob5t
OSEyRC3sYmIr0UlNvkCwhxyshVDTxTQAHysGVtbgvZm/rVDolTOnzXauNPm3PHumWRab16AmbSuw
/uLPMNXHegjKdUJ1MBc0LQrmgcPII4xF5S5FBrtWqXwnzfL8Fg0voHUS9hdzIL00rUf11X+3WZHX
Oo0B6JO2BAL+cbW/ss4xrFAAGKqgiGi1sagdKxb8yLtWAKcMNOL/oCtAHPn5Hbqoa/wOZ/jSdDFF
3p0M70UB2jz2MDn3MUaSiavnJZNupUhQDlF5rFAq4A0AD054eX6N45JSzI/+SFafGHKCZx7zFP0K
pjP+7PHnhN3OtkbzGaNhJGm6mYehk0uLmPgLzI73YAOOOLH3tsaRHa5tvkUqodROtgGrbv82xfF1
bjPdFYTZyFDnZ7fYZ0Y/+66Rtfvl7Iq7lKho97W82Lv2U0AZoxMkBr0yYlPh1ASNb5fS7wzECWM0
sS9TVCzauKZknYKC5uhY0qA7HKjWRNFdO9uEOzDlS1bMmpoqUmEu6JE9n9t4YgE7lx42O/fgZT3B
PcZoFWENpzYlOwOQ8TP2EVKb3/KWQFvLvvitN9XPhjWQhnO2zNfeNJSE2V2xVKcDBSDtLCiPhpOg
1UrRyaQqxHkhA46NiGg0vKFec1XhO2rWrIH0jeK+jOVrYYTTWTvXmNJeKWedLGsaDctcTyvfeAm8
dpl/6F8jGlI9G7+E7HB271EjNNReqPJ0Wav7mDPBiEjI10pGExYei65ypUs0oZuBn6iOxdZLF8ho
IobgLknBrIEsvFCsyZLarWSajhajQcbeL8/kg6tewhij0wWy3FD/D5TkkZmuzI3QQdBSMjTmbd4T
WjW8K61OZ0S2jH4u+4tY85NgOj0b38D4LeZGL2wTonL1FkZmco9rHGg+WTtFa3PWW5v0VPjpCmoi
zqjpOg+KHfZxPD4uhLiA2BgUvgNi+4Uyd58Pj/s5TbyJc26jmC/5LDoemPBNBXzr32+BcQvJYJ0K
wLFNInp4vRDq0XN7VWfPowBeM03z0RlEdsDzttmAzLvGBtOOIV4j7lpgEzdmpkDsjwu7ft3lzkWb
nN6qvN9rupQ1Fps2b/W7pqy6PwIzIpWE9vZIIrXXKp6d9m2N0ytV+irqkbBpteTuRYP62neRx1zy
6X8RHTKxLqjyh4dbvaJOzxhIdBszySelSpcua/hpimvOM1hB0zPK0e2NiNPzOhvHznfRhtFqty8N
Zfy00XE01Xyb593SFUsdKTLaDDgDWs3UDGvR/PHEUBq2fHCxNW6VUSmG4zZnh7SAujkSrsrUrNGv
7XrlTXd+3RzsuBsSumedy4ZQAK/dS/cuyLNrc7yk5CQiwlBzKsR2GVDZ8WxUt5zl2O3nrLI9sGzf
kNNAA/QIIZ6ASnNS32KKilanOGla/+r4VVDOYPU+3EjOUYxy1v8DKjjJvSP3cjqAWBaBHe4rr2BC
jGc9IhZRTheum08Se2jN7OPs0qTv9/5yqatKkLfv/JfhKHN2yYiHib8DM3ovIm7cVopMnAdB6vq/
sNE6Ny2hOQ7ipguPOADKsYutwEsCgEEzDenhLhP/xnlcC7CThaUdnwOFhPrOxx3ft94xd9cCncoB
Q3oTXwvKT2heFGvNODs37GRExZG2nC53H6/yt00doE96LcoqxDccFb5yeEizxyZ2TM/nNCpfCJzT
kpoMkgQYKhXN0cWXYkcFUD7pKOQ7Y/tHo7Vt/yZ1VT/0MRGSz75AfYusexRU48p2jYdhZiCwRX7D
BtrPoDHwbbwF+lwxztObAUUIwI4KBWgRloSU9l3B/Tlt4kwOqV7hSfrCeHZc7VJN/hFTLO41GwMp
1gWttFhbEBt9C8aCeC5r7ygAY3LgukTD8xxELN7bg7IK8W52H2Ef+GS+1AhEJo8VprO2YEnxj2wz
959pl4jVT0gPiKyFh6T4mJaRU4pLGKZIgm+/1qgUG+lbcQDGSTcQnAYG36eVG+q/COOx03/70mev
wYpVx8fyvsxUfv157JeGkf6uc/nrtNqsrDyZBRKqBkjUSiI01/x423g0lF/gmQq1jYbV0qf62DW1
nmoDqxDjZeuTu+hHlHXMtf43fmxQg5hRlXDYPAFWZJKFrj/K6egJb/OXxF/h8czAFxhF9vhFa5aO
NFmAeGqBhRpKliTo+Nof+VHcqKX/Z0nJMU9z1UsrmffsGYwHeCSSK8M38lljj/ldrvMRFK22F+vI
mTT5NFqQty4aq2FQ7fkLwP8UzcAx/TkBo2rnps/woVF1ku/TOdjNNDEhdTh3Jnz0qQZXfv/8Me9R
JSOTkH9lEpjR7d6GD701wQbsJk+S5rgexFkwAonO3Jp6/Hg2KQBRcpagIqkZGJodoEaVIrwPCjfo
ZEBkA0P/KtKRf6rJiTPl6VAjYpt2YEvEldt9dqA+UqXiC3yMDk7UDxATkHty+UJTSn36JQeLx+PL
T6rNySXOZBkJbA0XhA5fDzrBkqjGHTDr54e2QKdgNdFz+zJszgdfJB5fGSX2FkiggpAOwaYHUsPX
Xo2gxFWgT0wDwUiF3v4PjdCYBYBReqfLIXhWFz+8ExhF+pkTfBKzHFX+QXDgNHeVQufmLDKOgYCL
C1qVMdWIgR34Ez6VA400SZ70D7AbEDISN81Cbi/bCqhytMqQfcDZO3LemOJFZ5hF1TfNE2Rj3mgJ
2O1VDDy2gbrGx85UvGvN6HnDfhfKdkmcNOAx+gOGgSz1XSfi/NH46ZXEITAu2cl55pnr8F3sPwKx
5gxMHx88ZhaQ8g7lJFS9waml/nWAYdQojn3blWnFWdhnDx3IQJe6jdg4BmSzHuumtl/ErN4lHOp0
qAQXkYP2jJgXA9OMsdOZoozVNWRDn+wgbbMflDQtaH37Kkh98LqfMySPoO/wTcfMlKYNAOiKPkEy
juLnKkyPzfAKWL1LeAp8jEhvK7aL2znBxjBC1nkP5gEGDS0Y8tDinEvss7dsC5Vpqum9YSkcFJ+H
5mUKaS53hDNEvxv54Fe6VTOs2dnsgnwe9XKhHfJcDbBOOWoFIBaEWMSskaqOPn0eiQh9UbA28bpg
Qt3iZvgVZYMXwrbVNCmokLeOry8gzkk13rDflQd0hheiqObqXAk0L3mPDo8j2/yexyI9Qf9xg490
oELViBXuIC/VyjaBtLa1S8lfYZcm2bEMOjFqAnwluj64EUnsjEVN4+efR6QGpQXEynvh99aVvGM0
mzr9ninMxnF60vehuAS2DGKGWfj+iA7+TpHyL4qa6X0+3Pg06ppOH3TAnmhLe37cEm5kf+fcEI8w
1JZiTIJ5DXtgJzTB80qFYXGXyzCb6T4x9CPKDFMZiml0BhB4/LBr2ktCCc8FTqLbYAPQ7hxR4yP1
U5h7tFt6V1kWA5dUzr3cr0np8CVjozWA328PvjMnRBPrG30EZoAKK0Ze39mreqhQml4DdTY0VpF+
sD+6BS3ygqQOAzcvGhSWExZMyYfwQmsuOAOC7lTlxCGZt0UBxbfwGpQ61optnQV280XOT/mHba3k
jtMolkwIFF3P7nsICiLsTWvX4xyTzAU3Wiv4qzeRxFONehVdcUHNxslaYQcfEcy6AnKEiQ2gbuor
trWUdQaSyZWb+54mQq28SChwlqMuecI3YT8i8hoT2OOTbQAa35FiwqupzV/CnrOYSVbhpN9tUskK
G0ZDZZC9CN008iKS52miO/hkZiGg4Hsbw8qfwIg0MFKtxZjoP5EaNEFSv6LvNBYOJaq+850ZAYCA
pwQfWcQHmzjHbIT4Oc64qXHyiKJZ3aIRM+p+edChlaSqwAY2dgApYuGmxBn7f5Yz8xrZ4MZYpyCT
T7t+exIUsOZY7QeW6AJT0L+sg/STQwZ6ifP5FkbUB4NoBh8vqKYr0jXu6DpMUm9pqtSQKYI/2ll2
CYqZoefMbIW2nfg/a0wWTNGq19GbdTW4GVgGL59VR3Gv/VNo/rZuekZHf9dHOe053A6cJY2fwbFI
MXCgaj/aI+XhePG5/TTVZB/UY2Z3lDADrI2ql0PlwigUl0NiUi+P85cW6AN8hMiGir9OZ8nPdhZ6
Yhyq0JJEPI564TIddfglBXqmtqrVt28TrvsY1COZEQWUraI4sTY5vSx0V0VVTnpg7d+dnMWBVH+Y
lTsHTjbwhbYYrqq8M4uJ8jU8DOqsNPFOrgFmU+GtFyCB9gvrHB/Aznye9RNWNXfpRKnZAb0LPahk
xt0/F+VINCPlXVzGCn/YibXXwsbc1ZXu8iSG7p+/aLGsW8UPVef9qFtMfPKDQ7uFS59vYR28lDz4
XI/WWDVW8upXqa+H4V9MdqU7OsPbenO8zoMrKUMjfj8fBZ6in/PufvkTufY5z2jvmM4xV+raRTI9
YRkVZaOISb5lfS/LpVuzvJIbtIATpRLWTnnmiW9B63xMInRIirezxxxfQi5NI7uUkD1a34FF1K14
EuX0x6mwGkcsv3qKv7+wI8aaMRZES0KM84zK3aW06Z3lzeLMS8MRKlhEUXrlqOxp6IaScD9Lfz30
XTBIbUfDEsGLIF10B5UMeCIoaYg/igtVQU4uuIqkWnxWWA4mtlP4ZySZZoBt6JjwvN0RkEE56XCB
RjMr+1oiVo7SyqKvbBpgooNriI0txVwxK7u1oxven3BQv8Bh5Wql+Ip0JEj0MIxD0E1htwj7HDkn
rzlU0/TnFlYI+/5e5fhSo9251i44n0y0cyHLx5ages+62QfkpQZYgAx4/nnpLBw4jZRFabwi4+Uu
mmtqEfXA9QKBRmJNCgrjYcSoYhROqsvESjCs//Khzl7qm+TnHH9siu3A08nqpSY7NXE7JCoUJHc5
iOvYI7Rhcuiehao8w50+fNvzb6E+EABe4xswc9mAvSIGtop0xFpCQ0jhRR3JDOTK14plcqyiysGM
xcuS9yJkHR/NsCkuzzmOef7KMork33hMfDcJuzas3BJaAMgwcvIx4TBK6HR7zlogljaRLKlxR9bP
bwmJbYRka6JmT16/dF6F15boIsGVDpzMEnH5L3IPwJRx1WmZmjPo//PKwknizTtisatyuowkr+ZA
ltLQlMYzOyqPRLuoFGp4auqyb3YA9v4TSA7mCb0bsLdkx1OOTVMVJFgrhRRPCyLr9uL0EJmEhLqD
31wGsji7wQgGxhtbW9kLkJGzCmXin4qh4gGq0WeYffgH17kCB57jZu6d3lES+pV1j89/4G5KiNDa
0yq/cG46LVAfTFejgXv86lsPvJpvEnBDccsbmAnt3zcZjnTaPVdqoPufU2JwvYwo6ax7ShfLabET
sKFdNglBESKjzo82gYkNPPnetoFBNMHktNQoXLN10rxnRjT0KhgZh9LUdUyWTTh9WH3MtvF0pul9
fIIZE6Opya8FhsgaUzn9kG8U3n2WN+PrmyRzbS9lrIDue6MKgDDJMecL75HIc31kBp1qNrW77fPM
N7Dqswzx9Y30dT/382exd5DfZXds5RFx3cMiNLHF/vNE4o/rBDtxvNeHT05fMwcOXvxVm7i1qsOc
OU2+voN2xfEzVs191nJk51pH07PVf9lf7ylRv2KJSeYNR6Q/NbMppxkCDRKTKSHZCQPJluCpKxyM
barbIFdSrc/CeYiyYilZ/JzqLlu6H7X4/KnOMgaEYlvYbSlDRi2PJH3LlaIcH6QigZPMa5sFrjHv
ODOe20y+vbTjyNkXysJkk2bUmYtCiRlvGszWLH1hoJowdD2khv3ogeLyaFWcTZek8MGhCr/1x4Nf
Cw4sZR7eDyFFFSRD/BXSGzHxzoDkma7/4a1l2ddG67O2p2HBJIi1XhUyq2WQedACX63kowwr7mD/
qZNQc2lAC99DupA2dMm0Q61TSk1NCRYzDsuID/U9g9+CN9aFhxdKIEUHzEfeQD2DocqB4zsnATbz
xmCJG8UFHiNTkaPkB92dtZIFzxAhnMmx/sCE+E4wuBbKp8avyVqoEAa+DrLoOIFW6f2xtu1xrnCa
wXyjCnfgyyNI6AGNgcUaRQtI7NkX7ql5lop0MaNUHZRjUP/mCJz67h2yQL2MG3Rk3kATwm01rKir
3VscXcivnpdkCggf2AKkcYGgJuufJ2lV+kb/JhovP9vEz7mW3SG7zyfhSq+tWch4ghde6a4frXDx
NJRFACRvsDEoKC03B4tjyPrGt98Hn44BNYsZcf2WwS6AYGYIIies7XNByQtYsThwF2pEIpEPhQk5
c5L+KQ9euF/XSEI9U9dO7eEUZlSqQG73RAdVK1vmdaoK+HBxiMQoAm0cZGlWZorptMub/1IUGv6l
HWr0NoDLoJVc4wzZY3tc7nK9jOY2sL1uccOGDeImG8dEBZNT7B7gro+sTKaz9KzmV5iPs0zh8A+i
ti3Fa7jcjOg8KGNUQ3SDZhW4TgsaFPwAoqPfNhthzxGWlP2GaC+5CQ1JwxgghMcLRwMQw2QuNL+w
7wbUUK2W+oUFMEa2R4uxBQ2ETYds6B0c3wtc2lPje48KJUml9mr0tUUcG5WoCWkFZWl6S5yEWRAi
yVd9FTSNz6zR+Ni2AbETr+5GvuTd2uM84Z6UQge1pJUVanNTmTWtugwuS9CDRTzgV/GORa77c3P2
5vF01bcwBh9HkcdBhR578xEcnBYjeoXR6bNRXZuUkK9f0iWsOELBuF0z0bvkbyLbYHYiKdX1hzw6
wLIdQ1gIF5jvqmoflTeR5Jv4KtYDtTRaqGEHrmEXlIIoM0ZS4yBmhHsUgfMZiTELirsRkWzu5uwg
Jjm4VZ5171rwwk5yZhA+lLQG6sM/O06wi3jRzGe+KfCsbULHzrTmVlGDvORAfIAbnnfX/w8FfmXE
ApyA7KFaEqllpE6+tBNjywEQERy7046y96cqfIOspZrUjGXavWXHR8PfzZepmCmpWIhuUiqjRlPO
510s8pnRe7kNYlY5tf/ufyR62424d16EtTDS5ojy0qQHxJygCdlecXuhnYKEMVclD6kvIUgcujXb
9Kf+0j4rfV0+ADqFGmQ86MUtCqXC7GAcImVHT2HHNqPtMf7aIK3etUYdNwm76uQyUKHzhVsvGvSp
XPrQX0itglIXC8vhMY09F0e5RHqHp389RZba1A+G3v7UjsQ6ZIifD70KAXujPK5iq2T8KdBnPwsO
EzvS31VEOEPjBJcnBAr1JqP7sSUe3tJDfXVQDYw2dv2viSr1vcYCk2g0zPuPmCdq4uXhaSFYk5xh
i67qG2R3s7stkQHz9fKxbkzgVXeF24SsoUkE9TVeBF9dH5wEqLdCo9BbovvYrs1+eXcZxMrpX2AG
qomIe2FfhhgscDXn9OsHGfRrLgvjekZb2OKtBuOm8Ah/zzW1gM38H9z96NaM3QpzRjMUNp1G9ccr
U13UEzpPIjxBFsMyMQqsJKtGiIhT8pKQht+Va/3MZ4lxdj3+yjuatkAmEQwx1f3oMhddwjOLYF/o
MZXop83LNY4FOQRdKUEWlMLdsNSdOSt7SEsJNXKryPTNAr6WWe/mV6etKpah8+jr0dTx1g/IGxP2
QIYxlF0L9EZ7q8I5Q2FiKOTcgTuuuTdOj5pluiUb9cxlLBtAJ869GN5PIuSOrXQj9ZNwBX8OAd0S
ojVHu0yimCVbekw0DGFt984/7ayAT16Ty8z7WEnjo/WqopPvfIzitUyg9MzbFjkHABPlP3++dZoH
TTacQJOlH+ORIITRDc7jBQENobwUmn6IePyFCboJSEm2JTq+miFxVGbE4dpOFf4MHh0nB0K7h5gg
AwhAITSlg2d00yuvOQI5sPpoa24hAdpcBVF1B85WuxljryQBhtap/kyu5207A3axtwUuhqWLtLYk
i2VZazd+x5FM9hW+dbpcXaorFhXVPoKzbvhOGnqfDWxMvhSZNH6GodaBYz9q3IZ7DIakRCmHRmOi
h7QcfqArsiVoPogUWxewubMcJfz2jW8BKrZFUSoNVwV8Y8FfukEckvVdDXD1KmMkqrUergxHwDUZ
94k1/pzFaZSyh9xA7DuASkMKL7hQg+3mzpSHCx3z1qsiZdHShZhX4czZP1W9OQOVeaoV/nqKgBBb
2ivbxjnnrA3iVAzadjcKMo/6jKd909+57fHU+rkycOF4K3tbWT/k8lT/W2wbiOx61S9thTq3EJdm
HJIPSUbjKzprCuwZxbb5cMHgXqKas1p0jcdBRN/2GtWXV5DHcna1Bbom2JXcD8SfS1nUO5vZkETW
ZO/rP/XAWAewPN4ohnKHdXN0E9agielNBFoZdMRONBBqVQE+FvidWO5b8KhuffaKbek0ky36f3UU
/WKTFjUyfz85G2DnWjeY2YsTD1Q3nlvpiMksyCLabY5GVxVOd1+YQprgnNmiW3YP3I+x2KN0FR2H
CyUmgZeoELeRJARkbqNe0Gv+lm1XO90/Bn7qXHutCO2VtUfbQYRtskO/Yx1xvt1HsWfxPOmRUrNT
vpzRI1JsoLH5FXzE6Dd5XQvlbv1xPNtWvXnOqngbs/24cEN/2hp3VzEyqD9SIVJDMgsIwD5EnzXp
janbZf6a65+8FluTEZOTT56Mjkaum7BA5ghJsXSi1eZ+uxX9i6A7CG0dSckm60OKGgki6ydOcloQ
nhAS75wQHPlaJEubkuiePhXw/rJucaxmW4p4NegZn2382pGKVZggxNUMNzO5IYEmfhIq6FY17whi
gK5jXavtJHg2Fq5oTgo/+hU1kfglOnA1AYw51E1WDsIfdGcWOM1aAeeuzViTBTQLkPyhvKEsMwZ2
811cQ8ImHaIhDW8/U9LRKfLAyVgOfh38JYl/fKC26GGdINE0Kf4TaUQrD0emo5gkctURncS7NxY0
WYNDbEnt83EBLDelEjO1y2NEBgBMFy76Wdw9Vrv0blHn3I8ucLzqsyjFOnyspmTFTE2bqBdN5jkf
sxflNgQrIwXp+zUd59BcvQwW/SlZvQsT++F61zu9mPW1FMcQXKr/EIKogrXYRBMflOiDOZCdI6wZ
ayKDlw/+YdSPz4R+1wqboGwd7IdzwnIo21ZJ6rzNLf57qjcDcYauPRqMz3FKpI+Ni350WJSBOZn7
mRlxl4R0ED3ue/bWZtn32a9FL93QuKQENPQwLEQ7eGsFsajG+e+tOBiaZroHwKzjXMxoRRP+UYCp
Tc6QR56et3u9rQF7enhZ7ApX9GFxtsJ9cHpYnwaDuQogoetXaC4TThLl5xADWvtsLb0v76bnHW5A
HStvqdJovCYJtjIrWludg+osK/HoAqfNL8KKxhuyg3ZKMzIeh3U7zyswrkh7EfwDQv0k3qp87QCr
niAp43BXImlmyMhecoyBcgtcOd8Z4rxHb+FDrisabo09Qa+/rkBL1usAYAAOW3c1cYE+POOMcApQ
S5CzbbQfBJdoivJjVRw/BJG71H8tnyVAo3M9jaTATSPO/0ePzOdqaUDLWOGmwITK42YePRMrYR0u
qAcZQ16JhqRYOBtSHRUZGivw9HpiYqQ0RyTN376iAzWVGlv2bY1JXjM905d85RUVCnNWwQkj2aqZ
vnF+zLrgILLGKysVjL/5Di8PErLpO0XIo80znBPPr0MjKZoyYMLW8Knrb9w/+CpVZpSJ5htKZAcw
NW4QTOESRpazW5qjR25BK4uwhLhbEl819W7kmFBKk17k4ZXrxVsX6khJB4924tIw6GRhkkz+YEKm
ZwpVACntCzfOVob2oFj/QJl4wAfuB6XoGC2xSnlVMLEB7xuTvJrjMHBdP7dzQDUsGw1RY7FBK2rc
C0VNZ50hprpPBe3/aaQ3UBPcJildZM9mYKrT2bcRNFlbbgZMH+Oh5wkFKvG5Vros9JglqLr8P8yJ
FcwklLdiyAjkddZv4HsaEpIQdvOzEMdiTc/CCOBY9JnOXUODe2WXrMKFLoXYhy5/0mdmjMbr9s4t
IUxY+i2qRh8uYjo/me8vLu4MWIyDyStibGkhZwnn3dMEbMf57qRW0qp+kTg0+OjM/bjVgJAQh4MY
XfdIt5BJLN9JXSQUFDdj0W0Ihq/aq04Vw6D8hGSDk0ShagdS1gU6gZJwXTW+W75dFI5SYfOlT+Eb
0pf9+ca4OvcqM7NjtLI6YXfSNOCJyhFuUiC0NvtEXqp10FJMsk6AYKCGWZRmQVUzu5ERKu0kUqd2
nTE/6cMDgRlG1HIdLK7Y3P5d8oas3BLALo2KVEms8oJbqcHsnbfe0M8GeGzWs7Si3LTyrkozdd9I
A5CW4oq7XZtMtIExdPg8MsaU+8vWs9i/iOkTgBnmyJRpaUFPPwvj1azUBoc9qBHXQ1UdQ/U+ZkjT
CgZv37kZnxwhiKeHxj6OcEjiiD6NWOCsnyYGdbVYeGrFOP0oPP4YI5mLlOeaURCYTch3BXqFKcbm
IELsWFQ8EEw154XvBkt4NL/v8kzLnsFzpiLJrVw8o/sXq8pFc+7d2MAnZJIqDrt7OKM+F5Rgsn5Z
KhMmSfIO6nCFOxbJy1MqWdyqkZHrXfDViHei3clZOfNnjtgwJry44yVdXjkoq31TaZO9oz2AUzRE
nwPQSOZzXItAJitT5kKpo6uropTVtlwSG9LMDf8pyIQ36pqFg504J7rmhbbZ6bfaOcLPSGHSJKkD
48oESRpc3FiDHBenEZgcRiA488cWnQaVnyKxH6r/NP+KZymKczWDSf1IoWiFUlm0D9WIVqfLnHj0
CrR2l57nJmJ/xpAWSkn4hkF5xUbMPTYMvG8rjIYLqlYtRV79BkkLkcc7HTqg1bDTa0uE4Lry6slD
SQ6hOw6AOqyAjY7W/3uW0dbdRV+kwVgu6N2iH/lhBpXzaiMsCm1BesTGoBMijm8huPnaTRLBBIP2
pWtLPpJlcJcww0X4gXvGB2WtzUTkIq4JDMBR0S151Nbwk5yguBzbR9AADyFqb8syea9H+GMBmu9Q
L4sxtVCqFDgSsSHf15Ubk2BQyFzjPY7CS/DnfAA+nuY1+FstxY60aOmkMnP/F9MMac72vpwZ4Sy6
T7P0oPg5jecnTm9T+1hpU4rOSsgBA0huybNdfePD7qDq+gtyrHi0XK/7kIJH9jYkdP5hdzu3ve+s
aOedqseIOwh4ZP5j574TrQpRaz8dBWR9cIb90xMZkUuaod22V6EP4BRYa/8/ZVKUm9J1ST1SMegn
8sXLnHTk1mPmqVBUpdVImHlFQmPgBFbzvcf6hkhGzQ6J7u3Mq267dfm96gUAMTNC4U8Mo5pXp+Z1
9KP/uMjk/aBc/IiA1JA6T7Fd5R2Z/2Jyi2QslMA3L43vIe9eYDKDgVp9FN5yN84eZ6/uMaDkWBl8
GBBpNv9vqJu+qXNFgVGMdKBxT0fYWHaNK/xyZzIV+0eCLnzcu5S/1njQYhWy9oDoIUWi6ioFZrg7
RWhuv8ZPCGkoCMfUd3NVbVv9xSiVpaMc9taYq+nbxgf0JG4OfmsmXbkqnpgvIIGj3Y1CkwjHDV5m
1ain4vJvxF45YNLZJj8+ar4dpsrma7Qc9Z8dai72N8n2TvMyyTy4AZ5hfIHlhMh+nTCKGsi4ys5P
8pBHxxMrRUWr0q4Tkr3raWoD0BLHYXTKvPqiFmQswb+EaUw5BFFMUvEW7MZKfL+jyj9+aRo2KocV
WxZRbufMUV7sv4isi5M7qXJyLC7RktHKyACFRv1mFCYApeBhoxjI1OV5hfQ/KE/e+aHh77Q0c/p7
0oTtWScpz9SHhpphU2JMUS0OYM5+zjcGf/LOK+yhdBsTiCTFq62hrdvQOeHYLprDe/CViq9WtMnb
fBmmoiXu/GGl7TtNCbOu9+UikSZl3LFB+wGaQ6YjSsJtjYpkmS8WtqB/Yat2l2DMDP45t/a1FTZr
k+wopqpOf0K7y5wHA7Nomx9F0roxufyiA5vjexUeRM/r9g3Um1ma7za9tMkNN8d4l6b3Q4zCHIK5
H9MQMF7fMVfS8qFv+KJVuizy4gCigeM+IibQ/6B/3mp6jqoPrKki9p0CBIYU48CAa/654TstVweD
LmJ5DNj1ZGxuzQzWJdE+1weZLDudMNDptMn/TMm7lfyUoCFGFN5/V3WO4+Vy/Q7Ita6wp3YL1ycz
hbyhKNFApP2APDfxLcTW06hrU9eqVZq7IT5JtkQh7EAyRCBJHI+RUEx6BYyd1/ziW7M0o++xWnsO
kmIqpdTeKF6cZqjQQU0G4sK0DtWEFi4jBoOdJFZDhJcoutKBGa2wmTDvfb86JXiAC9ttPx5FHJCV
phzGKCngg4fpFuLIaf09fykeJzNYCFd/u80TW+h958gk56AT/ummqk/lJuZttKsCbu+rJaLnSkgC
H+8gP7K9y8Edr359kJ7bdglVC89pq7vH15K29MMJcygjgS2KHjizs5Yu+X32f5/fciycyZpXRKHD
QzlNm9LbuBqoVntLagAxrt9jGpn4MTdoqKWuS9v0/XAuS8b4FTAsmRV82I3l9zXad1AfR0+FACxg
y0AwxLdFDworPDHGFyjKKWHQ8O4uCT7jSnU4a4Rt9z5jobIn/sSD0vcVGjcJTC4zrlRBiRjTwkjp
t46HY+MJsL9Edh+YOveIMmdnD0hmiRDO78TTANU3kYIWzSc7pVqhn1ZxLfA6x6H1pwSHGpnixPp2
u0jRe/XsZPMBSjOBlv7UzaHYNLw956yoTNR4SbK8NEa1cQ0FKZNco16fnHBiU9S9lilQqZUfJGQF
VGrXN6QNU1qRST2f1t1BBw7hFdc7h1Px2KfUD45xFblkN1aua3BWLqYMOt97NGXHiNNVM8SPEkUW
g1EI32A2wtdwjg+Swv8GhGj7QwB1d43i/Zopwo/IXbdFMREEyku02KVdmuIexRneG1jqV4C3ytr9
dWtQZLVRUAchMBHMvw7Qm1XV4ttgpY4/Ov0mRzLVgdzafcZj4RgCTlglvdp+YW1sYpQ1Qscr335k
QbQyDMS8THeFQKxffLPPjBYR5Wtp9tynwMhGWNjYrfPO9jilRSLR2+F9OMJn5Yd6RGB12CC+7oBS
FFfISeBh2OqN0cFO78EKtx1Pl5d7qtgYx3wc2Y3cQxiYsI+vhgCaWqEtZQxM4gn/2n8PeY3dX8Iy
ZhKpiDJ5sQ3Q3G76Eh4In5OQlh6l81/tBj5h/8e+KLpp0zDalpQq8d4J3xFPd7gqkRDMQdXUVdy3
MXxDf8gcMH6/m6ai+7HwI99R5R7M1XVBmqgY96nYKE8ApHXT1y9jWSWb+fKdasSzJGrQ4zUYb3fb
G22mqBGA8SSC/os4/utU6GMKUeE/pq+h5rVL/wdi8TcHSZPwYKg1tsqOKYasGJUHcsVeoKzOd9dP
P2HEwUsvF/IUaUvilrZnhA98By61gfnVF9AoBCoOFYnfFyeLTH1PSzEcjnTNvkeSi4yivFAKxAF3
Uen5I6lrSkGUaHt9HsZ41BiHj3sMMQZQd9X0/RZnzcRA55XXKnMIKz1Cs3YaHzbiRobPSC8zTTW0
68i1t9TZiCG9UV0UI/B08fwLwrtid1T2Eqh7stDvvUyIa13gav5ri6lKzDRtOB/axc+vx2r+6Oos
ZXkn2zkajfw5UGIZTH95MH0ERlJjQRszAVjX7352uVYY07OJiZF4w99543dPytQi3FUMwCCccGu6
+vPUcokY4hX2wkfGUesLtCaBUpOPTPLWSjtWDWu/EFy4ph8LTyH17IpR2ZmS/ACKgVVX0B3tPjhz
ZiVNN3pjhV+dtQjJy84I0nfbtCrj4BWNr1bty52rXCNL3uRunVasHhoSvbqBuDme0PDPFRXnNsa+
M//Z0ZmR9cDpYDGmt1cLQTeT9uCU37PkKsMsS08Bh2JY/AR5oVT8zIP1En5odCZbLWSb2XlBNl38
2FHSxbZn3cbdZ3JrQ4EHdxHzDe/44/jg+RdS3maHVCAutFZ7eRMgJQcIzF5GfC3+dvjB+NOd7EHn
O32aF7d6Spq7EWtYOMvLVpmqX9vZl4tBHP/t+zt8gErpEe82aY07PRl3ojsBuxAAOFjB8kLqwlud
x/p8l3HyVPVsneUVsSpM6HsS8UjrRj0ybzMSFxHjJr39Piz3gF20jLXyX0bfrskCmxcTtsVP/GQ+
ostq6jwXPYKrg3ubmmqjvA32cSBgC3tmszy8AraPE0dR5M4Pko6xPQ1IwCKzY19yzWQYwjwU00jg
QoG6m3beSyt2cLSc+zJNqgLo6dcFvCn2BnsjN9xYLXTRjV3lqzUoLqawjvy2dEKtSwAmXBnDxs58
9oPIVkWBNjJWXUsCFEXqMtX1pr0xOu5r0fuGVePElAkwA5myS/GHXhX7KbhEBvxYMCgJ6tyyX133
poj7C15uyrZJjzgKLh+sPneoBcKI38VimlkgiaAGUp8mRMxLbpG009NBHBZZ3gW4SIgbGdZnR2rA
AU5Sd2zeKC2Oah9ZWL/XGIclovi9mVWN3G9ZODBO2hSv3eq6ST3IrBTn4VkzzRnZDvwp0hRhwORt
0GD+fL3x6wMfb0SfUbjNI3VlKA+C91b+r0D9rj7yczGAn8tJjsxAOy75Jaen9TysSLcvDnW0jLEi
y4Wqryqo1P2RU1GR90pqN0Sw75RsRSuE+xk+cj0SW5bm2q+NGNzMztpZCXKnsnpulf77y7zoqdvf
oi8IfNImp0zmtSRHR97+drdCbmtb2FUnVQuZIS0D+TqrJrjtRd3i0djhSVeIuKd8+9qO8DmaQcwf
3aqqfjaDhpO5MG94z3qkutQOV5pHvvc6nD5bGbC+k2ndevbNSVOXp6AUoKagLNKAncZ+40Rwvnjw
t+5ou4rRl+T17y+U0EPgmHi+AUnNXTF4GZBPO93Ho3w0XxMiEdRJOLOZf2wbk1a5W3wkl48TLuhU
TJ5wyEEu6b79i1jBURdjD3EGZHTBUe88ks3fwqCWFEkj/W/LJWQwt57pYAy6Ff19sMYmxrvUIYDM
fRtZod/qwSwWLNXI6Skd5n8++XfdAWLPTqDN6ChfNgiUIyzU0mEIJeLisD8dPf5ypHYD6/z4ZZ9n
wuracmwgUEBtsUK3kkgz55LLLUIpzVYZpdt4f4jBMExsQ9PAnnUddKldSysCwNN8ArCi6rNiT3wI
F51oH+b+yA97uGzJH40m5oPCoEzVZs58/uCUPEon7dTQ1foz3qh7dzBpRJjtVEkEinJoPoAWR8Ix
DrZrWNOAUL4vZQPLpqTI5/3tGgG/nUxQbInj6aQRdDF63OGFvu1PlFTrqtoy0WHeOsO70TzYYbVw
FaohIkVWKl585uDztkLAA6EL7bJpBdjcDewom9/wf6XpPc/oqSzcboSYahWZ6p1edyMseImeXO/l
9AD72lx5/wlmsvN6auYBsYPgMUfom+UCUwVd/nuXG6mDv+M1Jg3B+cZ3jf4iLFzemqKVsqYpoy4m
6ijQn48bR7DpzGSQl+Dr0OtA+CWKcH5K2aOiCD1EcSBvlaMxV3AAo4gr3tf/GG/Wj84cf2ELJu9g
/KBmMskEUlCwSZBhFSAOELq0nors6md6Jt9So7SoImdcoRzYr2Abn9zBrYW5+rCR5cjuIG7FziZ4
nZZdaQB/zUWljuNw2JcsiZ14+9o/4hS/F29fP4VKnzr2FZwFwVNucKcZktcBajpXzZO9XtK9ShdP
NTDeNM2hvi2u0zgxjgLcQtgdlm/OSjKWqI+Kob31NyxCf4tWz7JJmIuci5QOlimhxx9DvXiST0Lw
rbM7JTbvaNRc2SbOOmLHXml+0yQJ90oUKOXdpZ5Oc74KDNKg4et8aNyoQfW54GETG1H1Ad7RoDJw
rnB9zFJ+qGv4I6wbaFscUstF68CQs7yEvPcwqxmMchUej2PRXY/ylP4bBRecaWpt+60K1B+Cej7/
gJHv2DT3Onv8HuehvPbX9Fj8qqaNVi6eTgVhszFcI1HFGlKOvZzDdX0oPgcJc3JKiX4y8EIPNoPR
bU1b4+Sn2fAGPzaqKtqk3oMJnK/CTnG9jZbU+BQE/zB7DeMtPDVcYtgzpA+M736Lcv1BQ5MtmDfF
QYOM5PVhHCYsmFyhqQUXHhyGrdSI/3deMxfpTWdPReHyNYnoqlQRc2gSx9qt5kelAkrMY9Yrf5XV
ys8KMO31QfB3na2PyeovkRuN2dfzCLYeMB14y+fVTEewcC9t2e+JctTNEtz1PTcBMKVMU8LAj8Xw
UNRe/e6Mm/TfxWX8kAv4juReWLhkq1rVb9VgFQWt6YLEGK0xxb5mkSGaugTwHqmNgxrDWfW1cFuY
eU9qeOlYx36mDH5QaLmAzHpVqZby+5cln0CLk1hUkLQZiriZMl2XzVMhlvuUy3j6/HjltrCP/gan
kxmbQlHs8LzDrZ1WpQDc8S+c+AAGzY7I1+eTLHNJHU+G6LeOL88UTMN5dvLtYPbI6Xq+/mu2PSwZ
HuJjcI0+4K/Z6hFRUub5H6TaDOJ+84+g6iP0ZhPsxU8YvyZYp7rYtT2eZmzauzPzZcBFemF0VScH
nq6GEeGl3AF0EYp7407RakKQ/jxsN4CAq0FbKU37yL0wT3De17OlAcXv5ctwu3TEHBlh0w5cexq6
JScJju6VHdFHJEHm7Oib5W8jzmCb1F0SReg4gbTHsVfwqGkmvLrrnNHndFlazOIvNRS7iua9kXiI
bGjqlEAtS6RT1gUy7zCOnrIJ3XgzO1LueEqrrfGPCRXmn27ufE9HUECp0W7Bm4h40DcAd3Sp9q11
hn9+PrjEgkzDivIblwAd0yRipgX6NuJfAkwgniJvseCTPOMCwBhaBZJeeRAmpPCgCVB9X/1xe9Zn
KXdv2j3/RlVF/fOI9T2rLow0shOr1510mWYvmk+9XC+ChwAPl5INCwQVTKxugvbZXfZxS0106Rxe
wdHLuJZDD8+uYx2Hcs8qAxlpH5ukCMlKm+b5YQqjN4BHJw5msJ57kBYbgc3Fm1JjRzwBKnvuhenb
q2GmEm1jDRMGa3/sLu/61K1V9e7elbwZca1fYPYvRY4BwZKy+TwlPJWVGDCagozITQ3H+57x0PXN
gkycNn34hIUm6T2s618/LgT9cEWL8xtc2rmM7iSQYuISzdkeooObsJ2CNqywSAR8g61Cz3XNxGu1
iBeApy/rc6iM/l85Uv19SNnN5cBc8GbhJZeJtNiU4bBc+yqkrtQ/lppYEJaWhP/wxy7vUHJWzoCB
V1PZQdzG11o4uitI0olND5EPmsZGGbrr40wlKCvekVLqkPG+FzdlTWX8gRmbvMw4c4wrCLvzpMbf
XE2SF0oJzZIVAbRpX0grtJ14j37RlDzHvjAZQM8R0jace5jCEKQVIVzJs0sxrSrjvgr2r3CJ86M8
HwnSpBxCGfGLJcsEd+rCnKVtWH+m2k5z4SGO2pCCajL+oMI/7DMRMXFMpFDUlYIT3jreqinIxzi4
5l6Chbv8P4u853v8D2tmSAhPEXrZGKDlb3VeGHOA47G9NzPyLpmT+ZVdZzrxxKazb0zmDOWkOzEe
Sh5td4UTX3UbGmxin6Hejz60Y+rAzF1IWMZiYKpLZeZPxjoHclByIGe8cM+KlXJBoHbE/qdddxkj
p9griATT+ftTUz2DyLWzIN5kBSMeiarnxtG7h3hPpk1xKLjnAO4EVHaYQVL4H3LMKgB/l9uzEjUD
RosT6nU/ceEk8TBQYAehYOAbhbMPcaLNkrbpOJqgtHuHZH2ZaQyHlI2YT5KFTQmROIvE85Uv8NLa
ATRXIzqiESMBc6eK+VB4XI+9PfNxC8ovCSfOZKWRwK6Fmkn5u2r4k2PA5fXaBDVeHbozVp76fyMI
XDjtaQP0BnMsQrRQkT5Zxuoqn2BOd5QHo40AUyExQxD8JuKt3mEvDSGZe6Jw0AVyDlcmeh7OVfrz
XCtDwzjEzNVvJUZoJflaxBQvItHLw+Ki5YxSyOm4/hwpQhfxBJAU0CFRwHSWomCjY4cjLqeyCsy+
QEYpbPD0WgQZk2W3ofQyHGBMx8qNf0AOjRPx49HzQTI8KrN4seFKz0BE5+pfM0oWzQ0vRj+eTJCi
cgLCMUoJOefiuvIyscJfneSAPkDxJh6CKCdXlKs0AcoXG+qsX5b47fBOuHfZSU6bLhie3ypRZGAY
vZbqDtb2t35p8gvQYBLhWJbpPAGFSaXt7v7neb+Zi1b/DS3H8dceCAJggDr+p/G8C5hQ0P59loyi
K+TfPE/aEzC0ioj1TSi+jtGw4Ny/1GpRkaTMA0fRG+AFRKYdHub0jF6DfVeRjCcXsUMAMJoESJl4
zTn5wKUxqdLYCN7p1BEyjwEH2ZY7uQ23TPJ0zRtEyrsXfnsfXHG8B1/JjpT17YLNMBa4p2bZeI3B
PSLhg6wqs/qNarHOUV6oG/1oHyF2TRenHPoOv7pSY5NEieDd3yjpQCpEAtjFAEDB6YKzQUPPNXnV
270JITMWiO/G9QSdrQqKyovQEsibDjl3q/Osf3OKgrSrrE0cDk45yuC7o4uhmIRy0J+ostNkMfBy
dF6xWH4EKxXMVbm1WEqnrvTBSuwwsRNX4FSxBwksvoY1pPovdY7OODcCgx6cha7WCY2ZTWcgOVtX
N9z/oQDtOGjkaVVJB6kdpJ+AL5gOpegP+3WTpPc312XV9s8264SdVpGwrVAYEnOhKxnLsl3SpMjV
1BxdAThSu7g9QSw0g1cvqRSR92zlROMOqZXbEyca3CEqh10a7FY8OANpBPepl7tdCJmKOe+wsTCF
Lalw1hmKshIjTe03LwF63NdkiwpGBfP/X6WM0Q9OGku3YeaqVG4BXY0jLeZl/p5ihImGwmr47ufH
vvdD5tzirxOBWc6DMW8BZ41LT3MNXkogUarld4qJs7yj1ZgmcXUEGNJpojZGWGl4PyOI+Fugq6/O
6PwIwYIbj4GBkUXCv7K5YKK+cUkTjGw3cZ+VRguR8Q2uruQYT79qUXtmETnUgCiJUUKd+rNVrflx
DwfuXQ2s3UPWqtoFU/Ofx6veJAB2DydAny6EJfPVhZ5ocZq4egktFHEIwg2Wkqlr+DrgryMOpntg
xj6eK7SbLxhxkW6xOCWRfCFGk6i2RZ7R0qh8YW6RJCb9SObVVYtNsJtjRYELHGebzD9trEnrG1Ni
7lxbJ5qApS8Wig9gHPtO19Lw6hra8im/RKq72l9OJ0uuV8uQb6FMtISH15oAN5I1kMXVHpJjfnaS
fleOJttdfThL43fDhfHbWeFdP8nNgb+ua2HI4utki4Qtw3/s46vNAW6jLtOHqAAkRU4Fjlk5PcU+
jyjo+so18rhDL6WeqvqnQjRemyjgy+VIVIAofntD09r8B/mIofXK3HzaptuBADUSNftkKiQtIOSC
5mtHfxgljDij8KTlX3hQUHJxFl/AX0P+CpKwkf1MiQmNdHbRzeSD2xLQOkhgtAu+f08jbP82KuEK
5pphuH+400HN87/xfbD4BbPeKmYjqVkTggXWEJPkHSHjJvEMz3Tn00Wc3g+0wFfyMDG3JJBzGXEC
tn+JgpHNpkYkB1D8ItPRbdmYNGWVa+99NoD99SHYhH+uL/w5NqhXoMTJMEa2N1WqsvcmmIh90e9P
Rql4NAd0ejYhD91n8yRhspCCU8fjO00qdW8Ratp9wkC0vb0bMusuAvHupD6OuTw9nsIva8qBD9Dy
Xjl4xn8LwEYPowogV08wFJznAwSMcETFw6CUcHnrvcYywcMswWtXGYOmYTv+I4nF/Sw0wTCJNVnl
PmVu0Lx4TLMudAYw+LR097uH5BTCnARuBSYP9uEg6bzwSTnqWdbqFNy5IzLy76pS8Ia9554q25cS
aGhZUOtG12V+y089imCy3tF0EHF6ZA+L3S3ydvIsAtBB9TacTRLoKxqdKuiFsA8xP8IwVMiA6a5n
Lo0kCIPygZv2plMg5XJ5jmtibIXPtx8nGqMfFBTF8S0XQ/oig1mPy2pQmZJXHVu758t/AcrRv8/x
1aj4oHFdkSLEm8U4uwAOVbv/DyHV6Vl3zijKSHmHhQAEsibG5cIVXbuLZSVG4lBua/zpJmYctK4x
Olf1KPeA6nWw3CpC6eyO++Nm4tyzPGCrxz1svVnQzthJT02SRtpNHhJlYHeXsfifxHx4aURbIsPs
bd+Nhn6cRbXeNFkPZ1uuBgJmUXoE67KxOzCM8GMrUVdu7o+Mj+OK8LQmklarLhqZAmvisu3tdeEg
wWnE8XnNZNk8eBDRC8intiySGBRMaETwfd58rcePU8X/iUmTqyScFiPg3XzULsHGUzEVwkC01C+g
zmFUYjSFGd6RTLpvZie9uKJp0cbRPaJy6ddvPVRi0XlSlmeoB1XT20sgG15snEgO02hYFdfQ/9EM
+ZiCpC1nZL3Umzh6oKUf4XUB8lKKqifODucAjCoeh49kRhoRAfMXslZTNO8HLjh9A5HIkmpt831H
J79n6IAppNtHpIt5/TDRGoVWZYk1nPweA+EZrrNciCup55rUP3ETXxpTfl1FA9LTFOcOMIem4+pU
EqazjTCfjloTzII3R5XxbKgoghWKN1bH3S4cEvq3TolS1l1Puwl4SqstOFr5yQFOeGcycW5qGYOy
sGkgzoK7mV92cromc4o/KZxF8xDjQr10Osl6tY6hxOhqC1R6oYAHVdKwaaupzGeLJwWThW/yT1gu
4/mhw2uizM15VqI9RNq1y95q+uCdNaHOt6GOjxEIN0S5vp3c1x4+R0JYDu9B1uyD+Kk9sQOprEx4
PquiX8fxSbcnlVLHkOpa5xqsFeTML4t0MsIOVzlAcACl3ghvES6zEMq71w7mQaPVlYhqFhZm1LhG
DI5Dw4NpvKYraf3zqg3JjJYPcMay2nK7iPhSPfi9gxLUEd/KUh62tdbTs6f9SXuppBHrFiWBLEgE
h5Vz9TjJealxKYJ9BMI82PzRjxds/xuXOYvD3ocEjQdMqoVc9U01PBL07LnA+nl+EXnDhP+dKdUz
rTrB83UCluzBib9PyqFHyDworzymUL4gZLJEP9cZBNoy5SnCczKOXiw0B5721cNjwmMEXRuDxvUs
dOeTAt7Cek7S+H/f8/uypjKjSQh+dYurvAD7D07fHrp2VbhMR3ymn+lR3lYLmopg4CFVnTVQC8fd
P29rQfEatT+dvx6DJMbP0lFgMLJrlY+7gSk90FwAZiclawkiIEo/3jAt39Hc7karn3zeUp4zjWau
KU1NduD8yXmb6KH2E2zaCEelDoGpVv5086zx2CBSne+zzAUsmPNNTuNJbJM5WNdAQq5bhLVLmmnM
JtKyZJQ7TXXhXPWeLkDtm0Tbyd+CSNpMZcWuzklUz6C2QH1UCqia/Q2DWWtVTENkVCx/CQbpQx9I
auCO0Zl4J8PZDBya7IEbDsCz1+ioZzEEzcz/sumkEXSCtoUs00gIuusL5URKeWwC+HBquhnW4ZP5
KRLqpOXPdLwSmm0EKNf8h4KlwVeIxu6oAHMjM/1JF5+OfxJpOCrPb+XT11zSPWsIPR40V+Er8mNs
MLEchc3HnAgSzDOXNjFu7QgCeABQjvz9APAeymz6+f3iBzzTGApJWc/ffv8ZIfS7J64539L9SuiC
svijZI6t7O7AUPZFWNUtPxpZcovogvblLSB5UxLESDt9ABujXVM3YaZnMBL5DUfQwQjwGmVeFgEf
COcux8KCPOwk6CKpkoUBCaQytkw1nNFxaayoex/Hosyr0cqfr9mdcCqLJ4oOLypgUHC8q6KtMFWM
k/3IgHgU1ZSWXzxZygEfu2yh+Gy+VWJ30pvOB/0XSHmlslM8QPvYCibszeI7lrH3APAkgg9O27Pd
j1TmNHPQfqsLfmaBTPGHiw+cgSgST2jzqUZJ8NbyEZYyHsSE34VMn3XOvDWgi+tehZGLcmzfYwA5
7Xj4qdTwytHSxYJZmSX3MP3orZdjzbg1pT5DadvzYaXXkT8fi0wG3cR+jQoGzjTZR/PEbAvgjsZ6
CdChtX8irFp2jin8L5pqh+G2KmKUuqYpw/+lssXToy5z79vb2OlB9FdZeKfMZ574nVwBJkay2wAg
eSeUyH6ExSiyyxzD5a77T0TS1tCcEKeZ73pKF1bw+4rBa8qsH1Ga5dqqVc8MrAaccAIYiF328eUD
c93Anz9Sx66PoVmjjnTT2lrGORSN8cIWMWjnb55msqnAI5SMjdi8DjHWMw0Vcwum05dey1IMpo9y
AS4I9M7mtQpaW+ArkZ+b+fhreZBngZjfp2SZW7vR3d0+GS4DKKBhyv+ZcHS5Bk8KMfoAFwzezQCo
7+RuEV8svvIxQ9yq9BMWecSGJbh+UgpHegNHfCVW2jz746u/3gjNPDrkluQmeHVCSfHo6SN1ReSS
Qchhm9Mi0WQ0U1jPVRfzxJ6wjD/ZZ2CVJIkYghP5UljQZBs+4sv4SqT0O8ARjuIbVEMB8SiTPjb/
u1zPntHeHLTkNMT6OtNlZQSaXsniPxGaPhspTwu+AvsQvgG2limjGLX0hXCFlTzufcrpCtf0uKas
Fg0Fo6hwUxN8V5MRxn9tiU2F4qShmL/nnLF/AIjXlBifsAKlWlyFVgfGpbn6tjlxqqIF6IDiOSxC
pFLJVZD4U8DEiW2uf3Y/QLVU2oX5IHwuSqmcfFvIuWV4JZKkIBiBnf046DyhWW5yi+14UX9mvfvx
kSLJLcuzk28XKVnawDBpR0MqNugjODEjXcnBtQmJoTtAwlAGh63xWWgJF1/T5Q/UgMDE7rrXGkS4
gTVqkQPOebmw73+Vzn3as9WqOuPUsKZOs9HpYdiS6HKFc35z2lWZFx2V4+q2tjcFRDhCbVao7s6Y
H6pI9rOR3cH7Wv6zn3iJy64fjpDSLXdVImtUpHqAHskmo6wwSy4BaZ8tWio1mPJcv7Q69Epjo1yY
xWqW0kh49/nWYgWt9nkXe/awp8C24ZWAhsSlpAvjfzmatOrZG3moyijMjpvplcnNmWfj4OOq3pND
0kM+vLoxXHhnP+Jsns9To8Lwgf2U0wTF3CzbSDzWP/IhLQnd4t7Akwa7Ea05sDYfpGhVS6Le4oFy
y/TDqJnXsGmp4AVZmFc0bMrGlK4fYw4yU2I6U7Oew7zhh7FKqNlPXGAkGmwbK5jwAwXEQ7HH/i50
mgs2vgUWujpDsfneqzCVKrpvZz6BjITW4JjVsO5D2o8ccOyeym80rACTuqQbvMscSFRS7vjML80h
FKz7qzk9PmH4GIR8QzLF4u7ztCCAmqrggG/OI2pdRWDE366z0Fgww+lfNHgCRMTjVQRNlyY8j7Ti
dNqsbg14LB4lepk+RapDjTkR34knk6wGXdac9GRP55z/8T2wxblY8v0TR6CUBtU6M3PlVhyZ9HcY
xe9oO+zXPedyH6pDgqk3gcLc+fagqF8NDwjkc8pCSn6Y7Qex+IQJ0qD94qKzSphQwRJNbr3Dcb0l
QDJx2a6+FT7h4sCHFDSl9CQ31ci+HAIVJUYmpMpOM5Chn467K+FIBhZvviID/xM3OHH0qVLxQmaF
xggYG8nenMtZ8NAQT3LiEmEICfosNfEYtI7NE6rBfZzFJVeMgiOkVz1v8d0qSU1IsMorJcBjvdAl
5n4oawqH+io7AFHCPRuWopNGG/xork+gEJ458ORm/YWoAifUBv5mfAnF7UwVmk0mFEfGEhMnEuNK
QqCRUDrELMEBPDgFXV9Hjsf0M2LAWmg0xvwEyn0aIB4l6T/IWiHVkx+Sv3xYeiVa2ItlurJHI7cV
tfMCJGAn2moCywuejW8sZgfl8uEZHruN9qgaGc0bj8q0I/xZy3K+ev6sVXX5mlMfrsgIxlw5xqhH
mxsi5Wva7eMXpXe3UMoOcrLklyMFzAZJejobInsYvDXWjoyw96y5JkV5V4nq6L1PUOYVxTI7ivko
bXf5WD5DSRDg1o84L67C5Tfuq2O5w/BOh1/z1Lamql6MSgWD8QE66DhKzeeLzc3EpPZdaOAt4fDE
WaNAnXQL5ZbN/LpvZiaJNW3bKVmp2CMMKnZC6HVXFhsI4WLhOeYrEROIVtArGWGnJwpHLR4IvBU1
6+wU6KT+/oGznaXSUR8U0UtazEqdGGeIOvKoAFJU2JXTn9FhLpuIgyHFE74d9yR+h7IWsCGPn1ay
2N7AGJbq9hen2JoWzmNpOVhONynwLnMmYNmaT0mQcZh2+HxO7txyOxhK6OJDt2kUP2+4GpDylhqp
K6H5NXx59xX93o57dPW/qKjtMRQ785VFXpX+Bz/Y8bQG7UDd4YwiTGYPySX/QcyCYecdVFgzXKr1
nfu+IMriPlpOxG5dKsaaeZTjpqWoqvGWlculVGSxYg6CA+wmf2iHIYiY2i5PIDsz5eX/cMeexdNH
ZV5BcKdCxN7V3Kj6ICmUN0m5VdWqV9UqVvRqW5ZAr8hGJfMNEpDrK1swo3HuzYEEx514jIMf9W1T
Ac+vvUjsrLpIJ9tyjxiMkx87mYZcB7Tach9CjvQAQO/3VbJYonT23QzvO/ImubWfEg2bkJs2gg5M
mppe5TrRJdsgGyzGg8AWjT9v2RNkf8aaoIBSud5FV8VTW5LeK4lyuzzd1uiWysYZApkP2nmjDYi5
pfQ/GUPuAkrFoA8ZtY2BwLwPSobvVpU1fByWZLO9pGEjt7nT+sHSjPj5vEKgY3q1Qd2lBsdzxmzR
WywAgI5DnNMF6ygRYm54pjRvoN0D+gvbzUEv7i4oFcpCVh8vBGFfNmh/cT5b3TAERo3Ig8420xBQ
jOmd1SL1zh7dcnjsDvtUodrL3hABgqEL3sNYSBA+z4gifAu9NbwkJEBMK04nD8bOKSk4YqeuH0eO
HOniewSXCVgiKKxPuxlYhGv8fdNo1DhwP52W5IgTRBtMYb29UTsMrJRwoX1WbNDGNw8bJtHrJrVz
SHP4x9pAqJ4afe6V0n9qRHPuEmP9u2Gj8SR/2TdMc6UBnF7GtXdtvFUKVlomLt1dcXSQE2TptQzX
S+6mJgtCJMERqmF4LdC8xaF8RV468CjLFILBWV2qYS9Yvu77gQxqTHu7xcNAycqZNI4bggZlg/Ph
SXHUYN6k2OVFcK4wWYt9MBbZ6bT3yqV4/XX6RLBAvJfpBoSzzTABzpfTeqi+krKZKffaQEGLcan+
IIObvu5aWLwwHtTiciTehyz7u1vAaAoyHhrSbVNBKRXqXQMdcck76SuvqK8lS2td9hcEnXpv7aiX
6bSi3DsizxSPMNr9OgvsEkj5nKDVQRlXcmnFpNctUrAs0+ySPXsMNa1HoaczBfDDA/SLp8UpRYYy
bkb1oSw1ud7G6P24xMyh6f8O5rgnbfPD4xQV4AbHfyudUbZCv6i0KQyNd2E56vFMZ9UQxaWceWBi
5O8KoFRTB/9hRLi/Md82dhuwXBHHp1LC+N7FKo49mDOZfuIG5Dr+LZcVrFTYmNXJEmuSfDU3lZom
39RnpYhFNI1LmQOlZpuP1wxUibxJ7AEBCcffGLpy513SSAOEH3EFcVog1ktVyjZbX6fWya9VBGFq
+RhWUwT7plgacRzLChm5l1lj/QC7TSeyDC07O2ygQw5fYhpzTSQ9MklL0Cbr4LdK4W98IRXPdu5Y
YMvBmZpEEIyIqAROPIo64S9ZWQkKNtWtcry38SotMD9RekUiq0dtU/j+Jv38kPQRoufyWzyAMpgT
nArioug5jsX06qBhDvsBzNfWn3PRnZWY0DJSrdLJcjTUsdwefGetwYWwCB7bG9Zg59HwEHWusN3O
CVtNn1PypOf1OhqudcuLsi1vNrU7rn7n2a6s0Wu5/YoiUjQnKiS/y+WD9y0OXfaO2pilIRBoy2SR
tN4P38et9tgO4IMGHdLNbsFM2Peft58H2F/g0KHbOOI3aHb0G7FmHDWJcfhxIpdHCAu8MpsfbcXA
x1xSVlQogeSDxVuR84AySUkEKaOWw0I2q80mlqIBPT687cmmk9mPH3AueOXj1XJ+1sMIX4/S4igj
XsMGf3bDe5ap/QRfMp+OTboxL7h+YqMt/HU5NFaYzccHDgn9AfE1WjicwqJQM5lNArzgpSxTZWEc
BBC1XS98H9hQCLwCitv3vWhucWKRsDORtAPDuEbOEMuEIuJ/Fgy/uMZlEoM/UDLrYeB0XTtaVdJo
g97Fhv5eVaXwIpTeWYbG9m0dS9ebasvKJgOyF4r2jaGtvZSgAuadtk0Uvfrkq6jGAeeHXjXMQg+X
M+scI2QPvk75qe4RqaWrewfk6RWCGBLaPKjzwTDYJBbo4RYtdqcCey6jKltfkl6klx0rigaVUIQD
CjSsnRHwShpcGd2KBgfmxKjrK1OagvKGQ5GmyVifJmqN7LuYQx+XAhVzWvTIMOh1n4M9eJrxMAAg
gRErFo+c4fFZ2VF+mTNjwa7mo2vyuTgZ+vjQ2/u97Nq2vRSmvtuN/b4wf/MjhU9phCm2ZcQlhQlj
mv9/ci2pIdU3y4EHJy9ZDew0sw6seg4Ry2brwO/9A1Znbeb9tl8o011WEug8VP57q8HZ0zyF+LqF
to+hSUOkOO9C4XuoZhLrPsa5qyWLAaSYudNQsQsGDzyeowg1xwhK7TxlOg+sc4+Xp0wuKBjOSuNN
+WA9yVE9gN2hImLkaI+Hue+B9A/phLQ8emu8q81fj4wFldr1R/ol3F0WUs1tI7oJRS7W5pvMfZeE
t/oquTs9tF1MtJwMjvRoNgs2+duiEjQ78lGHwMfmtR8PKjrBRUls/WCSynl6DB7B3uUABpGkuKw3
TvaxxLZ6wSb20e+p+b+69/J/mmkBTxqAHs+3ab7nDcPWqLGS28To/M+F61vJBJSedh5jE6lcUGaZ
HVYamEy7OQXyk+sUlneMh1BM3m3GBl1SJH0NvRvkHmmlOVUK/WExuX29kAgzKJQlhavweA8+AofI
XzZH6l3kXLKxdRv03bi8mH8Lt84XA71M+14NKLDblTCm2UmKa41LSNVILl3swot0CF0aYFRzWIDw
Ot40ocdm78dBZC7MSUZ/BnJHZBh2ws8hIoRw/reO0+WNSWFQwhMmvDj8MOKfgaGgC3kWcm8Rl+3r
DpCGmEpySgwzGwMZdRugdsatOAXVMTdRW3obSbKYrbMtaGxMmar0HSetnqYZ1dlUc/TZb9O3nCkb
z4m1cfLAAhggLUV6ooXemyBBSsJDQr+fM2z+kIss+bC+oglY0Uxhlabh78/l7qGaRMK3s2LgUGlD
jFzepzgWDLOLtw0NDL8FsXNyMAd7KilNH+nEqYYYm8CXWcOTHgv+dMQa1vwH/iArBHuhdJCqjXv0
q0rsRgsUUv+cv3J5O3cVdJ7VICULPU2ZaQ8s30mefVq8bcmdW3MWZzzLggLjn3qB6dVutN2s8ceP
6tNTrqC2gJEJ14bbhwYWfCxsRm1J/BCGG8QDbFx7a/LFYDyAu393KiTdUlQ1bOaci3QLwt1Np+RH
eeUpAzWu1hQzyhXXGcqG2cXC64C1loUwrj1evhI48vVxu8h1L+JHdubq5ovCctt9Z7QRW9nHg6Z5
WWAWSCw4mk0mu+O0caCHhZ7zJ/+/8jLo0xylJqM6494zURCFd1o7ouIciJX/Ck+TTa6gP4eOJoa5
Da7Ce925nsCv7EEDgwMDg+eNaMfjQ16kfEhoSOQ3C2HlxcqFZoJurmeIp2XMYNcaN1PrKBOZs3oi
+dHXVCkCKEQjry6hSy+RuQeF9gNNPdGiG8uKiyHkdJpf31o6QMTU21Gh5DN0SatrSMYQZOKi/x16
1AlYoota5iAE+FG+wroIAB11gr6FsGAnfyGahHqKcY6b4Cjvri8QzAH00tN8gO3GZUXZ9Xsmn64l
Gi6QQBqPq+OQKCQIYXsbO1vAGBqLzI3RmA5VeBgZxz5UNOeQqbMw4G92qBAbucwee0OVKBkTcSPC
JWfRmPkmarhNq3cGUsVPtuXeOlS0qrN+J0h/sIIeVmzJ+/szVfsQ7aGjjXQsSFLKNOY38jRb0O7k
WA2jGCnVPVHcTL9LsHp1EatKiuWp8qyYzK6BSQpD6tsloxCoVdr+ySTNtLTl37/Ln6iF4Su3S7xI
T1Roe2S3tkdkiPS1jE+ZPwfcsdgXK72KACqZY9q3YBP+ENx2MY6gWZKNMTkFohlkhhS4uK171Yqd
K3/LMEMVjkGdlK8cLqDm3Sguhhbmc54bzPrnxd+Y/Yy5oGcR1ea2DnlwjtLdrt9e6FatqdPgUkpR
aQvBqATTbSBvR6lZAAXeVTkhSh3Gimth9EXHdJ1a85FIfvgHd6PSKLluWsSI4q0SOaqp59z7fx9e
3wemU4BlPHgbldBFoM9/AlFUsKyW2GztSZMl2HXKIfjQRGAIF8Y3/zJbqWaSTrm46g3//MLSfZqU
EW82zsKZ1JZ6b4hg2G9o+9MbnUT9ld933DN/0conw2AB8gc2S46KxHpiOQB9jVKJIim4rWHb2fe/
MOov76XBCDOhwU904lh4XrTzDYM8j6Ukfzqx0XpAxAR9z/ijl8ZksOPUUYLZR+ed7gsBYrcHH+2W
URUDygXtPhLH3odZZ2vnpAEgylaHjWes8UTQY8m9D4ELMMUhASfRBAfSupOWcqHFCr5CCxuSgV/p
G2N0VWGZsM7B2fJC/LX/CUgfhHizNw55WTUzH4vOujbzT5x4fVi7SU/kenQ6kzkIOuxyGO7rM42W
JlSs+LYvPoGKt9HODJE+zAPbbV1JVsosIrmHc2lYlQvROgJv1nNuu+ytGHTQ+TU7oLcyDUz0F51T
WXUD5sJbtLiVUJJpyzQqKfjZyWS6KCpZgDdUGVjMACGaCW+/6WfdV95dvmEtRrfuQp5H7XYc1Z98
hW8zPV+MW0+KgovaQkTFgdqjRy8MOTCUg7U8Zw2knj5BcVefvMDh2KKWuns/pYoKxW1C8TFz520/
pTswbuPW9lQq50sxLJZMYOEp82AXS1leT5+DAkIkfHcznyfpoB/aNc6D25FwldSB/iFABWq8Enlr
l35HEl9Rm+2hxfmdvzPioP1y6TqXn272Z3N1InW7qVAfhDpDv7hWDqF7iCPOyJeSUoFzOnUQK9U9
WuyBtfDO+vbt2sko8c23zP3nko4tKat5I7pJnazfOHRHrnTJ9qHp0chChRzwntRBsQFOzkmyIXsj
8g6n6Xr+AyrojZgrlFRXUAuIEJGaCKrMmJkDH5SrnNW48HyN6d1ibiQjuhMZHXf88ey9Kg+bvBrr
1TCjhFQZ7Hu7cwMogGF+cG7rp+QVBoC6DDlqkI89cvGx1AY4vuPc4A0G4b87x4GE8ZBcsbjABePZ
Xnm72Lf77xqTqF5MakjEMXiyV+4u40qTXgmd0hos5bxp3VQLItXyN70MQrX1pPwGy3XOLYEc1MOT
BSfDT/TH5pJV5DlpASzSTMGQM5k5yfzqktc94B5eAtLAACKbFc+yXlY5NIohPz8ioFrvS1JYG6mo
VcgVumAIvzCfRCUn1SHPFRMNoYoIY/QyKqB6wK0h+4QjGJUw28Kbz96zyYM1Vg3DvTxU0OwwSp9O
NmyKOPXC8QGHS2pp6riDg9rROwj9uSBUqUhech742vpEUj8FqN36VwleOtdMGNN1deCjGb52+O8I
eoOIyAE+TIhzWzOndxaKx6fZ8y3Vx5SLM+yjE5LR+HVv97TjDnE3ht2mWrrZzENPuD1cqQhqfYuO
SFP9yXtpKQeDl0/Q/Cr1Nt6e+xW/xPUpkxCKb0XFlatU8uKbbWqyv6VlA58gWIYetEMi4m8SoZZc
b4C0YlRc84E7PhyqtXiKeqzX61RJSKaUtdGukDh9STgD9YfYKtZPNfsbKrDH8ONb++uE0Vwm/DkJ
abryTiNTbVviFxN0Ak7FWFXtMHgvqwfai9jzl5w3YAyy1biZ+wgudpPvXdxfBVniQ39ZY4xoifIr
qHfs6UpdXAonejJ52ZWu26RcSeC+GrFjXsy6TWzDW3a/s6Q9LYbTMWGfs8+dHvAc2QDm9PLjh3V3
4GmFurzbd8RObvwecktS39OO+ksW7cIrH5lUJD8IgnLqMSk21KQzo+Bag0WJwKeFov84PkFSSk+g
EYLDWIUu1yCPuDZ1YFmKSVo7Bm49eS1/ykJvSlAtshwGHT4hsl2GupEW4Ee5vQPeCc3ySmWiswvW
0daXOi4LbU73ue6NY/MuOXs77JmD9czrsAYbfMhriz2/B+/wTwCnP+C62wV2PP046iqxE7x1CR1t
DGD2304+SWXBuBTo3LNKWZp0oKJWB8mb3barwvLPSSGZHn6Jru1xUcscB5c3odPmp1LEEjxAm3QG
GSpo8NXCwnuiTg2dmO1POa6K4zT0yniB1bSPUXJ0bGtI8PchlzPgt0MHbgj/JKWRG4Ri1GQqTEYi
ZkxTvasTjNhWGaYHhY+yyftBLeZ1pKFUvbLjxS2EjRlH/x+R9KubLo64yx8krDKz/qQcPvUg/G4Q
wR/UR02r0/takWsPzYwVl5vSt3xcUVPmhnhHLKIgxQ+q8QxDp2dHtvmVcJWhfN53RVLOX5/XMVHv
SKUGDGAnLc+UaIbk+TTNSKmP7ySIH1PRteq0hXtxhuMYK1dEGLUZHqGmN5f+Tm0kdQxO4jcB1gk2
MUhkimQuBpB3x35QoKsMlLVCJ9/CZ5nEsr46CzTFfAhdD6XHkIbqW8R8YpEuSV+IV2cF3oemsnwV
ZhGrPbOaH0huAYuPmIXh9WMB0euYJSxJQKK7nbmxWUef6wObSOKacul7Enib0IwhEKkMQT7P5rRb
Ve7DRErTBRi13A7VSh1i/xiI38hhgllsyWY+c3gY7WNMq/RimcVyfGVArJ/HErBAHW4M8A/iopVM
dLGPYwdjaw9shvmdFIEtI/FSHJd4XlYp4nYC4xEwl6cM6GPtZBkqsH8VwMYu9GNLYjU3RpOSqQxP
7dT7Axs8t82l8zse5qKKvyhodXUSSbxGPaJx2kBwh6Fr37s7A77pn2S36XdZ5zCj1VA55Fdh+JoT
YcxumyQWSRYfIL+mwJ11WJgJo7UM91Pq2cRNjho2HROwWNbzuATCLW/o1jDleRsPaJQ6sLXA3zQt
09ZM+YbAQyIrIbIkY/bfziDGZVJZcZAlUkMLlvk8Z+nkDfKkYb0NYyQFldPPJ51fyC+x9SKA52b3
hNOEfYB/aXnPBIB/5l9N1BO+dlLusRsWNNdSU0PJ86rCf+2Rf7QY+R7QQh6ilgelUnhnG/1v71ak
y4vjiKETKy+L71TtDX5wiIS34IlqVXmrnB+6kyWVUanvX77r7R/GVo7gUJ6G3TG4JF4VqL4Lryaf
wjVP0MbFBEatpwo2W65+6f6WBVSxVQjLe1Ws+TVXZnWix+KD2U++BUvVeWKpcZhLnPhbltev7ds2
d+6vf2ae6RgcKAvqVVEsvmNZE0fSFGpPyV1nFN+hrdEMFVlVlfqJL22aBU46zCDQcsjIzfP0P1g+
4LAcudt9fCfopnhxfKahwkjgDvWL78mOmss33mxoIcbsngi8sBrR5RMY3JvQvTpRB79bOTy3bjX9
Gg6hR0F4pvoDtQ8bQEn9Iin7Ia2Hhy+7A0Vg1/jkOtxl8+hxt4oCmkVFXBzdnw+chyykUgy+l849
5j9GZ90Z+zVghaGvDK7Wybnt6I6zUfIHVkN/9hiHNlTVGzVd9vWcT0wDkJiP/Ijq3z9JPFmVTo5u
ZMWcdfvt1fLV71Xtc3G5AdcaECzYDNLY5WfXwF80TeZrrH67j36IN0S23YicnjrXKXTVJ+YDE6V1
Mx2/amL+x4ZdkLSHNcYlZ7r3qHj4zSyraS6vPMIHBtLAmjranhTzTGJpFgMBx6YiRG6XUVQZwoK+
Ji+nztJk/lGw5Vgmtps44lbqzZY8zn265CP8cLNYHEjyE2ZGwLY11eDG3uHvLiF5HeiO15wG+6qD
jKJM8rbAeGiTG8pMxUy3rlp9Y1ZeADwIXhZux7cLv4m4yTrIFoZuaV7uq6fmnG2eIaHu71Uf5xsv
6im434OGevyeNAyiQHYuifgcReXClwP+UcMe0TlDhTCEA0bdTAfiygJPb/V2eLE+c7U6V4eZts6/
Ibktg3bq0hNdzMtPp7YPk5jgHC5Gcn7zOzauucT/Xo2zkR66rKqvwdWrkoo/VjgoHH039dQMzVE7
TLQVVJYag7/wF/0sBB2u84PuKhSg6tqwtoCSyHXn0GF4qShk/ovcroHJwlj+AT3JWb/5MOeGL7Kp
BkXp6iCoEQ/02qNwLI92mfESmLdnJprHCry6ZpZd1R6JT7LInekSf17I5sYK1j+BIq1sTzi1WNwL
AvTA+K9VnbGDC/sr3LwkqCtr7spzhH6D2lehSLgSPX5bMbuKvKwniC67GjxgqWyIMQlKpsReYF9T
+FYyhGKKZ9t+2/0/Xl9PQfFPegFPYVutBRcPTDiRFhh9zEX6RWJ3zLWjzKCUb1+pbJwBWpD8AFuB
lnDsOfBwu43cbddTlSgh6BM88ideb/CiuSzwlsnv3o5DF2Etra6GklQp8iKCx1fcnU/TtvI+eDEM
8/godv0LE27TIn/kb515sqPmxQoezoVOnc6ka8Ue05lv8Bc6ZXDA9f7bWvdibhXVFLCypXL2+92S
r6Inah73yQgJ7l1jNpWTCIF/cq+MxVEjzeg6vfWggN9LzLiq3UPq5Dk8OTqTp1vT5toXIVtaba3i
8A7ly2BUUqBLEwef858Et8921mfRG8/ugGxXFbfm1qBZqZQ7bE83xFrppVjgy5dmutEqa5+H4I4B
5mM7/wDDInlmv7x8olGOFMcssdyLQPFUeEmf4LGAvux8MBaCXMX3mgpBrJ3qwjlXsOOF3Gn5x0/t
vVTjjs/kxOAcUoSjD7R0Bjps0t3Qa+SPwHe5V/eNaCFFdqFtK3fM3vXFHnyIOE7PIZmU7DvVnIw9
qVg9B9+dQtOELyrtCGZYkFYCYl+qM26TjJZejuyIDfo+hXet7pMmVtrX30+iJpCLtkOgiKnne8KY
4xLkMwkCB2n0Qexqc4zGIQBr63M5bhGcu4ubJAizObs3amDpwGuaNPH0vLH1tjKaeZdEZqHC3Gd6
MfnEFOdn1wY6NgtZCEacTR9MfivLGjpUw2uERXev7CagioKGv7gt8Mx2rHfDev/F9cdWmFt0l1BB
opqmQFkRkfK4BHrzDgzeWAMybkWqmOousO+uTgN3uhDnCL6XOl4MN62f/Yc/UaeNnWRVEcV6GZGX
y8HGG9KeeqTLb04ijgljgDsM+oxEWfkPwgNOrT1DybbdZ4QvU0CBM9AvYtBVZMAeGqASRV5W0CES
P6aSqkQq26Edp9AmytH7ZQe7m3qByHL5hqb9S4RYg23chT+53D5Q2oLVlDIt2i6kirDWmPv6V69B
VfIzyTC7+Fdvlxr68ZO5EPCGscKGsm3LOrthx4iYrlW/+K/AgGEhaKet9rgnJ/pNEuE1rARWquji
/q84G2mJv70Q7SUqQvYYTiOsQBO0J7rHUgjxGDaxgAK27WdXm7t1ZI5GNY1yTVKUVofFs7U+N9pU
uyDOVBq12KkKqQPTwmjIAkYhDGXLysy1mMxxd4RCFo4nLTBfr8zmGRn9TpQZa9n7CWWXlDJqmAen
yhRn2BxgYLs/SVttqXYuYW7nTq9283G1R4pggbQa2IkvvEuDTAvPQI01rVMtoNZHQla+QhbXwqxQ
9bIzRZJi3t1/SQRM5nurHO3hhSoQINduKX4HPmfYh+pNA2/CJyqq2kg0XDsy7I9Yg/b1HzLPtJFq
98cKPxDb8v3ZINzw1JmHZRk5gtnrgVmYdWb9NtrDLSjlky0MeoMgZ8oh7ns/QOV2Yg2Y1LRRKYrx
ImRuqbPbGByybfuUH6WG2Cj07Q1shQH8qp/1DqhX7rhHmAR7EvDvoAtQvBWUMaw4YUpXpYAHv5hl
E6eMTObYna7dneysKuvylUEc7CkQlUg/gausL0QT6MB0JRr95JpFJ2qGc168pEOsB0r3o+wW6CxJ
LFw3/c4Rw3iqAMuW7gHvSHIZjA8/bfeB82BKgCJrBU3K/isbKNyCvKXnLI0q4Cc9nmdGwZHEBQ3n
9WY45CFJkcD2FFWQv4X26j4VmRRcNGTrD7CHyG/vhG8XyKZNRF7EtX/rKHEDMkENnuud6m4oPhQ7
Os9Jjd19yI40D9Freqp9DVMZOERzoeTXBlhL6cRFEPraVIZvlTQENyruhUFV9FqHpuy17a3N7BqE
m72/sHUVsMpeve9gF4860pv9kyX3aZRYvFBSElHfxeyNK34Qr9vSPxqOgjI6D2KrkoV1SvnZkE++
psJterPT+dohFCdvmjtdiAr6eFf84uutxMDwzsegWcjJv0bRbTUc987YkCvsYxcVvy9RKx30/pyB
h1xtNp2x/0ba87sB4RkeR2l1rMkaes/pNyd2FYWOiqmlP1qV+SNyHWrx8jgn7bl2FFoiW1mugP9r
lCHvFny6JRqzFA7KNOsZG9qEZLOGTpR/VBvxxXxQlqEDIuuniOaZrFizopJ9CNPCfnmENkZ/xQsP
JaxBxMsThdZBdAfYKyES09ppf/K570oLamS8/cZS4Jl5tredBdd1F4vXQwCdgM9u//mJkAW5BbLc
fj9OrPIfkWRon98RnalYdruEFdu0G4ZtEZffgxyupBT+aWvXJ1qz9cLQ+DmK1mqX6JFurVI+ydVs
gHMhT2vIsd8608OxV24kAIfElzCUmMnf1p+UKEDMkpG6Jq2zw4bImGP3kRCl18z8hTsH5wkH7jGJ
0Y9D22m+DGpAZbah3e0SmolMG0UFL9qKGvsDk3rf3UPQpOcfzo04JJmYMod2KdTYLitDkYrPvwGv
byQ1bYQ/vFnOwsvj8w3FcSJLTXe1El+hu6IaVssoBsmHTbQOxadayh7XiM9SWRjf4CvrsZ2VPRS8
fO9Y+83B4BaGoqyRTcJxXJ2epp+EHYJ+9EBX8cYxBuFyde2zGD2J9o6Up8ABswGOwarn+mX6V4J9
Sx+BlPckt4lwal+lgji9i2961iIG7lCzz79nOWUzMB+8yD1x3hLV4XLaKExoH1cHonNCC7sHpX1B
kW0JAB5k+sSpgAT7g4gXoH1xSNCvmLghSir4fPuTloIf90SajhVETtNkb+0qyLrPS47ORmtsRZZY
gNEpYTzH8CyP+OURNFTYQgoT93QhD34FNAeXbEEay6Y8D8RJX3CVuyC2SKjWmm5TghX9eHXe4bCW
1bt72niwEgt4I/wVpFqTnJetkSvLEtNtwFV+pkMCW1dO0O9az0+RdziIeyDDxn6VIo9JSdrN3sCF
J6smBxuK7D8C8yf8CUDUx5NFjJDRGtrAOmI3iZbfKA5Sm9VRySZBdbUNaFT6aGraSVySQzv+T926
s1h3QhizIuYTfIInI/W56cI5NzxZNfpa8yqYgbZzwJCwKQDm4OkPSS1pC5iUklrWwTbkWWyOsiil
BECeTAwN9KlLd8mqspD9B9LZUxEaj80TMCcMAj8ECBCQf4AgL0tWoK96EwgO1I42cDxAWyAjtznw
YOwx4KN/vn10Jm9ieS8v3CqbHYPOu7EE6eMiYptYFzMOu3ZyLSGJ0VfjtL4b2P5e5CrN8aHuFfut
W/yh6Y/+q947gjmlgfpHf+pf5boSxdqLiS3V52Ja+0E/oElMBUQJFl6KqmW6zpO7Z6NLzaqFc8s6
ERpTzQgLxeiY8BhlHd2gsQVZOsUWQMaYfzyvB+4m1VpK8qq5hnoqihbPvdiKPQxqVVsq8SmPNMeo
O4OIwcxcv78K8TEdIL07UJPDXoUsmRYXjYIClLoiYu+0+sG+XeBB5oxXy6Nqh7knqBFc99eM5J24
1vDaExHVy+r5ntO8oHwn6v/Zk9gTV3T5HloVyEpzcsBszKeJySsnW9kdJI3NyIaOLB3NgfdhPGZM
OSmKVRu45/u0c0j8VaGLMbRvXZVRIR9/9m7ilKO+BXgcIgw8DiM62sXDaz/1P1n/KFRmfU2+KL7n
U9d9TWU1DvmNJSOXA+0teFX7TviNwR8ATmsFQoTQTQeWiuRW6iRKsQ0ZOx2Of3jxidV2cED0QK/n
RLFvCnQr5BykeYENSuT3O7AYNEwR3cQaQ2ktyH4psf6a3TY9YZRqXX9J179ErSHWI25rcS82qdai
kGVAV826IYFcsfCwX+02wNxCc7uY2EccvZb+KYC6SbcWGavKdgrP36uflIsQupfkceancP1VDRXp
wMxooM8t5Efbk/5P9y4f7HpJWmzkDnHsVtgIO8kNWIeI3nqeh4Gp099AAAW7NbWOiAu59mzs3xNw
Kaco9ybT8d23Np0OMFLgOxcNowPYjbz998YBCROX3kZLLVeTiSJULcNVoH/1n/QzcYKt8Y2Nl6JJ
jIi2t/7GIsGPBt3Uf6tlRQFm5JDBFO41qEv4bUI7jtG83uGT4v7uDcyDCTP995/lW2egKKHmkjJ4
tjEnyhoV/TmkoJah6nY3CnQoZXDu0SFnx3z2txtPieetShIrxDvR8eZHRhRMGTiasgovGi46U+V7
EiH3cZixr6uaojgaEfKPgKafoJGhaev1Ieo6wKWfCYUbOPZ1mFfTvgQhsTr/7ahVxbc3FKYKHKYF
RzsXp40vSPKUG3/Jeeb67OqU5SVOZneKeoK7Om+C3r15wGsTEnfQwZxm8Kg7fbSpDhYeM9TAgLrM
wvfpE7t38GOLxdUDBxJg57QEED0w58+LI7Ar0k57VN2KE4umQ+CtkfLcG9gM8vkgZYNI2PEBVKBu
cLFej+0Db3iM4hepslKupwjNWLLTpJOy44RDWMTLHMNnr12h5v0UQMZ7LSOCxq51leeesonwg2gE
9jjHgmQhwoKE4v4QPiFW9E7OuWFMaVXTp4DVR2Bw3C5hUo4dsM4smGWz18QnLreirazlGTgvB57M
2D640LpoYZ0blc4exy9DJjYfjC7/LFlykf8ch8RQSVkt+OCqWkHMLkwHnGGZ12366eEYD41ecGNw
J8SaJDHB825htMhMy/NIXLbULrMzoAzK0kr8qUlniBDSJ0J6LjBs3bMTK86Gm5Xns592f9Y8Tvt2
kUgkLP8eJMHBQFxl9rh1F2499qgPDLm6eftaLfOuZtFQ5EA1aUsfgMq8xbb95llLQRWQVb7i9ptO
RZr6wEGZqOSi1TUOBA1dgV8RLhVujlYYSN+Y/grNMTFILUunO2t/nrig1r12DOWdH5OmqoTDTMHB
JlyVTaSTuikSc3BomwXb34esh3R34FWkQ1ySUX8A4Fy2fVOLflZ60xsLybTKH/tDkayo3eAAukpn
PzlM6zzWH3VVL2omZ2UdZuB/IRsgfRIOviCtFGQhudj54Cf07OEDu8J7VbiNPpKYVnp9ncEeEH07
DZAdzCJTrxdv5jUTDEU6FVuNZw4FUNh5vQVEu2rrw/Mgj2pNjpUDAWZ/p1z9lZbmIB7IOvGKHBi3
HcgYeu6NjC7GMSqoBbETXtsMfDCHe8D0JM022Y6knTfxrjCE4AnIS24jIkmOfNqb+iIpXMYUGAU5
zHY3Z0WNipz2S81VeVUpApmrX35Seoeq+gCRhmDiQswDSX9AzzC33ueFj6X5qFjr5VhrFNcu3Me5
P+Kp9YFMjm5hkqCE9+D1VdM+iAfUzq6SDaqfKWqCltx4rfSlQ8vthUuBxjDaCDpqaos8o/T9HCTt
qfHMtrXU5e0VoGRrLLeZPZna3LWNkW7H0MpkQAirt09FTCr8cSzBeExTMnOB9ZhvqSR47shZdiRy
w5Q16h8akcfGyS8t6t+UDcf/kqmC/ZY629aRUtAOChgx9ptZePv66FhhbDmfosrC72maIOlZEtTl
c6FT42gffJK4wXT7a9Z7DvLq2jOWi8OsZS/y6cMHTb9O4FQXwv2+OxDVie68WXkEZRfC1p+lXFP9
6NBLkAf1lkkczw3lmYTxSn0yNQW+EuDz2DOw5inxuhqofPHoeS4mEtXJn6yv1zVShfBu1TEQX06Z
SpZa4jE5i4DLANahUfPuZa4g3foQ14D99VhoWbkV+KmM6AIN1OTtw8DKjU9bsqu9IDsH8ehG/gZv
+txKLmuqH6Ru9wd9eJjUHVB/JCVUxZghYemFDmmfc/quLYp2vuPmnrQMyN0FRhqhxx0qWNvYYXOb
hZr/uVLHS47ziLcrNPPlWd73nucwvd2uyxLrgOjU4IX909HtH3YIURox7+NiG27zMR5LX3xNmu36
x+kIEtgPIcWuUIVUEG2S/tMF0kXz76loBnsQF4RVH9wIWLbF+7M3Lh/g4EbUTNvg8ZgTOs20Vj3P
50Rd7YVDVApnVUMeOc2xrHIn6WNQ/+mr3qZDaVGN3FE3/6g5HN0g4orKVdmdDQnY4CXnKnwwDvK6
otp9ronlk6EAA+Sk1RlPF9Flt2Rmn8rda4L0SIVOAD+sedU56t0J8c/tPTwS27r6xoMUCXMmctll
66r3Nbvjl2Q57WQ0596OKkX7ZG4Qdz41jtK1Iizjm8dM33sTf6b+LWJK+ParHUO9m0bs7oi/qSM6
CwLlcWUBgICDTLaDqVzEE4hi9v9DNi166r56nLA4XSYg3kHrv9XIkiiTGtqLdK3oRJHyyuOZejuw
ZPSVxF+xMnWJnYQc7QkQFbPKao2qz5xzT0h3wKJNOcHgo3UYSs5Oa/WQtTeQoun/M9/LUZTnm3PX
uJNxp3urwd46+zMxtMsQJAMc4h9cZzhdwJ0aXF7fw5cTCAnGhFvTpvjmZ3PVpPRAPYc7GnqKWYAf
zYAt5EhT0bAMlJcpXkR3Bz8Q2P5pOwQqwr5LppjZ4Vsg4GPtB34stfOLKL+hawPY6LaNVk+HN1Se
j52/CfjFbu1bT6g8RkABPdZYRBAVvMGmxTt0vwEsTm6twGnddN+prtZWEdkA8rbwMOfZNiItYSlb
iNvSS0w8Q0IVog/9gMNF5XxTylDFGfNTGj2YaLhZzBeVobKSKIBJ+hVOD2RC726PSPCc79fae1mG
h4g+SiQpYl3SnA0TwcI4drBsWTE2UQUxV7hFyvmJqtlNonliINOOmUq9X7ZX8RGo33ZxZOIPEiUG
qMHOmHW5iiIETqjUIjieCQkM67fEF4rB7YpcsQgM5ageUmN0rEUgBrkGZaGV3AR0HDtrnj7wJBnf
2H4+pv1budI7qa8a3c7mZgtTPytWdkeKqlWRbfpeyYron/sQYjCx1GQ2JWyO3oXdsWFFOi0E2tmR
Bmy3u6LGD2jAY+lvynFiqSdWhZ9EBkwgoH6nNncwdRp0CqOsVdL8kM570Wt+ITxtsN2InSzYoUqm
ce6Y5KFy+DS294D9ISlxYKEwanWytnIvbIh0R9nv28Pd+4TNzBPx6PB0nV6snaF5WEZDrn7n8mau
8HX43z9hcTQAO/01JvpwTNRl0sRUUPsUr/n85hWiL0Jck2BTzGdAWx0lZNFHXHT/I+jr3SQoWrfb
gryXC7NvmUCVRa48AQVgW3x7hiz377eqgMTb6zdFt3f+8iLSHi6bc/ylNSe/19FGgz+8cO6vKYyu
CU8UQqBDUvoy1ylQcWXMBTKN8kZohjIGaiLd2p2GSi1J6hbqCkH8RAfPynktZO3VSLg21lru7gDl
vhuNCeF4gdgymApdn2qGY7UVnMCCksB7B47AbXIgFxiclVYW2iYOfOvJo3Cdir89IgJi3Dk0dWUd
a9TFycmG5byaq3sQpA9639HlcyNDSCitx7BdUIv4D7JaCcT8eVZxDTEArN6hvxAhleCKf1QKFUtR
RsKLfbpWUpqWdPC3olo9TblLIFOeC0q3Rlng/cjNkwfAnUSx6gU/aUjp5QHw0iasfhTAl5XjZbUr
KC8DNzuF93MOY6uJuAUNO9+ypE4b4y09FqYScMstOvoClPc8ElZXjZYHEQzZnxdP9JzyiF2Qkczg
YkZgyDkXmoLn856kS9qb9JW8sE1X2wvC52MazQJ4JaEYPow6Z6vY3zS+1BVgHkXD+7Mc5r6nKuL1
XvKQ5Ah4apm/3D54mwcwV/qvw6m2OmQFKUCs7TZlj6VhAwAsKsD4YDPDHaZK3+T+9b7W17XpFuy7
m0O4fNrAKhgswFO7lLIZIQt8uM5MFCiBvtkZKX+yqxUBWXLTOpCsdFzqsju1Mm4xW8+48uhTFOJl
9/7fO4wOv/ihG5OVNb2SkjlUv/PhB2/O4/7tjPwBtiuxLOlTjlVN/lVtdH/kYX2Gs6ohqNDTHvKj
WxDYIwVE0chJX9l0aChjjH4PVgFTPoK3Dsx9yQXwNonwg0yctgC4XDuJEM5G8MSxL8KzJRwtya4B
IIr+s3sXq7G+sd0yRH/MtR62YPE0riPVHOEJJypgR/Ia9a01+CFEBuovY3lZSHX05FACLO3NAWqb
8DlzshuiH38LEMdnYDPQp2poCo4VU78gYilZOMi0VvcbCM3qpCEdQ4HDNpclQkgMdTiRORtkVmRK
madSsvCNusPn86JEg/OmwuN4DL6oBR1bC8RGqVKXdMMc6Z80nTzAjUrB33k+qM/MN7kVbHaICWvN
0eD6uCQsjj8fsnuWCfQWnxRfCsB/7AOVsfgFjirfpACmzTmlBnKcrLC+dKnfh3RGBGGddPHGV3Vj
HuDcCR4clXntkCc+7AJWi3VA+/BgP1LWuqR2829j51HMzPa/YNtMHUDLunioB6AoslJevnoqpQMJ
1DPzij7c0V1g9mepZbR1pjLF4axQYas8Da8x2PuNgUSqsSk/VWL8V8LRKEbe9uR5NwJNMyA7n5w3
G66w6DrSSNJAH8RQTbXTFzM88mxeeks1HfP/Q1ExGlYd2oDUy+UOb5C6L16Yt+P1zEccptHpGmdx
TSuzMYQx3WrJ+9CY4AhMO0qxHiiyM4Yhk6XlIdSiUFXLbwM6NSiXn+R6JGpI7/V5O593NRBC5zK4
FbbxYqhq04xiJEAB4yztG/EJm+RRSVUPMJFonKtt6XUHT3oAlGtUg5OTbLxvz03EFe9rqhVqWlIb
HUaqQwSaZq/Pr7FGB+/r49H3BidESVH4lPil+ownvHhsAMFzWozh4OwGIB/ymg4QaRTGp/Y7kxLH
bE2cFMPgbZeN7JzpeLFOLUIm0ZXkmqPnudO3UAMyQ11Gt0OlhHdAmZdRLvW/xcpQ3zQPuGqGqxEM
kvNBg/KpsIIUc1bUUEDM2Kg2CeYrb3FqRu/NXH1/hnSpT5nsApjqEZAScSQIbD6juZRot1OG6GUX
jmsa5TIExM0aAO87Y4DTc4ts/4Cl6nDxflfUHN2uunBpq2jFPMZLYL9BXmMokPhFtiF+BZNBoUL8
mUHqZF5K7Xdc6oT1E9BkZ9pf0pxKU949SnjMCGhznC4wJrBQFxw9FKzXUEVckE/wbdw15NfwV6gU
J3KHxs1yVyz1onmaKCtkJ2Es1Jm19kFWq4G7yz+Advh1zpuLvp6X9u1smfjOQFIWuwdFpLB74P7t
pEA+OKLShSnwTSm2A8FBb8miBLljXINP1dE9r/WWgvU7pHoyzMoprlBXZixwLB54rAurEoKhr7jM
BoOvXKmcHPxIoVHK+NIrrhSE8O1Y+yJtl611uYLLonseN7Briu9OON+2CxKkoLn6R8LrQmaqpnH6
1wOXol/uVLomq680vt9FBPwqUk0iptruf0jGx2NQ9rxiby5HLk0V+rnpJslCyTWO4K9mHAAaewAK
Z7KkSF2Yuap5FEF53SHiXq7PCUrSY7q/xzKMBoFHDVRjjpRVfhWpxgPYkWay4wkT3/37x92KlpDF
Z3o52Yas0IWtOmrpv1cx4QJhS8edIZv2ziv5BiU0NVax+cBcq6UnzOdx7gopKi9AKLhH+4EJyju+
UHHym0IKl2GS5jwy8XC83ZtYacYxJPo35XqRclhQKpzMIiVFwhfTHwA+jhW6AzhV1MMybgcqHR5y
4NpdHzbdtLabAmhXMrqdnbOC9q84tPKvIPlQaonMgn9OW3W/9cr7vkwWo0ShvCDWnEyWVr1L4kVH
uisZp8uhjznXDekbv3Q0xLhtvrF5PD5TY/A2s9RwJtxBVT22qqjnQMik/fXqHEgrI8EHJLE4Bqe9
igtg6KB1joL5J+0F4jZzFspAu0SuJNE9lcMjH2V/xVPGqBDHIUZ7QBSXcM39djMX0yC5MySz6hB2
Ii/Cti6Z/pF7pUAv/6A4BS29qxdJwYkiDOyHySN8KsK2ziRFlFGCCTw1NClQttVsd5W/Nrm7VlwY
jQTCgytOck+0mza5lpsTShIu4bhVzyrilojfhWlmuUXb17y5Ld81HZSI5jYK0pEfkaftkXKwXA36
FUqg/EfM41IDCCTvhrkpBVkFKXsctQ9X0LHUR+4yFmqQ+NFCKrZaGRDban67P5EPCON/55XmJWbX
uNei/ODfknVuzjhcqimBxiE7Y2UWrDc2tUSv/TvutztJQsGRtkhGsjgqGLMAPrIn+GnlmxpoILe8
PRlW2X2ALhTLQ4tj/wU6PmAyI0R0+RCOWWVOamprbvrpLVjF9Yrt1usj4KT5vxXpZYxFmn5l//K7
QGNrmjwF53OdsrbD2Gg6rqZ+Y19+o2nYvenpxuETzM7B0Bx3L+0+5T6uVroy1A09ipGjNIxhb4TR
FK4M9Kg2WpMLkdZ399FCV5O6EBRCAQJC9LJNhqqoR6AoGecDlFriLnGAElifnD3W69V4FqGgo+l1
dJewqdoxhoDtq3zWI8NWzF97ID7TDGn9DOl6dv8Ske8SSxdcEaN8glJPOyrlx2qi4X/uJRE+SW07
pxymrUP36r/OS1JHnFMEOIP/quF/J4pJxx0iiPHtOui2baMkdbvBYgvRHvvZyEaXblMWEXUZK1Fy
Ws/z7R/AHtp30fZiqMERJwXqrjx15yl6LYVYUUHr5MUsnvJmgpqH8QZYIDI35kynlUXRgSVSnLrU
AZ8yZM+QTKPi3IG2pdE4I9kYPyHsCSOe5l9sqFxLtPKnJ86yvo/28gRCVURP68nn6uuFqV3eLHf3
ctbNbxDl5FRxY+/S65OkYe56c2xrcjoFMVWhxHyPeBJAZHziepHxBB3ZTOSOH/rE3bo/OTmAn0/C
+1hddvauooLzMakVFjDs9aAQ3pwjjeaMyLzLwe2ydfGq9lcGP9KFQOTBKoCaclodq2Ri1gjcWRpL
XUl3OwWdTsFO15CdvfAfw79zuF34qDrV1W93h3Y/YscFUaJZq9xbSbWTVuOTd2DBxZg9BU0zX9j+
dJmVNzlTB+81S6ok6awgO4/Ef70dPLCmktZGWR9RESgI6EIHhHPj0w3FR4qMJhlBc4PFnNoW2R52
xv/0mnQ6rV0+C6GJBS8U6TNuy2aNIHOzSRwYOduFCgBFJwHj6qdh8H0C99d1X+835T/evdy/OyCw
J+uoNbJBamR62fcZMCJgBJ+tkJ70vwv5Y3X7uBsS7kjnqS3wzkU0pFrpQWnUeVF2tSNbBtTdBypt
wxJrM78380tmzxyWjWzPdddb+qztFCKpD6dic3O0zQk2F92SkNi09UGqUfl6oDYVQH3IZYz9uNju
vpGmeI7nhl7KVsAebLHwp5zC+NkdbodFlj3eVE5iMwfYxdevoStQRGmix6MmV9NRFz27jWatxE2q
8k2R7e/oVNyTzt/NabcjC0tDq5/kysX4nWP2Fo8Rwoj5xsdldZfbyH97WNqYF2q6UgjvZBhiaid4
gME58cZs37O9SRJgKUT4h7lx1rhhdRwEs8LQUh9A34A5BwquT+wMowxlpAN6Unvdl0bs1tTWHxNb
ug+qiMK8KfmEm9RyISKxilHrjlX7lEoig713/spqBvbRWgh31OuFYPGNKuw+SGihrTRQ0H+CjGK6
c7FLCpr5kiIm2gK4lvApQB+UKmgC1IJGSXSeOT3GOIPlBGiErgACDIf26me3SZGN7IqH7+PN6SZd
7EYdyXS0xGevlvf+2NEa6AR6wIaFzHvIwCG/Qsp5wrs/o0LSwSU4lQMITSgt6fGd8ERpGhm/lzoY
nIuiIlEO9PmMGAENRHYn1k0ZLWvZ1nY6DRSGERJnrHWUCDp0GydpP0EGFxFca+S0f0gqG13tDp1T
UDWAspGTk12OR+SxyGM4C7HEPKsAW6j2/iDuT3h7zjsfTOR6tV3O+Sf8JfVUb2q463UsdPMl/wsq
7ya2aOf4Ql1bzdEGk6rB4WgTGaqs1kc9K/KSiZjdPU138iRPLUNWam93jhRx8s2Iwd7nzWtk8GZw
7OQ+jz/rIh9M3J3JUq+PegavW5mYFml5YU4Q7UoG890dLWXCmyeuoy3Vq2dbgIlXxy9t3Z0EQLUh
QgytJSZG7Yi1105tgov6SJOjm0gjKw+sqZ0FQN7e8Pl9z5EQ2SgRFHGtK7/4Uv9axUSxkinP3OOu
dXVz82FtMMKOKnqclIPriwAgSYmnMI4ETqAtZqsyqI1v8dRpeFwGzjahL1fFqFgGFnk+OyFIxSdz
kgVjCO7T7Y37bYfO6qlm8i4MV9X6/GwiiKxkmgDAqXIKeKEFEZs8txN8A3qQdgWh4FodIhci/XxK
icBsTHTvXqMuG9di9agGO07TpfxpXBf1T8tMvJWTkboXCK+70QK0WHPxZ4/fpPAWKuo8VEctPyvt
gOeQ9MQrBtzDlvTlHvN9pMBXpFMMsT00vmpyGyzPLvvU5Pn9t3A+UxamJw221nveR5ZyLFqZ8JTd
2tOl8tzkUUuAKFWHjzGg3eoaHxt/a5LrajbrJ4OFwIBpWSWbw1SI4E+LLU9UtxNVDRTa/gaNNlLY
tNKiGLtCMvIrhjkblTORoiMXzlTj6TJakSxc67XWgMI5HTgBlPW6CfZlMhM/KdlhTW34zHfm+pnc
OTKg9r0H6QXKSP6snXXwa4rdcGizWMHZC7HjEvCalKdh/gftsl0WVzQQl2TYCvx+/CaxmbBBolqP
3WCbs+oOpudb4sIF/I8RcBhSerno9s+chFW0v4SG+i5THSYrWYw3kRgc/I5RF4oXjJksqP3+1UKM
wMmzSm6OltLpc1OiQNe7bup7QFUXl3NzlchqqHRfdnRZXnRAzD4HIJIqT6yUcY+nCqC6k3a8um+u
25jc6x2LY92q8dDLXGexIr05bXC+duPf+Ma21c5T7bWPWyKv6GWfCdG+ONgw+l/fHn+gQvSYoBb+
PyY/pm3t1qeShsN9N+UBj/32joJ8WkmMU5uLzFNjlm/l2rFFr5na5JMSv6qcUipsVU2Jn+9JyCni
zWjKwUT5Is2p1L2rDACLCjppagPRdBMh5shGRoDvrPhpcm3dEFxEGQIfBAvwlLEyQ0tqhDauu9Pa
giqTo6uExRH2tj6ewOzJchqq1TEx5rNvO0rysXc+i6CeiER6/5G0KOl6W+E+vrHWVrNqtKEpRQBE
7RxKViNTsJHlDH4aN3cPKZ0VCjYNS+hlwMDV0SIMPCsK1AVIhMPnJMpeBC47Mow9cyrIHQrUEBg4
6U/b+TR4mDV4FFVP9p55Lhzl3128mJaFbzcEP/osWIIBAIAibervn/KxO6pSae7i8VDjJL05M4ML
L0iHB6yP1Mjjn+wfr2Xk773zQWJgqW8FKzcag5c/Pben5sqUHc8BqX/5sqCzbE44ZukJoXrobboN
HKCZ/LFaxRueLCrkboNlkRVop7S5KSpNHR7ML6avBgOKYzyt8UZJAEJSx9FJB+EBmkyWKbB+nrwP
cH4cAbuxj577fYWEuN589DDMZgldJTm8n61wy80TdQNxBoMLcrn1nO1GrGOF4q0XHOhHBS5nB1+E
5b19V6rIRljxc53v1mioKiAXUjF/Z6X8ZYjM7ymKZDazNXCDxrNPs0nRfZHPrB6mCBOI5WVp9HZZ
bN0n2xmUNLCJbHJdK11W2PKk41OAHQUtphbrOypuxpJX0mI2oUQPjXO1QgUPNFtFCpRuZLxEQgb2
KVD+6SEv5CEWnbbkVS0btihx6mdXDUyXiex8Wvmp1NUsIIEgvFA3ejslgJedLU91dGeqgRmFmU7A
Ir0FSWFRCVXwgT3121gEvILDf+Y7c5jC0QprbWMi2jBPeIJfx9dKcIoXwYmYQLbrYEuh597vfOOr
JGI0izH7wp4HDG5lt6vfu57b0TNThXmskvfDFBGwDWAM6H61IBGj9gr8gGDm5sgIi659UE00Xa0Z
o0tvZDnu/8h2rf30L8YREwFmdZZxWW13PJeQx1SloRoY79Q6MZa3ZQ7McrlEliRNRVlrHEd4kzld
m4YeqUjMH1Kby7EgOnMCerhrABJFBXlo0ZbNjcwMy6YXrofYA+nu6nF6T2cW3KdD9jMDwyshuCdF
8zM0XXTB+vzp33WkUhNgrSjqPau5IWXPOkxc4oE5nGtmXDIuP2juUPRn2qjnTdTmvDHXbPDt9uOw
UWOeiHQAiLrmH05lqnhLIK5CZCF7rwHuCOflwmd1B8OtaweK24Vyu3p8Hp/HR8i0hig8yIr8dNlL
PG4tTHqnjNFAJkicZ6Y8qBCV/2dOPtvPCRTRbB+mTJhlEGb6QQQ6nYuSp3pdkgxie288zyw6hSDW
uxyob3ri0XTIfXDvdU6ak51zZ6RNxJ/87skP+Dcjxp5qvrCqcUmSGcfAcPE73CWEjmNHRgFy4oQt
Ii7TdXcNP99rGnTAOfR59QdTpHu0icZh9Dh7erTrnZBlCgX2aPBEbwZigiXkByooCR0xU1nfvhtW
5CX0AQ+ePjH/ey7vJSGcQSff9fVDpHrqBZ5d89clzvXb5cA54zzr2ldTLcd+j+6B5pnPPatVokXR
+WIz6mp3A6gdXBKqFNlfeant7FaSsW1I9OIrqkbcFSwA/fDmnvbc0A/dpI9dq1B0QkFHbaJ5JWW8
+Zt9Jt58g5SYX3Y4qP+VEJQMUb9Ais9JlCPxfQmFXRfUDLtqK7p6/3xk2f5GMqeWUxzq+Ohs4E56
c+fRa2z2zrcalnHHDJby3LLWxqLVPVhFS6Uwk2TX+Awrv0HYJZHuScltOlCnO+1uFTz37iS2nYeC
XQGdz+3kLffd/Ll/oOMx2/gWtO7QhB5FQarJ6UUUFIQwzxLtCbQzlVXoXjkW3ILjtF8PcR1U0Wgv
b34/YJI//GynPeYk3oyPvhOeA8RLyxLEgqiWTVAhfIlpOh5wGliM7Y71j0SCrkTy8HTpuInNOnHc
IO5rwZIYegMOAa5+uh04opP62oYwqU87Q3Sx8CxD4jcVKgkYtSyKChESiM91Agc59p2E7HrYIf75
9rHJm42+Ku5+n2+SPQ/FbbpBPhA+Y9rvWd4d3woakzoBPEtWuRX/4MpzFgqAJQ0W1zCotjem5pUV
HsjaOqF4w8TbmuYijw9tHKHzP8bp2U+jZKzeEdDBskh17Qn/Ly+kxUS5nwfQzw/TdB+jI8w1dCvB
FHNx0aSiX9agECOgefPIRng0ukoe+LsW6Y/3+0UzS2+pNUs+XxhUWIPEvNzIOyzp2iLNFan2xnEe
XKxWZ+W9Q9WgIF6KDz3l537QMv9PFyWIeMCfHWPc/ybJbI/eveyZOb9OPFMGp1yMCfpXf4xnbW88
mHxgfULF3j1fZDBAN9oP2+uXkEqbMW1ONJs8/S7nvTxsq8YhEuLgkrGhRArMnnv+72swEjX4Y/Sd
f+IShd3kAwKPZKMtxwUtFa8knWJifXzXCR1PiEQQMuKNlzfn8djhz+FjwKztougGInXg2NfrgOTi
8rfjZSjpJo8q3By3BmPAJofcH/8egXQOhTc2f6ETUC2EOOEeMtoJbJD8MqBmRcXcAmWVWwpZVXD4
2GqkfK4e+rSU//CinbmnGHQF/G03CqCe7w9Ll047h71bvTtk/ERkVDEgvTHtN0HkbXhTkzG5mUxm
PpzTg54psRqismOcEm5Lx2KiAppx0fzQ/spmLiFjjONYi54IukBKmSwalHb9wP1WT7S3c2HC3MhN
q2tXMyfyh0vrRF5SK3r/H/TiRhbsv+VspvGhu/tVuNL/M4FvEbLfJW5rviHa3vJ6En0WXPezQrqZ
N18Qcn3prZFD9O8WUFPDBThpvh6m2jGxgjPUWME1Y42bvHKuQ3BnL9QpPzdMIIpMnBIbGriFyqcC
ovZo2LCU7iHRKcrc5kiQ5Pz+BsLodGfSxc0BbOySWtrAd13iYJRytpfdM4a5OxjOqWEg4KAqi2Ae
EXnmhSbdJZXslIJnad6WhL3IpXNZGan2mH1KroFjdUxOHdrDFw0mhDhz1zkH58TZxAmCg04NYQVu
O+CP1EHCDDh0EdO5b7PvjI3uTPMP7dRyJkOF
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_GTWIZARD_multi_gt is
  port (
    cplllock : out STD_LOGIC;
    gt0_cpllrefclklost_i : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    gtxe2_i : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    gtxe2_i_0 : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_gttxreset_gt : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    wtd_rxpcsreset_in : in STD_LOGIC;
    gt0_rxuserrdy_i : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    gt0_txuserrdy_i : in STD_LOGIC;
    userclk : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gt0_cpllreset_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_GTWIZARD_multi_gt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_GTWIZARD_multi_gt is
  signal gt0_cpllpd_i : STD_LOGIC;
  signal gt0_cpllreset_i_0 : STD_LOGIC;
begin
cpll_railing0_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_cpll_railing
     port map (
      gt0_cpllpd_i => gt0_cpllpd_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_cpllreset_i_0 => gt0_cpllreset_i_0,
      gtrefclk_bufg => gtrefclk_bufg
    );
gt0_GTWIZARD_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_GTWIZARD_GT
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      SR(0) => SR(0),
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      cplllock => cplllock,
      gt0_cpllpd_i => gt0_cpllpd_i,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_i_0 => gt0_cpllreset_i_0,
      gt0_gttxreset_gt => gt0_gttxreset_gt,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gt0_txuserrdy_i => gt0_txuserrdy_i,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      gtxe2_i_0 => gtxe2_i,
      gtxe2_i_1 => gtxe2_i_0,
      gtxe2_i_2(1 downto 0) => gtxe2_i_1(1 downto 0),
      gtxe2_i_3(1 downto 0) => gtxe2_i_2(1 downto 0),
      gtxe2_i_4(1 downto 0) => gtxe2_i_3(1 downto 0),
      independent_clock_bufg => independent_clock_bufg,
      reset_out => reset_out,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_RX_STARTUP_FSM is
  port (
    data_in : out STD_LOGIC;
    gt0_rxuserrdy_i : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    independent_clock_bufg : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    gtxe2_i : in STD_LOGIC;
    \FSM_sequential_rx_state_reg[0]_0\ : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    data_out : in STD_LOGIC;
    cplllock : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_RX_STARTUP_FSM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_RX_STARTUP_FSM is
  signal \FSM_sequential_rx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_rx_state[3]_i_9_n_0\ : STD_LOGIC;
  signal RXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max : STD_LOGIC;
  signal check_tlock_max_i_1_n_0 : STD_LOGIC;
  signal check_tlock_max_reg_n_0 : STD_LOGIC;
  signal cplllock_sync : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal gt0_gtrxreset_t : STD_LOGIC;
  signal \^gt0_rxuserrdy_i\ : STD_LOGIC;
  signal gtrxreset_i_i_1_n_0 : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4__0_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \init_wait_done_i_1__0_n_0\ : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2__0_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_i : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal mmcm_lock_reclocked_i_1_n_0 : STD_LOGIC;
  signal \mmcm_lock_reclocked_i_2__0_n_0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \reset_time_out_i_2__0_n_0\ : STD_LOGIC;
  signal reset_time_out_i_4_n_0 : STD_LOGIC;
  signal reset_time_out_i_6_n_0 : STD_LOGIC;
  signal reset_time_out_reg_n_0 : STD_LOGIC;
  signal \run_phase_alignment_int_i_1__0_n_0\ : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3_reg_n_0 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal rx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal rx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \rx_state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rxresetdone_s2 : STD_LOGIC;
  signal rxresetdone_s3 : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_data_valid_n_0 : STD_LOGIC;
  signal sync_data_valid_n_1 : STD_LOGIC;
  signal sync_data_valid_n_5 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal time_out_100us_i_1_n_0 : STD_LOGIC;
  signal time_out_100us_i_2_n_0 : STD_LOGIC;
  signal time_out_100us_i_3_n_0 : STD_LOGIC;
  signal time_out_100us_i_4_n_0 : STD_LOGIC;
  signal time_out_100us_i_5_n_0 : STD_LOGIC;
  signal time_out_100us_reg_n_0 : STD_LOGIC;
  signal time_out_1us_i_1_n_0 : STD_LOGIC;
  signal time_out_1us_i_2_n_0 : STD_LOGIC;
  signal time_out_1us_i_3_n_0 : STD_LOGIC;
  signal time_out_1us_i_4_n_0 : STD_LOGIC;
  signal time_out_1us_i_5_n_0 : STD_LOGIC;
  signal time_out_1us_reg_n_0 : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal time_out_2ms_i_2_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_2ms_i_4__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_i_5_n_0 : STD_LOGIC;
  signal time_out_2ms_i_6_n_0 : STD_LOGIC;
  signal time_out_2ms_i_7_n_0 : STD_LOGIC;
  signal time_out_2ms_i_8_n_0 : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_counter[0]_i_4_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal \time_out_wait_bypass_i_2__0_n_0\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_3__0_n_0\ : STD_LOGIC;
  signal \time_out_wait_bypass_i_4__0_n_0\ : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal \time_tlock_max_i_2__0_n_0\ : STD_LOGIC;
  signal time_tlock_max_i_3_n_0 : STD_LOGIC;
  signal time_tlock_max_i_4_n_0 : STD_LOGIC;
  signal time_tlock_max_i_5_n_0 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4__0_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_10_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_11_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_9_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5__0_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_10\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \FSM_sequential_rx_state[3]_i_8\ : label is "soft_lutpair93";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[0]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[1]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[2]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_rx_state_reg[3]\ : label is "RELEASE_PLL_RESET:0011,VERIFY_RECCLK_STABLE:0100,WAIT_FOR_PLL_LOCK:0010,FSM_DONE:1010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,MONITOR_DATA_VALID:1001,WAIT_FOR_RXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \reset_time_out_i_2__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \reset_time_out_i_3__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of reset_time_out_i_4 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of reset_time_out_i_6 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of time_out_100us_i_2 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of time_out_100us_i_5 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of time_out_2ms_i_5 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of time_out_2ms_i_6 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of time_out_2ms_i_8 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \time_out_counter[0]_i_3__0\ : label is "soft_lutpair94";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[16]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[8]_i_1__0\ : label is 11;
  attribute SOFT_HLUTNM of time_tlock_max_i_3 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of time_tlock_max_i_4 : label is "soft_lutpair100";
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[0]_i_3__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[8]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[0]_i_3__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[8]_i_1__0\ : label is 11;
begin
  data_in <= \^data_in\;
  gt0_rxuserrdy_i <= \^gt0_rxuserrdy_i\;
\FSM_sequential_rx_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8000AF00"
    )
        port map (
      I0 => rx_state(1),
      I1 => reset_time_out_reg_n_0,
      I2 => rx_state(2),
      I3 => rx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => rx_state(3),
      O => \FSM_sequential_rx_state[0]_i_2_n_0\
    );
\FSM_sequential_rx_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0040FFFFFFFF"
    )
        port map (
      I0 => reset_time_out_reg_n_0,
      I1 => time_tlock_max,
      I2 => rx_state(2),
      I3 => rx_state(3),
      I4 => rx_state(1),
      I5 => rx_state(0),
      O => \FSM_sequential_rx_state[1]_i_3_n_0\
    );
\FSM_sequential_rx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100005551555"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      O => \FSM_sequential_rx_state[2]_i_1_n_0\
    );
\FSM_sequential_rx_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27FF272727272727"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(1),
      I2 => rx_state(2),
      I3 => reset_time_out_reg_n_0,
      I4 => time_tlock_max,
      I5 => rx_state(0),
      O => \FSM_sequential_rx_state[2]_i_2_n_0\
    );
\FSM_sequential_rx_state[3]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0001"
    )
        port map (
      I0 => rx_state(1),
      I1 => init_wait_done_reg_n_0,
      I2 => rx_state(0),
      I3 => rx_state(2),
      I4 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_10_n_0\
    );
\FSM_sequential_rx_state[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00011101"
    )
        port map (
      I0 => \FSM_sequential_rx_state[2]_i_2_n_0\,
      I1 => rx_state(1),
      I2 => \FSM_sequential_rx_state_reg[0]_0\,
      I3 => rx_state(0),
      I4 => mmcm_lock_reclocked,
      I5 => \FSM_sequential_rx_state[3]_i_10_n_0\,
      O => \FSM_sequential_rx_state[3]_i_4_n_0\
    );
\FSM_sequential_rx_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1F11FFFFFFFF"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(2),
      I2 => reset_time_out_reg_n_0,
      I3 => time_out_2ms_reg_n_0,
      I4 => rxresetdone_s3,
      I5 => rx_state(1),
      O => \FSM_sequential_rx_state[3]_i_6_n_0\
    );
\FSM_sequential_rx_state[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(3),
      O => \FSM_sequential_rx_state[3]_i_8_n_0\
    );
\FSM_sequential_rx_state[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A00008A000000"
    )
        port map (
      I0 => rx_state(0),
      I1 => reset_time_out_reg_n_0,
      I2 => time_out_2ms_reg_n_0,
      I3 => rx_state(3),
      I4 => rx_state(1),
      I5 => rx_state(2),
      O => \FSM_sequential_rx_state[3]_i_9_n_0\
    );
\FSM_sequential_rx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_5,
      D => \rx_state__0\(0),
      Q => rx_state(0),
      R => pma_reset
    );
\FSM_sequential_rx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_5,
      D => \rx_state__0\(1),
      Q => rx_state(1),
      R => pma_reset
    );
\FSM_sequential_rx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_5,
      D => \FSM_sequential_rx_state[2]_i_1_n_0\,
      Q => rx_state(2),
      R => pma_reset
    );
\FSM_sequential_rx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_data_valid_n_5,
      D => \rx_state__0\(3),
      Q => rx_state(3),
      R => pma_reset
    );
RXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB4000"
    )
        port map (
      I0 => rx_state(3),
      I1 => rx_state(0),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => \^gt0_rxuserrdy_i\,
      O => RXUSERRDY_i_1_n_0
    );
RXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => RXUSERRDY_i_1_n_0,
      Q => \^gt0_rxuserrdy_i\,
      R => pma_reset
    );
check_tlock_max_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(1),
      I2 => rx_state(0),
      I3 => rx_state(3),
      I4 => check_tlock_max_reg_n_0,
      O => check_tlock_max_i_1_n_0
    );
check_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => check_tlock_max_i_1_n_0,
      Q => check_tlock_max_reg_n_0,
      R => pma_reset
    );
gtrxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(2),
      I2 => rx_state(1),
      I3 => rx_state(3),
      I4 => gt0_gtrxreset_t,
      O => gtrxreset_i_i_1_n_0
    );
gtrxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gtrxreset_i_i_1_n_0,
      Q => gt0_gtrxreset_t,
      R => pma_reset
    );
gtxe2_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => gt0_gtrxreset_t,
      I1 => \^data_in\,
      I2 => gtxe2_i,
      O => SR(0)
    );
\init_wait_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1__0_n_0\
    );
\init_wait_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      O => \p_0_in__2\(1)
    );
\init_wait_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      O => \p_0_in__2\(2)
    );
\init_wait_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      O => \p_0_in__2\(3)
    );
\init_wait_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(3),
      O => \p_0_in__2\(4)
    );
\init_wait_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(4),
      I5 => init_wait_count_reg(5),
      O => \p_0_in__2\(5)
    );
\init_wait_count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4__0_n_0\,
      O => \p_0_in__2\(6)
    );
\init_wait_count[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(6),
      I4 => init_wait_count_reg(1),
      O => init_wait_count
    );
\init_wait_count[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => \init_wait_count[7]_i_4__0_n_0\,
      I2 => init_wait_count_reg(6),
      O => \p_0_in__2\(7)
    );
\init_wait_count[7]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(3),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(7),
      O => \init_wait_count[7]_i_3__0_n_0\
    );
\init_wait_count[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(1),
      I4 => init_wait_count_reg(0),
      I5 => init_wait_count_reg(3),
      O => \init_wait_count[7]_i_4__0_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \init_wait_count[0]_i_1__0_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__2\(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__2\(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__2\(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__2\(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__2\(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__2\(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__2\(7),
      Q => init_wait_count_reg(7)
    );
\init_wait_done_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3__0_n_0\,
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(0),
      I3 => init_wait_count_reg(6),
      I4 => init_wait_count_reg(1),
      I5 => init_wait_done_reg_n_0,
      O => \init_wait_done_i_1__0_n_0\
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      CLR => pma_reset,
      D => \init_wait_done_i_1__0_n_0\,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__3\(0)
    );
\mmcm_lock_count[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__3\(1)
    );
\mmcm_lock_count[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      O => \p_0_in__3\(2)
    );
\mmcm_lock_count[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__3\(3)
    );
\mmcm_lock_count[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      O => \p_0_in__3\(4)
    );
\mmcm_lock_count[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      I4 => mmcm_lock_count_reg(4),
      I5 => mmcm_lock_count_reg(5),
      O => \p_0_in__3\(5)
    );
\mmcm_lock_count[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_reclocked_i_2__0_n_0\,
      O => \p_0_in__3\(6)
    );
\mmcm_lock_count[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2__0_n_0\
    );
\mmcm_lock_count[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I2 => mmcm_lock_count_reg(6),
      O => \p_0_in__3\(7)
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(2),
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(3),
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(4),
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(5),
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(6),
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2__0_n_0\,
      D => \p_0_in__3\(7),
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => mmcm_lock_count_reg(7),
      I2 => \mmcm_lock_reclocked_i_2__0_n_0\,
      I3 => mmcm_lock_count_reg(6),
      I4 => mmcm_lock_i,
      O => mmcm_lock_reclocked_i_1_n_0
    );
\mmcm_lock_reclocked_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(4),
      I2 => mmcm_lock_count_reg(2),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(1),
      I5 => mmcm_lock_count_reg(3),
      O => \mmcm_lock_reclocked_i_2__0_n_0\
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_lock_reclocked_i_1_n_0,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
\reset_time_out_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => rx_state(1),
      I1 => \FSM_sequential_rx_state_reg[0]_0\,
      I2 => rx_state(0),
      I3 => mmcm_lock_reclocked,
      O => \reset_time_out_i_2__0_n_0\
    );
\reset_time_out_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => rx_state(2),
      I1 => rx_state(3),
      O => check_tlock_max
    );
reset_time_out_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxresetdone_s3,
      I1 => rx_state(1),
      O => reset_time_out_i_4_n_0
    );
reset_time_out_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07DC07CC"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(2),
      I3 => rx_state(3),
      I4 => \FSM_sequential_rx_state_reg[0]_0\,
      O => reset_time_out_i_6_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_data_valid_n_0,
      Q => reset_time_out_reg_n_0,
      S => pma_reset
    );
\run_phase_alignment_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFD0004"
    )
        port map (
      I0 => rx_state(0),
      I1 => rx_state(3),
      I2 => rx_state(1),
      I3 => rx_state(2),
      I4 => run_phase_alignment_int_reg_n_0,
      O => \run_phase_alignment_int_i_1__0_n_0\
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => \run_phase_alignment_int_i_1__0_n_0\,
      Q => run_phase_alignment_int_reg_n_0,
      R => pma_reset
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3_reg_n_0,
      R => '0'
    );
rx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_data_valid_n_1,
      Q => \^data_in\,
      R => pma_reset
    );
rx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => rx_fsm_reset_done_int_s2,
      Q => rx_fsm_reset_done_int_s3,
      R => '0'
    );
rxresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => rxresetdone_s2,
      Q => rxresetdone_s3,
      R => '0'
    );
sync_RXRESETDONE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_24
     port map (
      data_out => rxresetdone_s2,
      data_sync_reg1_0 => data_sync_reg1,
      independent_clock_bufg => independent_clock_bufg
    );
sync_cplllock: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_25
     port map (
      \FSM_sequential_rx_state_reg[0]\ => sync_cplllock_n_0,
      \FSM_sequential_rx_state_reg[0]_0\ => time_out_2ms_reg_n_0,
      Q(3 downto 0) => rx_state(3 downto 0),
      cplllock => cplllock,
      data_out => cplllock_sync,
      independent_clock_bufg => independent_clock_bufg
    );
sync_data_valid: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_26
     port map (
      D(2) => \rx_state__0\(3),
      D(1 downto 0) => \rx_state__0\(1 downto 0),
      E(0) => sync_data_valid_n_5,
      \FSM_sequential_rx_state_reg[0]\ => \FSM_sequential_rx_state[0]_i_2_n_0\,
      \FSM_sequential_rx_state_reg[0]_0\ => \FSM_sequential_rx_state[3]_i_4_n_0\,
      \FSM_sequential_rx_state_reg[0]_1\ => \wait_time_cnt[0]_i_2__0_n_0\,
      \FSM_sequential_rx_state_reg[0]_2\ => sync_cplllock_n_0,
      \FSM_sequential_rx_state_reg[0]_3\ => \FSM_sequential_rx_state[3]_i_6_n_0\,
      \FSM_sequential_rx_state_reg[1]\ => \FSM_sequential_rx_state[1]_i_3_n_0\,
      \FSM_sequential_rx_state_reg[3]\ => sync_data_valid_n_1,
      \FSM_sequential_rx_state_reg[3]_0\ => \FSM_sequential_rx_state[3]_i_8_n_0\,
      \FSM_sequential_rx_state_reg[3]_1\ => \FSM_sequential_rx_state[3]_i_9_n_0\,
      Q(3 downto 0) => rx_state(3 downto 0),
      check_tlock_max => check_tlock_max,
      data_in => \^data_in\,
      data_out => cplllock_sync,
      data_sync_reg1_0 => data_out,
      independent_clock_bufg => independent_clock_bufg,
      reset_time_out_reg => sync_data_valid_n_0,
      reset_time_out_reg_0 => \reset_time_out_i_2__0_n_0\,
      reset_time_out_reg_1 => reset_time_out_i_4_n_0,
      reset_time_out_reg_2 => reset_time_out_i_6_n_0,
      reset_time_out_reg_3 => reset_time_out_reg_n_0,
      rx_fsm_reset_done_int_reg => time_out_100us_reg_n_0,
      rx_fsm_reset_done_int_reg_0 => time_out_1us_reg_n_0,
      time_out_wait_bypass_s3 => time_out_wait_bypass_s3
    );
sync_mmcm_lock_reclocked: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_27
     port map (
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      data_out => mmcm_lock_i,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked
    );
sync_run_phase_alignment_int: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_28
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      rxuserclk => rxuserclk
    );
sync_rx_fsm_reset_done_int: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_29
     port map (
      data_in => \^data_in\,
      data_out => rx_fsm_reset_done_int_s2,
      rxuserclk => rxuserclk
    );
sync_time_out_wait_bypass: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_30
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      independent_clock_bufg => independent_clock_bufg
    );
time_out_100us_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0080"
    )
        port map (
      I0 => time_out_100us_i_2_n_0,
      I1 => time_out_100us_i_3_n_0,
      I2 => time_out_100us_i_4_n_0,
      I3 => time_out_100us_i_5_n_0,
      I4 => time_out_100us_reg_n_0,
      O => time_out_100us_i_1_n_0
    );
time_out_100us_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(2),
      I3 => time_out_counter_reg(3),
      I4 => time_out_counter_reg(4),
      O => time_out_100us_i_2_n_0
    );
time_out_100us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(18),
      I2 => time_out_counter_reg(14),
      I3 => time_tlock_max_i_3_n_0,
      I4 => time_out_counter_reg(13),
      I5 => time_out_counter_reg(12),
      O => time_out_100us_i_3_n_0
    );
time_out_100us_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000000D"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(6),
      I5 => time_out_counter_reg(8),
      O => time_out_100us_i_4_n_0
    );
time_out_100us_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(10),
      I2 => time_out_counter_reg(11),
      O => time_out_100us_i_5_n_0
    );
time_out_100us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_100us_i_1_n_0,
      Q => time_out_100us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_1us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => time_out_2ms_i_2_n_0,
      I1 => time_out_1us_i_2_n_0,
      I2 => time_out_1us_i_3_n_0,
      I3 => time_out_1us_i_4_n_0,
      I4 => time_out_1us_i_5_n_0,
      I5 => time_out_1us_reg_n_0,
      O => time_out_1us_i_1_n_0
    );
time_out_1us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF0D"
    )
        port map (
      I0 => time_out_counter_reg(3),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(18),
      I5 => time_out_counter_reg(11),
      O => time_out_1us_i_2_n_0
    );
time_out_1us_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFDDFD"
    )
        port map (
      I0 => time_out_counter_reg(7),
      I1 => time_out_counter_reg(8),
      I2 => time_out_counter_reg(9),
      I3 => time_out_counter_reg(10),
      I4 => time_out_counter_reg(16),
      I5 => time_out_counter_reg(17),
      O => time_out_1us_i_3_n_0
    );
time_out_1us_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(15),
      O => time_out_1us_i_4_n_0
    );
time_out_1us_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F2F2F2FFFFFF"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(6),
      I5 => time_out_counter_reg(8),
      O => time_out_1us_i_5_n_0
    );
time_out_1us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_1us_i_1_n_0,
      Q => time_out_1us_reg_n_0,
      R => reset_time_out_reg_n_0
    );
time_out_2ms_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => time_out_2ms_i_2_n_0,
      I1 => \time_out_2ms_i_3__0_n_0\,
      I2 => \time_out_2ms_i_4__0_n_0\,
      I3 => time_out_2ms_reg_n_0,
      O => time_out_2ms_i_1_n_0
    );
time_out_2ms_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => time_out_2ms_i_5_n_0,
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(5),
      O => time_out_2ms_i_2_n_0
    );
\time_out_2ms_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF5DFFFF"
    )
        port map (
      I0 => time_out_2ms_i_6_n_0,
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(16),
      I3 => time_out_counter_reg(8),
      I4 => time_out_counter_reg(7),
      I5 => time_out_counter_reg(6),
      O => \time_out_2ms_i_3__0_n_0\
    );
\time_out_2ms_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => time_out_2ms_i_7_n_0,
      I1 => time_out_counter_reg(11),
      I2 => time_out_counter_reg(18),
      I3 => time_out_counter_reg(17),
      I4 => time_out_counter_reg(16),
      I5 => time_out_2ms_i_8_n_0,
      O => \time_out_2ms_i_4__0_n_0\
    );
time_out_2ms_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(2),
      I1 => time_out_counter_reg(1),
      I2 => time_out_counter_reg(0),
      O => time_out_2ms_i_5_n_0
    );
time_out_2ms_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_counter_reg(9),
      I1 => time_out_counter_reg(10),
      O => time_out_2ms_i_6_n_0
    );
time_out_2ms_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => time_out_counter_reg(5),
      I1 => time_out_counter_reg(4),
      I2 => time_out_counter_reg(3),
      O => time_out_2ms_i_7_n_0
    );
time_out_2ms_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(12),
      O => time_out_2ms_i_8_n_0
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => reset_time_out_reg_n_0
    );
\time_out_counter[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFE"
    )
        port map (
      I0 => time_out_2ms_i_2_n_0,
      I1 => \time_out_2ms_i_3__0_n_0\,
      I2 => time_out_counter_reg(3),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(5),
      I5 => \time_out_counter[0]_i_3__0_n_0\,
      O => time_out_counter
    );
\time_out_counter[0]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => time_out_2ms_i_8_n_0,
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(18),
      I4 => time_out_counter_reg(11),
      O => \time_out_counter[0]_i_3__0_n_0\
    );
\time_out_counter[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_4_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2__0_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2__0_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2__0_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2__0_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2__0_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_4_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1__0_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1__0_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1__0_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1__0_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2__0_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2__0_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1__0_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out_reg_n_0
    );
\time_out_counter_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1__0_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1__0_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1__0_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1__0_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1__0_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1__0_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1__0_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1__0_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out_reg_n_0
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => rx_fsm_reset_done_int_s3,
      I2 => \time_out_wait_bypass_i_2__0_n_0\,
      I3 => run_phase_alignment_int_s3_reg_n_0,
      O => time_out_wait_bypass_i_1_n_0
    );
\time_out_wait_bypass_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \time_out_wait_bypass_i_3__0_n_0\,
      I1 => wait_bypass_count_reg(1),
      I2 => wait_bypass_count_reg(11),
      I3 => wait_bypass_count_reg(0),
      I4 => \time_out_wait_bypass_i_4__0_n_0\,
      O => \time_out_wait_bypass_i_2__0_n_0\
    );
\time_out_wait_bypass_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(9),
      I1 => wait_bypass_count_reg(4),
      I2 => wait_bypass_count_reg(12),
      I3 => wait_bypass_count_reg(2),
      O => \time_out_wait_bypass_i_3__0_n_0\
    );
\time_out_wait_bypass_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => wait_bypass_count_reg(5),
      I1 => wait_bypass_count_reg(7),
      I2 => wait_bypass_count_reg(3),
      I3 => wait_bypass_count_reg(6),
      I4 => wait_bypass_count_reg(10),
      I5 => wait_bypass_count_reg(8),
      O => \time_out_wait_bypass_i_4__0_n_0\
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFD0000"
    )
        port map (
      I0 => \time_tlock_max_i_2__0_n_0\,
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(18),
      I3 => time_tlock_max_i_3_n_0,
      I4 => check_tlock_max_reg_n_0,
      I5 => time_tlock_max,
      O => time_tlock_max_i_1_n_0
    );
\time_tlock_max_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55551011FFFFFFFF"
    )
        port map (
      I0 => time_tlock_max_i_4_n_0,
      I1 => time_tlock_max_i_5_n_0,
      I2 => time_out_100us_i_2_n_0,
      I3 => time_out_counter_reg(5),
      I4 => time_out_100us_i_5_n_0,
      I5 => time_out_counter_reg(14),
      O => \time_tlock_max_i_2__0_n_0\
    );
time_tlock_max_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(17),
      O => time_tlock_max_i_3_n_0
    );
time_tlock_max_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => time_out_counter_reg(13),
      I1 => time_out_counter_reg(12),
      O => time_tlock_max_i_4_n_0
    );
time_tlock_max_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(7),
      O => time_tlock_max_i_5_n_0
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max,
      R => reset_time_out_reg_n_0
    );
\wait_bypass_count[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3_reg_n_0,
      O => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \time_out_wait_bypass_i_2__0_n_0\,
      I1 => rx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2__0_n_0\
    );
\wait_bypass_count[0]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_4__0_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      Q => wait_bypass_count_reg(0),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3__0_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_4__0_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(10),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(11),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(12),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[12]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(12)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_6\,
      Q => wait_bypass_count_reg(1),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_5\,
      Q => wait_bypass_count_reg(2),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[0]_i_3__0_n_4\,
      Q => wait_bypass_count_reg(3),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(4),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(5),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_5\,
      Q => wait_bypass_count_reg(6),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[4]_i_1__0_n_4\,
      Q => wait_bypass_count_reg(7),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      Q => wait_bypass_count_reg(8),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_bypass_count_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1__0_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1__0_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk,
      CE => \wait_bypass_count[0]_i_2__0_n_0\,
      D => \wait_bypass_count_reg[8]_i_1__0_n_6\,
      Q => wait_bypass_count_reg(9),
      R => \wait_bypass_count[0]_i_1__0_n_0\
    );
\wait_time_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rx_state(1),
      I1 => rx_state(0),
      I2 => rx_state(3),
      O => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_10_n_0\
    );
\wait_time_cnt[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_11_n_0\
    );
\wait_time_cnt[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_time_cnt[0]_i_4__0_n_0\,
      I1 => \wait_time_cnt[0]_i_5__0_n_0\,
      I2 => \wait_time_cnt[0]_i_6__0_n_0\,
      I3 => \wait_time_cnt[0]_i_7__0_n_0\,
      O => \wait_time_cnt[0]_i_2__0_n_0\
    );
\wait_time_cnt[0]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      I1 => wait_time_cnt_reg(12),
      I2 => wait_time_cnt_reg(14),
      I3 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[0]_i_4__0_n_0\
    );
\wait_time_cnt[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(1),
      I3 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_5__0_n_0\
    );
\wait_time_cnt[0]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      I1 => wait_time_cnt_reg(9),
      I2 => wait_time_cnt_reg(8),
      I3 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[0]_i_6__0_n_0\
    );
\wait_time_cnt[0]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      I1 => wait_time_cnt_reg(4),
      I2 => wait_time_cnt_reg(11),
      I3 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[0]_i_7__0_n_0\
    );
\wait_time_cnt[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_8_n_0\
    );
\wait_time_cnt[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_9_n_0\
    );
\wait_time_cnt[12]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2__0_n_0\
    );
\wait_time_cnt[12]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3__0_n_0\
    );
\wait_time_cnt[12]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4__0_n_0\
    );
\wait_time_cnt[12]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5__0_n_0\
    );
\wait_time_cnt[4]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2__0_n_0\
    );
\wait_time_cnt[4]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3__0_n_0\
    );
\wait_time_cnt[4]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4__0_n_0\
    );
\wait_time_cnt[4]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5__0_n_0\
    );
\wait_time_cnt[8]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2__0_n_0\
    );
\wait_time_cnt[8]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3__0_n_0\
    );
\wait_time_cnt[8]_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4__0_n_0\
    );
\wait_time_cnt[8]_i_5__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5__0_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_7\,
      Q => wait_time_cnt_reg(0),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[0]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3__0_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3__0_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3__0_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3__0_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3__0_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3__0_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3__0_n_7\,
      S(3) => \wait_time_cnt[0]_i_8_n_0\,
      S(2) => \wait_time_cnt[0]_i_9_n_0\,
      S(1) => \wait_time_cnt[0]_i_10_n_0\,
      S(0) => \wait_time_cnt[0]_i_11_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(10),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(11),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(12),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1__0_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[12]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[12]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[12]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[12]_i_5__0_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(13),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(14),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[12]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(15),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_6\,
      Q => wait_time_cnt_reg(1),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_5\,
      Q => wait_time_cnt_reg(2),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[0]_i_3__0_n_4\,
      Q => wait_time_cnt_reg(3),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(4),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3__0_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1__0_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[4]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[4]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[4]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[4]_i_5__0_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(5),
      R => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_5\,
      Q => wait_time_cnt_reg(6),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[4]_i_1__0_n_4\,
      Q => wait_time_cnt_reg(7),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_7\,
      Q => wait_time_cnt_reg(8),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
\wait_time_cnt_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1__0_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1__0_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1__0_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1__0_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1__0_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1__0_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1__0_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1__0_n_7\,
      S(3) => \wait_time_cnt[8]_i_2__0_n_0\,
      S(2) => \wait_time_cnt[8]_i_3__0_n_0\,
      S(1) => \wait_time_cnt[8]_i_4__0_n_0\,
      S(0) => \wait_time_cnt[8]_i_5__0_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => \wait_time_cnt[0]_i_2__0_n_0\,
      D => \wait_time_cnt_reg[8]_i_1__0_n_6\,
      Q => wait_time_cnt_reg(9),
      S => \wait_time_cnt[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_TX_STARTUP_FSM is
  port (
    mmcm_reset : out STD_LOGIC;
    gt0_cpllreset_i : out STD_LOGIC;
    data_in : out STD_LOGIC;
    gt0_txuserrdy_i : out STD_LOGIC;
    gt0_gttxreset_gt : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    userclk : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    gtxe2_i : in STD_LOGIC;
    gt0_cpllrefclklost_i : in STD_LOGIC;
    data_sync_reg1 : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    cplllock : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_TX_STARTUP_FSM;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_TX_STARTUP_FSM is
  signal CPLL_RESET0 : STD_LOGIC;
  signal CPLL_RESET_i_1_n_0 : STD_LOGIC;
  signal \FSM_sequential_tx_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_tx_state[3]_i_8_n_0\ : STD_LOGIC;
  signal MMCM_RESET_i_1_n_0 : STD_LOGIC;
  signal TXUSERRDY_i_1_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^data_in\ : STD_LOGIC;
  signal \^gt0_cpllreset_i\ : STD_LOGIC;
  signal gt0_gttxreset_t : STD_LOGIC;
  signal \^gt0_txuserrdy_i\ : STD_LOGIC;
  signal gttxreset_i_i_1_n_0 : STD_LOGIC;
  signal init_wait_count : STD_LOGIC;
  signal \init_wait_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_3_n_0\ : STD_LOGIC;
  signal \init_wait_count[7]_i_4_n_0\ : STD_LOGIC;
  signal init_wait_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal init_wait_done_i_1_n_0 : STD_LOGIC;
  signal init_wait_done_reg_n_0 : STD_LOGIC;
  signal \mmcm_lock_count[7]_i_2_n_0\ : STD_LOGIC;
  signal mmcm_lock_count_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mmcm_lock_i : STD_LOGIC;
  signal mmcm_lock_reclocked : STD_LOGIC;
  signal mmcm_lock_reclocked_i_1_n_0 : STD_LOGIC;
  signal mmcm_lock_reclocked_i_2_n_0 : STD_LOGIC;
  signal \^mmcm_reset\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pll_reset_asserted_i_1_n_0 : STD_LOGIC;
  signal pll_reset_asserted_reg_n_0 : STD_LOGIC;
  signal refclk_stable_count : STD_LOGIC;
  signal \refclk_stable_count[0]_i_3_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_4_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_5_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_6_n_0\ : STD_LOGIC;
  signal \refclk_stable_count[0]_i_7_n_0\ : STD_LOGIC;
  signal refclk_stable_count_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \refclk_stable_count_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \refclk_stable_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal refclk_stable_i_1_n_0 : STD_LOGIC;
  signal refclk_stable_reg_n_0 : STD_LOGIC;
  signal reset_time_out : STD_LOGIC;
  signal reset_time_out_i_3_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_i_1_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_reg_n_0 : STD_LOGIC;
  signal run_phase_alignment_int_s2 : STD_LOGIC;
  signal run_phase_alignment_int_s3 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sync_cplllock_n_0 : STD_LOGIC;
  signal sync_cplllock_n_1 : STD_LOGIC;
  signal sync_mmcm_lock_reclocked_n_0 : STD_LOGIC;
  signal time_out_2ms : STD_LOGIC;
  signal time_out_2ms_i_1_n_0 : STD_LOGIC;
  signal time_out_2ms_i_3_n_0 : STD_LOGIC;
  signal time_out_2ms_i_4_n_0 : STD_LOGIC;
  signal \time_out_2ms_i_5__0_n_0\ : STD_LOGIC;
  signal time_out_2ms_reg_n_0 : STD_LOGIC;
  signal time_out_500us_i_1_n_0 : STD_LOGIC;
  signal time_out_500us_i_2_n_0 : STD_LOGIC;
  signal time_out_500us_i_3_n_0 : STD_LOGIC;
  signal time_out_500us_i_4_n_0 : STD_LOGIC;
  signal time_out_500us_i_5_n_0 : STD_LOGIC;
  signal time_out_500us_reg_n_0 : STD_LOGIC;
  signal time_out_counter : STD_LOGIC;
  signal \time_out_counter[0]_i_3_n_0\ : STD_LOGIC;
  signal time_out_counter_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \time_out_counter_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \time_out_counter_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal time_out_wait_bypass_i_1_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_2_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_3_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_4_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_5_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_i_6_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_reg_n_0 : STD_LOGIC;
  signal time_out_wait_bypass_s2 : STD_LOGIC;
  signal time_out_wait_bypass_s3 : STD_LOGIC;
  signal time_tlock_max_i_1_n_0 : STD_LOGIC;
  signal time_tlock_max_i_2_n_0 : STD_LOGIC;
  signal \time_tlock_max_i_3__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_4__0_n_0\ : STD_LOGIC;
  signal \time_tlock_max_i_5__0_n_0\ : STD_LOGIC;
  signal time_tlock_max_reg_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_i_1_n_0 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s2 : STD_LOGIC;
  signal tx_fsm_reset_done_int_s3 : STD_LOGIC;
  signal tx_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tx_state__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal txresetdone_s2 : STD_LOGIC;
  signal txresetdone_s3 : STD_LOGIC;
  signal \wait_bypass_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \wait_bypass_count[0]_i_4_n_0\ : STD_LOGIC;
  signal wait_bypass_count_reg : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \wait_bypass_count_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_bypass_count_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal wait_time_cnt0 : STD_LOGIC;
  signal \wait_time_cnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[12]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_2_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_4_n_0\ : STD_LOGIC;
  signal \wait_time_cnt[8]_i_5_n_0\ : STD_LOGIC;
  signal wait_time_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \wait_time_cnt_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wait_time_cnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_refclk_stable_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[0]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[1]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[2]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_4\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \FSM_sequential_tx_state[3]_i_8\ : label is "soft_lutpair113";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[0]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[1]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[2]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_tx_state_reg[3]\ : label is "WAIT_FOR_TXOUTCLK:0100,RELEASE_PLL_RESET:0011,WAIT_FOR_PLL_LOCK:0010,ASSERT_ALL_RESETS:0001,INIT:0000,WAIT_RESET_DONE:0111,RESET_FSM_DONE:1001,WAIT_FOR_TXUSRCLK:0110,DO_PHASE_ALIGNMENT:1000,RELEASE_MMCM_RESET:0101";
  attribute SOFT_HLUTNM of gttxreset_i_i_1 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \init_wait_count[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \init_wait_count[1]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \init_wait_count[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \init_wait_count[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \init_wait_count[4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \init_wait_count[6]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \init_wait_count[7]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \mmcm_lock_count[1]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mmcm_lock_count[2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \mmcm_lock_count[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mmcm_lock_count[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mmcm_lock_count[6]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \mmcm_lock_count[7]_i_3\ : label is "soft_lutpair115";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \refclk_stable_count_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of time_out_2ms_i_1 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of time_out_2ms_i_4 : label is "soft_lutpair111";
  attribute ADDER_THRESHOLD of \time_out_counter_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \time_out_counter_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \time_tlock_max_i_3__0\ : label is "soft_lutpair111";
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_bypass_count_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wait_time_cnt_reg[8]_i_1\ : label is 11;
begin
  data_in <= \^data_in\;
  gt0_cpllreset_i <= \^gt0_cpllreset_i\;
  gt0_txuserrdy_i <= \^gt0_txuserrdy_i\;
  mmcm_reset <= \^mmcm_reset\;
CPLL_RESET_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FFFFFF57000000"
    )
        port map (
      I0 => refclk_stable_reg_n_0,
      I1 => gt0_cpllrefclklost_i,
      I2 => pll_reset_asserted_reg_n_0,
      I3 => \FSM_sequential_tx_state[0]_i_2_n_0\,
      I4 => \FSM_sequential_tx_state[3]_i_4_n_0\,
      I5 => \^gt0_cpllreset_i\,
      O => CPLL_RESET_i_1_n_0
    );
CPLL_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => CPLL_RESET_i_1_n_0,
      Q => \^gt0_cpllreset_i\,
      R => pma_reset
    );
\FSM_sequential_tx_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDDD555"
    )
        port map (
      I0 => \FSM_sequential_tx_state[0]_i_2_n_0\,
      I1 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      I2 => time_out_2ms_reg_n_0,
      I3 => tx_state(1),
      I4 => tx_state(2),
      I5 => \FSM_sequential_tx_state[3]_i_6_n_0\,
      O => \tx_state__0\(0)
    );
\FSM_sequential_tx_state[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(3),
      O => \FSM_sequential_tx_state[0]_i_2_n_0\
    );
\FSM_sequential_tx_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F0700"
    )
        port map (
      I0 => \FSM_sequential_tx_state[1]_i_2_n_0\,
      I1 => tx_state(2),
      I2 => tx_state(3),
      I3 => tx_state(0),
      I4 => tx_state(1),
      O => \tx_state__0\(1)
    );
\FSM_sequential_tx_state[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => time_tlock_max_reg_n_0,
      I2 => reset_time_out,
      O => \FSM_sequential_tx_state[1]_i_2_n_0\
    );
\FSM_sequential_tx_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044104455555555"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(2),
      I2 => tx_state(1),
      I3 => tx_state(0),
      I4 => time_out_2ms_reg_n_0,
      I5 => \FSM_sequential_tx_state[2]_i_2_n_0\,
      O => \FSM_sequential_tx_state[2]_i_1_n_0\
    );
\FSM_sequential_tx_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04FF"
    )
        port map (
      I0 => reset_time_out,
      I1 => time_tlock_max_reg_n_0,
      I2 => mmcm_lock_reclocked,
      I3 => tx_state(2),
      I4 => tx_state(1),
      O => \FSM_sequential_tx_state[2]_i_2_n_0\
    );
\FSM_sequential_tx_state[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      I1 => wait_time_cnt_reg(2),
      I2 => wait_time_cnt_reg(8),
      I3 => wait_time_cnt_reg(5),
      O => \FSM_sequential_tx_state[3]_i_10_n_0\
    );
\FSM_sequential_tx_state[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      I1 => wait_time_cnt_reg(9),
      I2 => wait_time_cnt_reg(14),
      I3 => wait_time_cnt_reg(11),
      O => \FSM_sequential_tx_state[3]_i_11_n_0\
    );
\FSM_sequential_tx_state[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      I1 => wait_time_cnt_reg(1),
      I2 => wait_time_cnt_reg(12),
      I3 => wait_time_cnt_reg(3),
      O => \FSM_sequential_tx_state[3]_i_12_n_0\
    );
\FSM_sequential_tx_state[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      I1 => wait_time_cnt_reg(0),
      I2 => wait_time_cnt_reg(6),
      I3 => wait_time_cnt_reg(4),
      O => \FSM_sequential_tx_state[3]_i_13_n_0\
    );
\FSM_sequential_tx_state[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_6_n_0\,
      I1 => time_out_wait_bypass_s3,
      I2 => tx_state(3),
      O => \tx_state__0\(3)
    );
\FSM_sequential_tx_state[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      O => \FSM_sequential_tx_state[3]_i_4_n_0\
    );
\FSM_sequential_tx_state[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_10_n_0\,
      I1 => \FSM_sequential_tx_state[3]_i_11_n_0\,
      I2 => \FSM_sequential_tx_state[3]_i_12_n_0\,
      I3 => \FSM_sequential_tx_state[3]_i_13_n_0\,
      O => \FSM_sequential_tx_state[3]_i_5_n_0\
    );
\FSM_sequential_tx_state[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D0000000"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => reset_time_out,
      I2 => tx_state(2),
      I3 => tx_state(1),
      I4 => tx_state(0),
      I5 => tx_state(3),
      O => \FSM_sequential_tx_state[3]_i_6_n_0\
    );
\FSM_sequential_tx_state[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => reset_time_out,
      I1 => time_tlock_max_reg_n_0,
      O => \FSM_sequential_tx_state[3]_i_8_n_0\
    );
\FSM_sequential_tx_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(0),
      Q => tx_state(0),
      R => pma_reset
    );
\FSM_sequential_tx_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(1),
      Q => tx_state(1),
      R => pma_reset
    );
\FSM_sequential_tx_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \FSM_sequential_tx_state[2]_i_1_n_0\,
      Q => tx_state(2),
      R => pma_reset
    );
\FSM_sequential_tx_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => sync_cplllock_n_1,
      D => \tx_state__0\(3),
      Q => tx_state(3),
      R => pma_reset
    );
MMCM_RESET_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(3),
      I2 => tx_state(0),
      I3 => tx_state(1),
      I4 => \^mmcm_reset\,
      O => MMCM_RESET_i_1_n_0
    );
MMCM_RESET_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => MMCM_RESET_i_1_n_0,
      Q => \^mmcm_reset\,
      R => pma_reset
    );
TXUSERRDY_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0080"
    )
        port map (
      I0 => tx_state(2),
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => \^gt0_txuserrdy_i\,
      O => TXUSERRDY_i_1_n_0
    );
TXUSERRDY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => TXUSERRDY_i_1_n_0,
      Q => \^gt0_txuserrdy_i\,
      R => pma_reset
    );
gttxreset_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFB0002"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(2),
      I2 => tx_state(1),
      I3 => tx_state(3),
      I4 => gt0_gttxreset_t,
      O => gttxreset_i_i_1_n_0
    );
gttxreset_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gttxreset_i_i_1_n_0,
      Q => gt0_gttxreset_t,
      R => pma_reset
    );
gtxe2_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => gt0_gttxreset_t,
      I1 => \^data_in\,
      I2 => gtxe2_i,
      O => gt0_gttxreset_gt
    );
\init_wait_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => init_wait_count_reg(0),
      O => \init_wait_count[0]_i_1_n_0\
    );
\init_wait_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(0),
      O => \p_0_in__0\(1)
    );
\init_wait_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(2),
      I1 => init_wait_count_reg(1),
      I2 => init_wait_count_reg(0),
      O => \p_0_in__0\(2)
    );
\init_wait_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      O => \p_0_in__0\(3)
    );
\init_wait_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => init_wait_count_reg(4),
      I1 => init_wait_count_reg(2),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(0),
      I4 => init_wait_count_reg(3),
      O => \p_0_in__0\(4)
    );
\init_wait_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => init_wait_count_reg(3),
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(1),
      I3 => init_wait_count_reg(2),
      I4 => init_wait_count_reg(4),
      I5 => init_wait_count_reg(5),
      O => \p_0_in__0\(5)
    );
\init_wait_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => init_wait_count_reg(6),
      I1 => \init_wait_count[7]_i_4_n_0\,
      O => \p_0_in__0\(6)
    );
\init_wait_count[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(6),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(3),
      O => init_wait_count
    );
\init_wait_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => init_wait_count_reg(7),
      I1 => \init_wait_count[7]_i_4_n_0\,
      I2 => init_wait_count_reg(6),
      O => \p_0_in__0\(7)
    );
\init_wait_count[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => init_wait_count_reg(1),
      I1 => init_wait_count_reg(7),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(4),
      O => \init_wait_count[7]_i_3_n_0\
    );
\init_wait_count[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => init_wait_count_reg(5),
      I1 => init_wait_count_reg(4),
      I2 => init_wait_count_reg(2),
      I3 => init_wait_count_reg(1),
      I4 => init_wait_count_reg(0),
      I5 => init_wait_count_reg(3),
      O => \init_wait_count[7]_i_4_n_0\
    );
\init_wait_count_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \init_wait_count[0]_i_1_n_0\,
      Q => init_wait_count_reg(0)
    );
\init_wait_count_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__0\(1),
      Q => init_wait_count_reg(1)
    );
\init_wait_count_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__0\(2),
      Q => init_wait_count_reg(2)
    );
\init_wait_count_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__0\(3),
      Q => init_wait_count_reg(3)
    );
\init_wait_count_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__0\(4),
      Q => init_wait_count_reg(4)
    );
\init_wait_count_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__0\(5),
      Q => init_wait_count_reg(5)
    );
\init_wait_count_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__0\(6),
      Q => init_wait_count_reg(6)
    );
\init_wait_count_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => init_wait_count,
      CLR => pma_reset,
      D => \p_0_in__0\(7),
      Q => init_wait_count_reg(7)
    );
init_wait_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \init_wait_count[7]_i_3_n_0\,
      I1 => init_wait_count_reg(0),
      I2 => init_wait_count_reg(6),
      I3 => init_wait_count_reg(5),
      I4 => init_wait_count_reg(3),
      I5 => init_wait_done_reg_n_0,
      O => init_wait_done_i_1_n_0
    );
init_wait_done_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      CLR => pma_reset,
      D => init_wait_done_i_1_n_0,
      Q => init_wait_done_reg_n_0
    );
\mmcm_lock_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      O => \p_0_in__1\(0)
    );
\mmcm_lock_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(0),
      I1 => mmcm_lock_count_reg(1),
      O => \p_0_in__1\(1)
    );
\mmcm_lock_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(2),
      I1 => mmcm_lock_count_reg(0),
      I2 => mmcm_lock_count_reg(1),
      O => \p_0_in__1\(2)
    );
\mmcm_lock_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      O => \p_0_in__1\(3)
    );
\mmcm_lock_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => mmcm_lock_count_reg(4),
      I1 => mmcm_lock_count_reg(2),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(1),
      I4 => mmcm_lock_count_reg(3),
      O => \p_0_in__1\(4)
    );
\mmcm_lock_count[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(3),
      I1 => mmcm_lock_count_reg(1),
      I2 => mmcm_lock_count_reg(0),
      I3 => mmcm_lock_count_reg(2),
      I4 => mmcm_lock_count_reg(4),
      I5 => mmcm_lock_count_reg(5),
      O => \p_0_in__1\(5)
    );
\mmcm_lock_count[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => mmcm_lock_reclocked_i_2_n_0,
      O => \p_0_in__1\(6)
    );
\mmcm_lock_count[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => mmcm_lock_count_reg(6),
      I1 => mmcm_lock_reclocked_i_2_n_0,
      I2 => mmcm_lock_count_reg(7),
      O => \mmcm_lock_count[7]_i_2_n_0\
    );
\mmcm_lock_count[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => mmcm_lock_count_reg(7),
      I1 => mmcm_lock_reclocked_i_2_n_0,
      I2 => mmcm_lock_count_reg(6),
      O => \p_0_in__1\(7)
    );
\mmcm_lock_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(0),
      Q => mmcm_lock_count_reg(0),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(1),
      Q => mmcm_lock_count_reg(1),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(2),
      Q => mmcm_lock_count_reg(2),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(3),
      Q => mmcm_lock_count_reg(3),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(4),
      Q => mmcm_lock_count_reg(4),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(5),
      Q => mmcm_lock_count_reg(5),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(6),
      Q => mmcm_lock_count_reg(6),
      R => sync_mmcm_lock_reclocked_n_0
    );
\mmcm_lock_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => \mmcm_lock_count[7]_i_2_n_0\,
      D => \p_0_in__1\(7),
      Q => mmcm_lock_count_reg(7),
      R => sync_mmcm_lock_reclocked_n_0
    );
mmcm_lock_reclocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA0000"
    )
        port map (
      I0 => mmcm_lock_reclocked,
      I1 => mmcm_lock_count_reg(7),
      I2 => mmcm_lock_reclocked_i_2_n_0,
      I3 => mmcm_lock_count_reg(6),
      I4 => mmcm_lock_i,
      O => mmcm_lock_reclocked_i_1_n_0
    );
mmcm_lock_reclocked_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => mmcm_lock_count_reg(5),
      I1 => mmcm_lock_count_reg(4),
      I2 => mmcm_lock_count_reg(2),
      I3 => mmcm_lock_count_reg(0),
      I4 => mmcm_lock_count_reg(1),
      I5 => mmcm_lock_count_reg(3),
      O => mmcm_lock_reclocked_i_2_n_0
    );
mmcm_lock_reclocked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => mmcm_lock_reclocked_i_1_n_0,
      Q => mmcm_lock_reclocked,
      R => '0'
    );
pll_reset_asserted_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF3F00000020"
    )
        port map (
      I0 => CPLL_RESET0,
      I1 => tx_state(1),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => tx_state(2),
      I5 => pll_reset_asserted_reg_n_0,
      O => pll_reset_asserted_i_1_n_0
    );
pll_reset_asserted_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"57"
    )
        port map (
      I0 => refclk_stable_reg_n_0,
      I1 => gt0_cpllrefclklost_i,
      I2 => pll_reset_asserted_reg_n_0,
      O => CPLL_RESET0
    );
pll_reset_asserted_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pll_reset_asserted_i_1_n_0,
      Q => pll_reset_asserted_reg_n_0,
      R => pma_reset
    );
\refclk_stable_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \refclk_stable_count[0]_i_3_n_0\,
      I1 => refclk_stable_count_reg(3),
      I2 => refclk_stable_count_reg(13),
      I3 => refclk_stable_count_reg(11),
      I4 => refclk_stable_count_reg(18),
      I5 => \refclk_stable_count[0]_i_4_n_0\,
      O => refclk_stable_count
    );
\refclk_stable_count[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => refclk_stable_count_reg(2),
      I1 => refclk_stable_count_reg(17),
      I2 => refclk_stable_count_reg(12),
      I3 => refclk_stable_count_reg(16),
      I4 => \refclk_stable_count[0]_i_6_n_0\,
      I5 => \refclk_stable_count[0]_i_7_n_0\,
      O => \refclk_stable_count[0]_i_3_n_0\
    );
\refclk_stable_count[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => refclk_stable_count_reg(19),
      I1 => refclk_stable_count_reg(4),
      I2 => refclk_stable_count_reg(15),
      I3 => refclk_stable_count_reg(0),
      O => \refclk_stable_count[0]_i_4_n_0\
    );
\refclk_stable_count[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_stable_count_reg(0),
      O => \refclk_stable_count[0]_i_5_n_0\
    );
\refclk_stable_count[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => refclk_stable_count_reg(9),
      I1 => refclk_stable_count_reg(10),
      I2 => refclk_stable_count_reg(8),
      I3 => refclk_stable_count_reg(6),
      O => \refclk_stable_count[0]_i_6_n_0\
    );
\refclk_stable_count[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => refclk_stable_count_reg(7),
      I1 => refclk_stable_count_reg(5),
      I2 => refclk_stable_count_reg(14),
      I3 => refclk_stable_count_reg(1),
      O => \refclk_stable_count[0]_i_7_n_0\
    );
\refclk_stable_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_7\,
      Q => refclk_stable_count_reg(0),
      R => '0'
    );
\refclk_stable_count_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \refclk_stable_count_reg[0]_i_2_n_0\,
      CO(2) => \refclk_stable_count_reg[0]_i_2_n_1\,
      CO(1) => \refclk_stable_count_reg[0]_i_2_n_2\,
      CO(0) => \refclk_stable_count_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \refclk_stable_count_reg[0]_i_2_n_4\,
      O(2) => \refclk_stable_count_reg[0]_i_2_n_5\,
      O(1) => \refclk_stable_count_reg[0]_i_2_n_6\,
      O(0) => \refclk_stable_count_reg[0]_i_2_n_7\,
      S(3 downto 1) => refclk_stable_count_reg(3 downto 1),
      S(0) => \refclk_stable_count[0]_i_5_n_0\
    );
\refclk_stable_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_5\,
      Q => refclk_stable_count_reg(10),
      R => '0'
    );
\refclk_stable_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_4\,
      Q => refclk_stable_count_reg(11),
      R => '0'
    );
\refclk_stable_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_7\,
      Q => refclk_stable_count_reg(12),
      R => '0'
    );
\refclk_stable_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[8]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[12]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[12]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[12]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[12]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[12]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[12]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(15 downto 12)
    );
\refclk_stable_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_6\,
      Q => refclk_stable_count_reg(13),
      R => '0'
    );
\refclk_stable_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_5\,
      Q => refclk_stable_count_reg(14),
      R => '0'
    );
\refclk_stable_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[12]_i_1_n_4\,
      Q => refclk_stable_count_reg(15),
      R => '0'
    );
\refclk_stable_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_7\,
      Q => refclk_stable_count_reg(16),
      R => '0'
    );
\refclk_stable_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[12]_i_1_n_0\,
      CO(3) => \NLW_refclk_stable_count_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \refclk_stable_count_reg[16]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[16]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[16]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[16]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[16]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[16]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(19 downto 16)
    );
\refclk_stable_count_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_6\,
      Q => refclk_stable_count_reg(17),
      R => '0'
    );
\refclk_stable_count_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_5\,
      Q => refclk_stable_count_reg(18),
      R => '0'
    );
\refclk_stable_count_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[16]_i_1_n_4\,
      Q => refclk_stable_count_reg(19),
      R => '0'
    );
\refclk_stable_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_6\,
      Q => refclk_stable_count_reg(1),
      R => '0'
    );
\refclk_stable_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_5\,
      Q => refclk_stable_count_reg(2),
      R => '0'
    );
\refclk_stable_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[0]_i_2_n_4\,
      Q => refclk_stable_count_reg(3),
      R => '0'
    );
\refclk_stable_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_7\,
      Q => refclk_stable_count_reg(4),
      R => '0'
    );
\refclk_stable_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[0]_i_2_n_0\,
      CO(3) => \refclk_stable_count_reg[4]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[4]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[4]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[4]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[4]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[4]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(7 downto 4)
    );
\refclk_stable_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_6\,
      Q => refclk_stable_count_reg(5),
      R => '0'
    );
\refclk_stable_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_5\,
      Q => refclk_stable_count_reg(6),
      R => '0'
    );
\refclk_stable_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[4]_i_1_n_4\,
      Q => refclk_stable_count_reg(7),
      R => '0'
    );
\refclk_stable_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_7\,
      Q => refclk_stable_count_reg(8),
      R => '0'
    );
\refclk_stable_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \refclk_stable_count_reg[4]_i_1_n_0\,
      CO(3) => \refclk_stable_count_reg[8]_i_1_n_0\,
      CO(2) => \refclk_stable_count_reg[8]_i_1_n_1\,
      CO(1) => \refclk_stable_count_reg[8]_i_1_n_2\,
      CO(0) => \refclk_stable_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \refclk_stable_count_reg[8]_i_1_n_4\,
      O(2) => \refclk_stable_count_reg[8]_i_1_n_5\,
      O(1) => \refclk_stable_count_reg[8]_i_1_n_6\,
      O(0) => \refclk_stable_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => refclk_stable_count_reg(11 downto 8)
    );
\refclk_stable_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => refclk_stable_count,
      D => \refclk_stable_count_reg[8]_i_1_n_6\,
      Q => refclk_stable_count_reg(9),
      R => '0'
    );
refclk_stable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \refclk_stable_count[0]_i_4_n_0\,
      I1 => refclk_stable_count_reg(18),
      I2 => refclk_stable_count_reg(11),
      I3 => refclk_stable_count_reg(13),
      I4 => refclk_stable_count_reg(3),
      I5 => \refclk_stable_count[0]_i_3_n_0\,
      O => refclk_stable_i_1_n_0
    );
refclk_stable_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => refclk_stable_i_1_n_0,
      Q => refclk_stable_reg_n_0,
      R => '0'
    );
reset_time_out_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B833"
    )
        port map (
      I0 => txresetdone_s3,
      I1 => tx_state(1),
      I2 => mmcm_lock_reclocked,
      I3 => tx_state(2),
      O => reset_time_out_i_3_n_0
    );
reset_time_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => sync_cplllock_n_0,
      Q => reset_time_out,
      R => pma_reset
    );
run_phase_alignment_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0100"
    )
        port map (
      I0 => tx_state(1),
      I1 => tx_state(2),
      I2 => tx_state(0),
      I3 => tx_state(3),
      I4 => run_phase_alignment_int_reg_n_0,
      O => run_phase_alignment_int_i_1_n_0
    );
run_phase_alignment_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => run_phase_alignment_int_i_1_n_0,
      Q => run_phase_alignment_int_reg_n_0,
      R => pma_reset
    );
run_phase_alignment_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => run_phase_alignment_int_s2,
      Q => run_phase_alignment_int_s3,
      R => '0'
    );
sync_TXRESETDONE: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_18
     port map (
      data_out => txresetdone_s2,
      data_sync_reg1_0 => data_sync_reg1,
      independent_clock_bufg => independent_clock_bufg
    );
sync_cplllock: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_19
     port map (
      E(0) => sync_cplllock_n_1,
      \FSM_sequential_tx_state[3]_i_3_0\ => pll_reset_asserted_reg_n_0,
      \FSM_sequential_tx_state[3]_i_3_1\ => refclk_stable_reg_n_0,
      \FSM_sequential_tx_state[3]_i_3_2\ => time_out_500us_reg_n_0,
      \FSM_sequential_tx_state[3]_i_3_3\ => time_out_2ms_reg_n_0,
      \FSM_sequential_tx_state_reg[0]\ => init_wait_done_reg_n_0,
      \FSM_sequential_tx_state_reg[0]_0\ => \FSM_sequential_tx_state[3]_i_4_n_0\,
      \FSM_sequential_tx_state_reg[0]_1\ => \FSM_sequential_tx_state[3]_i_5_n_0\,
      \FSM_sequential_tx_state_reg[0]_2\ => \FSM_sequential_tx_state[3]_i_8_n_0\,
      \FSM_sequential_tx_state_reg[3]\ => sync_cplllock_n_0,
      Q(3 downto 0) => tx_state(3 downto 0),
      cplllock => cplllock,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_lock_reclocked => mmcm_lock_reclocked,
      reset_time_out => reset_time_out,
      reset_time_out_reg => reset_time_out_i_3_n_0,
      txresetdone_s3 => txresetdone_s3
    );
sync_mmcm_lock_reclocked: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_20
     port map (
      SR(0) => sync_mmcm_lock_reclocked_n_0,
      data_out => mmcm_lock_i,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked
    );
sync_run_phase_alignment_int: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_21
     port map (
      data_in => run_phase_alignment_int_reg_n_0,
      data_out => run_phase_alignment_int_s2,
      userclk => userclk
    );
sync_time_out_wait_bypass: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_22
     port map (
      data_in => time_out_wait_bypass_reg_n_0,
      data_out => time_out_wait_bypass_s2,
      independent_clock_bufg => independent_clock_bufg
    );
sync_tx_fsm_reset_done_int: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_23
     port map (
      data_in => \^data_in\,
      data_out => tx_fsm_reset_done_int_s2,
      userclk => userclk
    );
time_out_2ms_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => time_out_2ms_reg_n_0,
      I1 => time_out_2ms,
      I2 => reset_time_out,
      O => time_out_2ms_i_1_n_0
    );
\time_out_2ms_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => time_out_2ms_i_3_n_0,
      I1 => time_out_2ms_i_4_n_0,
      I2 => time_out_500us_i_3_n_0,
      I3 => \time_out_2ms_i_5__0_n_0\,
      I4 => time_out_500us_i_4_n_0,
      O => time_out_2ms
    );
time_out_2ms_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(1),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(0),
      O => time_out_2ms_i_3_n_0
    );
time_out_2ms_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => time_out_counter_reg(17),
      I1 => time_out_counter_reg(3),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(18),
      O => time_out_2ms_i_4_n_0
    );
\time_out_2ms_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(5),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(4),
      I5 => time_out_counter_reg(10),
      O => \time_out_2ms_i_5__0_n_0\
    );
time_out_2ms_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_2ms_i_1_n_0,
      Q => time_out_2ms_reg_n_0,
      R => '0'
    );
time_out_500us_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAABAAA"
    )
        port map (
      I0 => time_out_500us_reg_n_0,
      I1 => time_out_500us_i_2_n_0,
      I2 => time_out_500us_i_3_n_0,
      I3 => time_tlock_max_i_2_n_0,
      I4 => time_out_500us_i_4_n_0,
      I5 => reset_time_out,
      O => time_out_500us_i_1_n_0
    );
time_out_500us_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF7"
    )
        port map (
      I0 => time_out_counter_reg(16),
      I1 => time_out_counter_reg(15),
      I2 => time_out_counter_reg(17),
      I3 => time_out_counter_reg(18),
      I4 => time_out_counter_reg(11),
      I5 => time_out_500us_i_5_n_0,
      O => time_out_500us_i_2_n_0
    );
time_out_500us_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => time_out_counter_reg(12),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(14),
      O => time_out_500us_i_3_n_0
    );
time_out_500us_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => time_out_counter_reg(8),
      I1 => time_out_counter_reg(13),
      I2 => time_out_counter_reg(14),
      I3 => time_out_counter_reg(7),
      I4 => time_out_counter_reg(6),
      O => time_out_500us_i_4_n_0
    );
time_out_500us_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => time_out_counter_reg(10),
      I1 => time_out_counter_reg(9),
      O => time_out_500us_i_5_n_0
    );
time_out_500us_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_500us_i_1_n_0,
      Q => time_out_500us_reg_n_0,
      R => '0'
    );
\time_out_counter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_2ms,
      O => time_out_counter
    );
\time_out_counter[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => time_out_counter_reg(0),
      O => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_7\,
      Q => time_out_counter_reg(0),
      R => reset_time_out
    );
\time_out_counter_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \time_out_counter_reg[0]_i_2_n_0\,
      CO(2) => \time_out_counter_reg[0]_i_2_n_1\,
      CO(1) => \time_out_counter_reg[0]_i_2_n_2\,
      CO(0) => \time_out_counter_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \time_out_counter_reg[0]_i_2_n_4\,
      O(2) => \time_out_counter_reg[0]_i_2_n_5\,
      O(1) => \time_out_counter_reg[0]_i_2_n_6\,
      O(0) => \time_out_counter_reg[0]_i_2_n_7\,
      S(3 downto 1) => time_out_counter_reg(3 downto 1),
      S(0) => \time_out_counter[0]_i_3_n_0\
    );
\time_out_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_5\,
      Q => time_out_counter_reg(10),
      R => reset_time_out
    );
\time_out_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_4\,
      Q => time_out_counter_reg(11),
      R => reset_time_out
    );
\time_out_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_7\,
      Q => time_out_counter_reg(12),
      R => reset_time_out
    );
\time_out_counter_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[8]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[12]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[12]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[12]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[12]_i_1_n_4\,
      O(2) => \time_out_counter_reg[12]_i_1_n_5\,
      O(1) => \time_out_counter_reg[12]_i_1_n_6\,
      O(0) => \time_out_counter_reg[12]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(15 downto 12)
    );
\time_out_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_6\,
      Q => time_out_counter_reg(13),
      R => reset_time_out
    );
\time_out_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_5\,
      Q => time_out_counter_reg(14),
      R => reset_time_out
    );
\time_out_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[12]_i_1_n_4\,
      Q => time_out_counter_reg(15),
      R => reset_time_out
    );
\time_out_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_7\,
      Q => time_out_counter_reg(16),
      R => reset_time_out
    );
\time_out_counter_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_time_out_counter_reg[16]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \time_out_counter_reg[16]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_time_out_counter_reg[16]_i_1_O_UNCONNECTED\(3),
      O(2) => \time_out_counter_reg[16]_i_1_n_5\,
      O(1) => \time_out_counter_reg[16]_i_1_n_6\,
      O(0) => \time_out_counter_reg[16]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => time_out_counter_reg(18 downto 16)
    );
\time_out_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_6\,
      Q => time_out_counter_reg(17),
      R => reset_time_out
    );
\time_out_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[16]_i_1_n_5\,
      Q => time_out_counter_reg(18),
      R => reset_time_out
    );
\time_out_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_6\,
      Q => time_out_counter_reg(1),
      R => reset_time_out
    );
\time_out_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_5\,
      Q => time_out_counter_reg(2),
      R => reset_time_out
    );
\time_out_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[0]_i_2_n_4\,
      Q => time_out_counter_reg(3),
      R => reset_time_out
    );
\time_out_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_7\,
      Q => time_out_counter_reg(4),
      R => reset_time_out
    );
\time_out_counter_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[0]_i_2_n_0\,
      CO(3) => \time_out_counter_reg[4]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[4]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[4]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[4]_i_1_n_4\,
      O(2) => \time_out_counter_reg[4]_i_1_n_5\,
      O(1) => \time_out_counter_reg[4]_i_1_n_6\,
      O(0) => \time_out_counter_reg[4]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(7 downto 4)
    );
\time_out_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_6\,
      Q => time_out_counter_reg(5),
      R => reset_time_out
    );
\time_out_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_5\,
      Q => time_out_counter_reg(6),
      R => reset_time_out
    );
\time_out_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[4]_i_1_n_4\,
      Q => time_out_counter_reg(7),
      R => reset_time_out
    );
\time_out_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_7\,
      Q => time_out_counter_reg(8),
      R => reset_time_out
    );
\time_out_counter_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \time_out_counter_reg[4]_i_1_n_0\,
      CO(3) => \time_out_counter_reg[8]_i_1_n_0\,
      CO(2) => \time_out_counter_reg[8]_i_1_n_1\,
      CO(1) => \time_out_counter_reg[8]_i_1_n_2\,
      CO(0) => \time_out_counter_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \time_out_counter_reg[8]_i_1_n_4\,
      O(2) => \time_out_counter_reg[8]_i_1_n_5\,
      O(1) => \time_out_counter_reg[8]_i_1_n_6\,
      O(0) => \time_out_counter_reg[8]_i_1_n_7\,
      S(3 downto 0) => time_out_counter_reg(11 downto 8)
    );
\time_out_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => time_out_counter,
      D => \time_out_counter_reg[8]_i_1_n_6\,
      Q => time_out_counter_reg(9),
      R => reset_time_out
    );
time_out_wait_bypass_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => time_out_wait_bypass_reg_n_0,
      I1 => time_out_wait_bypass_i_2_n_0,
      I2 => tx_fsm_reset_done_int_s3,
      I3 => run_phase_alignment_int_s3,
      O => time_out_wait_bypass_i_1_n_0
    );
time_out_wait_bypass_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => time_out_wait_bypass_i_3_n_0,
      I1 => time_out_wait_bypass_i_4_n_0,
      I2 => time_out_wait_bypass_i_5_n_0,
      I3 => time_out_wait_bypass_i_6_n_0,
      O => time_out_wait_bypass_i_2_n_0
    );
time_out_wait_bypass_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => wait_bypass_count_reg(4),
      I1 => wait_bypass_count_reg(3),
      I2 => wait_bypass_count_reg(6),
      I3 => wait_bypass_count_reg(5),
      O => time_out_wait_bypass_i_3_n_0
    );
time_out_wait_bypass_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      I1 => wait_bypass_count_reg(15),
      I2 => wait_bypass_count_reg(16),
      I3 => wait_bypass_count_reg(2),
      I4 => wait_bypass_count_reg(1),
      O => time_out_wait_bypass_i_4_n_0
    );
time_out_wait_bypass_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(12),
      I1 => wait_bypass_count_reg(11),
      I2 => wait_bypass_count_reg(14),
      I3 => wait_bypass_count_reg(13),
      O => time_out_wait_bypass_i_5_n_0
    );
time_out_wait_bypass_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => wait_bypass_count_reg(7),
      I1 => wait_bypass_count_reg(8),
      I2 => wait_bypass_count_reg(9),
      I3 => wait_bypass_count_reg(10),
      O => time_out_wait_bypass_i_6_n_0
    );
time_out_wait_bypass_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => time_out_wait_bypass_i_1_n_0,
      Q => time_out_wait_bypass_reg_n_0,
      R => '0'
    );
time_out_wait_bypass_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_out_wait_bypass_s2,
      Q => time_out_wait_bypass_s3,
      R => '0'
    );
time_tlock_max_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAAAE"
    )
        port map (
      I0 => time_tlock_max_reg_n_0,
      I1 => time_tlock_max_i_2_n_0,
      I2 => \time_tlock_max_i_3__0_n_0\,
      I3 => \time_tlock_max_i_4__0_n_0\,
      I4 => \time_tlock_max_i_5__0_n_0\,
      I5 => reset_time_out,
      O => time_tlock_max_i_1_n_0
    );
time_tlock_max_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => time_out_counter_reg(0),
      I1 => time_out_counter_reg(2),
      I2 => time_out_counter_reg(1),
      I3 => time_out_counter_reg(4),
      I4 => time_out_counter_reg(5),
      I5 => time_out_counter_reg(3),
      O => time_tlock_max_i_2_n_0
    );
\time_tlock_max_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => time_out_counter_reg(18),
      I1 => time_out_counter_reg(12),
      I2 => time_out_counter_reg(17),
      O => \time_tlock_max_i_3__0_n_0\
    );
\time_tlock_max_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => time_out_counter_reg(14),
      I1 => time_out_counter_reg(6),
      I2 => time_out_counter_reg(11),
      I3 => time_out_counter_reg(7),
      O => \time_tlock_max_i_4__0_n_0\
    );
\time_tlock_max_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => time_out_counter_reg(15),
      I1 => time_out_counter_reg(16),
      I2 => time_out_counter_reg(10),
      I3 => time_out_counter_reg(9),
      I4 => time_out_counter_reg(13),
      I5 => time_out_counter_reg(8),
      O => \time_tlock_max_i_5__0_n_0\
    );
time_tlock_max_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => time_tlock_max_i_1_n_0,
      Q => time_tlock_max_reg_n_0,
      R => '0'
    );
tx_fsm_reset_done_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => tx_state(0),
      I1 => tx_state(1),
      I2 => tx_state(2),
      I3 => tx_state(3),
      I4 => \^data_in\,
      O => tx_fsm_reset_done_int_i_1_n_0
    );
tx_fsm_reset_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => tx_fsm_reset_done_int_i_1_n_0,
      Q => \^data_in\,
      R => pma_reset
    );
tx_fsm_reset_done_int_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => tx_fsm_reset_done_int_s2,
      Q => tx_fsm_reset_done_int_s3,
      R => '0'
    );
txresetdone_s3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => txresetdone_s2,
      Q => txresetdone_s3,
      R => '0'
    );
\wait_bypass_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => run_phase_alignment_int_s3,
      O => clear
    );
\wait_bypass_count[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => time_out_wait_bypass_i_2_n_0,
      I1 => tx_fsm_reset_done_int_s3,
      O => \wait_bypass_count[0]_i_2_n_0\
    );
\wait_bypass_count[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_bypass_count_reg(0),
      O => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_7\,
      Q => wait_bypass_count_reg(0),
      R => clear
    );
\wait_bypass_count_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(2) => \wait_bypass_count_reg[0]_i_3_n_1\,
      CO(1) => \wait_bypass_count_reg[0]_i_3_n_2\,
      CO(0) => \wait_bypass_count_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wait_bypass_count_reg[0]_i_3_n_4\,
      O(2) => \wait_bypass_count_reg[0]_i_3_n_5\,
      O(1) => \wait_bypass_count_reg[0]_i_3_n_6\,
      O(0) => \wait_bypass_count_reg[0]_i_3_n_7\,
      S(3 downto 1) => wait_bypass_count_reg(3 downto 1),
      S(0) => \wait_bypass_count[0]_i_4_n_0\
    );
\wait_bypass_count_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_5\,
      Q => wait_bypass_count_reg(10),
      R => clear
    );
\wait_bypass_count_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_4\,
      Q => wait_bypass_count_reg(11),
      R => clear
    );
\wait_bypass_count_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_7\,
      Q => wait_bypass_count_reg(12),
      R => clear
    );
\wait_bypass_count_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[12]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[12]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[12]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[12]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[12]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[12]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(15 downto 12)
    );
\wait_bypass_count_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_6\,
      Q => wait_bypass_count_reg(13),
      R => clear
    );
\wait_bypass_count_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_5\,
      Q => wait_bypass_count_reg(14),
      R => clear
    );
\wait_bypass_count_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[12]_i_1_n_4\,
      Q => wait_bypass_count_reg(15),
      R => clear
    );
\wait_bypass_count_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[16]_i_1_n_7\,
      Q => wait_bypass_count_reg(16),
      R => clear
    );
\wait_bypass_count_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[12]_i_1_n_0\,
      CO(3 downto 0) => \NLW_wait_bypass_count_reg[16]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_wait_bypass_count_reg[16]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \wait_bypass_count_reg[16]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => wait_bypass_count_reg(16)
    );
\wait_bypass_count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_6\,
      Q => wait_bypass_count_reg(1),
      R => clear
    );
\wait_bypass_count_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_5\,
      Q => wait_bypass_count_reg(2),
      R => clear
    );
\wait_bypass_count_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[0]_i_3_n_4\,
      Q => wait_bypass_count_reg(3),
      R => clear
    );
\wait_bypass_count_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_7\,
      Q => wait_bypass_count_reg(4),
      R => clear
    );
\wait_bypass_count_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[0]_i_3_n_0\,
      CO(3) => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[4]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[4]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[4]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[4]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[4]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[4]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(7 downto 4)
    );
\wait_bypass_count_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_6\,
      Q => wait_bypass_count_reg(5),
      R => clear
    );
\wait_bypass_count_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_5\,
      Q => wait_bypass_count_reg(6),
      R => clear
    );
\wait_bypass_count_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[4]_i_1_n_4\,
      Q => wait_bypass_count_reg(7),
      R => clear
    );
\wait_bypass_count_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_7\,
      Q => wait_bypass_count_reg(8),
      R => clear
    );
\wait_bypass_count_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_bypass_count_reg[4]_i_1_n_0\,
      CO(3) => \wait_bypass_count_reg[8]_i_1_n_0\,
      CO(2) => \wait_bypass_count_reg[8]_i_1_n_1\,
      CO(1) => \wait_bypass_count_reg[8]_i_1_n_2\,
      CO(0) => \wait_bypass_count_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wait_bypass_count_reg[8]_i_1_n_4\,
      O(2) => \wait_bypass_count_reg[8]_i_1_n_5\,
      O(1) => \wait_bypass_count_reg[8]_i_1_n_6\,
      O(0) => \wait_bypass_count_reg[8]_i_1_n_7\,
      S(3 downto 0) => wait_bypass_count_reg(11 downto 8)
    );
\wait_bypass_count_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => \wait_bypass_count[0]_i_2_n_0\,
      D => \wait_bypass_count_reg[8]_i_1_n_6\,
      Q => wait_bypass_count_reg(9),
      R => clear
    );
\wait_time_cnt[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => tx_state(3),
      I1 => tx_state(0),
      I2 => tx_state(1),
      I3 => tx_state(2),
      O => wait_time_cnt0
    );
\wait_time_cnt[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_sequential_tx_state[3]_i_5_n_0\,
      O => sel
    );
\wait_time_cnt[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(3),
      O => \wait_time_cnt[0]_i_4_n_0\
    );
\wait_time_cnt[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(2),
      O => \wait_time_cnt[0]_i_5_n_0\
    );
\wait_time_cnt[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(1),
      O => \wait_time_cnt[0]_i_6_n_0\
    );
\wait_time_cnt[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(0),
      O => \wait_time_cnt[0]_i_7_n_0\
    );
\wait_time_cnt[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(15),
      O => \wait_time_cnt[12]_i_2_n_0\
    );
\wait_time_cnt[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(14),
      O => \wait_time_cnt[12]_i_3_n_0\
    );
\wait_time_cnt[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(13),
      O => \wait_time_cnt[12]_i_4_n_0\
    );
\wait_time_cnt[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(12),
      O => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(7),
      O => \wait_time_cnt[4]_i_2_n_0\
    );
\wait_time_cnt[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(6),
      O => \wait_time_cnt[4]_i_3_n_0\
    );
\wait_time_cnt[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(5),
      O => \wait_time_cnt[4]_i_4_n_0\
    );
\wait_time_cnt[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(4),
      O => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(11),
      O => \wait_time_cnt[8]_i_2_n_0\
    );
\wait_time_cnt[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(10),
      O => \wait_time_cnt[8]_i_3_n_0\
    );
\wait_time_cnt[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(9),
      O => \wait_time_cnt[8]_i_4_n_0\
    );
\wait_time_cnt[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wait_time_cnt_reg(8),
      O => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_7\,
      Q => wait_time_cnt_reg(0),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(2) => \wait_time_cnt_reg[0]_i_3_n_1\,
      CO(1) => \wait_time_cnt_reg[0]_i_3_n_2\,
      CO(0) => \wait_time_cnt_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[0]_i_3_n_4\,
      O(2) => \wait_time_cnt_reg[0]_i_3_n_5\,
      O(1) => \wait_time_cnt_reg[0]_i_3_n_6\,
      O(0) => \wait_time_cnt_reg[0]_i_3_n_7\,
      S(3) => \wait_time_cnt[0]_i_4_n_0\,
      S(2) => \wait_time_cnt[0]_i_5_n_0\,
      S(1) => \wait_time_cnt[0]_i_6_n_0\,
      S(0) => \wait_time_cnt[0]_i_7_n_0\
    );
\wait_time_cnt_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_5\,
      Q => wait_time_cnt_reg(10),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_4\,
      Q => wait_time_cnt_reg(11),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_7\,
      Q => wait_time_cnt_reg(12),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(3) => \NLW_wait_time_cnt_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \wait_time_cnt_reg[12]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[12]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3) => \wait_time_cnt_reg[12]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[12]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[12]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[12]_i_1_n_7\,
      S(3) => \wait_time_cnt[12]_i_2_n_0\,
      S(2) => \wait_time_cnt[12]_i_3_n_0\,
      S(1) => \wait_time_cnt[12]_i_4_n_0\,
      S(0) => \wait_time_cnt[12]_i_5_n_0\
    );
\wait_time_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_6\,
      Q => wait_time_cnt_reg(13),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_5\,
      Q => wait_time_cnt_reg(14),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[12]_i_1_n_4\,
      Q => wait_time_cnt_reg(15),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_6\,
      Q => wait_time_cnt_reg(1),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_5\,
      Q => wait_time_cnt_reg(2),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[0]_i_3_n_4\,
      Q => wait_time_cnt_reg(3),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_7\,
      Q => wait_time_cnt_reg(4),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[0]_i_3_n_0\,
      CO(3) => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[4]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[4]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[4]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[4]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[4]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[4]_i_1_n_7\,
      S(3) => \wait_time_cnt[4]_i_2_n_0\,
      S(2) => \wait_time_cnt[4]_i_3_n_0\,
      S(1) => \wait_time_cnt[4]_i_4_n_0\,
      S(0) => \wait_time_cnt[4]_i_5_n_0\
    );
\wait_time_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_6\,
      Q => wait_time_cnt_reg(5),
      R => wait_time_cnt0
    );
\wait_time_cnt_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_5\,
      Q => wait_time_cnt_reg(6),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[4]_i_1_n_4\,
      Q => wait_time_cnt_reg(7),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_7\,
      Q => wait_time_cnt_reg(8),
      S => wait_time_cnt0
    );
\wait_time_cnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wait_time_cnt_reg[4]_i_1_n_0\,
      CO(3) => \wait_time_cnt_reg[8]_i_1_n_0\,
      CO(2) => \wait_time_cnt_reg[8]_i_1_n_1\,
      CO(1) => \wait_time_cnt_reg[8]_i_1_n_2\,
      CO(0) => \wait_time_cnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3) => \wait_time_cnt_reg[8]_i_1_n_4\,
      O(2) => \wait_time_cnt_reg[8]_i_1_n_5\,
      O(1) => \wait_time_cnt_reg[8]_i_1_n_6\,
      O(0) => \wait_time_cnt_reg[8]_i_1_n_7\,
      S(3) => \wait_time_cnt[8]_i_2_n_0\,
      S(2) => \wait_time_cnt[8]_i_3_n_0\,
      S(1) => \wait_time_cnt[8]_i_4_n_0\,
      S(0) => \wait_time_cnt[8]_i_5_n_0\
    );
\wait_time_cnt_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => independent_clock_bufg,
      CE => sel,
      D => \wait_time_cnt_reg[8]_i_1_n_6\,
      Q => wait_time_cnt_reg(9),
      S => wait_time_cnt0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_clk_gen is
  port (
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_en_reg_0 : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    data_out : in STD_LOGIC;
    speed_is_10_100_fall_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_clk_gen;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_clk_gen is
  signal clk12_5 : STD_LOGIC;
  signal clk12_5_reg : STD_LOGIC;
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div1_n_3 : STD_LOGIC;
  signal clk_en_12_5_fall : STD_LOGIC;
  signal clk_en_12_5_fall0 : STD_LOGIC;
  signal clk_en_12_5_rise : STD_LOGIC;
  signal clk_en_12_5_rise0 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal clk_en_1_25_fall0 : STD_LOGIC;
  signal reset_fall : STD_LOGIC;
  signal sgmii_clk_en_i_1_n_0 : STD_LOGIC;
  signal sgmii_clk_r0_out : STD_LOGIC;
  signal speed_is_100_fall : STD_LOGIC;
  signal speed_is_10_100_fall : STD_LOGIC;
begin
clk12_5_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk12_5,
      Q => clk12_5_reg,
      R => reset_out
    );
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_johnson_cntr
     port map (
      clk12_5 => clk12_5,
      clk12_5_reg => clk12_5_reg,
      clk1_25 => clk1_25,
      clk_en_12_5_fall0 => clk_en_12_5_fall0,
      clk_en_12_5_rise0 => clk_en_12_5_rise0,
      reset_fall => reset_fall,
      reset_out => reset_out,
      speed_is_100_fall => speed_is_100_fall,
      speed_is_10_100_fall => speed_is_10_100_fall,
      speed_is_10_100_fall_reg => clk_div1_n_3,
      userclk2 => userclk2
    );
clk_div2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_johnson_cntr_34
     port map (
      clk12_5 => clk12_5,
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk_en_12_5_rise => clk_en_12_5_rise,
      clk_en_1_25_fall0 => clk_en_1_25_fall0,
      data_out => data_out,
      reset_out => reset_out,
      sgmii_clk_r0_out => sgmii_clk_r0_out,
      sgmii_clk_r_reg => speed_is_10_100_fall_reg_0,
      userclk2 => userclk2
    );
clk_en_12_5_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_en_12_5_fall0,
      Q => clk_en_12_5_fall,
      R => reset_out
    );
clk_en_12_5_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_en_12_5_rise0,
      Q => clk_en_12_5_rise,
      R => reset_out
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => clk_en_1_25_fall0,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
reset_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_out,
      Q => reset_fall,
      R => '0'
    );
sgmii_clk_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_en_12_5_fall,
      I3 => speed_is_10_100_fall_reg_0,
      O => sgmii_clk_en_i_1_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_en_i_1_n_0,
      Q => sgmii_clk_en_reg_0,
      R => reset_out
    );
sgmii_clk_f_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => clk_div1_n_3,
      Q => sgmii_clk_f,
      R => '0'
    );
sgmii_clk_r_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => sgmii_clk_r0_out,
      Q => sgmii_clk_r,
      R => reset_out
    );
speed_is_100_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_out,
      Q => speed_is_100_fall,
      R => '0'
    );
speed_is_10_100_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => speed_is_10_100_fall_reg_0,
      Q => speed_is_10_100_fall,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_rx_elastic_buffer is
  port (
    start : out STD_LOGIC;
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    initialize_ram_complete : out STD_LOGIC;
    initialize_ram_complete_pulse : out STD_LOGIC;
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk2 : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_addr_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_data_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    mgt_rx_reset : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_rx_elastic_buffer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_rx_elastic_buffer is
  signal d16p2_wr_reg : STD_LOGIC;
  signal d16p2_wr_reg_i_2_n_0 : STD_LOGIC;
  signal d21p5_wr_reg : STD_LOGIC;
  signal d21p5_wr_reg2 : STD_LOGIC;
  signal d21p5_wr_reg_i_2_n_0 : STD_LOGIC;
  signal d2p2_wr_reg : STD_LOGIC;
  signal d2p2_wr_reg2 : STD_LOGIC;
  signal d2p2_wr_reg_i_2_n_0 : STD_LOGIC;
  signal dpo : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal even : STD_LOGIC;
  signal even_i_1_n_0 : STD_LOGIC;
  signal initialize_counter0 : STD_LOGIC;
  signal initialize_counter_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal initialize_ram : STD_LOGIC;
  signal \^initialize_ram_complete\ : STD_LOGIC;
  signal initialize_ram_complete_i_2_n_0 : STD_LOGIC;
  signal \^initialize_ram_complete_pulse\ : STD_LOGIC;
  signal initialize_ram_complete_pulse0 : STD_LOGIC;
  signal \initialize_ram_complete_reg__0\ : STD_LOGIC;
  signal initialize_ram_complete_sync : STD_LOGIC;
  signal initialize_ram_complete_sync_reg1 : STD_LOGIC;
  signal initialize_ram_complete_sync_ris_edg : STD_LOGIC;
  signal initialize_ram_complete_sync_ris_edg0 : STD_LOGIC;
  signal initialize_ram_i_1_n_0 : STD_LOGIC;
  signal insert_idle : STD_LOGIC;
  signal insert_idle_i_1_n_0 : STD_LOGIC;
  signal \insert_idle_reg__0\ : STD_LOGIC;
  signal k28p5_wr_reg : STD_LOGIC;
  signal k28p5_wr_reg2 : STD_LOGIC;
  signal k28p5_wr_reg_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__4\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__5\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in23_in : STD_LOGIC;
  signal p_2_in16_in : STD_LOGIC;
  signal p_2_in24_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in26_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in19_in : STD_LOGIC;
  signal p_4_in28_in : STD_LOGIC;
  signal p_5_out : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal rd_addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_addr_gray : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \rd_addr_gray[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[4]_i_1_n_0\ : STD_LOGIC;
  signal rd_addr_plus1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rd_addr_plus2_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_addr_plus2_reg_n_0_[5]\ : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal rd_data_reg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \rd_data_reg_n_0_[28]\ : STD_LOGIC;
  signal rd_enable : STD_LOGIC;
  signal rd_enable_i_10_n_0 : STD_LOGIC;
  signal rd_enable_i_11_n_0 : STD_LOGIC;
  signal rd_enable_i_12_n_0 : STD_LOGIC;
  signal rd_enable_i_1_n_0 : STD_LOGIC;
  signal rd_enable_i_2_n_0 : STD_LOGIC;
  signal rd_enable_i_4_n_0 : STD_LOGIC;
  signal rd_enable_i_5_n_0 : STD_LOGIC;
  signal rd_enable_i_6_n_0 : STD_LOGIC;
  signal rd_enable_i_7_n_0 : STD_LOGIC;
  signal rd_enable_i_8_n_0 : STD_LOGIC;
  signal rd_enable_i_9_n_0 : STD_LOGIC;
  signal rd_occupancy : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_occupancy01_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rd_occupancy0_carry__0_n_3\ : STD_LOGIC;
  signal rd_occupancy0_carry_n_0 : STD_LOGIC;
  signal rd_occupancy0_carry_n_1 : STD_LOGIC;
  signal rd_occupancy0_carry_n_2 : STD_LOGIC;
  signal rd_occupancy0_carry_n_3 : STD_LOGIC;
  signal rd_wr_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_wr_addr_gray_0 : STD_LOGIC;
  signal rd_wr_addr_gray_1 : STD_LOGIC;
  signal rd_wr_addr_gray_2 : STD_LOGIC;
  signal rd_wr_addr_gray_3 : STD_LOGIC;
  signal rd_wr_addr_gray_4 : STD_LOGIC;
  signal rd_wr_addr_gray_5 : STD_LOGIC;
  signal \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\ : STD_LOGIC;
  signal \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\ : STD_LOGIC;
  signal remove_idle : STD_LOGIC;
  signal remove_idle_i_1_n_0 : STD_LOGIC;
  signal remove_idle_i_2_n_0 : STD_LOGIC;
  signal remove_idle_i_3_n_0 : STD_LOGIC;
  signal remove_idle_i_4_n_0 : STD_LOGIC;
  signal remove_idle_i_5_n_0 : STD_LOGIC;
  signal remove_idle_reg1 : STD_LOGIC;
  signal remove_idle_reg2 : STD_LOGIC;
  signal reset_modified : STD_LOGIC;
  signal reset_modified_i_1_n_0 : STD_LOGIC;
  signal rxbuferr0 : STD_LOGIC;
  signal rxbuferr_i_1_n_0 : STD_LOGIC;
  signal \^rxbufstatus\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rxchariscomma_usr_i_1_n_0 : STD_LOGIC;
  signal rxcharisk_usr_i_1_n_0 : STD_LOGIC;
  signal \^rxclkcorcnt\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxclkcorcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxclkcorcnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[7]_i_1_n_0\ : STD_LOGIC;
  signal rxdisperr_usr_i_1_n_0 : STD_LOGIC;
  signal rxnotintable_usr_i_1_n_0 : STD_LOGIC;
  signal wr_addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal wr_addr_gray : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_addr_plus1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_addr_plus1[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_addr_plus2_reg_n_0_[5]\ : STD_LOGIC;
  signal wr_data_reg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \wr_data_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[12]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[16]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[17]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[18]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[19]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[20]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[21]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[22]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[23]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[25]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[26]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[27]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[28]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_data_reg_n_0_[9]\ : STD_LOGIC;
  signal wr_enable : STD_LOGIC;
  signal wr_enable_i_1_n_0 : STD_LOGIC;
  signal wr_enable_i_2_n_0 : STD_LOGIC;
  signal wr_enable_i_3_n_0 : STD_LOGIC;
  signal wr_enable_i_4_n_0 : STD_LOGIC;
  signal wr_enable_i_5_n_0 : STD_LOGIC;
  signal wr_enable_i_6_n_0 : STD_LOGIC;
  signal wr_enable_i_7_n_0 : STD_LOGIC;
  signal wr_enable_i_8_n_0 : STD_LOGIC;
  signal wr_enable_i_9_n_0 : STD_LOGIC;
  signal wr_occupancy : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_occupancy00_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_occupancy0_carry__0_n_3\ : STD_LOGIC;
  signal wr_occupancy0_carry_n_0 : STD_LOGIC;
  signal wr_occupancy0_carry_n_1 : STD_LOGIC;
  signal wr_occupancy0_carry_n_2 : STD_LOGIC;
  signal wr_occupancy0_carry_n_3 : STD_LOGIC;
  signal wr_rd_addr_gray_0 : STD_LOGIC;
  signal wr_rd_addr_gray_1 : STD_LOGIC;
  signal wr_rd_addr_gray_2 : STD_LOGIC;
  signal wr_rd_addr_gray_3 : STD_LOGIC;
  signal wr_rd_addr_gray_4 : STD_LOGIC;
  signal wr_rd_addr_gray_5 : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_12_14_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_15_17_DOA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_21_23_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_24_26_DOA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_24_26_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_27_29_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_27_29_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_8_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED : STD_LOGIC;
  signal \NLW_rd_occupancy0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rd_occupancy0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wr_occupancy0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_wr_occupancy0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of d16p2_wr_reg_i_1 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of d21p5_wr_reg_i_1 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of d2p2_wr_reg_i_1 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \initialize_counter[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \initialize_counter[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \initialize_counter[3]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \initialize_counter[4]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of k28p5_wr_reg_i_1 : label is "soft_lutpair127";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_2 : label is 2304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_2 : label is "transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_12_14 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_12_14 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_14 : label is "transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_12_14";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_14 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_12_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_14 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_14 : label is 14;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_15_17 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_15_17 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_17 : label is "transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_15_17";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_15_17 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_17 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_17 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_17 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_18_20 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_18_20 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_18_20 : label is "transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_18_20";
  attribute RTL_RAM_TYPE of ram_reg_0_63_18_20 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_18_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_18_20 : label is 63;
  attribute ram_offset of ram_reg_0_63_18_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_18_20 : label is 18;
  attribute ram_slice_end of ram_reg_0_63_18_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_21_23 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_21_23 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_21_23 : label is "transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_21_23";
  attribute RTL_RAM_TYPE of ram_reg_0_63_21_23 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_21_23 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_21_23 : label is 63;
  attribute ram_offset of ram_reg_0_63_21_23 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_21_23 : label is 21;
  attribute ram_slice_end of ram_reg_0_63_21_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_24_26 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_24_26 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_24_26 : label is "transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_24_26";
  attribute RTL_RAM_TYPE of ram_reg_0_63_24_26 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_24_26 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_24_26 : label is 63;
  attribute ram_offset of ram_reg_0_63_24_26 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_24_26 : label is 24;
  attribute ram_slice_end of ram_reg_0_63_24_26 : label is 26;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_27_29 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_27_29 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_27_29 : label is "transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_27_29";
  attribute RTL_RAM_TYPE of ram_reg_0_63_27_29 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_27_29 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_27_29 : label is 63;
  attribute ram_offset of ram_reg_0_63_27_29 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_27_29 : label is 27;
  attribute ram_slice_end of ram_reg_0_63_27_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_3_5 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_5 : label is "transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_3_5";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_3_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_5 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_6_8 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_6_8 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_8 : label is "transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_6_8";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_8 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_6_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_8 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_8 : label is 8;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_9_11 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_9_11 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_11 : label is "transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_9_11";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_9_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_11 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_11 : label is 11;
  attribute SOFT_HLUTNM of \rd_addr_gray[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rd_addr_gray[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rd_addr_gray[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \rd_addr_gray[3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rd_addr_gray[4]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \rd_addr_plus2[2]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rd_addr_plus2[3]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \rd_addr_plus2[4]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of rd_enable_i_10 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of rd_enable_i_11 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of rd_enable_i_12 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of rd_enable_i_7 : label is "soft_lutpair122";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of rd_occupancy0_carry : label is 35;
  attribute ADDER_THRESHOLD of \rd_occupancy0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of remove_idle_i_4 : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of remove_idle_i_5 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of rxchariscomma_usr_i_1 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of rxcharisk_usr_i_1 : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \rxdata_usr[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rxdata_usr[1]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \rxdata_usr[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \rxdata_usr[3]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \rxdata_usr[4]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rxdata_usr[5]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \rxdata_usr[6]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \rxdata_usr[7]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of rxdisperr_usr_i_1 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of rxnotintable_usr_i_1 : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \wr_addr[5]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \wr_addr_gray[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \wr_addr_gray[2]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \wr_addr_gray[3]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \wr_addr_plus1[5]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \wr_addr_plus2[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \wr_addr_plus2[2]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \wr_addr_plus2[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \wr_addr_plus2[4]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \wr_addr_plus2[5]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of wr_enable_i_6 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of wr_enable_i_7 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of wr_enable_i_8 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of wr_enable_i_9 : label is "soft_lutpair129";
  attribute ADDER_THRESHOLD of wr_occupancy0_carry : label is 35;
  attribute ADDER_THRESHOLD of \wr_occupancy0_carry__0\ : label is 35;
begin
  initialize_ram_complete <= \^initialize_ram_complete\;
  initialize_ram_complete_pulse <= \^initialize_ram_complete_pulse\;
  rxbufstatus(0) <= \^rxbufstatus\(0);
  rxclkcorcnt(1 downto 0) <= \^rxclkcorcnt\(1 downto 0);
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => wr_rd_addr_gray_1,
      I1 => wr_rd_addr_gray_3,
      I2 => wr_rd_addr_gray_5,
      I3 => wr_rd_addr_gray_4,
      I4 => wr_rd_addr_gray_2,
      O => p_6_in
    );
d16p2_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => d16p2_wr_reg_i_2_n_0,
      I1 => \wr_data_reg_n_0_[0]\,
      I2 => \wr_data_reg_n_0_[1]\,
      I3 => \wr_data_reg_n_0_[2]\,
      O => p_13_in
    );
d16p2_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \wr_data_reg_n_0_[4]\,
      I1 => \wr_data_reg_n_0_[3]\,
      I2 => \wr_data_reg_n_0_[6]\,
      I3 => \wr_data_reg_n_0_[5]\,
      I4 => p_0_in,
      I5 => \wr_data_reg_n_0_[7]\,
      O => d16p2_wr_reg_i_2_n_0
    );
d16p2_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_13_in,
      Q => d16p2_wr_reg,
      R => reset_out
    );
d21p5_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => d21p5_wr_reg,
      Q => d21p5_wr_reg2,
      R => reset_out
    );
d21p5_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => d21p5_wr_reg_i_2_n_0,
      I1 => \wr_data_reg_n_0_[0]\,
      I2 => \wr_data_reg_n_0_[2]\,
      I3 => \wr_data_reg_n_0_[1]\,
      O => p_9_in
    );
d21p5_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \wr_data_reg_n_0_[4]\,
      I1 => \wr_data_reg_n_0_[3]\,
      I2 => \wr_data_reg_n_0_[5]\,
      I3 => \wr_data_reg_n_0_[6]\,
      I4 => p_0_in,
      I5 => \wr_data_reg_n_0_[7]\,
      O => d21p5_wr_reg_i_2_n_0
    );
d21p5_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_9_in,
      Q => d21p5_wr_reg,
      R => reset_out
    );
d2p2_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => d2p2_wr_reg,
      Q => d2p2_wr_reg2,
      R => reset_out
    );
d2p2_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => d2p2_wr_reg_i_2_n_0,
      I1 => \wr_data_reg_n_0_[0]\,
      I2 => \wr_data_reg_n_0_[1]\,
      I3 => \wr_data_reg_n_0_[2]\,
      O => p_7_in
    );
d2p2_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \wr_data_reg_n_0_[3]\,
      I1 => \wr_data_reg_n_0_[4]\,
      I2 => \wr_data_reg_n_0_[6]\,
      I3 => \wr_data_reg_n_0_[5]\,
      I4 => p_0_in,
      I5 => \wr_data_reg_n_0_[7]\,
      O => d2p2_wr_reg_i_2_n_0
    );
d2p2_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_7_in,
      Q => d2p2_wr_reg,
      R => reset_out
    );
even_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => even,
      O => even_i_1_n_0
    );
even_reg: unisim.vcomponents.FDSE
     port map (
      C => userclk2,
      CE => '1',
      D => even_i_1_n_0,
      Q => even,
      S => reset_modified
    );
\initialize_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => initialize_counter_reg(0),
      O => \p_0_in__5\(0)
    );
\initialize_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => initialize_counter_reg(0),
      I1 => initialize_counter_reg(1),
      O => \p_0_in__5\(1)
    );
\initialize_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => initialize_counter_reg(0),
      I1 => initialize_counter_reg(1),
      I2 => initialize_counter_reg(2),
      O => \p_0_in__5\(2)
    );
\initialize_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => initialize_counter_reg(1),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(2),
      I3 => initialize_counter_reg(3),
      O => \p_0_in__5\(3)
    );
\initialize_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => initialize_ram,
      I1 => initialize_counter_reg(1),
      I2 => initialize_counter_reg(0),
      I3 => initialize_counter_reg(4),
      I4 => initialize_counter_reg(3),
      I5 => initialize_counter_reg(2),
      O => initialize_counter0
    );
\initialize_counter[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => initialize_counter_reg(2),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(1),
      I3 => initialize_counter_reg(3),
      I4 => initialize_counter_reg(4),
      O => \p_0_in__5\(4)
    );
\initialize_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \p_0_in__5\(0),
      Q => initialize_counter_reg(0),
      R => SR(0)
    );
\initialize_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \p_0_in__5\(1),
      Q => initialize_counter_reg(1),
      R => SR(0)
    );
\initialize_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \p_0_in__5\(2),
      Q => initialize_counter_reg(2),
      R => SR(0)
    );
\initialize_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \p_0_in__5\(3),
      Q => initialize_counter_reg(3),
      R => SR(0)
    );
\initialize_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \p_0_in__5\(4),
      Q => initialize_counter_reg(4),
      R => SR(0)
    );
initialize_ram_complete_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => initialize_counter_reg(1),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(4),
      I3 => initialize_counter_reg(3),
      I4 => initialize_counter_reg(2),
      I5 => \^initialize_ram_complete\,
      O => initialize_ram_complete_i_2_n_0
    );
initialize_ram_complete_pulse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^initialize_ram_complete\,
      I1 => \initialize_ram_complete_reg__0\,
      O => initialize_ram_complete_pulse0
    );
initialize_ram_complete_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_complete_pulse0,
      Q => \^initialize_ram_complete_pulse\,
      R => SR(0)
    );
initialize_ram_complete_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_complete_i_2_n_0,
      Q => \^initialize_ram_complete\,
      R => SR(0)
    );
initialize_ram_complete_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \^initialize_ram_complete\,
      Q => \initialize_ram_complete_reg__0\,
      R => SR(0)
    );
initialize_ram_complete_sync_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => initialize_ram_complete_sync,
      Q => initialize_ram_complete_sync_reg1,
      R => '0'
    );
initialize_ram_complete_sync_ris_edg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => initialize_ram_complete_sync_ris_edg0,
      Q => initialize_ram_complete_sync_ris_edg,
      R => '0'
    );
initialize_ram_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^initialize_ram_complete\,
      I1 => initialize_ram,
      O => initialize_ram_i_1_n_0
    );
initialize_ram_reg: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_i_1_n_0,
      Q => initialize_ram,
      S => SR(0)
    );
insert_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400400040004000"
    )
        port map (
      I0 => reset_modified,
      I1 => even,
      I2 => rd_enable_i_2_n_0,
      I3 => p_4_in,
      I4 => rd_enable_i_4_n_0,
      I5 => rd_enable_i_5_n_0,
      O => insert_idle_i_1_n_0
    );
insert_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => insert_idle_i_1_n_0,
      Q => insert_idle,
      R => '0'
    );
insert_idle_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => insert_idle,
      Q => \insert_idle_reg__0\,
      R => reset_modified
    );
k28p5_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => k28p5_wr_reg,
      Q => k28p5_wr_reg2,
      R => reset_out
    );
k28p5_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => k28p5_wr_reg_i_2_n_0,
      I1 => \wr_data_reg_n_0_[16]\,
      I2 => \wr_data_reg_n_0_[18]\,
      I3 => \wr_data_reg_n_0_[17]\,
      O => p_14_in
    );
k28p5_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \wr_data_reg_n_0_[19]\,
      I1 => \wr_data_reg_n_0_[20]\,
      I2 => \wr_data_reg_n_0_[21]\,
      I3 => \wr_data_reg_n_0_[22]\,
      I4 => \wr_data_reg_n_0_[27]\,
      I5 => \wr_data_reg_n_0_[23]\,
      O => k28p5_wr_reg_i_2_n_0
    );
k28p5_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_14_in,
      Q => k28p5_wr_reg,
      R => reset_out
    );
ram_reg_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(0),
      DIB => wr_data_reg(1),
      DIC => wr_data_reg(2),
      DID => '0',
      DOA => dpo(0),
      DOB => dpo(1),
      DOC => dpo(2),
      DOD => NLW_ram_reg_0_63_0_2_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_12_14: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(12),
      DIB => wr_data_reg(13),
      DIC => '0',
      DID => '0',
      DOA => dpo(12),
      DOB => dpo(13),
      DOC => NLW_ram_reg_0_63_12_14_DOC_UNCONNECTED,
      DOD => NLW_ram_reg_0_63_12_14_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_15_17: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => '0',
      DIB => wr_data_reg(16),
      DIC => wr_data_reg(17),
      DID => '0',
      DOA => NLW_ram_reg_0_63_15_17_DOA_UNCONNECTED,
      DOB => dpo(16),
      DOC => dpo(17),
      DOD => NLW_ram_reg_0_63_15_17_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_18_20: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(18),
      DIB => wr_data_reg(19),
      DIC => wr_data_reg(20),
      DID => '0',
      DOA => dpo(18),
      DOB => dpo(19),
      DOC => dpo(20),
      DOD => NLW_ram_reg_0_63_18_20_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_21_23: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(21),
      DIB => wr_data_reg(22),
      DIC => wr_data_reg(23),
      DID => '0',
      DOA => dpo(21),
      DOB => dpo(22),
      DOC => dpo(23),
      DOD => NLW_ram_reg_0_63_21_23_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_24_26: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => '0',
      DIB => wr_data_reg(25),
      DIC => wr_data_reg(26),
      DID => '0',
      DOA => NLW_ram_reg_0_63_24_26_DOA_UNCONNECTED,
      DOB => dpo(25),
      DOC => dpo(26),
      DOD => NLW_ram_reg_0_63_24_26_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_27_29: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(27),
      DIB => wr_data_reg(28),
      DIC => '0',
      DID => '0',
      DOA => dpo(27),
      DOB => dpo(28),
      DOC => NLW_ram_reg_0_63_27_29_DOC_UNCONNECTED,
      DOD => NLW_ram_reg_0_63_27_29_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(3),
      DIB => wr_data_reg(4),
      DIC => wr_data_reg(5),
      DID => '0',
      DOA => dpo(3),
      DOB => dpo(4),
      DOC => dpo(5),
      DOD => NLW_ram_reg_0_63_3_5_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_6_8: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(6),
      DIB => wr_data_reg(7),
      DIC => '0',
      DID => '0',
      DOA => dpo(6),
      DOB => dpo(7),
      DOC => NLW_ram_reg_0_63_6_8_DOC_UNCONNECTED,
      DOD => NLW_ram_reg_0_63_6_8_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_9_11: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(9),
      DIB => wr_data_reg(10),
      DIC => wr_data_reg(11),
      DID => '0',
      DOA => dpo(9),
      DOB => dpo(10),
      DOC => dpo(11),
      DOD => NLW_ram_reg_0_63_9_11_DOD_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
\rd_addr_gray[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in,
      O => \rd_addr_gray[0]_i_1_n_0\
    );
\rd_addr_gray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => p_2_in16_in,
      O => \rd_addr_gray[1]_i_1_n_0\
    );
\rd_addr_gray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in16_in,
      I1 => p_3_in,
      O => \rd_addr_gray[2]_i_1_n_0\
    );
\rd_addr_gray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_4_in19_in,
      O => \rd_addr_gray[3]_i_1_n_0\
    );
\rd_addr_gray[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in19_in,
      I1 => \rd_addr_plus2_reg_n_0_[5]\,
      O => \rd_addr_gray[4]_i_1_n_0\
    );
\rd_addr_gray_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_gray[0]_i_1_n_0\,
      Q => rd_addr_gray(0),
      R => reset_modified
    );
\rd_addr_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_gray[1]_i_1_n_0\,
      Q => rd_addr_gray(1),
      R => reset_modified
    );
\rd_addr_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_gray[2]_i_1_n_0\,
      Q => rd_addr_gray(2),
      R => reset_modified
    );
\rd_addr_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_gray[3]_i_1_n_0\,
      Q => rd_addr_gray(3),
      R => reset_modified
    );
\rd_addr_gray_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_gray[4]_i_1_n_0\,
      Q => rd_addr_gray(4),
      R => reset_modified
    );
\rd_addr_plus1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_plus2_reg_n_0_[0]\,
      Q => rd_addr_plus1(0),
      S => reset_modified
    );
\rd_addr_plus1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => p_1_in,
      Q => rd_addr_plus1(1),
      R => reset_modified
    );
\rd_addr_plus1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => p_2_in16_in,
      Q => rd_addr_plus1(2),
      R => reset_modified
    );
\rd_addr_plus1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => p_3_in,
      Q => rd_addr_plus1(3),
      R => reset_modified
    );
\rd_addr_plus1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => p_4_in19_in,
      Q => rd_addr_plus1(4),
      R => reset_modified
    );
\rd_addr_plus1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_plus2_reg_n_0_[5]\,
      Q => rd_addr_plus1(5),
      R => reset_modified
    );
\rd_addr_plus2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      O => \p_0_in__4\(0)
    );
\rd_addr_plus2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => p_2_in16_in,
      O => \p_0_in__4\(2)
    );
\rd_addr_plus2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in,
      I1 => \rd_addr_plus2_reg_n_0_[0]\,
      I2 => p_2_in16_in,
      I3 => p_3_in,
      O => \p_0_in__4\(3)
    );
\rd_addr_plus2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_2_in16_in,
      I1 => \rd_addr_plus2_reg_n_0_[0]\,
      I2 => p_1_in,
      I3 => p_3_in,
      I4 => p_4_in19_in,
      O => \p_0_in__4\(4)
    );
\rd_addr_plus2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_4_in19_in,
      I1 => p_3_in,
      I2 => p_1_in,
      I3 => \rd_addr_plus2_reg_n_0_[0]\,
      I4 => p_2_in16_in,
      I5 => \rd_addr_plus2_reg_n_0_[5]\,
      O => \p_0_in__4\(5)
    );
\rd_addr_plus2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \p_0_in__4\(0),
      Q => \rd_addr_plus2_reg_n_0_[0]\,
      R => reset_modified
    );
\rd_addr_plus2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_addr_gray[0]_i_1_n_0\,
      Q => p_1_in,
      S => reset_modified
    );
\rd_addr_plus2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \p_0_in__4\(2),
      Q => p_2_in16_in,
      R => reset_modified
    );
\rd_addr_plus2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \p_0_in__4\(3),
      Q => p_3_in,
      R => reset_modified
    );
\rd_addr_plus2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \p_0_in__4\(4),
      Q => p_4_in19_in,
      R => reset_modified
    );
\rd_addr_plus2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \p_0_in__4\(5),
      Q => \rd_addr_plus2_reg_n_0_[5]\,
      R => reset_modified
    );
\rd_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(0),
      Q => rd_addr(0),
      R => reset_modified
    );
\rd_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(1),
      Q => rd_addr(1),
      R => reset_modified
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(2),
      Q => rd_addr(2),
      R => reset_modified
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(3),
      Q => rd_addr(3),
      R => reset_modified
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(4),
      Q => rd_addr(4),
      R => reset_modified
    );
\rd_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_addr_plus1(5),
      Q => rd_addr(5),
      R => reset_modified
    );
\rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(0),
      Q => rd_data(0),
      R => reset_modified
    );
\rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(10),
      Q => rd_data(10),
      R => reset_modified
    );
\rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(11),
      Q => rd_data(11),
      R => reset_modified
    );
\rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(12),
      Q => rd_data(12),
      R => reset_modified
    );
\rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(13),
      Q => rd_data(13),
      R => reset_modified
    );
\rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(16),
      Q => rd_data(16),
      R => reset_modified
    );
\rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(17),
      Q => rd_data(17),
      R => reset_modified
    );
\rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(18),
      Q => rd_data(18),
      R => reset_modified
    );
\rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(19),
      Q => rd_data(19),
      R => reset_modified
    );
\rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(1),
      Q => rd_data(1),
      R => reset_modified
    );
\rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(20),
      Q => rd_data(20),
      R => reset_modified
    );
\rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(21),
      Q => rd_data(21),
      R => reset_modified
    );
\rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(22),
      Q => rd_data(22),
      R => reset_modified
    );
\rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(23),
      Q => rd_data(23),
      R => reset_modified
    );
\rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(25),
      Q => rd_data(25),
      R => reset_modified
    );
\rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(26),
      Q => rd_data(26),
      R => reset_modified
    );
\rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(27),
      Q => rd_data(27),
      R => reset_modified
    );
\rd_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(28),
      Q => \rd_data_reg_n_0_[28]\,
      R => reset_modified
    );
\rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(2),
      Q => rd_data(2),
      R => reset_modified
    );
\rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(3),
      Q => rd_data(3),
      R => reset_modified
    );
\rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(4),
      Q => rd_data(4),
      R => reset_modified
    );
\rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(5),
      Q => rd_data(5),
      R => reset_modified
    );
\rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(6),
      Q => rd_data(6),
      R => reset_modified
    );
\rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(7),
      Q => rd_data(7),
      R => reset_modified
    );
\rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => dpo(9),
      Q => rd_data(9),
      R => reset_modified
    );
\rd_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(0),
      Q => rd_data_reg(0),
      R => reset_modified
    );
\rd_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(10),
      Q => rd_data_reg(10),
      R => reset_modified
    );
\rd_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(11),
      Q => rd_data_reg(11),
      R => reset_modified
    );
\rd_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(12),
      Q => rd_data_reg(12),
      R => reset_modified
    );
\rd_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(13),
      Q => rd_data_reg(13),
      R => reset_modified
    );
\rd_data_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(16),
      Q => rd_data_reg(16),
      R => reset_modified
    );
\rd_data_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(17),
      Q => rd_data_reg(17),
      R => reset_modified
    );
\rd_data_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(18),
      Q => rd_data_reg(18),
      R => reset_modified
    );
\rd_data_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(19),
      Q => rd_data_reg(19),
      R => reset_modified
    );
\rd_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(1),
      Q => rd_data_reg(1),
      R => reset_modified
    );
\rd_data_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(20),
      Q => rd_data_reg(20),
      R => reset_modified
    );
\rd_data_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(21),
      Q => rd_data_reg(21),
      R => reset_modified
    );
\rd_data_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(22),
      Q => rd_data_reg(22),
      R => reset_modified
    );
\rd_data_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(23),
      Q => rd_data_reg(23),
      R => reset_modified
    );
\rd_data_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(25),
      Q => rd_data_reg(25),
      R => reset_modified
    );
\rd_data_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(26),
      Q => rd_data_reg(26),
      R => reset_modified
    );
\rd_data_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(27),
      Q => rd_data_reg(27),
      R => reset_modified
    );
\rd_data_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => \rd_data_reg_n_0_[28]\,
      Q => rd_data_reg(28),
      R => reset_modified
    );
\rd_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(2),
      Q => rd_data_reg(2),
      R => reset_modified
    );
\rd_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(3),
      Q => rd_data_reg(3),
      R => reset_modified
    );
\rd_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(4),
      Q => rd_data_reg(4),
      R => reset_modified
    );
\rd_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(5),
      Q => rd_data_reg(5),
      R => reset_modified
    );
\rd_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(6),
      Q => rd_data_reg(6),
      R => reset_modified
    );
\rd_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(7),
      Q => rd_data_reg(7),
      R => reset_modified
    );
\rd_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => rd_enable,
      D => rd_data(9),
      Q => rd_data_reg(9),
      R => reset_modified
    );
rd_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044044404440444"
    )
        port map (
      I0 => reset_modified,
      I1 => even,
      I2 => rd_enable_i_2_n_0,
      I3 => p_4_in,
      I4 => rd_enable_i_4_n_0,
      I5 => rd_enable_i_5_n_0,
      O => rd_enable_i_1_n_0
    );
rd_enable_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_occupancy(2),
      I1 => rd_occupancy(3),
      O => rd_enable_i_10_n_0
    );
rd_enable_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => rd_data(6),
      I1 => rd_data(7),
      I2 => rd_data(5),
      I3 => rd_data(4),
      O => rd_enable_i_11_n_0
    );
rd_enable_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rd_data(7),
      I1 => rd_data(6),
      I2 => rd_data(5),
      I3 => rd_data(4),
      O => rd_enable_i_12_n_0
    );
rd_enable_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => rd_data(1),
      I1 => rd_data(0),
      I2 => rd_data(3),
      I3 => rd_data(2),
      I4 => rd_enable_i_6_n_0,
      I5 => rd_enable_i_7_n_0,
      O => rd_enable_i_2_n_0
    );
rd_enable_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => rd_enable_i_8_n_0,
      I1 => rd_data(16),
      I2 => rd_data(18),
      I3 => rd_data(17),
      O => p_4_in
    );
rd_enable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
        port map (
      I0 => rd_occupancy(4),
      I1 => rd_occupancy(5),
      I2 => rd_data(3),
      I3 => rd_data(11),
      I4 => rd_enable_i_9_n_0,
      I5 => rd_enable_i_10_n_0,
      O => rd_enable_i_4_n_0
    );
rd_enable_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08300800"
    )
        port map (
      I0 => rd_enable_i_11_n_0,
      I1 => rd_data(2),
      I2 => rd_data(1),
      I3 => rd_data(0),
      I4 => rd_enable_i_12_n_0,
      O => rd_enable_i_5_n_0
    );
rd_enable_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => rd_data(4),
      I1 => rd_data(5),
      I2 => rd_data(6),
      I3 => rd_data(7),
      I4 => rd_occupancy(5),
      I5 => rd_data(11),
      O => rd_enable_i_6_n_0
    );
rd_enable_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => rd_occupancy(2),
      I1 => rd_occupancy(3),
      I2 => rd_occupancy(0),
      I3 => rd_occupancy(1),
      I4 => rd_occupancy(4),
      O => rd_enable_i_7_n_0
    );
rd_enable_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => rd_data(19),
      I1 => rd_data(20),
      I2 => rd_data(21),
      I3 => rd_data(22),
      I4 => rd_data(27),
      I5 => rd_data(23),
      O => rd_enable_i_8_n_0
    );
rd_enable_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_occupancy(0),
      I1 => rd_occupancy(1),
      O => rd_enable_i_9_n_0
    );
rd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_enable_i_1_n_0,
      Q => rd_enable,
      R => '0'
    );
rd_occupancy0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => rd_occupancy0_carry_n_0,
      CO(2) => rd_occupancy0_carry_n_1,
      CO(1) => rd_occupancy0_carry_n_2,
      CO(0) => rd_occupancy0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => rd_wr_addr(3 downto 0),
      O(3 downto 0) => rd_occupancy01_out(3 downto 0),
      S(3) => \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\,
      S(2) => \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\,
      S(1) => \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\
    );
\rd_occupancy0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => rd_occupancy0_carry_n_0,
      CO(3 downto 1) => \NLW_rd_occupancy0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \rd_occupancy0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => rd_wr_addr(4),
      O(3 downto 2) => \NLW_rd_occupancy0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => rd_occupancy01_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\
    );
\rd_occupancy0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_wr_addr_gray_4,
      I1 => rd_wr_addr_gray_5,
      O => rd_wr_addr(4)
    );
rd_occupancy0_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => rd_wr_addr_gray_3,
      I1 => rd_wr_addr_gray_5,
      I2 => rd_wr_addr_gray_4,
      O => rd_wr_addr(3)
    );
rd_occupancy0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => rd_wr_addr_gray_2,
      I1 => rd_wr_addr_gray_4,
      I2 => rd_wr_addr_gray_5,
      I3 => rd_wr_addr_gray_3,
      O => rd_wr_addr(2)
    );
rd_occupancy0_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => rd_wr_addr_gray_1,
      I1 => rd_wr_addr_gray_3,
      I2 => rd_wr_addr_gray_5,
      I3 => rd_wr_addr_gray_4,
      I4 => rd_wr_addr_gray_2,
      O => rd_wr_addr(1)
    );
rd_occupancy0_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => rd_wr_addr_gray_0,
      I1 => rd_wr_addr_gray_2,
      I2 => rd_wr_addr_gray_4,
      I3 => rd_wr_addr_gray_5,
      I4 => rd_wr_addr_gray_3,
      I5 => rd_wr_addr_gray_1,
      O => rd_wr_addr(0)
    );
\rd_occupancy_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(0),
      Q => rd_occupancy(0),
      R => reset_modified
    );
\rd_occupancy_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(1),
      Q => rd_occupancy(1),
      R => reset_modified
    );
\rd_occupancy_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(2),
      Q => rd_occupancy(2),
      R => reset_modified
    );
\rd_occupancy_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(3),
      Q => rd_occupancy(3),
      R => reset_modified
    );
\rd_occupancy_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(4),
      Q => rd_occupancy(4),
      R => reset_modified
    );
\rd_occupancy_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => userclk2,
      CE => '1',
      D => rd_occupancy01_out(5),
      Q => rd_occupancy(5),
      S => reset_modified
    );
\reclock_rd_addrgray[0].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_5
     port map (
      Q(0) => rd_addr_gray(0),
      data_out => wr_rd_addr_gray_0,
      rxuserclk2 => rxuserclk2
    );
\reclock_rd_addrgray[1].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_6
     port map (
      Q(0) => wr_addr(0),
      S(0) => \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\,
      data_out => wr_rd_addr_gray_0,
      data_sync_reg1_0(0) => rd_addr_gray(1),
      data_sync_reg6_0 => wr_rd_addr_gray_1,
      p_6_in => p_6_in,
      rxuserclk2 => rxuserclk2
    );
\reclock_rd_addrgray[2].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_7
     port map (
      Q(0) => wr_addr(1),
      S(0) => \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\,
      data_out => wr_rd_addr_gray_2,
      data_sync_reg1_0(0) => rd_addr_gray(2),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[3]\ => wr_rd_addr_gray_4,
      \wr_occupancy_reg[3]_0\ => wr_rd_addr_gray_5,
      \wr_occupancy_reg[3]_1\ => wr_rd_addr_gray_3,
      \wr_occupancy_reg[3]_2\ => wr_rd_addr_gray_1
    );
\reclock_rd_addrgray[3].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_8
     port map (
      Q(0) => wr_addr(2),
      S(0) => \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\,
      data_out => wr_rd_addr_gray_3,
      data_sync_reg1_0(0) => rd_addr_gray(3),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[3]\ => wr_rd_addr_gray_5,
      \wr_occupancy_reg[3]_0\ => wr_rd_addr_gray_4,
      \wr_occupancy_reg[3]_1\ => wr_rd_addr_gray_2
    );
\reclock_rd_addrgray[4].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_9
     port map (
      Q(0) => wr_addr(3),
      S(0) => \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\,
      data_out => wr_rd_addr_gray_4,
      data_sync_reg1_0(0) => rd_addr_gray(4),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[3]\ => wr_rd_addr_gray_5,
      \wr_occupancy_reg[3]_0\ => wr_rd_addr_gray_3
    );
\reclock_rd_addrgray[5].sync_rd_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_10
     port map (
      ADDRD(1 downto 0) => wr_addr(5 downto 4),
      S(1) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\,
      data_in => rd_addr_plus1(5),
      data_out => wr_rd_addr_gray_5,
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[5]\ => wr_rd_addr_gray_4
    );
\reclock_wr_addrgray[0].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_11
     port map (
      Q(0) => wr_addr_gray(0),
      data_out => rd_wr_addr_gray_0,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[1].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_12
     port map (
      DI(0) => rd_wr_addr(1),
      Q(0) => rd_addr(0),
      S(0) => \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\,
      data_out => rd_wr_addr_gray_0,
      data_sync_reg1_0(0) => wr_addr_gray(1),
      data_sync_reg6_0 => rd_wr_addr_gray_1,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[2].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_13
     port map (
      Q(0) => rd_addr(1),
      S(0) => \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\,
      data_out => rd_wr_addr_gray_2,
      data_sync_reg1_0(0) => wr_addr_gray(2),
      \rd_occupancy_reg[3]\ => rd_wr_addr_gray_4,
      \rd_occupancy_reg[3]_0\ => rd_wr_addr_gray_5,
      \rd_occupancy_reg[3]_1\ => rd_wr_addr_gray_3,
      \rd_occupancy_reg[3]_2\ => rd_wr_addr_gray_1,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[3].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_14
     port map (
      Q(0) => rd_addr(2),
      S(0) => \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\,
      data_out => rd_wr_addr_gray_3,
      data_sync_reg1_0(0) => wr_addr_gray(3),
      \rd_occupancy_reg[3]\ => rd_wr_addr_gray_5,
      \rd_occupancy_reg[3]_0\ => rd_wr_addr_gray_4,
      \rd_occupancy_reg[3]_1\ => rd_wr_addr_gray_2,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[4].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_15
     port map (
      Q(0) => rd_addr(3),
      S(0) => \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\,
      data_out => rd_wr_addr_gray_4,
      data_sync_reg1_0(0) => wr_addr_gray(4),
      \rd_occupancy_reg[3]\ => rd_wr_addr_gray_5,
      \rd_occupancy_reg[3]_0\ => rd_wr_addr_gray_3,
      userclk2 => userclk2
    );
\reclock_wr_addrgray[5].sync_wr_addrgray\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_16
     port map (
      Q(1 downto 0) => rd_addr(5 downto 4),
      S(1) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\,
      data_out => rd_wr_addr_gray_5,
      data_sync_reg1_0(0) => wr_addr_gray(5),
      \rd_occupancy_reg[5]\ => rd_wr_addr_gray_4,
      userclk2 => userclk2
    );
remove_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFFFFABAA0000"
    )
        port map (
      I0 => remove_idle_i_2_n_0,
      I1 => wr_enable_i_4_n_0,
      I2 => remove_idle_i_3_n_0,
      I3 => wr_enable_i_2_n_0,
      I4 => \^initialize_ram_complete\,
      I5 => remove_idle,
      O => remove_idle_i_1_n_0
    );
remove_idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => d16p2_wr_reg_i_2_n_0,
      I1 => remove_idle_i_4_n_0,
      I2 => wr_enable_i_9_n_0,
      I3 => wr_enable_i_8_n_0,
      I4 => remove_idle_i_5_n_0,
      I5 => k28p5_wr_reg_i_2_n_0,
      O => remove_idle_i_2_n_0
    );
remove_idle_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF1FFFFFFFFFF"
    )
        port map (
      I0 => d2p2_wr_reg2,
      I1 => d21p5_wr_reg2,
      I2 => \wr_data_reg_n_0_[17]\,
      I3 => \wr_data_reg_n_0_[18]\,
      I4 => \wr_data_reg_n_0_[16]\,
      I5 => k28p5_wr_reg_i_2_n_0,
      O => remove_idle_i_3_n_0
    );
remove_idle_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \wr_data_reg_n_0_[2]\,
      I1 => \wr_data_reg_n_0_[1]\,
      I2 => \wr_data_reg_n_0_[0]\,
      O => remove_idle_i_4_n_0
    );
remove_idle_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \wr_data_reg_n_0_[17]\,
      I1 => \wr_data_reg_n_0_[18]\,
      I2 => \wr_data_reg_n_0_[16]\,
      O => remove_idle_i_5_n_0
    );
remove_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle_i_1_n_0,
      Q => remove_idle,
      R => reset_out
    );
remove_idle_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle,
      Q => remove_idle_reg1,
      R => reset_out
    );
remove_idle_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle_reg1,
      Q => remove_idle_reg2,
      R => reset_out
    );
reset_modified_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => mgt_rx_reset,
      I1 => initialize_ram_complete_sync_ris_edg,
      I2 => reset_modified,
      O => reset_modified_i_1_n_0
    );
reset_modified_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_modified_i_1_n_0,
      Q => reset_modified,
      R => '0'
    );
rxbuferr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rxbuferr0,
      I1 => \^rxbufstatus\(0),
      O => rxbuferr_i_1_n_0
    );
rxbuferr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000007"
    )
        port map (
      I0 => rd_occupancy(0),
      I1 => rd_occupancy(1),
      I2 => rd_occupancy(5),
      I3 => rd_occupancy(4),
      I4 => rd_occupancy(3),
      I5 => rd_occupancy(2),
      O => rxbuferr0
    );
rxbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxbuferr_i_1_n_0,
      Q => \^rxbufstatus\(0),
      R => reset_modified
    );
rxchariscomma_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(28),
      I1 => even,
      I2 => rd_data_reg(12),
      O => rxchariscomma_usr_i_1_n_0
    );
rxchariscomma_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxchariscomma_usr_i_1_n_0,
      Q => rxchariscomma(0),
      R => reset_modified
    );
rxcharisk_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(27),
      I1 => even,
      I2 => rd_data_reg(11),
      O => rxcharisk_usr_i_1_n_0
    );
rxcharisk_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxcharisk_usr_i_1_n_0,
      Q => rxcharisk(0),
      R => reset_modified
    );
\rxclkcorcnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \insert_idle_reg__0\,
      I1 => rd_data_reg(13),
      I2 => \^rxclkcorcnt\(0),
      O => \rxclkcorcnt[0]_i_1_n_0\
    );
\rxclkcorcnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => reset_modified,
      I1 => \insert_idle_reg__0\,
      I2 => rd_data_reg(13),
      I3 => \^rxclkcorcnt\(0),
      O => \rxclkcorcnt[2]_i_1_n_0\
    );
\rxclkcorcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxclkcorcnt[0]_i_1_n_0\,
      Q => \^rxclkcorcnt\(0),
      R => reset_modified
    );
\rxclkcorcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxclkcorcnt[2]_i_1_n_0\,
      Q => \^rxclkcorcnt\(1),
      R => '0'
    );
\rxdata_usr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(16),
      I1 => even,
      I2 => rd_data_reg(0),
      O => \rxdata_usr[0]_i_1_n_0\
    );
\rxdata_usr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(17),
      I1 => even,
      I2 => rd_data_reg(1),
      O => \rxdata_usr[1]_i_1_n_0\
    );
\rxdata_usr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(18),
      I1 => even,
      I2 => rd_data_reg(2),
      O => \rxdata_usr[2]_i_1_n_0\
    );
\rxdata_usr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(19),
      I1 => even,
      I2 => rd_data_reg(3),
      O => \rxdata_usr[3]_i_1_n_0\
    );
\rxdata_usr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(20),
      I1 => even,
      I2 => rd_data_reg(4),
      O => \rxdata_usr[4]_i_1_n_0\
    );
\rxdata_usr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(21),
      I1 => even,
      I2 => rd_data_reg(5),
      O => \rxdata_usr[5]_i_1_n_0\
    );
\rxdata_usr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(22),
      I1 => even,
      I2 => rd_data_reg(6),
      O => \rxdata_usr[6]_i_1_n_0\
    );
\rxdata_usr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(23),
      I1 => even,
      I2 => rd_data_reg(7),
      O => \rxdata_usr[7]_i_1_n_0\
    );
\rxdata_usr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[0]_i_1_n_0\,
      Q => Q(0),
      R => reset_modified
    );
\rxdata_usr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[1]_i_1_n_0\,
      Q => Q(1),
      R => reset_modified
    );
\rxdata_usr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[2]_i_1_n_0\,
      Q => Q(2),
      R => reset_modified
    );
\rxdata_usr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[3]_i_1_n_0\,
      Q => Q(3),
      R => reset_modified
    );
\rxdata_usr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[4]_i_1_n_0\,
      Q => Q(4),
      R => reset_modified
    );
\rxdata_usr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[5]_i_1_n_0\,
      Q => Q(5),
      R => reset_modified
    );
\rxdata_usr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[6]_i_1_n_0\,
      Q => Q(6),
      R => reset_modified
    );
\rxdata_usr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata_usr[7]_i_1_n_0\,
      Q => Q(7),
      R => reset_modified
    );
rxdisperr_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(26),
      I1 => even,
      I2 => rd_data_reg(10),
      O => rxdisperr_usr_i_1_n_0
    );
rxdisperr_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxdisperr_usr_i_1_n_0,
      Q => rxdisperr(0),
      R => reset_modified
    );
rxnotintable_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(25),
      I1 => even,
      I2 => rd_data_reg(9),
      O => rxnotintable_usr_i_1_n_0
    );
rxnotintable_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxnotintable_usr_i_1_n_0,
      Q => rxnotintable(0),
      R => reset_modified
    );
start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      Q => start,
      R => '0'
    );
sync_initialize_ram_comp: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_17
     port map (
      data_in => \^initialize_ram_complete\,
      data_out => initialize_ram_complete_sync,
      initialize_ram_complete_sync_reg1 => initialize_ram_complete_sync_reg1,
      initialize_ram_complete_sync_ris_edg0 => initialize_ram_complete_sync_ris_edg0,
      userclk2 => userclk2
    );
\wr_addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => wr_addr_plus1(5),
      I1 => wr_enable,
      I2 => \^initialize_ram_complete_pulse\,
      I3 => wr_addr(5),
      O => \wr_addr[5]_i_1_n_0\
    );
\wr_addr_gray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in23_in,
      I1 => p_2_in24_in,
      O => p_5_out(1)
    );
\wr_addr_gray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in24_in,
      I1 => p_3_in26_in,
      O => p_5_out(2)
    );
\wr_addr_gray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in26_in,
      I1 => p_4_in28_in,
      O => p_5_out(3)
    );
\wr_addr_gray[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in28_in,
      I1 => \wr_addr_plus2_reg_n_0_[5]\,
      O => p_5_out(4)
    );
\wr_addr_gray_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus2[1]_i_1_n_0\,
      Q => wr_addr_gray(0),
      S => reset_out
    );
\wr_addr_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_5_out(1),
      Q => wr_addr_gray(1),
      R => reset_out
    );
\wr_addr_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_5_out(2),
      Q => wr_addr_gray(2),
      R => reset_out
    );
\wr_addr_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_5_out(3),
      Q => wr_addr_gray(3),
      R => reset_out
    );
\wr_addr_gray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_5_out(4),
      Q => wr_addr_gray(4),
      S => reset_out
    );
\wr_addr_gray_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus2_reg_n_0_[5]\,
      Q => wr_addr_gray(5),
      S => reset_out
    );
\wr_addr_plus1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[5]\,
      I1 => wr_enable,
      I2 => \^initialize_ram_complete_pulse\,
      I3 => wr_addr_plus1(5),
      O => \wr_addr_plus1[5]_i_1_n_0\
    );
\wr_addr_plus1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2_reg_n_0_[0]\,
      Q => wr_addr_plus1(0),
      S => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_plus1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_1_in23_in,
      Q => wr_addr_plus1(1),
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_plus1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_2_in24_in,
      Q => wr_addr_plus1(2),
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_plus1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_3_in26_in,
      Q => wr_addr_plus1(3),
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_plus1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_4_in28_in,
      Q => wr_addr_plus1(4),
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_plus1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus1[5]_i_1_n_0\,
      Q => wr_addr_plus1(5),
      R => reset_out
    );
\wr_addr_plus2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      O => \wr_addr_plus2[0]_i_1_n_0\
    );
\wr_addr_plus2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in23_in,
      O => \wr_addr_plus2[1]_i_1_n_0\
    );
\wr_addr_plus2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in23_in,
      I2 => p_2_in24_in,
      O => \wr_addr_plus2[2]_i_1_n_0\
    );
\wr_addr_plus2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in23_in,
      I1 => \wr_addr_plus2_reg_n_0_[0]\,
      I2 => p_2_in24_in,
      I3 => p_3_in26_in,
      O => \wr_addr_plus2[3]_i_1_n_0\
    );
\wr_addr_plus2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_2_in24_in,
      I1 => \wr_addr_plus2_reg_n_0_[0]\,
      I2 => p_1_in23_in,
      I3 => p_3_in26_in,
      I4 => p_4_in28_in,
      O => \wr_addr_plus2[4]_i_1_n_0\
    );
\wr_addr_plus2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF80"
    )
        port map (
      I0 => p_4_in28_in,
      I1 => \wr_addr_plus2[5]_i_2_n_0\,
      I2 => wr_enable,
      I3 => \^initialize_ram_complete_pulse\,
      I4 => \wr_addr_plus2_reg_n_0_[5]\,
      O => \wr_addr_plus2[5]_i_1_n_0\
    );
\wr_addr_plus2[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_3_in26_in,
      I1 => p_1_in23_in,
      I2 => \wr_addr_plus2_reg_n_0_[0]\,
      I3 => p_2_in24_in,
      O => \wr_addr_plus2[5]_i_2_n_0\
    );
\wr_addr_plus2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2[0]_i_1_n_0\,
      Q => \wr_addr_plus2_reg_n_0_[0]\,
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_plus2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2[1]_i_1_n_0\,
      Q => p_1_in23_in,
      S => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_plus2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2[2]_i_1_n_0\,
      Q => p_2_in24_in,
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_plus2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2[3]_i_1_n_0\,
      Q => p_3_in26_in,
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_plus2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2[4]_i_1_n_0\,
      Q => p_4_in28_in,
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_plus2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus2[5]_i_1_n_0\,
      Q => \wr_addr_plus2_reg_n_0_[5]\,
      R => reset_out
    );
\wr_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(0),
      Q => wr_addr(0),
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(1),
      Q => wr_addr(1),
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(2),
      Q => wr_addr(2),
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(3),
      Q => wr_addr(3),
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(4),
      Q => wr_addr(4),
      R => \wr_addr_reg[4]_0\(0)
    );
\wr_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr[5]_i_1_n_0\,
      Q => wr_addr(5),
      R => reset_out
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(0),
      Q => \wr_data_reg_n_0_[0]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(9),
      Q => \wr_data_reg_n_0_[10]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(10),
      Q => p_0_in,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(11),
      Q => \wr_data_reg_n_0_[12]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(12),
      Q => \wr_data_reg_n_0_[16]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(13),
      Q => \wr_data_reg_n_0_[17]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(14),
      Q => \wr_data_reg_n_0_[18]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(15),
      Q => \wr_data_reg_n_0_[19]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(1),
      Q => \wr_data_reg_n_0_[1]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(16),
      Q => \wr_data_reg_n_0_[20]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(17),
      Q => \wr_data_reg_n_0_[21]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(18),
      Q => \wr_data_reg_n_0_[22]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(19),
      Q => \wr_data_reg_n_0_[23]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(20),
      Q => \wr_data_reg_n_0_[25]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(21),
      Q => \wr_data_reg_n_0_[26]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(22),
      Q => \wr_data_reg_n_0_[27]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(23),
      Q => \wr_data_reg_n_0_[28]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(2),
      Q => \wr_data_reg_n_0_[2]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(3),
      Q => \wr_data_reg_n_0_[3]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(4),
      Q => \wr_data_reg_n_0_[4]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(5),
      Q => \wr_data_reg_n_0_[5]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(6),
      Q => \wr_data_reg_n_0_[6]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(7),
      Q => \wr_data_reg_n_0_[7]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(8),
      Q => \wr_data_reg_n_0_[9]\,
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[0]\,
      Q => wr_data_reg(0),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[10]\,
      Q => wr_data_reg(10),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_0_in,
      Q => wr_data_reg(11),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[12]\,
      Q => wr_data_reg(12),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle,
      Q => wr_data_reg(13),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[16]\,
      Q => wr_data_reg(16),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[17]\,
      Q => wr_data_reg(17),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[18]\,
      Q => wr_data_reg(18),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[19]\,
      Q => wr_data_reg(19),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[1]\,
      Q => wr_data_reg(1),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[20]\,
      Q => wr_data_reg(20),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[21]\,
      Q => wr_data_reg(21),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[22]\,
      Q => wr_data_reg(22),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[23]\,
      Q => wr_data_reg(23),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[25]\,
      Q => wr_data_reg(25),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[26]\,
      Q => wr_data_reg(26),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[27]\,
      Q => wr_data_reg(27),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[28]\,
      Q => wr_data_reg(28),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[2]\,
      Q => wr_data_reg(2),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[3]\,
      Q => wr_data_reg(3),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[4]\,
      Q => wr_data_reg(4),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[5]\,
      Q => wr_data_reg(5),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[6]\,
      Q => wr_data_reg(6),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[7]\,
      Q => wr_data_reg(7),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_data_reg_n_0_[9]\,
      Q => wr_data_reg(9),
      R => \wr_data_reg_reg[0]_0\(0)
    );
wr_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0FFFDFFFFFFFFF"
    )
        port map (
      I0 => wr_enable_i_2_n_0,
      I1 => wr_enable_i_3_n_0,
      I2 => p_14_in,
      I3 => wr_enable_i_4_n_0,
      I4 => wr_enable_i_5_n_0,
      I5 => \^initialize_ram_complete\,
      O => wr_enable_i_1_n_0
    );
wr_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => wr_occupancy(4),
      I1 => remove_idle_reg2,
      I2 => wr_occupancy(5),
      I3 => remove_idle_reg1,
      I4 => wr_enable_i_6_n_0,
      O => wr_enable_i_2_n_0
    );
wr_enable_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => d21p5_wr_reg2,
      I1 => d2p2_wr_reg2,
      O => wr_enable_i_3_n_0
    );
wr_enable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFABFFFFFFFBFFF"
    )
        port map (
      I0 => wr_enable_i_7_n_0,
      I1 => d21p5_wr_reg_i_2_n_0,
      I2 => \wr_data_reg_n_0_[0]\,
      I3 => \wr_data_reg_n_0_[2]\,
      I4 => \wr_data_reg_n_0_[1]\,
      I5 => d2p2_wr_reg_i_2_n_0,
      O => wr_enable_i_4_n_0
    );
wr_enable_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => wr_enable_i_8_n_0,
      I1 => wr_enable_i_9_n_0,
      I2 => \wr_data_reg_n_0_[2]\,
      I3 => \wr_data_reg_n_0_[1]\,
      I4 => \wr_data_reg_n_0_[0]\,
      I5 => d16p2_wr_reg_i_2_n_0,
      O => wr_enable_i_5_n_0
    );
wr_enable_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wr_occupancy(0),
      I1 => wr_occupancy(3),
      I2 => wr_occupancy(2),
      I3 => wr_occupancy(1),
      O => wr_enable_i_6_n_0
    );
wr_enable_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => remove_idle,
      I1 => k28p5_wr_reg2,
      O => wr_enable_i_7_n_0
    );
wr_enable_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => wr_occupancy(2),
      I1 => wr_occupancy(1),
      I2 => wr_occupancy(4),
      I3 => wr_occupancy(3),
      O => wr_enable_i_8_n_0
    );
wr_enable_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => d16p2_wr_reg,
      I1 => wr_occupancy(5),
      I2 => remove_idle,
      I3 => k28p5_wr_reg,
      O => wr_enable_i_9_n_0
    );
wr_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_enable_i_1_n_0,
      Q => wr_enable,
      R => reset_out
    );
wr_occupancy0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => wr_occupancy0_carry_n_0,
      CO(2) => wr_occupancy0_carry_n_1,
      CO(1) => wr_occupancy0_carry_n_2,
      CO(0) => wr_occupancy0_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => wr_addr(3 downto 0),
      O(3 downto 0) => wr_occupancy00_out(3 downto 0),
      S(3) => \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\,
      S(2) => \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\,
      S(1) => \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\
    );
\wr_occupancy0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => wr_occupancy0_carry_n_0,
      CO(3 downto 1) => \NLW_wr_occupancy0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \wr_occupancy0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => wr_addr(4),
      O(3 downto 2) => \NLW_wr_occupancy0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => wr_occupancy00_out(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\
    );
\wr_occupancy_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(0),
      Q => wr_occupancy(0),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(1),
      Q => wr_occupancy(1),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(2),
      Q => wr_occupancy(2),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(3),
      Q => wr_occupancy(3),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(4),
      Q => wr_occupancy(4),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(5),
      Q => wr_occupancy(5),
      S => \wr_data_reg_reg[0]_0\(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
Wm3a4jvkyGrJZbUauuLXJ9hSETgdMDgCPFsCuPnH2H4u3XzFQeiouXymgo7r3DTsWxLBdNXB1kBw
aIPO2flcMw==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
m5PjR78F7a42BnSusGfvvWj/QhWwotzIhwBCJW0i0LrfPwNwGPqKpNAQM1dzEiOzB1pzZo3VRp3U
bwm8WAGWUI9ypgFzNjSKj63wvhc4c7u6YY85oI882gCZwZqR2iNYrwb0g8/9XKNzS4hQFvelhE59
h/mmXPxRu+d22JXoy88=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W9Bu3QEBmjMzC7jBBiTWRWOO/jWYVOYWtIj1Z9UAZu7J0a/Me4XW1r3L9KMXGN6kDZ6shbQl7Dhn
PItoK4ZO+tg4Z+op88cmEPKEOCC2v9Xp4NG3eDSQxBLPPLMjtZQF7MO4jbNd2Frxv8c/f6Ex/aLk
GLNFcGgC3ADMDK7VvitRgxzLlLNUV1wLBFAxuJl6GpU7wViTS9XDtI6GWDJP/sY4WIm65+FIogrC
HXcimmf+7r3VcayRH4ieg3cDDc6/fFbNyW6JXAgnr7M/f1Yna07GwBK/tU60OaJLhaH8xcm0vspO
05Sa1ZyNSwEebSyvPA8TXsgDy+ZfPOdMfSEFDQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FanA6tLNPpCDSFm/4TsARI534TDtWiBwDvFTbPWyGqs0WIBrTbxISmUysC2n8daBbyCS6brSraIT
130pvrFo54Qx+Pt1lQnArh+xRSI2csNCrWlipa3OkbvTyZRj/b+l4So+zoypyhTUjL/EZhClcOEG
5UqNJwdApGOFG/voKFwEb1ACfjkPF1V0m+TBLy7E4mSphCL0PODRvqRZbgzB95QFUUYJ+ckkvcHg
PUIzewpRNYiJv5Hc27B9d53qLQ87V97LArTAVq8LeysK5nQ5Oz1JbChAN3lmld0SFjGyOlZGRiXx
zrB9gmxg6/Juz914queERuduj6PzqsgVJ2yalA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a/oDlJwLfw0mogzk94c3BOQGW7A1C/4/v3vkQo2GbvdvVEefPnuL2CoELnU/tl6MDTyJY/rmbkyo
tP0U5dYendR/A2WAQ29p2XNTAMWH5vFDSBsKI1c9KXUnqlRPD37invxjcT3d3MUJqlkzextzmEpn
0zjQmDNGyL4P780kw7GeSrJFAi8eWAH1gZPq5gmsr10C1Qhurf5KO4cEm2O7ej+KB44WERIxGK16
jI6DI6qY0Mvg/XrXwYqv9oKWO5y8j4HYukcwq2EPRx0t7lBJm19eEWE+h0Fyup6Ltd8I/jOXumdA
4N7s0eQyqb7kMCeIny8ZvCPYPIyoZlENCDCMTw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
CI115QVslbgGhSQ/+tptFY3YHAfLsU34XRxxw8MwYJpvrR6wGuEhGoBhpEJHklnCbuo2qIzSNa20
8d+itlURFKzEzM0ZYHAbZE0dPlnoj1OYi+qYyY+zl2ckxIu2n6HASWwLwP/iP5RdY/bVvox+rTAz
4KNf+GF+zFnlSK5ouDc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
KyiBtaeIzS3dXkv/i+e1WgTlP6ac5uvuOelr3D06gWpZiWb7GComJaWBVS9SQMJttgynDaUHTsTx
IO/feN0kMifH5PWr/W0/Da45W1d/ikmvBk+vitywM5uPrzP9+9yHsKCxDrF5QLfFb/iVB5j6ifsR
Kk6k9hScI7s1CghuXS4PT5YlX9XyJP2XHUYYaFTrPo+TmNrvMFMYJM4uV1wPz9D2J5kQy3warHOi
pg4heEOV4Cjqn2I7K2SIvT4tIouf6ArjSho43Rngsa0oZ4fmw5OErsOGXLQl7sSRDhTVzaJTtkjZ
64tEHp4tz9UMmrT852zZk5dOt3El8NleWtwlig==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 33296)
`protect data_block
Lv0nb2Nd7s9pK/BegvriLh9+bPbaX1GAJkGqjEHWhCYAfVtMZU7t7FtmTI+4a479v5QTDNYIAeIp
FtbtKTaMMqxAF8IYNIHM3EFvTA2jPHFykDurLWsz8tLJDe1H4DChowrGSM8gp+pR/4M/ANDZJOba
v6l29UDh9wDWjuejsKY+tjagk5nwkWKy9c66PxLzmzBpVIuaBVOcn3FT/buzeGWUBdCDuqduQdgP
HSJwUK/oaCk3zGN0FguJGAjrWPBhg5lufeCyptIFePhQKRPYZvLUg8dqwQRwsbZIwdiwbzuqWSIw
Kyd0UkLmJOkWPjrOOunmbNenTis7Z45tzAmEmglDYxym0uf561gGtdl1H7t5GyseTbZPB+uQDjnp
Yc6MxP9BRsQgUFHK2pq4QMcQxKQ8Pdl7Hd1FVWLwkTwiqpSL6uBd8wQxkwSehD2g3SystXUGy5/8
I4uAPXB+/2x8udGWDkDBpR/JY2nBavcVffdKOb77U9V0u51LfYswyBdIQLZr7ZTIfQjQpZL1Ii1n
FwrQs84RFJvd4EEvf/Izf9jEQKFbpaPLR0AkeuS7WnFxnxsYC6ked4Owe6pDSjELzHptH1WlbttM
rJxSxKmIHQPVAogXML3a5QYVXRbK9VDTn/Bxgh7GMaX3M7Aky7A4WBYlJQORPcWpjWMHjufn2Lnn
1AaUjC8X7vxF5xSfSDinYRtKRptYo1Z0xcuXJ6+dRRZyc9yAed9wq65h8/DhhiGglpv57VV2ALCQ
T/WlzmOakEnxUHugkhcKtxArAxoA2qW32j6ZVXkk6cM5iBwbk02vrtbZThpwYjjwqjMZ6ELn0HZN
m8pfQuHaYcANrME0X3gyRAtauTaDprxxKJUKDk+jdgU9rs7rvjaVrMn1l8XVq3djyl1ZRSn0b6bd
UmyDwRSCjdynsin38xh3PwALTVmYG4nnUw4eq6ipbHysdMSJrC3jjuI+LzgWTtIL+cyAVV8xzP40
HxJWe4rrfJr3e3w8ln9SRmdIO3QdibtqfneEZx93jEstcImllvVbP6DvwnWXnqIIcePZO4jdJPZA
2T2JubnpJlIzBbYxNCCn2q7ABVh3hTyQ5BQ7edVTrk4O3ASL9tAESKcdlISw1oYTHOX++Ok/GDAW
GHALkGgDxZIA39ZsggbQxt0jQ5rB+pQr3SIklGUqBS3N0Kbj0x8F6DbSceEQoVtx0VLBrZO7fvls
z0yRzd9TECYi1rHumQvYBNO/yRecYhvuwK5Ml+P5+EO6ZwRBuygwkc1t2Jv+DMjSY5rSRWeeN4fp
bl0btXbEyU5kRbmz1tzy8mXoMXHa7k8moyXcOeoJT4S96SjjFCl5WrNTb4iTNtud69/KbMTgksM3
BAD3lBF7Y9KBC7zURDXeyVQfhUgZnBLvvD9MvfFKTokEDrclPwC83HcM+4iai04QpIRiEK+rrF0I
TRSW8QjP+yubt6f/PC3hWuHjOvA/qijSwxhgScGDecuF6A2ruUJRT5ij+VWEKlcAYQpA1yjMn7Ey
nudOq4AT1zFP/xEGDn7N/2lZMyCHv23T82dlhym91725ZsLctqX7r7cVdSoeAzq7Jz6X7VD3NK8O
byYPIoPi19F9FTYaZeA24ErNTZpSlRKajdsoqIeSVsb+GifTItpTorG8LaY9v1/8I4Ve2Nxts9oG
Y9WR0Pl03EyGAcY4o2wAfXNN/M1uM5pWajBzBLpCXHrXGoagGt2i9UCau3fswrmQsqUaOAH6vOQv
q6WrhCeORM688loUQSEzr77wSZGuJg1C/EgkzIpE0rt8XTBmT+TvE07c/ZtRtekXvvXljL6kIEzX
SNyjqnoe4s25s2A/1WQy3ZJEGEQ6qMezfahfuIoA5rK0i1CBCipcmny0+MsBLq0Gn4B1CFiNfv7w
gDVRiLNBoVtXIC8EvibT1VJhmUDSpYZAtW+sHVFlhX+Cp+MVaVbq8uH2Z/BWmqAG6Pe5xq+Jtb1y
1DYv90kpaV8PbOaSMbzm99i6Vn6VuLC/babbNyPXXd1fH8MGb9qFclZJZHgrDmFuZzuoRoOCAfbC
Xznm6XQS7qXafhT8J2B2oL3iaJpgC/7JCKUi/vnGiYqmDkKl38N1NGU9edooWCiU2czD8wz6vQGf
0nn7IkyRI/0MA4aS3G5CctnWW90g/L2ns1qmH+bqKlaq3H7eWP6v9IVc0YzzCVA+jOBa3cFf2qb+
aKWZTe2WmEQcil2Ybls81tM3X6zN9EC3lM8avPVN3kJzrcAj728GscU+97jzA7viLk4+8Du0ct3S
Ghgp2CKVyOBX7CEbfrFb9zfYjffUfzEykrXdklppYwpVYAIjCiYlQZeUXiIgTR3gD05Y+5jGeE93
+RoRnuH3xO98zxIuCmepd5IapUDEzQdeel8wGDSXZhEyYr62SbnMXIFFEpDLoUUzUzZTqb/a6hQV
xZtpXb3peUQ2ZI6uLWlD+UmEuE3spv9k8gN0m2mgEmpSFAUE31cQUZR+UOyEW3dDyI+soGfuVAbp
+/dktXPIIF0jdZSmbwJymmazKv/4pQLEJRaG/wAzutYVlytX8OTC+3nNsMdjCYHr2rv8gmwWX+XZ
i1YrpI7nYANwssJImatxbMY7QG0aB6q9Xa8sJoM8G6MO/aorT404bFcE6EQjvOuBHhuCBLBDRi0V
4C3G8gCrZJ1yKq6hhT0Tqh4uWQsbCvnkfvlo+SLrqGSTiU0evVE8UNIt8jHJYx5bNHvNNI1L+RJA
ho+eNbhnYX4jj9gRLaVCvccOEZqSh5/fROx15o371OPogg0ht06Q6HCCjl46ea6Vm0xOWJcuZCTN
4CU0PTJG8GqEw2r2otFmvD4IZcImOWQqCwKpVjYkbHNlbDrVuX/YXThlfBlKpVZxuChOPcqSJt8i
NgtDKUJW/9wxxMRJqMlSV7tPEf3JCFB4ZzZzwzDHm/zELiCVksG9xpZKByGLLBn/xAOhdp3et905
yJLLDNgtEGkdBr6Sybg6J5tIDmKG5aTCQ+ysjNr7jhXjEdx/Zd7PKMn+8VajrJA07lnkqTonEpy9
VWEk2P1huBoAznpqr4jvRjY6d8Qso787hYuiEPIvzimAAcwjS/lMHDOAqJuIzc3VqawxfcDCS1RH
RyROcxWD/4UgeDuXcFJpCVgFM0/M225Rt42FLTdC+aT3OSHN5Q85uACaQsNRfij5+UreJH/u+zz7
nl+sJ0JbkbbOhh5ECwPmGaB26l6eppuvgqL23OFnGDShgTATVVJDk4YysZbfyoYRTWElrAeJ9S1c
NjRLYfV9u5rbiL50wHoQrACu9jLtXkOm4N7HOUqkQ4QnMRTuZqmI69u1BwMS3Oz6SB+INcxNQRUB
M8rW801+z12h+fLdLaXyOUaoyP/yyFkUieyGv3ax2JKcHc721QuSNBs3yNpIAl+3ODcGnYDP5WAW
ub30wZE6NXgSvk0Aa8lRwgwgQk/668HVhrZA4FRw16EZvNdr7nuw8FoSHWinNG0BwkNZwTDg/SD+
N6eMatfGR4o/9vXvBXVpbJZSafBhXrslUfY0NgTSqLp/LMBqnZ37WePy+IH/MUUp2uMwfyNxusb0
vkyWambrf0dhFUEDW4Fl1pEiXsUlzUYbfwFDgBOq1racCaNUP+sz1UrPf/Zq2H7vzr/cUVJDqwaa
lZk9XO8kF3Uh/tp+5pNSQnqDfHr8bmGX86wtKj1FALjv6xWOuVo6ZuP6rfHlMQFzic2EGo4WUgcW
raQNrXWozHkETfySCvY3mgYr8XnykMCU/CDBYXKu4YgrFoQJ/4dVInHUzjzRQxBMBecZ1vov9v8i
R33QHlIEoBTBEDp0PaJuMMTExaXqBP4gWtJFFvpdpsxyJ8IheVczyk96SREsFO9u9oMFRDdRHnmR
6bs7GhWdzfcAxAVRkYFaLafrm+wYUg8zMAufig6EQNW7pNzQnJ6RPUgrzALH0BMxe8vyqAvY5ASF
/GzakG7iuI9QXM2M7/0lmitWtYiWcANG7XLMDh/LdQDxSYkJkQ3IOjB8yW6wWtBbBvoDWelGDVux
GYVeBRpufMqVJkURuw9sq7hQmNxzdt3hhGE+QaskZfsP8WDthyjr/8owVxCRGjRUCzV8vHIJsezz
eXsKFyRG5g80EPD6nwNkX3/nfv8HrNOOzZCtGPNc61FEHQzeWhFaua2A0jYLeOvh43U9G5tgci1y
4IpPDzWEDNSSsHw5VnKY80jDV4PsEVsnAa5Yv0f+R82QqPgoQYv74ioxdnvmJ/Mee30rydZ7iJXD
/LpXYusyDZ8ORlxmPE+SYSCbeyRrCXsisBrNgEMyhR5CIhcmZLmQFDnv0Qq02+c2Nr+rLGbgO8oo
0bU+nU3jcpeKt0W3l/wYorEofDiwoTbVo5P3gQbNjh8SaQIoAzqmuY9pe0nmPUaIyTDCwJ2jeTnQ
oM6tmKJucVfVbpfHgb1lHZ3WTtuFH4WLRYyUCGjocIrq19FxSRQDYm1+Ew55cCVGRNVm7l4KlePv
DJywG989Algb9dsdsyh/zBWAd/5hKnj0FvS3ojZIcwyzqbRGnnfc0EBIFdazeCkZ3mp7/wse6MpM
0TRwFWz0vcgkLNZ8W54bo6rqGZdCTRGRN9zLfcdVVTiZSCFnfXtVaapW2KFWhA+/+IZxZjeA4oV+
BRu8vsS5Cjj2l/9uER9Q+MJJRliahPmT6eBCyxUnLDYI/ngh2scQodc3WzmYj+eUwazMEv4eXQiU
xiiEnVgo9ISsnYcwIpCDFBl029MdZqPX7iJGxgun9ukOKNz75fs5zqP8pmYQwNLFRLtgJHTHIqoX
ZaBfQFX4/Wrn5Sn6Io7N3aJG5zKQ4K2uM5/s8wMJeS8MQu1o+0zuMn0+5hSyNeO7ZLpgTxvDXVMO
Zg3lbasnUlj2Z2m5t/ETmzpbCp+fveOTC5Q06Emq+ocuOaSWYqgGAqwwm2d4NTPDsDX/OFHn1Ulj
VdrkZv8hhre7ROvutmAhb+Od1t8kqq/fsBA+zE6cUNTkX0YmiqoIGQIL3nCqH9ZUUeNBfnOXNoQ8
+cn26wEvwHFVsT1r0JEQ28d1gP7KcUJr/20eqsTbd4xyvZ6NDv1q8JLObrtsgxpEBRfmCwUyD7qi
GOQGRYpaB5DRB1XkmdGoelaS0bpivbaD4tpCZjG1vxaKiwNDQJI2853H0Ot5zbIe89SJvP9BnX2I
Q58CfpGXJQYSLO3vS2OJZogv/aALed+PtcSvcABubDWBNkMSUSTQblR6SuxdMKVO04rqWUKF4z9T
v4ZFoIiFgrHIRxlStDI46OEZvhj9paT81CjKBbG9fmEVFw1Zngicy3Avd8j3FhUWMqyBW4KzN2H/
RtkqXkgYeI0z/Du6eX8uXdlf9x0KbY8RMUloRHzsy8HI3Q7FE8GxrQIEodpxYrTi322JYoddEh/R
OgZ3zplKEsylWzw7UzjTiw/V4X2mySqmfV8pURTvdfNk6GDLqPdSPjBhoThf9h4JS9k3dMFWoTmU
dhhYmGqLaQnrU8S7PuszdBjX+24NgKk7Ewb809BEmR2MbnMKLE4H1LuJ1rQ0Dy5mZAg7bKvSewxI
oe10noa3rD9OrfBhxy6IHLnkYcujHfAqmMnce0MEGKz3x1W62bme89blRWRVs6HJMAVNw000fZwJ
36idUllx6ccKzQKI5EcXnhrmr04fov90dGwp9CDNp7hvZWy+nzmxwGefWL+dwRf9AJ5s5U84C/By
d9wHSiCjK1RoYVMQ7KXvx341p5isGlkyLJszG7lAkcV4htJd8gdls7tLdbRM+p+b7R66HAGJ+PDW
RBz5MGet/WrbJcvWDNPBrvqGZeahU/HruEDkRd2lw24OQzh9v+9LuS/MIms16ug0NEAB0DO5JpbO
lt45MDT65ff8AZYfHzBUKLWTGQSzSp/ejZa4he4SE2KUj+VmzGcdP5nRDyeRZYFjBAxFhKbmkX/g
5pVGXettt/E2zTCFibePwVTbkLPlvcmQFzk+ZNTKjsIwqo9slixIRzCZOpz+A5T4EWdukTim30A5
0IvQPEzKlMPEPipEmHTtyixKXBLl1mtMus634SmamAnl+pCnOyaXor2TbcGGUFhwfvLLY90pTiNn
uqDl8subFh4xyry5yGhTQ+Tc1OxlRIofjYqRamTmFDxDWprgFvz4PK68oydRyhJaTLxeaKyKxrgU
QQ26dYuqP0IEVsUkCi6ccWHivdbmYK5lzHwHQi9RrcMRv4jmE30TL77z2KNk2bc25H4sQUXvxynr
IsN0MZnatTwt7mYeduq8vuwfpSxIKygQQzgvaq4QLeVlyRd/KyU1Jtfr82L60IxSWFLbZ0IPdKHb
lk2NWMLwDrc+PrOc7O/nD7lOlL5V7MDwbEvDRa34hA3tC/6mmv2VBJv6t6TjfBMB6vLWy9JIIELn
y4MhnYuwHrx6MUBWM6e5813iM0KIYz7YC8003yKHk1DWoejSwlg9bVGRE8v6tDAQWTKtm4kgDcsc
dO3hkbyUMup6b1j0y8P2AGkfR4HE8ApsZ2OEbiFzhHpplhTSapykRysexlc4HP9+OllJD0pxyVbD
YdGwc3FeZhh9ArkHIzBVbld+rdQp3TlYf4Vr51F1q0EarB0SgAfD0WlMUB/9MVu5VSlSSOIWMWBf
/gI7T6F9Bs37YAnkrHT8x2PhmQ/EbyBEorq1ap6cImMLcjmyKQgHdGXqUUjsuZWtfFBKWPFYC5fw
3b//xbYd/gHO64mHmZjnUWfRtJJJDrXASFGJ0lE2lu5prn3APN1dSWC+ergWE18hn/XWXcPaW9Ce
VWkHMo8gSKjviNS4i6RS7y2Hls5cHXppcgLkV2nRq3a8jgT5iyYi49kilU4GbAj+tGPwzIt3aluu
IuKK9G5zKN8PHD0c23PGj3r9G2XSoF7M8doT8Y8C3q3TIe8J8YJ01EfCTrMdOMdRHMVOZ3YQdTZL
f6e/YVLPqQY4wGIj/q1JtInNbomCM87DLH2Xz8THV8I6kY/WRfEHKzBrBWKqlzxFY1dX5l/dSqJg
Z6Dho1X762SLv7WCTyOf0t4ACTin+GBQcSYr1OlbQIiypDgI3aj5hj4AnwIDDE/bSJvsKhE0cFb1
lw73UMN4kQjXqAJg6r5V2RAFQ6BVBgr/TkigtJrJarUQ6KEGUxes/5xb9xXGEMLFXwrL4qxNZGgp
jeKaV2AuziEh1kPOdCUU+otpChnwT2x0+O8krTrkbNuI+/rdk70Hs80GB3XTjp7Y2PRpSkUaJj2O
bVwXBesxc9BPoQ9g+inQu42q7gzfqyBci7k66F9QAMjN3sK1KxTxZmX6/7y+Ss85CVYis+01YaKv
+rHNIEBL1OX6m/eLa7udfdhnbBmbn7sbT18n0xpIlConEau3WwKIXhpYMMUfbNvj31A4rqcmXygy
JS0suyXIcprlaMQWDDUvlA2gesbo5znqXLE8aK1/Ss+x7Fnql4i8IGt6kmnSrTOoYPKVp4lF9lha
RmTZilgGGBYGMektp2nLFjjjlfRY2ZjH49J2qhuAjNQFKiqlirDJ9XRkVPN6twHr9as3OrxvhDNj
Se27pK4Tz9UqKSdyjQmGX5DdvBgk0dY5jVyRbifNwad3WBTNbt5T1KZAapSfogpL4oBEXaJRWNn8
nOmvJeB1iVULhWU4PBdy10vmxui6ztmhbbxo6yt5QvCj+Qt55ldPnFynGtjCGCgb86rgaWbJRivT
48coMmPaopvH0HNegu05DLeLTDgmGIWu/qJkjy5s6VIMFjh8KWrpLUUI1Wx7AE1JiL18EIcBx45e
gc99MlT9s40WTfELx2n1C2Dx09juEJy/WwO4mApohJssStOpaWCZrXDTxPjQmJrv5t1M3hG9XNt1
1DxNRiE4B8KY0InarPkYAZzkSR8i114illV1caZUqkEmmKPJZYhz8lK7QZCENvU+kETespwZXYYb
nTojQxbyOC0Uz9aM5K2v6cH03AvcKJSMwYOMqk3WjIryxMSMPQr3JGt7mko1G5vsqDsqr5akpy4F
RWlrWWC6jSvCiR0LwcPGLEQVr2g3p4h8vT9+NBc3yC5BSDmnmfhmWqZGZmCTOAECbmJan+JRcBEI
OX6MT5a9/KkJJXdEW9hnH44641zJVEc31WlbedduEa1YgySqZOO1wgl72xD3dEtrWkB8+8Mn+MDl
TxO/+Xt3DpSaw1V/Qduflt+oazlVwsmslWHdqmsz3LMbfgtBUlNhLuuNBhM8fPprk+mzpwhNZC9/
5DQTXSBOkMHztP5zfzpR84sYgqK/r+LtmOZLALxBkFWXbncMhrm4orDtPEhFIO1XRUzc8KqKCpuL
ogA4tTm3/QutXLLIcGQtUMKfmLUdJ7tE/EfS7LHLHlFXB5NIfDNzfOXontxVIFloCqRz5yHK/1uo
vLxnmJaIXNZr/FeUYmpaPL7qDmXNqH3CcvzUpsbpuLBYqUDTMpK1L2uMr2yOTkJtRZ/cPWzJAoR+
yTau6zzmTnSeHzA9x4uZWZDqvntjpdCn/JdKQnKeCvJS/3hGzkM7FySgIqdCCzboW0LXXQFH5PLK
kLJxEc59zn1T7UjyT1OdneSU6cd1ZmFpZASCEZmFGPYHIwiifyGH5ovHBYNVMGCib/EavKzLzyVo
usRxBNSu4TRh5vv6QxTEiqpFQniJqUGJYwva72FZ0p7zDSDq/7ehNHpAe4tesx0GPpwMHxCFFouB
VluMhnXwQLTXVQUdQJnRlqgoPKxthY5aIpsXa5N2b4yKTbXu6ZvphYcDAtXe73nTnl3pXsD1Fpwg
PMAtoHod1Ph9PW1QmV3UKATU0DV3jVP3EmWeZYwTx/1fSBlCQ+azcF9fRPLi2YuFJZf/pCEd4bUu
ExHDBbIG78/T5MP7mFrsWFvo+FEIVSZ08MEfnaKE61gUkuZdA/qv1lgY3hbqEo3o/KHRuvIODTjK
aEO8GPuqwycjJk3ZkhXKZBRUhCvmaXIQB922cyCvmSo/NH7KP3JHa2paApJUNsJWMrOZCf8XZO9f
b49kuZt87fkauGx0CmA4JWzpcIjhFzASfFNjg55jkNgT2JJswNLC+kOSLHSJoYG7dzU3jqDO+oLI
SYQhKlKhy5AATPuSueDx30CG+pZc2ASe6kEPEY8YOTwY9Y3z1fGLz25hkWNUje9gDRi4Hf5GRb1m
g+H8yUjWpkdK+faPUSl846zUooMUGbyYGfFmIthLj8PwVvmDLTvtgZDIXavKu00ctrhjjDmldAZL
PIr999wXx6whbd73Bk7M98WFZPTvBDx4i5FTIOR553taxA6TYq+ZO79cs7W4AZMhHkxnus6GrC4H
MaiG+7O2FDDHCaF03ClOJDWp4IMbxCFSQ+ABWFDTsVlxXl3tMsbH+GWnwKd6cCyRI9ivS47eDU2e
qx3FjQGr8G+6UGrNv1XjRbLQodBy4hzy8CqxWgDSA4ZtcqIXkx3/PLoqw3svaONsrZRXmhaoq9kf
G7eucMMG7C/GCNH2AW26rqJ3r4nTxRPm0HDc5SLAizhBw7MvM4vR7r8sW6P6MDYmmZEfAd6ztrHZ
TA3p5T0dDK3GYVm2VrZwnOnFGlynjmj4dPInjrrThNy4A0xWnbx/3ajVNdkYH8lDRXT0rLgb4+Cy
q4wAO518DM/nJwygg0IcqokYQvUaOu7MKXNB2D9JOWW/kB+mnZC4QKbPGfwfB5rsteGqaxp2t3jK
tHt/k44LP7rmx/k09Mf7h+wPJWSVyMT9oAa3V0aLa7HCHGm4y+3Cl1ZSh7hxrrQcOMl6LUsEZ4+I
sD4Nfxjs5HkdnCOMnxoe5wJnMHsJC7MnTXx2eUlUW/ZE0d5I4iaU+EDp4KQPRd7ipqwD1GgqvjVN
CIwd77l+HkaIo0KF9fPck0hejvT2Iz8FSQPgPgS+j1FG926Wg5/aChY5Y4sH1qznhkAWrKfFSIPZ
rsTddEzs53G8JZmafPaHvC2fUV0QZRE12qPFMsHv3tx/qOXR1QWyX4mSPaq+HCkpki8cqZ4Muy1b
2d7FzWggvUYg+bGWl/fh80ADkfpP/iBiMaRjQKLoDirif1LibhYxBSG8enJpA0ZlFn1u4Kl3SexC
hLMfIlHv7Z8fFOrPVoa+DHIRw246yhJoRVovR8YxNtCqaS2vQDMbGYBfIySyNIusimzg1NrpdkS9
oCp0wd87Bw+WInpzNtxSeB/9byBh5UKP9gBC0pokgDk1BG/JAoYvdHP+cR3Ps7vXI+SOxGh3MVtY
HEfmsDvhrlkhguFGB+uz4MnmKxGDRSdGdxRN7Qk7UEy5OM4u44EaXIgj0ud5mazWInTg1n95KYVr
bZsjjMOJbOK1+/ZLLmcB2YR/3zZK/2On2+c1TSoaGq2u3zGulg1CMRC27nCUeeu9y4D51uxk0y7h
vCZyubpBdRerbK4Xcnuyo0ge/6OmnLV816yJMwehmKf0kS4txYZ0zPCSXIli/M9Ws9DmFk0GAPGL
5qAsX2VKuU4rXvSzIZ6WfLqywC/r0rQF+o149ErloVG/RfE6hvebHbeGlZ6eVcPA2uHhd/kjRNPk
Vq9mVuYS9FcM8Heu8Ypk7Th4/o65zupdApOG8S8eeVz7ysERZ97rPERe5n7TuTFBq2r0q17OcBbW
KstvYg7owqWgF9xgsIAmuF6h8yKD5H1liL/N9GMyeYSQIV3v8w5tbu5g/WesC6KnHE5LzL50FNAv
JcNhG834T7shP6fL4HVoAOG6V5qZN0+/jhmP2g+kfQwyM1bTs34Mp0nCCaogY30DxjHJnzYaA5KG
OIzzBsjwtyyvSF3iUi/dvR0XLiOgHoZboSmPPdGCzZ7ISl3NVuOyp3xJpgKlz3tgThJiFHb3mtmS
Hb9VS/mOkm9/mwz4qNMl6mPQWsGO9AdgmKirlgiduMAfV1iq371LfAt4YZ+EzOEAR+tnPgmWU8Vy
vUW9w/+X2ZaVe8bizuEU9Ae25lBhoS+3rKCitMySAELkcNslqtNz+1bAKzYe7sDEdne0+L5p7Xun
MHkPOBVXVqr+cPG3AnlP9+isnbl2Mx/zFTqr7iG5sXu219ZgY+dyKgVeqq1M9u4jdDXfzgwPcGo1
unClE0MIsMVp0y7hgR2Ax4O5pOZsCei0rrlf7/gVBnJfmvfKeId8b2r1weRPIUu0c2c1rW6S9NRA
SLjKqBCP8CsbLDf+1lOmBbUHt2oPUdFE0HU2ynRhXq+ywMGclLKqgz0duO9r+4U6z7GByi3+rO3q
PXFOioHxXNsS15B5eIxSQiSzavTm66qBIIEXeUs72wgLAMWC+njVZ8kls+5II/kiquW0mmjJW9cm
UKkLd/V09BZNAQNsJBNf8XaIuiEWJIJCI/8LBszjJkXTKyAyfE4elE+mw0x99N6zFbT7XMHeOjry
7neua+Iyico7nNzR5tNTCXKHzEgoEW4NKFfaHQwm0cTZbzeq5ddao+LZkeeZU2lpWXcIhhDUn2P4
JwTS6t6V4uCHS2qArRq78X53cl7iS34z7MHHNXURsCpMgV9OvKVfgz03J4QcTh6et4RnmJfcNw/T
l9STKNL8XF7aZHvVeVuJZDSkjI00rIgyh/w0SonbxXSkq9W/PkAV2sUE0nSL+RkffLWQCMy9eUn0
k0zTC5iWO2fQ3kgGwRMEiG28wJUIJtvK8Pxtp2wFYxn8Zq4P6jInTn1T/UiBZ6DX29Bo8Heyjieh
kwbSOjEqNhvB3SiZAxKF7fQ8USh1Lx70n/Qit8WnnVTeyDJjdwoaBCs8m+vYtwUg/imlUb/DgDsP
wky+kPjDGNcaxA1DKXAoDT2dG9YFcQLHNMYYj3NB3Rgt+coF9knU72ROHuk0wEyxcSBmxS62C36V
q0mwn5/OIZQxegYAdPyD+bhf6s/CNsx7uK99sUYkIrgirMH71CxKBAiddE0wR9/7FzggDNh1jMEq
wJbfnc9POawcTJO4Jq0TbtKV/7Y00WXrx8ou+aeL6DEicaXmMgBYciku6/tN1EpbPq3U8s89O4mK
3d5uhwrYd/Y8mYiFOQNUwFYuC8BrKO/zoURweRhXkiAyzy1mZCNreHJDz8ffjXXONcua9yVJrCA2
a0aIXcX6CSeKXJb/RFnk3P8iHaG8EQ+OMlJ0Ee5kY0F3LbcZeVBDtHK2qEZwdqJEbZwdmRyHW0p+
oLEa3VL46dDXSEzI05PGEq91juDBX13k3LahPrWIO2BKgerfRkOuXjMX9K7kCIrADNvJLwTgdIW0
3cQ+5KtlFkwJcFn0djyZmnGhWlb6n3ZelegacdLJjm38mvG/w6vWpXJJWogZFjM2UbctC3OZBA5f
jAojt5QIqfDNJ/pxHPlKYUzykgje2T/Q/lBCFL5rmoKFx46vpmy/d7XbqTZaoGbGKPvaAjjr7pg2
8MxMbi/VqvQj5hjxec8DHX10mZjeA6Zy+YNjLrc/liJ0UgJHc2GpOFJsg6WVZm8CX4aNTHYGm+Xe
YLJat5+dZiWhpfQyPYA+z4/VI9Ush/AUqYf74c2Dncilm8HYfes9M8yp+/GgPMOjyCR3/aWhI/VS
6lMl0pc0O6+s+cy0JK0+RvHn2Z37esw1SdCPatVtEJ9FxPxvb0buDj3x7+OdLcCQrrBf03w1jeEe
wmaerzsvKTyZlPqr//ye/3wObwreIuQxSBdcsWO5jd4quxabJIwZruZrzwKLi0Vl6buLfMFeL+XE
O7Ig0UForWgOnniIBvLzQkVmDAADvgT/KZy+ujC5VpDpAV6KGIsJIujtWFK+nbKXfqCvZNE3HVK5
qrk+nPr7qcn6jdMdoj0Wz8VlIHir79k413Cu2sVL3HmbqdQh2D5J7Ro2MM4cTMcj2j3tZj2jbV0c
NPfG2XM2YkTG6XxQlj7hiO5hl12Zq3uujSNvbfLbdw0PWn70RJW0Y9T4pWu8ui1/knVdBxNCHviP
j86BU6goMevrqlDw0uOlygxQnnP7AB9YKx/W2WWfDALKZVwg+u+v2bn5SlUl76tI+IsFIbjQLTuD
XAThmimG61SlMRjXLVYEAn+m5rFQHOkFZP9ps4mChiFL4I/rnanDKFJgk9RGQnutHuux9N4h9l6d
CKKvnrL0xAo4a8o2KXZV3UUxfPUn56ErPnf0mnZcCYPA7G8VpVY0lwusZxy74LPGDHScA0VjuxCp
ZHrSRY9DHBdeYRv7zNIb6CmfFUiI0gsOsDP2qe20lXwrFGo3NR3COmlna/lf8zlM1fTriE0ufR0r
5VZwKtLDSZ+28B6erDuF3opKm5DXicuRyEhyG5/FZFkcL6mha0Fx9RmuudTTUBT8FsLxxYrrMZ9c
UJ9Lh7qF0b0YdKfRK0pxVp74dOuasvmr1xPcp3PDzXfm5Y7rMVZiv4/EIXgli851nSP0+8BEhhQZ
LHxvXcT8uqgkYl4/MNa+QWCGYRNAVgCAK3cl0zgz4zexJosXID67OI+5MCEY2EF1K9IqAi7CJUOF
TcZ6wcmlQXYK8jRO9FAwwzxmasI/D2JKMVQ+etXtEaCCDrZcB9nC6sdAY5IUfmII5oO9AS/C3kQn
Xzqq4mrjiYJ7xhgmKsogvjVvgHa6AS5SNwKHY3UUPu3cj3kC79adxm0bbajGBaAb3LLdAAtadr9b
zPsKV3tANjrYGzQPUMN2ZTaWpQY9wxhrDVk/1ruqIgdoXRfHYNVSvlO/zQdTBIhijSX0LTQoi+d6
3m7Ko2jidb6xMjfIw3UwOnV/MEp0Awjr/deS8mNHxRnyJAYiE4UUbu++PnR9tUmCqg1pMM7VwLuA
WDTr/W/BctgeEzTVeMzDo6ZwaSTH20PNmSVgsJoOrpbg8NK0nmp7ir61mQgLjOAFbl4dFG04Bmuv
zfgBvcxCGukd24fArQlINrm0tJX/xVBGQ16Eu/rUxWko9ds0kIlOD4qn4Qwjgqbjjv91pawY+PVM
MPKBnzjOw7TUQB8HjWvdD4++5H9RaQnjJI+rPJTgDUxmwusLaEjfAikgWeXh2Z6fN//4JC8Jh1GC
WUuPrLWtVAxk+H6M9inUSn8bJZESSejPO17Kv/FWL0Pd6/7VcyPHJhNFLxsp9N9Td4YnrnFi2d+K
fyvma1huYgOViJq896S9bc2+KMk6JBeeHOXLycWheWqmEdv/kqBQFjDv1d3zQoUr9WqsJjmV60I2
nRmaruq+hJrvak8IQoMZQKEuVtMg9NaavsWNDqq+t4jb/P7zdwMdVP64Zk7LcgJx0+8eXCI9aw8f
kvoRiM6QV9N87ODmneaTA5vvL2bMt41ZhC8Zu15Xej/aF6JhQON3fgXY5AdDHm426klkW8BRq+gO
/EOEtJPFcSnYMzq2ASVfrf6LLvVcC2LJFfdA0vNgl1aPwvW+nTziWzo9q2Lusq6/H/8e71Wt6bfV
pzHHTDuJxD948BxvShZtaID3iTdYona/va0zzL2vyZQ4QMH2zkRoycqcsAgq7Tu5d15BXZWRTen7
AwXoubmh7ntdR/xrbpY9lmfCgZq2F/Z68BuuUKy5mrg7IZEHfj1TdVtjMkaaIzyT1cF1RCqhzvMA
hZHs/sp78FAHoOwgDJ4/jfEjx2VuuBA9NqsqC0Ek4e3nv4vdJI+89E/WsbvmsdDun215kLzfSx1e
/8nVipg00e1BAfIhHqEID/kS62cqx+znfd7K4ePXItmlblQ4p9jvGPwN1fczRXicMFZ2Q6+bog+A
DGNDIxyTntlN9Z6E4J+8NPSRPKcIy9l2lj7mp3UjaJAvSrhmiyxaUoCotZMRGVyx9vHD+a5AS4C6
VJ5Z6p/ec8U11I45yQBbxJbh9va5MfU5h8HTCgIRAapUS48E1a3drpou3DS4FnspbwwudhbrAaKB
Ic/ZknKqAUfwLQjbKRIh066OhIYLbx2tDJ0a0dBmJYQgxegX0kPg37Zyw8MIYDEev569CYhsfk3n
mGoYICZDRR3N3WovYJJa+nZLAaWDdtRNm02VZughduJ+cZBGeFzT3zfaYsPez7lR/7u79jRFGs2m
0FNbplwx6KgnovKBwm2SIrMyWt5k2x/G2Gdhytf877R0OpFh6NvpYRlnVcPHicsNdBkMQJMjUqnj
CPptY19LNbeJVtL32/DFYjBgPIcjTS3wN+dHyRR2RlFE7GoSesaVS/uwluMC/8HrVDom2ZZHFDzU
EOGyZNHlVrCxnoFCbM0FB5/0P8XSMKsrsoSJTRmiTYWmVkvkFDnEjW0y4ibjzInzZEUM7ao1ELcb
H3szkj6QxgSN9FjaJIuLR3qdX/1CiqixRjHb1q4yRBVxzaKdvTrYv+qV1wIlijxFYuy45kRbwTlr
+IfnJDbThUSe05/FCoADu7o5ftZdiIUn0QwSucAFk6Ol7udnjsaqTk8Qc7Vv6CK0LocsmgN8fiG/
fVJCiWcuPJD8mlY+v9OKPuRrufBXBCwLIWOBdKw83C+rI22/M4lmXsMpRBrOxxwAkEIsA6qTMGRN
BWWQ+9dYufQFtpJChY5fErk0zxcXGSz0pR0U2L/CBslQbKOrbNeCg6KH0iPREdPRQ2r3LlIbPbm+
YqTD1RN06KwXlx7xMrh4oFqPVcUT5/gIvy8p6wuzCzsnczcMKk24m54nmKRGVH3B/KilNgVYnP+3
iShdTW7pyYtf9OPkO3D3EsTsjioRnUvJkuC9ev/uyf3hjHrPeHM/cBgRXpRhSANM/95cya0RycVH
EmFMDc8ARNOSdMU8KyKWcc41Ajfzj1Uhg5N/Xz9u7tx82HQXWp6AW3wVEz3z1HKwXxt3VLmHjt+U
X4oChfWJB999l88r7fAJW+slJkty8lEllxLBeNx3B+XL75u/Dpf7MXGWxjHVgoB4cmPc4G+gJLWj
S/IOvcEdTtrUqmifh97/+xo2mSAH3TrebbNIaSFst+r25GWgNAeXUmiYO8QBWXlm4LCctZ4120/9
XUn7LBRQOy6Jlrjceuqce4IvGs3kXUkAhEdlkmIBx84szBcC6ASmzdnl8hMg2yy46LL553xQwTXb
EChiaBwG717bsKmjbx+NCrGlgNzJWGWYEZwsyfT3XQn1bbTvOmAOtW6pqSHAR+ZqPFYkni6pLTFX
y6SQLJ8mZZrIvth56Pc+llU7EXbVfHWvRDcFgJ0OCeaVYN9s5ethnBGUqColPsdfWO9/8FEv7cgY
9VVd4MybWyZpLtcuRXvcRYc108wZ+ciEadXQPsljXc0Cv/3wyT6jwK8Ma1b3bLc1BINXXIujZ40H
/Oo4UYbXc8v3otGhqKxXfYd/cQXogQ/Ji8v5TZXnVWtU71d010zTYk6smb6jA8eg6XTX5rNtTtJI
uEKgZe4fzjAP5P9KHJyUQpvjL8R+aJmJyrrpsJCedzBG6jK/+OYKz60G4DPmhZVvzWDerKyDZlqS
W64uBHrmx8Fn05VGPJMn5q12Lc8ank+/nWxV67w9MdSSLHlzoIe8p3N81buSp9TxVHliJjVHjDIq
PAzaUl4JBEAiJKUepd6aYycTKFoI61TSXoOSvlbZOkaOsVntZVgVQdc0Zf9dlgcqOfD6DHnla81x
JYOxavvS7H0MhVdH6EBj19xQNdYIhQaE9Uoamx7XaP4Pa1V07LRLnHMnLtfbyBhYeMRJJxZY/mSV
PnlGQMPQVuqhY9i1yaPSDuxymLZUFpX6WBGCUrB/Aw0ly3Az8OjaQAQ2oa9+QKQ6Eb2u2Vs1UytU
bWH51aymkf1XvV4H0YMhqfq1xkmb9yPzUILZ+52Hwv8/Pa3N+t32vLGzhgZZHRK3yKByjqpQTsfe
sz8JAKnoWCNgaBkaEuLjL4lcBvAt+6UEboMywhAgcZZe0gH/LgHQwsSfFhwqZHtBFv2QFJ0E10KN
4ud8IBucFJtjtF9RFRUpJDe29T7kBBeLOsSyYWFkSAAIl0z7jcHubJUaBL7H4q1O17FaOjRpZvNe
WlsWgRyPMIbPow34jelwy19eel4YjZtqQlPF7mZpbSfLb8TRLg+r75yvESHutfcKxSRNARTaHHL4
QgWWy5KYFoeRxVeGIdkh4qZ9uO1SBSo9rw2VQpGbQ0v2+z3fhuVfQD/QWeM4LX3/s4gHcSTb9rBN
bd3Q7YTDpyNxpZxPba4G9ud8wPhg6jspLT0AoT6mARG2XT/C4xoZ0WKJUEUtZyg7MtRETsy97DeC
rYJsWrlryhsV3DDXvBnkN5vJ/qIgIShFZxNg9zoe3ax879/VK1754woeV/iwSWBQZarKRSP/pAeb
slDo2Z47LoEF9drWNu+TRNR89GoBpm9YzntRI4fE6+xP4n9e6vhcuTHtGDDD64UMbaGOwurrq4AB
grONb4i/+g6OsOlGRiFdq8glxt2mn5XxVw1vXLWq4iLI9zn0zBwiPZKogmwvmpoJ3vz+wUAVlk8W
Nim/e+bJQ8+KM+f68WicEPyXwTrFCMgaWH5fAhPpccBxHH0wlyey1P9GLsLGYMFgWxULA44doW6I
wDFWqMTJOTDadTAEnkgUBerUElM52vgtMgX+xXwMGdn6YKqVsvOn3W62HybCaJG86vkFkhnDYqLQ
g8mP1mAYb5VlrpAvCuW8qGDKVEPNDd2Oed8z3x979LrsA50IBrJIwFz8vU026zkeLt3l6otLN9gF
JJpF+id3og3+pPCJtu1LhkF9lyVJql91Sopk6rSGF1Z7xmlxuODbBWZZlkImTlBQMTqHgbkBgD7Y
620t7Gl7/52aWi0+tz9oyKUMRtaqxriyF213qnKsTNK7lFQ2NvLq6rxbXPkBC5MIl8Z+ktVz4BNi
tQWAmeeiiPMiTJmihNy9MctIWRWSt6niz0pNig1E9TvMGyieuFq2maL9FQjAnUsV2iEs4/SBS3Zh
z3X8xlVvYzhpbweSSCb9Ec5x1Q6PikWpfNOi114mG6Xn9w1mMdvR+fIHmU+dplzVGWsJ1TlvKk79
ytWk8Zz2jUJNwSI7Ua3HcgSt2SnUV7apTPrzHonj9XhD2SHpiN/DneTbtJxVcB1+TQXgsUiIl69L
QHHEkryywF6pG1Y05auJ0Fo5ndhuVVFFiHQKM77EngIMFDiEctfHzHklpJZ9cmNBbxaHqv4mg27X
CQdPIwV7wHXqGaGieyBHrHg6AlhTN0e8yZnZ4Pw7OoHWY/q+1XOds7MMscWDJf2JSZjmPWCTwu1r
e7lXHj5LIjgWkWlE0EWm1eze/1pHea1YDtqjQWAY7pOYMP59gdxBdX/fgT0URejFBuhnsQ3E54WS
/DGLfqcOTudlvgY4+xCTRek/d2M9Wkm+s0XrCI4hXS0FtyTZ9wik9kQtSXunXehKDKypr7JjaMD8
8NFo5wuT2zDTJZrV+TFByZLkAFLuhFQjfPbuzwO6fewin1JCdsqqUzo30va1RbG3PDHUDHJxWJ3I
eN6moTaI99AjWz32LZbG8qwWwyAiS03CRcltbx4I3CBoV1HjW1dbJirXDahPwDQCbQCj+cynT1Rw
OnAG3z4t2Deq1s2HAh3C7DygKySV+O4IWg9Y7/ujEvhhQimyVEpDr66za6r9ZPp7IPBHQ8BrPhqA
3bEZjbbXYx3fXhQpbxxuyJlqJPIWtgFAFetTENaMiENFCZxoJHEFa1i4s192aF6xWO8Y57+SwwdM
CR5tzAfYXvnpNT62r6aBwhPJY8K+GH0UxjqhGA2p+ANwjTXSRsxfQsKKM6EpyfDO7swDNquU428p
s5yHXD+t+bQtUzXNaZZ6nzsex6G1th9XUz32mnzFLBN9C765K4bWGtSuyl2ZcDaz6Gl1Bgtn73CO
xAiesApCTtqRWF2QLItL5Xhh6mUN16SofaSWATUOrAKSyZdrK8CsmZYOic52cUmR0qo+hOEMpgty
RrNGvy1WoAFh7SlwXPV07z4LV++mBq2F+d4NqSJ9NffMbulCO/tnJ71i1PODXlI/3L3DUxVnSWz5
ceMrP1xftALBBPeJQ6gUqA9iBN+Yuqvc5tNL12nQbvHpwbMM6w/pl0u8ljZGoapXtFxB7bzZwXvt
Om1CDPI1pheyPM4Reo8G7xbZd3LOZn3h85LpS2/oSX2xVWJfBols2csXpi1I2IUGhMxD81floFp6
OEv1v8k3oQAYpi0yoPjf328fzIo5J+XsbZoTKz0o7wbN570zn536bsCItn5dPbWFXE8gYJ6YQq9n
BaZlOtVGmTqYOThGwXEfwO6TUvG4bTigh11wSo7WEjSI3XFnT35OHBh/NJIV161HDbr2JAhaVPdw
8Hx7Vt5kEzt6+XaBZqFMfVDoki0IxRmrw160XSMFdDA9F/dEoIPXigkFwQDty3UKo9eN+GzY0OGC
TGSJhAqy/IO93K4JO/wC5ku0gqJNczDW4m+Iba3hpE0r8ic634oLl47bgH1UzzXq63/+J6SHtPYf
8DAw7QRPzmgoUYvIW36nvOxkx1CjKdoJCF1mYU0mT00E+7W1tHNWMtmBKsLhOhd1UNK2xFAZzbmL
KDOxDafCR32hes+xifY9aon4/ukeEXHztxMlVwC3O9kzUrjKyQq9fQBJ+MQ6s8EBIaxVk6Ni/GZz
Etl2bYJ3r/73dBqXOVMbN0tq0MO4inWaA01pwozLEiowFCc1DslSK5sgU2wq2+5aqlettrILvDs7
zL7P1mWd9qSdE6b4XzNJzfDDwcfpWNJuJFdUQpY0RNUHIpA6efgroqN5+y3yntEFl6F3LfBV4uin
pjkRu/qYQqf0Qv6i5BMSbnKi/vSJWhJ01pAun16EbGTM7M/g66rDY7OEEeSp9LyKkmr+yd9b5B8f
5ZxH40dKl9XrIlFUmAOYn2jeLSYx8nDGb2M7AktVsLwaqaOLIIwV8pzT8JPtIEwfkm2vsYsO1Say
jhcPZ+EpWa8vFUhFU3pQRrktxQ5c2T2+waEyoCYi/CVvqvlIhk8xDRDefqt0v7zbMvLi1R1zoxhI
GYSIPzJWlUE3KSrEX0xaVtHvaEKnRvS8EKu5k99pRzxhapz3GWKBBxP76dEa0EHrz5D7zS+EtWJy
IyLOSa0WbS0wPSGhS6R48jcchpmbcG2lQn95FMoYTxZ7BpyQWloMifuqtlZqYuxRfEAq6kcJJEHh
g5+MA5hVzAJOwESe5J1dWsgLWIWzDdjn8jH+OSDSLS/nGDGdk6MJnQF9xmgFnaxSlioRXtWFy4bu
x+INKkiwivXkYBMur9djflxAZoHecWHDIxGURksZJB47IcC4ThUub7o3Srm4ia8YGzftNquTTwEK
6F4UlPERK6bcue6fHqWAbgIz25K6beLSMw+0wYNP+Fhq4QLzBxZtr6Iq5ZPP8YMDSNxVAeVvZAiC
+yuVrp+a1ovWoxW83sg/vZK+6Fz771DhAzBg+x1jc/asrU06IRdrlcZpZvBjZWKL/+5GS33vYAld
j6WJnG/qma5tqAPM5vbDtQHcmZVIgnT0UyCsXJ9mA4hILVYOmvlb6JqoF48yGLcSVK1yKAozPsAb
UDPW97n2UstnskY8bYtYrmfIC5HVdO8ZkOTp8zVdQ1FMaJmR0pmM8vPZarow9i6sk10I7jiOCnSs
FRtYp7atS5MV1fn7GuosRL9vlrWjD9oR2whb6WPDdLEN+QLwvcR2qaM0oQOd5k4dUHqkpS3h7VuQ
L5MRaO9JZaOF9Nbb9zC/ywKzFRzHf8vTF83lhy1mBoftyxaS9xBF8RDELliN9cMmC4hTSFOV3s+5
lK4NW5/pDcOJiGyxmtLCkk/jfLFIPut0Dvy5xjHoL+Wfccowc7MAvCnCizuDXUsXBY6m2CCx50Nm
bN9SRwzinCw7j+sqlkRmdWMzen0FHAvo7GHL7778IxUGSLJFfFuQO0UYXUmaOyuWxC/pdqwdCPOD
iNjc7PIQnKUDiZ9yCgGyU6nTxYQVE8nPj/MFe16uq0F8yZCxaUPAQ2D9Db7xbXi6hUKH1siSrcPP
/1GChJ2GAnE8fnmYRiZ7So1ry2xbVG9x+AAI1EJ2sqB2kNI+pBaJ2d7BKMPxG9bDcTiNaVRLVwZx
R8Ph6uHzo9REsqg9IyGrCMa4hExEJGOJu7udiYm+lgG+fOll1sXJymaA2Ts88VFrTKUDwyubSjn/
+173H4uDSSHxyQ4PZ1rT27XrxZtQ6YsNhPmzPmxEsXkV1FHtSOs3L4jS2ZvaiTkEhHX4hTcd603S
s5JjgJWxEaXUV+NPWjPYMZQQrpLtwQF59t/rdcPqyjaDmmST+KK9gWdIhZxLVbXEZKP/xP/s7bdH
paEp3umbo7uYVVKndObHSpsIZ6oOZZ1HPvPwj/bPrR/ej8CUL6ea79DuS85mbj4P67k0oWrc3YPp
L9sO8y8/t4HnuGNnaaQjAPPl1hjMN6XFiJyn6qxJn6+cFVxbW/t6c7p0vaWO5H1q5skNBxksRxho
dvLQngjI66U+W8e7p+G9D5HRx1f4wqNr+gsv3bud4MnKh9f3SSKlfr5+1SwHw5QegEEv3dVGy1lk
nH3YXYfcGqAUNpZooGJZWmiEmwTAWvW2vNmy+qsDz0epSNTtWD7uFK4GVkVizL9QqMC9/wi6VvJU
5c6pMw3sHKVUsCGCQ+6xWphRXU2BsH01bGj9n8Ow43+1v1Zt9UkQM1+oV/RqluC8jz8hIxj0nLCR
p/mCjVlmf5zlFTmf3Lxq++wbyJqOkbwoorerYwc5B/mkqDea14Qzk4WxQkYCicwKAL1wKtPQBGTb
1eTy9jXYgNJnJ1bTJz53291+z4RBYCFPX7/vg2wml5imM7aU7BFmPaTqpTF0MWMaMrYokdqUpGF/
/geSFWTvNW3avZQdn9oKFidXIHCizbAXg46MB1h35RaGwhibfnrLgqmAo8RKfCZPsSc1j0d6GgP0
b6yyqqb7Zna2YgrIf40SxpGJhdidgX3dVbc9/d8NeWH/EtIJWV3kfFwsFK8DZA1IITZ+shDzX/OS
tDws3qlzcTyJEt8P0nor29Lprnv5z6n9yZUqwWaJVhil4tNATbY4gd0Jc3yT8ThOq/ZFFoQz3ae+
RMfD1+kKo1X3yeLz0UqfHj3LUvaQKfI4JzyUWwBRkG9REx5L5ByxErle1qV5aXbicQ1SYOfHcxX5
7W5guJ6E8QvjrC26a587sYD6TEfZKsFF8uOBDaaM5OYoSMKtrjBUwTGxIitukboZYpm639HOv4Ds
DL8biIb3iEcqLK+1tLn2k/6JxtgDTiF42BIRVE/YIcZvS0KJR9A6k2HVaMhbL8CeBdR3SRB1i0d4
jnTnM1sR63+ttV5Fswkbr91PYKEGYezJZMUxmehDYFihgbl7QPuqEqA7Qk4Ra+iRtfw7US6JJtOE
6YmIZIO2B4h4ZNC+Yb+IKNSuqpAPo2q0EPMvVkaNcV6HPOEkCqXJsFK7hSA9pXVEDsWDEfLPsQxi
oH95QZ5v1G6OvNVdQB4sgrEV4dGTt3whugT9+PEehs8gtD1F8iKyO5KAqYx//fJYc+1a2dS5ncc3
jr0A0d5J0L42lzJhKcBzi0lQblh5EzdgjIeYCij571dojOLa+qgWEDeOpWyBY/8b6Q9Z14ofAk8+
PAqjjr1fvQOSx4wFLlg9CuWE9/lRsc6EQLxTemIngIF2lNXh8rwrgQwafnf3XN03UuylHClkTVaA
XauIdva39V80PcTiInQZ06r12gtDRQmx9EynH22GtQX3/1qZAm9yGArV6xSfBawpVYvd0Nu1/9Kw
6Ro/q/eCKRYlVrO7hE3ViIfU/CAYp32Rk+HPbs8Kdkas+DvooVR+iNRJ3a6wkQXlbAE1E5W0R0lk
vC09SBZPhHMod9vzDSXoc6p85Trugl45GUjv9NOqnFt4xMp4cDWtaNiWZI18wWCOLrx/zrlnmLMc
sG7taQuGMSLccP8jcmZ2vpPdI7W8CaxvpfC9xaBDZRQcSQtHso8F+krxeSim2+Gf2+YB/33LroTb
XRMKo7ICjUqzZ2NmwbtpFX5zh133YtpOH0N33Ut4VHPLc/5uC8T2pmyrPjv+W8g90ZGdDq5Yy4Nm
TyzLEOOlDrtqmQdlvdNRPF7siOVnT94EDifVJLqzxjpoIUmUklj6e1srmlRV9UZ4srGs/KnJcKLA
LAdI/M0B/V26r0Q/j9WvsUw9DqGqfsFMLC7sIjY0icDndH+RiU/B5+eieLauHh2sFYq1hefZO634
OPyyScP1P4zJYXsFZvJbZQ/k5IVxkOQeOXF60xLizqCvIwQsmA8KDM0U+WsmsJnD8gBbT1eP9XA8
bf07eNaHSe+jAMw4Zeoj5nlQhbJvVXRBYH1+EXhf9iqo6HrIjXeDCPtlPJwqO6pKpEH7Wz/drnxm
iMtZYdoXC1VVaH4rzZcCuW9EnuJjCiIxZOv20Eu8KvrAkxshrH0YAgLCidGuDJGwfIrats2vDfVi
ecbxfuUMQgBlmi05Ziw3dqk5QcW0j8i5aoB2MVGmzIhn5L3tnOrPhSh8fF8EuL4vnTzGVaRfABm1
H4t58FhNIZLnBckMEc3FV8kYd8QZwRO1EHREfTDi5+dvQa71Go2dXRk5JJEw8gExbtvOE6WgJQ0g
ASjCMUtVFI5IKLTK4Mmh2/IqpvkgaVLCMRZ9satEh21uQW8MaSY8HycoWj85zX7DSP7nYUfMmue5
GniWaaHrjEtBiqB3+FUnBw9uGRGZyg1hU/rLIabmbEpvZsp5rVqw4sDY2V6JCMUlCit9Z94PanCV
fCI8yXehqbk5NUDWFp7NVHP2STbqNGrPjABla2bCjPwS7bbUsJZlyLmQj5ivtuxMIZCGWIh76fss
eBs2MSer/AmaEnsI+3uvm1wipQHtNHH/0gqZzfl6uAcqR80FaI9bmaTgXkOAvxODgj2E5Lppt5EU
H/7CUqj46EPExf+POl5IgWoY4p0EQ/oXldJSaW9VgLV9bUO+BcUJ5dEsmmGjvhD6g0mGUr36Svk0
bEiXZAUlEroYVDXvl7m0Fe0spzVpKVi3lq58XH5h+1la9djtvmZkhg5b0wRrq3/BGY9JN0haERm0
zKQM+Lt+8PHNWdGmsWAQBTGEDVWW3d71+4XYiFA881ubrSovkgV/zG655CfwL7BW4XC5RTl+Txz9
yKis0lAbwxGGCWsr01i1wPLdeidm3+FYt+/IJ/61gxR7sQGlXUlIrFfGKiX2qWJW/Tgu+o/sLqH5
lGHGmYLkNgGCL4ibh0VzUNaFebsgfRVQi+cM+t2SzEeRm+S28s3PWHGlKlqHSfgvd4M2ZFkQ+blP
45NnCLdXu++CYCxbIyVXPcnd+AJaibMWSJA7jpNp1J0gr/leN9Zmsb4wQ0sBBYYUZtmieJmUcRcG
IO+uJ5d3Nk43rkfwP/l63Wx5zt1vILVApzI9hZw3+WwOTboFSi/gKUXlKCkj0Lt4LI90OIvFt2Yt
JloN5TGtAM7sQubcJiJEHgbPmVN7Dm7UPv68wt39hkh3k4+AzRRuXxECcXQRWrW8aAR2RNkehtr5
i3aoSa0UzOexONW5q2+pWTHwI6ihB7OuAtS+r/45g9hIc09DBpiNWeV5QHBGS08YwIzG+ggUGeSJ
/bR02nPhOUN/feEY2UbEP+CcR6A3s3D7yja9fB9q+Td/MYC7wxaX7k7pikx907Xhr8esTXpcVYl8
xXVaUJEXzOzem8SiyZ1PTC9f2bYaKBLx4UqXljEcaetb6ShwzDQlJtqnD9/tKk1tLLboZiUOOhhf
9oQD+1SeqSrXNpw0XM4z2uW14TL/ZJZd24CKqM+8nGqbIp9KBqqKwY7iwPelxWElHvlLjpVjzCJy
HZ/DVB5oG1guZ9PTv6HQEfksGXQfwb2cu7CvTk8nvacuqSJikFlnEk8lm5Azo+DpljSOulHym0/Z
BcNy2e45unM/ok/lwO+AeDrjmTGpnWRCsTKgPG9QzCGCRDPgXC3oWR9ovmbqk37rczTOHbO42qwg
2OU64rtvC2qGeiOps9w8mmcBXQrh7pp0oAOMXXYRQsRUn3r78HASzcZk7Hi4tbyrDA1PI4DxU3v/
BxLU4VQI/6rwTYEtTxtPPEudkPKI5NayK6HyPWZ3drbMbyTbQgA6zxrdUcbF/2wclC55crS0SbaI
d5OrMN8hpKxavcATXab0aGy8yiLhbe36gUIQFJ7kv745CajqUAj5fATGHQsRJY5lB85WgeDiLCOA
O4l1/OL3bZUAdPvIitB9Lm8bvQf50Mh/9ouE6B9QoWzCGwk+H8tToe35WxkXAksJXie8gw4VM76Q
blFItwBkeh6uhOD2U4t0735vFTqtqDKwoBwtbaBoou1NKM7UiEFHzDzeW4ogGZ8+hdJj7azOiOp8
FXI/LTjbFd8Mc+DF8C2vwvp8ld4+zt8a0XRu3ot/cxuOdpIjnOQP0pQ52LgFYEgBoc4QRQ7TTkqn
kIdqDMC9eagRMaYtkm8Exjz4efdqxBtMihACMrZlEhkZkp4Z9MXb4Ehv1i02dAkjrRL+Z/SA2qNd
3KD+NLHvDGdu9q/uTLD3DeQvi7wHmjyXd5JgRi+VYyQGePofAYFwpmhlpyvgyvoI8oltw5qJCEdp
ambU1yCpH713G1oFyckd6RlzJfoFw2hmfXupIHrbs1kqlxeVQAanGV/LckGMvdjhgmY2mNE3+bta
Thu6Hll0HxxjFtJV+0dO32jQiebj6KQ9aYPk4RG9WPTJCHnEdFdcFSa21fCqjEGMSdSA2y0GlhU5
pD52DZxMJ/FMHCSaKjPBB0LQoqMb9o/yHBEmZ8wSPPgZlNqxt9CeJtefD0//njAceSvL8jbb2+74
Dk83vJonmXaEhIsSChrmuGIMOMwcn0EfrJPASM6Ok1BkhkOmAWHdUWROgbxXQ/fIXj9CRXH+vERS
nlyHcsmykNAogX1nUAFRX9a6Z7Fg5kqG+JXRRNukgHwXhDWpaesU8Mc84Mhed+fgHzIgS0PRc2ha
9oowQhpVu4FdM4jgTxvhfc3QzuAZIxrErpQ72i2yUPbBPSfrLLRWu0s0USPgkQgRAdt9XywxmSX4
5qiYfMqUGjJ1Zq9H+ukCntD7CASy2vKfuGSujkLZ1+MoA/W9z7/fPKNESKtHwtpAVfwTQPdoJrh7
NRy5uCRffbafH98q/PqC2Z7kZql4RR21H/k8E/AbF+8p63VifnaV688pyakVj4249qfcLTSZF/91
vlU8TOgTuOlcKl0H73kSEKWc18pq0qXaKqhtzYZAXHMMU1VSH9cpHVwSPcwZopr0/IvIpFv6BJgu
ZWU7GAfC6Wpx0eDdYuV1QoQJ2iKvVa2JPv5N9TZZ4gb3sOZfwbVxky8gxmjKdAOE87yhzuvWMYI2
M1k74dPDxRKFwU1/3kdac3dn/mMRSNEK6/p/LajhrAlf4Vn4cdkqS2VKKGcFOeR/VjUGG/IHgY7p
unEXknLqM7iukz+/4mGZaNs/6ZvBfUaFVOj55soml7X8XV2l01tl4eYmecUk2ADpruzPHkmbkmHx
jBpsTe3y/l/dc+zkaBMLGLQujQs+ve1w4OHqJLbQulyjXLCbkk4CsQaxo+KXjFlCY4XRvoDRaXnE
zZpIiEXSWjkoNr93zM0RlHQYekxcQ7WPLURZeiQ0n+4yi6lkND93If3Hw42V1W7t6YW9Y//VVbp1
F/CtsrDZwwAFzuI4IyshXpr+p4zSF6qJGUR4F8MBtyc9PhzPeZJBOZ+bzi2n0xRXy6avCzONYSAP
Kb5PJvIPHa3xiPtjkTeUR6OMDUZe29YCSNPrhEdld5xMSJR7E0N5+ryJRGjtSZjzv4kz19c0+3q1
4MwzQlA2+R8ljbBQ/ZNMAabjMfgMVIKQtEK/mY1uADiSb4tulWDEUmMz3oE6YBPERj93n/cib9yN
VSPdX2b2+DSjh+UHw41+LK8cPH0yp6k90DGR6anUU+6sb+pnAWRxqsi/sAGFm+36AcoRsfIZa8ei
UK1QjAseo92rjhRpHXe3N5CYhOqqzP0WuzPuujSQR3I7UVBJnVnYHlfVxm9oqDNHnQ3bNBkwlNll
7kaqFYm3QJFuDcwzZOH/NsFWAWTtfk8E9eMySbN27PhjFvUGQ3oRg8lxnyZs64skhiFWEQi6VFUN
e0qnM62LmcvqFBMR/L7O5fuxTTIOnnToEzXzoi/hYFsW6lpSIZtpANP+AFKCHuQmsPZg+t1EUPOR
v46mSPasJAWLk+lIQAgG19K74cr72ODZuPu43Qb86xSLOfIVf4B48iyay4FB+aZLFbyMJNQWrSzD
UuAgNlkRBaxHy2gADUdk0XjsQpxE6VlIYGPp5toT/yytSSgf5s4i2z8O0kzejRBMkMmOOyn2YlNh
BZfqxUrrHm8Zd1+Cr4XrQ1kzFg7oFTGCCp5RPDYPlN3/FIqS2OzgJHqzn2AKu4gvm6ZG2mmX8qCM
ZLo4ad4PMlgni8XR6VjpB2j4Y2swFXSdhHeovwL7JW3VjK9aUfuDFFTjAB/aGTb4OYNyubHDKicc
kPEHs9WNFd7y4i4CEQsdzkJyOv7AbFCxg06wNGFsTx53D+oZSnJfEA8+P1UIWNjwTIJ9sNznMlYF
o6Eg5oRrL3nqxUzJ4v+bMaoS/jwvLCLY24kftZuqo3H6oizg88zLQGmhTVkG9vS4X9ZCB9uRVDdr
EiVMq1GMMvDFOjSTN5CBUcjrnNYDqe6boe54N1n/9zARZd932QbQlmLAe9YBIFyzQ9OaQ7hiudLu
buFnQ0/iPPNrtRFsYRmW27Y//dH+N3MYHcaqh04mJAWm9KSrFvEOIZUnoyrLmyvkZ3OJ0aSWUo0b
k+vQdT7LpqBXYhekI6W0ijkEBO18JoHCAV47sG+AehuMRdtb4snNYSLHLDmYHKiv3qwS5GZovJ9s
jvwj3edyMmLxs+YyFBYtTqZRLap3XlFwZISPvhRY05cuEV9+Pku7zmzKCPmvbH+ks1BKLcZPtOSC
jpW60fusRNR9lNF/hJJDrbT9lUj+HYitDiCr3/h00mtuGRE8eF+W0BZYrCe51vmHJ1nRni7YOuqb
SMXOFb2y1hZMMQkSBKcpInfPtP9IqNoMb8GlqN4d73wUmMhoexNexiH8OnBTP3N3gWs86CLpgAsQ
cZK4fS3ZjFuWUYkp3NxpTR3/sXWp19KDCuRxIIb/aswz02LasdVmwJ58PlHucy6oVD+TkgnGlFFw
5iJEkalON9JUNaMskOODiT16mHvBK1voxeKmLmibbBK1CN2789scQVCwH2nTsl2bqcBqQxPi6Er6
StY41SSEgnVqvHE75i4t6q+EA0zhe/RXO5b5EmfWfBwcX22egHLXeP88ZidebnG7VNG2pMgNH2S3
CTx65ZtOnf+shpsoPayBuP0edfJgDsxIuAIZ+2TrV+EXyCrKF13TP85bgXkEgTvWaAueAEVdXqlB
z4u/ob+wxNN/nGeZjzgYEfdCv7opZp84F+83SEPkUYZtlFRLqx1bPozzbk/36poC3rV0BrbMGIZy
68crS68XS1jGgUgarRwR2nr/VGNOy9zzjJwFYVqdqo0iXLrcXhp5atPoXKa9igH0/Gkagj9Qa5Lh
mnxxSQf0WXds3o1ZpwMNnHoRXHKrWLywzJiEm5++Zh2rFBAFcynwT3JLEfkPvKPqPM8/knwBqm3S
gb76kaReeu8cPKJ4zBXyw5TpvBpWLWYxh4r9J4IW9dNLpYCgoX7z1cAraxz68hzOOcduarBgjHL1
2fZL3g/YWGLvatXc73jUga2yhZzvuttW02g77uKxvAhP7ebBG6OhqkqLUts9YSnFK9gFh2/uY/ZY
mrlQutmFO9p1DwbAGx8RtcAYApmLRJjVfTmU87KVTeU2iuMor1p8Cjb2vZPWjT5YS4E1nyK8gcPY
89qjmhMoDAPLrdJT1Zs4jg+W483ilRwMD5FcCCp0YxHziQh2q6ANohi/i7Zkt96MpN/P8OPKRZjg
GtocPeawpljE9+JVedgNB8Zf6T5ssAVNhIZXWP29/aHUddXHl17UW6uiC+x4VrNEB+g/FPU1iyJA
p/EoT/pow2Ev1Q08r7mOa9HsByCmhLtSeV4vp9o6MYZr87eQoJjmp5vF5A/RSGeKOYebKd9+dHTG
trBgwW+ZsI9GKeWIxG6iNksjcGzM568CUTIuooyv5ndArXn9JX+KvxQXfHM68jGyGyN9snxahPxN
/RmTWZ8ypltUzp1yFtLNeDWGGZivrtR/XSVZvbmkTCWFzEQoQz07GugJM3Fw3N8rtwqIis3Odbec
E+Gd91PZq14TSc2+aqrZt3XekkO45teq5JyB0TGN2pstjncLwZzxJOWD09LGJNRS5P8QeDVsABw7
T4DgtIO2S9obVk5UGyY3Z+UE+eDcvtQTNWYt6fbNzYizwoBs9s26jqMZOB7oyOjmTUFijTrs/8ZB
HIBwN57XJvTvK120FhTSxV5Ny1vUxjmADXWR21zDpJbo7P+QrQp9FmJhWUPl2c+jF7dCUhDJcwwD
LFXZyII2eyiWnQTnad6/i9hYMaBNb6VOYE9CQqea/ry0WKGVX3hzWJrBv+WL1VBfCGeLqnjj0G+a
02Qyq7LLL2G5uPgS+rWo36VH4j6ATQpDuDH/twk+Ab+Ry/M4qoXlcrS5RXXr7hJFlyrtx2YFFBbk
+HynSGyy5vkQOR26ZoiPpWTQ0BRPAYR3rIHj0pqTcAD3r6gjlHIu5fsHmnTzjCe+DMjALtbYijra
1JiCXDCxN+bCctjcyWMtmGyxojAGqXUCVMeV5iNJ+K3hWFPXxbHoMAwLnytVREkCn5QCbkTRDkEr
l69dYWCgZ9bkkZHM8Vjmd0E2XNHnj9ai/i/8ZmzYJbyaFtTWBDlVhWsk37PKeKQKfG1fF7S/l1PX
5ImpNz85+BznO2gWaDLDJriE4RsEJRXzVHm2OgxvqyaIPeSWckr3EweBqgqMG1IW9ftwKy5zojcs
RoShzqBkQ2l8/yiZQCg2orkTNSr6mqojPim9zUC6BWWbDP5Jt/xFuRaCy7vedRJ2He6mNbfJXgLr
VtRl4HJkLRzv+PyvJaius7q2M8m8W0Oe6MF/gBYJR0TmwZ6yE0KYpiX/+27lrmZqoTtz9fStPyPw
dD+zhvkeRNsx6kP0OnjwKxpf0V1bEVYfrDEvdoN1TWsnIS17b0V0WMvpOBajWOB2YctroDu246z+
nFAQxNDJOT4J7SJc2ZQbZtMubFCMwKTsAeX5CrgBzhmOyAccbEJVVxF1Qw41LDU1t8AB5XXz+kZX
peV2cSyrJSVJGa8ySRnopmfjSrvAzNb4NCWW/KS2DGiNIKcXH9EyHDuEqzpdraU3lc254UAmZrum
/EuTjcYmocUv07vHplwdLui3/2+Uc16FsjwqAzSWBEVl2YU14BLEYfENA28AMMniitjl8UmfYu8N
mcIPsnz8J2ueMv4sEr5DCckWSo7mQBC3TRrWXgizvmGIMZMa6667D9nPv+bNZ6nFnEYAgvzBpASW
nAS3UGc0QMrgJ9GTGVudxL7+OYqeO+2WvVyoq/wOVizJbizf9XCYk3XS8Odt51IRIxebdhKrPISv
Lm7ML29qHZa058CY2vJghgD/c2Z0gx+RRJs4AOIb4FPKw+ZPzgP+S0msCjwsUkBcCZnc2G4kjE2C
o3u6DqfmdPO9fRg/4QRSDl7TtJMCW1mFsjT0shENX6dbzetPZFojQa6+/Dax6TqbtysYe2bHYCmO
poZ0d+vIuyFiGEE7lbPaoDtoMI9B+BoCnTMhqRcvi+bCFezZDuY06r88oDFJhQK4T2ca04u+oDKr
ZnhPvst/aXzC/QqqB1Yi6R+YOyYbxfRSnBGQ5Q+cynlFHkI5TEP1Y8g1/fioIo1UYhH0Xtn0lgYl
oKUEiZ9nZ3p6vaTRcS6MvDxzrXrhxrDdedcxluRZq10GugLfoE5Y1qD1gPSx4r8BzuQZy8egQgnU
h8esa71LAgfeaXXfEUCjUpv+ngJ9fLVAruUE8zNZPKxvLeGDWKr9KJ0ZjjnMCmwDfwZqp0t6tETM
N2hU1auSozQEZ20a0rt7d4ztZi/TL9SbcPGYO9FDhw92aQOoBrROOeD4P62EEzHTU2tRukl2qRxu
6U4CttS7nsUUpR3rpJ7YGurke2mS3RLRuxWaeeDY6QcA7QwX+l43rBHqglqOetCci1wphapXKViK
Xruhv89UPLSca3anVrC4EyTM+hcTh7Wg3oQpSWCWZ3IqfiVrdGgG5S8ymEYZ56V5omZtju0Km4hY
KUaQ4atdEfEs2/WH/sx0N5b0R4Axn22opeRpkahe7EDBMbcvyHxvC44pFOHJZGaNB8J6/XUz8bja
1fZRWMiXUP8sKZhtAH5x/sVFnvA07eu/DsJ8snwmbJpjVJ4Nw/y8cIr92UnZZQ1AhzustDbBanHx
FYjpWX3m9rshJRa0ws7mS12hDB1p7pG+jdVN5YLiofFa02aQrLihqvUUVFwsqT3ADmXp1JGRBEEh
t3syWVhNmkHx/8P83XTKLe9icCLVTUnqh6bLJflOL/nmCqv5Ngvizw2gtMqNdoeR1yaSZ8haQC6l
+8lRNWys556HYg5IT/tyEfvH+PQjsu6KsQsuIbZa+0u4/8nrkCma7iv/BF3JS0CZUkOzbwehBz1o
dmVvXptlCa1F/AU+J1GRWMJ6uVFKj19paREdjD1BYtL8LyvHRt8Qc7feZMxg0B6qD8rSzN4hQ7oD
2jDSFL6W4A8qvRpkZ8TD+1l3RQqQF268/xehNrLJeFI5vAE4KfwJNo1v2Sx0k7h7Vru2sZPDSaUg
TuiWT6MYt25WKQvt5Df3PYL+IzzN89Q7hclxFCmuwEAIKE4WAmnZcfUmfjmq2GGQ9abwxY8ypv7C
reM5aWXoY3xvwkeHOp60CTkZ7QkVYD971TdyJNjDweavUa5byPAflzSQyDgkAhYbLejU5bR9Vsbh
B/7GcWvLJvK9HIsa9cTdZJZnlSES6A6H/c1AUR+oSiMMAXuYIQz1kPN7D1rfitNG4Z3iqo/NOxSi
5hQB3quQmwsuVYQDdo8DymqcAGtNkYzCDfdYMuLwdMblFfINcddBLPE18GqsNGUi+SKemOHXnnsE
/z8ZuFeL2IH5gFBZXwZHYE44KvMxOYRxGGl5yTJVeURgxsCJiJ5PBiUrAIJNOIrsFc8MZqrSlqYK
OMrAP2JSe+yfahP+eAXUyq/Ou0XOhTLIMpDkcAkGicQwNAFoivV9DbSGB1hZue5aEL6wZgtAIluj
IG62wJwLeWK7T5O1t8kFykTAIjK4wJQAeQjvlwTalwh0aGDf7LUsXrLLB3/ZM5CZK5pS2gjv9svL
WNFHlnyykP6zcRCXjHC9QgLWy+5EAPkiIaTtjoc3tcEXgnqdRunXZY3ZU7M1ZO87PgnrWL5HBG1g
vKTNpi6Z31RPMZT44w7PhctzhPmuUvPheOBDIezbyKzR3m9rXGaOVW1Xsof9ZIVlMq4fyCfvVlPZ
8UEZGwnRAII9qcPsgzyDXosB3LDbaO3mREGeyM1/QuCC4dA2EFW/KCOokxEA/r02eKhygCatChLD
i/7nopw+NoNitGF17edNE/zTCBTY8bNyFrghAs2UHQD4Or6UQ82dlNkf0JeisGlVVBK/627maacx
1GulGwEBZ2RDhN5dA0R2OfQKH1DV3zqD1YKB6OP8J0gwYfY829etIrQikoy6fqDM5dLddUDEjfKL
4d+r9iGqRC/4VGN9yP/JkSsn5UZD727bWTUxOP27EcpVEB4h841Y79Ptt+tiqJgAUtbS0lKdVVGY
w8Gr7NSKMfSPe/A5ycZR5J3dHZp14v+7j3zLRI2G9eT3hY073TgXu5p7w2XXwZ5uTR/8b5xsGgwI
9USTUOv0eGYrpQ/zUNYt7zfdCbraJ2Tl8QZBKchAPXwdzArsN9rA+KQzxwWUIjUuktknJzCwjibP
U423o1P4AXiYwBXis/jwxaOGz9Qg+rnUwAx8GVrteqL/t3FgL2fJrzdd1XeZklrWSJjxPNwZ1l0T
2LhcMRGI/uImjmwDxPtw1VNl6U6R5YX/xxbLDsuUgvuUgRtj1Q0hb6jkCfVgieexW8P+A4lpvM+m
17OOd4wZQfDPxzLBMbuolFtJ1rV2N1dIDGxb9E8rgrYSelC2v9HNTq/4BASlXqCu/wNTf7KDWPGe
EcONzZtZn6cI71348XZ/6PlLXfPBpd098OJ8cWFMeQuUhI+OTJLGIpyP41wXROQCErPaDIWjMCvF
g9Bzas+g711McbH7G5+BtBALlSv6b5doRcUHdTyMBWhpUsSvxgAP0Gp2dXX0zwwxyuwKz7+WrMpA
Jync7j7APuu5FG23oF8iNu+xQrhAz0xqYDBXZto6qBNYdSZLCkPmds+dZti588DpjxuKxhI14xbC
5co73vB4Mw5ljKi8oWqTSf29wUlzrUyw9d8GYkA+ZEF5AH7dwXy7nb3MCSHroBOyCtuAnEK1mqil
tNZXR0muX8r/JOEyTMFDWKcqNoqrutu7sAB3d5pmNNNN0JUixmL2i81EkAEKAxi7eGt0svWHnkCS
c9nqscIc4AkFV+ShKhmE+FLzYNAesmi3Un0JGbidWZMXF1yiCuHT/z/6ii/eKEkcNSsu7qAWoX2A
9tVyFvsqw161h5HC16EmBsji4BJPs9aglMnM+bzWTlGX+KclCJey2FI1rrfRD9U0ZpLNg/LSPqsF
8bwsyRF8Ae5/D9W8MlSvaVds3vzRDmOwCO0PHueXCbLonXAwBHkO5CuaesC/KcdwmpNnc+ri/Au+
U30eQ7s4xTTdQyYH3SkShBurFg/o0rKw5+JkyS1SZoK/WZnstPI4y0PNn+QGRGI/40xHaAhP9sG0
tN7tiLIK59hvBbaD2i+AvTa2IHrfCVBI3Z5399+KV9xse0/U1morrDN1mbsGTX0p8ZLB2QNG7hSx
GbKu9EKVOE28i7wRDDkhSF+8nFTZNWmGiFRtrlRHjdkTUSwpSMFLODTRnkXNFEUSC76GtDb66eh4
1yhvo2zYJDcqCqaJQn/HVXQjzm4fqmYkFjYQEO6E8pno+WlWzC/1NNPXhzEYVnxFO5g+cFuZbjeZ
oA/OIdMzfgRJ1c+Ga2qej32G46h8eJ8xdYpptFVN/9MhfTQ+K7GP0UFnPEJ8oQ88vyXbuE4ynLFu
nVoefb3XydTlQooJHk/RL4E8+O2PCttHWcbIJHcTNJhQ6klmoiJtK/5l9yYJvydLInIYIY9y9Qmt
9auZ3lG6CAAESMEFTCJLr1Cu9Fb4NVlg2uvWFGdZY+vRm9FUIf/9P4EFqonF5oNusA8rOlsjwCpU
VScOCgGZVWdtrzDmpZDz5pze1ThO0KmXTQpqb41JCq8MYBNFaKwrCpw8JPzg0CfORdthf6zlQxe6
LW1q0h65h9CdtC13CCqGGf8qGTGbNeatsJn9sTxR3U5tUWn2XPvJv4jHmmnGLU4T4z7SzRpWh3in
nrjoTFbDOqxLowjyZjVkjSfO3uMJGqZrgRo4L53wupHlHr3qhQv5O6+monBI+3j7QU45Lc1sx+7d
VG6ZlbybqvLyBNo0LjkwbQqYDHHfOWrligaueOwvLjiRvxCjo09tFC4yJHFWQFZRFUFOYvY6dt51
sWb1rrxJk3kTVzq1kcC6eZ4w8Ej4zWQIrlTuK5gwsxdP6reL0ZFkYC/irmkdn6A9sKqzDWpc2n3z
4lub+nFKcYnCkbVctTEc2yVR/62rldaMlXQsBjiGdRLH13h2wMhy/yelodCrbcspw5aKvOnbgMMJ
ACqYPFLC3+GXw0bXtwJcW2LrYFRihVmupD/ShycptdmCzkWdoa/owtMM/wUKTVjqFSdbAHAso25q
PxbbOz7FuG6R8PAGS6CnjzVEEnrNiwVZprVkpxNz523dh2drv7yl9C92RhxhLfihWSGgjQmhy4Ht
DN7yWRQrBTxTUSSOUq5PInM1wZdSFYN2OdQtDhRwuUaQlJ2BS8c28l15dBEwRwedwoKsKCUUGVsu
/LVVywUMh/zEeQ5Nwr4mXuCSLpwxHXyytFJ4nXuBZxS0n88sZqtysV9O7M5Jb1jt9XctvkAGk2MF
EhhfYa4VxhZn93g+wN71herYuyCiyJ58aid3U7njijdPAicmlE0BF6aXwpuQR2FJEmP2xtKIX2aq
DWc7qw8aeHDhNhzNluYgsBvH9+smp1dXCzVUvI5LMRvaU5rf9Q+L5YJ8sJ1oDOGVHS/32bcxgGOV
iRruwcu19mjTPVvUU+dxup+9Ur/ccyMOXpbJrW6T9m+nwwi/lLy/m2o+6CbHGkeM0XuYfIWJ4gvl
hmXThA20nk2HC5bx2KuEBNf1gjeCnq6yLWHZ2NhH453v0zf2XZXpBZqlvC+cGNLTcdtXW1x4CUH/
DiUA9XNnjDoDEiyY9s3PsI99ghE2Ie7Lmk92DdPQHNWIaVpseLeUFBnHQnss9KZscFtPizM0oXLq
uf1kMmO8eLicIt/EfYgWdquTSpI50iP/Gri1g1re+QwoxlF8NcMEooHa+xvlkhvO92zc2jIt2Oub
mIle78ntWSZJckfZWEBPqFUsKwOadHnumdvQnFF3JuVmcXkZ66mWpctIvNamq1/J558rBBK16ZsQ
iVZNxJVg8WKx7n5vop19uy4yJ9KE6yZ7kqw1ztZgCtTYDxT6hq8zplUgdzQHmHI8U0fn+RlUI2c1
NheCOGK8gQDf7i7fmlFVvYrGhDhKI37SK/vo5EeH5t+iYwqwNkyKl7I8YLqTF56Wc0a6f7H99BAb
dbhSoFj5wTQlym9goqEODQVNfePrp1+bhgcpxycVmptHxOJXibjOF52JDB2583xOKY2SkuS/UhG8
3Hm0UYzw4kxMPiKJ7jF4KIad477Ezjg8k2yZuOnmI/V573bvIg/RE7A+QC490Y3WmLKLqlCJlfwK
2jlitP+oUJfQ5voAg4mxojOhrFn7Hrje5wdMp3y+3RNhSYVEaWZ7iBQnJSYwp98o0BX23R1lbcjQ
B3Lo30Qg6ti1BDUypqe1oRc0miBqapYh3HlcXHW34/PiFxcKNRziXNYrg7Uobc7k6QVBazn6bcCd
02QDzAcuiWmJPeQyfZVbzvc0hlBdKr8dB+VMIyqW6/z7suruS7YdaQ+HAVHsN/4ktha+Bl3bTXFJ
ZVXJQA+32uVLgq1umBobQifHugT5hXNb10nbrr9smRGd1ZxWD7SPbGDq3rcD2YEDSBMXPFuefmYP
0+m/9TpiahKiMA5Z8ClQLQ4YmAeKKQVsrQRWPqc6jxUrXNLg/kK4ZSnPv3A5wAu7+rD8GI1qg6KU
jfpQchPzQg6Z9tOcE3TfLVawgUD+UbejRS9y7rgijVo2e7EIeEawabHlayrakfH17ZqSwYyk8dHH
oNBdQBidsK7GSQ771xrD4zmzZIs2DD5qIqMJXAftghY6E+dtTTbIE5+lnTt+DDi1KY9o04BONh01
cVuKjFRodVaDqvBEFFgBDgZyQ8D4mXJABh+u0xEly+boGqz9EXcLkPW0kU8nO4DMHAUaqH4eIVS2
l+nGKjnGeCiT7vUsHp6cYnWKB1iYzGNkrJF9p287r9TSZlANTAWLzbliPhioYV1kbl/nkBl0xkGC
vS4EZ932xrAhK01F5EHg4iMj6qSJ34YhkRIt4w1xfWFvhm8uHuwcHtLYZY2ophbWaXmki+kHJ0Sx
ymmvBLhVimK1Pp+qbjB9BDfEvFw/upxtQcQScAIqpGoD+SwuLz5olIMhiLuY0EuLyCNX9L6r08ev
V593UIoXJBuIx/HIE65+RYXMld7iWCT1G/O/zGEkhG9VXi3A1Br5SDPKaubDNdKFthVpcdh1z2S3
TwFHOM8XW3UYSvT5MGIho0mgknMniRqkgWbMHmiMvEqr4Mt1zywsedBTxOZ7qok1NZJAB0iDkDVw
Pj9mKB7X3KAFFmjdISYOlsSjwE8V2HENB4BYY6NyP8A2ERy4VqxI1WimZV8LGu9GR04qrVRCpixe
x1NTnXGChBsnPFSD0ylP0RiZFEi/FDMRZ4sszJANPetSVQv5s5SZapE4HqB43MCZNW6Bw6We711Q
2JtNXATwH+B/566Bkh1LytSrbAACVgS/RYLXl1wm5v6qfFTQTAN/UX28QcC5xAeBvFZZIBzq6iNH
NLyW/HVqkqFTQ6xf1D2qBOupVbmphWvEwLCuSDAbS9F8gaOn61jJ3DuYgitpKLKQV7XsYRu0iGPA
1IZVRH/dUHQxlme44H/4//uiMrNh9gsdfrDXgYLr8e4sZXmjqyEoyIryzxwCEFc968B9k2+ErQae
imiY3Jl+oQq+NEsG4TdBoA31r8kEusGGEjJ7b4MA5mP30MMztxcCUk6XjKTDLhJLozDwYgYeTMxw
WJzSe3arhJ57yFOVoISGOPOiTKkLm4Cr6o+/ZIbxbdB/8AeAPZ70xRJ+bPMMcFE76+vjCZox3Q0L
TQqM1RnP8yAq+ZnYLQ0AU2/qM0+0L2dT2t3rTGygrvtObB+8zGY2EhODi/GBdc/xwJwRCev40Ane
kqDiQB5XbF7vH003jntr7tfnVgTUOOEHlx529PJLFFoHsoEAKpOQx8PNcyMgFv4/dnQ0Vztsc3m6
11QTQ1W8e3YT3YnOK5wY46xD0kAbPhE6oH6vN25iQdxK4WVyg647HsXwHoS0K21Y6Cbz9y6B4qnI
U4wAUxLYMFCdn5ha+j1+F/ZOMSC56UdeCAq/4AmUK8gtO19diSWPzxYkOOcgwCYtkkBsOfN+DwWD
8FpSXM7QWgec2PUAYm1cZk8ZxlP1XOvX+ocRY0D6QPuFM8r81He31prdoa2dByo3qxCNcgdYHq8i
iXa1R+0nyFMvFK3JLxuVSDxxKtTO2A+Ier6eacL5dsfWdNrp4VIPVTx9nSuW0LiYt5qS0deFr4QW
R2Dhldtunl3EBDbegEo3p/55m4tMxXuZVY5O6alvilcjIjGsC6dOj5t7CKSzsO0lweQVn7SOcRYO
DlzCHAi5Tl8x4yuNvtPEjcIm9br0nWnHS6aTob4nc+eArt+lhj3J2autUEpchpsVZZQ3qEz25iKX
cVthJRXJtjc5gUL6/jU4Pq1Fse6RffovtrOsprfA8AaldbD11PUgxJcyU1vRb5JEN7xKo3veXDRJ
bDCYOolT3OBhbVh+yldfFVsD+yMgS9BtvAnSIyuBqpGn8lrndIxGGS95a1zElyHW87n+NzBUI9cz
TpefyGwcLnwfv4YNmL8uWh5ntGNjJBqrvGikWkkH5RxL1OSlPIuzalPBnZagqRF1+Ur7510LGyNA
Y+s4MhXztc2RLD087l1jb/vxLCRqLDM1m97vNVOA0UzyZR8qVuYMPFbh+87pz72xWQ2lPZGdLfEN
D7lKIKZa2sUJSMiPV9a0CjHBjuoXzUgVaejllyPGLUk5IelE6Kp2XylvxNWGjO4zoLvk86z8qpxE
p6lFAPlg08CnEH1O8I+LlPw7/jF0teN0w0cn6bQF+nlpfkL2Hs0IQrm3W7Woq7Ws8KPgx+XzsKy0
PJi/lcUU9qEa4tfE1LqLyn12DpjWsOfWIkNov3XbHGdLHGIyp1KPLllg4Nk1tBkDNsXcJIqODrF4
6LyOXT94VFVQb2o0v/+1uLxWeslKhqcR8rDIvrXtBIae2Ozj0gqFCOh/+ZAxJpptMV1PlCcpqINh
T1mqBywTBrsraOYuu12NqYbhI7Q4q/VjU3jvZZJCvzkudAY1UCxtfK7VuRBRVf1wr8hoHq/epchx
No4/0KcH18is8Jhqdy+sWGPOVP0uA8sjP5zZuI3mCqPE18nxVbg6c8tr+U9oK1trDlySNH2gytrx
hudeL3sbr5RiIqdPXLx+JuZMiWM2+kBYNaDy9uWT0GXzZLXuTEL2Sidjftcc1c09T/FB1gHbH1EJ
R9Xmv8PtczuSQtlbvzfWxwLu02bdzgiXN8B0X8US6SZMKgwvaldyZeiVyd11mTkHFvYgnKs3T9OG
2FSDUfdjn9t4JTwnIVjFD0sRP5kZlj97tyDjze2WZQVObvWRdFjpna6bdDXA9bMe8405WmYgm+6d
qkiMmjJ6ndtMs+ZT4bsiJUnUusjI+KFAB1T9IQ66uPxPNil/wjEmksDCbD18OIQKjKjDadi157MZ
BVO0a5tYp/Sqg4cp8Wmld5l5JQ4zM3TdJFCoXV78xkMNQvPdKoko/qwK736jhkOqHuIyxDANGKq1
yFfyOF01qpLYuN+u/6EebnNv++vE5xXekXe2YPOHSvn+YqHqa2d+mXYm4oPaosbRf1vXe7Ttkie7
V/RvBu/qgx0Zcr5HfMd7Zbi/HQ/QBGe1o29PSn+CnP5f3OgEfVnE/0jFbL6RWl9lXNby3D5BhOlu
rvFtZrWhKuqaX5FNgrx6tPwL1VZpoNFrBQw3rvPNvrd3Dc5GiICdqSYftsKCjeiq7HjM57wuyx3s
Z81G01hNw7HqDQGHm+0j7LZZL86WZbiA5hWUnTohZ13n7HmXf0r0DVqp7/8WiBiX6cctOC376+TM
hHmuMUhNZmmVTXUVMSRe4URVbn837LybwnK4+dijmPzX5B4Qn/RnIVWjIYwBsb7Ny6HFxrI9xEkw
1SnHYd0ZYRlqpG376j2dAF6wpWWwsPoQgTA67io0OaGR28kojDcr7ESDdlIS0+ZY7RDAN5wF/lNk
68MLKNiOW9qmIpDSrjJTQfKJwL1rnux7zuKniK+d+4Yb9yutrF7wLHPEr11hc8KYUiia4Y1VPbAf
8WCNiR9MNMvEb61LDdFl1AVenlUBKOjN+25RRFVcZYJfzqAI7uhljPqFaje8D5XBgKyPrfzz49Nl
7rE5hwNTW1P8aXfX2gIidW3O327sD5ZgcvZ9t9ct+eH5ElYVoRK6FiQcGnoEkSVrTkbDak/32sZs
agDbK+hrUMG65UYj5P0S8M13e6ZPXeaj5LxMZBnoGnPRTAgvFWeLJR71yeYYHRjYX6h0AbNmZoj/
xs1cG52Yci1woNpR1rV/Q9FaOWshzTUMNEZl/Xmru9KQL1HX1hjEZsyE3O/HvqKOKOsEDpnSfRTC
qPQx4dW2ldYNTzQ5hk28SLDymBBL/bcVtqlGD11zscJ8lFa0g0qDuMS/96C2qF1FFF6ecyjqJrFC
2kDugLFYAQnQmjm/07jrDf3TUklIDA6OGGRMwItbC4+o5lEsaOlA0bV3qAluxyrMOCSe2ua/9lEt
McgGcj8R/OMLwWlj8TwDE+nFVUPsl48BWmriGNtvSE/SI2yibaYXQQ3C0OrgeCI3HRmB9apQqBHY
8WMRZE+Je0wcDQSKjUTr2u2pLpF9S4Ob6A339S8ZlhHG6PIm+bjsKlBerb1GVYpKMQWoehKf8nrI
X64IDk5sZrxSs8zXUWBprp3WbU/0hSFu/sZ2kksDrQom0UAJhcyuK+Frb1yo1aT/SwGpWH/kdJk5
8c7fnAsYy1mSowkWMq+FQbrdHc090liqppAJ9bs3HA4NPIa99VhhZI2gf7l9iDQwQksuNswB7bdq
HYKtr2ljSPXtJqFCLDFLdewKTgBWvXPeRwGXx1gjoANJg3bxz7D/raEN+NQsjDECUtsHMKkKqmGm
vK00KU0B6z6/fKnkf+/mmmhn96sbaB0NR83FFhoC2MEc/F0+EGoRChm6vFct1/EzADvuq3tBQgQY
fDkZCrYYRXxbQQTHTzem80+M2tjLhnrbTmqyr1/561RbgRcxmmhLhKh+PBgJcId540THykkNYWSH
Ua2bHjXkrnLdcoI2iDWwn5xWyXaAKxwfDfWwCHxuwERy63qSga7JVJwsCjHQruQAGbhXbiSS1kJq
7KrTwKq6FwHSnK29zfTDaH/e1KU96HEVYlCOVRbYXaFjBfLCIZDjto/R/wBf/a/08XE10kA5Ectc
FATumS30kD4p8fPVC/ccbG760RgQnRWzM+TE0kbh0+8cfSZYw7s7oD74TwI1s5A2Vi9/GmJq0gU0
PZ3See/RvB0s05ReDU/BvotwzbRiHjaBa4JRDv/IdytI/8QSQwKPmaGuHhUOtG8eiyk+GJVXxtNs
gtVTY6xk5jau0jiQ9AzwUPgtwJfARbm/YYsU8aejBKavJj9Hl58SKtAOJoUj6XMgOrRseLnagbjm
dUMJpz/CDDxXNcmFKMUxiLjTsU5N2hkkN240AhHq7qB5XQlUmpWNivuvqGOxm+nwGOEeLOCj2KeD
1gta6ZemzqnI66XJ4jkmtQJgCYcvd9GUAPMVRswc26B/eGtTtiWPH8B6w7bxVcEpOxDjDleAXuxJ
S7O9b0TfLSgh2S0A3Lp+q/zVgyLsH1yHMFvnSFtEzQRtum9GkdYKisdZxMLRt2+oCBEyQQcYILEC
3C9jTUsdvdjWwsDK7OkeoliE0joQTThPwNh8dxc3CN43L9WMiEqvVSCrgPpybKSB6k/vD8b7HPgH
jCoh+IzCgHpJnk5utjbXZWk6wwz7rwECMi2/Y0q+jKdYjwIwdv8TVGOxw0EnY+OV/keBbc325rzM
G0ZRjH6XutUW/SZqSKbdha/wy7qf2m8lnKxSe0H6vBoTsxqQLxEoZ8QpaHA8fSA1HjoiakEzW+zS
Hg1tXJHzVo0CwoUEBGiLY4kQ6V8jESPH12JIzPftxAkU6uUcOZ0pw9SSSXSnW7OszsPChUD5YQyK
Z2mSlo7NchvA6VUHPGEQLmx5ZFi/o2aQbmxakEW7D5zeeyWMiawnqItyMaOzQTcOrDYjDFGYPSaU
nf2ERWdpyvAL4i80PZsHkJR7jEvDFb9YH/Zmrk1r1Ms7EJUBMSb1oP0ntLCs/4fUCyubaMQwUvna
8eN0XOtsIVFvM8QzG0bQgu/nKHiVDAY4P811EJj1zKqClG8O41uqSFUiPGh+Fgtnj0TnfiCq026H
REBZMugTZ8DhtzDKBtMUtV6l8TFIiLsuQnqsaPdQQXlj/QJRuU6jfRbvFMvdEre6sjVXEVvkQUGf
arhzYLzEisik6sFqEA4xszKiL63oXe6+4+3LQ6WZZmmYYBG0xjRqPYPFWqcp7kpfnzSX4EJ/IvFR
WYfVd+hFrTbaMskBFeZzpPnz1LS+l1h/iaJw2hsFLnfF0pm3wDoCQmDxvnkWiAYougMRY7ReSVkL
IuKiIWgxgsfOSzQUZwGzarELZpzvPrJd7zwx/p7Au3tYL4eUudeOcSLqatYeSS6Esx40IpThGCcr
gKEXeq6wzHycJNxzs/3XAkJG4FUjaL2kp48uAGqIPvUjVa1pHz93287QkL4eNc9T+12QXoEnKAGW
3bRsOg/9zx19ZfcJLAEWT/7mtpI37S53yVp0e6y4yYvHSYXRXqB1dRE4pEtDBkCbWWR67d1Mv1YJ
oV0AXvARURMp13zg8tIhnpIWFAt9Ml7KJb5nRdbesL7aOw5Eanj5VLlBEpLb/kzuapNDmKf1Oaxd
Bu9my7/nELik8xIwnrsrVbr9KirzT9fLhQ9MKxG1lqhiG4jH57YLUNNB9W/41pZNsw4nHCi7Dep0
qJ3w2L8uk0CyIBKJpegJ3RotCUO8ikQHHf8PG/Ew0Ba129pYxKxv00jIbMlRoC/CRpnOVzQkrs3x
F9dacT9xt3P1tVS868Eop9X4qJjFLt6fYbhOIZQXmdld8qXV+DWY6yPNxrzF7sdmDywJiaou+P6D
CLDrA1Swz+vVUDqPtqgPtHv3HEKvscZzv/sErAiGF0rcmzOPSqKmbLuwn5RuLodxCTa9MdeZelSI
2HA3Z7qxVHmW7eB5Fn2tRH8UwY4ORAr3SfV1ONssCxdmUasFKzk833JQKXM7+9gADeUv+JzLoTdm
u/hOztIeL5QuT7C+nInxGuYjTgRJzvubr5z6/GTyb5/dKKMrn49Ls5lpgZCO63Ow3/ZgqB6dVyBV
KAd7wLRhIRLpCjMVwfCSCsejxVYuq7w5PoHUYcMCMzx2bQFhYkQLVc2yB4TckDfWO9adeSgZZKPx
gwTBLae3ebkL3FlxxLepOuhH5JRg3Z7t64oIAsiUYYfCJuNBNNOTwx1Em7Zno+/Y71y5vs73SxLF
m0RJD6tW5ZWmD9rtNi6vPCYa4fnvh9jRojOXIVnMTW8luWnhMtQqcZuJ2uHZqf1FSJOtAWdWBpx1
HP0DbrhatqfSeqH4JRWHsjnjJJz7Gf9up4HRDdxp6L3hxc7vAqLgtQrdRL93xuCUBFEvZOLbiuwO
WF0qxjfMiHNrt5doT8UdKY7m2/X/AQv45/E4nkiiWbe/BUntdlYYnk69h5RbYsE+wizMDqp3B6H6
I9mwF8mKNU7aNPIcS+Uue/K1k9G+Q6mHysGeR/AjENGcEbufMlLuItnJfwGNTI4QTZTu7nvV//8/
oBMfR2j2HOxh2f3F3Se2EwbHawF+QNFxffHlxGJut6ha+++rdVf08e5WCpjumVljSONJX/tPy8sl
EhvEA4cxpcUsPee+GBhKDFWb4yrwNznDjEEuvW/Ba45FpfUX2sLQPV/pEiqL50/uHLTRclx8IN1D
dTvUOpNkymS+icaBNRClqLaK5oXrRhOn+nL66s0c3rCGVEeF4EuYfUl1BLZN1LanxnAkEmEgi8zf
4YMqLb438+coB2wspfj3DU5aq2Ymh+o5YWMwCVCRwNUom7thmhdy0NveacoXTwsanff8rXUvFabQ
8MmzNFD3xZTr9av+qyc+bdvCnzpcjo3LmQz3njcanw4WmglX76c6uIwJYta/PxmIyAhseIp6z3Yb
EFGtxYGPw/usZtj5XIxJVXjMVPrsaWMK4YzKRScg3C1QxmjFz1X3hWnHASj581IOig2UlCfGsdDX
1O4N345SfTlCN5aNmlPYbQ+QCPX86Llgt/wwYXhlsvRQ5Gb5aiig6uugYTImVhCUXNHKmZVUkdT4
+xpsVsUP3yfz4we9JnHTnJPDwujF2mgHI0mTKrG78mJ/oQDBRGaeJeIblzbBFVnm8sFmH3TCVBqN
lh5pVMTinBwYNRpt8XXYfHCmluK1MLF5LSD7xkhyMABVMJKt37Hal9eCr8NFUQtwpxRkt6/qLoJo
k9+LvTjF8HxmegdUbncRdtx2VpjQ9Pp6wmc8NiqNu2aRl4k57ffK7k+V/aJd8l2sL2Wgo1i/0jjn
PcO+9696xi1Wcmp6c4HudwqUQT1bihQvf0uPx0iZdjcFdZONibZTmuHZV4Pr83B8lGOBeeg6vIKU
+HlumgcIh65EVYv5uATJBvJq+E8hmMyoT28XNuUHYEX8WKoPchdpW1wDk9fm0JkwC3CQ5TZ927k1
uNiIp6HtN8w4A+oML/rjkKtvh0fA/mTby6b4a8wnh2KgtM2K4Fz6WxvGV3geMPxqRpO3O/luo3eM
WeqmXpn4ua/ytpOIoigxi3ugA1cUpxI4hYP2sVJ6RrOehDZ7eAuNy0U7oBHlc+C8jpbHeyeyO+zd
llF7ys88zOiaS0doSvWXnG/EECdYZMKpkVZTr/3DUsPmbobj+Zq7ZvuZsT97aULlLZPZeg33K99T
vUeFxZ+Ls0iS9l31hfXtORQWDFDwGyoF/vnDI/D1HkgW/BZv35+r8M3N+cBP30YhM8hudVfIlViR
5d15wq/rOk/He2jGy4dnbic8VJk4+Ymzne+vCwhao76niaTj2UPV76a2OeDOEb5Sba3WWAM6JHwS
wVvTGH+/S8S4Dt+e5u3IXNPV/+dSTjVha3QG8B5i8L23RLHxSZI+a1AiHDmkO6jquxnU3MFbvOiE
jKsJFDoxQ4M1D+973bfWkhkukMNkGXwUi/RQI6G+6a5n7TMV6kbCR3ByVb/71twtclLpbOWtx3mp
1LxlRBRl0aY=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_GTWIZARD_init is
  port (
    cplllock : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mmcm_reset : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    wtd_rxpcsreset_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pma_reset : in STD_LOGIC;
    gtxe2_i_2 : in STD_LOGIC;
    gtxe2_i_3 : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_GTWIZARD_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_GTWIZARD_init is
  signal \^cplllock\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal gt0_cpllrefclklost_i : STD_LOGIC;
  signal gt0_cpllreset_i : STD_LOGIC;
  signal gt0_gtrxreset_gt : STD_LOGIC;
  signal gt0_gttxreset_gt : STD_LOGIC;
  signal gt0_rx_cdrlock_counter : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \gt0_rx_cdrlock_counter0_carry__0_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__0_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__0_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__0_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__1_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__2_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__3_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__4_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_1\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__5_n_3\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__6_n_2\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter0_carry__6_n_3\ : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_1 : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_2 : STD_LOGIC;
  signal gt0_rx_cdrlock_counter0_carry_n_3 : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_2_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_3_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_4_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_5_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_6_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_7_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_8_n_0\ : STD_LOGIC;
  signal \gt0_rx_cdrlock_counter[31]_i_9_n_0\ : STD_LOGIC;
  signal gt0_rx_cdrlock_counter_0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal gt0_rx_cdrlocked_i_1_n_0 : STD_LOGIC;
  signal gt0_rx_cdrlocked_reg_n_0 : STD_LOGIC;
  signal gt0_rxuserrdy_i : STD_LOGIC;
  signal gt0_txuserrdy_i : STD_LOGIC;
  signal gtwizard_i_n_5 : STD_LOGIC;
  signal gtwizard_i_n_7 : STD_LOGIC;
  signal \NLW_gt0_rx_cdrlock_counter0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gt0_rx_cdrlock_counter0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of gt0_rx_cdrlock_counter0_carry : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \gt0_rx_cdrlock_counter0_carry__6\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gt0_rx_cdrlock_counter[0]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \gt0_rx_cdrlock_counter[30]_i_1\ : label is "soft_lutpair118";
begin
  cplllock <= \^cplllock\;
gt0_rx_cdrlock_counter0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => gt0_rx_cdrlock_counter0_carry_n_0,
      CO(2) => gt0_rx_cdrlock_counter0_carry_n_1,
      CO(1) => gt0_rx_cdrlock_counter0_carry_n_2,
      CO(0) => gt0_rx_cdrlock_counter0_carry_n_3,
      CYINIT => gt0_rx_cdrlock_counter(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(4 downto 1),
      S(3 downto 0) => gt0_rx_cdrlock_counter(4 downto 1)
    );
\gt0_rx_cdrlock_counter0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => gt0_rx_cdrlock_counter0_carry_n_0,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__0_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__0_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__0_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(8 downto 5),
      S(3 downto 0) => gt0_rx_cdrlock_counter(8 downto 5)
    );
\gt0_rx_cdrlock_counter0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__0_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__1_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__1_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__1_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(12 downto 9),
      S(3 downto 0) => gt0_rx_cdrlock_counter(12 downto 9)
    );
\gt0_rx_cdrlock_counter0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__1_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__2_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__2_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__2_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(16 downto 13),
      S(3 downto 0) => gt0_rx_cdrlock_counter(16 downto 13)
    );
\gt0_rx_cdrlock_counter0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__2_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__3_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__3_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__3_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(20 downto 17),
      S(3 downto 0) => gt0_rx_cdrlock_counter(20 downto 17)
    );
\gt0_rx_cdrlock_counter0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__3_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__4_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__4_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__4_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(24 downto 21),
      S(3 downto 0) => gt0_rx_cdrlock_counter(24 downto 21)
    );
\gt0_rx_cdrlock_counter0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__4_n_0\,
      CO(3) => \gt0_rx_cdrlock_counter0_carry__5_n_0\,
      CO(2) => \gt0_rx_cdrlock_counter0_carry__5_n_1\,
      CO(1) => \gt0_rx_cdrlock_counter0_carry__5_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data0(28 downto 25),
      S(3 downto 0) => gt0_rx_cdrlock_counter(28 downto 25)
    );
\gt0_rx_cdrlock_counter0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \gt0_rx_cdrlock_counter0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_gt0_rx_cdrlock_counter0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gt0_rx_cdrlock_counter0_carry__6_n_2\,
      CO(0) => \gt0_rx_cdrlock_counter0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_gt0_rx_cdrlock_counter0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => data0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => gt0_rx_cdrlock_counter(31 downto 29)
    );
\gt0_rx_cdrlock_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => gt0_rx_cdrlock_counter(0),
      O => gt0_rx_cdrlock_counter_0(0)
    );
\gt0_rx_cdrlock_counter[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(10),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(10)
    );
\gt0_rx_cdrlock_counter[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(11),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(11)
    );
\gt0_rx_cdrlock_counter[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(12),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(12)
    );
\gt0_rx_cdrlock_counter[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(13),
      O => gt0_rx_cdrlock_counter_0(13)
    );
\gt0_rx_cdrlock_counter[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(14),
      O => gt0_rx_cdrlock_counter_0(14)
    );
\gt0_rx_cdrlock_counter[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(15),
      O => gt0_rx_cdrlock_counter_0(15)
    );
\gt0_rx_cdrlock_counter[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(16),
      O => gt0_rx_cdrlock_counter_0(16)
    );
\gt0_rx_cdrlock_counter[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(17),
      O => gt0_rx_cdrlock_counter_0(17)
    );
\gt0_rx_cdrlock_counter[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(18),
      O => gt0_rx_cdrlock_counter_0(18)
    );
\gt0_rx_cdrlock_counter[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(19),
      O => gt0_rx_cdrlock_counter_0(19)
    );
\gt0_rx_cdrlock_counter[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(1),
      O => gt0_rx_cdrlock_counter_0(1)
    );
\gt0_rx_cdrlock_counter[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(20),
      O => gt0_rx_cdrlock_counter_0(20)
    );
\gt0_rx_cdrlock_counter[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(21),
      O => gt0_rx_cdrlock_counter_0(21)
    );
\gt0_rx_cdrlock_counter[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(22),
      O => gt0_rx_cdrlock_counter_0(22)
    );
\gt0_rx_cdrlock_counter[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(23),
      O => gt0_rx_cdrlock_counter_0(23)
    );
\gt0_rx_cdrlock_counter[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(24),
      O => gt0_rx_cdrlock_counter_0(24)
    );
\gt0_rx_cdrlock_counter[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(25),
      O => gt0_rx_cdrlock_counter_0(25)
    );
\gt0_rx_cdrlock_counter[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(26),
      O => gt0_rx_cdrlock_counter_0(26)
    );
\gt0_rx_cdrlock_counter[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(27),
      O => gt0_rx_cdrlock_counter_0(27)
    );
\gt0_rx_cdrlock_counter[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(28),
      O => gt0_rx_cdrlock_counter_0(28)
    );
\gt0_rx_cdrlock_counter[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(29),
      O => gt0_rx_cdrlock_counter_0(29)
    );
\gt0_rx_cdrlock_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(2),
      O => gt0_rx_cdrlock_counter_0(2)
    );
\gt0_rx_cdrlock_counter[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(30),
      O => gt0_rx_cdrlock_counter_0(30)
    );
\gt0_rx_cdrlock_counter[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(31),
      O => gt0_rx_cdrlock_counter_0(31)
    );
\gt0_rx_cdrlock_counter[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBFFF"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(13),
      I1 => gt0_rx_cdrlock_counter(12),
      I2 => gt0_rx_cdrlock_counter(10),
      I3 => gt0_rx_cdrlock_counter(11),
      I4 => \gt0_rx_cdrlock_counter[31]_i_5_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_2_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(4),
      I1 => gt0_rx_cdrlock_counter(5),
      I2 => gt0_rx_cdrlock_counter(2),
      I3 => gt0_rx_cdrlock_counter(3),
      I4 => \gt0_rx_cdrlock_counter[31]_i_6_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_3_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \gt0_rx_cdrlock_counter[31]_i_7_n_0\,
      I1 => \gt0_rx_cdrlock_counter[31]_i_8_n_0\,
      I2 => gt0_rx_cdrlock_counter(31),
      I3 => gt0_rx_cdrlock_counter(30),
      I4 => gt0_rx_cdrlock_counter(1),
      I5 => \gt0_rx_cdrlock_counter[31]_i_9_n_0\,
      O => \gt0_rx_cdrlock_counter[31]_i_4_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(15),
      I1 => gt0_rx_cdrlock_counter(14),
      I2 => gt0_rx_cdrlock_counter(17),
      I3 => gt0_rx_cdrlock_counter(16),
      O => \gt0_rx_cdrlock_counter[31]_i_5_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(6),
      I1 => gt0_rx_cdrlock_counter(7),
      I2 => gt0_rx_cdrlock_counter(9),
      I3 => gt0_rx_cdrlock_counter(8),
      O => \gt0_rx_cdrlock_counter[31]_i_6_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(23),
      I1 => gt0_rx_cdrlock_counter(22),
      I2 => gt0_rx_cdrlock_counter(25),
      I3 => gt0_rx_cdrlock_counter(24),
      O => \gt0_rx_cdrlock_counter[31]_i_7_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(19),
      I1 => gt0_rx_cdrlock_counter(18),
      I2 => gt0_rx_cdrlock_counter(21),
      I3 => gt0_rx_cdrlock_counter(20),
      O => \gt0_rx_cdrlock_counter[31]_i_8_n_0\
    );
\gt0_rx_cdrlock_counter[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(27),
      I1 => gt0_rx_cdrlock_counter(26),
      I2 => gt0_rx_cdrlock_counter(29),
      I3 => gt0_rx_cdrlock_counter(28),
      O => \gt0_rx_cdrlock_counter[31]_i_9_n_0\
    );
\gt0_rx_cdrlock_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(3),
      O => gt0_rx_cdrlock_counter_0(3)
    );
\gt0_rx_cdrlock_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(4),
      O => gt0_rx_cdrlock_counter_0(4)
    );
\gt0_rx_cdrlock_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(5),
      O => gt0_rx_cdrlock_counter_0(5)
    );
\gt0_rx_cdrlock_counter[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(6),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(6)
    );
\gt0_rx_cdrlock_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => gt0_rx_cdrlock_counter(0),
      I1 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I2 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      I4 => data0(7),
      O => gt0_rx_cdrlock_counter_0(7)
    );
\gt0_rx_cdrlock_counter[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(8),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(8)
    );
\gt0_rx_cdrlock_counter[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => data0(9),
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlock_counter_0(9)
    );
\gt0_rx_cdrlock_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(0),
      Q => gt0_rx_cdrlock_counter(0),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(10),
      Q => gt0_rx_cdrlock_counter(10),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(11),
      Q => gt0_rx_cdrlock_counter(11),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(12),
      Q => gt0_rx_cdrlock_counter(12),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(13),
      Q => gt0_rx_cdrlock_counter(13),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(14),
      Q => gt0_rx_cdrlock_counter(14),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(15),
      Q => gt0_rx_cdrlock_counter(15),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(16),
      Q => gt0_rx_cdrlock_counter(16),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(17),
      Q => gt0_rx_cdrlock_counter(17),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(18),
      Q => gt0_rx_cdrlock_counter(18),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(19),
      Q => gt0_rx_cdrlock_counter(19),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(1),
      Q => gt0_rx_cdrlock_counter(1),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(20),
      Q => gt0_rx_cdrlock_counter(20),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(21),
      Q => gt0_rx_cdrlock_counter(21),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(22),
      Q => gt0_rx_cdrlock_counter(22),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(23),
      Q => gt0_rx_cdrlock_counter(23),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(24),
      Q => gt0_rx_cdrlock_counter(24),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(25),
      Q => gt0_rx_cdrlock_counter(25),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(26),
      Q => gt0_rx_cdrlock_counter(26),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(27),
      Q => gt0_rx_cdrlock_counter(27),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(28),
      Q => gt0_rx_cdrlock_counter(28),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(29),
      Q => gt0_rx_cdrlock_counter(29),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(2),
      Q => gt0_rx_cdrlock_counter(2),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(30),
      Q => gt0_rx_cdrlock_counter(30),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(31),
      Q => gt0_rx_cdrlock_counter(31),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(3),
      Q => gt0_rx_cdrlock_counter(3),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(4),
      Q => gt0_rx_cdrlock_counter(4),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(5),
      Q => gt0_rx_cdrlock_counter(5),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(6),
      Q => gt0_rx_cdrlock_counter(6),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(7),
      Q => gt0_rx_cdrlock_counter(7),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(8),
      Q => gt0_rx_cdrlock_counter(8),
      R => gt0_gtrxreset_gt
    );
\gt0_rx_cdrlock_counter_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlock_counter_0(9),
      Q => gt0_rx_cdrlock_counter(9),
      R => gt0_gtrxreset_gt
    );
gt0_rx_cdrlocked_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => gt0_rx_cdrlocked_reg_n_0,
      I1 => gt0_rx_cdrlock_counter(0),
      I2 => \gt0_rx_cdrlock_counter[31]_i_2_n_0\,
      I3 => \gt0_rx_cdrlock_counter[31]_i_3_n_0\,
      I4 => \gt0_rx_cdrlock_counter[31]_i_4_n_0\,
      O => gt0_rx_cdrlocked_i_1_n_0
    );
gt0_rx_cdrlocked_reg: unisim.vcomponents.FDRE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => gt0_rx_cdrlocked_i_1_n_0,
      Q => gt0_rx_cdrlocked_reg_n_0,
      R => gt0_gtrxreset_gt
    );
gt0_rxresetfsm_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_RX_STARTUP_FSM
     port map (
      \FSM_sequential_rx_state_reg[0]_0\ => gt0_rx_cdrlocked_reg_n_0,
      SR(0) => gt0_gtrxreset_gt,
      cplllock => \^cplllock\,
      data_in => rx_fsm_reset_done_int_reg,
      data_out => data_out,
      data_sync_reg1 => gtwizard_i_n_5,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gtxe2_i => gtxe2_i_2,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      pma_reset => pma_reset,
      rxuserclk => rxuserclk
    );
gt0_txresetfsm_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_TX_STARTUP_FSM
     port map (
      cplllock => \^cplllock\,
      data_in => data_in,
      data_sync_reg1 => gtwizard_i_n_7,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_gttxreset_gt => gt0_gttxreset_gt,
      gt0_txuserrdy_i => gt0_txuserrdy_i,
      gtxe2_i => gtxe2_i_3,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      userclk => userclk
    );
gtwizard_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_GTWIZARD_multi_gt
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      SR(0) => gt0_gtrxreset_gt,
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      cplllock => \^cplllock\,
      gt0_cpllrefclklost_i => gt0_cpllrefclklost_i,
      gt0_cpllreset_i => gt0_cpllreset_i,
      gt0_gttxreset_gt => gt0_gttxreset_gt,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gt0_rxuserrdy_i => gt0_rxuserrdy_i,
      gt0_txuserrdy_i => gt0_txuserrdy_i,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      gtxe2_i => gtwizard_i_n_5,
      gtxe2_i_0 => gtwizard_i_n_7,
      gtxe2_i_1(1 downto 0) => gtxe2_i(1 downto 0),
      gtxe2_i_2(1 downto 0) => gtxe2_i_0(1 downto 0),
      gtxe2_i_3(1 downto 0) => gtxe2_i_1(1 downto 0),
      independent_clock_bufg => independent_clock_bufg,
      reset_out => reset_out,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sgmii_adapt is
  port (
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_en_reg : out STD_LOGIC;
    gmii_rx_dv_out_reg : out STD_LOGIC;
    gmii_rx_er_out_reg : out STD_LOGIC;
    gmii_tx_en : out STD_LOGIC;
    gmii_tx_er : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    userclk2 : in STD_LOGIC;
    gmii_rx_dv : in STD_LOGIC;
    gmii_rx_er : in STD_LOGIC;
    gmii_tx_en_out_reg : in STD_LOGIC;
    gmii_tx_er_out_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sgmii_adapt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sgmii_adapt is
  signal \^sgmii_clk_en_reg\ : STD_LOGIC;
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
  signal sync_reset : STD_LOGIC;
begin
  sgmii_clk_en_reg <= \^sgmii_clk_en_reg\;
clock_generation: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_clk_gen
     port map (
      data_out => speed_is_100_resync,
      reset_out => sync_reset,
      sgmii_clk_en_reg_0 => \^sgmii_clk_en_reg\,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      speed_is_10_100_fall_reg_0 => speed_is_10_100_resync,
      userclk2 => userclk2
    );
gen_sync_reset: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync_31
     port map (
      SR(0) => SR(0),
      reset_out => sync_reset,
      userclk2 => userclk2
    );
receiver: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_rx_rate_adapt
     port map (
      D(7 downto 0) => D(7 downto 0),
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_dv_out_reg_0 => gmii_rx_dv_out_reg,
      gmii_rx_er => gmii_rx_er,
      gmii_rx_er_out_reg_0 => gmii_rx_er_out_reg,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      reset_out => sync_reset,
      rx_er_aligned_reg_0 => \^sgmii_clk_en_reg\,
      userclk2 => userclk2
    );
resync_speed_100: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_32
     port map (
      data_out => speed_is_100_resync,
      speed_is_100 => speed_is_100,
      userclk2 => userclk2
    );
resync_speed_10_100: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_33
     port map (
      data_out => speed_is_10_100_resync,
      speed_is_10_100 => speed_is_10_100,
      userclk2 => userclk2
    );
transmitter: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_tx_rate_adapt
     port map (
      E(0) => \^sgmii_clk_en_reg\,
      Q(7 downto 0) => Q(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_en_out_reg_0 => gmii_tx_en_out_reg,
      gmii_tx_er => gmii_tx_er,
      gmii_tx_er_out_reg_0 => gmii_tx_er_out_reg,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      reset_out => sync_reset,
      userclk2 => userclk2
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
Wm3a4jvkyGrJZbUauuLXJ9hSETgdMDgCPFsCuPnH2H4u3XzFQeiouXymgo7r3DTsWxLBdNXB1kBw
aIPO2flcMw==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
m5PjR78F7a42BnSusGfvvWj/QhWwotzIhwBCJW0i0LrfPwNwGPqKpNAQM1dzEiOzB1pzZo3VRp3U
bwm8WAGWUI9ypgFzNjSKj63wvhc4c7u6YY85oI882gCZwZqR2iNYrwb0g8/9XKNzS4hQFvelhE59
h/mmXPxRu+d22JXoy88=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W9Bu3QEBmjMzC7jBBiTWRWOO/jWYVOYWtIj1Z9UAZu7J0a/Me4XW1r3L9KMXGN6kDZ6shbQl7Dhn
PItoK4ZO+tg4Z+op88cmEPKEOCC2v9Xp4NG3eDSQxBLPPLMjtZQF7MO4jbNd2Frxv8c/f6Ex/aLk
GLNFcGgC3ADMDK7VvitRgxzLlLNUV1wLBFAxuJl6GpU7wViTS9XDtI6GWDJP/sY4WIm65+FIogrC
HXcimmf+7r3VcayRH4ieg3cDDc6/fFbNyW6JXAgnr7M/f1Yna07GwBK/tU60OaJLhaH8xcm0vspO
05Sa1ZyNSwEebSyvPA8TXsgDy+ZfPOdMfSEFDQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FanA6tLNPpCDSFm/4TsARI534TDtWiBwDvFTbPWyGqs0WIBrTbxISmUysC2n8daBbyCS6brSraIT
130pvrFo54Qx+Pt1lQnArh+xRSI2csNCrWlipa3OkbvTyZRj/b+l4So+zoypyhTUjL/EZhClcOEG
5UqNJwdApGOFG/voKFwEb1ACfjkPF1V0m+TBLy7E4mSphCL0PODRvqRZbgzB95QFUUYJ+ckkvcHg
PUIzewpRNYiJv5Hc27B9d53qLQ87V97LArTAVq8LeysK5nQ5Oz1JbChAN3lmld0SFjGyOlZGRiXx
zrB9gmxg6/Juz914queERuduj6PzqsgVJ2yalA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a/oDlJwLfw0mogzk94c3BOQGW7A1C/4/v3vkQo2GbvdvVEefPnuL2CoELnU/tl6MDTyJY/rmbkyo
tP0U5dYendR/A2WAQ29p2XNTAMWH5vFDSBsKI1c9KXUnqlRPD37invxjcT3d3MUJqlkzextzmEpn
0zjQmDNGyL4P780kw7GeSrJFAi8eWAH1gZPq5gmsr10C1Qhurf5KO4cEm2O7ej+KB44WERIxGK16
jI6DI6qY0Mvg/XrXwYqv9oKWO5y8j4HYukcwq2EPRx0t7lBJm19eEWE+h0Fyup6Ltd8I/jOXumdA
4N7s0eQyqb7kMCeIny8ZvCPYPIyoZlENCDCMTw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
CI115QVslbgGhSQ/+tptFY3YHAfLsU34XRxxw8MwYJpvrR6wGuEhGoBhpEJHklnCbuo2qIzSNa20
8d+itlURFKzEzM0ZYHAbZE0dPlnoj1OYi+qYyY+zl2ckxIu2n6HASWwLwP/iP5RdY/bVvox+rTAz
4KNf+GF+zFnlSK5ouDc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
KyiBtaeIzS3dXkv/i+e1WgTlP6ac5uvuOelr3D06gWpZiWb7GComJaWBVS9SQMJttgynDaUHTsTx
IO/feN0kMifH5PWr/W0/Da45W1d/ikmvBk+vitywM5uPrzP9+9yHsKCxDrF5QLfFb/iVB5j6ifsR
Kk6k9hScI7s1CghuXS4PT5YlX9XyJP2XHUYYaFTrPo+TmNrvMFMYJM4uV1wPz9D2J5kQy3warHOi
pg4heEOV4Cjqn2I7K2SIvT4tIouf6ArjSho43Rngsa0oZ4fmw5OErsOGXLQl7sSRDhTVzaJTtkjZ
64tEHp4tz9UMmrT852zZk5dOt3El8NleWtwlig==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 75408)
`protect data_block
Lv0nb2Nd7s9pK/BegvriLh9+bPbaX1GAJkGqjEHWhCYAfVtMZU7t7FtmTI+4a479v5QTDNYIAeIp
FtbtKTaMMqxAF8IYNIHM3EFvTA2jPHFykDurLWsz8tLJDe1H4DChowrGSM8gp+pR/4M/ANDZJOba
v6l29UDh9wDWjuejsKY+tjagk5nwkWKy9c66PxLzZfF+M2JBoSIUsIo4HYr/KesP5Vdozbl0tP23
nYYsn9gTj7uefVIC9fxNf1UX7TJGVx1V0Ew+Yf58nOCr9ZUZPb3g6Pi8E1aTHpJy1cH9uSgdGi3c
Of3xRiJDZU2PlI8jBCDwGWAWNzNukh1uRmYw6faqmYdp/V2CrXOcH2x8xQHWHPk1xnrSDyQEZ7NN
IVB+5tSFHjRU2Jo+jnkW6DVxBWFoWFt+XswDWLLyvHPYO0fsKGjsUBWyyqh1rmwJdsJmlOdPUo2A
q2IbL5qVckOXaZ+cm96Cc3Jm+5rutkdsnMcf2arzEdB3M3geXDJAnGYXbJ6wNcEzIUwYmxP43J5/
qv5j1xGepra+zIeJ1Guln/W8d5ArpHGna2vD5kW5eLpDPBlVTND0q9Lb+RCkyjKpkq1sX0GwoqF7
BzveMlQoVF8eXh+Z39cgFc+2TjSYgfHN+jO49R5OaMrSUh7aQLz3Wi62n/qgs6qM0dZwu/DE2Bfn
VywUOW/a8YiNYSHvmh6QW3P/LuekIiGa7cxf457k6GHaxCsWXz2lz8zhkC/fWVV2QPtNTmm9Ssud
3iYxIX3MunOIQd2r8AVMAkDaDUc/dSPjE6cf6y6YVzyialDO+iXXiHJMYnYZB2VabUYQbOkSoJ4c
Q9DRAHZ+iyvWFTo+NwRMJfzP5Wf9X05RqZ5gQArbHO2hME2SP5ii+8os2sD9xMuts9URCGPx9Wah
tPl8vigPcfmn4aEqD5n28S4EJsTo4EilnL+0XmSXgmi8tWDZOmoGvaFNlw11mleETkDO9k1TBmgC
G6xMUCCPgrZG21OYJUZUnL7pZEXHyaQbicT5tf8p+J1JMyIBYnwmUjz8OVE9Lb3K8Rbvgci7/+PL
TStgMP3Xs+lF2aF+Uk7WKmdlzFz2eMT59I/1F/MczX9awS13NII+hlo5Dfj12AtqCSW+FfVj4Ojd
nmKsOozStndiK6TVmPHIZFcmPwIEqT3ceqgzXPh8/3aY2Iab4ukqtcIdm9TIcgnwsuMw6TyDqlip
02DsUfrl4tK+TQJrsCBvgHl6FjtYPp2a5kDyTotHG9F2pi/H4arEB8cL0iHw3ZFAkprJl+Obul0h
uqd/AgI/FN3BPmvOBY/4QhTRy70ridwsYSQZay0804RTsx7kPN1kgIBYHG2EE515Kw2IAbPksFVO
AnCWcTLj0SW3lKgS7+jmc4NLMrLMj9B9OkjxRpt3iJb6EKJbbyOZ+4y7NjtocCsRNiXZ6IfMt0Lt
rwho0wVxnFYheBKSGx1iFSH6WK28Oot3gXk+fylls88ZCo0LfbYGF59XP2KE95qmjdyybvhSLj2D
LT2Yt71XhVFsN7fvZAE5D9ALPMraaUj78o5lYISrajlwkNUdNJOZu4axMwDY8kCThVmqRUbM7kj9
rNg1T53x/8RjCpTKDKyFac0olqY42IbrQX6Sq0ulda6hzZmIIOi6bsbp/1VhBoC9QSk3slV7Usth
idfd/WgFU6v9XiC/l8+rPUkzu6sKQSKmpWarqpZ5TQi5ZdMfdGSdMuF+433CSaX5LFrd2LEmNVxu
DUEtYCminOaaIjpBKTr8sax5PbdFpG/DwLmwU3oFVgUt3Yq52RDZTNVDizpCAgpc2yK5LvYMRymY
Xp26h6P0mD0ZBwLH9r/+mEqm5E/v98lilYoSrmuNVTGOcIrgdAU3z9rAlLfdxmVdCOSeUTsqdYLd
saGooUbsJ0wd5AGzZ4s9uIb5jCQJvFzjjNmzabBFtIiRiig0N9pYQV7Bqw8oIxGgE3CYo0cYi034
CP9wtcoIWKDo6GXH0a6sL2NQwQIivSctgmFW52i51CiJzJzPOoF/0svipo5+siU0QHGSHmkaUR08
Fa+QIh2ruWZYTQXgEfJAoAVzBBJAQhJrYLfh3NoqEbZtmTWq4Go4pWE9r/WrVjTSmtcBud0/wT+C
DfL7ov/aneP+tgOnP0Ct0VkIwQbZgv3ISKlQLzWEn4DbmhpfqjeRiXKBpu2gHguITE8horJxRgO1
8wxPutrLDgxo98N9jUdH512wUqtV63lms/JrYZj6ryVi07fyOzyaxoV81hLUfG1vsgdXSdcdxpR8
7K7PocFquQbnpp7lgRwUacmYwYiivFRToTggyIGatGQB9RvNW0gJGtqD7/aE8yBa07UKwPSeNR9K
lsqrlRGzDyO9ILfAmUDzaHMPleTSitI2kgbPlmm5NTlqLQIGWj7UgFNA2YQufT793Y05wjKWY5KH
faBSe+z05VWmxH9jSskIaop5qNRJ7RUwkZNAPHkkWDTbJL7st74jUhSnEJDRicxcXxWv+KfyU/77
TJdyK7+1NExGyRzILhnWm8b/y6GsfLSppnpHhf4jOIV4UP0dF1WV5XdzYIW01uBcDGhMyy2SntOA
HRebwLvXXW9/yWKsbuj9DOG1rr4m8Oltidb23gOoVeH+ijURINjJd940e4Uc6WdOt3aO8ktCObnm
990Ebaj51SBnYjVI2rmjSNyeDKAvkDICPvpHVbjet/tD721ppzKil0lTsT35YSfHyfsf97reFcfT
BixtNDCa547uiFUctJrZhGlzYDMifht2C+78c47kdySoCHykta6TZm23qqM1EAAY5g3ZD1i0nD9F
x5UQNoNOTn5nxFDkFWaQ7RXsJKAx9GGgncE/I77bfKRZ1zwFLvSqne6dmgWhiEOWNZL5AFoHJUXv
n/97s5DSmfbETkqpGVP0Vm48vocKwTWrtItGy/ZofmYYft05tu5kMrmrpRT+KQqV05qaWeV0jDFk
xP6jpG5FGG7TtQI6duNijupEXkP/eHWyuQu6FEu/e1B/kdDEpHd6pFS+uSWeUOR7EOe7qdcJnix5
1SDQ49/zAxkChKFAKLbJk2jm7w+1snDABeokwJ+D0gkA4G3HxVT+oWQZIwOVMsK9M1YG1BZ51cnO
vtZTw9JQcR8x5M9FoQM7XRcOmCkc6rpsxUmQGyK2chOstdXAcUpfxMkt0j49ytIj08fr+f3KoLbY
/EOVWwbjsoXiE4+64SJMDIA09NPRqexbrbSfDSNtLGh65oQ1W6TOjjmZfMDywk4J4L56XlYXVbpd
/LHXzM4dfB7AvGAqCwd1GTgnvXmQ0ilkkRbcKp/IiF00Jv8MGm1DyFBc9jasuGiUemVYpeY/eZoI
Rv/6v6966gUh2AHaFtkRRa0D8bo4wGFQxpdkStnJbgDQfVV3eoVX2wRMfc1SgC6ysZ7TgANNo9sp
892X5c4YlGqeefS85V5CcCUNFYo6ObSCgSNyevzuL97wRG6trs4+6zsZEndWFJ+SOuAMFyYeDSmc
KWGAIxnRMdANpNSNpoWFaMeNntcrUpYy5VoNy045sNrKUGe5yKnFuwngLPdeAnPTfzp59d6lHLoK
7YNmaFUhKZGt5o8Be9qNqWcs9GSK3pbQbOujyDauOpcqzWL7llzdfv9gJJcHMzqY9lFV+wrYvy3I
4IM4Tx/LOQZeiaMSIYNCLFqZ5LziTUEmOF23vmFO9hmOBpH1duqjgUwxikO5/lIr5KirKLIHDlMr
ORirI/C0mbaJCs8cdzw6esdobhy46jkSKQ7p7dBEKyZFULBdh33eH9p6f8nwrlkTOTCHLSHG3ti8
4GSOn4RsaUNOM+0abPFS2e7OYm/g/FP0MtTX77P9q8ZTkvHOHf+Ns7UcZhPSdauiSQS1UybFWoeM
wMDSuF9bOzHJb8/E0Ohqp9dp06CDzalBdNmNdV7t6SytWZ1s1K+jMjni+N2sgGBh4pCoG/Mh4iNV
gO9V5fAFxm49KWSVzOHIqqYVkte67/vqZD5rsEOfJpJ0wkglO9IvYSY2BpSHK2BTwEJAx5VNYZRd
2fVSJQ7zXC7VXGPIxWrkuCcT/HDgdA9yTr0T3oKjuK3CwTTFsJaT+lA336AYdGeJipb75xi6izRa
RxTScyNfoD7hPEC49UoEEgcLjLAB/MHmx5n8ij6NKD9Agh8Ni5vcH3qH/tbLX+jJG04oaGkYL4TK
Su8D9S+IJwdgkMiKAmGA8kX4tawGo18NOGwuGK8DqER7odXQ+qr0EPQb17l5qj4kssI8wHThe1cW
tzvPFAlQmqtmrn2kUO2FjKUEqXTD2DDryCybiVJmPkGN3Pg0nL5zQFDjojFcz9BdECfLV7z7Qp+T
RJ1lp6G3zNVaNnEFT1RT/kCV2WrZ3DwozqGIo1d93IOQsbZ4QI5k0RNoJwVHXAE+gMuJv05lbZG+
WjRsXNy5lXT1dbgAJ5Gy85fkSwUuXBmtYEujh7K85N+sN8CpzxwlveFujyzJ4RF8FXh3RbwWpvRE
9zN7zVipdZQq/cEbqKcAILw3Dvj3f+ybAmCz1TsiD1UoGHO5a6fIAXZ4lpnHA4BxrP1+pxd4ReO9
nqi4hvRWypb/AJAtSwfvuLN7KtleXK7J9cuH8NVKR41MxdRVX/BPj4eTkURSQAwoLV00geP6ZGwW
W07XrMAinVOZCspyEej3N55qpsUuUvMw/wDUNR/ZL+tMEfLB0hEhP9L+Xj9ZbNgvg+8OJri9BOTE
BW9wW2+AS5mDVY3CpLjYgn0ZRUVBa5YXNmtGbNh9mo3X2GzNa1LIYUzBn4RLy+t06KM6EwiZRgLh
jdraJZDJoFOpURXZK7RZZ97mtcDlwwtftffWWRmIIgxa7qWMjzLsSq6F3fkV152jFtLqPEdS+1Ag
TjffSig1akPZsIX9OlB5kTXJ3vVUX7svrPZOlrZaD9WehTIIHJG/elteCexeW5fkIw7Mt2m/RY3T
ZiTikXqR797sXpDfSzVWIHIaAH1RK5Xb7dnUm86dm914XophtsUgrXCRoqqK/5DFWbjsOFXSVp/u
zUS7arBOK95WZGAKgKXT4xJyamFk2cxpZPbsNjCxYw9izooULcv2P8WERE/IxQtJzckPbLGd6iLv
plgTqtNAP+vFOQbIrSp06NofR3uFb92iPKzK8vWQFvxcNGnhaB66aUvFyYt3DJEw8OVsWiBO5gRn
61nXsHmaCq5WGM5/UcLZoy2o6p/QWlKwdAfDQXXuCv5XvzXEpaMb7MP2LqXZeqH77nZSWt9DEW+H
UBGD7ECSTgbXAFvNFw35tIwTEECJR6x8Lf2UDMn7kLuWZRDpzaKydkOyHqY46vSGKTdmOUmYGddy
l8VI3QTHZb57wWhbmOqmmi2p3RJsOLiHFP+mpjrhwt5Gw25oFK8viGkV10AaKWbMAE8o1zYMpPY5
aSMi5PSW7e0Pjftd/96j6P+OF8pVWnrLRefqqfJsap90VFqhfhU6xd8/Jg/6DHij9DDJ+ePXmwuB
hIJbJfEKmTjCT+6wqXnMk37YgyjKlTb0xElQ981H6x5Fq+HRFNLWOHQTJwT4uURdD3JjjxJC51jb
KazcQ8qCrGR7q2XCKeV4oMu8gEE8dpYOldYdonONsMcyW49Tg8BwfIaJh5gP0M02Z8KOG2+/VW2i
wji8tHaexYDRz+QP9M69K/X3ZJROfJvXI7D4v8Ak8AyhWXzy4Ge2YyeIcyseMS2tI681RJKwaZHu
OxUfniff1DjpjLFhTHZjTPBdaHTFF7vbb9SjLwFc5qk6v3NpRSPByUI+HnCsZJqCaPqkdUteMJKI
mMij03h6V1Uwvvy9oMQ12yVNV8kOFtMKToP3uha3nfRgA3zgHR7GHCg6mbdhswJXiZlhMwNepETh
/kKLgAgSK7T3ww07erBDkf9uYNKgEbHp1+go8QZNl1Mh35afkw7yuJ2fPVsOxT2KX8Pjkzaz4E4C
EwpvbKGu0LCv6dguKjl6wWicvvdgQ+8RtMrli1RON5uk4EcoiHBW+EEA1GzSIdggAgASgyiOquHv
tvcSRXIj3RqGlIZ/R/reKBwFcwkn4a1zjSrigldP34fB86wjt7yCzYRFX/h+7Jiy2327p2SXsKwS
cLIfM64RwIFXLRe5erKjsUxz7Kj49RluNTAJdPo951E8Ow4YGib1YfRJ8m8+xZb25fUpWAPUOQr/
HZzJqsB5RRBruUQOLu7fZvEc9FQjYJjX3f7fKKozGOfletTL8i7BcHL26zGOLQHpUVfqfHhxJkso
KUArhjthn8+kgUSt+cf05zy1VfIIHV93EYs7kZ78C31YlT60/xPzpPGqEeUIwODv7dFUUbTuA/Kw
UVux7tlc/0wHfGB1ERW4m8EBzc79UX0VSxux63maCmJcH/mJWPiKrL9z0aMMFXBGO8BZKGFp70z4
UejXcIsmIDIvrAhaYbUa1WaVd6fSjepYEgJVIJdm7i994RCyo6hfuEswksBpqRNfjvwUridcR041
W/2U6jPanHnGs+/oI17nAxnQatEDaQWrwEL3o8LbWXfNd0p1IRjkUazjwe/Lc8o8jY1vflLSm392
TVCOtdtBBO4K2VArYqgh0NgG5sx+QUpnJiS7fNf/qvsvbTTYo6u/AKPlFDtbnvZTcoAEKDpJ8Rv8
8sZG4qkFe1n5yw14kmpmtyzwOdojzEj3oma8WG99UAoMVxYwpzIHmdEgdyOrxv28+4rJs0DA61rF
gTaZmYtGUs8W9o7hg4fLdXIP5uKmADfWSK+P7U9AYlUJOaAqBGzv1GsCXqP753NIBgmkAAa74A+6
+C3e+3dGj0jmqJvwBTFRurZSte8zD5TnMgWdwmMYyeZ1RnAjMu6qvAmBjjE3VhoyREum15FdglcG
bQ0Bmba+bPU69UiWJAsa8B8E9rZ6lqRKzMnwUyhYF4FKrpnTbC59cVctkjwpBP2BwyNsS0AToIJ5
5y8DNmlPj447Ef9rUeoz+8sMPg0Hq/Ge3En35SXwcXC7YqaATc1SlftMvuho5J7l/dq9PyDXbC8f
wVic/ykYRcaUS1MGquM/mzyzmeIhYQWPtL4NZC9W7bG/y+EZ6zHrdjkoFzryJicD7Ig0MiniVZHY
VLx826wt1XDGeDA1G4dWfwg2OeFJOaVky86jVYlzDOrIo4rQttM0pFyw+3M+GY8XDTRBBD1dCFdH
W0YTT/LuM0C/Wz03UF4PsEf8QRdO3jjpfYqTT05neaSB0Xg1Prxl+cuUHstBskF69nMQWSUiy3/9
7MKqCG4Sj41+wuwV/OJdvgEY+MM0Wm50ZyptHei7TH3tFbXILQb6S+kISF/rfzUhfRwDFjMJV3CC
DhtEUJCirh3ZzXoFTNARqsemlyK3ACR/DGpculFu23uCWJa5aB/5K9hkztRdINNq3x9YZYF0vV7+
gL7XGeOywF65aZiSnPMt1lYQJ6YjFGepxxSdUxRgUt/Bke4+oKvnjfqsFyok9vO6JMjNO8FV6782
fQgFegCmVMlYDYqg4gNzuBnll3E0EwdnxU+h5Mh/aJdIg17frZWXov35ZPrOw1j+yt1HohTABM/0
0C8Qbuj57mukXCBJx9SBFG6CXo9TnIL8uxJG5vpOudJHETKKfkkyrCmLVQFvQ9ye3TddAjBts8mD
LQ2DgvYnD9xkAkIZRlA2ndj5w1Lqaw3lxl/gU2vv7DBxl97M2zFI35iQ1/H39eq3F18SmB4GYtx/
DRd/ZY81fUto/vGqUJdV0qjCYbYjBZ7kPZOLYlOzS81WeztOYwOKsljWrmaN1rU+ar9yHHN5rvwV
lqI9zwv8GDPOmXljigitoECuWVHcDHTNuD8OnNNJC+JV3faf/elMc2amj0JW4iI7wDb5Z9lyrQRl
OyeYcpnoisbroAQcF2DtR814aW8twIxubBFQw4zCLqk9x8xBQnylL4t/TmLH1HzOebbndL9eWEcb
hrGRD9MbIljv4BcGSTtbvvBDxOi4sZsiBmD7xeHqhDcSEfKqK/yLR4nmR/Nq5U3OLHUr3bQv+OWa
jUAqsJSMyYmd6ln8G4/nzQEVE1X4ROS8LfjLBBxp+DCjIUttdse5CgUNvFNz+/1HjwC4nAdfwLj4
vx+BOg7M3+W062qvWbGtH4KFCViV4PxgpayekwsiWGwDFLnEo7CxouLxfQEsayOMA6Pyg9ULmMe4
St0B1bESdVfn+UpZxcVJvH0kZ0J+9tJ+S/1JUARd8UXEVQlCD3IS4hXqkDyb9+MwS7vZc1BDqsuA
2PuvfEvh49+97wL5V/qS1b063U+pUXkX38mUMxhQSzISfO1hQMgAEETdZraMFcLHj+/Bj/ww6rt7
PfeVZjafy3qH46YgqtvJr9iLE/OJaelqVCQ6irMMp8Jmu09xMfWR3CFd0TV5GEVwce2HyA8R4N/O
eIFNAtWYFZYRJsh9CnEmHwqUNtAMGb0PUCt5+NKzCdNmbv40BbmIsms9Kz9kIPtGR2cRQ/MldT4Y
pjUUT+qz+E9f+9r16gyw0mJgtjUNltdNihTYKTaprqWSCyOkQlHP45D/Ry+1T0fZu3ttJKdU1isH
FFwZjjNovnfHFMP5zaW+c2Rdi/D/yivWU8VYRCSfE0SC4OxcsgUUZeDyCEc2S4sCEpU60nZyRe5d
DFg4kGZyWtT3YlqgtyCNHrzvF3LYGUxRCeoksDuLtmKHhKqokkK47wKPBQ2F+tEzSJBSlOsmamC6
3htoVUViJVu7YRAijbG93xxnbT//9Fvcl3MWY6IcJGSX+v97yQ8n95ARGfHKE6rkUjHJ0JyRGv32
+xDmG0sIXrVt36ab3u1VHVMU81q3vjwEEJZomc09qQ84U0NrCwzEf+aRjT7+uU7RLnHjaNou7cDO
GfoQixrWc5usW5mMo9v4ahkSJC8tJNkZUngB6V1MDIdF1Iae+3/jdR+75o03OHx52WwCtfcp+jBO
A0wwdchiSqCFDytps51CItIWOW5wr3NUEHdMJbf6pwG4H4m79aS6vQfXLSt7blay0u/LmAlgGJqX
cVav9lv5iex3ARN/OxUj5TMlMGBNaBY4rtJyY8YWJMFTNE+Ybjy6ydY84u8WJbBKQxsp832JT4Z+
zGvh16Ux4uwxyTMcQTXdEDBaYbZu0Mj9Vtny7cabVfC5+KPgrvRtDowT9yX4v3GblPLKMFeDMK0L
NTtYR4Y5Fx6q8G3km2ot9Yeb7X8a7NZNYKn2lNYAbOu6GI3dGTWOVQhR3IrKY5UCtzXpv/yTgYTA
7HtNM3LXh9R0EL1Covxtg2EM/nO/OlMWgt1zlcv/aVI7N/N/55sk/fFfl93fkTu78qFSYbfYeGGl
AjYvZYeRCfvRkfz/jdS6x8OMW/AgsTnDCGTe2Ws0JuSasSFjk9sVBJbEnOoEQBWuFrhwjK4F6TYZ
4dQAemQ+LjYw018FxOALT8OttpEZTFkkWgObTyM4AN6bF4aORqJ6SEruzWcSPro67A7K49QdIuNF
bh1aKDfoVBQc7a07WaYsc36AwSptuYaI6Yq01tXXlIjFvyCe2BomaVXc1NzA18TqC3T69qRwrHbj
QFPyexM6MTfx40I0f8QZdagfFOYHCJB7GnDNoeqKLul/dvwSbVqJoLro5mwjQw8iOB0qUOBFQNle
YipH6PjtabyHBzCytVlDgwzBqqIlOlSCS1Z4bN9op4c3L7Pk2PAFIcSgJ06dDtnBr/bJuO92MRRr
b4iEd1tvjf644O0CKKOQE8ai7r9pVXQWEECIEY0vD/Bv0k9qVJ3m33PSGcmXA+A4AvX7AZ7d1scs
LBeMkobW/9Vuyf485Yy8WDggUY0NzfAxVPOHreh2VYGQoo5rP5UCPXpwgfHkeXvfi4ulTh+6YTQh
dSyytiXDGUe0fcxOCFlAx6YNNK7Kh4uP0orIdZittTOSaZADUaWNziw5NUkYAsdgDEr39EQYwY82
J0QND5b9TSqdCe1ECuN1dV7ZrGdtK7cyxZG689csSq7vIm6FiLW07tgOA7ky0kszdndr+m+U2eMG
pHR6yKc+Z2OA4DZQu+Y3JWZJbUBAHlj3Cf/9IFhJVrXdFEUwVkX++entA6nNPPyGLlTcJqIy5Hd8
Cy96ge0KKyDWAibuKHQaysDH0tTBaXbkSC9ESDEhxejo3To35S/nXNfDCHauBaQu5Ww4X98HgE9Z
mHuQ3DMRKgcqvRc2EvPTAhAUnyvwRvpC1861m8cbhmtF2Ci4rGAACVjpgDVbv72TI1AIhOcfZj7X
0HReZZOniSAAexxjqXm8hDZ+AEHSXDbUH1I2GUWxmbCUUa7eJlf7gwDD39jprb5tjdUY1WWyUy+t
6/thsn64pM5+b82UV0Z+wxDflWz34uIn7zhy7MABmUEvzjTitZmqtHQzpRrn7f10SZsYlTHXEg8T
xcmSHkhdHWEeoCrhU/aXXNN7pvE8bWcHQdL9ZM8+9pkCparO6akAWXLRvLrNG800M71Cpy7kiuco
ZjUaTb7SCQYWTIXNN+QegnPc5yUSZfMGBi32UI63W2wTdwjUCjfgejueT4Vbp/8KX0tvWktuciV4
YZO23KE1SN3fTZNCVa7Ynl4Q1tHApq3bCWB+M46PtLM1UaeU0JRbzSlwb0McQjKsGasqhGfDn959
+w9n/p2hfoDQOq15NUWpfb0PTkUxfqLDGVicOmmEDNzPZS0Cbu8kGKfOjYNi3/Gxn44Qm6aSvf9q
UtxTpW69aigAhos8PmCyKmD+xcEwsQUciGpCCSpAclGwf7JXI2/evhUKAuzIm7TsQpspmvpNZ9gJ
cOqS/UiXXS3Saff07jzQecu/lJxR5ESCsX1JybJajViIZnZR6OhY1aNhJS8+s68kztOnyLLeKedK
faQUf2JYwJXFgnXd1i1te2j6MOhRBx4cQC+F+Y8CJxI7hHKDtEejPO1Zdp3C5APJTOs+1C6kBtHT
fIvrfDuHsemLV4N+QbtM1I2kLLZapd293YV7sM08EfbbJcVSQ7kjZtrW5U1a/ZL+b18/wrMEEq+9
EO2g1wP9BqEvoO0hDgyIxLwu2lQmbLG72flRM+jwREwtdtF+GemvJxyS1Z6Do+wdaGz8pST56kTv
Mi70EPb/rIB7ino2reMbgpiynSxCgiiU/yYWBMp9izf1Z4GitjD2IveedQDIuqTaWD2NcrCxbC9Q
cJ1Bl0ctNKvWCnTn5RVwx3DvTSu6VofcE+J2ImXFR18ygkzyd/zbDfF1TIzL6zBWe7gPCGMyKPRf
yCWx3f/Qp9XwS2J0NBs/PbLM+oCispQsMZUqPMBeG30JIOQhGL3ElQrGTj3DUVxU2l36Yg/gvPfj
dNyQN92maVfkCpiLNAxSzh6IiHNI0UCEwsSlWE3PlwfZuVOodddpntVeRLaf6CLO4yk1HAQVj1Hk
xeCEipkRs5oITV3umkvjC3kGCGYSqodJWiE4j2fwo19GYC6i7iBUrchA8xtH9SGlQyPu2yNEB9Mo
McLwFRwlLsXRDESNthUG3FDCQb3fAg3g9CxS31IdwRyy1kyM7m3Jdc7Aa1RA+6vtk5kG5kxVgs+o
ActtdnP9k+VQW4EWWgE6sLH2C332f2IwFx/2wOj5B6TJJZjmg0av/lVa4S+QCaRlFMbR2Dn9vPrU
ZHDyswjJiH8lq4heIm0rx5o4RGoex7Z9If9Nnl343LrTz4USUU5usMge4dhhwGhthDuE3l5wnUyw
1m0ONpibBRx+dwml9Hc9QT+KmHZEtghvZS75Sp69WsnGqrVvy1tSencsmoN9CiM5LTq+zLuAEhtK
kwduqkWj9o7mzQX14Wiv6PgcJp7DHtgkeOh08JFCNIoErw0D80dlPSyDqeQTeZqptRX6yutqzJrj
ifFOe1WAKfYzgQoFCDLjayjCeNSQ4jGTmfNq0jMdzvxsiJC2znqQRDQth+QcQu4ZsXIEaC4ndLnk
0QUdcLyl7hDrVvtvAiJjOrAUbYMRgFUuLvRzGZI5n0kt/fKoMTkjCWv0lDGdVsxdPz+7evmc6T58
KHRIdm/EbVucbqSgi6E85eH2IiGiHe0X8KR41rI4l1gKz9aFno7H3++4ydSfM3IXMkZKEcotR7Qw
fT0mBkQTM5WfFHETDaCVOSohKXR2PnLjW96qJqV2Q22KU+XthY8ZsY9l2rKjMKmXEPWa662UpNqf
XhPPSPWkfsKmcUEwhvOw1stGT9Y8RmZUAqUwAc0hEMyzQIgZLbRCLNBCEZuo/2tk8FRRkAb5edn2
ZnyO4eSZy7peFn+1XMkyVKv6jqBFidqG4nUZDNt14LdTi/vswrI/4zicj6EFQIMl326O8MypCxvD
7Bur9GHvpd8Dm5Aqrg5gi7lrYTLhY0PGcXuTfLjPC1iFMrLJ5CGissdxn7tmfGTaO7jS7NJ8ueuN
lLNFqeA3K6S7p8z6XNErldvaPtdRzZze5KhydknVLd1Te8oV0XWuHGvGO4fCwm7e4kIA72Xv9VIZ
nPlmQ1eCrIryKykDmyxMGz1a4MvI9fHZe0p6OT/nHSWvXwKHOrWraeyl/jUqDD98hB5oHvvo5QeN
z1Ko3xh4K/25S+cpQm1VxAQD9mtYl/F0LwrwbXANecQbq3PKHYRNrEf0xk5W9XABnCZ5YKkfLXON
Yjs/Eq7BJeJBmPXC3kS5Ssj9cI1Z7oZbVqtZ2LtbC/9WwhSkKi06XJQuCT6Wk9REb3ea3cBV9n11
9eBmYgej/LHAL4nguGci9Av7UHzaHHHLCUNBuTPbj4Hzb2RNIyRiZ32orqFnw4hfpk+sef3tP6vT
KNZMu5OZq2Dv9bd12J7sErpwlBNxo4W3fUERunDg2U+bLBVeGnj/Hvy8nmp4/7A3IYoDPgzPVWRm
y6MA42uAMAWXv9ICXJfH3mvAv74W/LMgh8e69p2rA4emVFPIi4rm5rj3imCIi+kujsVe+PAhYFQL
b+isncrvUQqEMkiJb2eJXp/udFk7V/6L/hU7Ycobj4G8DM+jI0bmU5mE8UparBDNMeCOrKdFBINk
Iz5dEw7wCpIJ6V8+BZEY60O3jDhP60suGpvHvKv0Vu1ZiZdvl0s8PcuTBVnZXzZy1uufrxDX3Swd
0wLumso0hDzNe7h9xA3Au32qyUKPvUZYXArsnmUu7eiNZVp6wPXVV4iJKmHUe+VHKyZI5tt46qLK
9Omybk6gGxh6qHLU5fKLvqbGOQaHqEVWZB59HmZnJlrollp2oQBGDmm30Ek4TePRFabkgs9gVMQv
hXiqOPWmGFaBkae5p07kV7xq2dTlDkgji38RU8VCIaETln5hmvHae0UaQeV8AevSu7wkRQ5P2pva
MYhYElk03nOCYognzsnCvW/9HXVRtXu1KVg4BtCKvkDUcL+ayCyq15SIE4D/ET/tl7ZjLbYMHtMz
MAgEQbT41pmmVajSwNbChZQ8yMVAjVkdhwB98UYZ7/fto/K+/r/HgzinoffcVkwZOmajJao7zOSX
Mk2/2+5Je1vtcphf+PrOsOLkjwtc5we2gqyBhA+RI4kR4EisC9JNjOdFexuSe5a5wBNltY67dSjA
8vvSzl+YDXcOj9FLtVYh9hP1U+nNXBVBwnJDr8E+/b25kTxSy/Wi7weWntERCQTYbBTy+a9vpd2Q
Vuv5V9Fzji1KJZwHcc7ChTPMbtXKvHXYgsLcbZgl0hzmRiv4PlFKVxE+9J5XU6McnjGouoxZNNK9
ZyqpOia4Oy4E9kWYRU+IExjVxUm4dwvdhqwbuXI6murYyhTc1kKJt4ZXNRIy7C118Zx8mhHMwljA
PXbvaLGH+sFTewD5Q0guIVdLutlDyjus7yTxZDmWOy9z6NoYmxdBllqZDQ6ZGg/sRrxgm2Apkk32
IkEukcDDdHNF7ejQJ20NPvt4l+lkBv59pfJBvl7W1tmPz2d4LiwE6HnoSUSWaIVoB8asTU9eI2O0
Jm8jvnql3czKeEmXFbgo7E9CQRGJH+aETS5YBBHavP3qmnhd4pQ0TGHTGVnIlxxmv3V8goQfwdZQ
Aki/7LABDzb4dk7SyCEeZ2S/GB+rWjm/GTxl+0uJLYfKD1wDcktnPdyYWGk9bwA1vw/tb6u4PU0b
AutqLfb7aZuRQfs0ioCQ/XCr2XBp5eX7D4wtz1mmUpIDTmcjAQLbhRf4nF5u8V6K1f5OYJ131i1A
Dm8UNw16ylSaD02hTXGN8dRHyA2xGqFiGc9DAknq+6mNvcZFU4fPI3WLCh28vysQZMRchuIDt9d+
myvKd0Ns/Y6Xo6dc0BrDuAwx2j6MLQO0END9bWrBl+tHEEP0+vvuaU/7mPVc0k40gY7Vx2sNl9JW
oQWU3Y48h7GzZP1E1T25PO7QThKcwI3hQhiHQtXH0++jAjn9OF5sFvJjdoQl/UwoTh3bknQsbkOH
4qxah5d7VAM+coqQgD0Iw2uPQ8738QLiP5bHMxAlfs/rCQVY9NCc4qpPeqQXDB+S7bzvLRV1CVWP
VlpS/o43wbgfJ3J02AXQDnw7gu26vU7bBfGpZNMofKHF/pnDBOHsK9Mr2cBUwuCfCgkoatEVeRz8
6mMswHhaxPap4yL/1txAqvWeOjl+qpqyJ/lGwJb37Bi3+Z2WLiCE7eJ1TqQDrgTajf53VIticMLW
GclHHuDE0yAOUsioXhUzyUSoEGs+p801DUwEkGMkbwo28w7cDHldJM49oMroVwk8ncIiBDYM/7s7
hgf8M6OaDBfcagPsIN8eu+VUBq0MIXd3R40xd4p6YcYMjL5uyklZpQh482I3cbEDGnmMgFNBYjGT
1XYsYiMmb79J+AZr6itvcc5aLs3Cg8UsKAX4mMMIMYgKdHAK1usfkgn6B7Hxf0sOBpwAhz6W8v/s
Xh/llZHQsH02gpTbzZePwxiKkJXXMQaMQIXnS+wezYf0ctEBNoC1UUGMuY1wZ2833VMymnyqpHEI
hQa4JW4lShW2Lc9le2VNUGXKhBwKKGNHOFpNQj4i3qdJ5stpQQ9lBm3F28YAbnvAoamb2qTW82s2
jE/yFvD+LOSPOMABXOblf8j+pUZF4OfggY8ChA8VGumDwmOrH5lLGz6ZBXjTHOrEZPYKql57GsPF
GtXQQTWUTAemzXh+lTjlr2i39+cjObhWNX+OL0I/o94+bUkcMunNPLCWcgsLiynIdSwfnEBOudzi
1b7SoFRVmQxQyc3QzciletETQT4Jbva/0wkeIM00ahVCR4L6P1yKyhkuq7mxdzANGF3/9blyXcoF
vydu3wPYuLJb1QLXxLLU99a8eScczNi2Dj1snD7gepo+D9Sld5NHxLoYhsaYeGCoky8fmU9q6mKz
gmob2AF4QGsgX4p+WniXKMjT9w9HDmg3AOjHuluY850G6JXdEWuw1fH4gzHhO1HvvA1sFgxRatL4
J02/AnUaWufgt1SdvzIIoaiV9MTAHFgr8H15l9qNqitL1JyY5et7DjN4z+GBbmQdeVUqM2HDlPhb
jXfprTUgjfiKBNW3tyCiMrBNVoOqJgWABcl3Ih0fHTjzNUyrsBeA141c2aETW/BMFfeyt3mrjUsK
AC6p9duSa9bKgl7xG6QZuzodbDvCmuvbDJtP7LkqHplTNf0kcPhVsPa6mCZ2pchK+EgFeWbhs1a+
AGwRXk3ZJ0KAcFUhm+zXvoDBiqHEBOHHpJ9WR5qLLcX7hFdJRy4/CG+4r7f6KWY4itSUJs3egtgA
jIu6IpEumckX7+eGHWc6tiZbzfgyVSKZj5hhjAXZeHTNgzLGTQsbgmnK9U7IcTjFDMxPbi63Ysq6
KeJ03Il5k4EntbcNUgDdRDjfv7OBMYQnZeRETQLCr82TVllf6ANOW1zTucOU4uslWSV/SsV08UC8
ga4inM2hYehuGEMb8Rz26E30seYUPHqkJGgmw2x84mCWXvTYaJ2bYT/mBz1Fi2vV3xeJBr3SK13q
4ugrCZOt+LxmXSiCIGeYR3wviW2nauesvp7opV7ZvMSV5p/anX3J1+cXhqSAz5R37trIimpsE76b
Bdm5fbQ98+MZuQRp1fFOWJqFu/n9vvDo/MzQ4CdGe8bTLgW+1RlkVd2+alH0J47Dlu/EkmG+5hPw
vYYFxan6E8uYiPo7sjBpXo5lgNwXtCpK0GS1rJnSshlZCB89IdYo8TNMdFdCeYd1VJFUC8B+skBK
xJs2RYk0FQXcu7tuRKK4MgbZK9ff6l+ASIiH8bnoMEBdAOL0FlMbSPTalKQ0bqIfPIbS32SSZa1d
IwN/IU+R3MprH72ovbO/XsPUMQ53tSgLdSojqOnh6pKcWtK4jiW9PgtLJBxB4uJEWkXT+dJ0rnls
yw1lYWHV210UXHN326I0r847Fu2FwwpSVeb2xxheyCrAu6H5kp0YrZeq6iJLJThl+4G5c14B95KX
zIaskApbPdJv28pThY7/iPe4z+a63A9hJIgs0nzWnWv7szMfoxoC+jdVAe7SdFmN1c6kA69ugc/1
pf6XKuJYvEragknMZIMa7McJDM/yFV+7uZuk2KUfwB4U5nfZavtKa8L4IWl4FhUHCptDTOVRZwHZ
R+7Na+EmM8UROscgYlpWMJLPPo5PJZ4y6Y4z3TaQk9Fl8FfG6luBn0K6c1qrPT7SOjl++8KYdaBs
qT2sv9homemww08DdW6F3cGRD9RZrnifdWDoG2pA4p5VUgYoBDj2gu1UEVGiIU2HnfJlvi5XsdaT
MzTelj1hyrQj/s/hgTuKbqDhXjwLalAJnrKYl52AuzL7y+1UL7GelApt0flFGO4HAL9XUW0XsBEa
iX0nHS1Sal77TyQgRVxzGQHG0m+LLBrq75ntVhBlm5w1qNS+eE72EgdL5Z+7vRx9oPt5Gm7B1DYg
Ao/p59I85I4sC5yrXF55RXFHzDG8ekcNuuRsnf1q+VOjK9/ji7Yonx6UFgsUuO6DWNn8AF8saB+y
Ggl/Ic20QX9ykNBaMcDamI6bUojA0NHUlHINo6Qp949YXpIK5PxCsKM65oZP4ubIhgobFqSk4IZu
OFSimTP/dld6mM+i7dV4wfxmyVqMeUPesKYEqRbPe5MWphF2sr3NKAHzlVqi6xlUyXXCa0ni3g6m
oH57qHonkt6Q0xqJMhH3R4EPUPYcspDBDR+sm/OEHghp3C+/HTMgZF9QmEFTaepG780DljK+VWDR
SKfmGoJOuRTPS+kdKCTHqlhJNk41KAEoHjKNRERaZ8FOR5bt8aHXX1fopBWV23gU5ChkUCUGzc4v
VeJw91obWSim9L/47ikBt6o/+3Xw/vxuF6uGds+16Un/0uCLkT4QMsGs/Z/G7+IIvjmo+5cfAqHw
wFnvdN//vq87K8rC5CI+hTdlMH3z14h8F8j3f6cthVqdqxOX20UNo/+/gdEoZH9GqolAkW7iuzGY
84HgSD9KWWUXf/GTsuuQ5irGgz+ALVdkv3iEEnZnMYaNv1G4MlS1xcrFa12YDallh6FDyKIvUc93
BBUiCbDGiA1QXhCvFEZMzEjE+j2P6+u50To6GF8i57p2sD2nJMBJZwtIeRbTYXNNc45BiqV5V71m
lH87XGyqDofitbeU45mgcUZ5hjO4++zEtx2uhlhcPn65lbLBJkjDytYzASUWgwPKVd06Y7zj1Vtd
6CoKZrg2TvS0gcfv29ympLwa+hSOArGWYu0aGamTQxRD4r5yej6i0QKlYLC/FjlATaKLbxrco/AD
Ai7rhZ5ipfktzZHukcg+36dPQWSOygr+zLi/dusrviJwmmXrypkbZMaqd86TJT5ugYr2l8W2Bks6
h6h9F0ZGCz/0HV9GVdzFDR7LttwL9YrVLlmIC/2g6tK/ljiQWNkiTZPyJaHqPlprfd0lJI2yWKSB
wtDV76B9v1aopgkFyOzv/8adCvSAP4luU1DDaMveOrZ0LLtHzd1Y5+2+XnQOVinpr0ZuWYE8Nf6E
0pfG7SQpwTW8DxpRe4kzpJxzUp5veg++BYEMxy0OQiKHg0tnvLUYAATzRQwcw9yGI9aNAsdZZVEi
lsM3B6f9/eioenKN7oAUrbWtmvAfOEPaCjDuQjwRnvwbc2jiCf3JeD72g59O5ZIcmywWt8QIf+4f
y1j0jfBaq7KMjyok3DQLPZ8Nevk6Z6SuohcIGHblb+onM4DoshEgRcoIj4aDBtZ/hoZzF1NytYgw
pFKmevSDlanovJCUx1JUoHTsd3KEPMZnQ84pi3pDPPJnXAikW7cBSV4WXNbZMCKDggNhH2r1CWaS
6gxPETuG9eN0IsqFWBPPxJfO6DxoUrEWcT1Zp4sWCPrmh1goOp58Dpap0oijqxlYvUX5qEWweghu
+kxrzXUtfhB8TwrUmi0WxkQTBm2HiniPdg9ccC1HigtdOBB0MdQhfrH0IUeCuXmflQUyM3oH+RjD
dFAoFbrlLUkTLOE0SRikx6dz00lrL+VfaQ0wRubBkmqt8ldtTZI6jGTB+/HfeJZoobGlKm+WZ65u
2dCw/WHiy+tjklwGkQ7gmekiGftGmtaPvJ9aKBIerN5zN0dtt48d0B+yvUr6n3sdIV6scyoJLIoh
upQ4mtvy8UIqb+tBuK+vN3k3br2LMAp6BFkY48OkZGU+YRD99Z6+AdIb1bUrhf+Jys0mbkH/d0ss
p+nFlkHzps1oAXFP2hjazcKAzaLVfB+kUJarorUmbND9/bGsojyPgwwZLXLdPpg1/PaLdwcXBLJp
DwovrXtj7Txe+oVBK5zzEJvugXOJjvZ1H4jDWCHJLbqCDzUu5S+Ze4w+/+b5Q+VwVDSUZczbSVYV
5tjQiJzhs9dZ/6X2pguS8FlVrst+feqFbpY4FHOE1/3jZGZ3wswxIfQeQ9NX+hEPSoyMx4DI46lH
risPxajDCBwejQJ13GyAzMoIhzFt2HmzUYbqAM/dnSz4L1hJDaHLD8D57YuJjA3y7PtpyG+cPHOR
dku4bj9QMVva8Ct3qqTE39EhCyqUzJk7ryoDPALmMi4iLQZHsR+1QkRc9F0q3x5tJA4vhG2kNeBP
/LxTlkwQ4qjmZDGeP+UcOfU0XDxKcVBxgHBCgd+02p4SjJsBF0YDaK1FFo3P6ASBKnYccQc3wV12
U13tUkxaZ5To7ikxXscaAyXJcJc824h40t9fI6tVDnMSvk/5ievj6VItgJObBd46sOgwZ4Cf5uaa
+zrxzSn+ElEyvkHpo89xWG2bqSuF9+7cPWeZ0XgLeyyRVCAoloevTIz1Nl/uiddf8WWErDeieCco
lR8dtL884RjiSxlJTBJvvJXXKUf0M/17u66Da/+dprUN5QIbgaz6zzfOdXNdKCY5qlHkcihRVFCi
iJ+F2q4knaB/jopaSpx6CZeIARYTyJleaAAdL3jPNNtJFwuWuR86bo1uhOGGFQscYIFn5GSDXnKg
bGlK6zXG46f5dKdjqXB4scLS7pB7IRFIlyXxexns5HLPyGLKC/cG0r3+i9TEl8OF0eVCqxBeHB0f
2HDBZrdqnle9zMzNtpaF72I7MczPEZUF6XPWJu46R1yuxm9CDOdxWwsLexw8166TezDkPY8zjBxU
+3F0HZTxDCybWZTJXOuZGkN7urKiUsjPQB9F0uG76f5PRXrUFPjj7+7VkSFBIoxT9TbUEv3KTo7A
CxJafrHAIgseDObXQuC8bNmujHmepV8j32GzJ3AWepzuZItI9BL3hkELutbBqGZSKp96023S8EMR
iEOfSVgUrWehpoKr8YRTW4nn2v48AA14/qltx3UHbHBuboPCCdWSj47U7Xqev14lmxrdz6zshVfY
jWIUXk5ufWCZMOfYjUUFlm3D7CWrVEAc7GJC7kVvNfbDxfG5FxN7dv1F5OPv6s9aGQOttxxltbwR
fuEK3rT7ZGQOyCjM+YaZBEpvYV7h1Fg4pd3o48Mcn8aNrpb7Qq++1YLD90sTHfmE5m4X1uzYVSTj
N5XvVNXfIvJxvX9qyBkdADQbU55k0FZyYnMG2BKPEcp+1LLFwujUyIlkpRlMYEdDMmTT21OKeNmw
VK/UDqsyfPSe8kIFn/JnyNj9BWSaptDDUQ4NSJALk3yeK73t/+1OahDeUbN9fis6fRXbf6uZYBv+
QdwA4gJdNMveB1e4eCIjzoOCyJB5vgHBsegHdhKdJX5ScIPSEr1h2fEXmFWsHf6NVzGZuA3X1NQt
foUAt7uUiMHE4UGHM1faolMVcnEOr4PebeDRUCeQrjIFFIY3EEN1WFTB9RaugLNTb8hPNWrnc9jx
04sZLRiNOEt0Bu1e3h/0PrCGZhCKAK2Fwq0T8OdJKpiJ2bMtG1319+n/VqL/lHMW0t2lAr6LfLWX
z3BRF8iDpjSmQIhN8xWKE2gIr3daK4ULjowze3AjQS1x/FD/OpnRwJW+KdKCVMCnxoox2pqzgRBC
HHsku4ty6t/tzHQcSgy5hfAA9S1v+MWt5xz1DU+AbGsG6dlBUuHI4MFKVNqTyNp36MJFv0M8V5C+
wFtkOMuiri+1pXGLDnppLnbS/pzsK0oKllL8TNqDqG8l4maLctI0m4cnS6nK3uwg1xxKR2kJY7zS
jLYdRY/zigmQHDb7aOEQRQGUI2wr+FvcTu2D2OEj8BPDzfBAEhUPqkxN7R1EJPhO9xY6P1iec12I
NxgI/Wgh+Yg1ORxek97hSuxw/VZf0UB27EIzv04omrbsTVvFCQ5MazBOGkqB2GtmVFyNTlx9WH+Y
IIStsg0A6znqbpcgLg6txd8XlgibYNyK0cU4p7S0wmKP1EKfCLiwTOHPfsuJd9fXPQfcrM0QVsoN
N+H1Nt/XtnkUF5605MlDy7b4azk/fFkpZT6cw4fyaknrL3Xx1Elqey71eE85mqQY6MofiRO+i3B6
9tv/NA65NG1hJnsVGV6Nw1fHkCz3CeMoShS5k5P2gbT0160feijWlnX1u/irw9jZFnja+vz6CAIA
t+1fbQb4lTTZlIgBw5xWuKI9XBbYjkOMRS+ScxYxOwPPI1Fieyr4xIGNY3hL69+BdihqQCj0B5B6
PNn9iOlhEZbQnk0M2rc95g2upPC1yr7TBrF6O8IfwDev19bBliJa9xhHUiJApjx+6TiTDSzn6hCE
epaI2Yf0I92QbNwXM+5Vb0R/mQ8jXJLxoGs7nOh5+L978FPFfVY2EAvzQxEd0yBvZWPH8Rp6MjA7
FKWFIXd8VgKCjDkkcSa1eRzc9jHQD8myT6eUun18CiPr6fObGTnHbSyEjKK52Wlox2YZwzfi0Egy
RPdYeKht8O6HMy96X/kC5Rv63TqMA5Lj0XX0WEix4+SHmtnuMFV0eexybIHP8SIavO2jvWnoWBZz
+9hFsZD5jeerWc3WRwAKE57/dmsTg+nVVFJccZmSy4bEZyzqiIGkr+AsMhR7kj/Ur/vDB7NeSvPp
7daHIpIGZBAaHYlLOXUCW4mKO3p2OwZhrsR0epd/xTDJtrNQRd3ua/80T26n0j6ZlqnmWPgX/QHG
unyZqr+IfwAwRm3Of02rPIuh36+Cy32uczAbIXBrL8m94OAR/JFr/TGdATb+xUxz+6L6FDisww6t
1Q6nWYe4G9sm0oD+eB1Eyp8iYcD0Md8AjtgrgMESlQ3HTWOJ/3he9dppaEPvfApOghMQKUTlvEYT
ZFI1zpBKe4nn4RNgfwVmpf0gAahP6o18BqPFDxb3wHUhcwgq9gZHAebD52VZQ8iLHHHOQ2WAAP8Y
yUqktgVhLuDft/Li0HY0uMhHX8Om6teI4p4pWN1vud1COrjnmzMt7TeIe7xeRVxQ2SRqFuEZIAGr
SklgX70ejwpOzqubOt9UHS2SMxoTBue3oGhm45LhJuSgGRoASvlEsQ6L/iDUHEYR7tKTeFDztN6o
M5CXBXCWTpMJPYUbvCBUd+CdajhRN0T5B5lFmhY7B+Wtx7qnnMIbzkVv9gMtvracsJw/jELllKik
XUPArmEGEiJ0Rb930Ddd3e/lXrybBGTuKSsAlnzqgky4Kivo6ZFPT73jtwQhON4IvFrpmXbXu5d6
3aV1YLKnh95pMvZxOdIi/zS4rCrXU5H/A/kHNFqCwVWBr9iOgNtgxTfrSznDP++rhIxp/3X30NG6
L0UaHJaFeqo33A8ug/j91KvrYaWPAlnEyigROw8qZyMkjcE8WpcSZrdN4yF1KD4+56jDq5sGIx91
QPPPK1xvEu/OpRklA/XS25E9FpYCbk34xxwi8PfaBzfyG+qt5z0VyOdeA8lPxefxQMzDr4HfbMfT
2mtCsRFqq5PNGmiYSDP0gecycmq0h/fnT5Tj6kBrFRvoMhz0V/fPXnzpsQMkTpF1/j0fu8fru+P0
gMjmkG8+iEfOmTlUuIi+/95FCkhuhY4dDKlPZIV/bKxSGfhA7qQDW6BQ27uv58GWAhZp1VTdZQvC
eKMGmd43uOrIB3uLWbjrqdHdtBKW/x0PKldyRCGHGLOLSr0oxCdUJPwPh/5VrFCpY1IVLquZwLkH
86sOgpt0YY1rc5mA3kYpL60sTifktweQiy3Kl29U5sOTSl8mHZ2VprJ615LiZRnF7mcdFowmMh7F
hIowg7tkp7f6hIF/HuT1q/3sGo8P9iDzlriIzQWsLNzBxHUyBQajlv6f+ZhYupAeBxumAo9L0zOa
dt1/hcz8s4er6kW+WGU/e7Zj4Avl577jIDgw2JR2hnnPWJCzY8EtZq2RvqroZpAFsDezrZGoSl5I
sBbeCDeWFV7rGRC/MYoTQp33ZTR93jnZLbJSk/E0xAYlefQrO9FUjmimlJ/OSH2zLGnBZ9nH3O+A
zWc0myGvGKQ8GqxlT+Qu3jfKrYu4I25X/kURkYHe8185aKGXcwVhyhMcvs6JGHwRNsT0/xaIdFhn
QqFw1V3XCNG/naZrx4rNQ3WyoY50trxZtQyEgYHSKbjf+RxKdupEzk4tI9Uls4P+3dOnc5j0PTo0
kGtADtn5h9n6GRB9maX3MxeNGPar1RdkwMlyliS3Pdxfkxe6Z2VM8SsT/Q+VMf/jF3nokWrAptx4
pks3bbepgdkXOFVxmgcBK99jJmje/Fx1QGbd9koqTcjTpP55boo9JggdqpOScfm/JHkFPR2LWo/5
pzbiXNgYCaToad9G1y34tg17pFkiHtBiFbSnAqiT04l5Pl3atr9GQjUT+54QeWtU+3oVVVTLUgCt
6ac5gOHmqiX+XMDCZbqFF87kCMEzasT2X/Y6lY5XZs2hUs+yAKg/mbm4EzLoKJ0T27YjkwiuzavS
MTqR20j6B82M0LFFyHdk16ofE8j1RT/MyTkTxrkIcEqxOHruzh0viI2vfvglOijj0Ox5q6suqASk
i+ZT679xqpP39cdeHFz47o3MF9LobHfHpdSGVqIZoy5bhsxYD75pN71fk7wg3zN7P4XjC0rns2Q8
nv+Fkd2S1zHwnNTlashCYD65HR7p0GlFQ0u8cTd2moyQI3enIxO3BObnJG/Z2cS1X6kPLFjY1nSz
7NOoOSGAtgSSuG2nPiIqSk4dbpiTFU0MaTG/iUWBGLCzDTrQU4Nl38+czdSVKT2V7PYWK4RJ+eAU
3KDLaHpPpNOnz4qZM8YfGvqnHpfnhCpHSsgzDP5xG1k51JONdbTAaykpmu5BtnDRQU9646iOEO6E
6Ht06DMXhL4/p7WI+lFm9fcQdcCY/36R77MD6o3VnK1QULMOyvDCjI3Tc1uniGzZYt/5lfQdfnWV
meAcwsgZ/LhZ86WIKMviiLacHLJK/VCUG4oSiCJEqB/YIqu726/Pn5UMHdpmXmI9E3bY5saVokLa
S5nUO68Io5BicU7tvoONSFSYf6os9DrE6cjlMAvJdYkZjsqEtyoxm6wc5sX4InmWWFu4DTCnlA0N
mypAlbnknzDGEE8oXwcahO63cVsOdz6uyitUZXm8vcCwd4UBuaGos2iEqS5NgbNtz1nDle8EoJr+
OfHKpslKVlJ27D87YJbtaZgU4A1H+mgmsNGOaQwmQevFFQO/44QI9dIFWcsXNdFBo9cFTO9s7Iu2
pOgvEDB0gZLTFw0vqPeSjEL+BaHGc7r3yInQrOu2LBBEjgQUb9HqoXJ+SEgT1R2NVEJ5xs88LiYm
LIX+cxzXfOVNqKjB3/z2ZLgpwoWhuS8g0SuTOkSbVSWxaAFvyb3oUYuFN151jXsbFwGrIpj2HufB
F8Ds9Y5XesB6vgzhMqJMJHmqNdnnz3BMuCWu7/apw15SyPccWX2jpg4vWWXxfS+EMuQu2AMAn3QY
gc2UVFRqShwmsN1Pnc6NS7BvAZeR6Vih1snSZ3G8izACY3T1/SZEk1e/TgJbfShnB+J3yvmOsWZY
vB5EHMPoNlKRhMz8NGpMX1nWZaT+80j1nZHpvMRp8nUP2hpda/B/Bto4JavjwUyHv6v/tTxRz38h
ZqdCHA5P9dGOAsUlftAcSUV+lNBlgo2TYB3sxepm+RHxjtw2dLYD2u1TzO7JYHBW6zjAgk+aVaCG
BJm3Xfwp22nIGIehzo9wdL5IGMESpFpLiQH8SY9Gp9JUMqFXw8MU2DsPXEePTWUIxnSIdhmXLa4W
mW1E361U5FWze8aeZQA4FZhoZJ7IGDKRd1fxs/uVbEHRNmq8nGuV2tDmakGjmi3zMs1/EIWLCRcT
SPVHRYhNZ33ylQ7ESovkZIP8ZnO0YMTL3L2EXWFFV0XDVzoJBH3FoJOJojEs9Wq/yGA/lHmdByRN
vSO/weLaLx2GH1PhOXS+/m2xrrOT76Tb6rBL+7fOYh7dj3vuBXqunl11+3SxZXDbv/qUUuZhKn8+
CyC7g2h2ygklc/Jj6nx8f3fxobFJKeIbyXOLVJesjVsQt6HI3vdbxcrSSTOws/4sdBTZObf5Vqvn
2MZtmJ9KDrs3v5oIBuQ/CAOypm1fj/nJm3iSl1qCEtx+MNI4Fc/ePi1ppZ+7iZUzjAWab2nASegO
5qld4VSHpKgYVT9g6uCLDmKKXfwq8K8jA8ktv3W8tTCcCesGffLf5zDZOKEL7AAiIBI4bs9fSohf
nYsYeGLhXJEBOIRx2OK/lq4bqhRJ0fGmG3xhN9aY0ivTLfh6pjfGD3dyANm6oQRWoNN88xwKMrQj
Ndt2xyNdAebPHVmuf/VvEXi2uyDkKPxTaM1EInbZkny0rL63rPVq3HQ5kfO8tRYR1ZnBfEkPBXUr
O8OdL+/+Sdsd+tj0Z8nZ8ZHCjVKK79BB09PD0z29dMp5uiGAEz7MkjiX9SGhh13HnA63QSRLbPoc
HhEaNk0aEd9nFY3vDHQ2toIpi5D6bIWv26FkrDsFJhscanjq8kFXViORz+eEu8I4E6IwJ5nZ/pvQ
65ns1gQxsXkLgZ6txeadXttmP/EZ0sny+A0fhG6X89edHT5ck+ycuiTx6FJJ3fzNzEv+YjrBnBem
x5rnxOHaLTO7h4zYjnhDxkGUpzO5ayXdfrQymeu/Z4I5tJITBITcCopsJYccs+dnX3Mlg73KgemT
wWANv0NhhveFmk6bh5zAovMFuPBNaJKMlhcACCkjGxdfAak0DTA/YTWGw5FFq2+8TG+iYANKlRIS
F1zZnm04g9GxHE6VDL3pgVr2PeXt8lr8ftjinlTNGAoyF9ms5OowDkpD/FR7HtZsRT+zQVMKn/cL
gyyHmlMK2OZvNtzbjKy+IMAsshsWKetdfThTC/NPOVX7sTvhyaRNXtcETc8Ruw4wwwXJtzMsyobs
FIsoMy87aNDcGpQ7ynDu/mPJztl3O2HdbboflMPX+mjeGIhTVXEmCiY0zRil40+LxLWTUX3Pbfbl
J6bIV6YV+DmvUOqq59bSymB41vZPRcgdpUIh8xzuKyl1fPAuPIgJeQMiU/dWVRLYf7ErPIBjx83F
ydCe1fNKpX8eKAMtEUEBZ0R3zlGDOr1whgY8BX56WT+8wUMj/batkG/5I8mzZx3BkIdiAsgsJLCa
R0hIQcuUQTnpsYzezl3cHjMSIZkCEUgjWIfSnUITHQ7ccCnk36XF6o++bR+4H9PQS1yyNxOxgYjo
tHekN1YuDWfhGD/aRWZ4eOKmP7762027uPTSfCgvFOUAWwhdBTgW80pD2JWRi0EkAn+WTuhZb0bq
oAfS9WX1onpKDEwDK/MBJbneggnxtwA82qi8wTSkUup3+CDNBq+xEjS0Fs8+AuGDBubTWJTDIy4A
+YWJckNeOIO7UZ9Wl/lZZTkUa5SodytfD3eeXNJylRohA+AVLicKpxnPX0wAas0TzGN+dB5VFLRH
CGpSM5yqzAvrpGWKgrhQZhIjZACtIHtar7MeqLW8/yfRq3d4og7g8WJ+8Um/EVMwr+qpV6uhzSQq
56jYhuXZPZDkCTp3V9GPAUkHALS7ZwfKSU1Pna3nxEVA2ff18ef6eZLOEIdd6MD9IjMfjNGR3tsW
1LlXUGkrR2X8UtUx9unRBhMnMo7HU1a/ucAzbUdXds9w5bRmOeLmsiGrcLX56xxwWKLYddcymPhN
eHp6fmEAAr7dIe6/cWcGwMfrGmmko8C/F3OinsCBUMHOARenNI068ngRYk2mkzfidxyoX0XCW+5K
6YGTg0Qgif7n4fXW3tD9uP9ql81PSSWkEWyLB1gVmSeRfC1iqto8vZgraPcbCLON6+XcGrJZzD0W
EEkoXswv754OUVpJqh0ZtPHdBlfN0pGjDFVC/ADLwsdJctrpChyGhPmgAg1MjqOvJGwBsjnFrFWW
aAMc0ST31fmR9TzPWlDxP9zrYbznbvBQ42UK8ujOO10WdJb1FNR/mt5GA9DVE636o6VehyURzHhV
B3RNOT6jNq0KBTS8I9U6blVRJQNGxL6k+zJpgvJXjO+Q7egQN76SOlYnAWM422DgSonQ3a+LIT4P
EiAmEX9FKj8T1ym8+MzBj2KyF0l7JDDQoK/bwgoTGOFWgmZgTUkYqpPGMlOOkH5JrJRMCTDvIcOT
YQrAcWU6HNP5tVpeTB3JaGpAxvLINWHeIYccw3zhEb1U5A63rVbjUb+Tm8TYZFzT2/XPbPZ64z8C
oNlgdyLKgtezpwANw5cseqlV8bt03rsqXcjq6OXhXkNlEGXV1Y6HFTmDdiHBOhKq+6xbQk+bZs+K
o2a+UoaotWEBnQ8gRseHTLDlohjFBrCPyrS4CSLj81jKQLgnkAyqZZ7jKExKi6TlIb1B7AUcWOE8
smgcPG3xQ8yTdPfNiKDrCTsc85DQ39fRAjcCrrahutF4Lac26Ks55l/LlTLl14vmbGoGY7Y8eVt0
K1VC/903Hqa9B1cPpAtycsH2dAdw29hPfiTsJzE2FM2pL92uVeIdxABNWd2GaiEELuxj1UTFNtC5
3i5R1g0ztGsjo+f1JJEPUzX8ACPE+Zs01VHGPz9clvgrDbEKzdzxIXzqjmQOkGwtM3YN/+8lPIxI
YhUBrzChUhu8LmLsAymVPCheKQRJk7+1y57y1pnQo1zpIwRifmE1VVZeDqnaM4DBMYMEAwsOMojD
gCjnbC5FV+JM0LAcKd4rCb2nmn0NVzOB5e9m04uMsZUiQlsunYWaytagSXQCog43tGFNkrzg7lJU
kN1+rOHHt+pno8411HT2218koeQoGOT8sLuUyrcA89LYpLMpXIf/iRCMoLQeQj5DHTCamHPLDfOh
DgbpCXueob7tdUSs66A7zx23cGa45S/q838nHPCkrM9cGLuUJidUDqPwbwh218sSW0sGM7Dfu+1U
ethNDpTKXw3m1CJQJ9zUXUc64jTJnNjlUS+w6aEWElVnK7BUTm8COyA7ZWSYyTpUgXAgQe8VA2CD
aTawjFc5BpQYniMFlBAsQwbhW1Fu0GxmcpTYcXDTTPhx+Q897yYpUKUIZuFbKawh/qlcfDtB2jVI
HP9FZvaAI5J7yfMx5L9kcFSgINdZ+xc00NJtFNPmC7nyPorL3yQFdQ+ZLh4WgEBPj4mcQ7Uj6rST
exX+YN3m6sMIbAyjmIFns3XgRa0MoirfueEctGEBEl6W5XIAmUO1I2L74G7XyofQpyJMkbY1fEK6
SAdLtzu6Z4lO58l5fjODaGws5YGDAV957neYMKTw8ZWgFZHS2LOFhPn1zXEZDef6zh9YcAXKe8hr
CJZkJCKCa2mZ6LqE23PJDOilSbzZnmnlpNlPD4buvOFaycdXbdzxQxvAK6Voc0lErLonLnOa7hfe
zZ3HM8hHA5h4+pSDlaWUVPF3O2roXIWFfIszSeClqnD8kLlkm0mAE7V/mvedYKxL62EX0k93pBqV
5rug/HsCDKapdNDkLkucEJWhyD2u3VfmDwjzErBynaW1VyUU5V1vWHXqhKuOsRpzJU6mtRIFuxN5
nRcymuvRXGuPsxnrSXxe6ePnQzaMNJJdy8gM4RrpoVxzI9dSchB0kGFtGyu5Uz9rnmc9WB7hIYtw
V5568x5ciUYxbR/wyMxdJ4aK7mx8+jqeKtyK++HDdvMKMpPRKNZ0iSm5bw30O5Wuf8TpzEulZqhi
mA+GECtqxSvNfaHiGmslFVg9wNECBTRqmks8PdM4MvphpRWpfkB8U9dbWGjIWGnJz+dK+xLv3vr0
ThRD2rKD35UX2nbebdwQ4YfP+GcHAa8dff5DmZiUvTqP6bIiVE8wiMNR3NF7ndl0cvtPzxws0Y1F
ohKM4AQvsOPApaKU6bvb/y57flglCcJta9tRGPpyKPYgXb51paRX511PhFqfbuKL0w3CNqAbII5c
Lphs2DZEV84BDQuzxpnATrlmxJjvCb5L1NK7MSH5nHB0qst5QWdrIq06xVUhBxVRnQD8q8vgnUrN
NC2dYoZlzkgVygTMKr5DgLF0ZawLXfPxyGm5yRO3HDfyK5NRjC7zQEfN8CFD95Kc2iSYbbr+P5iz
P+54wvjzxpRn5lXOo+M6jMnzb2U5QnYoL1f7TAKLtHRaDDzYPI3uFfhLCtfRU3dmH89X/qVXqnii
ynNc0Wi8XV1vNBDSKJJYJ05W/UywhdlFdFjRq9KahnB4EkO48gahwFkmMRWDuZDH5RAusP76DufY
lakAMISu31LXuFy1SNraB9J0Sy+S2mBpzWtBswt8ZeoQv0HIVTOnQsTe+aESkDDKK2r5XcMijmGS
A1E8t2Dk/kA9a54o7sIVvZ0XgxdW7nyyoDKU254YTBmOqN+lRAuU3xhQxU8JnfRims1ZtOxPnSYm
YfB3HTL1stQEuuR7Nm93OUekRIDQctJy4ra0w7h5RkloKCW4ptdZKFL3rvGJ8o5aTAeeEZYeTq5c
HaI1EoLCygQmAlorqQYM/phebSjjbmoQ6fu6NFwWYag/hx150du82xSNOMfpaAsihfSDPlLSMgAg
TWEo7vRc+AOygS8JLZVjwjqogV8Z9Oh+VqjGZJqVLuc1qXgvfnNrsyNFuTK+y5FApDA0OvjY+3hV
0tBzAUX8k5ZAaN8t3TzW6WohAX3kbkJMPjx7bvA4qvV8/ZW+p00Uz6qqI59NSnB1kXm1KfI5BeO9
5gAgAhNN79oGiIZyLoBBcGrI6hIwvoSl4yOCoer+/yUgoVCmBHEz8A1jXvzHzjBH5TDmwkdH5ut0
Yvrg+OVKZTg44hQi4ueRampVqXYlzBVvSKk3rJ5BK4tv9fJTwNd05mVAehKCyF7smeeCIk0r7rSh
vEFrDbtAoWd55swZ4QkOnLtaPBYhOshO3q0+RVKF7K9Ps3+fUL735gz/SpTx+yjv02vM79J7pNqT
GHWG/Kb5Egrn6ffUBvmr/eGCWe2IwflOT7ZRCNqXS+UPAcDer6EQxOjnmm9uzRIgccv3cmNpmbM+
ISlXu4KYj++4q660AYGL0d6vu/WP0PxOth8DtEk9xUMsXpqzrsD7kA6xNKUqCrP5D/TrPEkvVyfG
Ltpz9ob9UEjhJHBb9wybAgVp32d5kJRNf6NMVNpaWCiQFIecRkGv4Nbl4BfNDCA4slfwjl6eGIsm
CpVWeJc+QY6nZYhzp45jS/srrdSFC/99RQwlVGhLCtFuLa6xYPhEszWo3jhslII+2zwKZCZinpy8
D9BM+Nq/nEloby78VF6u+nsD+ZnnJ5yrmcmbImpjjjYnK5LYpaB5v+qBtwqmsJAt7kv20TuLySxM
EY6NrrKRcKD2m2oZlkeIU+igVYcFkXAIBEfsztwRoTyveG2EShBTRP/Djhy4fbUnpQJWkoxkcsFS
TsvfCTI42wX96Jm+tY11K+9VGACL1usAil+GZmX8bPUcKarsLWpjPt5tptwv6gpOL25HDAJDWoe6
4/N62L4jWAaY8ysfHK9RbsEnG5CELwdL57lIt6a1D7Di6hbd20XJ3Y72dbLKM4Wdlu7NXvYWnoAN
e+lakts7H9NXQnJ3Y17P658Tkj2mqWP4qsS3tfLmFxIWQY93Hbfmqbav8gnPKS5esdWsHbMtSYH8
iU5eSSKD5Eseeexwl0YVa2U/u+jhKMMGCNPOdP1rzhRMUHBodhMxbyJeWdzVSk1UMdGI5npH7tQD
sFrRlcj6usQY3MQP2grI07wZ2/2NumxhFhCoK2rvy8VG5TMDox1YAG7oE/ABBLoMYUP8/jtnSo2k
v3hJT6SXavWMHsO/PwuzcUIqSIfWVGa1znAKumWRnJsKkrZEG37TSkvSYKVV449qNHD6o8dTDe7l
Uc60hQpGKpBQP/Zoj5lt7IIcQHKE1mZYMYBhDBm07fuA2PZ2QW4SGFFLBv+pONDLSujv5O43no7/
FDDrqMEhgRgM00kFooRZ6/H9MO8HvwbdsqrUUco5AfcpYQ5XBAI4aJeDJE/pm4KNKCc0REU6Fqlm
AXYh/DUpv/qaFmhgYbtiFZUiRtF0yhcMuJv7dhOhejW1DFsAUQYNAg1h5ko4UwVkifVhN+YYdFut
qdcRMb6f4YSvzwwXkvFQZF6OXmMTvrNGtBBl4f/nEZWqj5nfnYfaozk+n1bLHEgogvu3WqfePmQ8
DtAD6JG1r9jLQRCB1P/OASbGJr/tgv0NLPGH1JNokR7mG9qIRkF+q/YoayBvuYaK9dpcGHTS83lM
EbQtIUEezw0lS9Sd9FfdT/bO980JL+zB4VLjHpBYjqmTpZhfO41VXw74pZrQDwBcf2ZzopbGNEKk
9hPoJSQ3Wl7hs0EDQSopJLuLQb3dHVfFo1spce29y8JSW7VsLLgmlFmCGWqcDkLBFmkyJNm5eerR
D0/FAxsurEQqqiS18aNSddmtzt9QgbGxkIfkTDhxp1MoSWrItCn+gsDqOeKgO7lWGhLmTDKn6Gv4
d2SaSrUNovD1rtDVjqZeOwHLp2NFmrqW3SCIbKhQ3Xks+tsjWPx22I+Sz3udppP9lkVSMQ5LpQ85
ZlmZN9dMO/rPnYL3Vlpq996NPRNztCl8eXV6Xr+pvrf1RJhBtSO6ufPKl7g4nY5oM1v5FapQQRuG
CxyjUkSwv5OGLvyneHxHbb1lxI98mtcUiNj6mgLFdhahsened62Rq4WqQlEYazsVa4M0b3NrdOsU
/Ktz30I4sRrrY+yxgEmKvjPuQW/NPmSlDvin3GIXOwT9MkHcpKdUo1jyeoWjMiJ0xOh3C7tfX6XD
fP9OCSJeJ9TkhADVpx5jz8b+W319F0n1UdIGIjontR57nUfMPI3IYo7aDbjdMnOEB6+H8lhbIebS
6BRAZH2lGUy5CvGBq9FWYiK0yK7BuFqRkEzezl9h/KX7QrDqjsnQNOfjGjK6cQPC08DQskGFQrg+
OrQIUG/R8g0HzMY/aX1pqntESYTwgb0QVH7pI+HxPKibSYIHuyHws4mIksge91Q9MlRv+bDn/Tvo
Tswt8wrYR47rmxP4JV46adMkCe6K2TepAoPWgmNynSVz8AejQnYgYJMa26HXEOB0yKMvcx+sxCim
1R80JqOcR6+tRcMYg9MKBEr392IGbZDWG8B+mneKzqcFhbQ4sbxR+oM9bmFFpRF1dEiteQ+7i9pA
0WtKVZn77bj5Ja9HzA0TMVoT/Wh/FcjQklUYDPY8YWTvRYdHinrcnSoqcTs41Sta0YgloCnI8szn
pAabh8PQpl7f9Z5IqUCpoyKoNz0lyz0S4KAg4cn13DluVaG/eiZxgyaHz9DkCngIEnZgX/ZangEX
FIJkoN+hqUHW7pxRHOdRLKLVSAp+4deCxer6wPYo9F56F18JgS6UIdOzfr17I1E3/hUjYQpnJfBW
xe7Fk2+iBtjFE8Znc5ZY1pQyqpBkKrRlYfqX80w+uyeNs281nwXmdj6RleIAn1K37b5f70qhuys+
h5pKiJm7RnF+OBbLUj3ewM7XDAS5x2KMfV5M4uqRUK3UxBv1X5NvJV/BJx1/OOxc0BWk0iY+JrkV
to6OcalocNxYEIAaaJKdfXsCpk097E4BreJ9zGwlYOtU57Eq80GH4WqvzTgbQ0vrMgSkZXqAtDYm
EGiLLHZTsP54v27qGdZGElbvRnLFZS755cHpag9ux7GQ+xMJPSRKd21DK0WaVzTkuKBjw5jS3IOD
u6ZdgaWuOvjDdivhf2xVu62sGKJa31pRp42l4uf9ljbk3UtcixlrWlSTM4KdjPgBb3J6WarYpN5N
SsuXz07gqZaRkrFd0BpbplduOf/Wm9lbmy9iMdC0snDeMoKNhkOLlAlmw1OitkcqPoTQ51cJmHqv
ZVp15XM3odCxgPPGdAP4fBselEVhR+z2sQRXe9fVaSWHWD9m34qIao6WlU5ZDJZdaE2mICk/Z70B
yOuwot1TmmbMs2TxdQlkHtQ3Aw8DpVc+Fxb0wWNvYLkKZ0qQddITH/pBAKZDxyz04I/9JWAZLQls
C68GPsH4OEAAlBZXPfphUUKeDc80OswAEpTEQm6g/vOXIvJ3q0yL804oY6BfBQlkgguyIuT3AnCy
rRlAMyD+4YLuxJnOff4oL0+VhPil9oOaHbXMOEn2ha+5n98zU0OMttCmsn3V/aRVpT2A3ofvZuX5
daC571iCZulTyGI6gNQlzFkzvtYstLgZlx4c5fiG0O6VAP1KSTDC/GpO1OGGFaErAZN7NUsLCjWX
+w43j6dJUxMGlUfViuWAYResVJBz1cu/cR8FIK8hSbufb1rv14g4EicrpuwVLqt+nwA3ldRcS42u
Ir5PKGsmzd/EuC4ktWtD5iMkbbWp8O9JiBYqBr/cIClZwu179tMuUDPEFyKgiGOqJrBm2/VeFtGs
fGHCcl8LRgsGDQ/FRbJ1slxNHjmDnLpy45ThtaWUetiUme6vDktW34n3ewLi5dDMNni5Gs4P5WSL
kqD+B6UEw7ha3oup/UoGXcAUQW/0kC5FSp1SwOdlRxQfEoPytlSdT1anPIBofSpu+gfux5Sn8Xs9
eJaQ2HofbpTHwpGZSKnJIFkSihedHok87TRWEmT0M3VsgyIXzijq5eoEDCxn9m6eu6zA0kcVipSv
cDfYa8MRZVBV/0d/Yj8mNEUsScvw1eaINUNFGHrPE5+y2PrdaJW2XcTZcXKKFK8NnoMTJ5YmlkNK
w/OGTnMw5PtRdSpUwazcag3wP92irgZPHIPtJxKsWyatFoVV3yoXGnVQZQ0aO0xKKrEuRftYKCpU
yloJFilyLLyQhSyG5IjO46/On9Julex6koMErLp8FtPWbqsMooeXOoe7HYQh9HrvcGXsrtr6S2HG
Jtu5q+pXtd0gPyEbiGM/1vk1UivQ5idefxXOOvwYF6CXpbL5Nf/O0UEV4SCVeqbt59F4CABNyzwQ
GxvwscsvNr8xU076BmfFgONe0NKaQmlG9YQDiJ0ieP/2xU6hS/CkaTAcxkfF/uDorydEycKiwysI
rwtSd/ENIg/CZmzW7ZdLDmulUlXziojVe0BiUf45vbAwxH2quDoDR0ACRY+EZSXM8Et9LsTjnTp1
eMz6IqfsyT0S9YsBTDItTpdp5aoGPVMdh2sFBo53sMU/gqjSpGq5zU0UYqUlgZjNKOPpqt9UJ3vW
kiDFufJFmXdi1KXNVf0Jt3HQVTCNrNhYpMI88boa9sPKWbEHR5NxNm/NqTaAVceVCFAnlXe+XRxs
hWZQKnkuU5qh0swOKiU1dZO4XBeIUIeSxdXhNUAq3eDLhQ9+PIaYN3qstW6/h/nITqx8xdmoXUOB
cRtFJ5YINUmT3/mHvNV78EVBLp/HjXl+rZdujUN21N7KBRkU84p6Cik7s33hBaEERGMkcDlbm7Em
5+ktrkDQbly/iMKOMxywy142zqERIw532IAoVh+N2jFzVvvAEt50h2msDAWsSdS+uoB1waSvvDGj
+gvRiRn05b8uJbFQ/B4ln4REb4A7DdnIFob5AyZsr9Vz8NPCrQ7YADawiUOx6aFkgajvpRfjVTSv
bZT+stbrm6fZpFKfPvtCxWGu3gZwXwAqFdrcudVV5Sgwuj11/xYZQv36ZXgoKYmYYsdSM6FZggty
yGXJNoDQJJiA/NW557U7Yygf6K2BB2+2XPdKk5r/pdwouu8YEl5Iqkfo7dv6N5AgsuVGzCfyandW
UBj/vYV35uqbrkCdOY3uO9H/J+hDSZ1iQR55cwb6IWBsaysUny8QXFOQCCqgzHDBCO5p8ychw2Y3
O9eZv4S2K080iKTRsKjo419ps9jrk5H1i+RY9G/CRSjum8SRQ4mnMvrKtyN1xYy6A030ICcOhaqB
JZ2+aZ89r/Q+fqZ8/YBfT5skc1x9av5v0SjHNP0di8igempi8sxFYMeOS+czOaWK9qIEc+pLqzpf
SvjbBkXROD0VEsHoLpP4f5TqLpAMgScg6A7KtPoWhvV0e9lEV/aW6OMmNN6W/eG2awADaAiaqGen
WBbRDxjRathoTYimlbG9cBHsByjLGIOWnbK2AO+o5ssL9+DcwfnNPa3r2XVQO7y0XsLIwOFcR7iS
2es10NyW/guIvNw/ONFhAwF8rPZTRakL0EuUwlPBxyJFJc5f8ADFYRvsIBJeTvUj8SF3pfAF/Qma
aLGHHGy4rwbus4v5KfUW6URCgvjIYm4atUkI5+LG0TqbF2e1WhsWcEnrDUVPbM4NtJkX1hsLVWJN
6efKCywYJEk+vUztlIU10lboc2oGWZ80riNGK+sUlZRWIgj5B4k/Pwo0V+P8kz5HYN0qUdhAq3RY
odVNKnnjaiC/+PrG8rLzRe8c9bfsrw5++angVAuqgBepT/xp/B7bACA712X7b1HU1UfO0NNhMNs1
aevIpxw/QDRn0oaIujEEaJK2HDUMpTzvgpzrSowTlJ8SiJ2TA68F+z/7XpvM0sbwzFjmzLCKklVW
LWRQrwuXnUMBBuG7BmMncetzeARsnii8x4Jyx6CmaE1yyteaEXePbIUgs9vCzCQ01b+sEB2e987d
qXDEFqrMtD0uL+AIWt1CWv7ju1mCNDJRh1X0tzTeRtJLEDHuMCeUOnDdDxoaFxjGfWBlT/Jx71dY
Dk4gIpNWUzjitWIxnKxhSOiiyGZzZH8ekkSxryG2E1LyRRSVx7+tvZscuakdRLHU5cxzgY7sHtUL
dUYMW3H7q+M+CQr9TW3FHF+UiU90qjZ9527/BV38x0KTXOXZTCexVMAtyJM89RGEBEpojA3Mfbg9
RmAb7qD8d09M8txsl9dKl4nZG+Gmg7g3M47592s3RvcHafu7KReSBCka3APH1fxjYPF2vFohtGKU
ApUGBmQPYukkEVWBRomrXxIo527XKNcAIP6Gn/jaAIi/6mSboEvliqKigjdbh4v/urePETdYqGss
bOC/RTdKlwAh1ppT2ytMbXrPwPRvEqN1Huo9cGt8xm/CmDz1ap1XlNrbMmaHSUclJw/krYhXmHYh
eRm4Zh7MniIaJajta++BEXzNjt0B6Bh0D90A3bAZKyalqpFwIOtheG9Zki8xQAAUkyFo0p0OniSR
D7YcjT2tezo0ImelQELHQGLEmwaXUwEXzec2/m8jNTpTKUdfL+OFyJ+734cYTESPVRSpU6vt+fm0
0tsYN9Ego946oPuBEVVYDzfdNOWf/lb2SNDKe+57BCWiQahckXCxigiShm+aQ6H1WNeCr6qVktlr
YA40um8DXiStRWGTCbRq0SJUfNRwZtID0EADys5z5Mxu46QU8bE2QlsciV+1+T6u5j+py/F0m/RC
JWb8b5sGGr5XMgy+5UyfQZc6Uq46Ek6LVHSCkqITA7gkmWJ8Ms9HxsbppLFcD8Z7UkR7OlTKHLHI
qyxcIrN8ArqNEIBkSndmIq6NWN4b9YTewYxc+f1/9NLHmYB//Sr0vZRBAurOxnnJEoQIBn0S5Xal
F0ctcm1Dsgleb52LaG5jtbUgeI1fhRn4Zy/K6WtaW8Cr7FZTO5Cv4S9cUSjJ/+GTz/sJhaVKVV/2
SXk3fw8K/TLdiRQkx3FsuqMWrDteSFBVqSQCONyk4qf58U4ejNFLxnMXN3+U0mlsnhKm74uVm02e
Gs9XQ5i8VYsqzwRv1Rt2wz+LiHFv55z5U6gTOFzvt9Hn9dRcaysZB0wr8XriX9vt7RdS2Eky8bhX
etChQE9jBi4CeQ3Aq1230+DhGaLjIN8nfm4JXlHNbFSi04lrkkrgjjQSL6qnsSVeFAlv4kq9VmFe
SjJZ1nAfGiUAlR6mTb8Ir6cIrsllAvRqaawfiykbOdu80erfjeYnFit+6BDPjTJ64ZQ9DcIerZw9
lBvBwOTj7cguOIHCmPxywsocB97O8jmVBH/ZGH5wfZZ631RfAQqqs3vxNW4FoU6jycJW7uyA1l62
BwXgDQ6cxYdfdobBQAI8y2hQf+5AiZIzTucPM3ZeJGUNrPAQ7+OEM+HYhIPYAqzrOc/uJgMpeypa
vmKY+ewz+MU2Gm5l23xgcCGBOG8FWVuUH/+hiPYjkC5b+SsE99yiDMa23t4awrQE1K0FmbfsbdFn
FriBQ4DhESqOfZeugHfZTxJzpIrL14cRfMBq00NCMXXskkHd19t9UmPqy98Zy6U4DtenH5YszIli
1/siilI+U1qVZrfoBKkYa13QH7+KwdtEQ/q1lqw8apBqAqHIjtiSqJ2pf6sqlpFEzuLG/z558MO5
6aqNpUu+xRAydmRIKkGNHp8/2fE4kE6sImXQ5jdqIDcTDlmL+9QoQhWf7y82ojhjSn6JZ0L5TG7W
qn+1y/oGyvQvhwBBl26ynJ4vk0Y572jM9D5mmAwfd+ekKo7jPTrc7sPqcsdZA9wZS8sHzz9ECN9q
GK9bsyOJZXQgIGTE0PPg1+jB7GyIfwAj2/3G5e9p7X2YwtwFEB16w0w/R5Fp6kJg+NXAi7UymZ15
L3aRDINER45ERBTjQX++pdEBpxo0ZLIItH79XIFiCx5jM50cOq1qWM709C3QUAv6H9oFdeT9Eo4L
jJEgKiOTEx2FJvU0FbMrPoKsURfqzmkPP/xmv8nfUEern/BupihB8wCronicVS947dunih+DAbVJ
kneZXaZfJJGXZjmIg5li2KeCJR0njLytVV/Fa0XSq9K+kMYSBQe2dVOWpoovqjUvIpeDhfm5giZo
z2/vNUdWbB0SHidH4n+g5yBrZZJ6GZUWhj/d4kwjf+ELJy4rDVJwpHBE9En7ZVlphKpaEQcvi/O2
rcNKyWde5613xDWfVFHKBSM7d+zCuYe603fZYtp29JWC3us1FuWU533HpHHkNt7EkarKMAPwH0Yf
RhhExtW7hxIYubDEiUqHxBkf+ndPzyeEN41OYtg/LqB2DmNFkCBqKXmWwo3d2hd05PmrS6AKMvk9
6Rq8W9hZIN+afzyRRqkkSfCVeCGF3m1QnN1jkFcSEgASyEt282pzfzl81B+Hflk6m4FKKbXvWBxm
VmVx/lzosnnB6NbPIVt7et/MHymmHOiK7C7gBJKOzx4RSwIN9kCip0XZuTtPDdXObO6+VsgLTXHV
rw0V/ziewP1hUcVTwyEwyXgQ2wvp5VSTk+b7TtT+A8TxaieH9p+w9CqbgK8sY2HfH5shzWVItfrd
cYMfQ18JEbb+h7/AiaYvng2wyaBFnCMmn8lyf28aGxx5MofZYfXv0cwYX2xRBJroQyee8D0jo0nQ
q4W3lfk85mQ2yKi9MP9os1TrupadI4QgTDbFXT4SC8contys5QLKrIqR/kJn0S9yOFAfGNIR43dN
uFAXcyc8xH4biL4lWBKwfTsC50EMaGa39FCruPjVmzFc3dZbCLsPtIuYv5c32wi75hR3j27BGlB7
5LIWymIEV8JXENUCB6IYdh5hipShDQUttJONRnlP5TgPj/5gumiLlzrC6O/Bjj1wnbWGPDXBALGL
g2UCqoxnMgBQJ9fJHedqsi0Ker6sk/VxhgXeSQuYv+NdnFHtP5xF+ABtYn94vZhOscenTc6/zMqh
Vw8CsAtyKQ1BZLjj9NAiQFJCv3fLEL6glJBFAzsrVHh0D/IdbNw/MNXIVAWCkto9OAzQoxYGAkew
uw6/62BRD2wo4g78xqjQ6XNteJVSR1SNruQNyGO5W1npEEEmzo5zjUtySZF1+cZUPYH4AhtlNNX7
MQOOQJPtVf7A+5wC/X44/DW5KE2TO/YOgPvkWhUpKhgCELUSpZOD2BbpZ9gqrxuTa/5X5NfHkkyQ
mUtpMjqNMYZHuzjcGta3rtHa5VL0Bv6JgORUYbXHDLftT7TEYL0k10pIAoakp01PNP0cd0yRrPx5
WH6bTg/mFafusd5We4jQ9GKzXlALVJR/nXgSKggtiGPzpbCmROOiZ0zy6HpP8XoBWj48s4v2GCj6
O2xBHFKwsflow9F8foTwQcEZQH/WRo+5ATKME5oFj2rjC6hiskZRB5rUJPi/m9K+8fK6pE9D44Bw
Rv4pGKidv/2KZhacoEkgdyqO19o7ZyP77IzIdLS6QRJU34Ay3hWltL2zL/4MXUY2EXxi7GO4jZSd
lWDIAvsVlMukPWY036NmYysiivd/Wai6UkPOQo0xiEwxQCGtZCxBzDE/9D6dM+UOW+dznylhqSP+
7H6eOdTGFef+SmBWr4ALX2N3s8EyxitKoJhleMNVF6Rn39lciPzZe34xSKuX+Uv0/gdy4j72oRKo
bCVvJwKAWdf0XmaBm3ctnVOpu+zAzPcDw3dJyw0CGH5X2MC4iknhhHVGGrbqX4DGBdjV+czGovlC
JBek6GpBF+GmdcWkOKbil/VtPNnYUNu6zwbjaauhtrRpT/doGLXZLFuZJKSTAwlElXjbH2BGyZGr
bccb4fvA1yM98xrGtv58VP2qXi05vMfe2SNllpaEuOLBCn5KEREwuizkfW7XW7810o4THO14p2cR
SkQHpqsXxJcjaZLydbni7m+2xBlt6AuDxgo8UpOpTWU5Saw4NDk0e1X6uZtHXc6EfJ4ROdUmDGIZ
tMpoWbCsVHx1jxum2tyWPX72Dqah58eI3DbFjkPvlmyrKDv04qZw2P/SJFzresFLbLq1tlGC/3ZR
OWQiD2z721x8eMrtrUem95W2FNr9ORdG55NPJ9pvBufGeJlbmyF8UJhuLPy+xHUknqJTkWlE+Gtm
IBuvLyl/bh/RdsidKJvJbzjW5oPopi2H8Aju/pp9gxMgup1U4/Za8zn4ZxlVJVzxsrWP9z/tYMj+
9xCDs8yrA6GmOj5pXLIwPyiI0OjTTkf2+zs7UvB5612vCbPtVQXfFKWCf6+Tk1BYPsn8IdGfnUh2
YwjIkSLCVBei+PhJMu5n4bBpK3CRMh/bd3j7LRaFO30cUszX38PgwesxshVotfhiMt+ps+CMCmdM
vonQns28G7BOTj3EuQCc+X2xkMx52Lk3KJbQyyI53eJh4nBPtmXqhMKCuOgxw6q1yglzm/tJymV0
zRVfw1VEi4oez8rh5oNSKJpjuUvSwLUosS8zklxevcYDa+j9pBd/m8MbZGe+ka8cB15ip7dmH01P
waPElUeV7wGdaLwTP45TrxlQTWigky0Eg+i1SJPC0KTCsA35KLZkJrNgcWx7afZDwAKsy/Ae9vNy
sgyBz+PkrLnEVhl8uJzr5DpJKaqEc1Fr2pLpL8nvKpRK80ZkisdTSDzUj/yOdj6WZrMUvKTWbUm5
FPYAOIz8pUQc5X6wvHpFKnbrfR6PMN5MCjgaNyyFfrXRsfIMtz2HxBQbXu0KSoXJQeBK4Er5wgq+
pWtwPzD/j7KiwDKLzc1OIv9Wqq8lp1xtvL2Od/OJIpkrOcK4tKvT5Zbxx+CbZfQoLnH1NzTdkRaA
dLSgWGIknLmSrS1inr9Hq10WUKCOz9P2L0CDC6TMhDK1Sy6FPtNgJ8x82MIVtcWBNVVWwYqC843/
SUkTpgw/yEwBcjpRO4OHN3tQdKnMQzokj0ctDs058935FoICJTzcTkR8x13dSTtOUlOzTO51SMg1
qExJ2s/9UfLoy+7ggms2riuYYSf4Bs8yiLWk+msw29QfvI9QcDe65CRvaLNirk0677hSHLsfr6wN
Cy+KyE6pV96A3TnrSqTNUlYIIvHnJaxOQ01OERpmAeo8AXQNpLLnbfxF5RAjcJ4Ct9UG490XXIvw
Vv+mDMLMoQt+cMa4VG10aNJrni0msjZWcDybqG8wogG/SOPcMkK5DW932FsY8dkMpBRAjXuVTf5M
Uk9QiPjITyMURIRWephUcNYp3nW6cW2YfN7lggGWURzNztrm74Y7Elpxcw8u5wvNC2N9m1AyL8wG
oIYy7lmWKint1MnbaLOMB9CnMB81iYblCvCGwpKVOMTzBrJTb3x+zQadHrXnSE66K9cc4sXTcEcy
VEZdOb9Zm4DqgE+Fo6PIbCJTvARIQMXLVlziuHCO7zrE9fP0sB5wY7lBDH5kx/QaekM5eqHUC1Zy
IOvgM74KhjNkeZ2IkoKdUzBpY3/KCHkVyrm0DqLbvWhmFN7pb78VLiqkyFjISZ6arVHylInE8amd
jFSvcQQZmd3qimJmuWcN6aADkYmIt8KKnEn4JkVq+0Qa2G85dlU89ogX5QE50G3tSSYFvLArfSYX
4ZjCtQ1fKvaXETI3biVqeqUc6BligZlYHV0qNo6fzxONpLknDJumQGW2bOIRGUQTQOx9w3S1ov25
3+xtoyPgM8TaXVWVKnQFBn1e2vdHf6Qu1oR4qabx5mPnWdU2PCfbrp1dOaNpPGHziGc4N1u/Zdyg
9mSgz+oxjT7kksLjwBs8woY1amxuzdboRb7tI2BSYFvQZF7zlh+vX+R7xdWYJLC33Shg585cM0f5
jh/wBz9qOoZ4ayMzAxjbWVh8/YOktlMYLLUF2st3iT92ZV464mKkghhenOcD7v9szUO3IAUIr0hD
ueN4dx4inHGgdrVOyNFr6kExrcav4o6UxZAWFVEmPCakMXodX0zwu/hRRS8Vr5aCEY+ZVBQTTVHI
DJUdDNJKyUccAuImFuwpgqTQ4SWBknSl3wNPWtu2WO+pyh/Sm1KVnn441/ziuSANpYbHPGmnyQY6
YVk3qWP6Nk4D0hXSdKcg5K3m1oSizNeeAj0vD0ZaP84xDZiX8q5Tfk4o6Nt+ltCslJHY+qx1Jctl
bhUSxdQraY+XtAczGAy/YBXWm05G2KhS/eInoW347ULpw2JSEHkNI2TU9GijeLgmWh8UWtbyfXtY
/49h5LdCYZwGxAsfik2CBkmTNA1oqr29LHyB2ZR/MQnkqAu7NFXnjq1yqRoI89chvZNiHJINXkU1
gyBSfPD9LzYj6nCCxDJd6DhPkxLgXffe/GcGM3JRAiLmOF1mrzLepGHcNhOeP5f8RXqy9hFSV2tG
ILrzqni5tJFSO+FXSbi2qMvkdc0FivAAxRkTHH23T8pByf13r5mfx8Gc8MG7Nzo45VVoghjGUsC0
qls/faJvKvOwLxhKB6diRjI0WomL0kIuVmCICSezzrixyalDvF6W800lYwJQqA87b/MgMmVrAgrE
WXzZQ5DSr+LZxM1IzSDsDFXyaB4EvNx9yDdgbzRxBPrloz2a86Qt9ic0Q69zsWIDyvtTsL38gq8C
ILBwnpvMgEa8CbrnSBPTAPR0pgcX6iP14Sthz4Xpz1lHIbYHTkKo0ugmfR0axkOMTV55C/DVFfNn
MT+5zJlfwXi/QOcKOPcgHpTEL1ri+WJzKwkHcxAXQLwUclbWbhiVsGRf4m6WSZcmMyluudznFH7z
KHcDqwOrNI5yIEhpHFMz14YecHSI8CWhVOor/Bsc/OpMRvoBJ9kDknpFDtlR/0M2fQtrI4kJJQQN
gek4sLUgDVmmGArt7DHG2/zI7DlTXv2HVcwarfHUyFhTegUWjYMP7GrSbRQ0y8378rryz6PdNlcQ
Vpox48oLNYbrAQGrL3ZrucOrpoBq2Vy87g+lgQEQ0sCJcQP9V8GUSRLrtyzAG4jf+F/q22/kQYAo
aryL7RgomO8XwMr6R4G9bQBtQiaGKuCNO9Q/9uJGTdRJYAgQUkS8Gq3tSQTlIKeZaErIYlkwtljg
wHRUYg2nmi/OoYinYU0VMZXN56HgiIsxwo+sWA2axdyQfvq6TPHslBHKP0GiEwXIhIcKyH15GvTv
L1SoNqjvhIRl6Uq6noqM/J2cl/HaMjS9QQxMqCfXpKjY+eYwfnp8iBfXkQ4uSMpFtgg4pGTaFndj
EsuwNKC81sPbnQBvPUBT2UoNk65zUq58CC4/sqFw3jBvQJtC+6ASmTg//4mBZgiTxdmQPmbiiQZO
9wYnmPp6AMdtCJjD11UwuXZwFk21z6DAeOo/1i8NbqtQu527XvOfcSuQjnXcqP1v4IcQGQzj2krs
Bu+M31+8mGlRD/qe1ZEe6OPwKZyD6vxXHJy8OlN48tBu+qZYbjTVaLJmMdzTGOLFa4tKOyhsqd9I
g4Lgqs1cht+rRAMis8C5KfMa7jwS1OD7gwhtvwH1SL7h2dp17oh6echmeEQ4XVJut8/0I5fhUsDj
W6a0Yw6Bfx0s9EAfWWXsKRfB6Gc+8eg+Aj/tR7kSq4QDau4WGqxFnMEo0ETVxOceM9QZkTYHuVjF
VsEWk1WTZNlcZi76qcvYZ6H56qa7PkHzlLuqGjknfidkyqO/twWozvAmcynuR5P0tpzrLVVrgXa8
YuG6+8B2tm3tQtc1VlgVz408sxDq7VPHp4Oka2aselzNvcbzBhnGxSnFDq4JAF4v4c+wuZaENjvw
oeTMhr9JC0E+JMrOT1hHAXGq8SyOYueOA+77pkpsX0J9FvYRRJ0EGxLFEDoOLY/VlzENocWvP1Nw
XyAXIC1Bl9chSwBOtwC+ynPo+fONucHZKGjJ3796gh5KcQacwBeMK2FvnPlISaPfkdCpXpGaaW3R
u0rL8A04nly3MB7ZVId4JUOO7rWv+FJDy36bHgVV2hW3ZvMsLdrBBoPfnMIMS0SHSydxXK+GdsgA
A7K7vWesMCFeJzpnuF8yCsY9Te0EqbK4arOyu9fjfF7geEJa7o+UGuGTisTqAylTuFtAWy/bEV8Y
CMxE3kmC4L1EReOEKTaKDaRMa/jkiahq4aDyom+lV5hIl7JPRGB7BpO0RdidLlSux6JrzSg+096k
zC2v5vBwPeIRHkJyB77PbRWmYxz4tbkOkdgEef3uKy+Y4qRQJ2l69pF926cR9lzFs45wwjD2jGUp
e3rnIfqhP3/7eQJcsDsDbY1M/hdseGLtek5WqcXKN0ll5Yc/68dJ5AsxOysHJKBPpi5yv9tR3RIF
taYz+ZMs8VdSbI9ffKCkoh+lr8BiKHx5VLE+zUKQvFZuvIxszejv1klVGJ7NpmhiK/lHA0D4xidk
GxjpeQTa5aWy8zAu8EWWnKMXRthEphXwq6jNJvDIWvzAsJTFdC9QNZQD5hGuma2MC/+GUmIbP9jK
vQeb0906ANS9VZDvssWnDS5Mtl/luYielIFengBs+sjiX059/H9qs3VyjpKEYV53lTipp+t4EKh3
NtZQkdM0qkimIQuHywbi0evSTllNx/GXHyk7qJbzfl0CAYia/f07tqglDZOYfRRtQGoHQOTk4M4X
htz25h5tJu1QznINSCuGgUFV3P21zWqdoVhRpfsNpzz5To0q5w81cY5hLjOfK7GpEE2OWS3U36Di
kHyPlLm0VZbsafaVO/9JMR+JaPGaLUzcDWK6NKSIOOC6pk4IUpRdUVc346l5tS2Q9X4d6jqU9c5g
OYHOPy1dShdJaWhK9tpXDq4/PlzN+UT2MC/3dO4zluUN1heNySeHW+ryWN20+Unb4W/opkStK0wu
lIgSV1RU9n2frpIW5rXHuft5f0fBnUC1B5i6EuuPDtWZBM3yNAG4qumNcqcFdeHVvsOPbH2bU7pg
y+OLr0sLxztmRJkuVYDvvQGjHgrTxFqVeGHQ3kpJEbmdL81xxFkhjA08iPf4HNaSLPYC5f79nort
LTVhqVtNnx9Uk5g4xhwwPMpHlQxxkg00/FzdvZIKZe8QEF8cu7n8uISQ3+fDzBCfRjKaemE1U3xX
wj8WPmHJNd6kd7BesttG1WG3BeK2uosJ3mKs2RVnJNgO1N9iM7hRIbe7EOYx3waGCdElXdc8cFH2
HGcI0GJtdUCVJFYk4bQJAW3i4Pax1ZNxqZSP7PDXRPVJPgRSZtgJ1MzIPxM92n426lP0C4NQPSEb
H+8Ow/08ITt4wPNsyrDFkWmOgj6EDMgyLHjxhHVh38LrWPfn/OdfATkrExhkp6GW7f6HruOhuWFa
8SvqHknbZIH3uxagrrDFsAbSWox9cUQ4RD4UfcylOgEc1motDgz05djWIkGWa3q3scS8vjeYvdnz
YaZ8ELp6c1FnF9KTWIWdXOooj2ZnHzuuZOPxeUb+uitt3vMGPx8N+ElJtBwzYKw0cZKl3539MAke
5sno1ZZOc5I3GVYglAmbu2hzHXjeRr32zOuG/JNhKb90zO+k6pvm5oA1Kv1CK2ddAHGEHYaAvMnt
LCCYiK83skpVrjCdvfnQiHUznsroNIkSJQpt1dm53xDnaR8RKyGcvRF/lKfwIIeHmXGn8CqV1npO
ryweOGyfFEEQXddbYBbBq6w+vW8rpnwvKUvQrQDTreitJ+aH6pwYa49aEvL4wiEFZSj4h3wGIhkk
62b6qDyq1XQnxDyLAufFGzkPzevjK5YgyffmdomvhM0VSNkq91Y9LImPbaQqIaUBh9+Dp8OBSQGB
q9SpJ/5WeQbatVx/98lFWIh2XRkspdtY3R0QmX1crpuivAlHjzOiIrMBmHO3FyWSwBTThuGctiQ0
cXhh6arPhdyfqXOa5w2RvowWB0j2R04h9tE3+mUAgQmLcsvVcqzGGTkxanNrKAPu6yiigETnNn2v
5WsbAKDSIzF3UfCViOHKxw9sW2yt93eO5n/+mDIatQRBH07VMXoq+PH4QkLy+j/BkA7U5Nj6Bv5r
mQhKxP3wzntzlXm1zUEMYvTV/Qvna/WOgHtMOG8niecB5dYaIknMlPVkHlzV5O1WsBY/gKUwx3oA
6ubYs7RC+ZEC+U0esaTd4c4RyYeQbk3uHeMslCtBRkNJWcv0DSf2aOSefNVGbdUNRaVehcz66bye
k6Wq+Lbw7AqysG+Yf5C6kNihWt37Fz9LuCymq1dESF4fDSaHR7R7ckRnOsSGG/+WoN6Ruzxs6Gg5
Zi/7eT4aZxh3uCGTPrNjsajLlW8G9ilfDfSK/XbHhkSJ/PtmvluNQhCN8Ma2mW/5dc+3tssrXe6+
1qUR2Tg7AJn8c+Fmff4GFHJg8urc/eCLtrP8eMuOpL18bQ+O2h8Oqk18vER5ggnY8kNHCQ5GGE3X
1u+apCerLP2yvtszI3vYDxowvw5HMwAKizyq7Hfrdxn3ahqCRt9+l7FSeyPT8vOr3J2zOAp7sQ43
S799gdaCBn8cmFg5xm/K8fFUGW3HZh2Q3PONo2QdC3Y3Zcp9f+hXf8cCvAhI6/kDG/JHrZCBqwaM
p4aFhf/r5o9e6MvBo+u2+cn7IlNVaFXKqYWDNVxGHAEfAtBD0yBw0xYZoFxAswthbzYHg4b/WlJy
EggwZR34m5+LQPPjr4kVzgjyvWsAqYToZ9l0sbyQjGiRdFIKMn3HWzA0ugkulAGIrr+V6Zmgz/Lb
84nVqUT+QkGWDYANCt6wbgVXbggrKg1w8ajFbnSmxN858eFuTakh2LuX9W7OPF0b3mX8RO3bkpFL
zwLgaSJgd0S1/G7zVuP4Mx1utcmIWkCfFQzNvJRMUwrHRFS+y+vmi8W5mmvQ6f9nsU10FAM2hzaf
yZ6iFmPSrQq1MJcFSxNhGywXEK//tuaCVnLBulmL/AWlssT94SyHjdG5KCDLPGeWOMauQFYOMLMT
NGkLZnYOsXGmAqUqXLnOf4RPS6mQmqPU5fklizRMhQ4qvdgeRLebOG3yy6Ccjj107cJIOGVdwi05
bB3DzqjZ68Zv204SFYkG2Y9+kCFKU8kxmE3vTkJbddb6JEWS+MGT9LnECTiwz/L1mcMqirz799iE
LbHOtNna9mKypSYdn86ZOnYje8Q3sqOWJ6aUEFltzJQWf+FrGKdhT9PwNpXT4kxg2eOFcNG7elh+
N+JbRC6I1MxpYuDKP9BXqq/AX1gZfIw2bS8TWhLbl6eA8q6uT+rGguaNP2CGM9P1syK565sxHgku
yzXPNy9jDKLyYNhH9kvNqfLTWiiHnEJVAzfEU3CjmeSimxTJiZrkbRfxu6dBMzVfMVU5aWTMB+UN
jb6K8MDK3TGjK3HnEzKOZr4i10EccvV2DY/OWYicRwTTcxpo1tB2itescLBzG7ckAgYLHcYbrmul
JJTYwTh10/Vu8JAtK3/d7b7rGghm4C4XiIJe89Erq3EjV1S75kIkQcwOXewpvAxwD1IuF469y9sB
Zw1/55BEU2H2Oy9Df0IQMOcWt6y0RfoW6PtrM9ZfjfwlNq2b88+AAM4B/TBYFhajA0EsFPhfbrRy
m0P59P3t5w0Va6eFgmFqRsRcGeDtCmvrwAHVx2tjJ2fvOSxScfgFT4C9J9tA3ad4O5mpXMpM+VN1
bGYJZzBn3/dMWapGIEOr7Qmuz3Lim+kb1EnW+KXzz2VWHnflyoAM10q5ToRy4zVRN9/V5rinBby1
xM+PqA/KeUZqqHtP4nuiualVN/xQIj9g7nHHcVYbcdbeNYvfiW7RCbSxfOqdlLiM4j5m/qfCkRe0
vEcwpahWQ35IQ5NQraE/UcaP3IF9ZMDJfoQi5wnhV0pfoz0Z3V64JzV/1YbuxCbNYCbodYt71ri3
eAzh2Cm//VvieEuNbloLUcpWJMbCe/otf8ZshqvfTpunvtzsnoyLFg6ppIaRSGVjCXUSK73BE+hy
WhwW7/YUAPARqTSSxRXpJcoc2TriH/eZXSyEia1QaPASHyKWDuYBb/jW80xjiaGnE4u5q4FsoFXz
/HFLpHS+T1MyiRviqncA+R7FqSLOyWb5KpBLjoGqV7UYgYRphaik1xIg/9oxQihfRCloaqGWm/sv
EdiptVvC2LwkVDkWeUiqS6zieANcauphq9EHvwNW9Rhizl7B5k5FjYbJ3WPN+E6y81BgiJTnRqf9
NPqnnloY8EL2ULwbBhYL2cMKa2Zi+v5tb/s8xfObvZe8K3jUsUhPjUHbHOt3xC0DALNj0zPXOrAX
zLsKoh7Izxble5anv4DlLBVvGMA/STBIGzlffZ17aQ+OFnUvQVcxSkcJEhvX/TPN+8hAPDMVZ/cJ
GrWFbxh5moIFF8Iij0qbipNTEMJStHdDD0nsIqCjxa9OBzg9q/anO6DjTYAFLnoEV0Jh9TL3eBa3
QG02D0/d+nACzKTaJHBkfkcCgMfsbtPXVnEw21Iux5BlYT7NW7XJKCOKEA096X8OcAshBsbnJqqG
r2qI7NwDwT8FxXoE1VDyefFixN6iz09KnyOEQ0TWLjzYzUaral08nH43Rb5E/gQG1X4edizhgZ+C
0m8TIsZo1Dqo/m0hXM6WHr5c0Mcn+LOHyH4N1Dlc/apCVHY+3qZqO5OEbOHXy68mP5x/Rkk/vVuD
/aG+qFUQOr4RuAqEs9csYZ0loKUMUlkQhb4AdYfe9zDJtYp6JQLy505D+nV/C6ZKbtrHVHGUaBvv
iB4iVziMFu72Md6/k/CMJohL8v9kMQJjq4vy/RICeTY6cVJsUfq/4Q4c5ZYGmcQzjViSMbZqcB2B
uN602HspomogWvvV+7vOmN8m/2X0w3n+T9EtziZlVA/6HskNkIxtdOIfMp1zT3+vb3Vkar99Y9lc
MXJMdD9Tp73UzHO2EN8yVlX14qx7amyj0+GVMHjxEh+EmmA+6Z0aYZ5KJthHzDjcMRw36RUJ8qkq
z/jzcwOiL2nlJ+Y9geCxom/ClcSOOFkTsfSqVTWKpKk6ef6Qi9jAYpvTYjtXtU8ErfQD0eIufJdI
vu/KQpDv+id+mPEzMpYxFsRS4OcyQDU/4Mj5qgulEH/9du4w+stzwJA8ANhLriE60D4elNQyGDNs
gjPgLzsVtimjFwi7PMu1C7P2ffocgHbT4vcfcKzPrPmGntojEWRnDatdlKDyaUiVyH5qcbvdiQjn
GG9DXpJyHDbI0iR98FZ1V6A88hVo0clmFLg8pCgxrm3eF68HR2q5RfdtkGW/mn0BfMLsFdalk/72
m0S7hzElFKjBUgowmDnQTwShjWQwY1+1i1HbjafZ2WheBXj9J6IIQA8kQ9yABVs9Ew9LtmCpArKU
zrfJMdmT1o3rWYZbVuy+x/Zt6wklanO9gZzA4zZrXe3WtiaeznVgzhanPRdobhxS0WChkzkzrxkz
Et6RxVWjhtk+ChPwQSIP41kAhAjvvnrMs1um9X9u2LvcDfrv0VlOJaw3ThJe+UH6K/ddvhQeoL5N
IayvkEqg7NXT+ArfxuqrMpjbcvdG9gjUYRpXZqLgwt/pp3xttklBRHrbYzwyBlSb9VEmpFa0wRo/
fGV6n5TlatNEnslsScLbTcayeEECcXQNxVbGQbQH5OWtOwjmZXuIpyWbrAPPAS3Wgo65UOLy97xU
DjfBqD2kdyvyJEUovjFGCwd+jFmHq7188AWDwPa6CEh+ZA1qpymkG0PmU0hfy+FlrALtXo+D2Yow
BXyCxBaz9Tz6e2/+Oi5jaZ+P1AtwWr6sxlr3cQuhKbLK8nuIniScsoX4M4JlcVAR/IUs0bLrXf0u
R+yj6QRF258FgEpkJBwq8aBbDoUFq6vUZHqHAd9h1gb8P108Rtc5QxTQH4NhpRpnN1g+5sSyELqd
/Kavjfono6oRvYTdLENCkM38snHYTzbFLy8PiMB+IhyK2puNjxnKP5/q/KvCVMa+C+aeolmsV17p
o/xCq1LKmgbbimz7rp9UC3eIRVu0b7pg7XRv/UkCRvdJf7Rak3bgJWu6ynXORZTbvOopRwZeSRGH
kLZmF44rXemM2o8MDmJqsKNKKW0SvnQlqgMZrIcPV32j7xzEEiBOiXgReXtpHqYWyIbPSfEZ1Jmf
vyB4f10bH7wOQDhs/2M+p0kC6wAHiAegbQ5NxVD+rMnUvL7ynwDmmICIa+GimqJVUYwqbCOTp9eE
/6R48co0mXtX51sOmMgXfawNKNZzbqoqTm5prjty00GngPgxEMXqw0EZOjVcXeE3yvTaoopm1rKy
/ULHg2VU2O9Y8p9IJIMpG7VcmFNfZohhmtdGKo9SRhUcoFw93WICKsqFkwcxftfzL3UnIlLZy0lq
+s6NCdhzrp2PefEqom4rtiQANM4+bvlRX0xZGEmAjE0FZyQjfzGsVEKZwrETPX630BALL0bYCr+Q
N6jyqiLX3CdziF7bOmMJU6bBiPcH7BMBbLlPatKVGouR4M75PykbptsKEji1DwZJ19VfA1BotBrj
pzTEQJ4jSiMoHAuL0UlqKShJBiHMNJ3CWW+dV3YbtH9QRag4Eflevy1Ipc3016B36YFc2WwxwsBY
9XKLGpzMzizbUd1T84fVLNTuROveg6agWJ0tnAnO2zZSm8cX80VJZwZp5Dte7mMCq6m5uDwY699a
AxMT7TRU/zS1e/HfTg6NPDRHlcNWiz1c4haFa4+xGZ6N5q1jK1irT+zpLrcjNg53PjStQrQOb1Or
gaNMz6yQq+aWeGiY+DuwVM100c3U3ajaFTTOZFauLONS5xgSoqvzZbocKBzhW2sgg2kpy0xuWpbE
L1WvO4NfIBH333mCtBSMPrHniZJtgr9zBbc0DC1y29JWBTeRWD6oPgAVu38Duyp4dkZL2bSXs5J8
AhOn5jz7VHOfu/WEi11k/eqG70gCOOIHZgMwApFpbvKTbB0Q1nLKDB156MESrEp77TJ3VIme0ZJT
HnTcmsAmGxvDLhww9+ywpSRXSzWmTqfiU86PJwZp4qnN9C+aIRFwCcZ0zmHXUcwWa6MveSI5OjoD
MxFmz97dPrIyTVwOtUts3sEriXmv+PMKt/zXy/2EqQrPUrrpT7tDJHulaUbzns4Sn1MgwRQZ7/ct
HPU/elq+GnN5pcxIxf9D+gTvJycf7aBJqc7mqmOOE+dT1eI42wHqg2XMFMkJxegK9cVibijX2fgK
HZtQv6NkCMfUciECkS9juK7WIsSDCPkIx1Tl/cAjMXg01nW3116zYwlC4y8fmpUI3wBSzZdBqIWt
bSV/RwiM5UnXavyZBdXihmnuzBjGSaegwTHeScBM9UcsWjlBmv/RSN3m2VcDddl55J7KYv7lygm8
H1yymipsOd+/kVLoQZc1YjrvFsubN5pZD9RUpG8psLBKgrratynEt0WOtXNi8J3Jz/uAU/0fb1Bq
HRzpLMhle1OImytit+dhOhnALmyn74Y3J2JzqE8jazbrKL+P0zeKjo9xzT6QlqiYaZ9gWEgaNqzA
ylR/so6eoOdfpkcDAKMdA11m9lDy5sRP/8CUuwhUojKOCAhEdIHczLRBSSHyjh9yr2xxx5jv1S7i
piDCFsJXs8hTPGpNhYWWzT7MmqkLA/ss/LTLkR5Zdeo2jJC/NlG07ySxc2m2FrmCaPU9DK1rSZUn
oaXsX9GqQC4Gw1m1wBlFu07bwC4p8DLlXykXnnsUFuhFtuNlC0LqSv0ELl8wX6z2BxA535kT+dZP
4MGZJGq9RpO8px2TpygBNHmFzvLsdZa2U3lR/Pf/NO+psN/LqX7rvC23K/1CVe2uDndZZ669wWDZ
idcqYOswj4jsffzsjg1NdGczUAYNnXfwoMdRnOhPx1H/KCBm7bBuDkvB/2PUP6LHy3Z9JgckOLKz
l2LPsDDwsGxxqCmZleB8TxQ7lMlobOASuJB2aOl8WJUCkOwT8cEn0+r1EkZRFyKf8Dori9o/Tf9q
XRUY6bq8mfdukbAmKhSz9l5LCavqR9I9r36dVDu1mGfjznH6bZaBJJmyvjh10L4Kns06o3FroDzJ
1TPfu4HUaHpnItsphP5H5lHhzCG8K+AE37rmZQU3g3JHfBwJJw4C1/nJ1BtxrSFHJYJnd7vJ0YSZ
eLctY3bbA31ndkXZhvj+n66Brb1/UTHBMXccbR8T2cVKIa3pF8HJw3H4moQIsiPk3JSuWjLPxJVH
M6BHSmk88oZI55KETmMvr9WRbpDDq9yIUeWxcm1+7d6SaNB1lEN23l+c77xrmatq/kq7AgcI6GPY
Dbn5OM+0rrAQ4/c5U8g8PZnmfnKC793tNJ4wzMpeEZQZeLPjbG30c2SieXDDP5OWrj/AFLKwrls/
ARBponTp6LJLzPATn7ZCBNw8CN4PoCc+Xc1K0O9P11ykyt7Y0pKKRoCv6xfSvc4vSieVAebYor0M
gIWyvQWyH44HRK9OwoQTwEdw6v4QXwQK677oEdMFm7KAafmlKX1SlUHeVgkDMuJvV1KoRk53UJUb
+0xnWg01r881x2Sc3X8ASKELCPJBcAdOa/D//3BHpmVX+car7plwpLt8XlzlzbTQrWAHgC6LEd/y
gqln/zWuTAjALEsSjChCi995ugpKfffoijdw4r4Gb969fshvz8woVpJWun8Fn3ANAAOWYF/M8vrr
JQYmneDVxFhoRSfOdgCM6oL7M2MI2SIfgylA2sEnHOxjbA6t6Tydhy6RSAOCM8m0pyYF8B2GzA6a
QBxkxH+XFU73R7fGPRJLrJE+FvknIJNizyTbzsH26BbaVXmtyr0VIFXHy+uPrnquNTgf3cqN1i1f
4EBihbJxxWiN0Uygh2OhxB+BEjQ+QXmret7aCQi3dDAzsUpzNufxPWkt8pOGXneQwcrGijeFNpSq
qWsIWUD0wfYGPZKvlz+O6fziDRZZKgCYomxi6N4igW0YQ1hG8/l1KHuCkQiM6Xl3TbMSoYL4eW0C
5+mStVoGLf2J1C1U3SpLbSuUYrS2xhjW/xDPkTprJ2sNFpsZraoZJHCjU5vJqIGXqxaSR4lhy/9v
uMIjBfINSQZ4i5xt2/xZwkssd4gZwqTG0xb9IU1RLiaWFLrS17KmAhuzgTZJjx+pshyLv/k0Rn+x
9WnH8xk5sTZ1Vina6hX3Fpq42Nsu1w3f1Q3KApofDKGG7hLDtVZqLO5tAwWjTW+nQU/7H5XxII//
8gaQFSyED6kRdwWxwGA6YkbbAeqae+pR6J7XRyQRYoi9Q6yfGgZmVGd5azB8+5uKDmTj8nuB3/3g
dNIUYGgD2R7fuc3yJxvN05bbxwtVRVtN6NWugZHDnaJeh94cWh3YKmjjGQjbFlc8H7NaQ7Xutyfv
lx5FwLiSodh8oUCM2eltcBVIDvPUMbp7Pj5iJzcMeBWDTZcyiufNC2/RxY+B5TjObkb75viXK37e
QakosZr85qlUdjXbZ4ot6CcQXzUvTDFlVssClLGfZ/Xym0BNHVsdLvPOIHTsQ26/UfrXOUmLR1Sf
V21pyYkxLEtpM7LlC39b1BHbzd+O3TKl5iYoz2iBysyUwMVjUAwFRJOM1JkbhbP7xAQmW/2GAatP
bQ+nDarX5a/8MKHQ7gxQXv4kmxb8JRufAlcDZiHHAMvlDwGGspqzoUvoRsGd9dP1fP+ogC66Kv7e
52PEEwPr41A6o8ZE6IhAEyN1anoHMAqQIwdfngAZi69CltCKUYmP9m6ekzus2JeoK9C6fxrPr43f
Hm7Ar3vgM1AI4WXNLG4AXaLLM5w3GBSYynySjzBWC8q9kj6NG9ffdXZqBRKuRHBUWffc+GcILD2r
Ayz6f4+0Lrbt25vyIFenWSmBjq1kecoMjpso5PpvWysIXIM/k2QrC4OIdtBVt66zZNwE/ALFvDy5
yZAQSbflV0B/knytQ/tfT46afPdST3/U1HwUnKhe2TCrvcKhNg75MbgQgUO1Xj6h2An539LO8mk+
xEYmbchWAyWZDCcoXR8bijYCglAVMBV0qshzdVIUzh/Y92NdKCze1ys8o1wA8lRYwmPnYobTMLAa
bsKMC7i8556p1tZYYovgDeKFyaTELR9WndzpxPAZhJsn+IkUxjjYzc2VD+fVjAf9VQ1N5sC1ubU0
K/blUmGMUOQtqhxXFJdzIKaFshTNve2S8GX7vWbmgqTLCLNiaOqot8SPIVECecTOQVgfxdbYv+mU
PbshMVRF9HYkdY/JuD6wBn+MkdFXZ/0vWA9PhQLoPoaygMY0YSKRGsponlK4MSb5RytsjgIb5pzL
8An/Z0NwTEb76s2yXLGlY+nlSbHwpZjfjpAa/ZjKg62FeKoHbGcffLEXH88OlH0zlMbDLyhfTSe+
CiUt2QN+Ez6kE9xxOTW8VopyDKlSuwQJ8tzna58FHuNOHrome+Pgx5p54/8ww2StZkT1VuaeQREB
z9QD4sK1fmsZT1GL00FR/HehhQWGuww2tOVrjTRjnU5OOaTekmfdmT/WpbRb4cXuK1dn1sVc9wUc
9d8z3tmZxmTUAST35dAb9Rd71g4pacEueBkNQ3k/39EHaR9fkdX3ysijlGPsuAOtO3LxVykI3mpG
0xBFPS19FLK8GOqseiH6vcRHblBrvASTVWnAWUFBpJbDZ/Z3L1qUrRibngXV/juu0JkpdYKXe90A
o/+k92eNaO6gHPcfPR7ItvWKAa/11LdZmoU3xYe1l/QszL6iSbqqLK+t5YBJ9ntzUsQ3nvAIOWHw
lIGQ5gUDwMrdLm6187KkftXkukdU1hjtjemXjMuimiQOclQmOSFHSyL05exKiAm+KUZsHv5o9DwK
DfU2MbH5x9tlsbeVJ0iYoUFlH2iUkvUgglVyzCWlvWkVXlbakpm/A6Pu2fkwLxtcTLPMErcdwixK
zXzYCeZS1VxhSG2O9M8BS0x/XJAzJLE16l5ldxqZcZbNPgwmuE/VQS2q2HONLypElTa4kK/eyxPQ
6k5b0ICsHsV3NDSPitosDh8FLonjxAmpeS2qTocbT3x3PDN+ZAT6hBqDCQtruMC0gp9vO26IaJcL
OSAmo0dHrXMIgkytQvKw3SBavKlvh/6ZlYIPRcj1ZaJ6UqGCCXUatCzovqwZSRQB6UCMtNvKBb1N
SXgKYGiCXMEKmbtJREZToW+HTAEd1j+3YUt/I8cT/Kq0klnFm5iagT0cAEXgPj7reBlhaDF7ZYrk
3mMEjlOSgbiCxJz9oAMlsthAcntpNg2MFOKp746qJgFFzWt9HPwdtbKZzQ/0RYF49yfe9kSm2Hk4
CjuJ7MrZ78B6nhQYgNyUKiJdE/DLMApBDWwnYa2UwylH7SLpBLAorq0dXoMM/gayVnEWDgqBcevl
uWSmEvCiAFuV05rHAkJ4seWHABc5GfCxo62tEvU+KR08bFeX1nOeo1FdHha8xF4tuHFf9KO/9gh6
RF9TQJc2v0rjlJi47ATETReqtj7mvbjUpqFanNZzE3NHnllUlz8Azg2xVHkVfqSkNTcvsZM/Js9N
jjG+Wl03hFnXY8PzQrOPJhbDwM68EG3Vro/Z79jQs1EyEhSEbaXo4zvmsDydsLeslAqhh5L4L+8A
WFwkSF5dppkGP4Mrx6mSRfeST89StjKJVUHcDYhQ5Z3CszQSbqyvZtYzxzfNuRnIJfJwu8dDPkmI
vlqWDARhdDIUmYn3nexl5Q7ARWkjxewD+O48OrmVSCepzd4J1jZERJpRnkLh5V8LjIKdPIIit7YU
bxSMwu56L8ztDuq2NTXPy+RWXcmQtb+d1UlqQl3ZoFW0KfDy0ebekwuWI0ZkSGNnLlhSBbQihY8j
HkKg/vZnOYGItLJkEPmvz9mU/UEx6vQXtZASF4dZpTI18GC/Zv5NAH2Yn90p3GnUs3ixaleraUUY
VPZpcrWIrJKDnSJdcCS6ne7zHOJgMd18vJtAUzpu/AD0Yodbx+6cOCI9UspZTPwjCvSOND5+aFNU
iUhucjzqqwfwJqteWk/eglsHDYpO3inbWltBrrT1jLvHaGCE/2g05jyV7XiKM1vbP+SUaOQxI1aB
8Oidtf60yse4R37GCEMF2N9NZPGhXLbqOe3Use0X9P3knlrJVXNhnaei8BVUQC0weso+kXxoi83x
JTBfilTb4zcznhlEPPnowsHduDcAZbeVtY8lAgSin1FKskUoIB37sMVMI9guFY4FKTn69RacgD31
buP3A0+DxGAOsPj7LsxU8RwKlIByPNL8E6ZLrup6V4/q8BdcihEbNaudFEIJbRFgL2XkTGUHIaW4
S0IzSaOESwbMy81Ggt/nkzp4ch2YuYTLyKc/rcekJ9iqFmul6oujO2PaEE4+DjZtl3FzJUmpmFIF
LKIeA1VOH+WXslQNdQIfntSumiSIGz7qZc+ln5tfgtmLj0G4IhyXHLm4/CO6FGvXEA0sdf33yjwm
J1U6a4JiissT9DutqJzO24GOAODdnbFujM0feYhts/0f9m8TUfB1adTwFizXOtXsoLMY5JghNQd4
X/1OXhteUIoQFo3Rk8+uxY+WU4eJ3veQBC/U+/oKzzQQFm2peCEmvBACfS/vBoCeJgy8q/y3NS1I
XGH/blDaDL4/fxdJjcVSn/G9XjwBGNfXU9KhzqvZL1IAi/5IW6hX+vvQhsCZ1HkNHE7ZAXVt9X9h
WDjn3qTsrSwHyMe1/L/MpkHXRO5yvXTmZIq6t7RBLrF80ZZ9Ceslk3Ji4fiePEKxRHmvf1209qOl
G3A2uOI/tinGIiWANEZy3BEC13AhQ7PG4UoSh595lqAt7N6I/FUJKusIiSEuXOzBqJLhn2T0H0kL
/2bo/V7bbahUUA/uHE6RZPpOXny5/isQlGDzi9sXxMf99sQuIVZvT9f9H6XC3IPvv+rHHpMYdN7J
9JhFeSjXhgLavxiIOp8S36J+sUDRevcX+w/GongMBPSZnn8bgjtP/orZTG+IbGPYJFIsnMbP4s1X
uahxYTm56LNJH0AkW1rMVsQI9qbf01I/8VYDmYwXCL3Q/CT4RhwjnjCvBHgvcDdRfwBNDOYUxDiS
1A45Br+lCqzCvmf53u+1VJ+lkejetH8l8EYC3sIJsxx2PplzonBKBOVp6iyzQDVbq26SxOwqdAt7
Ws/SJHN8mAEBm3P5FqTgHgNvmXoF4JrhASDwvyjJ3ImhXsRe2pTIZMR1soYuyKaRVe7FI1t0mhBN
NgZNGrWLqwr9iu0aIoSoLh/xhj4FhTg7htg+nsydZjFn6rkkdjxls+yIXlXDS6nanWpebbS599lt
7ZjGsq8AThy5rldg+mmt8iicMVoWX9uEkAzflzac0wIW++sPSnlmIQhAJ5tNz3UXxqBIrjSR6BCz
Y6FFPxIq8x/oucqHDJmftWJEwgmIp6GJNuf+Hg6AKUSra0I2iKSPOixD2kuccGG1KOXaY2r3apKB
jrqoqCf55hapSKoUk+bIl4X8ohNF6Dj7SAAAq9EFhT41u8vXkTEP9WqKp+bE1GhowCeiKrOV68n/
9/Se+wmKOUn1ODzY3OdL7fsH/VY+BiGitQLmOM/XiXnJVWKGIJY6ZEMIx9FefyO+yfpzDZJpc3ek
pcNhe+SsTpDy+g/hiH+GkQi9XcAP0ZQTa/GfljjSj5pdGnigxSd1lc34Iqr/H2y2MV8BBjeDM5jo
auZv6FNooZjXPuIWgppeKISDN6mlcdGtcGAy1sb1Li5B0lLKmArD56JrsJiLE75/Y3IRQtQpMpKR
VLapB2ZaIZ9N5OawYztwwey+vm/JaypfaF3JFGe9GJd5aukEu9HikRDw5/gS9M1ZRL3SSCoInWOY
AOJslYN8Rzkg0faO4CGKlZBbfE3SCjcTbiye41GjWVzq7w8qKZUrB/UG5ZHh/gf4N20dzAIb1oVJ
+8oPR+GO4erYU0kHmFFprtc/McieStT8F3PAPS07SLT53TNqsQizUl6kFOL8m/+qlN+DA3EjZMW5
yUGvvNZkIHSpU3AZs8qG6m8X4m9PebP66IuF9gDPTi9sQXg3o9cIrsGX15QVdIDmPQ4Bl+qz2ewd
yyTvogUc542H812YIA7S6buUARmuPgWL2ZyuZPgpNjlu5a+t1ZoX/KZtrsgNHNVDihz10djWus+G
alpz5ucuVZKYC23MUtqAnc+aX1vNAzFNFRv5TdS58cG9QKPUSjV+H1yuTdPSZu71unv5wIlAxPCz
MwH2uc1rH/Jzc1MEfSEdDzOoSMiuUxijJKBCmkj2iyrrhtQepdwkRK61p+IXQ9kfRN6VULEqtCSJ
Q0AvwNg8l5wo4q8dAOez577Z7SHjZYlvEde2S2TaxUHkfGDUgL1flrlPejK76F1asj/NoqyeFi5w
5nOhP8EVN2nj+DbOmcS7WzVCQHSgqH7Cv+UYnvgesIARn/g2SVUkgBpRxiauBH5dtOMa7sbeZ7eY
rWidpFEw5uvekG+esO6lv+uSv6AR3CR+ZQluMnal7rcUlbSfIXEBdk43si6Bjl4d5XyIUKqn0MgK
XbImF7Fts3oax2McMO1GQx3wbNcnud5l6Kyde6mA7b3qKCRM8po3JgNeHTcDEopXkdR4GWkO4Jdq
pD9eL8hWPoUmGpFOx4slFjpQmJ0AFEj9jFXCEwn3d71aXiBX5PIaFQyYmRIY8Nshr9+02mL7DOQE
R/SK8D2IUlLw1/OZTL2zgAeJVgqvnlLJyT1eR/gRrQdfSi57JmFUh2z3dPHJRrF6d4CmLgdDhEvF
rTN+MptYmnPuC5/SOtONWpJm5IF41Y938qUKBu7ktQpFvxAxZzKZCkWV+LK62Ibj5Wv5cWl1z/aE
ykWu0bBY719SXCs0jxTVteZzxnCJq1xJMgqMELqwlk9llbn9cLyo+LVj131SEdwwwJAeL8JMtjAc
nOgZ0Hta7z7amem/OdY55NUPtYn2n8sriCAeSOecsHnar0rSrLFxGSTAv7O07Jc2saklEelVweEw
e0q+s9sKeXeT2TLS3ykPEiPTzL5K6p7xxAiVQL+5b7B3421tjOaALW7MaA1NxYefkQ/MG/8+vsUO
OhOqapQX5r66iOCn3d4xF468iPCvDMAV4IaIgNm5Y65PPPCdIPrkgnKv24U4G9DBABQQ32FLtURp
UCLY7epqwnfHxPVfGLlbfjRKDiNd+2vuHM/m76ISlo6533xho6FLEUsjs++zQnu614fcNLQT/J2z
cC+U7nxh6xK7Yjy7X7LPxwni9qoZ90RmTZ/DBnn2ApQG7Iz3+m5WC4pBaDofriaVpZ49Q9xAqFSI
dWCwhx8233RL1U2ofW6h3CltmoIXhMTscq7d60rhf1vcL9EQ4gt+Cfx0trXPGL5J6x0azKKT0oM1
1H1L62dEy3d7KWDShDB3NSvtBfqWwDUMWXmDHf4i6ykm1HyiHAIbiaXfP8X7bAJVRdl6thKm1Ln+
TLKC1KB0eIh7zkjeGMvm98G5zGy5hgrcEOaB0DYRuuyxyX8wBSDVuFgnDaEAMXd9zFm3Vaau6wc4
Yz7VFWLtfAL0zWHNiJ7j+lS4MTCxAvvM6kidXVpxev04iIzGgBMg9fC/FOP5DRGUNGhDLsIS254K
z2A4daLtQh0GC47IKi01WhQ1H1gYfPKAQkFyGOtKLbw+MLGmeO9wDDFm2AcMV+huqrVNVX68pADm
M/vq2C6hXSsCQHbeO1VjyVJMzlISk32J8VgBgzgrHlwlMihvdG6Pi6KKWpnpNa/qEZ+/GsFVLxsY
f5T0xFDOr0SoXDieIlHhM5uFGLGubqPq4oh7x+GHCYD7iGLgyEDbOjT2vbbujshjyn7XeU6NvkXl
QA7aKBm3l6zgmJ2KHy3rcM1VJKMt/h/eSnWsjJcuCuTk6sDNfBQ60SkQ20+Ds//IrKnHv+yacKwB
vDwNMzGuhwbWFE7omw/jZbdxGWOVdIvFHlXjWygJEvcvjLuVm8/4IeT/dvTQR0WAC9owF222qpvd
9kzQ2PR26YTTxhQwzdeEvcxfkVHMgn1VVfBEMI6i99Ad1KsihhjmmpjgDIUDcUgX8Hq9IH8BrYuK
aa1mkhgPFLCNaeOUHxE1mtDLYItGuhUoUYnbRKHjCi7sworu17AS2SI9yocs7PK9eZzFfMWtkODM
MxSxaLf/9DL3EHGgvE1Pt/MmV1dSkcYFZsIuCu7+aUC+DknWK4riwx20CX/dscWq9W6iLqtkmsrS
JgpYXmeuhfZ2bb7otx8JuKrAQNBNzhs1PAv0kOAOWQcu/ph+ZPjMoQChdP9dfXz71pK9eptCxw5c
z2fMJkpjqnTXNiqVZj81oP6S9lgM8d4oYTT0aedpgTt6Ru0R7kIPvHtL67RObAw+cXk5wXeaV/L4
ulJrHhLk0ZEASKLIvlwwKwoQ5d1TNnwPEpgsdsqEG7DoeYMS5pJPO9e87hY7kcEXlXLez9E8dBFV
9ITFW3q3enR/Vw0LxNcH6hs+N8q9fbkj7XYCKGiOp0p0rbwIdKNgFVQVxKahFezN7uPwiUG2CkB/
x4NOZDEaUXSISwGSczmB7p6BQfWPWOTJ1xz3iKUwtKNVBdi04vJhWn/m/sMgduB1jZWWd3KDuk2J
tKnrxalYQe8YLIRf65lNVwHO6afgSwRy2J8L01P7FwsFPOhlqnRTDIpfCVs2XkvFOoNCQYkdk979
Ea9WJFwJENkfOlv6HsXnVhosH9yuSQDJVThOMxN/5TUAHDfgKZXZhFNnJ4AMeFgvUqBPIhwLWr1V
txtCpcYqkcAE67cBcoQCMsYeiMIflAkhMHoPNFJOp3ABw6bLnKviL65voyrQgX588Toujsyl/5pV
CMKu+nYYtPROeKMyawNRRzf1hWw0RBL7/aEyE/Cir2rJdu74ik8uOcrkzz6FMGpqAsE88Z7qsBqz
Xm3j8j3pN05dsAxiXgfhH+Q7LKrwFDYCr3GL/ZV3/nIsim24BI9yeyXr0x1ZeycXBCP5evYqnFwT
WMJGCtn99BIvniROskbec84y/0v+tkuTxp1mzoDRcmpALXOj96Gxq8q/8kfVl7bJKpV+OOKGj0oG
p3HxSmA1jSBdQB2TeIdMg+5q1HoSLOO8hXHzsDa4kXb+3nXDotYUjD8mx02c2DkTkbr+bXvrwr9E
6wN45YHr+AP8+7nQvgseFAMbZcKiJBk9l4k/RK5/yoWQ8RtQ99CtwAavCh/QIv3LqZwgS64qubtH
QZIuIJzcgfqJFhxke0BRNj1I68UJNsnfO8N+O4J/3xtToI9wifT151KT7L9uooLrZn2ZB3pWy9k6
p2Nbgb9oq1CZldiby1lEifzgaAlcs5NmMDgJI2zIWpCGAdsVR0YvLqahwMnlQIbapwjniNqDAGLL
j043SOIburHtA/u+d0w+19ve4xQu5eeNRugbaVhW3+32xHbg+ObIqn15Q0wEgnZ3G/XqxEbn4+gi
zm00A4rPcTsqihJ6jVrsDi0HmDAY0M8Uw30OVfpoDjEad4jGybVlUI+aPSioiKi9BDoeKvUj7FR4
vtSoqQ3uo/8uAJm5RvFiSEmbXyU7C0sSC4LYzwdw1rFI2uGCJNKXt6F+f1RDo2f9qYX/4wZNWT9Q
zEaH/af14le3t7PktZF6oz7qREfqweghwA60z/bxTquHVOXu/Z88iTkBXtnCmYIW69lkfLfvVYIt
oovuWq2F0FU3V+orXt/naIXJugvTHNJzqYaq7XVSVgiIcsTQ3l+qfa4iSGYnctOkphngyP/2GRgd
MyYQASZZFLMwOLfj7wIC10kRvAEvLOVbX3hQSHABg4jjbV31p103NlBgEzfsxZI/JcM8h5itZ7nB
yrkwMDsRH8YFzp4dIhjlbx8sXneH7UabxV4RqUacdYEgQL1eowKBq/+srrFi8TjUSwQEXQ578O0R
BL/JAO9/cIc67/3V4f3G27IwjDqgWxjP1W/SKrVR0Gjy9dSOjFSHDrhfkveC7N7sp9XAaDf0Hqiq
tF/hvE5VQY7CVGRBnBXfzE+JBu8bTI92E43CFaXK566NxNN7xAaYpfLnYVwoGu2DpjQnw+g7Fvh+
3WIpiKGjLCTpcSgc0xQ2GMNgYfOKvyJyQSRVdITQzd7aXjwXaZETDXSr2QWQJM5v95rqRWrDLseb
Awa2p00wCJj+Y3e6dIXvANlSztg6ANh41T1wZSk0njhXIgtM4w9epWue/+CuuyrDswDu4yjK4UeO
zYTKYvEC4bUiJ92Od6AibyQVwNbh+6B5Zucn2Hr8DSI4nO62Q6rq17VBDP8hdKzYqUVhw5TOcOxj
px5SmgNZQUccIhO2FjzIsbumE14ZRZ3YlGbfpzks48Q7y7UoDleXuyOz4eRL7gu9KRrI96d/iEZ5
39En3ZCP/Qlq0+azB9/u/Agnf7Lcwzf8WJ0o+9K+ExCjMzXKBLoQaGO3cdSKHaTpSv3Bsrb0c7ho
vQmbZcUWA3R4p8DsD57VQBOPRI6qLLaKUeYwOHmtb4S40z/qLN/tNJQrIkS1WZoSSQdmO4jTx5aj
2Fxb01+9KX+dhJWcGFSwMdoxO/e9WnXnj61C0O9yr3ZGhou+ViIFynrCh5gTVFbWzPZ7IwImGUGX
cdIOMnafTR6EA0bLKiy+xxmmaQPUjEsgDTya9V7yXntG9goauT6ZSRp4mV6NrEteE80DA5sQSRKW
XgGoJq4AEC0oNtpnLme8TUeCLnc4rSm8LVdj3HVW1FQrJIZCU8yoWnTKZ6mf6Cfsf2/ppBdCEW9I
zcRdu5VG0kAGVApsD5Twjep8PDH9HjGEPNyrLGLPX6s6T1F8GFlyxl+qthbB8il3Gag1/WGwVKde
OiqEwmRpaZnNpxJnNhJljLpM1MidfURg6wSiC95k3beofePdA7a0hAXtgejj1W8QYezcjywks6AD
qFe/FgYljjOsBRMxqO57FfzTxfCVkfWEzIKRjYNu4LZDKDRLDycCGu3SjblzxtFhmGhi7D9bfiDL
xRhaM9P3lFOSAkcM4Dq89pjzua4OaVXurVEuQ4dADzwO92srmiWTVEGQYXTctZdNCJ8TGjPWYSpT
JiU4NKwDRBbbpvWoaLCHjOp+I4s1VdZxn5WcAqpYj7QJB8AGJNkm8U1sd5PPL2OuhqmLuJl6o97i
jwGtH37Dfu9yVGYpSYl9srBdQ4kKHWeZq4actguokMzFsvD6yJYR9Uk/YAHCixN939WZ/DHMdJNX
RLhYLYHYB1E8in7fpBje9ZN3sgqeABajt5kaEuKyv5/CBsks+LY2lPeiuGWRZ6EtXgU3BfGnBVBK
VkInf1MdrNP0SyuLGHiDBKqtE05UKlwKMT26BEiV7F+AXv8QJHVLFWezlKzltDTYVxob4lm5YS0M
1FNeGa/sUW7U8sS+SesRF/B2acTB81UTR2D5DAYErNCiY4pLP9i+c/6Q9RezrW2nJUNRrUYa9kqQ
mofOgvqF2bayuBsgi6rmw8cXf38dERsdX50LtCt5L1mnz/tyjohlYpfuB0tYw0y8SsC1/BA6EL8y
/S8FOugVD4sxlppyT9tZ+6m4HUEzCXDPErDf6/dVhCJMdCe3ddu5aYarDhn8V3FUm6Bo+ey995lf
B7a7GZe/hhPSdx9YiNtgSW7jXc/6dPmJM0oUv/y4ee5FvYxy7vmFcrPB845+TV5x/iOmQdVJlDZO
sD4NcjIvuZwFkfLJPrSon70iv6coh2vded5Ypj3fiJkK3nZk5Ub66OVLcmdM2ZD6KVj3uYm5W/+c
GalgHGEmPx310xkKyH6q+PPCqL8H04q1g6yZUzUsYoZiOzf9PFuGjE+Z+384KMFsshmyn+saN1t2
vB9cKNi6RqDO4mCOXZrcTjA3qjwSgw9BlXPsHY/Ahsyln+9ytF6T6ohube0hl2flGTgrSVUplkgh
n8gFBqvxXwtllxze81MLZ8SrzcSszKe07DVh0lQb6QyhDBKfMQffyLxDPuyKRLZea6DPaXq3QbjR
sGP6OnVIYzLJhR6HN33N2QZgLZ078Zm7e3sTEVl4qooQpC4R3MhHCNY1WFIelBS8zooy6FDAR99D
zNvZQ2wOBYwsroUltPniyWtvPGCjEK3iTN8xEc0eNg8peJzSfUuAkMy3C5k4eR9hR31uMvfiROEl
+ahZXvyrGVgqDcAUp0ig7HBg23Ij2xFObIU2A0NwagXV4To4zG4dttilgXhY3i5YgoJTWymO81Uw
fLZNlPM6IH3+yulrbbtPu4YqwoQjbxJKeNo7NTglIDSyywR1nBT7x9TFMfujV6sU2vvWARdNXL0e
3N6JCBi2wd6LRHRu+xao3ZjK5kYhJaYbQMlW1GnEcTySu1RUUsMqdl+n5M256WVb20uMMKA55J/+
OHi3hLMf1xzE1h0m/vDMG8+NUWM71cF5U3Cults44LxoHW12LsDsrnV1BzM4AfEjU3pjfFA6UwNT
1wgUMAIEng1Sl2PfSPx8eDw4qIQfn6AxEPnNxv8g9RLN88ivfL3Co5K46D+c0MH1ETsXBz+n1+h7
XtueOttetts0HgTWzGlKg1YQTqxHYc+bku2WH3uSE1gr69OQDyQQaRTxPexXEFxCkr7NlyhVq55v
rWfcabdZVSCLlofpG6Uo4ZsJlltlOQiNeLDyBsLGmDk1gJSWh5VUpJUf8tJJdnbxAVIOXm6K+6wj
juSVwwBOXScTxv7C7F5UsQwv/NLICMWtvObFsqkEqljwcxDpsU5EUPBVYz89jSeEOnuEMoBhGRX2
ucqk3VtVZhg3mylMY8cRO4cfsxNyYDx1wtj4OQEdGktsqAjzCOLGNQVyqPDGEUv0H4dHOpOswjrM
xpdneQSjvIxf+wnkOvuWHXB8DBZqVcDyG0ZGFQKyycXbeefwJsdzj7vR1gy0xQakuM5pHlmJ2GR2
HzzsLGD4UydxcsftMoNlNGJDhBgM9K2n5zaWX4nnbWfBRSUjp9ptmkdAJsijYlbDFZVr6Q8ODODD
eevcvHwOeyLD5FUBXTWSXe9w8Qpp1wyISq5RikwnhTqpj1LH5UqxyQFiz4bwliEU55CFugs8b0QM
wkCWWXrMsdlBDSfoa7rie+ucOF9xAE9Jh6wVzcmxMUAVK02X4omwl43+iersSJkso6MjRgYQrs2V
bqwN9xK2NpTLrBpM+WlQKl2JQono8426QhpF5xvfIW7UuCGzVlRgc5x9qU1UGIm/UF3Z5N3EFkvq
Bhdr5JBo8bKGEWobW8DN67xh1/PnfmG2KvB0EVf/cm3Rf84mAgzlg39nIa9iwpLDQ7iPIUh1MV3Q
6uaMU6I0reOyI6xzUeA1cwWGhqf5ZLaqoa1VR43HwR/6VDNtBt19n3xokAmA3AXOD4UO6GfyIN54
RbmeiAcYlWUoTaw9KYeWjQlFczV0fLBBhz/+c6s2rMncG+IgjCTzAIS/J5DrytOLoksk99+k7owz
3ZPaPAuHUxJpd87EQcmFF8Gc2Yjnlxij1aOpZRwoM07VJYQ7xY1mggN8lqqQv/SlK7aCDLVWstN+
D2XfrpkKc2Ysm6OwXrOr9OTYYvI5ECRnRohrPYAUgDgeVCfN34bgaOmUKvsdLCdBjDVR+oOWPG8a
z7urpHeZRZ68KKj5hi8EVAqiTGDPljYxOZdb95PuMJiAIGx1TR0hw23NHOwzWu70Uksn8PXlvm1B
7SSH2r8l5Q8AfITgL5XrYtlLABex/p2BEQ3NXH31EhxG2qvEpqUIVrBl70T7z92vEKRMjv3D3y8T
zurPgw8iLIFChXq/QeiLgvzZmHewxI4gUQLyzxsdmu/IQFp5aO01hUWouivmOwMiIhF+UJFf3+jJ
vHdWwt4RCW636qtZmN1dlQDlkeDg3jNHhkQdcww2N83QGR5qgxrrsr7lqO/vqWEH7XQXZ61nMng5
NsVZ+2Q+Hy6mHtT0jaQV7PQvG4cztZvCGWVPvqSAqTyHS0G2VIine7+4Ce//qXeZPFiLNtk5MS50
iYXw33i6Qbn9Vt2JjBKWimpmTbUk+9emv296gGbuFgIM2eb+Nil5ADuCZF0iAeGbPzy+QwxlRoCc
2jASY+SiCkNpk7VkXN3PZBvt8MP7063s/AKLGHz9GXqFn4GLNogJWmywTyvkpZZjqfwfsiXsGI7/
LHer6z0iAmW+PXxEJ+vmdw3FD//nzf/j7zhj9Cakm7aX7miwvEOwGpWBjMqZYykV3g1CGrBzWf2n
12/0mOV3VNiiulkus8WIeAKh7yCesgiQicQTVGFlm+BQzCl+bhKmdRDRu5kU2tF1zIEN0X1xHFmB
G2CccgXGshgE17kMl1vkzBKzu4/KUKbfC8Xe7rKsFXIF3hhwOcIuJULbl0aecDSpX7HHwA4g//AA
Hpz22IhYPa182aDKzeCcKsDUDyCcDK99HQryIa8+c+mUPzpRvZB7sW0xJ9ncHOONHu+6yyeGVCL7
ZJftQn8HdVlxsN0JIp3CV/H/8EdNx03WViZBJSnDs4urSom48aHlsIq9KhgH8lCfM2YqJjcxVL3T
gfAR4wKkWrJYD9koFsX79Vwh510KsRqME5E/C1mTqZIfbdxItPgOVt/aeGog751kESkpHuOdQcFX
X09oZEWpNFr1pDT1y0H9uC1dunc2bSgljiXqgeeyLGwG7LgvluCWB0XRGAm7dH11QGmWFzq1bH7v
b7TlilB8H0mT5VcUOYRnfWHsusoeKxF76/FEtSoG+gy+jilBBvIn3PprGIRSt9ri8OxTxzojrfNq
eAZoHNsfZku4o6QxonTh/mwWvhkX3CBI6BjBpiSkaabeW4I0gJo1cSmEYXNPjEMTycplyo8w7SkN
bKJKF8mrDgkvTbj70E3ZCyd73JXANH8qlHB6BgK/4VT8gudhrCsQaFY2Hxtse6P0bQpdUPU08ARL
rMTDq0VUNfuZ2mSlpUoxgG8DquPR6TRLFyJw8116YLuXSEs5Ou/Xb1telS19tJeYZ3ulGYI8d+1+
Rn7na51kI17mO68KJfjIsZbae/OK0bbarJ5emJbG7HWTBtCaE+bVPBS9Q+5JdLcQmZiwVWcRBGPl
KIF81EL49Hhvs+bmDZU3L7RiqS2MjF3wKqFzsKrFlGdCfeLfIhrumg5SdVituII/UZEtSVtRAcLL
ad0eMIL+Mhf+Bb164I25OwoXsreMhfD1t0SWgnzpkPJP8V0x+FipZMUaMmeO0+Sk6n1LsIXLkePl
tuvv0suiLzM1B9hYDHCNPY7kPJVmun/vXbn3SjQBFDYOPgUhLFKLSiqNm6LtoFZdP8XePO7o6I1V
11dUw16z6AWVGfezxaK7RHXueD/ZjBMNYcWZlhFYX47wpaEmIXC71JSGhQvzAPAyevCcYFXz0TmA
dFSvYKWIVXfsy+tSh6Zc81PKJXo7KaB6OkErkARHrYSe6c1fL4MDMJkOnrs1qe+z/VdAvVwChpUf
4MqGDmwvTtcEtzxeqovCuZNrp5up4pTV8pWoY7yP2O8oGhm6eFx4AsVm9x1GVrze0/tYOSP3OqUS
u0PfPQjlO/hCKcvBd4CgKyASko2EEcQLipDnBMC4ykQo0M5Xi6/15sGV8L6ASEO2JeABT0zAgIfb
ay+FUcEwzrt8Z6uT88Hkd+0ImqpJzPRgFt6qY7bfban072JdX41rQbvQCNOGOcIaMtI8cELhMqjx
g/VxhmAFjrX2NnFVSpmzAzgKegyHOSQBjoJUDcc3iFgZcAYKh4hq5Xy3lB3nhfFDgYa41zEUJFtB
VhphGROkeeqVpoViVlIYLN/dJGpjhRtzmvLYK4Sj75KjQbVW8yHfPRtzNxOwDyvtrqmcZHrfECPo
Z8qwVxBv2ND2K9IkJNZj9VgdcpDYdlVwSAvQ8IqceLzQlLHwFDBRnksofdgFEcFvFdzwQ6NwG+O2
K/grK5cDFuTeR8cNaQc68o1fCJ5PROqMmXTk+H/2EeNvrX8RYkQH+mi3wpQAiZKZl2v36wSEN1H3
Muv0arPG2gCq8/PV9wGsH0sLeW6nPdAx9xfGfVdJl2oXtzFUpIMnwL0XUxGRGLIjGi5hPZ8js5s2
/ERwNjUOZQcC6UFVbodxNDMmcXVfAAyB9GT5XOQLV6zQ4nzLNx1jnFwtHOjTvkKWzB9Ieb74a2aX
KwSo8AwIho2CbO5lPGn3ziAD0NTQ0kvVm4FnuhEPnRnIe8ZopzYMcbxkgv3OUrUA3zJDAcZvNdTq
KWaemz6oF7BkuUlNs4L4iVKb1XyVp4hjp/zgs+6c/07rvbSAeUGOoq1O9q6M1/OOFSHH9iDKdBUv
wcyueXu804q98N0pjO2kl7QRQ4njHUOEdbbxPnaCQhuolH0wGr+brwfufgqITD3EzUmIzoQzG2+0
HfZd0mNpRTfVx95JtKZcZ77NBVgMrl1hdv7dbmBBnNXIvaSh+mNbyDVbZbqsTgx2eCcwAyKoc2YI
bS6EcgEw5bN+FiOE2qKoCGO+DcRYSsNNeeXLr6N77WCJ7uTttDulxu/8GHsd7a4fZ9rAehS5nQV6
H8i0xD/SKjq6bBjEFbka/tAHFtQX4id7/y/W4nedm5gsJ95jsKY9Bi4mwI7ZSlqg8u28n8q5Wkdt
fOrkMk9MLaduIAzGd490aoQpIrar0wMgMnNhLWcdlYfuPrZnXAmwnKjT5a7tC3O270X6yw/bkZ2d
W84UZ2aY1H8u3GlY9kqA4igsieEe2I6qxxGNnJa1fBKhYPVGMVVnxevEYM1f5eBmuMKyVRWm61g9
W8rKmo+eKbxMt8Z/dQGE1ENOq3dhIxqSPGl0FpO3n0WEYhcNo5ome6QzrAUbqwwa7CeJU/Iu7qOb
lfuvmceXVCYrHqX5vrf8akFJEkikJoMMDdHIT0VD0rm3Rp34jJynZYrgAiag+ywLKCiaygZVr39U
djM/I7/gRNth2mtfheSdJgmtuyaTsWF1MJeYJO+9y3RT99inC48MZWsYILxb8d01E15V38Yqi0N8
t33oJR8gWf0XAY3ir/Wa8mCa7ivEbnDssfN6xymBRvTtp+lKnWwMbYVeL6yrOJryds7eZbjELtcR
aINAfJUp5yS0A/TYniyk6Ilo+NTPxEAaHunZeG6zabICzjm2iRvzy3dsFwwZmaHVyOgo75YQuvg3
Ru5Melh7FtJSkaZ6vqZzlXDYIPX6ftvfe4CbrHkyncJPHwcDMNjslX4XEUXEalg02k4wO2yyLrAb
nFqf0CMGTY6d0gQeaMzec5Qu7K2whqRMHrnYdD3eQHrFzawnaOwTaMppbgsUI173KBSG4+KtKdBu
IfWlfrW5DH7Go/p0HrsbRvIO8qSJKdaH9nnzMXHlD2Ip/rpWEFnDJLyW08vJ2UcJnq4pWgzxd2/i
+RIhsPgaB3urtWX8s+s/5W63PDK9fQfWstwopTnZj5w28x4p41xpKLN6hR1s2DhVplxhmX9iD6sF
aZnU+L7OLbgUpQ+o5gmfmFoheLW8+xJMgTBHBUKwlxNRzUeBH+UB1ASGZQiBWOhKR/uGqftnGiHA
aTs8TwFPcd7sMcsAU2Yhi+X/E5+oQorPO1CpcSy2c3KvQkoZit8ayZn38+P2z25DTaMze24yM6Ss
dTx8rgKRmvYZEuuNqV7xzdF5SOD6Ey3EVWK02AS2qXjKY06nOImDiUHCkUFeOvrbovV1uqLfqLZf
V+DjRCtUokQxmvR6qhsHAC5k2GmtdacuTLm72hEYuA7IIOfLinMn39w9OQjQRxBYVlRQLjqX1Fq0
6iz2pLuOZyn5ML/bWTXjoO6AX3pFxDde2PvD7vba8peENPTmjY2M4CcdK8t4KgRV+WafMW2L6DCX
fuLU6sn2XMcVvmjbAhkYJWJJCZBJuKzYF8ACkarHrgRlDvK+G8gavDQwhNK4eC0FjtlbkS0GJHXG
qg7AZhY5ZGS7zlvyT/Ljyn7aPok3jgZx+feziILLGfyqsb1PSvJVkZdtrCFBNmYSf22wab7bVuw8
46zCmpHc/ikQNFrLuYmAD7FtM0QIcKBr1SYbow+SjHGgfUQUIOjw38EHMoX7zpANXCKztSPySmoS
7jcQi9B1OJiqZ/v5Z43rjDv1oSxq7SYrQq+k3mQCpcA+jl3H9n4w8QY5YmWnp7KfKL2VGyeN2EoO
QbsGGwIzC7ZXfbM19bVWt3EWxyrCRHOJuXgAruFptTNQopwe4XDgC+5Dd2ujJHzWfGT7iTBeUgwO
feUFZ6S81TiyHL//oGu8MKQ7R5aVQ2XjAO2MurAZ7p7OTSXQ6099yrReivtMq6fyNzon8XhueYRA
wpzXBO9X8HPL4JfvmEJFwH6l4QO7ZTx6TY/MBtJfXNe6smdSlUyI4WdTlgGV7gT4jGyRTObHnJsX
MxvQifvaIk8L9k60ycv5fdmaQ8Tfj0tR/Y6eANYFiS+8mtbbnVTJMasCBqUwLPCL6MVANHaW79ze
Amb3d6aMlYh/OzIibqaXBv2U80wLidT3bsJyn0STDxbXyifisqxcPyntayLLwW0sXIHqCPCvFkI/
Hvrilo+5GXkxSCBzPBqaSc1/5VnckA4Z6BCZadYM75HVJdG7uPb4O57IlV/+cWQAblOPiw2Uqxkh
+MzdnfooGKKWVUWrJkHA9pbAccO3t9gfHlr7uOt9EhnM+09KbR6yVfk9xm7hh1JXu7ktxBEFXy8x
rD+nXw7IzeP9S6xvAjWPHRUtpX7xTj7YRrFiKt/f7EbxIs24W4sHpxNCQDk9kFVnVFVTfW9pPwjG
SRAjGN7EPAmRHnvSOZDYO//wa9GM3CeHC6sD7+BO6sUMEQCBuH7VoNaPaHkL9pTfLZcVcwHiOLAk
uXhQYLSpoIlgpgL9Y4oCMnjNm1D3UHGicDGAc9EJq4GAk4Z6N1uu8jN9zw8Yndb7edIAQ+hD9uU1
0OqmSYeypzTmNHBBAe5PwyqcXN2cG3QZyPfnfiVgz9pPkk5rbnnEShox8Nmva8tmtbCZOtse6FLR
JS2Fllha6IP9jfnvz2otqBYvwhlMQctpMg9832obDUAyNYOVAkmSIBYxUxuePOT/3FQ6Sc2GmZjO
UKqbcTYLwtCN/WwHW1S5IwtMWv5LN7bdQvdUWvFwPFtbYnX4LUYk0icexqMSbKEzJ/qIiHjXlWk5
5byENFXE9eK3pvJvZmXzxxxfVwuEhCD37caQMXQf7x+ASB4J0wY21iHtv18snKQN4t1+HEjqumVQ
2qujjU5Ok8bKYfIrxFCUXG+Fasd1QsJKAj9dMD0lguXixpBOCK7b4lj16vGhs0cKU/IEuYw46VWe
Je0xHFTLrIfLrT9RKKFQzO1mUf87LkZX8nanMQeIjk9aOH/HWvdU1MFA/1tB4KCmhxs/L7unfwaI
Tv3x21IGk2m3bSY9Of0zNO4t77AVkIG6qbRLgGkqn5WImJcp4Aqf4G3el+VkchxxZUFPVULcNdw1
KFYsQfhwDKbjrn+z3cwV+Mw7NmwI3VHlcyhCzPvtqLCcfAl3ThLLfa67suLr4phCqHDqB5YW/rOJ
GatY/0N007qAbKYYSXELphu1EcvYbhbBTqGbhH4b9JykZqHOs5q8XLrGIfqBhCVy9+JezK081dQv
s3ONbEKba0gAM0+PEQ+uzNeFl/53jQk7IrycQ3djrypRdrp5z22gD9qkmLr23rGzLPvS/gEOMSkI
cu5ku92hvkvx70GWXcMNFr4r0wkN682wrhJVcjIBRqI09WZKet/gj5BL4J2AnIj8wpeXarJPyuXo
SfW09kOTSsjFeMJt6OzT+J47iaXjA5UMbzBdzxI/3YAo5UeDsdF3gUJ3uMXccdp+8rIE8XgSO8xB
V2Q7hcQqV5dSH07ZCtIA0DKCOql38+F2d2U15RRQlQk0qczjmK8RKzrkkYgr03k+8nMrdPm5N+yA
WO7c1yN5GeeLJmOf6JjcY5cWVNxjDDsi6WNbHKveHbu+3367fp2JdeMTHuH9ZAqH6UvdOL1Gel/1
AwXnniMdpe3ymKHE4FJ/GcNN4tuk3gEFWKooquVUYPZk+b/XoBKZOx/4L4vXNDIil8TX66xSvSbr
0GENnvGWqRH/wGeNe5fHzhFXTZVb3HcNL3xKqBeSQjehKR7Bwh0bWcnzzY1CdMFx7PF0kbbpLB0Y
tG4rAHPIJhZtRRm6hwfgSjLUgMWYF88vZhxJoFby21Tw2CWwEhNGFwhiRX5IuuWITxnr+ej5oveS
cAynm3DzYZqfgVHQXxBbNqk1ASEkaNymkbxguPrSjRWnVJODcY+z/UGU3sS77VusaOf5Hsb2aMZN
9m6pmWg9RSBLdRHbppfDEF3RJrHNWDiRqWFgn53JDKzc5X7VuV6q4udr39Vypkbp7nk4IaDHxB/J
RKoW7ae4sOJloGkIN4HlbnqhXqFm5fTEEk7OqXkug9i76NMBmSjiDGj4QCsfbX3gxWu1745SMepT
rtD7EbSJUSRsnhFI7SuYOOveod8hdciNRpX/xDdq2xwBDvL2d5jpGcfJ1WBPM2LVwp0Nx2Qy8ql4
cCv3o692GMuX91bidbGoTmj9V9N0k43IuO9V4bVtAAM/SIsUqOjpZOh+5e9TjpjkAzTm32aSHogb
+w+2ULbpXT3j9pFtO9rBFRr4b3dUwV3GiAqqrOhL25ThFtGrv8e89rg4GheUgmmNFw9aUU9fYquR
0F1tWAWyY75mDKTiT4I8dioGZ/UXEZ1bA737+TD3BivRkFw4S2GVZ0W30tuz2LDxbhFBaxpGLQKU
lMea8639a3mR6zMxi6suZT4D6MwH+N2ttY8fN528vreVpjQI25ZvhjpTrPQ0mpoY9C++xwDgh8Px
EOXsKx53fw9SnlwpSfBpR3b8ypm+7G1KoUhYVOIClV7dtZUJ5rcu+jgjXaxBF2G7bUT6tkW/CPRh
TZXsnEd8sjKyBmT9191N+oi85ZuGRG6EzOTFmc0n4zIvPSzkpnP/7KipSLEcJx+jTJU9PUeZQDuE
rVgFAvroAsMsDMl0THecypaYTO2m9+OFetA4J/Q24fHRUigkkx+tP6dfU2T+w8aVlED7OudTNbMa
DBWv9JPWo3sqTUnQY215o3btNUE/H3F+wAb5Q1PbJoTLTBsu03XVU8VFJ4kJF6Qg1M6/H36KYYLa
gbEkXK/KTj2HZuL99K9Ut59EfNizzy1Na5ru/J9m/DC8gZadsm//hmO3iOvlkMVx99V8eSUTm65v
pJCgPR6pVV1lq9wJvSqJeYtUStSCqJ4RPkLTf7ThJSM0rSLx63batNvsZYvHGPIZBaRr3uTvwRDQ
b9RXOEiVQNqFMQC0qSHsYULfrldqRmVB3EfphUhS2vO53C5xvj1Ci2KuoVv1a4axgaRl76T3DRlj
c0GQTviooSIGImee/PniF1OTXR9pn80oywWRoJU4e8CRb3aGn3d6DbYVT4hBlx/RwuEty6+D8t+L
wDKot+3VahCMhEI+4AcJrfFOl7M8HFR3ist/EHY3WXFz3WyLGJ+Yz0XWaJm5g6fyN/nItSbu384C
GVT+klcw+4WBVXgNP0UHrLY5bH0pIcKv1zrJb8W808YxFgr0y4tw245z/7zaFOyTXk4geLGIHPzG
eU9sqjhVc+9kE0hzR2IjNlfCLJHv0ZyB6XK/whhkhLMNwfnuVTRtg+a0+q9KVneXcflbKcvrgeW1
2ALBPdF24syR+yoR5bDv87C2UbfT8a3W0Jmr8kSNsf2E6rhs19sn1IWFD6SzW1DFgrXETmODNx/H
Ka4MuLjfmwzgfgcwvf4+p1JbWMGDw+zcIzHAQhy5lX4hq0wR5C5Pns4e5hwgohm/GCUxhvz4Vmfl
j3a7HSBasS+EYm4V5blAsLrP2orOMA3qPAyk3/6xwEcRhUIsrbJIe32Kc7/OGtDjqj5+bMiAkjbb
5++4xheT90FsUGUpwq4p/EEqse4FOmCZQ/9Fvvh+kpVFKRLZdUjl6KoK6VAwKr0n/jeIHsLAPdk3
0hyqhx1BD9eCu7nnQB7kvR6sMLqSQH8udBC/I/zKCIAxEMgKchI3Fcn1nrJwQOTGmPyU0iLD2VJW
t/EuvMZ0c3xGi+YJ/IcQJ3Jl77jhzpodVv7Tl1yXfdF/pwRkZt7giqoJovBiEEJMSr3QhM1VySGo
lP5258vuWiMq1C8OMpTv2IZudJbsP8ryV3yFclxbcCIMbI8pxT31ZCwqPqc9G446FTU9SvLs1Qh/
Ny6gX1kmvzZP5NsOgzK4nI7fEGyVxYWf/d2GdDDKKWTVjmC4i3g93WKB8AkEqfXXOjBg0fY2vXe2
QOdvx6GDvk4scyfeSj7fLvWpSbT6X8WcKpYjWIPXqXwNJk+EkQO4y2nT130HZMwPIHsAd/FKlJPr
RugNQqZW5JDhY3bceen8PwIA8MYkvfwP6ZGn6/f9ch4TbXAVpCFDqYc40gmKbF2d3VW2bn9X0tYU
H4N4CYIzQZTkqPYrh+BJGBquYJ/h2v6/2LW0FdwEJA07ubalTAWOxj8TxZPP4QLA0bT92aewqtL8
etXcatUv/wM1EnCOVT0/abzI1rpRZoQG4NAQKptlG+4iNoDXXwHsopxFOQ2OQXCzU5n9cjtYyPq3
tTF0Jw6ex1tr6ECTZnSGEtoGlhFWZgbttNjvVBnzbTQ1oQdQIUCYu3OzqR5OKe8MDFk90qaSdDau
Bf5T3JZx8UWH2s5T2U0mOXa7sllPfmlvxEPWw6KGgmEStZquoEW7Qg4OZ8tyGS/fy0XHHRozVQRa
MitW1Zxhv8kz81PTGBRB7IXkWyrezRjpzTrDmkbDRstt9g9kvMGVXiDINSHdKvY4UWHtGIHgxQ+g
p/5l+SNPrcVwGeTaR8vWgzpsXmh2nfSy3LpkxKdrk91H4Vu2qgNpN3aGHcAqVp2kiVRG4aSbuUEI
EC8Mj9q9f2/lziZroOc8EJIwz7nUX/MK15E5xqMaVJ3J3gMdLX+TKBZwa+bVwulAT9Bj1HuHmQeK
MBNqLfVKxNoXKrvmUotRbDy+o2Fj2vnQTk3rpjPTUrE3epQaeqoLV2+2ewM3mSNj3Zy5T2lxbQ1j
dbVz/mnLv78ahIU0J2MK69N7/wyagxYULnGntJwmd0yWi5rZBQBmgtMyIIrQpFgUdwMMLNsuyDfz
onsFIK6xP/svv+t5Pefxht2RsIeLwye2tCZ71dKkTPAHeguopcy2qcOEJnqy1OydWr996JQMXa+P
z5ZsIzzfweiwGAD/js9aKYOR7nh/eq8mWoQj4vihNy2X0/IDDUCB42sotmnRfaYQ2Brvj7FO6R3S
m+ZpgQvSizN3abBcNp3FQsPOImZ6SjTwFIsP2pVsRs2RILuJXzyl/55Djv7AfvnDydAcRBHCJdu7
iisdmI0PVzRUh0tsk64n55sqOC5wjRcGorRa5LkDE1L3w2Sde29bz4vUAshdZHbMmRgJD9pISQsM
u1qWkvd8jC0l2bKO0iq6/RT5huw17xVAboEl9FbaDCLl73qKo3g3wTfAzAJbcKGTCbqsVRMC6ArB
tpkEwpuFOYZT8NFNgzNYS2eVd/xZ3RDAd/wZNuciz0Bi3Cqv6Mk4roc4NUtLPVNgoyhpdVBzAocN
7G+U1npD5idfqb6WFiqUxe7ZRRBe8s97n0c1RJBJ0060+dpULhU72tcVDztmPldBolevvYvCmXuy
j7Zo1V1ZOKC7M0Hso9JtKekfBd7KiyaCemnNh53lVERNIyhJj5sxbBCFSO341mY+xHbk8EScV8/C
Hmp7s3P/RLYE2esicfKAzj7/20/YVb5oIXcDYMdpDmBNloi5JawJiRii+cGoCKql3hR8U8tNeMkp
IB3hKNlsiZph9B+4S3+9MnkwbvSXAQvZiXgkd24p8eI3MW3kYlEHeCZJ3HIK8bYb5KcKFe27+ZER
WHzTX5roT3Bnx/NcK2kcwkMoMAaLOjL018EAShdKRR7R4fpR4VAh6WPxi0kae8BC0noXPwgdfrJN
7N6kCfFVee8R+YvKI8OGInYlxZ5pqgZ9EFI54UpELLP9BYzPHi3AjdYy3r1okgJJH4CA/RsBb9cj
4s67bjEqZ5HyQlVc8oU2EtgTENDTrJChRp+uMuuzH+vjGr4LNIUMbsVTvDzM9mSB1FWbov67pPH8
zac/8wPGFOc6SnDTrwqi0aNDh233YSbYyxsUbooKzNp4+/DDd52sDFKNFXz5/nyWVCiQLBtAEjIt
6Dhg83+52mMhaoviMPt+XABobOH1jvxYE0PqEe1eauVpj/zNmSz//ttxPcO9cYnmYd6yVSoyJaqq
PhZDC53jD1bNKetYDnqq6NPKdU5r0ZSqr3/FvSFRpkeEWi/0uXryTQCRsrZQpEjdS45iZSRwASNu
qKYcXK3hj3GqH1t/vUlWvCqJfX2Hn25bIbv0RL3cANwKZk299sjM//MSQ2m9DXjiCmzLPQwq+PE2
qGWJu+AkSpGCM3xen11UI8tg+VoqunxXEkzBlQnaf4Pt3GnWRgIhTqtQFDKfg0SxWmpwB2oEuOrf
HhQcXbutNJ3XbfNIJD/KFF3gDBkPxMSznnvtpMB4SXTuMddrl9noPjhTGJEn8xyVpbOPeoIoUjIm
cOMWfjQ23lkA81JGq4+LGVrHdkzThwJX8lpKjms9UQ2//ZQcBV+bf1YVxyq4UBi8Kdob0q8phC51
hGV51xwmktXC1m5uDd0BjuqYwqr06UKC8UgW+SdyJsvh5NKUcVtPJhN29tupHobMIpacI4AbBCwc
3JzdSmB7VesvlG8nTbzIzG2uc/gOF5vsrPkDCe7/Rnn2tr0H8JTupmGds9U5KhWg+vrFaHFSXsxh
+tdsw6EIfIAAu/M5zoQB2Ti/zxbnGWeXYUnpY0AGLl4PkJZwyp2wmY7h0RZprq63mMWsdkuBA5bx
89YKLQagEF12VA1kZcvNJQzQUNF7dKtkmUdenh2ctY0Ttk2mjzwGadVxkl4c8LyAlR0sOtR8R4Ft
ykxIFNIb31rD0Aijzer3+ISMDdOUgXzjP/SY5I4H7H3TwwR+9KeEMwRYycFtjg+Tc07TtVZYYgXv
lN9+T7gVLYRa8T1hCmw9sSJ0F+Xr3VTjDq74rjO57mcKtMMJxRzLo1S8CmJxcioOSilRqhzV9NOi
Hw6rmyg1o38PkR6pRuKZnKvNLWodUpP2F7KLaYS4S5hGfS2Ky9vFoSRUZtOTRVSNYYx40JlKox7m
mdJhyon51qOVdtT6J26SzJIpn0n9mQ7GHWXAR6SdBiAID48t+LrwRbmzdbQ9acN8TcOSH/rhYsAw
JMcBQ6qXQ/RWoCgTcYo+vn3Duby9sxSc0ZUJf0M22q5T0cInLH46OSYAjjulLrWR0Kl22853P5ha
qkhiOqOHn8fayr/M7YU0K6I/KCoU75Az7Tyq33Xyn1X2ICPyJhHfXYU/uZCOalliAlg4xutlxboF
f5V0ojKYGCC/HsMtlmk4RIsF4cfBcPeh3O2ietcwzYL8bbM8FEus64Cf0M6nrFfdpdsDyAtc5vLZ
eI65MjVzHYZ4hTkWx3UVn2fa5hTngsRY9ANzUwELdBdRCTCCkCdMvEIMpREjBqKkoLNv/HzoTqZv
HOgQ5aiZtI0swGQzskF+q9Gtzz2cXaWowm42EaYcMhmub6Y3k0zusVdcUp3aPK/bTAFrFYILJ4gh
Ls8iu3w03Gt6jPkIsKMKwq38rm7v4oO2sL5lc+JQoBPDesebkqk9+CmCkf288TeAm82oiu6MjZjY
ulzEwALLIIEG+of89xw/hodZy8GC96sP9M00gaU1nPSorAiQ+t+C6XA1xt8H85+PPttVl8BnUYOE
gl7yMoL1a7YDUpfXmYWw8jRmFRXH+fNmgIkr27YIHVZYW0mvCbgSR2B3+wlX0AJWoIWILSpmFWNU
jp/wzG5W/a17Hnj3yUikqHZWjRSpNWp4G2hU1wCJlNCjDr1GdgWJTQUYb7qW0cpqINCXQ+FcCkxo
Sq9RXNZp49qbDsPz09oxlfXWPgwMyQkjyJoBqQGllDbfpp4YNJuwDimcQHa/6xzcyLc9a6jNr/Iz
LZcDJrOqirkkXU6r5OPhAJNqrryy0boBbTMPKTdLsXTmZbRpuu8CztAX5M+pKWopLSNoz2XI9Coi
SxSlq1mDNqwT6HP7bxesC+pgoyxO10oQTTpbqUuavpn5FLwJj2cJrx2BA4ZXJa0i73z7SIGhglzy
kSMT5NsUkoCBr82QOQNqhy0JLmFWPDi70NQlV6Y6kK1+1GoGrB3t2/0PkNYzHw/YvLG3Eszx9fAU
O8neSJBQI+2KapoiiKrxVsC3J7earE0+6HZEZpR1dWH2kb7Rj3W0s1PvxkouT2A/iLw+RtAa3NDS
X/eeazynn5HVeisUeCer6+qEvE6geTGdNZhi/TawJFpK+GQz/IT28DJTmqjIACuo+B0Ot0WBYwmU
1VbJB5o2pKTTCQz2ja4J0RkWSSvvQX46s4AujMC74FSWhnqWCDj/reK7Po3mBEL89cX+MrmJoTUH
y164i+RVXURVk3i7uxjU/bva0XHiGpF+sytQe6ycvVINCwaU+4T3n0z9hDMftnxz4ztuY+rdCDXL
xP8rWXq8UqBagHNSrkYVf+wsyN+uzdSDb8AyE52usf5RoZt1rfcJbikEKE2nH55DvHf8FJR9UGzY
CShqVMSx9ePS96vOKRcu32RaGuMkUm7tlS27o/75UtKw1ohU5mamaPZUQwgU98ABjEDiw+XhdngV
1hKRq6ZOjc7SgkfCf9/jQq7zYGOl95wP6j4KhWPkPGY09oTLD0ZPiiWQm/vCugL7aDZ4Duu/l10C
AZ0BVID/8pe5Pemarfu6QFtJwgCO3bjFIrQcAoLtMr+LtsNiZs7ZbrntrLNsNHQBEFRmQVLKlNvR
keXP8dpMNGIiPHzGid+bVgn6ugwH7kukTuXY9iWhM3SDbfhFUMfofnTwYq+dWVvnHvn6FpjkZkrE
Qf5AE7CjoYX8o/ml8tq7t8znhvkjOPQ/GTfXkVKIZoOgeoLQna78E4M5Y/X7DYJt2vZlos7pK1X+
c2rbuqimqpOkslnb+l00MYjqP/Jpui27FFud11QyjD1SClpEX+kxs07HqkAxh5BQS5uy4yckSNHV
w+6YJXg7Om2kB9vpZCvPM0o8r0Jz1IZPagSDeEBhk4+nUrQ3AxVnAlHW9XUGwnl70nO7ooGyaDlE
bVa0OfFGMeihxV8APIu45IEog3Dh0OODDbJUqUESkKwzkRoZjOZIPSM18e0r1hfm9hUUXrX3z7Kz
2kSr85OIq8eDFokbP8BVc11RvwRN+PR8swvJZ5QxwHMP0c0B7m8sJbD/psGm/BuvZRlhhFyFC8gz
bODZeQtbtdpcm+FliuIihIXQV9DMR5wD/fiZLSY3mPoc+vHRjrf+G0jQB4IPD2jPlRkLJMzkvfTw
2rrfgiBeSLj1lDT0YY3t028AjMQIz7EuVs57Ai3sPOynkvBVt3o9oxud6ue8I1AZqOYvUTNwiUoN
tzVx7ouCkPNf5lsVGGVThDvSCUUcEuRQ0w08RqZKJQMP/W1FQcNFnZYEoG3Ns9LlmB6xkTmMXt49
w6CdRFVlmxcL2JTpzMe6WQCW7d4q9ECljXlrUSBVWyIQE2Sm/Brp/TytxhBCPA24dKj7MFHV2O8Z
lWat1Apf5OZN5sOXxfwDEYzlsiW9Pm4P3NU/cBx8IfUCCgBPjqoQTQ7wg9YkLLY+ETuPPAqbMVuX
b9rXs5fWeOLMIQZORQfgQxw6wEIKnQ6UrE/9qLXVNmQcifxbnkFRTh8bxc0yjn3DfdlCNRsedxto
ibH5jrGFJTVjjhgI6f/YrzUby39RTXTvCO5omGxRyxrug7XpKpT5oXyagTbVRX4zOdHr6NisXL2x
d/XibjFYgeQGqtr+IsLHN/gobIHt/9ppWZ3crluY15STGmd3XUwkellwoQaGRIB9gScdewvFxRql
Qk4G3WgClIZz4wrjGxsYgJtTxlbO32e1A1hssHfWY/1ZEe/53Nnd3LTiF75cits6xxzoFhuSFR0I
6OdUh8SPkHt21vQPllM5iMhIEOZyLiCSeJJJ1dC4SKugb28gHV5V3CAH3+ZP9EcQsuhZeBn/QYjT
f5pkLVVYj+5O77QbTw8lp3nOJBO5S9S2Qa90X6lAu5V/jn1nDLemi9QGscJeEK0UhU/LBDkpYmVy
A/LFkoSoEUVl69OsIfpnQEHxyoqFHS+ARvWLOUCK5lM2Hq7ssI8oW7Yi7Hp9lq8xvg83Nv20fGJr
1dObxXU8GPt5c8ixitqnb4f91D/hRqjRiO7a8wSujwjckIC4VLFR95tXxpUMN4lXCICF21/HdcpZ
f6sFibPVii9nMJsScIgQLFVZnVx0Qf9QrzwZyTfIj+5D9jrNdhYRz0lrSOPeZLPrmbrilK0jtJXQ
kb4AALJm5J5UOkpi6sihDlEBbnMFLv8T2Ayluw0FD0W1gsTlINg2yvhie4oR2PKExoTjtDADaRL9
EwBFr5Dt+1xmlq8DfpOxd4hnyd2cxX3tCLBdaptPqBBvUky4qXWrY8PC7dou3S6Zotw9g01GR+h/
zkSywzYZxNpOEouIWCOciZI+fSEPnTwbbDHpPZ38x3w/U+sNf/nsBeRJx7hgb8dYIWZ6nzP0aYKg
0ek17u3VaQ4jPDcSmSPvEaRcrzShLNE/avTgDtVf0QK1+FN6Ny0KOTs94eRr+Yby+2oUkMZKEfs4
u36QUNFwbKwj5MhQJFVvCn4s/8NidF0C2cz5PaBqYZdUvnNdhWDyuVah26a1RC7RuicIvNEtMlbM
PRpCP3+rRCo2bUZCiBXf9nrGJcVx9hEY3yFvKbTY3fHEdPXo8VgBI3iq4Yoof06vKQssh67TcVzY
pBcnSOYMzHK+n4+iCRPhw8qMNKRhyWIoj72HuOzzR+KfK3TzX0in0+H1UuBf8pNCwLxppnCdJwRI
Mb1NmsO6lg4kc44i+2hv7lA82tObBvqd1C2rz5qdhmRXaMdKI22sopibIDaGazlhBPQe7owo4WTL
3AHpP4ixUswjnbJk0CLu6LDb2FiQnrcOc2nUARmFEcyZRBsgHrfWb+4G5+dCmfeeBvk994XZcB4I
cj6fsejWU5BsYk0ye5qWuIBZo3L6X235S6+BZ9JzMCj8/HTJG9J3e5N9zuTunKizZpZbnKgr7WAi
qRHMkVzjfQjzZJLbLtvIjntMRRIjH9jA9qMWOR6xA1h6HxX35dY0zsYtwEv6xH4Cbe/HLtfHvZSc
zjdU9fHKFZpbYs6nsYU4KPDUD7Eq7qHl9oEuA9zEal9wMO4Sw/p8lOV4DzZ+U+reQth0vlYr+OmN
0dKCfY34GNsoRJt53m3kU6KY539T2AOmFKN+mdGozieLYa867uUaXMcT6SsjmEKYUcJ/RXmw1WWZ
qd5Z+Io0/pCmfflm3upWGxiQEKQHYnNFHnxv/ofCfUYV+2tCLJSJZ62qh1KOeso57aS9dAoc7Y0H
HWUJp1m9b2K5vuqbezlY0mrSkJc+LoF6s+p4KWSD+WsIRcIN0a/G9QWMDPSyoULeK5w5qN+LyOZz
fGACezqAAiTqM02gmjmmSqdzJC9wMUEtM5z2e+IEvGxV1BScedDUv4t02/v2ceZv+hrH47BVnAxY
RGpH5p8P3BlJQaSOkR6Pkj8KW8blgL1NX4mkSprjy5fEeA8kNM0pC5fpfL/5K25bHcw6ecJr/S8g
hOwP8agufrfbkMr2DYU5e8Q5ij7dMhdkgytT4FzM4iGDeAboCKH/uFeO/xOifb6ePUGAWB47Rspv
kQbvZ251X8PjQ6vufYcNjpnrquUoamkJ6zFfYPj+BxlAS3AUmWXv6nLJrFB8xzStSLdKurULRsfB
zH8+76rQAMiDxmsuNcpL4YloaJV2frNRuX4M7KuzglyCLN8MZRXGkLaiC1p1BdgMVOAU/XoKacx1
s5xGRDL8hr+1bvN+BzDDMWOsCsgbYIus3QMph8EAkNSSz8IxpXPj+61sDbwFf8DEE6iqipMCj7eI
JvLDEL6WiLnaFy1+WKfv8IAAcZUlr67VRSwd7J3EPkMvg9wd5aFvZe2WESuHtZTH12MgtkDovIue
+0s4TJe95nDs5T4qqHyEreDFW6WfUI84/XW0xWWWb1W5YJLPNBx652hQLjz2pmdGVU4HVtq5R1+g
gcGgxitL5X7N5xezAtlUo6VduyridHijJnuAc2tZYmiau5QMB8p9Z4pbeJhU0hQSoPMM8KvvdAqp
lc4S88HQVqXppOOQeV0iDi3nFPuelX9ZhBrxRheyMHZjav1XYsfBQfFzi1+RSaEnCWsq31qkYenT
3QxGSr5BZY695UneceHJXEBpArgscQw9LCejqYZAVvNvc7eXwsxTkzXrjq7fZFL45xxZ4ueDxFNt
w4YFpQs3/BP/GhWKGE8lnYnA0ObObEHpAiG0gVVnnhdUDXA5aBwy6irT6rlVUPrweiacdaje/fKp
szZcxzu1nezpiZDd9tlquwSYIsDyfmY4IpAspIjHZ3Zpgc3moB6E5Db+LVpNUhaBc9xtSJZjrbd0
N1m545wGvyzB4Up5EdZ2ag6Yhz1Ami2waQWF0guMNQaF0qDb48LPErCnU2wKJKidxuQwUBtOB13H
rF6iWElGRHXrqN6Gq09xDJWpXY/FPsMq84jQKqm7G7aFoENbhwYwdMLyFuWFH6OE4wSBs0kxxaF9
2gshzN/K4U9p3HKc+Fu4bQaqGJvstTwPkWKF1JEEqSM3VSvUuHn6rqzKtewavvtnXXjRvWXx1X2L
TrQRKyofS2001IAQbUB7ItAoaUu/zKdhDHy+u30AfgLTLYIGjGBC0PJ4ZrumCBE42qRC5pBaFEF6
EFECjHyuEHGDEfELj1Pr7sk3NapH5Dfmr2sGV0epv6l3lraNR61VTXqYxwzRflUR+d3FJTxmHLIt
rE7LEhyPsSIfLbhHjjXHSSJNxdYemDnVCDIyWmky2qh4GkoDZPfNxM98qCKWeGRspAS/dkuhqlcn
8Pd7yxDH2bt2oUU+CaI+IGFExGzzk4aE94TCzw2q+SWjWQ/ffsthFfOYMEn924+dQ0CvYQ8dM2n1
t7SpnmkSX5wdVKhbe84f45tJ6bVQdaFs/tjqyNVv/KtYkFR9GxFKYHAC/kkQ4KD5Nec/KbcrHttC
t8INdlkx8j89M/NObnk6rfUuSRszQPtp30e3x28GWXn5qJ9L4xMKIO+44XEdNh8ejGVYxbfi/Dfq
zfauq1AQWT4hozZgDUXIi6wdnwg29o8UtQjwKEtZoRq8PJPViWutzZl3dNzumKhsk+2/uofbBX8f
VtpqtEm2xdPKMs6xfYXngDUlNZ1/QaemfP4jXuzEmEwpseMj40mWRKHvrvg5Yr+FjdqHFvJgiUaH
qQiiXUeb2tHVKOhNRutuCwL9JF84VEKn5S5h9SRMXWUe5IqHEZkmye0mFSz+VN4QJIfnmjXc8+Gj
lt/yKJasZY3yLXuL0v6hLaNLOVgy7+OOaybX4rknp/4zaOiHq+QQrJpL1TGVyONqFp33scj6LR1U
iqGlJVzYOMiHYG9RR2JRcvlUSTeeSvps0w/JHRIybE0mURAO2/XxKx9gVoNGGs+bCreLICPzY3A1
d+9XPPbwMh17A8K1OX69kjGMSDiZ4qyK9yDfNZLgGIhyE+M+iH9JQc8icanrhDMEG0P1MQV6X/O2
Z+hgHq8ea91PMB2jbSQa/gghykvscH5kw6uiytdjlkCIE6HmLZYRlpwYvvqt5IQUxbfErFMsZDsF
gfW8qq2Wb8plhlSOSvn2EUDuC0g4htpllL8DuljgrHtUijifK3PZTDUEpU+ei2fr2a5ifFlL5YZi
iPvBUpFkMrlhGHoRC8aXm/woOhIRKSEtHqGnfa8g45qYUkk17GeUg4paGSLeF8HcNY+LF9+UDl/x
2A5ETrylM67o7yEjGsO7sAIDQEg2T8dUYiU3VFBpW8m3+SHgFXq++OzlVJznnFpvgikyapwgKZEL
upn9f6rzCS+ElsdCOLEKpGhxI1NfwI+qjyAxgeEjxoqfv+iUhdnwJv5cFvLuSbeEKt77J+XdwI4T
mz55hWAeaf52NdiyYdoGNmkgIlz0XCH+Kk1TCknZaxD1qP5dZ4lZm82ItG7i7Kar3XmZTib0Bxgj
ueqcPVZbJrAd5My3wzly3mvuyIVB3ct/R8ao5Xo8cII2eyqowlnCCJKGXNZGIBm8OYfF92ptspLU
EJK9Bn805cEqMr9nWxc77/G8ciaUrGgJ0dpUB16OofYhjdcyNuHuMzul0XXSfPWbQPNqEYOUDDYN
wdJMu08qJH1g39DRt3aKe26hZGSTX8ibbcGaFvIBu4UAAQt0DXsGZtZ4SF/Kvxo4MbrsDgeUfwBy
glLZZ+GBVzjIcIt7+gnLfYgtQU0pxkcDRc3B6rMXGeEUPFxoRUCmINTsnPxyFTIk63jK+9fS2h7P
IdCYa+iZXulyRtsSnnOo9E2F772i13RETZzJ/Yt//Y/hmeP5RLGsfyOojyAadbHnWxI20/KPkKXF
5AVCmfZ6vwjy6gihlsAsd615+hLYPISEHZfry6C/cBxnNIuC91QFyQN6kQ7X3Tu96101oJLRx8qy
jL8PXEjjNU+x++Eyg31X7rha0zYeNfV3y/lK0fGRP7PdrQNS9oBcLK089WlaOofMqxKBF5QV9OEY
bGa5S6oz5D326QJxn/eP5v/64W5c6oHBhKlRA84xbJyb/IY1nkuqr+BBXhU3cUTmad5bXliFmsA6
stzuwTHpoECYXz88g7WrcUX3vUNLvD696133dYIo5ma+/b2d3g7UywwL7a4mnjAqe3ihXbLnTH0u
Ow9vYC4FgOzjxjSqjwerl5sHpHAC0RVq+wMcPIerqOiCPSoM5G5bDBv7G1liRkgqE6msx+Y1cry4
pTJ4TGrKIeyVpdliALI1j3R7YMP2z5ifMlypiF9SWFllrnqHTOBaASUuRfzD8ZYr5pDVpng/POR6
OE39hBGVVZSVQP3stf+nXGCKuMtYNFG/flcq+GpUz7PYXpFimTLA/yUPJa2o/CE7z5Rf0fLz8S6U
AuavY+wngqVrUDbeuZ2urXMKLgWsozNZTi7Nng0BtkMnBCDhNLcmHkD+61ChiRGHytEXXDXxhY40
M2ljBRR8L9r4LBp2Y5/LDE1qZuM7ntvfjCq+bnv4VesDanuBP2UkkQw0O7BBdmrFY2OkUNXUhFN8
QTPGyUULYvXoyEEHXQ4oQHP4Pcz+cy1r10u+rzq8+JFAr3T6ECn2zeL/CvHSCaynwCYPdeF+q9rI
kTDc4v7If9EjSAJwNcwdHqyQHP1aTkK6fHaiv2CcDGtANAgjVu9XNdMr4ppmHOpairmbSzRbu9qE
oYWfvfFirwewYqKxooJbS9fT3iGfY5QgWH5CADWEwc6XockKKvgAmK+p7ldIa0E5IfJ/xLoRDwTq
0omD5enp27e16Peut0a5uSrWm34cj4pYu1sey08O+0k1Xf5PRVi7MALC3Tl2dExK2J+YA57jvE89
EwC5A06ytl64snlGV+J6+LXe2boPyP7v2xbTe8Zk9phoQLIOjYwbejnNzsSwjtZCUaDkhytm6MVq
QyPiU5wSWedg+t8CibBKrGdQw/wrcgPiKdpTGzyKWRxLAvaoA0asjct8TXMt8oVxxrqB3El5kwKy
vki5qkp6mg9jbfv3KcYpw2A9Yop8U+mciXjGwKA/f7+Rass7X6l+x0ZMGN1+HVBvX+oy7bQY6LCc
6AL1O5PG5/za2bn9j0/lyrRRN0JVXWKtOubd/WXypzOL3Qeuvb84QXS+tnRX1aMUpqB6QsBBU33e
YZbYRK7dDszjpMT0V5CvLcwXeSrdsiJOceGAbrk0rThUzgun9hMCbSs/Asw9nQJy3e4XATbHsK92
JLU5ZZyv+3u5GUEdklnPphordunot/THjrqp1p6z/e5S471LLfEjIjanp+EXtiDxQozWPAC448ih
planWwhWF0USEbn+XbTPmed60NHat91tYh93chvBXJvsdZUIwStxxofWVRKk4VHox5BNNA7EX2TK
/ZrjgaIfVQv/qzxogyJV40AXoOFvosTejPSxJP1ekEtEcVCmu6DEQRE42VAcaXHxdo/FRUWDYPyO
pTbb5n8l9p7gBeWF16iKWVbEnVBtDsIdrGUbBtFs+2x1qTcRtp64yDK8CnlRhL5Yfb9QPFI46FEe
UO3wdsFz60M+JbUdwXw4dJkYOOhnGnNnOobNVJ+/soIdkXxq7rkzV5JvYAaf3CC9WzSY9h6Twem+
SFAhIxvctYH7hSWnXOIq4jNqc1/RKqVpk8ptHG+wIqGuyHeM44z6iJh/n7qvuHgN6WrkiefJ8T3i
pZtDkxg/2LmNiyU7eAM3ZDMwzJB80kQKKuhzRd+lzPMc5nKSi1YemtwDCnViHcQ57zb+fBHGqiHj
jCFo5SZaBgjvtJs3uMrH0vYXzYkB6AcYvn21HNaaWJbRk9e96I7qcjTFpS88lHDRMqFKrfFNm2V2
AJ703z1ox/M5DvhnXUIgcK/zbRYXG01gm6Cf7TCxqryBfExA5mJoG6bZWQfmY+fI0e4RXUUKQZn/
1omC63RvdrX6jVT6LgHGo/pqEaAYeWivYgQEQyDZTKVrGi8ePzFjV1kDpgZqYHgP6OeeMmKrLaq3
a5UFHO2oCz3CxieR3V7Tbp1V+3pOlOi2MxH+dBq1ArJr42c3P3NSZQGXoZzKuQmcdzz03445zJOf
C5LjfR4QGnMqSuQcMtZrYfbRgC8PAAm2MU3qGUGegeMThz6zAJ10X5DIpr2dJG6U4dP6LdBT+JSj
hSBPm/uGed8tlVkpuP1DhFeyE32afKGRjkMPudtLGGFp3C7Jldsh+vHuOw5qF0ndSXOB+5FvT/Ny
Zk4N4cFEveucbuAIxlBZxlIk41fZH+TIRHwoYNIqxfzPcBZfpQfkpW6a7dq1EjQ/uVifbJHcEmlj
A4Cu1QJbA667pccJsYZFnOzyun3pjwZSYFRca/c66Ih7AKMNrGilalaN7zwSpWxhEY6R0vQ1T1mP
b5CTQIjnC5Psj5ruJjtfrf7qX+g102fkhVu2GpRVtZlb+Li+FAs6YBQ0BY5HCLf/qg214bmoEN4x
sNgE5At4eB9bFXMXlFxXu1vabEiZoeFfGqZEkmZYRtApAOoF2kleiy594pj8bRzOlbao0ZXb6WVZ
OBdSikXDuqo/YWAzEfA+OEsbNLoU9lCthBgwpPegdSuFQJ65aHmIFZ2TBjXaNU7PeOdksNsepgB8
RWIXeDszKlsH4Z49vdrln9OReg4dVBAJWlDIHZz5FYoLtt4L5r96AD8b1sponE9Mr3Zto8Ppws7k
leMiPdYXzYFVibOzYjvaTiOSLOIy1QcWShHvW8H42mUBaSjdh+22iZIKsv563nxYfSg1g+WyyBdv
i3fNjZVfG5ZbkGcmLU3chIdW9OnpyLqD3koQCSWmzAp8AQmv4u2WTDa/mIhttFUpHp+McEDGuQvz
gsVO3I9rG2Gg0CDTgwIqtaHu3hX5nBezmU/N0CLJbuwPCdv9CuiGciYtPUwIdKgbkaAbJDgKa08+
YrIAct3kZDWvOeDJIia5yKywpTZT+Y42TAmosDFehqiAKlvFn9Qgk//hoeVfhkd7IlcicAdhVgJz
RppI8RW+llHh4QtTCtv5QW0MdPIroSpTfvTrRMJ34ROaKACHexnEuUEMFHgdvJqQ618s82gshhte
2W0CGoZVFUvAUhZh1UAXSGigHXQy99Y41CHDUJTbbYWfbMqBjGEPbcd8YXjQI27G6q4h/VU5Ohw3
lpfT1MgytYfgomlAUMjUro4SBgrSNcOHo66cqhaAOMl0ANziGSb/o78uj2Faz20o28Cx3q84neQL
aO9KSS9fSjLWqvbBhdaICZ1NX+iG9a9gr0emXLwEpCMkXIB/r6deRL4RYQ99lwqLpr1X3U0m1S5c
bagukhDMT1/TfZOLA02b1ZFelkJnbksEWd6adb22peUGMO51IepQs49ViwOY9UjDoADhJNoFWPNm
oCQtxoWjj1lVgcFpg03+6G0UOZ6SBK/MKtPB20itJ/6qUI8/tymsNmfHiSXIGzi+X3cJzjyC22iL
GoycCCn6XpSwCB/ZZqyY8QXc/YK5kWjBTSa8/ly7SdXL9hE5SL9PJ6HODOC/UsQ92p9E7wRXc6qQ
7mb0z1XLMM7hOVgUCgSSBqsj+E40M7KddTVjGOWGfUjQg3TjySXKPOMg134U4fxSmpbKU9OUk1Bs
7ascqMmh2AHO+nwK3vPRhtlMw7ryPXP1A2d8DrEbo1ByOxW/zOYkLoOkwW7RWJLQwopUYVedCmum
txtCqFDwv8HlvuqwujzduNm5dkPSM/R1bGzzeLNfsGE7kFCpbML+kF08ZWJG/EEIShI5WaLowBav
eBJaowEvZPXz17F7b8NPHTmlRkLz1oz8Hpc3XPRp5BKdRu/PKjhlXaBonQHwn76RZJz3dhDHY6rd
QJAR+htzWux2+Uh/X7dCUY4MQCoVAMtSwxiNLfOwKt/Kd3unWCqubdbCHd6hNTkgD6NJ9wkF9d0L
e/OYChtNpgVKewcAw535Q6W2L2hKGMCcY5jA4dU5sNdxb+7EPyALOxeZAUXWjcRmtWX6SJo7/au/
fcHS0rPT9tyBD4nJ/HyHC1ZVukm+Pn31duW1R6Rp3dgTcxhbWLNUIG2QxUIKSYcZGnqy4hmFR67q
hxAy67vgZRE1DZiubL4PbzbapDqk4rY64S4Ysr/At96Jq+/mqx021PjatkepPUFrw8YzZggyLUMl
jCiev1PvIouaTzcIRuNkXUwJQW7FWMqoHkCv15LBcZ73HG7zBc3UCMWSRGq0Z1LzjGQAg9mfUJgU
+rKq/BFW9qDX6tj9Stt3L0fsasvqPlju0P0XEmQwjgJjHCUnHtjpiVwVrC9xp7KjgLLkVRcH1uZC
8GptMe4i1eyfknRxkCQ8UWkPFvdIQnsSYVCXgbUvHBBeBf/ruzdLCArf0dOkP6Hs5JMuEeP+fOLt
fAutC+RiZMqSfCrQjgdngtgGmSRffJi64CYnRwBN8qawVJ69xUN5e6VG95jAWtzIOXIvb8pMp1O7
7vpQNXWeY3vd0XHZq7fHPM2oA6pgTDHOCjMpW3EAMu8NhRkl3VQt++qk05t53+lXPZQknlwWgOCS
sbaJcYQSFidb+ArwC9u0ZCZXhlxSF1o5UrUqOn1t3YcvNLPnUG/bZjb+3POAoTa905dACFBI23Zz
SLMxD6sFZwoYbXWRRNIEJwQunPjyhL1NBKhF8B9A+doti0+VUp6Og5FCczYtvhNPhzs5YRI7d7Gc
pnKocoh1myucfOzbwYokPFG4Rm1cYBHS/eb2qNTjBBBCybn37qtlitfdOip9i2DA6yQb7e6nmxcc
H6oz3iTLVO72Kba7rrtixVc0sUHz8iXEvpy7ioA8QbXLGi2mHUulLeHbIBG478WFiAmZhH57i6RZ
cLGzJA78D2oaQ5LaN7kylNfua4rBsEJSs2jAleqE8wWwIrMNDlMsPnMUSiuOR5hBzbaqUBOrgm+T
Oq1dhZSFtzEKYudnV+gtdzuf8CF/2dEHUB3PT+BlM22mcjSvJFs/KDLxkdrHv9qxwgfXAHPfV30E
u6YzXDsecFz/l7HHNEh5NdfeUo833vqayKpQYfh6JKAqKq9wHf0M6BOafa5zYP8rBnh6x4GPYS8B
MdU37yOXGsj8VM9mVa0dnEXgwqyRPKXyzNaxPPmiJBsRYEiiNTFED8clIui29Pf0pMF6TkJQqn5s
Cji5OIxUyi1r5sPh5xhSHO0XNyBdvRCybkjA6aOAPLapIEmaD1Q2WJHA6Wsp2WvAJ6+nniwNcPte
hj/Dmuw00B9eMnMSWxnnuH8CSjVWEQ1bkbg9XSmG7cjvnA3PyDFgrswzExuSA1Uy1k+azmWvacxD
q6sXc1avVyx9Az26OYG/OvLlZ7CqTI39kBMY+XZVYCRnr3gqHYPMiGvbglxBj4iH+Czl5rbzdLr3
uQWQxcpMbEC9rhCOFXCKOEJCPM7jPkq+LHU8M8C3nUx5hDk9So+BbZdbL3fhWqNqPEIFdtiZr7DL
R+dLhNGQSQIWvvKnTSWswwh/QMpzBtEaHjA/GKH4bKccB/fpPus4ADq27QgH7Gr1Ht0R1IGr5rjV
5jkqVFgtRJnmklcDX3lcA511ZQk3guSKuEzYXAFQKyZ9xrtNksIz959pPevY7ahv8meQUgRUlZwM
S4l1P7KRaxXDOfi4nS7gTyk9lmrJYSg83FtXkeIWpErnDQuFIzxKCdDQaDrSHyxjEs6GLAv3ss21
z9xuNsVnUb/t8j9i6cf9Lc4IQx8IQ5q+r2iaoblXaw+4/ULjY9QMHnA7sHjEtJgHrIKebE9F/qlY
KVTJIeHAzZvoNMZ5Q38U8dD5dMeU5kH2CJ3G+yzbRtNq7VKV+zFgyJjy4LU3Gm34L4wyBGo+gryS
Fc/YvMX+x+gDD7dnkV9OhtuZlw2yykMTwznJtHUPRtU6kuurggZhXQQXhrY3tt8C48jBJ0qbeM2x
anUL4sPTJdPlk0dD65C41CNESCkNWxgbkicBYAwuBNFh/x/KGoliTi3zS3OQuZZ0/Dk4PWQPnd+/
lmcobZquFuKxx4JLmsZJ/MQ2Ug6aOUCrZRCTRTUnNMrucRa7rIQ5nMFxzSoVf/HGq3giHmJF7IBy
EbAvkuTm5c9EtJXIou1AqUd3+sYy4Pg4Nqwk5ySfEYzZwipbOL7lW2/SOpNcl2Xl9eewTQPT1Pye
jnJ60nnEBiWTm6QJ5n6364ZkQCA0R+vJOcW0i1CQTbCaKqcozs1VYwodPQhnpkkKwvAT61HAXxVZ
P5nmKEMEFOy8tHgGNvZlhGdeue9wcK9Gif88h8shfFK87qd9Mw6cTwT8PeII5vbaCNv0QwvKgktX
DRDwtcTdfcOXZgpaX/vnjj+F2jSxWBNCDCRSJTC4xyw7DioLfyALKMV3FaY0ZSm6ocwnvCYmdN7M
V9Aa7+BWw7rXBZktxKcXT1O2hxc7Q2ecAHvJwtJ+wYxwH8cquQybTmpuLd+95dVl6sQBSnmyHGWG
YPOsh3f8q0KseJ/5SbAwyRrdLf4h93oM7EhHRTWCeOv9lUo28ZizZPxSi+5liBlrMbEywVPri/C1
EDqo86464UacioK7PPgmk4Esh4GFiWW2IL01oa/pwGG/HJ30e0t6NB+1SxoSstI/zQzXD586QQYg
8Bz235SzJQw+Yke3Eh/x5h73EFKHCl+OuRCXM4owJYy6BON0mf6/PVEKk3RPCmJj1HY/P341lf6z
89JzF9CCI/pmsu9XTnqQvYcmM8K8I/s7YoXFsVlx6bXUip0uUkiW1VrsgMgrP0JoJLrGnD19v2qY
MQJbBv5pXNaUIE2A6Jsj37B5MrcAsJ7hhr6iM7mtnmPvjZV4+3axIXboUew7EMTFARySkIVK1JGX
NMjrU/eKtbp2ZBLpA7cXXePQGiBsrqu5QmAp1ZS3Et9N1qzOktDNYnRN3INETDI8oWLmHufc6rQJ
Kwb+Dy2AnXtGFACSC26yQwLWAL6hxEhjt6pxGR4h6XM8OeKAYp/St1G640m0gR5YhlGaqL+bCtd/
SDNObQRSbQnzKF3cOhuOBOlAu+Q+PPaFzpv7KyQ69WlXuvBhqTUyAN1Qsrk+tp0dbJF5jIu+pLaV
kUth5vqG6VCc1zHrHFSDaJUj/ucWAXu1HYQ4AjAocNSq4lyAB0JIj0tM5JzDOVwxHsf3w6EPI+UC
V9/cDEcTGFlaLB5l2qzBaa02/p/mX5yyyHIRIeb3gi3wLpTNsRE5Q0Tk1ZRWs8Ky9nHnEhhmdbB3
wvOPVB5x0DhSEm6e8R2hx5/oyrUS9wbUX8DJ9KlxNVGH9o3fFEJkI2RMqDu0jisU1FWomEi0G+MU
Fz5wFjJEy/Dgwt2YfhxzKZ0w3jd5zuwpeGHfm+lahTIej3BbLkD4MfAYk+4894ru/1VFMYKfTKPU
7qP3s0hX2NrnS0Qo61fcfG7fsoY6WKqMruXsLns9tEL5EkHGSE7rRhiBrClazrhBEgOvG/eaDNRN
oE3jRKVgEdfnwKqJ8B+K7aHDxEOn6ZEJOlX/J0KhbJHMkahLO7TPRNN91jArLIl7xDMJtI0ZkeAC
ha3UEdsPd7p15wAMOGYWmTKmoxbzsizN1OPP9h+ZiKt9qERFaUuBjeDh6M9pjTh50aZ0w97M8suJ
q7Nyu3e6H/TbWvnYUPNsEZVz98wMq75bcxy1XGFwskBhzB9k3SkcCM/fpejWiYDFyvJ8PrR32jYO
uf7DmgEjarHa5WZ62xh9wkhkz80Fp4i0OnFStq5SS1A1M4vIYl7NF2ZAydxevEJryVje25t0sj+e
xYvSjlf6SMJ3W8g05WLMAl18eZnBSx5UEXPnTLwJ64bCHEiu44oZz/MbusYC6QLYeDWtIQrqTifL
TBXuzXKioQTva0NdlDXOAs0pZjfZ7kemKEnHAvI0C4V3d3fCjG4DmBtDw5tBhLS1W2sxEUXeO3N3
IBrvDcWyzjDRPnqcUN6Ty7hgWiVZpShQ9x6DuR73sn7wdw28DIXSNKPtyu906pBOR2cgCA73ptMn
zztJxcSyqHNEJsjXiKf+Fs0r3Q8gHZrQRupH2xzfsTVexPrLcBAKy144vAy5+3QIqWovppfC7ugR
EZaL5CfDAkT9mSe8NnkKhduACaFHUSzSs9lZ0Sy+K4PSMJDDKDgCh/Lg7+gVsu4WwK0kFkTnxV43
1hvr06ylYFEKr2Dwb2E/yPurMncuMfCGNaVVfgmPRdZr+/BWrFlIP6Jtj9WOtvwIOBciMsRnfysv
RuZ/+kU8kkhrHry7Oc/0m0+6nu0Fn0O5XhZuGysRiUqFDi4G93IkERg0tMP2KRjUzVZrNMNnbSTe
ddptLLXCabT0Qn9ad6WlCUcIDsB3Vkih4TV0o3yP5qn3QvpZQF4LRli9dMjltCRvsvfJhUgKn6Gn
V6Wj6jY0YHoAjlC4D/+bj/uNbvaSShRHttmvh3Xw3pEfWOMoCT7ntSLOP6wg29jkxUQIE7SlTVgQ
tXWSNlq6tvHY1H/jcz5nXdNmvY9mkeiZ5q7BOTLZo2TtrQtI5p9+Fnt3ATHCBjWkV6HdmiS5/aZ2
eBgFffDUpJ9K3mEKLjsfebhyA+ObyC6J4zbIFY4rOUzUtks50GY1su2ikdUUEuzhSq+cCfWWJtMv
H3Hk+Sowzr5FLueaHIH7CAVZFgsN66PVg1r1NjimJmWSIQgtjXIlrrcaAtxAH20Pb+gIhov/pie8
O+Wm8mrKqPTqlcoosspQFyfJB5zPCRLcRx+neSKNo8fPc+d0P4eAhkNFHn69Rznf3NfsTJvQ4Vdl
a208Y03hs2GkgnmDI5Rs/1faxrudH28hAdSnlBB8/PejLFnGRgzAlffQBQfhTOS0jBodBGLcwypk
d+mJwcMdZzJi+48KHOPFiP84rd/lfR1KVBVYgjPxcde+By3mEDwPdJXmKAy3AxKAw67xTN5EH/HM
1/SCcSs2sDavFiNv+IRhxl4st/myNPduntFooOIZ07FCW1nSXHARc9C0pwzwvg0/sxORN6WaDuJ3
0vS4skODLsFdht51uNMiS2DRsdnKtTG4/c5y9iFQg10xeksinR/M1qA7embj3l4AXOgiKPNjO9gX
9j5TKvB25e3JAaBPfW+4+cgr6R/I5PscIyFpmQz/F+60OLIY+hYrtr4tgivzVnguPUkGJZbFMGns
N6mVzRyOiAUBNLtLgJbSdWvXPgZSGuO6JXW83y+OAy8SGXMYgk1F40CgAxl0XgW7L85Pvzvk8vwD
HZZ9SYaZyju+BLZ5zTbvUbhle6i0rZFzwXAG1fR1eB/rp/TchhdxbnKyMvz6kvSxQIfc/V1mj+LX
+qVhVqIBxbW4GQirbWq137gOQUC+Jg5CF6j22aIHK+XEhOz3DYzowHZKfi9s0dAB1ddwSAuIeyb4
Mf25yaiQ7igZ+nFZZ0GRAXoBxCOUxlurmX7LM3fa2u0Or6GV+CaBrT74Hy/IU5oF5G+B6d2bdN+7
wl0UYNcfYSIQUI8t4n3e/xNFj9JLov4QIVP+rMkWxcmnRdWeJbzY7kJ+dRYqRUcrnCStU4o5vJXZ
IUkJ4amF/bLlO/AIw3jLkhRsdvus0wlIpkXRzIEDQDNpGqauZ2O9TU/jeFxxlZY2B/r+PoU3Adhr
gGAsB62remQxONUOCX+1wBvxOVQcXSe5SEWLao57DmwfOu99N5v1z0bzDaCSy4TKl3Y+/EhYDPWC
VHqEPvafS8hVj2UJ1/efHonyGvgXvNWtaY7eseEGIUJWfOt4St2Tc5/UNdTvrlWMrQwyoQk52hDu
NO57PXm6/anPPY3iTIHzqcJzpkkxIr4CA+PEOW+R/CB8qjOOixliyAoTmI222SPDbIIt9za6aCR7
xq2tMks8axLuGWUlUE+jJMMIsavOpPj8AJ/LndbKPyfjw9oY15OYdaA/2hkcFr6/xS9AlJC5fgNo
6VbZ7UI2ero/0WdbXGdiY2bMl0OMU/vKGvlZIo7gNNFADmDhy0KhZbqmIVD4RgznNbdrTS48GzWU
Mt+nkmDvSDbQbj5tEBSRmB5c46RdyMKW3nVMv6gb1XEJjKZsn1VEMI7zSE3T9K8mQ9u/WDhGr/wM
1qzcHB/aiyx2YboFnhkatf3QkEG6F0IEnurEE07kvmdL2Y9olyDTxw9+eNsk+QIEifFJf1yUP+62
poNoIIi5iyU/E+CrqclUFAAqN+WItviKeS/p86r3/cZjFyDqDzYsziDk9EWQz91/eIq2H+vP5Lp7
DAU5SHN6Giy8qpn0xA3svnGE3gXL3UPByrdZQI4R3USKqxiTPQjoZyo1hO0H/xQ6cuMNqDRaT87b
4DH1ExEmJRBgS1OTeBwsUiE6rXa3EzTDtol0kte8Myb7lhgkOHoMxbyibLR8FPce/ORLhmU8PbMk
iQPKW8Sop/4Pn4mTvJAya9cETBH/jU67d8jgj+siMPci9As28jgEZCcLiwz9FKxiQXwUDPWLHmU5
p/2aMpAhOUXebcepel8fVd+vRmYkEhtSYLRxJ2A+9895e9PV/qhJiHk3SHEJKKSQln2i2OF/b10z
vi1Mtxz5rKBYGUkSU2RWw3sCnUnE39+HsmhbqMSRgffSsU58SzURguAoZ5yCsbNe24QyGWJSn6s3
XOBdVKhItnHBCATG58y5GG+iPRHTIF1EsW+TQtHHKlm3tFMvC/nPaGG+JEReySpHUUb/qdktZ1Bx
6bx6CJukSw1XpwZFv8QKA5VAk7lWVIGv6Bn0HZzDz1jV/fy+yocoevyF3C1yA1P5tWkXXnROgZLR
QK26LpcXOfI1N43Phtbew+gAXfRX436k9tsbkcZu7dqGGZ4hWO3OceX3jjQu9VX3XJliXiDoeEYu
gAhzr3hCs9lNflb3Q3Qg+ngJuYyHPVy8ladxxnviFDmyEGweAS/Lmt2es9zUoERJg0E4OWNJS/ed
P9wB/xaOIdXQ3KjC7+gWJvyIwh7NbArLf4S6/3+MTpjI6Hs+D+fiWFBbqLXs1d3vIkzwljW627sO
ubT4lIZEsUYVUbbgKOPCaO8btX9qvlW7Q5KNsEnjDXsf6WfJU7YZJcMdI3u3QGNHlaIv/k4/o/Y+
JHWp9s73HKJryDUVg1u7s2ZVaWjW6Sdghb27eWV4YE88lyH+6PlZlMMY612AwWj59Tlkm3QeOB63
g+7ETbkJBlN1Ek2HYpHvx+AymUqRvn5nzWFbwJKJbe5EzYRDDIEKDbIgXqmZZjfys5dcp2oWhtux
V1x62geBJHhL2iuobrI1sMdWQCF6LbIXSSetXuuKBRzC1J3GNRpeGsH+4fOscENKIa2llOqBqYF0
DKD7HX0EH1xFSmczWJvAYn+ye5h6jrxABE8EHvQPl5iCXTZoc6mdsdTEOUs1ME1IQoItLPRMjAQA
baOGJTs9/NyCgjrmWqsHbzgRWBUcHnjF05SikjzZHyn7oyqHc+uhQz8SpzmDQlxsXmxJU9uuB27p
fqQmnONRDBbBkiS8i8uJMiE0jNTq79rMFpQXvIJks1wIjHf2eJOjaTQMvDvRLAEyrFO3eB5c+Z84
3q4UZZ3J23QrvKsTkYqn3rpWmFv15Uq2ta4y9a04736YDEO8fE7uuB7J3F7iXA9bdZhy8lzxVNne
IL2eI2QB2Q+pQyRwunTKBguHlIuXoj8/9uzX2AKwrRQ/7IjZ8PkrkChg5WCPWql/Ug9TL2RA1rzd
RbNeVGVMxxQOvzQwMQnvQTsrxM5SW3VkQ7SJRkbE1oSS/BoRztdf1Dun5hxcN1TzjiWFaxmlrIOn
wj4xe/A4iHFuCdwBCSAChxiEt/oL4c0mRNuK0ha7dIjngRpeBJiA7QXGdN9KM356cG+aXQzq8shz
EM6iPFqYZuC+QGThA9481zNSkNwyvCnC5El0KjPeI3Ln0KV8FWXy2jOYIxRUQFXCc1XIONE6XGLb
CBeWZXENn9IM1dWim/eSiYzLlZpjKm7B+KBR7vVBHIgYgJGjuoCyhsbP0C7qVtXOi9LpGkVwir6o
s4ijE1FV+MYjnSQraejTF7D2GJ/Z58AQoR3ck11JfFRnlDoyh4rAWz1nH3jAqYFCfYZBXBMREe8v
qxxa5FSoXhzUzNQMr003n0mWRWUapA5KX30gUKGdbUpEtbapm0E+r0gd1l/nUvxNJzifuJ2fyVGE
5UxbzTlrALw1nY6f/vTOioW1KOPS0wNca9pOCDOx87kS7r42aK2nJ/bzBNg+E+XxgW5i8UZXSqyT
PsHb5kSZ0t6XbRACvL+uoUiPb1TSFgFug2YBYq/KrzQuvRLLDwFsTRcpvIPu71Fg5LDlWdSSrAfb
J5F/xUPGVJgObTdxnemEy6cEzU6GDBhoPXlaYCyB6Yg7551iMVLZ0/S4GFCLrw6bis86Mtd0e6G2
jRYZ8GPSS8+xy4Vh+ImctamRk/+14GrlYOeuRKlTiHsBFYYoQgiQ7V/oi0LdZDwKbohF+ZTr/N1E
v4uR0VBpF1A1a+r89M+SDsWdqKz8N9R7Hg6ZGjWYRd8iFP6loEUIdrunTW0/ybkalW7j6zpxsoC2
VDDVl/NK39cErOEKHt8XkBw/xdSRXd7MuI7h0mZcq+czPDzUgvzJJ45VvOayr+epRss1ChVp6EtY
wFdo1pTfkBehpPccpt+e0d4Xc9PIubIrdf7g5ba6XWwWL1o0RoR7BIAfoVKrm47ecPr3jukYGz3q
H3oUhaaUeq5LyFmnMJhCJF1/cU7/bmtIBYJhvgWurNV+yeLL/GCdh58Qy+SCVbUI6yjk2Qz+hpUR
u+lS+bUdRv0/sTm/UWy3gZPM9qtxo7Yvfca6H6u+blshiivOmQ5+1+jS43spJKR8DdKkSZNFrf5C
K/CmkOX84tPXkk0SqQzeSj3YxDnB2lRt7vgCR6k7ZN3TncSSf4cHX8xEe2yu9H6Z6pyN92Z1OmmS
T6yfMHCAyKqGTgXvdihNMZxnJ2XxFKWNoUs+0LSgSY4+Zcl4lfT/sSOaryjHFiHdYODNpxdLfd8B
qLg6aPWyPFL1p/f/2a+RBATVf/I+3o8WPCOg01k8kGW6neWg1Og5T2KatD/HawCXNkn47fYdSgre
PNXd619iMMOMuwHTtB+H2ZeJulh3354Ajn88IV++rVFQncjSJ92XC0wJP/041Y/+nsnop0dRqFgp
9FmaTluf6j4rch5SLrID/JlAN8ce8tjEkkx5EwSnSnRGrnykXaSUa3I2QXwSdMzf0PwWvG6SweoB
DL3MvbM4uY3Cd3vT/3Pw4OEEpPe0eFr63LC+XXDEwVmQsbeQ5J8TTThVsLPBVvTLlTqhTNuCf5ze
DpFwKt6tPmL0UKr3pIshOMUawjsu0z1lz8a7GtImgbdowmKcgpu3n58wYYXcy1s97cQYgd6yTR/Q
2zWzbNqD7ziDLy/VxCW82YVcVOr1z3tqhufomt+SH3TPuIhNVEbZH1MWJ6ObN0Tj4Xrh3TEYWRbq
6Cbp1cHuW3f4/ISoq/s1cXjwyXzkQMM1DBoWRBgvTbWW9vkafsbqOX4AHA8CabGUqvQozNRYRuou
8Cq3m9B+J9d1wHD0S/2nJgpKdmXnGPFkfEGTq7Uh8/JE25aG88oXXbSg0f1SBInKNkCMxZJQ6eu2
Ctzh3HzCKUvFNKGeUsdadDrUAj/ZsETDms3iITmYha/cD+M/N8wFssOudG/xnECTJ7e+p9p7lNpm
lqG68oNNeej9bWLbDu75vPEDul7krO4YOl4izbzxgEjSSbTbSAYEAWfGscyiJLUNmnd9ueDDY+uM
ixlm7rAxKfvD4e/+TTy+Gnv5cpn6T2w1cVZxX6ByA5TBrvTlvz+K3A4p3N3PKLgqDugKYc3hKtmZ
cckXcJ8OPbCgyPe8F9M6slcMnkl0ap7BpyReUhBIjILA0W2vdE20lZ92eUP8MAWEaFvdpEgodPQO
70EIlJS9IbxDPT1HvgFOMIwrGF+2v5VZkxmVFLh523rE+VuIiFPWs6jnOTcg1my2wegSiNT5DoRq
0/jQ5XV0SRdDIbw6XHcJ4XEYZ1S37fRHCE27yhtXNRDbOmnJob+TaRim/VPn7WqdHA93JRFRVuTx
TpmWX7LtBayZZVglcRypWRa2f9e3zEKprAX29jqFN5cis7Otk8rEPkJ48KQxolIpy+/IlHtTqPfy
2GvWWcZ3RKROqQLbY2dVKxbuoEdnY09x1fKAswX03C4Ovy9lP+RHE0TosnX6bh5zx6+7Y0CMXNUf
x1uF4H7vhPLL561bScngRynGT4KxYbqYV+SlKB3lP9zsAQhtzVT4fnDfTMjs+2ZzPub9DRnJaO94
obUmN3uHW/JZGt47JbuN2ZcVIXWHgv6z3NKXLLgzE9AwTk/1WGgarrMTETiORYwjQz3hB3Dv8pU5
lHiWhvRxIqL41+rxBSLLbMqGknYIbBsiwT83nBT9mQVuJEoC4KlRYbfI+8oRgsn6vN7z0W6G9Wyj
cilJCLc5Nki2pIrKl5DUAHX9mIk0ubwKd5/dY3O9O+Q84w+WFjru8VEB5lCNuk2C+c69jZ+yTt62
43Pgci5pEiakbjKmWrOETB1KhwqL+dcbW8MP3fYNFPjvUAuKwTtfYh02uI64dCm9bXj25SBLSqXX
AJWxmxSxSN8I8P0wP67GVcw6IZg6ys55LzKzLjw1U3ANbcgTybG1Ny1R8MT7tQ1Altr4V3OaMOrN
YA5dX8mBfA3oX+69MJikaTp8EzN4kthfXqZ0IC2SDFYbaz03369UFwjyD8qvKGJ3ToQX05PX611N
LgpebGRgpzxhrx1xpT2u7roCTsLi4ipmJK5Z0XOjqAvYaEZ+FobmCm0IdIjPJdh7x9Ha7tjqs9fo
cY/Cz1w9bjy15FoRrUTEtwaplARmfcKPjqfw9MXbyql+ieg4jv+dxfXT3vEesbSSgS9dkeVxmnwF
e+q3MYYv9WIBmOIF8IVLH1UdH3Yp+ntQpZw7du2/2TiaXXA+8Ot+YbUEw5lycqdvEQ8OtXSZFrXL
JmcvGYp30S2a1TowWr1m31sJxro0+XbXPg3hMvg2E+6cTuWMEd4Zx18a0BHHDxgsp817jg1h+vhZ
WzIbYIPGhzIT04gY8WISkz0NWj1rDVAXPJDbgz9ho9fUFkyU47Qc6VclNOoyWA0N01jEgvyHFEHI
BqYy/oOcX4s7PZoAxKseKyzUemw077Y+2TGx6fIaL7CyaALbuUTtBWHKbP5RjXmAhYI32W2Z/1n/
9G1sBp+B+RE61mI941MmPhjcY/nmHijr0H2tfno6eBIUWBCn24czMjjoYV7nhM9vkoL+xvftvfoG
9BRp+Bb8YrCKaQWbaOyXn9CQ1xVIiTqhES2HssKvP3YuHptolOyuAQabrYmakcFpCzsEBGmxggJl
CxGnVe/EFY6JqtT4F3U8O5Tz7a0NaIz4XnsRcfKHO9Ad6beTGJqJs6C2wv3YYF4XgxDpxkm4evGt
0rG5R5Xx2IR9MVLMCILmEdFgr60fuDbBsu0X5gEkSq7LdlbALvVT4tHQ2GbpHWfcN39VMi3qSHqQ
93lWs2NjHJq2HqVnrZ6FXRH89dqsBs1dzHNrapfFBG1QSHKjAiTzRt79xEHPJXONymDL6SfeATZa
TcT4c1xPqAgsjTLRCrYAqWeHT181lCU5Zlk72sGKyk0zpX16jgXU6kEbWHAa6E6euRyXM0gHeUmg
DyyAPAmvcjP7mGjEyX+zmGLLfgrzHwt8ai3R5Gl0DqWVlzjPdCkMf30d0iOq11iIivSKcO6tGOsy
dce+icdveXW11Po8sCMmkUtZFqZK/QDFYMr9LIR74tGbM5RW9YCR2Qjf3qtgW6NgKJvRcUO9jRA4
8EURwbvVSRK4O+7OzkxKz/sCJtazbm06lylq7aJztuX37NdY2ZTqcsjwMvr+LxoeG4DMyOC1p6qq
sdT20oG54PWp9Ft8zLaS4Y5nnUR0JWd3IJnmjbc0lTmn/jdEWTnkUu4kzn6TlexJeHFdWasRF88K
HqnsFX6Iu9qlr0eJjiPHIsOHabLTQrPE+7ie2XOWezA/sIvcAL70Fu49Ym+q88KsZ3V6x4yUbW7+
3uQQcKtLFqpOWCNo6B9z2ZOciNmLfqDZHNII9sHZfqr38yJMve4WsejCZtLT+5MdhDJ/xIjABm4O
Q0Ly33NkpY8b792boaYCddPBBA28yV7g8b6Cwk0aAh6JPXN9xXIkaQ7yrdMcSUTvbzfoGxvzXeKN
kASCfF7uuji1YGmpa9nGlEPrxRDP8E9jHCtm4JV/lmky2TVs71tHOv2Yv91ZK8IjWnee22GGmsEC
cbMMQ8rk7qhwVrItOxacAjw51czIk+WsOEfeYyiMUyWLra63v1Ymi/Q0/aqQ602HisRv3m3vyNwR
N2bP4Y0hSyAdhqm8574DVKL7SQU7fk2lCX9sZI2ZQnM8D8FU6PSGX41colHCcbDZHVwgrMU/7syL
uhrDA2uEmFjJRGD6yo8E9jpyROa97MR3xHGi2KNL9ziprm6iSnLNQ7q2RTRSYvEjCi8u5Qhn/Sqg
RCF26WtbVMyitBzoOB99MsCNJKWYlXTOY99RgAnWfAwukl5QiZlTuKhJ5BYaMXEuOinWnPXBaKHl
s5RFcx8P5eAm3+eIpa99+p2wAuEri04T09G2M9Bgdc0O7xQ987OHfCnVUS43GIX/j8ldL9prOOdF
Nt0cpI+1/iRWxCEJnT9Ugq8OIFW/9CZQm4QHnr7KuaZ652nLNn64FXFGAmhbW6IbwDfdVHDVoQWW
bU35zXpjGUForlQAr//RMaYIstHIhcNECiNBUAYfEXAR7LraydzaDZ79tjWBnLDHtsLkZkEK9lH5
Z6TnESOLjhT4ipOQH6Mzxd8GuTgfnkmYoNS7+3MDiLOXkvj4VwGxsEct4OkFA0XuPJVl+HlFHQng
vVypeuaofjgT+octY8WRasHcltwjL/LEx/QDDqsPkStWXjmOb7b0vu0odpSAO6KmDF17vMRgWztE
axCg3bwRvW8JYMsS/Evc9kUr4AEIK1M7cOty49TqtlxSD8CItt46cz18AAU0/+BfjIy5g7NGUoU3
D2Od6C0qcqxIF0QKH7SUJZWcexPv8aIZqhpk/m7xn7GqtuxkATJyIMkxO132RB/VyXI2B4rsVaFY
5mCjI1GyU/yH4QNb7VYKHhWdRSydmfRHHx3ZS2Wz4yeWb0u5xgD0Ek9dpXEX+h8kQcB/Oeq/6abr
KrfE1n2mrkFalnMmet1DZEk0MI9i3GWsGwn+LC+JBCMTpbUa3pDjhY1ACOvdmqgs2jCIMTV61VAz
0Zqps2tqzMaCEdtGBJqneUXtzXfmWAqlUfa2edKo58/HMwZB+J9L3cj5/DrawmTXbRkL0PzWI1ll
t3qtJLuInSWo46H8uAvB4byQMm9jDBRmehb7DcR6F8PndH3kSFzxvM2cPEhhEjJzXZhK+/c9suLT
GIpL2PCVzZLfXM7NbI4eAhClk+W2cIQQyFf8k2yU2sOjtEYMmlhg1SLDBWPfpwJs0LjQnUAN0LIL
TbbR7DriyeVKTV5ZtcdeMQo/zUOY823E0fysxQFkaevG7mmOgDnplRY11Yzbf4Pt2Gi7VXgH7qyN
INouHu17zmbyaggvDW5Nn9EHeyi+lxmIHDGa9fGkqfn+U39aRXLT4KYM+BXXvV/gYtq/oDP3
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_GTWIZARD is
  port (
    cplllock : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    TXBUFSTATUS : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    mmcm_reset : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    wtd_rxpcsreset_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    TXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    userclk : in STD_LOGIC;
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtxe2_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtxe2_i_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    pma_reset : in STD_LOGIC;
    gtxe2_i_2 : in STD_LOGIC;
    gtxe2_i_3 : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    data_out : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_GTWIZARD;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_GTWIZARD is
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_GTWIZARD_init
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      TXBUFSTATUS(0) => TXBUFSTATUS(0),
      TXPD(0) => TXPD(0),
      cplllock => cplllock,
      data_in => data_in,
      data_out => data_out,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      gtxe2_i(1 downto 0) => gtxe2_i(1 downto 0),
      gtxe2_i_0(1 downto 0) => gtxe2_i_0(1 downto 0),
      gtxe2_i_1(1 downto 0) => gtxe2_i_1(1 downto 0),
      gtxe2_i_2 => gtxe2_i_2,
      gtxe2_i_3 => gtxe2_i_3,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      reset_out => reset_out,
      rx_fsm_reset_done_int_reg => rx_fsm_reset_done_int_reg,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2019.1"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
Wm3a4jvkyGrJZbUauuLXJ9hSETgdMDgCPFsCuPnH2H4u3XzFQeiouXymgo7r3DTsWxLBdNXB1kBw
aIPO2flcMw==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
m5PjR78F7a42BnSusGfvvWj/QhWwotzIhwBCJW0i0LrfPwNwGPqKpNAQM1dzEiOzB1pzZo3VRp3U
bwm8WAGWUI9ypgFzNjSKj63wvhc4c7u6YY85oI882gCZwZqR2iNYrwb0g8/9XKNzS4hQFvelhE59
h/mmXPxRu+d22JXoy88=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W9Bu3QEBmjMzC7jBBiTWRWOO/jWYVOYWtIj1Z9UAZu7J0a/Me4XW1r3L9KMXGN6kDZ6shbQl7Dhn
PItoK4ZO+tg4Z+op88cmEPKEOCC2v9Xp4NG3eDSQxBLPPLMjtZQF7MO4jbNd2Frxv8c/f6Ex/aLk
GLNFcGgC3ADMDK7VvitRgxzLlLNUV1wLBFAxuJl6GpU7wViTS9XDtI6GWDJP/sY4WIm65+FIogrC
HXcimmf+7r3VcayRH4ieg3cDDc6/fFbNyW6JXAgnr7M/f1Yna07GwBK/tU60OaJLhaH8xcm0vspO
05Sa1ZyNSwEebSyvPA8TXsgDy+ZfPOdMfSEFDQ==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FanA6tLNPpCDSFm/4TsARI534TDtWiBwDvFTbPWyGqs0WIBrTbxISmUysC2n8daBbyCS6brSraIT
130pvrFo54Qx+Pt1lQnArh+xRSI2csNCrWlipa3OkbvTyZRj/b+l4So+zoypyhTUjL/EZhClcOEG
5UqNJwdApGOFG/voKFwEb1ACfjkPF1V0m+TBLy7E4mSphCL0PODRvqRZbgzB95QFUUYJ+ckkvcHg
PUIzewpRNYiJv5Hc27B9d53qLQ87V97LArTAVq8LeysK5nQ5Oz1JbChAN3lmld0SFjGyOlZGRiXx
zrB9gmxg6/Juz914queERuduj6PzqsgVJ2yalA==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2019_02", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
a/oDlJwLfw0mogzk94c3BOQGW7A1C/4/v3vkQo2GbvdvVEefPnuL2CoELnU/tl6MDTyJY/rmbkyo
tP0U5dYendR/A2WAQ29p2XNTAMWH5vFDSBsKI1c9KXUnqlRPD37invxjcT3d3MUJqlkzextzmEpn
0zjQmDNGyL4P780kw7GeSrJFAi8eWAH1gZPq5gmsr10C1Qhurf5KO4cEm2O7ej+KB44WERIxGK16
jI6DI6qY0Mvg/XrXwYqv9oKWO5y8j4HYukcwq2EPRx0t7lBJm19eEWE+h0Fyup6Ltd8I/jOXumdA
4N7s0eQyqb7kMCeIny8ZvCPYPIyoZlENCDCMTw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
CI115QVslbgGhSQ/+tptFY3YHAfLsU34XRxxw8MwYJpvrR6wGuEhGoBhpEJHklnCbuo2qIzSNa20
8d+itlURFKzEzM0ZYHAbZE0dPlnoj1OYi+qYyY+zl2ckxIu2n6HASWwLwP/iP5RdY/bVvox+rTAz
4KNf+GF+zFnlSK5ouDc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
KyiBtaeIzS3dXkv/i+e1WgTlP6ac5uvuOelr3D06gWpZiWb7GComJaWBVS9SQMJttgynDaUHTsTx
IO/feN0kMifH5PWr/W0/Da45W1d/ikmvBk+vitywM5uPrzP9+9yHsKCxDrF5QLfFb/iVB5j6ifsR
Kk6k9hScI7s1CghuXS4PT5YlX9XyJP2XHUYYaFTrPo+TmNrvMFMYJM4uV1wPz9D2J5kQy3warHOi
pg4heEOV4Cjqn2I7K2SIvT4tIouf6ArjSho43Rngsa0oZ4fmw5OErsOGXLQl7sSRDhTVzaJTtkjZ
64tEHp4tz9UMmrT852zZk5dOt3El8NleWtwlig==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 18160)
`protect data_block
Lv0nb2Nd7s9pK/BegvriLh9+bPbaX1GAJkGqjEHWhCYAfVtMZU7t7FtmTI+4a479v5QTDNYIAeIp
FtbtKTaMMqxAF8IYNIHM3EFvTA2jPHFykDurLWsz8tLJDe1H4DChowrGSM8gp+pR/4M/ANDZJOba
v6l29UDh9wDWjuejsKY+tjagk5nwkWKy9c66PxLz2RDZW2Hddr+2HAkLaRJokDSJpkvPSCnol6Wu
WUtVlP+knwM02/rHF180wvcN3GUmMw1PGCNdBq6EtF2FEHhqfRPM/JsDy+96XQ7ECiSgcC0oOVHu
Kqcz581OB6QvmEtWHtkHbiR2X9g2rcOIeX06o+0IYY3a1taXubgsJ7qzHogxKLEr8Nr2xJeSN7Xs
6Eo67FlmFWwlJ+SwpRjevVR5AJnRlOAXxHPUfnyXOyLdj3xw3/tr+xUnFEpCHSb6DusYqISE8XxY
fFB3yOuVr8uUGTXxVDQVMOarO1r8QO6zIwZqQwDEHmQccJCxkFb6c9BtexUFDcer++RmqXFewpK9
i4VI14TqiMX7xhm3SE/BERcEZ4sgFZlznvY3rbgmj0oWOzCZZCkk+ykW3YuWy9o38+gBWt6s9Nvx
NBWDQZJPSrWlUzvb2f0hR2S13qW3mEi3ymQv5wYleDvpR1s01013GKSV1Cv3AJY//7f/2ruAzwuF
AUtommUVlbCa36dXP9UJksl+v0MotjnZc4zboSX9M4zCrpJLxfyA5bsThH5pqaxpOGsMoxhbStGa
B+bQzgfWy5pdQykBe/2yqFXFvnCFfRs/YjzPJegXKxpT81umLpUcK+ttPy7pDeXZNJNTuD+hixKf
2tzrHtrhtZqwdgi8ZrckiQchDhZH9TxTmtzOco+NRF1gmEV8v+il9XFOqM+2GA04SyjMg2bggLrA
BG4nWlTdMolhXVPpl8xIcYvXff90/XQGXxSYkj7ls4qLdcq2aWpTKQydj932aIdiEaw6KsGzzuqI
536VKDCQSmh6CJi42KIvRyniM3mW2SI13NNV60mVtxCxYUGUYMxCHHBOa0wPf83cUMoXtGnXRx3H
yjegfpKl4RClZuVccRSINNK74o7ykp4/7rj4AO3ZAt7Eg0FxBNQurT1gU1xQePHi2L3ZAdiMrM3/
2qC1IbDZIDBCRHcWDhhUXeXbcqncbonhPh+k6eV0aKzpTtvpnMAEWBYN0mLsPJw+QCOyF4LIVCAx
aGVFANyyUi1lzNYJPpyb4gaaL4vlZi4W9hTnsdMbi8nEwyElxFytKw4o9mULsdqqzeVNiUpBUR0S
gHziK6iZzfGLbfxJG/z1gSc7Fyf/DYmgDT+N37wFWteU8PGgvQ3otMMJmTJen1wO8yDKTQqj1zHu
PSIGQCi5DzizkCft+TVuczSfwyGdUo7rZFA/5JSe/+gbAsfOj+SIU6CpjBxfsEJ1hExjZPikNJes
fkYN677/iG+LXYXeQiHIcF10iRGjdVNvIl4WmRINRNGyawOoUzEiGanrjyTrVbVF/LWLQnDpNNLL
ugfkt5/OKfSy4g66N+WdUbK4t3suI5RVQHYbDjhieMnbAzml26nPhTI3z6gLNjvFsEHL3l3WhSAR
FF0ydgW87LD4SallRdvlZDaKSF29jHtO041DHU2zf9IlDCZAzRLGqfZUzgC1cReQrNGwV8YV/3RC
hA9XzsfkdFpeEgQvhIsThnuXgpgFPDyCk5jOgF8bAJtXU5WnPbsNW9L8by/TbZSzTtj9vYQnQ6tx
a8/LPBtbf8+gaRp8WCyA97wUZW1N9WP28RgAmhGHn2iSlZMROmTiFwpfCF71AvNGqlDrvr45vub9
p8jYFRgMzJ/93nqX9a77zwUJ3e6hJK81rsVFyVxqX/yAAwMT0wy0on+30FEGo9NC8MS06rh3j+8v
2FTvoXJ1rNhKTHjSqrNwbGZzQWUesS4R1NKAwygNw88FmxXeP+l4lOFjLqLz9ukCbWcZ++lOfPi8
Cee+RqEYhQFX2WcJsP52YGL9C4q316PYJuoITvn4zc0X+3fQVIPmfFvASSDrtsCe7u31UFT+AP6u
gChtC//OI9L11LGyLf9JlFdIRsu/ry5dZniWSZiV72Z2i90KjYcUrd7TE3tWtt2naZkeWAhDYtp5
p03Qm0PxrJqkNcOuCRlYGD0cQBSgnNV/E1HvzRKe5OdibpSUC1jrDWEN+kfhUtDIA7iJqhUGybTJ
Wkvo0ueHSypBk9DQkWa2JXsczpz1rRIW7+RUAjuuE/SBMfIIjNUHRNqFGYIHfdiwq7OiFPb57fLs
ceGLHWzVEyT3IsW0WOCDGFyPM4nJwFtPbM+SSQrvVlee8qhcBnH2Ybdb3fvxSdeAci96Y4a1rpc1
zN4oyxtsGNsxZXDmPfFhrBLdsqQHMpeaCNJJlTr+Ujo2dilxxCiuwWE3QoCLu/6QKgH9i+dX1T/k
00o4OHS8KzrFj0N9TkIQB/sawV4xDqIt9zQevUc5dB2/Jg+oteiXFUeCmJgDRk3x4yje3qWsjG9A
hTm0t8xGoFmmGCy60+1y04UT4oEeT8TnKijZJ6G1ZYLovDvgISs1LY6jTqr1S3cRhw4ubloU6Gqj
za5QWtT+ROEvnJrpulz3TDVby359p0lzcJlXY+u15ZsVnwytOb7DshZhKIjWgqR7ski7jthub9r3
MICG+c6ixsluKnUzgMnlP3R0Cg37WyKhyjYoCekIJ/dHeaJk7MB70bbmxI7A7Xkiz18RRkWLVIaZ
oJqJom/e6XbjtKWrCP3lW16Z18vnAnFLvMNjNzdd6+1lcWnOUL0jwAoQt7akhNFXTIBdzufyBjun
sQAsZiEHqEu4dRFbeL3DJeAIYJZeTXekwH8alEssodH+ViJsxW5kAbxVN6OOK8ZpWPjCUkEMcjop
Im+EaqPr5Ky0YeIi68ON3HpnmwZK5TYaDpRw96vQU0ATxNfS26XzNCxH5diN4HXDsseTKUZ9SJD1
0/VCu9h0VxwBAbVqWHDxrHdtVJPEMK8NUXCLD6wa9IwECTBYKLrHdGQ20TRjet+qPtOfJCQZ1uU1
k06fjljY/Ay32wG+mag6DgsCyhEaC9I07sR94307PQY+E2SUjxjmTFbOxA6mR5uT9/rmN/IrMRMS
y+pc06Z3ZpsiKBgWCEHK4bfyNbSkm3Ii+XE2XB/fx0+5ROoFJk5YX646tc5pvTiVQo2UNKKpgBxE
RHi4FZNWL4vBF3iNo27tN56bQ7DvTzrhjQpJV79kKFlWi6kl4vsnL/0AkZpcAR3TftvRcpKLLxLU
FpZv/ZisuZkNwwVgHxdiuqDVEh4Jg5mQSxMQZyOij0a1NXAdHxI5Ky9Oj2j8R68q7KHtz47cKKSW
3XbYHc1p/OgTEkutpUaAB/PYF0WRDIT1MP9txhF+m6/t3gWwRYXVQ9en0cET0rT0x2UvhcDUGN+1
BxNdygjzTDrehOIdu6QtmrWZ69U0lmWt4IiyLBJRihP5zA71dEQFpiF5tmiRSrsK+Kbfi6b6WN/e
A4VZhaSLJzSbFmCC2Kla9HuVcqWlrm/N8aGKZ97TBIcSjLVu25Om+PZ4VOKD35VpfI7MS19AatXi
yXAYrU+WBnMsYWfsW7L5rR0czi/TezVdszCVlGqhe1kDhpwY5xbE6fSwwX6Bl7BmdF14dTH0c5CK
KQsk1Ub/xN2q+bQUDpEWd5Kgu3yIy3hRlz7ZXiJ62QNgkumE0Gwt4DwjIikmubXeEvNd/iSFCLyb
ae2SjZF7VTLtXxDkHw/A1OknQ8f5emxnaxUzGjPd0paBBY6XPUoNw55CHvdEV1hreax/0Dl3X+z3
Jo8bedr8WX6yw3v0n4AzKPD7sDJB0ww/xnY0swC+c+ufJyvx4o3SaWlEtL5/dHOHLmxjkr0swiIv
MhULPBYkLrRaG8Wi7hSJOJbtdljVyZBoNFb0eA0VmkGmNtV+mDOYduCe/w9+fGk+I5IWQp+EJ9Pa
sziufrKv8J+Cglx5Q5+ELwKdN3tyiWZiaZnKhlrzBIE1c6meEQgFxCxBAdN979su4sYLyH5xa6aC
Nsun8YN05TDyyo5BvZST7i8G/UIfQ2nsfFzHzw8EIjSA4kmBjckmTBtX6qWxumx2p0ZbPv7/+UYT
qVnNQ3qv7E6mDZlI6oXmNL4kjDbFwVJncEbPYWVgGca2lzzK7UH0nXV+zKrugKeROiP9jC3b8wys
1JvxHpObXvK0+ORqPKlVEDRnDNuX6sA448+qVQicPjkqhZBVzBF13fV4VDAKK11soog23feLOnbQ
Lgf1KdO2p+jpQKKxbSpBOEMwoMc8XKz33vJFoPzDpBXHoF9VXql4It1aL1DVb8gmrPLw/P5vIA+F
AVFn0l8uo+AW3XFqiEphlButynVCiK/DWGBT2LBY1uHCweKcLGixocJLv5Ce4CRjSTao1Cmg5xVw
OGgYg+NCfU1vg7Zynx9QNVS002T5cYUCYC3BDPqMHlpAn7wxCw3W47dqPVBuRKgx5OfaUh/grJAh
syxHUo81toi4i2posN/2oZy+t/l0qSB9okdHNIqLfCFFQAgnBvCPxyqdTXQ3BtSBGJNLW+zjV7Qs
/wR5X9HC0UnJ892eXrcxZRORoeMp2K2uLKgicVCzXxdh8IXa7Ng7nkFxRQYMJncfqyK/8vYoe2nh
1KrjMoK+xzOBSj9o1Qgd1PjPiFIABPwTkuIRPyJZitdeDhrr9FwuJq9uH+HEwJnTw/O1O9VUkNAN
Ju10x961igHqYBqYES7wbyQnSBPj23pxXaBPCbBA7YA7k9KxS2X/CYGeKZ28JGvfDXpDAVMOr6mw
OeFXyeDJAe1ojL6r9NbfFJCa8+c3jErm7ctJvgRXfi9u2o05Vp7Fc9Zz9oIuDi9SCPg9J6mYTf9C
/RV4L+fnyHvBCTIgfarhzhbQo8K2Uf7lBKhjl5Agk062XrHuIfKolna99LPhEuk2wl8oec8JMZHs
ld3KjK7OHK8G3oaWv91A4PKn+sIWxh3Vx9NmMJoVUZwyY2zEF/HBPeB69cWT+w9IDXZ31VJAmFyx
YGD/9YZm3HNLxczn+CZG9ysOuIGCrrNx6ZeYWuN/7Oeg9fqaquAzOPm4PHwQjQUlMo4BjgVfQNlI
CW4nk8Mi9+WZLN3Td0nrbFuJPnpLn7+JEojXUtCLP/So0l0c7GdKTsnOZOLsY2t9JWaYd7JJGwwF
f7FAAxbRL/cSm01QSzqGSBEMF8jI0nQUNhBQ/zQFOLCXj3AaLNYch5phdyDfLeAcMVFhnt67KK4B
JU9cs6YA70IaVCiFCsYjtisvcIPvVIgCTSY/AyP4Y/tvEg+Jx6q//fM9apu48xND/k88pRWLq5sH
bxoPN67TWxdeT3FVQz2QrC34RswBSu+OBFwD/JyeNnF1xmxJSyy03xzgzudB8psBxHVlUPB1xXc1
I6Sz+w/qAOtTyHZUIGi1iRnqTdNm/vaXW649Mb31dZkfFGb20Vm61IOobfiOXdtSidfUXps8mfGL
cF0AnuBPOIzQS9cL27VqgPTrbJu8/73rNm3kboXp6A089xI7424k9Pleyb9lR+iqQv7peCr189wp
SZ+M19oUeXt3HYyoidFAo18lj6BtK2OgSW5CvKTJEVIuU2VbveKRutpXutC5uUi0S/pHIS/sTt58
VSAmYIItJC/1jAtPrLEe7rO6XV9Qe1u2khFKQIJJZkHi5CUFY6AFZIgJ8lRBGkyKayaI2YwS0Xn8
nK7M6k4oHpYMHxuEEtgROM9qXV6TB3BTpRRv0YAhB4CYAU+dpc6SG+7H2lL5Ak7AjmjlKELZ73hG
uicIPdmivlX0YxdydE8Kg/pzu+ZDSq+BgAisvHUqAc16q7r/j/skA9XH1BzLk7Xfq1EYVSXA75yq
CzAgvjJ/4gehCJXJx7R+X3OxNaZo8okr54oKUuwDFn+i+j9j6t3Lhbrye+brWOANEgUlemsi1fDY
MeBDJ0iMXJ/TNfnsrxQRKPitic0rWfk/OGIrVHLdf76sfpbuyrVjfHptHBfazb8B36ZsKXZruYir
VhdNSunzr5V6HykJKTcP65vU4Vwo764V3zmCC8hdorUew3Dg4F58TcMVxTu16skug9x5mCXNVRT/
2llWXPlTe5R3HcKownhEmsi5YB4+asKjkay7BkhZdnKQg99O3+9dfJzqxdC1Q0nfJ9ForoiPscLl
v4k3/Ad8u9Ba9yYQF5xSKD04vKRltEPVw0pKeK/WYWbjsu2qt/lMvAUg/pNYkQzK8UG0zEjhoWnJ
ksyHD2L8+tyU0YjwUDdhFIrupkwz64+mKobTbX77IR4xC86qnP/JzbFEFnIfbd/z3jguKump4M2d
W9m1j6iTDthkEsAti9x+L+Lggl0ipTPijE0sg72GgeWKmC/tZTFDtQMqSJfqCZM/PIxdTFDVzrcz
boBqzP4h1zmA6tG9hAsz78mbGAoh0YyiNVfz+lkUAzcj+1rZaXlj3/I1uN3nxL3y15aYhNLi0gDu
Mgo371VIZm/hvJsyfKzHKcxVFPr6ExK4lzhruCrEdiFqMiH8yck5TzmcNKyXBdN+/KuCtYiWi6JB
gH+Z2N60WIBV0Vgp0LW9YU8CHpAg13nrHqIqPwgalHu/3/nMAbnx7Obo4lspSmhMdhQrY90XQVJH
IqYY8I/RVja3A9NuMV6paPXKw90MW6ZxVMWbO+shHaNGT9KxUH4NSvfjxb0Phccvg/L4xpT1DP7/
y3s1bKkC54UINwQGfeAQ3TiB/FAMjyv2EIhg0vydbpcyrmoWuRXVeyWJg/G1LzlUT3Kmcj48jTue
qzmhrSD4RjYM1Mr+f1ipYwffiZqKq+UYOkF6g47cjSfJGsapiextjqxZOZ+HK1pAqiiGKsJdswp7
ZtA5PKg/pEgMFZk4+O4jgbNmLbtUj/QgC3l32dxX2aUQepRLFMrEW8AYR4U7qqulMgpFvmJ/JXht
+ycMiHk/Mg4Fs+qrZPukRNpjSTMsmzf8PWPcQfm6oS+TUrrgvA0uB8RHKSKD2uwLvyo3Fj8TWN8o
ymUaHYq6CLB3pkEW9G+9OCtKgrgiPSnXELDn7OkuHTgMKt5Uc83JMXWqDmque560PafHhvDh2EbX
8t3hTbNf2BTHdDA6hiwPatAJPamYZiH6fYKFTrSnQ3elKPGrGfcsblsenAxa0ho1Kgqpd/GKhBVd
lV5TFQxP0LKooFW2HwBcC18TzaqLAMdJJ3DHrrAjL+6Mx2N7tYmpm/J9u9GttMoGMvroaAs0fRAO
5JqSLpIRBpqTL2uwf05DzDhXd2bYsKxuCD98f466crNN4cCoZ9aqxHi1G1w6oYGc7dLEULDPdvOL
/WCsTEViGsKYiOAFbM778+msLYLHF1Z3T8fECPy1zdTtnR4EpVi6UMpfjTdflTiP/YbzamHoDXT3
BzPWWO3cHJmdkm1II2TnRS57S+kglUEczlQjymikIj20NI43AzhW7j+JGQLCVMMRYKEfeUq3OEmP
5Kohi2c743FJ1mKOAGXVlhnDDoRV4C1TMjgNfI3kWMZ+GXzYR/+J5xVDWRtDbNtlm1NB+sYSm51c
9iAwF14R2DXWHLqKe9hM14p2M2F1GNidsc+LpgLiLVuSRdA/13hB/o0SNzLqeNtxYSEZi9X05GRd
0jgRiEZwXcq1oJFvi78TLtt3L7bhM21Lw0A0ROed3HcNIx+U3LFAsVVotnTHplm3EkL0FLagx4qJ
sbzIVGa0E+aggCYQ6E9Icr50KGkoQTAUlpZuzvYid6IGfk8nsm8Sqq2NjyVonxYg6RymLhdkI7G9
ZNQs//4LuGymH2TinZV6XLiKblXAL9B0kKg4ASgtS2/oNgWyUXKWQ7WsFts4r+kHjGUs/pK21kV0
2Nm+BQ2aTvLi+oVbwO0bbiNPtNlBcdu0taJSaB60LJ8RgebRFhJmFEeNAuFuoP9nXUWWe0tyGWZE
UbFDd0+UUPraA2y7Iq4zasOLlo/pIxLJmKsden2WUpZj94a8lZlVwqHcxioIismhIwmGMiIlBVJs
YSpKFkgzSu66c7K8HjPw67eDQk2RJX4t0z1s0nVfpmtbA5wLcpQS0tke6qjWErqQDsGs34CkHxF+
e492JCaPOSyGfN2ia8lke1dLqKEPe28glg1iSeJLhF99YSvLngQoNgcFo+uoijzDD8uysy1Wcopj
om5EMYqxpm0Jo6kzEYOV8MZgAhdIZ8P3sniGZxt7quaE+EGkwg6O2vqFbcvlVtG8LMQcra2t9mvA
LHrDkvdu6n68G/DJpL10PO0nA/U2WRJovWPt5wOppyNopU1dafy89tYiWybw4rIueylAMFeVxjhJ
8TI4xNUgdwBCwjWen/m5bkjrZ5vGm/kQJs0gJApISn1gibv0UblY9YP6X/0yXoM8giiIPDQOprcX
uBW6tNaABAFQBtSnjRhHRw507CGE5E0vIlWS91aovR+BrLSiCpVzNWL2mqUOPLxcTKd5KqNN8psT
fNPjQF5wsbAdK6EVSDPfbCMlaxfGzMOQfL3CPD7Vsi8z8NQIwuJHh5sF9cPJR9XeQ4WiCTw+gbs8
u3wx1OKCicIQfY4SfM2IGJr01ZVSLYPUo99XFm2vSkVa/9Q7nFoEvgk5NvzxVfU4tzatqR94vFWa
kC/yzitU2OkJvNDOvYrrh6c63YXJRIj/X+zlDhaRUBzMlmwErySyiKOPUcG9iZNnBEnP3OgGNbmz
tUAYQuokPtn1P042rkrrt8cXQ2gQ6pWpXrgNb30HqAdn8jLFTvTmmNAbuAEQ5NWzohqF4B0atKi8
31Cqz4AgvfRV+6CSzTLZs/qNBK3+9cijOotPDXtgD+qe00WMYxIZ+Vzkl8J6VBJxBz01wzuOAAhv
rCJsFZPx+iFn+W4DFkyhExjq/xikqPybwQaE3TVWycp0Cf36UGmhIDkrdZhujFfkQPyfLXQak6SZ
9ALHIMCNnwbxOykw2IQBoVA1VoGNVOTaUVO7VC2KLFlJ/NhqiC8hYhdVVYY2mC2Itm2XYreWU6BM
E8ZTNhWVLLZ2brBwyC9ywXRJ7Bi0F/yCZR2HGU9R1XW0kwSEEWE8OFlzTdCAnMhX7hXxqCgDKjT+
BMYgeASzWEux0a7JSn72Ry5enFz6xWEniosnCyVROyOyvaHMbGw1rC1Fca/uStzB9VsJ788XziMO
ml51jUka65zZKNPGmWa0Lu17/5wzqYi5KkY8AyoPqmE28YdD6TPtOgaRQbeceTJn/TEUb/gMSfRK
SQM9n8QNp3vY23Dew0Pa0xOrVn7H6M3CCXI+1oxHglS0WUt+qrO9Sdq/OORi1FHd4eMMFFbjCbId
A4JIhVzNyi3QzeYp0JcOiCzu0CPf0eVkyZuoj4Yb9WoEBJkvFsqSOv1XBPsgrE7cUgJ4/WvgXdmJ
ccGNsVix7Sjmsx+esW+J9Od08HWfs7WJBhvq0jKHA1aJjW88lUO4gubh+jumXPRSrLnXrUjRGMdQ
oXNDimAlK6/xHVmATDi6Y6d62XoA/Fw7HLY7u9oegObKgMu6k6NcXBOuw+5QtxfRRk8h29YVwJa+
cHg4BsSzyRLvZ67oxkdhjiUbQCDXeuvjdSkiJpNGf66PXF0pYkKKUxADQrVh06l9W9DpkOXH18QV
Lte1zCf9e+MkMFiDISKmZjIHtMGSpW4hqjOpb6BxFX0C0U8B30gJbHBniQz3pqlEfnpdjR97hujV
eXCXGRCLRqigNAKLdMB2Wbhs9guy8orTU2Z4o0EPzMbLE7C1e62YBwv4P0MOiRDl2Aj6I1MmDguH
bQyCbnRqHRFc+1B6fd8e02FaOpz4ecRlw+JjDTL8qV73dua2kPbHT+Z5UCQa0SXTkNL8MXuEqofA
UZhddzEl0vaRJriTaVFALDEeANBKOgwSWMXT/r9e5vOtFYHiKz8DBIGh8OAn4X9QkvuKh3F9uW+b
3Y0ftZaP6jl6ou3NBaA3NrAOKcIcL0Lu4U45Bg13LPLajm2xtEfW9qYlpzQnOekJfMBfnL9CZslb
0CdZMYx1SyWHKWmqo7SKzPYB5Eex/Kz2pK5K1/lFl1nPfB5MmDFph06IC0G+Fw/A9Cb9vA3tmBaI
CP20ArS5kZWSAQY6IYUceOykYacdEBIwcMadpAq44/cQcqz4diSG45xc3BB8YiG8s9HA/hJStTWv
t1gDoRvU9EqXn8VFHrgeyj1u3Ip+HS4xHFCYGkon8NC1ktbY1ipasR7odiCRAknSGcJYNVoZtyAY
UhPz+VGfCnQJcacU2/cSklp4MGAvo6rWnkyvYvzJ3BjrNhGW+gzfMaaXUvm+d6cxpmzYIAPs/9xc
Kk46h7TAFa5GHjaho39sUfraF1jTrhTM9SKde45x74dSy7ImPqsxyCLQgLn7C1PjVTP+Mf1zpDCO
yvfikSmir+MrrOVN8bld0tqATD6acikjN4A8jsiYYltFPO4CClBiulQEmjrVM2c2ZM2GqCK+O5QG
AYM6dzCx6U6IHAJSQtdhUOpgyhZbnJAsBUVQjHuyXYEKVxqc/k9pGEDCY7TASPKbdIA5Z80KVzYy
M+xGoRecTbuEvjgrwmkPBpOAu5JxG15No2jnHBxYT07FQ7FCPhHJ5hC5w62HNtFAuWHua25snDbL
z2dZAg3WGh4GEEbOJ6/yRXdY6sqjEfVNA/7RyXTj+/u39B7DTnbflg8Mo4AVXVw7ZFjlvUNmvpZE
PkmWOA/Mycyk97dUIy/SNpXM7nZHh//LrfbZnlNDDuYeKn9Msu7YvkHuEFlcsSW1YSOT+er55OLK
4j4/MkpznW/MOyYQVrA3GvWTiYv1nQKES2VrUGoQtKugH85Uijnxmf9dDM1MbR9F8I0hqB/K37JM
yWAGarJ7PWIzRDnoLiMNp0eaFUllFP9MNnEgSnPJvQE98XREgzFdvrxmoD6NfVm9TAQ5+atUiRhY
oS2DLqvkCgvELSMU25qnTFezdCJVU/x3u/jx/wLqFMtLXctyca8VJNSw64ZiCmWI8/zieoToB56K
mEEx5q1WiC4wnTS3cQvjGwh96t2CCDX9o9IdBAXjxI4G97FEIJVx0eKAvvncdRi/4sszS+lxQJng
JaTVDKbmTygdJbqScaxETYYjHrkjrTxKpEZZxnhRTrdW8l2YUpMzDjDUCG1doOs0637olHvDzAU/
y8ooHHzhWNcqFzgA9Fz7O4B9Ut1AsPkpOBunW/mB7BPxVPYTs5T6fpveBXj838qlcapfw1062mbg
o314LYP1SirZLjlJvBQAgGxcb0BYSgrQsk+vlva15Nw7PsN/8mW/XsHiLyRHZFypTtqUpJ4Smhay
3l0o2rXVTZqGKMgP2Ugmo28/kVt5sKp6YwkOd/DAm6DI6xOznC/FauBtY0P9m53Ck2B2NXvrT6TW
cALnnYL1yrRHvUDebw5GfLhnF4/m780fKoJzPp0qxH4QbTgg4Nk3ZdDQD2bbzHLK2JCIIyLNsIZO
LwbnIqKOkUFHoUX9PiydIwOqSEXtiDu3cQ6EUcRlmGn3L6AR8sI0MWnwrmax2TyUOk4E2Mgirrt3
zDWWyaTbBDs6qtE8OPwU45pO3wKThAT3HvKNPwR57i1+2bfKumWIJr2KIuh0RGiIQmuaoeG+GzQp
oWJ9N8d6nTsRVy3hlX8cR2ZxGO/O7bXv5EI1Iza3s5UBZ6vwX4eVQfupzNNph3ZWdvRx1kio5IhE
H1EBtHCUQkkyilx6Et5WjHrOqLr+z6Uz3UyUoic0SZXGa35yeSRsNebQwUNEQPOZqrwzfmWvuclk
t+013BdTc4cGdHCatva6RmpJSbCW8vO/QgUvmjG2rt93sbwXHup4Yw0vC+tnArWeBM/OlPANsH5k
mQuL8i4QxxLQhCAVATLwxlQgbUdh9NoWVoCD9YH2OXmouNYRzCYtcnFuGiekZ0NUpimFkr35J9qc
HusupzqCg7pJyLR4pwtg3+t3t0s0de97fkY7jthduxUcTtN4MvZEkTftTj6Iyw4XYM7opZEZGjlg
LwrLxyBFraCOn9Z97872vtmNAvjlOUFGFsP43qfwJD5/ciaN23y5kk1zqVBpWiE/wrq7vCq+TFEh
JUCkdtmVtCllTrepjOkC695r+fAkan9W+gshmZT2+xSikO1HwtT/PkxZdIDSJPh6Yv7PgAtZH/dr
c773ntFFEOYNgsuSwf7rYTkxJdZcUzpfPlbHa0OxVAqimKIy2gJjrWQ4rrKgXHNe6VBkJufBf69P
24prNJjnS78r3RnbghqPERRARCkK7IO9wj14LXidT2YXWMqCjwYhQ294F6Fc7vI4qCGfzAbn1Akw
cdqhuBV4EYVjTFZ89Kayy/P4JGSm/kYNUp/uPsN/XOwW+KFtoo8mqBALHZEl/lzOaEuSKrMwZPtk
Qix+cwdubRlxmwFlaIkY50bOf/v6m+ZUQgur24BtuzCk7qzFdDZp4mi9NSXj4Qrvef+EH7tn60Mg
VrIYMGxBOjmR8R7VmOodSafR8O2RpE5SUfK8X4zikXVpZ+oBq8v3tohwc3CzR71Lma2IxhrJmnYe
z/gWi7fKRS6fAJUkQe06W/igMk10kDRez4RSLdY7gSpGeFDet4Une8PlaGP9OFnXC3R1Pu+K/aom
orkLCP0MIgmUsJA767b0F8PnsGc0VosuQmycZCkf57jYgzzENsHur99kvgPo38oLneucq0DPMAS7
6x55qJdO5u1ILIEeGt7or3Wan9eqmCdBr4nL2hQBldqsnmtwEr+JKLL1ygeEQBXanO3p/5EARwhj
NXAzPwo04Kjx6BVCoiT2OQ7lrIVWrcqsjwo8KDPMKRN/GwFJLGQEsQI8JVnawdwWJZdxXTKBCqiO
WFSyyLgbDJUoz+s+ZkO9+URgPU0ht4Fz8vOdMeeTdrcqB96vnrhOpfW4FZhXe23zPsLGruBAAWKM
gkSMmv04otGn9kEPxOjzMArtW6ny81kjsH8DPAUl5DD6+A99T8W9wCkofOokjFRKAMVr4sZdRYV6
n9k9BEkYtq+LNs6LGJhEfjM1vKf6cPYf2Vj6IRnz/SAbQJp4AztTKuBh9xhMJr+UhfPYiZJIl/p4
UynfBzSA29KA2Iw7qojG2fIUYV/3mF8vMYtNddsBbVpG+ys9XIvH7lltmPOclmnihcJUx26iEqPX
N088THJtlBL3OpSc95WaCBHd3opYEW2AEmeMFrnljbuRTovN8ecgcxlHsw3zYopBNw0nJasGA3OK
bhMctTFIoELsVFm5CBNbGunK61E37qMYrYtgPciUh9MYYZBfpzQVPrFR6wUwymb0oVfQQwDpQJv0
qd0caTy+8Tu92jXUsJc9HVxLeWa2ygFtisbAA+k/dldNae40AqQVbqIO9ZBjDl3k0sg0UIC8To0h
x8MfRIIns47QWBwevH8hnlhgpiR056JK7AZDfk/EfkR7C3pJwykR+Ro4E3bfE1Oa53jvco4qeCqH
7uhlMDj3pK4Rxl3QMIqyFCb9t0r7dRwrsKkEECr7J2PtZoL+dmd2zIIvlOLLGcxbN8edO7c8J8ir
Y354reDeDprCpSrKu8TyFETXQKOONhGfRLpRN0PDdr4clttm7zaJMVPFIzuHzI5635SIW58c+Oiu
UBcaq7fs2iOyYkC7N7WKpC3nGE1coTHxLtkIexGCa8Zom/z+WJYYpGSJsTRo9cD4HOMasQKKvJeZ
1fokSTLylBuCNsImsqO+a0nvWdw25EKCBECf35ifGh2j4J3HJgJEbYd2nRSlGJQ09tFwsNzKezWp
H5Sn8z0mxdqWR9fQE0/601d6CIoq6yROt5a7rWk8DJvbWpjNWAz+7GeNzs7F1hRrDvaKsDeQg5wr
DhMITGLHkFXw/p+EfYwhuOD3ovGnRHD2WaM5E/HfL9drSkGrs+Q3C1ovlOdKzgeFCAZzF3dhPhSD
jMQwNvZXYOG8TsuYvfXxUMOPXxZx7pknIEcNSq6ceTXF9W8HxUgF8OEL3V+P/vaolU/v6EkZLCZt
DbACwW3WN38Oa8UjrGbWMtYNMBzJxopf62Les3FQ3qLV974hetB1xvVHASzJ2zXWaIXv/vQKvoQZ
3ly1kMyvbSe8Y3ylbRhAiPjra2Sbqiaq74y+gkNyn8pS+KA4DuEVmOzflSZU16YCkCf1NQWDInmu
nG06C7QTZJPtBoEn7Q9oBdGzj80d2pvvsYB2uccdfvt3P3u6K+eH72XFRKtVTYwIozXG5e4lzuGk
GvY+sd4p0rpqbEkqE769uLruAL3FLUQnmtZvMYnwx/7qpg3a9EcokippqzKtTc63FBEDkdhC70x4
sIJKUiFDS+66wGaXi2LabAjUM3iaqBMwW2RE5xtq09j630iqXNhCwzNoSShaRIlIrLYRm4HL+ES8
JSM3NyPs71Y/tZKt4S+LFV+tHq4McbzEOFPKgsu9rBd0vpCYu9qCoRk7dZxTybE7vCbeBijISrsl
SkwSuKTbkBWlfMlo2wuB0mhzy6QvUs7xnguQ3ARoK0BhfByaOD+DMddzz+ng2xe8tymlq8MfdzyK
nyPyycJtMORigjrVsie/wufLZXK0qpkP5bt/hsA+QGVuzSQYyXgGEOQQwIlo5XcaYcgCbBHRnLbs
SfJyvMU2E+roa8t7Prwrfya8+OxsqDHjy60TclI0FABaNn8T3n82Tw0FLx1XletqBDrn7Gq9Dxa+
FwFAaBW/tPF1LYwOJyYZ0WOKeOoAukHoO13KubjffmWvhm4h2ruuA2je/032cwodbki6AfrYchzL
YMQWQJhydckLQpvtKWZDmpkKOKsnu2Ygf2MUgyswyVxd94N+D07wVTNo5/xZT2fc15w9Xz5Y0w0u
UI5fZaYIphAclzgE76F/5xIPAHDYw6vXC92Ui//Gbpc/98xbv8er8xlX0BNjWRC14GWHVZuu4Ki/
K0zNumlZqej9d8PuYKhiG/T0PQwzZ0aSojN/VU5ah/E7lX9tHNMJ/Tc13iY4DGLGDKCAbEAZdlaZ
0Ca/CI6MLFuMCXZr08nhMuaCIOFFkfBRHoMDpjLmnpZblne5TooUbyATGJFXudT37fCPpW2T5nX1
1wOx0GnIOwefrBac/f59mDxZHCVTGmc7/xFzOBulEIvV9TldhrFf+R5vnXE3Bh8z1jn1LMs5nzwb
3nFWvgllIXQhuuXjXuW6UrDhVpzYyVndHi8o7Uu/NOAimARyzXRF7ZBWi4BDfMbrzz5IcGqFcYNr
iSaAXqg4WgCbJZsRLi4psSoMsK0eGiW5ul0u+2LizWQIvL6Ml0TdG+/JQfWQqFpiMKly2QLnWUn/
Jm7cZ+KECFlHWigI6YtyBvTECdKkZ4CWw5LIi3wEeG2G+ZPp8VnLF8GEr6urINhKTBhV31Fcj4kE
vewpbSZF1Womrr7OGPdImHZsxIE/BDPBS0cbfkgqQQzDdmV3JVqAV4bAZjayCGfI0rGnBYlH+pv4
5eWvK64BOlUpRvP2EmxLXw7qBW7pQKAE+hSME79McExwi/fIM9yvZY3D+XovoCO7pOt66Vg0pnEO
DsVTBrIpmOuVWKINB8DmZsWx4wVF2Rlqgj65lBXAXkFXo28eYQwC+lbt/dLcID/RMoiz71JbNq29
0CqpETHzz5SbAeI5QZByYjPFvyLo/2qQcWkhPggOpuNalRiAHp72hu5vD/Q9fznqmB+F2B1OqFG3
pyA4aaqbTXbpjzz43R/uF0MHw7steTU1eLyjJ8wOUdm5oYQ+8OqJV/8Yuc+QQTGQpR0P0WjKkUvi
C64qrk6mo7Hk+O3Vah+nVC6tY9Rk1le8Bht9q5EvJFroADgNfhI7owLU2qdiPBdGg/2ok22i+VDT
1mLqrnkXxbeZ8/vGSVb+r46jHStsj6EirP6Wg+Vf+8i0J40ETS6rDSHZCwtPbO2hoXmydIr4AYKl
sDrLAL7tNOUef0H6jtlocYtan09zoy3HgE2tM07DQNHRJ+GKz1O0Vybi6spyQfRG8COKUJZgS3Kx
hPsUWNUPiuCNrPiRbQ+SZkJTeO52v750M/iulpwbfKr+hmlnbf3AZEG5kRrTH3Zoo/y6cLt4BFsd
hBKCN1jDWm407EWkSf6h43MwkEHjv8Z3LLOjgOoRcRt1V8XowegQ6y3wLBA3fEbXmxuZEg+dmYwl
/SO8LzHXLyu2D3fG33wSeJnL7xjQe5g9TbYT/8GSCbav3X/RmXDRa5t3Sm3d0htzkQnWpUYXKvY/
itj09b5+qOenKOdxuj36roUXZdg35VZOA68RmX7GNsKIdmS2dAKqpe4ZPVZ+2CSY6v8Wz2Mrsakt
uJ/HkreOnWCIaxE/YPDvifAJ6Lym5sWMDH+6W/sllohuEDECnJ85S9jz7eHCCo1uAxDcaUCE/I1g
7SW1aC7dt59Jr26zZcmGjgEek050NEtIEByvrSVL90ayuI9k2ZAiK4XmXJdUZ8XCFfn5k8ZL25MD
EiV5qviQpzgJsBOAgSNOY9zlOKoooKj19guFa3KXgJ1jYcbuucJbyv/QAsFYh7Qq1UMANDftf1B7
igMv2e81/BFZcDjyR3/dN/Xgab+4zmQf8fnGbNsczdaWrhToWyiIJTdSBEC9/O4IoJqof74c2XAI
93JzLYkrJ4logcObvNpAoeXUnRA9WKUvaBLfTcqkCsIYVYTh9g/oTYIiYXVBogasoa9tfvwcX1ZC
wX/lgL7P74ctwYHANJx7J0jChex+7N3qeRonyYKNm0Z/MCRlSWZRI37ckCWoxReRgUKs/CnbHTmr
/Sgr8+P1zadelQa8ZPEBcbagqaf0cxet9QNqyhTRq2yg7ctvlB4XLAiiHEACHmFRoLdJWudwlnbZ
SH4HYw2q+QdpoaH6qLekN0iO13cIGtOnIEajMW47a6WFrfxg+8ith+z0olUaHWh1uMUQr5anXqR+
EvbByycMbDkgdD54zV6m3CBkV1MG/O8zRO6aB5YI9Fqs4LIwpzj+V3u7+Y6IK4z5DfWqvX8TtS6S
vc5qJgUDbgqz9nmlw6+HvP0VBdNzle58BD8yhwM97D2cFTysZ2XXRRElw2M/Ygmf5rD16AAP+qQD
QMWr+X5RhpOO4I5wD7uXs+ltIYV4iQ7nejk25YjTW44ISHUXYTrvnsZ/qOCAsoZzZW8SZiV2BMMv
jfUusvxxBDPivn815KFNvPJxReXPusJrGbIv06RIXy/TnaY7Qu8GG0Dd3jAiugaKDKD/ZlbA1i0f
vEEINVkCSfE0fyyke4A7sY2MVrMk6WIxXpXASoP8zg4P2VBl8ni61uLr9xkICD0gEYoCADLy5IOl
GGVdOltaLroPvB8tknAMek9kZ+o8VabQyxd52NBAVL5Z3tfoEIsku+tymXU9vPb2rBE6CUt6LeiJ
TgTywZ28JPjWZOnCL3ZkCg7gA1mi30908LNI6YPhD/fFwDn/uFG0qhwrydiN5FWJgGMFjSvB3xEj
67oaIO9hkM+Wi3p7SasTEBysZra6plsrYkEwQvwk5AMHzkpxcGJDSPB59hNbjSxt45leKnMi+8Yw
mRC+kxknqONhrfgTv6bdFW5GyM/iBd7V8S5gvVKmoCl95QZxXfpmjqK9f6BGBfGQByK4ECMefO8+
zEoWXXC8bVdzS++cdT4MPa7PWr8B1mJSyN0uQBEP5y4C0hk24mwCVhg7yerosBzVLQEs01w6/btu
vObe1oEaqAgA/rdA8NEN/vDDSTBf2ptYVpqlMKArjedp3Ccjv9KeXwQu1eNezqwpqYJd+JRIE2Wl
9d5V9Vjm2uYx4szs0Lhkh6hHJRDtoboc5yZRBHvxIgFzlaO3f1WEe9FKgVVt02uXqPs5QXHumqh3
fVs/2ttAyUWZwDOzVhT/zSvGeMYdgXn8OK1JwEOQCYchDG6yq2eZxmflkjzLq+Bv1iKasrVS9XML
XFpluxGZQyzEZeunQc0JDIv1P7UA9M2O8Sek8VHITisrqZGkoQxqMT84OtEnsFKjSNsoOjwg6HVb
9qxG0VGxh3+LvhiQSdAlZ9mK5uNJ5pa3ZCpCT7WeSebPk+MrVXmaO0TO3Zy/p9SJfJGfoMECrDgW
eRy5dRCoWy10umVjNFC4hAE1xtIF2DLQP8rAJ8QivvfidmsmngOkPaecWNhiEAx8zdOsMoPwTweI
hYm42JO7Wnhx8FuNd8O04EAQX2skTiDZ1pb/C5cqtmGfKOJg/CFnXZNSJtDiQqQbGiCL88hJRhIa
EyBwFDmEPWRdjGkFHpXG0zHrvLCYY1V+SNIZ2Qp7ycxl7hPqYSPp2KJ9I12afJIvLaGS5KaQ+9Hm
FG/D/LIYQfxH0YXPHf+/bmiyHrx/SM/97Ag7vIc/sCHrSPFKYSUL4lpJn4W7piZwpHwS4T0ENNTw
Z/6S764suPdg5conpSLjlpSLgqRGMqGCftPsdB3R5MVuQJmaAHCeQISNsKSvDWANDC2YUTc+yQmP
xkKNzvPAi9OEBJHw8j75hHhaiNJ/FM9jnOhuYxW61rzStcWOLOfx8X7Md8NIvkIpHU5DL/ugMUzG
guxi0uOwvF5LOR/szYSJxvqwjuBZSNowRDa9is49J7Doy3Kxbo7V5FvIiMz3lyW1lXLaLV1Q8h7q
p4O7wvYy/CnMVLq/rVVMCPoW2f92j8xjKtZCw/6B1l/yKNUMegnSN0R5etFJjV1DEaVd2C71ebJg
pzwK0+l5KTZlIcpwCZG92x3Uurg9ikMhWgzb+yLBgQCRzJW+4XNIMYhgJFz1vKHBscWdG/OAc+Bl
FWHuCVh3k9RK6fTAAWO3BOMf9P5eTf8w1eEDGg6MQ7kti2fD0WnAYxYJZ7DluPB0lqk36YiX3aX/
RI7u3/7OA9Gnyh3yCmJ7ObNU48HDzc+ckX0S2BCdpXwz5K8NcU2sVDcGVLr4Ryjuapdpg4eIwfA8
6EMysJnsCybg/c8IOQXUBuwlynAJ8AOceZYHvKembpgMvsj1k+H+G0n0/xb6WnAoErbFaooo29h6
DOscfIbPD3PU45IiYOWVOnZSJtRYKdUThpSNb8ViitIjGGNHuJwxWmJjt7KxLIMYvtz6jNbY5K/H
TqWjIn8EijLRBsOjkHy0IKoluwVRT+J83GCwlbh/JmR7ElIeh5uyYVb7gb3ylREqUAcK/VK4n6X6
v0T27lywGlHNClQRlycEQg1maTwcFGZK7N66C53MSccHpjtxHl5Q+ZRWVwlQjtXvPADmitAJaVpL
6WjfH7VspMlFShhMGBvkxefxeLUfrh2OoWX55iqseSwTDAL1Ufd/QdWWxHLUGFIIcL/uXAYH97Ej
Vm3eJNh9t2brdZVdrXBnV0E9ts3w3HraaFU48+hlpsefyxnA9OtdatQq2Q5Ww897qqb4/OgGSTKB
O71LER+F0Yb3d3EQe3P6XTN36vZDflDUQLRdG/PnEzVv6OnR3TM8wWx/YVzydvv/eRr308MX+4M6
Bc3Oooz6hSNzwG+Rw5sX6mgkQBFZdrUSdPgHKAc1tSeNfA42lYSyWXqWuEg5nxaovohu7rcle4tK
QmmIabiGE4GxtRBqx6Vk1z5TBt1Duabp8MVkz0EnnF9mQh+yYS76BofUK3tOyDGuhxgNHDsKZIbD
auu6KdI0nDFagxQzBLn2LKrqf2Pye66feTDuU/6yKvCzdyBt76NnxwwkN8mYTINf09BASrnlwMRp
OzdNI6js5dX64FDA1nJhPysPrKPMDhIk0gDsFP/tGKLL0R7cZ+bn9pyc+/QnkMTjPbefB7LGop2h
aTEc2BcTs0bS0B4Ell6lJ5zkDSCrj3Yfyb9Hurk1H+kILpplQBmFuOdEf3Em87A4pgvKOmKAsfnM
KwP4Mcp57xhT3mPAnSblSE3D0HYhBIJnh1Ejqz+OtJCTsKuxeSXSwqjHbb2uGxBrS5ePniaTXi4v
4Q4uVfIo9fezVvXwKWSiWHdr1lLiR8mdCPxYSsjIRHZ+e8Zs9pVQaSe8i87EGua72qSOm/hJJyOp
85YIek3VgqvUe49ynvi2CYnA2hVuM1qG26jkVnFgW2poWQ8qTj7Rb0MWj79fys44T/sZu2aRkBvs
LrHlpQY1/tArQ3i26Dd5ARS3VtKpH8oAJewmtdwMAwmykIqyh26jv/SbxTs4e/aPAx6p0kHiNjmP
wrNI6Q8GFfwCuD2t51LUJRDagmpn7tPQEys+8VIaCV9j1kLg9I4omm33Aaoam3mfIxJjF4NjmV8t
6wtMroIT+a29EQXywxc3nqmOrgo0d/YwGw/a6QifBVLERMbtSfDfkzjkndd6d4iTJH8P+td2oU07
wjgree2h0qYwajk7ECwJC+FJfCk/7csdHD92yUYaasVUaAhsRpKo5Nc7WeQ5S5NollGj5HXJ62UG
iUM+O57kgi4+MXXZZpuFg4A/7CY562q3UO1jkSXP/OysqVBIBnOsEH0yjVixzJKZ7gdvA7lgIEgG
/HYOiwzEJ9gE9EK9Rs9uivmUPzy0XWqPwivzJwTuQ2+rMYkHTDwq85U8xcRjSsCxI/8bP2TtL4Pi
YTzW/d9f9gU7WUypFJ8O2zW3CGgFRHpLxCNst2QbKNrfsSwbzfn5uil54ktTxDji3+alX7zXKe2X
Tsfs5Oxz3XjP9pu7PhFnLPGY2mFb0PH+p5/z+WqSc7nd+dcJgVnjN4FxogYI3TcIqlev7kTc2ela
DWUIEjusnRFEdvAzUfXHT3ruESMVZydnbSJZP4Fg3BxnhkPY4Qp6qyrTQoeaxWQ99jBFY7bheWag
yxkhCaWaUlawmVOPIWwEXwrM+5jUTmPzW/sYt/dNYqpFFNA8Wpw+QhudzBJK0RN4tM+LNsOfxFuO
eLplEocim8EfGj0hqcHZ/ejJkpS01X7c4CNjhN7vm+k+Dwp7rmmiZ54WhJ3P4/NRleFEyk10vaCV
Kq8xgH7NPMsEwjUp0KVzyNLboR8/8mqTFdqzxGu7nfvpY4Rp9iXquMkYFGomqQL8V57U9yKwtmzo
eN6Tzkq0NRbubQpxaOSv3aUOxDkHuYFb2AuEKADyvL3L50zvHkFb0s94tg+rKuTZMsvKHWEyICxV
sV1XS22q5xOwIfcUGU3z3BaQWm3EFoxTbTT3hM5TphT+//d2Ymt4pZ9vww8wHwWDcrq+Z0tPX6tb
zDUBk5Og6lYNGyeYFjRKDqp/Y+MmJ+4mW8pFm3ot9VBbhfPUs1r51ye2JX+GH83NGaraEXBN5ahh
9myDRKs/sInQVZazd6gzjs+1K1x0mXn52cg4VYBA4hJMyshld+Symm76F7yroDOuS2fjoeCMk5B9
nTaw4jN+vbo9713bcV9pLs9ijnAe+c/FfYAyqwCWsXDzLFdclcpNt4/zdO/HQs51SW5Gg4gT2KhH
p/9oFKGkerA2zNbg09kVpABvY5P7GEYIEB6IO1YZOe34p9cEizsKVo6r+bnkuDL460RD451xIhr3
1pGdSamPyMWNNh7yPBL0kskUUNZ+z4AIxww+5j9NY5RE4MAGfMXrRVHJ5e+KhNRKyLLMupuHusdC
hG0slxAJqlh2M8vrGsXVDimtEmrsyiZUzaQPpxvt1fdytOUD8S4bEpZ+hM+JkN2hWH8a3jPp47SL
XeiUnlheFEDsQRDirvh5cCw2pYPNe4yHFbS792ViJ2Fb7eiiw2XYFvSA3FgThVG9pd+rShFz/JaK
05F+gboJTCbmZmb5y3w7sPm5MvooECLifpgYMtvbpmJNWo7X2dEAf+UnpPwP8g4C7I9ybVj4FSIV
XPK84+YC+glXNx8FkEnK8BuqabYCoF1CHTlP275ZgSHskmPBeu+dIgNQdxStbULbu3+X7Wps/SDe
DGpLyAYEdXvbiKBpcEkdJw2qn9lCrPir/zQnEkGyP8/JBSFXaCtQbcoKXEGpDUZ67PSMPUdAJFe4
oOmUKPNUY5PN+olS+3N7GTb9Phh4xhxBqD2C80cuQof3k/Rf/4+FGMs3YhML+VZniAYo+Z2aq3hA
P2aWBpQ0lq2kfSVIRb1B9pUw+/wyILsL8B6/rApbeKVq5XHQ82g8ykvER8jS3K7oSnwy/l3USG5w
igDuHrdo7aToimIjNzd/K7HKvLAQudURrBrhBzNVWlKxDuM6izQX6qTNYlDU0CRk1TATD2KajbAW
8aKMyn1VPgwi3S97V+yEFhaM8moXIhnrJy+6ZQ9w+RKbkk/61oEM7QTzIieUkIsAPQ0Gg6F2Hb4p
eHWtBWpalf5K82tSLI2FLPYRf3A5dq6AvvCOc1EE+Hvh6QFwgmRAtTuSgi/LOfC4hVorYalDBvgH
qtRCr7m/G0M5pXgLDsWCoo2MQ3Xa5UxAIXrepIfCYVfPS/0Bi7z23BPJ9zeg6SxXD519cMVnHfb3
fTLVdibdyZh73DIj/AGo+pkQf/ulOebvTh81xCC1NLT42DqVas12dWCu4MnVCT7FtyfPkzQMWsZM
73PsuyrC2SAoaGAFl014GJB9twXTWHCohutz2D6Bt5m28q4fiKxWCC9Lll22c0ULoIIsMRBKzrma
Mg0dCl6W9Bn5jFtSGrkShr6vrUk2ZNwIv/r2I11TrR45jmDOhy4UJTYYdHxNAHaGhPAkVtTfpeGE
IIVY7K0HzkEkJBmSBVvRoGCq/A9y0AFWuAPfmRuUSapytmBM5WK6014pGJG9oEuJFy/YL0k6EIPj
GHbrA5PgHpXBFNMSSq2LliBINx1rc/0Pj/4V4X1xnsxwshb/LME5pBRwaVCbpxU8ks3GRZ5Zr+B/
UbE7hOGKz9P+tXmjMT5rxR9l5fyGXnRflYEpK5wkhhN99bkS6pR2P1MXzGTdJmwcRdOqSP9Je1U2
WovugoLqTa1lai44xWFdIS3ilq/p0Yv917TfV62/kpCbCKPxhOsf+6DrGwcGkG+yEvVAU1UxyMud
rPVNYdWGVwL17wU4ICpfQip2mVLKSYFGGiG82gc84mT/pa9LRmHfQfRCJxWzwQOIDqczpxrp0rpq
9xY7nYQoL2R3/MB2uTHReWreAuwi6IcTv3bUvjJuA+zqxhrT39rZMDxVMBGoLRZ4veKm7bXgCiIA
OoE/4cw8mkoi/zPs/SJiK9xY08ZDIQg2KhizSspoRe+VTp9SHY1RIoAcc8UVxtre7xideKDzqhlz
zxv9XkgJNJo1xEB3IUzdH60EbaLkqVJs360QV5WMkg/+EuT+ahd3y9B9PaYfeZMH/j80+gXL0SuD
uujzNO/cGpeKThCyHSm/9Rr4bWfIEEHG1Vq48S0rwxaoe2GoJ2wz95LL0CxVK6+FH2ZB28yL1De9
hS+vl5oZxRW1Ke1vPnqkEs1+HKQbbuim8wNencNZU468ikzohUVvz2V7M0yJTdlnzFizfoEVy6po
L7ewZaXExfGZbPRSd1wRHv/eHBgxCwk2h6RjzYvv8I9Uuaybthx27UNb1wDUzTWMMI+pflLe4RtC
NsD69tu93hlqDQMBmCF/3f53yTZtkdaY4zcrsg7gRuUSaa5TZTTSrs1DzzHAIjw40mZBDCcsykP5
MM1dEQ8q/OUFVFmgt2j0MKUieinZkhBKaQ5HFrtiw3GMVkOG8ZH/YAtaqz8WKdh90YD5b/g+Ps77
zeqvF9/o7bvBM8q9GqXHFkMjVFTsh3zcGwvMyc6Lvm9nhgvYw80qfHApZRKMmKCdfx9TzDhJxCLV
E60ZQUPVqtmJ37igRGKGpL3NmhkBsSYgPbc0HTRLRrrIGvz0w9Zt/Bldn3zWajnwRPgBwI0AuM6m
VP4QTIO6XRlsmpwqjAyenodUV8XJMxSlYjeb2ac4I6TUDQhR8W1H0weO8JTA02S8q/45fjGVXZWs
NAO05NN1gb5xlDsSE5ArDGAv7SbHrpty2x9DmXBbbHf27+ypdNrLnS9UpR3Vac21YNgO8rE7C07I
mC2VRvgEpWoSXd/OhDGjeTwz8baogttMzUx44BA9dwohwcL0+UBUgJl3bOruOZ0I3uUv2y4yvMNl
TqgPKA4ViJB7aW8mw4Sf8GAqEK2lC2VVGNa/eZ4IXkWAvcqWhA7xXSjF9TaEe1b5ZjOm1YP+xrej
Ie85JkHeZ+JMeh7EyU51Sbobtx0lVv46epopoIQjW/T41Ne8/c1VLAJ89PexvKUNDVYfm4rdv3XR
8ju7cxrqluTQFe7EkZARBztgPT5/GJm7Q8f1DmAbEWHUrP75cVkxPcaMEuhej4hdjbou73LcMXRE
o7KIHEQU7J1VvUgTIsHiTdhpkZTKaSLjRKUvHUkj5vcfYCIK9dVNbAUq+txsirfGJodjMjvpJ8CT
okpetPSWttVsJFHyHsLgedq0wUf7i1wPz1vsBKbr70hoGuUTfPGit018/6OBi4rbHoBSMER7GNEz
+do+ntBuTEzzaqz70dzD83kaqaqso6wMwEPt8pCvBLGq9g==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_transceiver is
  port (
    cplllock : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbuferr : out STD_LOGIC;
    mmcm_reset : out STD_LOGIC;
    data_in : out STD_LOGIC;
    rx_fsm_reset_done_int_reg : out STD_LOGIC;
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    gtrefclk : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    powerdown : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    txchardispval_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcharisk_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    pma_reset : in STD_LOGIC;
    status_vector : in STD_LOGIC_VECTOR ( 0 to 0 );
    enablealign : in STD_LOGIC;
    mgt_rx_reset : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    \txdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_transceiver;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_transceiver is
  signal data_valid_reg2 : STD_LOGIC;
  signal encommaalign_rec : STD_LOGIC;
  signal gtwizard_inst_n_5 : STD_LOGIC;
  signal initialize_ram0 : STD_LOGIC;
  signal initialize_ram_complete : STD_LOGIC;
  signal initialize_ram_complete_pulse : STD_LOGIC;
  signal rxchariscomma_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdata_rec : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdisperr_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_rec : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxreset_int : STD_LOGIC;
  signal rxreset_rec : STD_LOGIC;
  signal start : STD_LOGIC;
  signal toggle : STD_LOGIC;
  signal toggle_i_1_n_0 : STD_LOGIC;
  signal txbufstatus_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal txchardispmode_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_reg : STD_LOGIC;
  signal txchardispval_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_reg : STD_LOGIC;
  signal txcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_reg : STD_LOGIC;
  signal txdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txpowerdown : STD_LOGIC;
  signal txpowerdown_double : STD_LOGIC;
  signal \txpowerdown_reg__0\ : STD_LOGIC;
  signal txreset_int : STD_LOGIC;
  signal \wr_addr__0\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal wr_data1 : STD_LOGIC;
  signal wtd_rxpcsreset_in : STD_LOGIC;
begin
gtwizard_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_GTWIZARD
     port map (
      D(23) => rxchariscomma_rec(0),
      D(22) => rxcharisk_rec(0),
      D(21) => rxdisperr_rec(0),
      D(20) => rxnotintable_rec(0),
      D(19 downto 12) => rxdata_rec(7 downto 0),
      D(11) => rxchariscomma_rec(1),
      D(10) => rxcharisk_rec(1),
      D(9) => rxdisperr_rec(1),
      D(8) => rxnotintable_rec(1),
      D(7 downto 0) => rxdata_rec(15 downto 8),
      Q(15 downto 0) => txdata_int(15 downto 0),
      RXPD(0) => \txpowerdown_reg__0\,
      TXBUFSTATUS(0) => gtwizard_inst_n_5,
      TXPD(0) => txpowerdown,
      cplllock => cplllock,
      data_in => data_in,
      data_out => data_valid_reg2,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      gtxe2_i(1 downto 0) => txchardispmode_int(1 downto 0),
      gtxe2_i_0(1 downto 0) => txchardispval_int(1 downto 0),
      gtxe2_i_1(1 downto 0) => txcharisk_int(1 downto 0),
      gtxe2_i_2 => rxreset_int,
      gtxe2_i_3 => txreset_int,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      reset_out => encommaalign_rec,
      rx_fsm_reset_done_int_reg => rx_fsm_reset_done_int_reg,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
reclock_encommaalign: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync
     port map (
      enablealign => enablealign,
      reset_out => encommaalign_rec,
      rxuserclk2 => rxuserclk2
    );
reclock_rxreset: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync_1
     port map (
      SR(0) => initialize_ram0,
      initialize_ram_complete => initialize_ram_complete,
      initialize_ram_complete_pulse => initialize_ram_complete_pulse,
      mgt_rx_reset => mgt_rx_reset,
      reset_out => rxreset_rec,
      reset_sync6_0(0) => wr_data1,
      reset_sync6_1(0) => \wr_addr__0\(4),
      rxuserclk2 => rxuserclk2,
      start => start
    );
reclock_rxreset_indclk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync_2
     port map (
      independent_clock_bufg => independent_clock_bufg,
      mgt_rx_reset => mgt_rx_reset,
      reset_out => rxreset_int
    );
reclock_txreset: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_sync_3
     port map (
      SR(0) => SR(0),
      independent_clock_bufg => independent_clock_bufg,
      reset_out => txreset_int
    );
reset_wtd_timer: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_reset_wtd_timer
     port map (
      data_out => data_valid_reg2,
      independent_clock_bufg => independent_clock_bufg,
      wtd_rxpcsreset_in => wtd_rxpcsreset_in
    );
rx_elastic_buffer_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_rx_elastic_buffer
     port map (
      D(23) => rxchariscomma_rec(0),
      D(22) => rxcharisk_rec(0),
      D(21) => rxdisperr_rec(0),
      D(20) => rxnotintable_rec(0),
      D(19 downto 12) => rxdata_rec(7 downto 0),
      D(11) => rxchariscomma_rec(1),
      D(10) => rxcharisk_rec(1),
      D(9) => rxdisperr_rec(1),
      D(8) => rxnotintable_rec(1),
      D(7 downto 0) => rxdata_rec(15 downto 8),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => initialize_ram0,
      initialize_ram_complete => initialize_ram_complete,
      initialize_ram_complete_pulse => initialize_ram_complete_pulse,
      mgt_rx_reset => mgt_rx_reset,
      reset_out => rxreset_rec,
      rxbufstatus(0) => rxbufstatus(0),
      rxchariscomma(0) => rxchariscomma(0),
      rxcharisk(0) => rxcharisk(0),
      rxclkcorcnt(1 downto 0) => rxclkcorcnt(1 downto 0),
      rxdisperr(0) => rxdisperr(0),
      rxnotintable(0) => rxnotintable(0),
      rxuserclk2 => rxuserclk2,
      start => start,
      userclk2 => userclk2,
      \wr_addr_reg[4]_0\(0) => \wr_addr__0\(4),
      \wr_data_reg_reg[0]_0\(0) => wr_data1
    );
sync_block_data_valid: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_4
     port map (
      data_out => data_valid_reg2,
      independent_clock_bufg => independent_clock_bufg,
      status_vector(0) => status_vector(0)
    );
toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => toggle,
      O => toggle_i_1_n_0
    );
toggle_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => toggle_i_1_n_0,
      Q => toggle,
      R => SR(0)
    );
txbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txbufstatus_reg(1),
      Q => txbuferr,
      R => '0'
    );
\txbufstatus_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => gtwizard_inst_n_5,
      Q => txbufstatus_reg(1),
      R => '0'
    );
\txchardispmode_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg,
      Q => txchardispmode_double(0),
      R => SR(0)
    );
\txchardispmode_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => D(0),
      Q => txchardispmode_double(1),
      R => SR(0)
    );
\txchardispmode_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txchardispmode_double(0),
      Q => txchardispmode_int(0),
      R => '0'
    );
\txchardispmode_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txchardispmode_double(1),
      Q => txchardispmode_int(1),
      R => '0'
    );
txchardispmode_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => D(0),
      Q => txchardispmode_reg,
      R => SR(0)
    );
\txchardispval_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg,
      Q => txchardispval_double(0),
      R => SR(0)
    );
\txchardispval_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg_reg_0(0),
      Q => txchardispval_double(1),
      R => SR(0)
    );
\txchardispval_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txchardispval_double(0),
      Q => txchardispval_int(0),
      R => '0'
    );
\txchardispval_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txchardispval_double(1),
      Q => txchardispval_int(1),
      R => '0'
    );
txchardispval_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txchardispval_reg_reg_0(0),
      Q => txchardispval_reg,
      R => SR(0)
    );
\txcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg,
      Q => txcharisk_double(0),
      R => SR(0)
    );
\txcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_double(1),
      R => SR(0)
    );
\txcharisk_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txcharisk_double(0),
      Q => txcharisk_int(0),
      R => '0'
    );
\txcharisk_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txcharisk_double(1),
      Q => txcharisk_int(1),
      R => '0'
    );
txcharisk_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_reg,
      R => SR(0)
    );
\txdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(0),
      Q => txdata_double(0),
      R => SR(0)
    );
\txdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_double(10),
      R => SR(0)
    );
\txdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_double(11),
      R => SR(0)
    );
\txdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_double(12),
      R => SR(0)
    );
\txdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_double(13),
      R => SR(0)
    );
\txdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_double(14),
      R => SR(0)
    );
\txdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_double(15),
      R => SR(0)
    );
\txdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(1),
      Q => txdata_double(1),
      R => SR(0)
    );
\txdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(2),
      Q => txdata_double(2),
      R => SR(0)
    );
\txdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(3),
      Q => txdata_double(3),
      R => SR(0)
    );
\txdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(4),
      Q => txdata_double(4),
      R => SR(0)
    );
\txdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(5),
      Q => txdata_double(5),
      R => SR(0)
    );
\txdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(6),
      Q => txdata_double(6),
      R => SR(0)
    );
\txdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(7),
      Q => txdata_double(7),
      R => SR(0)
    );
\txdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_double(8),
      R => SR(0)
    );
\txdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_double(9),
      R => SR(0)
    );
\txdata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(0),
      Q => txdata_int(0),
      R => '0'
    );
\txdata_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(10),
      Q => txdata_int(10),
      R => '0'
    );
\txdata_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(11),
      Q => txdata_int(11),
      R => '0'
    );
\txdata_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(12),
      Q => txdata_int(12),
      R => '0'
    );
\txdata_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(13),
      Q => txdata_int(13),
      R => '0'
    );
\txdata_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(14),
      Q => txdata_int(14),
      R => '0'
    );
\txdata_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(15),
      Q => txdata_int(15),
      R => '0'
    );
\txdata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(1),
      Q => txdata_int(1),
      R => '0'
    );
\txdata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(2),
      Q => txdata_int(2),
      R => '0'
    );
\txdata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(3),
      Q => txdata_int(3),
      R => '0'
    );
\txdata_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(4),
      Q => txdata_int(4),
      R => '0'
    );
\txdata_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(5),
      Q => txdata_int(5),
      R => '0'
    );
\txdata_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(6),
      Q => txdata_int(6),
      R => '0'
    );
\txdata_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(7),
      Q => txdata_int(7),
      R => '0'
    );
\txdata_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(8),
      Q => txdata_int(8),
      R => '0'
    );
\txdata_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk,
      CE => '1',
      D => txdata_double(9),
      Q => txdata_int(9),
      R => '0'
    );
\txdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_reg(0),
      R => SR(0)
    );
\txdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_reg(1),
      R => SR(0)
    );
\txdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_reg(2),
      R => SR(0)
    );
\txdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_reg(3),
      R => SR(0)
    );
\txdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_reg(4),
      R => SR(0)
    );
\txdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_reg(5),
      R => SR(0)
    );
\txdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_reg(6),
      R => SR(0)
    );
\txdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_reg(7),
      R => SR(0)
    );
txpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => \txpowerdown_reg__0\,
      Q => txpowerdown_double,
      R => SR(0)
    );
txpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk,
      CE => '1',
      D => txpowerdown_double,
      Q => txpowerdown,
      R => '0'
    );
txpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => powerdown,
      Q => \txpowerdown_reg__0\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_block is
  port (
    gtrefclk : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    cplllock : out STD_LOGIC;
    mmcm_reset : out STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    sgmii_clk_en : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    ext_mdc : out STD_LOGIC;
    ext_mdio_i : in STD_LOGIC;
    ext_mdio_o : out STD_LOGIC;
    ext_mdio_t : out STD_LOGIC;
    mdio_t_in : in STD_LOGIC;
    mdc : in STD_LOGIC;
    mdio_i : in STD_LOGIC;
    mdio_o : out STD_LOGIC;
    mdio_t : out STD_LOGIC;
    phyaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_valid : in STD_LOGIC;
    an_interrupt : out STD_LOGIC;
    an_adv_config_vector : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_val : in STD_LOGIC;
    an_restart_config : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_block : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_block : entity is 0;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_block is
  signal \<const0>\ : STD_LOGIC;
  signal enablealign : STD_LOGIC;
  signal gmii_rx_dv_int : STD_LOGIC;
  signal gmii_rx_er_int : STD_LOGIC;
  signal gmii_rxd_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_tx_en_int : STD_LOGIC;
  signal gmii_tx_er_int : STD_LOGIC;
  signal gmii_txd_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^mdc\ : STD_LOGIC;
  signal \^mdio_i\ : STD_LOGIC;
  signal mdio_o_int : STD_LOGIC;
  signal \^mdio_t\ : STD_LOGIC;
  signal \^mdio_t_in\ : STD_LOGIC;
  signal mgt_rx_reset : STD_LOGIC;
  signal mgt_tx_reset : STD_LOGIC;
  signal powerdown : STD_LOGIC;
  signal \^resetdone\ : STD_LOGIC;
  signal rxbufstatus : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rxchariscomma : STD_LOGIC;
  signal rxcharisk : STD_LOGIC;
  signal rxclkcorcnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxdisperr : STD_LOGIC;
  signal rxnotintable : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal transceiver_inst_n_13 : STD_LOGIC;
  signal transceiver_inst_n_14 : STD_LOGIC;
  signal tx_reset_done_i : STD_LOGIC;
  signal txbuferr : STD_LOGIC;
  signal txchardispmode : STD_LOGIC;
  signal txchardispval : STD_LOGIC;
  signal txcharisk : STD_LOGIC;
  signal txdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_eth_sgmii_core_an_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_drp_den_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_drp_dwe_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_drp_req_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_en_cdet_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_ewrap_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_loc_ref_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_eth_sgmii_core_drp_daddr_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_eth_sgmii_core_drp_di_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_eth_sgmii_core_rxphy_correction_timer_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_eth_sgmii_core_rxphy_ns_field_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_eth_sgmii_core_rxphy_s_field_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_eth_sgmii_core_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_eth_sgmii_core_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_eth_sgmii_core_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_eth_sgmii_core_speed_selection_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_eth_sgmii_core_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_eth_sgmii_core_tx_code_group_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute B_SHIFTER_ADDR : string;
  attribute B_SHIFTER_ADDR of eth_sgmii_core : label is "10'b0101001110";
  attribute C_1588 : integer;
  attribute C_1588 of eth_sgmii_core : label is 0;
  attribute C_2_5G : string;
  attribute C_2_5G of eth_sgmii_core : label is "FALSE";
  attribute C_COMPONENT_NAME : string;
  attribute C_COMPONENT_NAME of eth_sgmii_core : label is "eth_sgmii";
  attribute C_DYNAMIC_SWITCHING : string;
  attribute C_DYNAMIC_SWITCHING of eth_sgmii_core : label is "FALSE";
  attribute C_ELABORATION_TRANSIENT_DIR : string;
  attribute C_ELABORATION_TRANSIENT_DIR of eth_sgmii_core : label is "BlankString";
  attribute C_FAMILY : string;
  attribute C_FAMILY of eth_sgmii_core : label is "virtex7";
  attribute C_HAS_AN : string;
  attribute C_HAS_AN of eth_sgmii_core : label is "TRUE";
  attribute C_HAS_AXIL : string;
  attribute C_HAS_AXIL of eth_sgmii_core : label is "FALSE";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of eth_sgmii_core : label is "TRUE";
  attribute C_HAS_TEMAC : string;
  attribute C_HAS_TEMAC of eth_sgmii_core : label is "TRUE";
  attribute C_IS_SGMII : string;
  attribute C_IS_SGMII of eth_sgmii_core : label is "TRUE";
  attribute C_RX_GMII_CLK : string;
  attribute C_RX_GMII_CLK of eth_sgmii_core : label is "TXOUTCLK";
  attribute C_SGMII_FABRIC_BUFFER : string;
  attribute C_SGMII_FABRIC_BUFFER of eth_sgmii_core : label is "TRUE";
  attribute C_SGMII_PHY_MODE : string;
  attribute C_SGMII_PHY_MODE of eth_sgmii_core : label is "FALSE";
  attribute C_USE_LVDS : string;
  attribute C_USE_LVDS of eth_sgmii_core : label is "FALSE";
  attribute C_USE_TBI : string;
  attribute C_USE_TBI of eth_sgmii_core : label is "FALSE";
  attribute C_USE_TRANSCEIVER : string;
  attribute C_USE_TRANSCEIVER of eth_sgmii_core : label is "TRUE";
  attribute GT_RX_BYTE_WIDTH : integer;
  attribute GT_RX_BYTE_WIDTH of eth_sgmii_core : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of eth_sgmii_core : label is "soft";
  attribute downgradeipidentifiedwarnings of eth_sgmii_core : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of eth_sgmii_core : label is "true";
begin
  \^mdc\ <= mdc;
  \^mdio_i\ <= mdio_i;
  \^mdio_t_in\ <= mdio_t_in;
  ext_mdc <= \^mdc\;
  ext_mdio_o <= \^mdio_i\;
  ext_mdio_t <= \^mdio_t_in\;
  mdio_t <= \^mdio_t\;
  resetdone <= \^resetdone\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13 downto 9) <= \^status_vector\(13 downto 9);
  status_vector(8) <= \<const0>\;
  status_vector(7 downto 0) <= \^status_vector\(7 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
eth_sgmii_core: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_v16_1_6
     port map (
      an_adv_config_val => '0',
      an_adv_config_vector(15 downto 0) => B"0000000000000000",
      an_enable => NLW_eth_sgmii_core_an_enable_UNCONNECTED,
      an_interrupt => an_interrupt,
      an_restart_config => an_restart_config,
      basex_or_sgmii => '0',
      configuration_valid => configuration_valid,
      configuration_vector(4 downto 0) => configuration_vector(4 downto 0),
      correction_timer(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      dcm_locked => mmcm_locked,
      drp_daddr(9 downto 0) => NLW_eth_sgmii_core_drp_daddr_UNCONNECTED(9 downto 0),
      drp_dclk => '0',
      drp_den => NLW_eth_sgmii_core_drp_den_UNCONNECTED,
      drp_di(15 downto 0) => NLW_eth_sgmii_core_drp_di_UNCONNECTED(15 downto 0),
      drp_do(15 downto 0) => B"0000000000000000",
      drp_drdy => '0',
      drp_dwe => NLW_eth_sgmii_core_drp_dwe_UNCONNECTED,
      drp_gnt => '0',
      drp_req => NLW_eth_sgmii_core_drp_req_UNCONNECTED,
      en_cdet => NLW_eth_sgmii_core_en_cdet_UNCONNECTED,
      enablealign => enablealign,
      ewrap => NLW_eth_sgmii_core_ewrap_UNCONNECTED,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv_int,
      gmii_rx_er => gmii_rx_er_int,
      gmii_rxd(7 downto 0) => gmii_rxd_int(7 downto 0),
      gmii_tx_en => gmii_tx_en_int,
      gmii_tx_er => gmii_tx_er_int,
      gmii_txd(7 downto 0) => gmii_txd_int(7 downto 0),
      gtx_clk => '0',
      link_timer_basex(9 downto 0) => B"0000000000",
      link_timer_sgmii(9 downto 0) => B"0000000000",
      link_timer_value(9 downto 0) => B"0000110010",
      loc_ref => NLW_eth_sgmii_core_loc_ref_UNCONNECTED,
      mdc => \^mdc\,
      mdio_in => \^mdio_i\,
      mdio_out => mdio_o_int,
      mdio_tri => \^mdio_t\,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      phyad(4 downto 0) => phyaddr(4 downto 0),
      pma_rx_clk0 => '0',
      pma_rx_clk1 => '0',
      powerdown => powerdown,
      reset => reset,
      reset_done => \^resetdone\,
      rx_code_group0(9 downto 0) => B"0000000000",
      rx_code_group1(9 downto 0) => B"0000000000",
      rx_gt_nominal_latency(15 downto 0) => B"0000000100011000",
      rxbufstatus(1) => rxbufstatus(1),
      rxbufstatus(0) => '0',
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(2) => rxclkcorcnt(2),
      rxclkcorcnt(1) => '0',
      rxclkcorcnt(0) => rxclkcorcnt(0),
      rxdata(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxnotintable(0) => rxnotintable,
      rxphy_correction_timer(63 downto 0) => NLW_eth_sgmii_core_rxphy_correction_timer_UNCONNECTED(63 downto 0),
      rxphy_ns_field(31 downto 0) => NLW_eth_sgmii_core_rxphy_ns_field_UNCONNECTED(31 downto 0),
      rxphy_s_field(47 downto 0) => NLW_eth_sgmii_core_rxphy_s_field_UNCONNECTED(47 downto 0),
      rxrecclk => '0',
      rxrundisp(0) => '0',
      s_axi_aclk => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arready => NLW_eth_sgmii_core_s_axi_arready_UNCONNECTED,
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awready => NLW_eth_sgmii_core_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => '0',
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_eth_sgmii_core_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_eth_sgmii_core_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => NLW_eth_sgmii_core_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_resetn => '0',
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_eth_sgmii_core_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_eth_sgmii_core_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wready => NLW_eth_sgmii_core_s_axi_wready_UNCONNECTED,
      s_axi_wvalid => '0',
      signal_detect => signal_detect,
      speed_is_100 => '0',
      speed_is_10_100 => '0',
      speed_selection(1 downto 0) => NLW_eth_sgmii_core_speed_selection_UNCONNECTED(1 downto 0),
      status_vector(15 downto 14) => NLW_eth_sgmii_core_status_vector_UNCONNECTED(15 downto 14),
      status_vector(13 downto 9) => \^status_vector\(13 downto 9),
      status_vector(8) => NLW_eth_sgmii_core_status_vector_UNCONNECTED(8),
      status_vector(7 downto 0) => \^status_vector\(7 downto 0),
      systemtimer_ns_field(31 downto 0) => B"00000000000000000000000000000000",
      systemtimer_s_field(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      tx_code_group(9 downto 0) => NLW_eth_sgmii_core_tx_code_group_UNCONNECTED(9 downto 0),
      txbuferr => txbuferr,
      txchardispmode => txchardispmode,
      txchardispval => txchardispval,
      txcharisk => txcharisk,
      txdata(7 downto 0) => txdata(7 downto 0),
      userclk => '0',
      userclk2 => userclk2
    );
mdio_o_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ext_mdio_i,
      I1 => \^mdio_t\,
      I2 => mdio_o_int,
      O => mdio_o
    );
sgmii_logic: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sgmii_adapt
     port map (
      D(7 downto 0) => gmii_rxd_int(7 downto 0),
      Q(7 downto 0) => gmii_txd_int(7 downto 0),
      SR(0) => mgt_tx_reset,
      gmii_rx_dv => gmii_rx_dv_int,
      gmii_rx_dv_out_reg => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er_int,
      gmii_rx_er_out_reg => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en_int,
      gmii_tx_en_out_reg => gmii_tx_en,
      gmii_tx_er => gmii_tx_er_int,
      gmii_tx_er_out_reg => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      sgmii_clk_en_reg => sgmii_clk_en,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      speed_is_100 => speed_is_100,
      speed_is_10_100 => speed_is_10_100,
      userclk2 => userclk2
    );
sync_block_rx_reset_done: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block
     port map (
      data_in => transceiver_inst_n_14,
      data_out => tx_reset_done_i,
      resetdone => \^resetdone\,
      userclk2 => userclk2
    );
sync_block_tx_reset_done: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_sync_block_0
     port map (
      data_in => transceiver_inst_n_13,
      data_out => tx_reset_done_i,
      userclk2 => userclk2
    );
transceiver_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_transceiver
     port map (
      D(0) => txchardispmode,
      Q(7 downto 0) => rxdata(7 downto 0),
      SR(0) => mgt_tx_reset,
      cplllock => cplllock,
      data_in => transceiver_inst_n_13,
      enablealign => enablealign,
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      independent_clock_bufg => independent_clock_bufg,
      mgt_rx_reset => mgt_rx_reset,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      pma_reset => pma_reset,
      powerdown => powerdown,
      rx_fsm_reset_done_int_reg => transceiver_inst_n_14,
      rxbufstatus(0) => rxbufstatus(1),
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(1) => rxclkcorcnt(2),
      rxclkcorcnt(0) => rxclkcorcnt(0),
      rxdisperr(0) => rxdisperr,
      rxn => rxn,
      rxnotintable(0) => rxnotintable,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      status_vector(0) => \^status_vector\(1),
      txbuferr => txbuferr,
      txchardispval_reg_reg_0(0) => txchardispval,
      txcharisk_reg_reg_0(0) => txcharisk,
      \txdata_reg_reg[7]_0\(7 downto 0) => txdata(7 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    gtrefclk : in STD_LOGIC;
    gtrefclk_bufg : in STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    resetdone : out STD_LOGIC;
    cplllock : out STD_LOGIC;
    mmcm_reset : out STD_LOGIC;
    txoutclk : out STD_LOGIC;
    rxoutclk : out STD_LOGIC;
    userclk : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    rxuserclk : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset : in STD_LOGIC;
    mmcm_locked : in STD_LOGIC;
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    sgmii_clk_en : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    ext_mdc : out STD_LOGIC;
    ext_mdio_i : in STD_LOGIC;
    ext_mdio_o : out STD_LOGIC;
    ext_mdio_t : out STD_LOGIC;
    mdio_t_in : in STD_LOGIC;
    mdc : in STD_LOGIC;
    mdio_i : in STD_LOGIC;
    mdio_o : out STD_LOGIC;
    mdio_t : out STD_LOGIC;
    phyaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_valid : in STD_LOGIC;
    an_interrupt : out STD_LOGIC;
    an_adv_config_vector : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_val : in STD_LOGIC;
    an_restart_config : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    gt0_qplloutclk_in : in STD_LOGIC;
    gt0_qplloutrefclk_in : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is 0;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_inst_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  attribute EXAMPLE_SIMULATION of inst : label is 0;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of inst : label is "gig_ethernet_pcs_pma_v16_1_6,Vivado 2019.1.3";
  attribute downgradeipidentifiedwarnings of inst : label is "yes";
begin
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13 downto 9) <= \^status_vector\(13 downto 9);
  status_vector(8) <= \<const0>\;
  status_vector(7 downto 0) <= \^status_vector\(7 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_eth_sgmii_block
     port map (
      an_adv_config_val => '0',
      an_adv_config_vector(15 downto 0) => B"0000000000000000",
      an_interrupt => an_interrupt,
      an_restart_config => an_restart_config,
      configuration_valid => configuration_valid,
      configuration_vector(4 downto 0) => configuration_vector(4 downto 0),
      cplllock => cplllock,
      ext_mdc => ext_mdc,
      ext_mdio_i => ext_mdio_i,
      ext_mdio_o => ext_mdio_o,
      ext_mdio_t => ext_mdio_t,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gt0_qplloutclk_in => gt0_qplloutclk_in,
      gt0_qplloutrefclk_in => gt0_qplloutrefclk_in,
      gtrefclk => gtrefclk,
      gtrefclk_bufg => gtrefclk_bufg,
      independent_clock_bufg => independent_clock_bufg,
      mdc => mdc,
      mdio_i => mdio_i,
      mdio_o => mdio_o,
      mdio_t => mdio_t,
      mdio_t_in => mdio_t_in,
      mmcm_locked => mmcm_locked,
      mmcm_reset => mmcm_reset,
      phyaddr(4 downto 0) => phyaddr(4 downto 0),
      pma_reset => pma_reset,
      reset => reset,
      resetdone => resetdone,
      rxn => rxn,
      rxoutclk => rxoutclk,
      rxp => rxp,
      rxuserclk => rxuserclk,
      rxuserclk2 => rxuserclk2,
      sgmii_clk_en => sgmii_clk_en,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      signal_detect => signal_detect,
      speed_is_100 => speed_is_100,
      speed_is_10_100 => speed_is_10_100,
      status_vector(15 downto 14) => NLW_inst_status_vector_UNCONNECTED(15 downto 14),
      status_vector(13 downto 9) => \^status_vector\(13 downto 9),
      status_vector(8) => NLW_inst_status_vector_UNCONNECTED(8),
      status_vector(7 downto 0) => \^status_vector\(7 downto 0),
      txn => txn,
      txoutclk => txoutclk,
      txp => txp,
      userclk => userclk,
      userclk2 => userclk2
    );
end STRUCTURE;
