****************************************
Report : Switching Activity
	-list_not_annotated
Design : PE
Version: M-2017.06-SP2
Date   : Mon Jul 22 17:26:54 2019
****************************************

 Switching Activity Overview Statistics for "PE"
----------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From                                                         Not
Object Type       File (%)          SSA (%)      SCA (%)      Clock (%)    Default (%)     Propagated(%)   Implied(%)      Annotated(%)    Total
----------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             43188(100.00%)    0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        43188
----------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     890(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        890
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)        0(0%)           0(0%)           0(0%)           0(0%)           0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)        0(0%)           0(0%)           0(0%)           0(0%)           0
Sequential        2027(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        2027
Combinational     39462(100.00%)    0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        39462
Memory            784(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        784
Clock Gate        25(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        25
----------------------------------------------------------------------------------------------------------------------------------------------------
 Static Probability Overview Statistics for "PE"
----------------------------------------------------------------------------------------------------------------------------------------------------
                  From Activity     From         From         From                                                         Not
Object Type       File (%)          SSA (%)      SCA (%)      Clock (%)    Default (%)     Propagated(%)   Implied(%)      Annotated(%)    Total
----------------------------------------------------------------------------------------------------------------------------------------------------
 Nets             43188(100.00%)    0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        43188
----------------------------------------------------------------------------------------------------------------------------------------------------
Nets Driven by
----------------------------------------------------------------------------------------------------------------------------------------------------
Primary Input     890(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        890
Tri-State         0(0%)             0(0%)        0(0%)        0(0%)        0(0%)           0(0%)           0(0%)           0(0%)           0
Black Box         0(0%)             0(0%)        0(0%)        0(0%)        0(0%)           0(0%)           0(0%)           0(0%)           0
Sequential        2027(100.00%)     0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        2027
Combinational     39462(100.00%)    0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        39462
Memory            784(100.00%)      0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        784
Clock Gate        25(100.00%)       0(0.00%)     0(0.00%)     0(0.00%)     0(0.00%)        0(0.00%)        0(0.00%)        0(0.00%)        25
----------------------------------------------------------------------------------------------------------------------------------------------------


List of nonannotated nets :
1
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: Running averaged power analysis... (PWR-601)
Information: Running power calculation with 4 threads. (PWR-602)
****************************************
Report : Averaged Power
	-hierarchy
	-verbose
Design : PE
Version: M-2017.06-SP2
Date   : Mon Jul 22 17:26:58 2019
****************************************

Library(s) Used:

    typical (File: /opt/CAD/cell_lib/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/synopsys/typical.db)
    RF_2P_12x16 (File: /home/enhoshen/research/lpAccel/src/MEM/memdb/RF_2P_12x16.db)
    SRAM_SP_1024x32 (File: /home/enhoshen/research/lpAccel/src/MEM/memdb/SRAM_SP_1024x32.db)
    SRAM_SP_800x32 (File: /home/enhoshen/research/lpAccel/src/MEM/memdb/SRAM_SP_800x32.db)
    SRAM_DP_512x16 (File: /home/enhoshen/research/lpAccel/src/MEM/memdb/SRAM_DP_512x16.db)
    RF_2P_64x16 (File: /home/enhoshen/research/lpAccel/src/MEM/memdb/RF_2P_64x16.db)
    RF_2P_32x32 (File: /home/enhoshen/research/lpAccel/src/MEM/memdb/RF_2P_32x32.db)
    SRAM_SP_256x16 (File: /home/enhoshen/research/lpAccel/src/MEM/memdb/SRAM_SP_256x16.db)
    RF_2P_48x16 (File: /home/enhoshen/research/lpAccel/src/MEM/memdb/RF_2P_48x16.db)
    SRAM_DP_256x16 (File: /home/enhoshen/research/lpAccel/src/MEM/memdb/SRAM_DP_256x16.db)
    SRAM_SP_512x16 (File: /home/enhoshen/research/lpAccel/src/MEM/memdb/SRAM_SP_512x16.db)


Operating Conditions: typical   Library: typical
Wire Load Model Mode: top

<no wire load model is set>

Power-specific unit information :
    Voltage Units = 1 V
    Capacitance Units = 1 pf
    Time Units = 1 ns
    Dynamic Power Units = 1 W
    Leakage Power Units = 1 W



                                      Int      Switch   Leak      Total
Hierarchy                             Power    Power    Power     Power    %
--------------------------------------------------------------------------------
PE                                    3.17e-02 3.04e-03 1.26e-03  3.60e-02 100.0
  Ms (MultStage)                      1.22e-02 1.16e-03 3.80e-04  1.37e-02  38.1
    Arithmetic_unit[11].genblk1.MA (MATmux_4)
                                      1.17e-04 6.35e-05 2.30e-05  2.03e-04   0.6
      AT8b (ADDT_ODWD18_DWD17_NUM2_4)    0.000    0.000 1.36e-06  1.36e-06   0.0
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_4)
                                      2.70e-05 1.41e-05 1.18e-06  4.22e-05   0.1
      AT2b (ADDT_ODWD8_DWD5_NUM8_4)      0.000    0.000 1.71e-06  1.71e-06   0.0
      AT4b (ADDT_ODWD11_DWD9_NUM4_4)     0.000    0.000 1.32e-06  1.32e-06   0.0
    Arithmetic_unit[4].genblk1.MA (MATmux_11)
                                      1.14e-04 5.16e-05 2.21e-05  1.88e-04   0.5
      AT8b (ADDT_ODWD18_DWD17_NUM2_11)
                                         0.000    0.000 1.33e-06  1.33e-06   0.0
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_11)
                                      3.04e-05 5.82e-06 7.22e-07  3.69e-05   0.1
      AT2b (ADDT_ODWD8_DWD5_NUM8_11)     0.000    0.000 1.77e-06  1.77e-06   0.0
      AT4b (ADDT_ODWD11_DWD9_NUM4_11)    0.000    0.000 1.50e-06  1.50e-06   0.0
    Arithmetic_unit[9].genblk1.MA (MATmux_6)
                                      1.16e-04 5.01e-05 2.16e-05  1.88e-04   0.5
      AT8b (ADDT_ODWD18_DWD17_NUM2_6)    0.000    0.000 1.33e-06  1.33e-06   0.0
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_6)
                                      2.94e-05 6.97e-06 6.86e-07  3.70e-05   0.1
      AT2b (ADDT_ODWD8_DWD5_NUM8_6)      0.000    0.000 1.62e-06  1.62e-06   0.0
      AT4b (ADDT_ODWD11_DWD9_NUM4_6)     0.000    0.000 1.34e-06  1.34e-06   0.0
    clk_gate_o_data_reg[0][Psum_MS] (SNPS_CLOCK_GATE_HIGH_MultStage)
                                      5.78e-06 2.09e-04 2.37e-08  2.14e-04   0.6
    Arithmetic_unit[14].genblk1.MA (MATmux_1)
                                      1.21e-04 5.33e-05 2.15e-05  1.95e-04   0.5
      AT8b (ADDT_ODWD18_DWD17_NUM2_1)    0.000    0.000 1.30e-06  1.30e-06   0.0
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_1)
                                      3.18e-05 6.22e-06 7.42e-07  3.87e-05   0.1
      AT2b (ADDT_ODWD8_DWD5_NUM8_1)      0.000    0.000 1.72e-06  1.72e-06   0.0
      AT4b (ADDT_ODWD11_DWD9_NUM4_1)     0.000    0.000 1.39e-06  1.39e-06   0.0
    Arithmetic_unit[2].genblk1.MA (MATmux_13)
                                      8.76e-05 3.92e-05 2.23e-05  1.49e-04   0.4
      AT8b (ADDT_ODWD18_DWD17_NUM2_13)
                                         0.000    0.000 1.39e-06  1.39e-06   0.0
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_13)
                                      3.20e-05 7.22e-06 7.47e-07  3.99e-05   0.1
      AT2b (ADDT_ODWD8_DWD5_NUM8_13)     0.000    0.000 1.99e-06  1.99e-06   0.0
      AT4b (ADDT_ODWD11_DWD9_NUM4_13)    0.000    0.000 1.71e-06  1.71e-06   0.0
    Arithmetic_unit[7].genblk1.MA (MATmux_8)
                                      1.14e-04 5.67e-05 2.27e-05  1.94e-04   0.5
      AT8b (ADDT_ODWD18_DWD17_NUM2_8)    0.000    0.000 1.62e-06  1.62e-06   0.0
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_8)
                                      2.40e-05 1.32e-05 1.05e-06  3.82e-05   0.1
      AT2b (ADDT_ODWD8_DWD5_NUM8_8)      0.000    0.000 1.64e-06  1.64e-06   0.0
      AT4b (ADDT_ODWD11_DWD9_NUM4_8)     0.000    0.000 1.42e-06  1.42e-06   0.0
    Arithmetic_unit[12].genblk1.MA (MATmux_3)
                                      1.26e-04 5.52e-05 2.23e-05  2.04e-04   0.6
      AT8b (ADDT_ODWD18_DWD17_NUM2_3)    0.000    0.000 1.46e-06  1.46e-06   0.0
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_3)
                                      3.61e-05 7.94e-06 8.77e-07  4.50e-05   0.1
      AT2b (ADDT_ODWD8_DWD5_NUM8_3)      0.000    0.000 1.75e-06  1.75e-06   0.0
      AT4b (ADDT_ODWD11_DWD9_NUM4_3)     0.000    0.000 1.36e-06  1.36e-06   0.0
    Arithmetic_unit[0].genblk1.MA (MATmux_15)
                                      8.37e-05 3.80e-05 2.30e-05  1.45e-04   0.4
      AT8b (ADDT_ODWD18_DWD17_NUM2_15)
                                         0.000    0.000 1.77e-06  1.77e-06   0.0
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_15)
                                      3.21e-05 6.51e-06 7.78e-07  3.93e-05   0.1
      AT2b (ADDT_ODWD8_DWD5_NUM8_15)     0.000    0.000 1.98e-06  1.98e-06   0.0
      AT4b (ADDT_ODWD11_DWD9_NUM4_15)    0.000    0.000 1.85e-06  1.85e-06   0.0
    Arithmetic_unit[5].genblk1.MA (MATmux_10)
                                      1.13e-04 4.97e-05 2.23e-05  1.85e-04   0.5
      AT8b (ADDT_ODWD18_DWD17_NUM2_10)
                                         0.000    0.000 1.46e-06  1.46e-06   0.0
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_10)
                                      2.87e-05 6.07e-06 6.04e-07  3.53e-05   0.1
      AT2b (ADDT_ODWD8_DWD5_NUM8_10)     0.000    0.000 1.60e-06  1.60e-06   0.0
      AT4b (ADDT_ODWD11_DWD9_NUM4_10)    0.000    0.000 1.52e-06  1.52e-06   0.0
    Arithmetic_unit[10].genblk1.MA (MATmux_5)
                                      1.15e-04 5.24e-05 2.24e-05  1.90e-04   0.5
      AT8b (ADDT_ODWD18_DWD17_NUM2_5)    0.000    0.000 1.62e-06  1.62e-06   0.0
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_5)
                                      3.13e-05 6.92e-06 7.30e-07  3.89e-05   0.1
      AT2b (ADDT_ODWD8_DWD5_NUM8_5)      0.000    0.000 1.74e-06  1.74e-06   0.0
      AT4b (ADDT_ODWD11_DWD9_NUM4_5)     0.000    0.000 1.40e-06  1.40e-06   0.0
    Arithmetic_unit[15].genblk1.MA (MATmux_0)
                                      1.15e-04 5.76e-05 2.28e-05  1.96e-04   0.5
      AT8b (ADDT_ODWD18_DWD17_NUM2_0)    0.000    0.000 1.45e-06  1.45e-06   0.0
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_0)
                                      2.35e-05 1.26e-05 1.04e-06  3.71e-05   0.1
      AT2b (ADDT_ODWD8_DWD5_NUM8_0)      0.000    0.000 1.64e-06  1.64e-06   0.0
      AT4b (ADDT_ODWD11_DWD9_NUM4_0)     0.000    0.000 1.41e-06  1.41e-06   0.0
    Arithmetic_unit[3].genblk1.MA (MATmux_12)
                                      1.21e-04 5.66e-05 2.34e-05  2.01e-04   0.6
      AT8b (ADDT_ODWD18_DWD17_NUM2_12)
                                         0.000    0.000 1.44e-06  1.44e-06   0.0
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_12)
                                      3.72e-05 9.20e-06 9.57e-07  4.73e-05   0.1
      AT2b (ADDT_ODWD8_DWD5_NUM8_12)     0.000    0.000 1.96e-06  1.96e-06   0.0
      AT4b (ADDT_ODWD11_DWD9_NUM4_12)    0.000    0.000 1.73e-06  1.73e-06   0.0
    Arithmetic_unit[8].genblk1.MA (MATmux_7)
                                      1.13e-04 4.84e-05 2.20e-05  1.84e-04   0.5
      AT8b (ADDT_ODWD18_DWD17_NUM2_7)    0.000    0.000 1.49e-06  1.49e-06   0.0
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_7)
                                      2.93e-05 6.93e-06 6.95e-07  3.69e-05   0.1
      AT2b (ADDT_ODWD8_DWD5_NUM8_7)      0.000    0.000 1.83e-06  1.83e-06   0.0
      AT4b (ADDT_ODWD11_DWD9_NUM4_7)     0.000    0.000 1.34e-06  1.34e-06   0.0
    FD (Forward_0)                    2.25e-06 2.18e-09 7.96e-08  2.33e-06   0.0
    Arithmetic_unit[13].genblk1.MA (MATmux_2)
                                      1.12e-04 5.11e-05 2.21e-05  1.85e-04   0.5
      AT8b (ADDT_ODWD18_DWD17_NUM2_2)    0.000    0.000 1.47e-06  1.47e-06   0.0
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_2)
                                      2.91e-05 6.19e-06 6.88e-07  3.60e-05   0.1
      AT2b (ADDT_ODWD8_DWD5_NUM8_2)      0.000    0.000 1.73e-06  1.73e-06   0.0
      AT4b (ADDT_ODWD11_DWD9_NUM4_2)     0.000    0.000 1.59e-06  1.59e-06   0.0
    Arithmetic_unit[1].genblk1.MA (MATmux_14)
                                      9.53e-05 3.90e-05 2.36e-05  1.58e-04   0.4
      AT8b (ADDT_ODWD18_DWD17_NUM2_14)
                                         0.000    0.000 1.80e-06  1.80e-06   0.0
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_14)
                                      3.11e-05 6.14e-06 7.43e-07  3.80e-05   0.1
      AT2b (ADDT_ODWD8_DWD5_NUM8_14)     0.000    0.000 1.80e-06  1.80e-06   0.0
      AT4b (ADDT_ODWD11_DWD9_NUM4_14)    0.000    0.000 1.95e-06  1.95e-06   0.0
    Arithmetic_unit[6].genblk1.MA (MATmux_9)
                                      1.22e-04 5.30e-05 2.26e-05  1.98e-04   0.5
      AT8b (ADDT_ODWD18_DWD17_NUM2_9)    0.000    0.000 1.31e-06  1.31e-06   0.0
      AT1b (ADDT1b_ODWD5_DWD1_NUM16_9)
                                      3.59e-05 6.47e-06 8.05e-07  4.31e-05   0.1
      AT2b (ADDT_ODWD8_DWD5_NUM8_9)      0.000    0.000 1.93e-06  1.93e-06   0.0
      AT4b (ADDT_ODWD11_DWD9_NUM4_9)     0.000    0.000 1.50e-06  1.50e-06   0.0
  Ps (PathStage)                      3.29e-04 1.90e-05 7.03e-05  4.18e-04   1.2
    clk_gate_psconf_r_reg[psum_mode] (SNPS_CLOCK_GATE_HIGH_PathStage_1)
                                      2.09e-06 1.34e-07 2.25e-08  2.25e-06   0.0
    clk_gate_last_src_r_reg (SNPS_CLOCK_GATE_HIGH_PathStage_0)
                                      2.14e-06 2.59e-07 2.25e-08  2.42e-06   0.0
    PSLp (LoopCounterD1_6_0)          3.04e-06 2.29e-07 4.28e-07  3.69e-06   0.0
      clk_gate_loopIdx_r_reg (SNPS_CLOCK_GATE_HIGH_LoopCounterD1_6_0)
                                      2.09e-06 5.09e-08 2.25e-08  2.16e-06   0.0
    clk_gate_o_Psum_POUT_reg[0] (SNPS_CLOCK_GATE_HIGH_PathStage_2)
                                      2.21e-06 6.81e-06 2.25e-08  9.04e-06   0.0
  IPAD (RF_2P_WORDWD12_DWD16_SIZE1)   5.92e-04 1.47e-05 9.20e-06  6.16e-04   1.7
  Ss (SumStage)                       6.47e-03 1.13e-03 7.88e-05  7.68e-03  21.3
    clk_gate_Sum_SS_reg[0] (SNPS_CLOCK_GATE_HIGH_SumStage)
                                      5.17e-06 1.49e-04 2.37e-08  1.54e-04   0.4
  PPAD (RF_2P_MSK_WORDWD32_DWD32_SIZE16)
                                      1.73e-03 4.57e-06 3.69e-04  2.11e-03   5.8
  Fs (FetchStage)                     8.53e-05 7.42e-06 9.61e-07  9.37e-05   0.3
    clk_gate_o_FSpipe_FS_reg[msctl][auctl][mode] (SNPS_CLOCK_GATE_HIGH_FetchStage)
                                      3.72e-06 7.32e-06 2.37e-08  1.11e-05   0.0
    FD (Forward_1)                    2.29e-06 5.73e-09 1.42e-07  2.44e-06   0.0
  DPC (DataPathController)            1.89e-04 5.24e-05 2.47e-05  2.66e-04   0.7
    IPWADDR (LoopCounterD1_5_1)       4.03e-06 6.56e-07 4.17e-07  5.10e-06   0.0
      clk_gate_loopIdx_r_reg (SNPS_CLOCK_GATE_HIGH_LoopCounterD1_5_1)
                                      2.16e-06 1.28e-07 2.26e-08  2.31e-06   0.0
    INLp (LoopCounter_2_0000000400000008_8)
                                      7.29e-06 9.05e-07 1.33e-06  9.52e-06   0.0
      clk_gate_loopIdx_r_reg[0] (SNPS_CLOCK_GATE_HIGH_LoopCounter_2_0000000400000008_8_0)
                                      2.15e-06 9.56e-08 2.26e-08  2.27e-06   0.0
      clk_gate_loopIdx_r_reg[1] (SNPS_CLOCK_GATE_HIGH_LoopCounter_2_0000000400000008_8_1)
                                      2.08e-06 8.71e-08 2.25e-08  2.19e-06   0.0
    OLp (LoopCounter_6_6)             5.00e-05 1.09e-05 3.57e-06  6.45e-05   0.2
      clk_gate_loopIdx_r_reg[2] (SNPS_CLOCK_GATE_HIGH_LoopCounter_6_6_4)
                                      2.32e-06 9.25e-08 2.26e-08  2.44e-06   0.0
      clk_gate_loopIdx_r_reg[3] (SNPS_CLOCK_GATE_HIGH_LoopCounter_6_6_3)
                                      2.06e-06 7.20e-08 2.25e-08  2.16e-06   0.0
      clk_gate_loopIdx_r_reg[4] (SNPS_CLOCK_GATE_HIGH_LoopCounter_6_6_2)
                                      1.97e-06 1.88e-09 2.24e-08  1.99e-06   0.0
      clk_gate_loopIdx_r_reg[5] (SNPS_CLOCK_GATE_HIGH_LoopCounter_6_6_1)
                                      1.97e-06 1.85e-09 2.24e-08  1.99e-06   0.0
      clk_gate_loopIdx_r_reg[0] (SNPS_CLOCK_GATE_HIGH_LoopCounter_6_6_0)
                                      3.33e-06 1.32e-06 2.37e-08  4.67e-06   0.0
      clk_gate_loopIdx_r_reg[1] (SNPS_CLOCK_GATE_HIGH_LoopCounter_6_6_5)
                                      3.10e-06 4.94e-07 2.29e-08  3.61e-06   0.0
    IPRADDR (LoopCounterStrideStart_5_1)
                                      4.42e-05 9.72e-06 1.64e-06  5.55e-05   0.2
      clk_gate_loopStrideIdx_r_reg (SNPS_CLOCK_GATE_HIGH_LoopCounterStrideStart_5_1_0)
                                      3.61e-06 2.66e-06 2.37e-08  6.29e-06   0.0
      clk_gate_loopStart_r_reg (SNPS_CLOCK_GATE_HIGH_LoopCounterStrideStart_5_1_1)
                                      2.05e-06 2.55e-08 2.25e-08  2.10e-06   0.0
    WLp (LoopCounter_3_4)             8.35e-06 6.33e-07 1.39e-06  1.04e-05   0.0
      clk_gate_loopIdx_r_reg[0] (SNPS_CLOCK_GATE_HIGH_LoopCounter_3_4_0)
                                      2.08e-06 1.02e-07 2.26e-08  2.20e-06   0.0
      clk_gate_loopIdx_r_reg[1] (SNPS_CLOCK_GATE_HIGH_LoopCounter_3_4_2)
                                      2.05e-06 2.56e-08 2.25e-08  2.10e-06   0.0
      clk_gate_loopIdx_r_reg[2] (SNPS_CLOCK_GATE_HIGH_LoopCounter_3_4_1)
                                      1.99e-06 8.63e-09 2.24e-08  2.02e-06   0.0
    WPWADDR (LoopCounterD1_7_1_3)     3.94e-06 5.02e-07 6.09e-07  5.05e-06   0.0
      clk_gate_loopIdx_r_reg (SNPS_CLOCK_GATE_HIGH_LoopCounterD1_7_1_2_1)
                                      2.08e-06 1.42e-07 2.26e-08  2.25e-06   0.0
    PPWADDR (LoopCounterD1_7_1_1)     5.33e-06 7.10e-07 6.57e-07  6.70e-06   0.0
      clk_gate_loopIdx_r_reg (SNPS_CLOCK_GATE_HIGH_LoopCounterD1_7_1_0_1)
                                      2.34e-06 1.52e-07 2.26e-08  2.51e-06   0.0
    WPRADDR (LoopCounterD1_7_1_2)     3.35e-05 6.46e-06 7.12e-07  4.06e-05   0.1
      clk_gate_loopIdx_r_reg (SNPS_CLOCK_GATE_HIGH_LoopCounterD1_7_1_2_0)
                                      3.54e-06 2.28e-06 2.37e-08  5.84e-06   0.0
    PPRADDR (LoopCounterD1_7_1_0)     5.33e-06 7.38e-07 6.57e-07  6.72e-06   0.0
      clk_gate_loopIdx_r_reg (SNPS_CLOCK_GATE_HIGH_LoopCounterD1_7_1_0_0)
                                      2.34e-06 1.52e-07 2.26e-08  2.51e-06   0.0
  WPAD (RF_2P_WORDWD48_DWD16_SIZE16)  1.00e-02 5.26e-04 3.28e-04  1.09e-02  30.2
1
****************************************
Report : Averaged Power
Design : PE
Version: M-2017.06-SP2
Date   : Mon Jul 22 17:26:58 2019
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network              0.0000    0.0000    0.0000    0.0000 ( 0.00%)  i
register                   0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
combinational           3.328e-03 2.482e-03 5.302e-04 6.341e-03 (17.59%)  
sequential                 0.0163 4.784e-04 3.675e-05    0.0168 (46.57%)  
memory                     0.0121 7.555e-05 6.972e-04    0.0129 (35.85%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 3.036e-03   ( 8.42%)
  Cell Internal Power  =    0.0317   (88.07%)
  Cell Leakage Power   = 1.264e-03   ( 3.51%)
                         ---------
Total Power            =    0.0360  (100.00%)

1
