CMD:./cmake-build-debug/cbp sample_traces/compress/compress_7_trace.gz

=================== Predictor constants ===================
K = 18
DEFAULT_SIZE = 262144
N_TABLES = 8
T_GHR_LEN = { 5, 9, 15, 25, 44, 76, 130, 260 }
GHR_LEN = 260
IDX_LEN = 13
TAG_LEN_S = { 6, 6, 8, 11, 11, 11, 12, 12 }
T_SIZE = 8192
RESET_INTERVAL = 262144

TOT_SIZE = 177 Kilo Bytes (192 MAX)
=================== =================== ===================

5000000 instrs 
10000000 instrs 
15000000 instrs 
20000000 instrs 
25000000 instrs 
30000000 instrs 
35000000 instrs 
40000000 instrs 
45000000 instrs 
50000000 instrs 
55000000 instrs 
60000000 instrs 
65000000 instrs 
70000000 instrs 
75000000 instrs 
80000000 instrs 
85000000 instrs 
90000000 instrs 
95000000 instrs 
100000000 instrs 
105000000 instrs 
110000000 instrs 
115000000 instrs 
120000000 instrs 
125000000 instrs 
130000000 instrs 
EOF
Table[0]
	 occupation: 3707 / 8192
	 total predictions: 3060566
Table[1]
	 occupation: 6659 / 8192
	 total predictions: 2305103
Table[2]
	 occupation: 8089 / 8192
	 total predictions: 1510590
Table[3]
	 occupation: 8187 / 8192
	 total predictions: 796135
Table[4]
	 occupation: 8187 / 8192
	 total predictions: 213960
Table[5]
	 occupation: 8190 / 8192
	 total predictions: 53391
Table[6]
	 occupation: 7252 / 8192
	 total predictions: 48609
Table[7]
	 occupation: 5344 / 8192
	 total predictions: 644848
WINDOW_SIZE = 1024
FETCH_WIDTH = 16
FETCH_NUM_BRANCH = 16
FETCH_STOP_AT_INDIRECT = 1
FETCH_STOP_AT_TAKEN = 1
FETCH_MODEL_ICACHE = 1
PERFECT_BRANCH_PRED = 0
PERFECT_INDIRECT_PRED = 1
PIPELINE_FILL_LATENCY = 10
NUM_LDST_LANES = 8
NUM_ALU_LANES = 16
MEMORY HIERARCHY CONFIGURATION---------------------
STRIDE Prefetcher = 1
PERFECT_CACHE = 0
WRITE_ALLOCATE = 1
Within-pipeline factors:
	AGEN latency = 1 cycle
	Store Queue (SQ): SQ size = window size, oracle memory disambiguation, store-load forwarding = 1 cycle after store's or load's agen.
	* Note: A store searches the L1$ at commit. The store is released
	* from the SQ and window, whether it hits or misses. Store misses
	* are buffered until the block is allocated and the store is
	* performed in the L1$. While buffered, conflicting loads get
	* the store's data as they would from the SQ.
I$: 128 KB, 8-way set-assoc., 64B block size
L1$: 128 KB, 8-way set-assoc., 64B block size, 3-cycle search latency
L2$: 4 MB, 8-way set-assoc., 64B block size, 12-cycle search latency
L3$: 32 MB, 16-way set-assoc., 128B block size, 50-cycle search latency
Main Memory: 150-cycle fixed search time
---------------------------STORE QUEUE MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)---------------------------
Number of loads: 27831304
Number of loads that miss in SQ: 24918167 (89.53%)
Number of PFs issued to the memory system 3176835
---------------------------------------------------------------------------------------------------------------------------------------
------------------------MEMORY HIERARCHY MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------
I$:
	accesses   = 143423550
	misses     = 3741
	miss ratio = 0.00%
	pf accesses   = 0
	pf misses     = 0
	pf miss ratio = nan%
L1$:
	accesses   = 46731303
	misses     = 1559891
	miss ratio = 3.34%
	pf accesses   = 3176835
	pf misses     = 265307
	pf miss ratio = 8.35%
L2$:
	accesses   = 1563632
	misses     = 431357
	miss ratio = 27.59%
	pf accesses   = 265307
	pf misses     = 7142
	pf miss ratio = 2.69%
L3$:
	accesses   = 431357
	misses     = 153091
	miss ratio = 35.49%
	pf accesses   = 7142
	pf misses     = 1671
	pf miss ratio = 23.40%
---------------------------------------------------------------------------------------------------------------------------------------
----------------------------------------------Prefetcher (Full Simulation i.e. No Warmup)----------------------------------------------
Num Trainings :27831304
Num Prefetches generated :3407344
Num Prefetches issued :9465763
Num Prefetches filtered by PF queue :1638778
Num untimely prefetches dropped from PF queue :230509
Num prefetches not issued LDST contention :6288928
Num prefetches not issued stride 0 :7453234
---------------------------------------------------------------------------------------------------------------------------------------

-------------------------------ILP LIMIT STUDY (Full Simulation i.e. Counts Not Reset When Warmup Ends)--------------------------------
instructions = 130000052
cycles       = 31499592
CycWP        = 15450447
IPC          = 4.1270

---------------------------------------------------------------------------------------------------------------------------------------

-----------------------------------------------BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)----------------------------------------------
Type                   NumBr     MispBr        mr     mpki
CondDirect         15042451     908881   6.0421%   6.9914
JumpDirect          1776967          0   0.0000%   0.0000
JumpIndirect          80975          0   0.0000%   0.0000
JumpReturn           451415          0   0.0000%   0.0000
Not control       126071742          0   0.0000%   0.0000
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 10M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    10000052      2115449   4.7272    1156351      46457   0.5466       0.0220   4.0176%   4.6457     925113    19.9133    92.5108
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Last 25M instructions)-----------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    25000052      5493647   4.5507    2901507     136072   0.5282       0.0248   4.6897%   5.4429    2523153    18.5428   100.9259
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

---------------------------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (50 Perc instructions)---------------------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
    65000052     15021549   4.3271    7447474     394341   0.4958       0.0263   5.2950%   6.0668    6960455    17.6509   107.0838
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

-------------------------------------DIRECT CONDITIONAL BRANCH PREDICTION MEASUREMENTS (Full Simulation i.e. Counts Not Reset When Warmup Ends)-------------------------------------
       Instr       Cycles      IPC      NumBr     MispBr BrPerCyc MispBrPerCyc        MR     MPKI      CycWP   CycWPAvg   CycWPPKI
   130000052     31499592   4.1270   15042451     908881   0.4775       0.0289   6.0421%   6.9914   15450447    16.9994   118.8495
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 Read 130000052 instrs 

ExecTime = 5084.383962869644
